// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/21/2019 17:05:37"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TicTacToe (
	CLOCK_50,
	SW,
	move,
	select,
	reset,
	LEDR,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N);
input 	CLOCK_50;
input 	[9:0] SW;
input 	move;
input 	select;
input 	reset;
output 	[9:0] LEDR;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// move	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA|Mult0~24 ;
wire \VGA|Mult0~25 ;
wire \VGA|Mult0~26 ;
wire \VGA|Mult0~27 ;
wire \VGA|Mult0~28 ;
wire \VGA|Mult0~29 ;
wire \VGA|Mult0~30 ;
wire \VGA|Mult0~31 ;
wire \VGA|Mult0~32 ;
wire \VGA|Mult0~33 ;
wire \VGA|Mult0~34 ;
wire \VGA|Mult0~35 ;
wire \VGA|Mult0~36 ;
wire \VGA|Mult0~37 ;
wire \VGA|Mult0~38 ;
wire \VGA|Mult0~39 ;
wire \VGA|Mult0~40 ;
wire \VGA|Mult0~41 ;
wire \VGA|Mult0~42 ;
wire \VGA|Mult0~43 ;
wire \VGA|Mult0~44 ;
wire \VGA|Mult0~45 ;
wire \VGA|Mult0~46 ;
wire \VGA|Mult0~47 ;
wire \VGA|Mult0~48 ;
wire \VGA|Mult0~49 ;
wire \VGA|Mult0~50 ;
wire \VGA|Mult0~51 ;
wire \VGA|Mult0~52 ;
wire \VGA|Mult0~53 ;
wire \VGA|Mult0~54 ;
wire \VGA|Mult0~55 ;
wire \VGA|Mult0~56 ;
wire \VGA|Mult0~57 ;
wire \VGA|Mult0~58 ;
wire \VGA|Mult0~59 ;
wire \VGA|Mult0~60 ;
wire \VGA|Mult0~61 ;
wire \VGA|Mult0~62 ;
wire \VGA|Mult0~63 ;
wire \VGA|Mult0~64 ;
wire \VGA|Mult0~65 ;
wire \VGA|Mult0~66 ;
wire \VGA|Mult0~67 ;
wire \VGA|Mult0~68 ;
wire \VGA|Mult0~69 ;
wire \VGA|Mult0~70 ;
wire \VGA|Mult0~71 ;
wire \VGA|Mult1~24 ;
wire \VGA|Mult1~25 ;
wire \VGA|Mult1~26 ;
wire \VGA|Mult1~27 ;
wire \VGA|Mult1~28 ;
wire \VGA|Mult1~29 ;
wire \VGA|Mult1~30 ;
wire \VGA|Mult1~31 ;
wire \VGA|Mult1~32 ;
wire \VGA|Mult1~33 ;
wire \VGA|Mult1~34 ;
wire \VGA|Mult1~35 ;
wire \VGA|Mult1~36 ;
wire \VGA|Mult1~37 ;
wire \VGA|Mult1~38 ;
wire \VGA|Mult1~39 ;
wire \VGA|Mult1~40 ;
wire \VGA|Mult1~41 ;
wire \VGA|Mult1~42 ;
wire \VGA|Mult1~43 ;
wire \VGA|Mult1~44 ;
wire \VGA|Mult1~45 ;
wire \VGA|Mult1~46 ;
wire \VGA|Mult1~47 ;
wire \VGA|Mult1~48 ;
wire \VGA|Mult1~49 ;
wire \VGA|Mult1~50 ;
wire \VGA|Mult1~51 ;
wire \VGA|Mult1~52 ;
wire \VGA|Mult1~53 ;
wire \VGA|Mult1~54 ;
wire \VGA|Mult1~55 ;
wire \VGA|Mult1~56 ;
wire \VGA|Mult1~57 ;
wire \VGA|Mult1~58 ;
wire \VGA|Mult1~59 ;
wire \VGA|Mult1~60 ;
wire \VGA|Mult1~61 ;
wire \VGA|Mult1~62 ;
wire \VGA|Mult1~63 ;
wire \VGA|Mult1~64 ;
wire \VGA|Mult1~65 ;
wire \VGA|Mult1~66 ;
wire \VGA|Mult1~67 ;
wire \VGA|Mult1~68 ;
wire \VGA|Mult1~69 ;
wire \VGA|Mult1~70 ;
wire \VGA|Mult1~71 ;
wire \VGA|Mult3~24 ;
wire \VGA|Mult3~25 ;
wire \VGA|Mult3~26 ;
wire \VGA|Mult3~27 ;
wire \VGA|Mult3~28 ;
wire \VGA|Mult3~29 ;
wire \VGA|Mult3~30 ;
wire \VGA|Mult3~31 ;
wire \VGA|Mult3~32 ;
wire \VGA|Mult3~33 ;
wire \VGA|Mult3~34 ;
wire \VGA|Mult3~35 ;
wire \VGA|Mult3~36 ;
wire \VGA|Mult3~37 ;
wire \VGA|Mult3~38 ;
wire \VGA|Mult3~39 ;
wire \VGA|Mult3~40 ;
wire \VGA|Mult3~41 ;
wire \VGA|Mult3~42 ;
wire \VGA|Mult3~43 ;
wire \VGA|Mult3~44 ;
wire \VGA|Mult3~45 ;
wire \VGA|Mult3~46 ;
wire \VGA|Mult3~47 ;
wire \VGA|Mult3~48 ;
wire \VGA|Mult3~49 ;
wire \VGA|Mult3~50 ;
wire \VGA|Mult3~51 ;
wire \VGA|Mult3~52 ;
wire \VGA|Mult3~53 ;
wire \VGA|Mult3~54 ;
wire \VGA|Mult3~55 ;
wire \VGA|Mult3~56 ;
wire \VGA|Mult3~57 ;
wire \VGA|Mult3~58 ;
wire \VGA|Mult3~59 ;
wire \VGA|Mult3~60 ;
wire \VGA|Mult3~61 ;
wire \VGA|Mult3~62 ;
wire \VGA|Mult3~63 ;
wire \VGA|Mult3~64 ;
wire \VGA|Mult3~65 ;
wire \VGA|Mult3~66 ;
wire \VGA|Mult3~67 ;
wire \VGA|Mult3~68 ;
wire \VGA|Mult3~69 ;
wire \VGA|Mult3~70 ;
wire \VGA|Mult3~71 ;
wire \VGA|Mult4~24 ;
wire \VGA|Mult4~25 ;
wire \VGA|Mult4~26 ;
wire \VGA|Mult4~27 ;
wire \VGA|Mult4~28 ;
wire \VGA|Mult4~29 ;
wire \VGA|Mult4~30 ;
wire \VGA|Mult4~31 ;
wire \VGA|Mult4~32 ;
wire \VGA|Mult4~33 ;
wire \VGA|Mult4~34 ;
wire \VGA|Mult4~35 ;
wire \VGA|Mult4~36 ;
wire \VGA|Mult4~37 ;
wire \VGA|Mult4~38 ;
wire \VGA|Mult4~39 ;
wire \VGA|Mult4~40 ;
wire \VGA|Mult4~41 ;
wire \VGA|Mult4~42 ;
wire \VGA|Mult4~43 ;
wire \VGA|Mult4~44 ;
wire \VGA|Mult4~45 ;
wire \VGA|Mult4~46 ;
wire \VGA|Mult4~47 ;
wire \VGA|Mult4~48 ;
wire \VGA|Mult4~49 ;
wire \VGA|Mult4~50 ;
wire \VGA|Mult4~51 ;
wire \VGA|Mult4~52 ;
wire \VGA|Mult4~53 ;
wire \VGA|Mult4~54 ;
wire \VGA|Mult4~55 ;
wire \VGA|Mult4~56 ;
wire \VGA|Mult4~57 ;
wire \VGA|Mult4~58 ;
wire \VGA|Mult4~59 ;
wire \VGA|Mult4~60 ;
wire \VGA|Mult4~61 ;
wire \VGA|Mult4~62 ;
wire \VGA|Mult4~63 ;
wire \VGA|Mult4~64 ;
wire \VGA|Mult4~65 ;
wire \VGA|Mult4~66 ;
wire \VGA|Mult4~67 ;
wire \VGA|Mult4~68 ;
wire \VGA|Mult4~69 ;
wire \VGA|Mult4~70 ;
wire \VGA|Mult4~71 ;
wire \VGA|Mult7~24 ;
wire \VGA|Mult7~25 ;
wire \VGA|Mult7~26 ;
wire \VGA|Mult7~27 ;
wire \VGA|Mult7~28 ;
wire \VGA|Mult7~29 ;
wire \VGA|Mult7~30 ;
wire \VGA|Mult7~31 ;
wire \VGA|Mult7~32 ;
wire \VGA|Mult7~33 ;
wire \VGA|Mult7~34 ;
wire \VGA|Mult7~35 ;
wire \VGA|Mult7~36 ;
wire \VGA|Mult7~37 ;
wire \VGA|Mult7~38 ;
wire \VGA|Mult7~39 ;
wire \VGA|Mult7~40 ;
wire \VGA|Mult7~41 ;
wire \VGA|Mult7~42 ;
wire \VGA|Mult7~43 ;
wire \VGA|Mult7~44 ;
wire \VGA|Mult7~45 ;
wire \VGA|Mult7~46 ;
wire \VGA|Mult7~47 ;
wire \VGA|Mult7~48 ;
wire \VGA|Mult7~49 ;
wire \VGA|Mult7~50 ;
wire \VGA|Mult7~51 ;
wire \VGA|Mult7~52 ;
wire \VGA|Mult7~53 ;
wire \VGA|Mult7~54 ;
wire \VGA|Mult7~55 ;
wire \VGA|Mult7~56 ;
wire \VGA|Mult7~57 ;
wire \VGA|Mult7~58 ;
wire \VGA|Mult7~59 ;
wire \VGA|Mult7~60 ;
wire \VGA|Mult7~61 ;
wire \VGA|Mult7~62 ;
wire \VGA|Mult7~63 ;
wire \VGA|Mult7~64 ;
wire \VGA|Mult7~65 ;
wire \VGA|Mult7~66 ;
wire \VGA|Mult7~67 ;
wire \VGA|Mult7~68 ;
wire \VGA|Mult7~69 ;
wire \VGA|Mult7~70 ;
wire \VGA|Mult7~71 ;
wire \VGA|Mult6~24 ;
wire \VGA|Mult6~25 ;
wire \VGA|Mult6~26 ;
wire \VGA|Mult6~27 ;
wire \VGA|Mult6~28 ;
wire \VGA|Mult6~29 ;
wire \VGA|Mult6~30 ;
wire \VGA|Mult6~31 ;
wire \VGA|Mult6~32 ;
wire \VGA|Mult6~33 ;
wire \VGA|Mult6~34 ;
wire \VGA|Mult6~35 ;
wire \VGA|Mult6~36 ;
wire \VGA|Mult6~37 ;
wire \VGA|Mult6~38 ;
wire \VGA|Mult6~39 ;
wire \VGA|Mult6~40 ;
wire \VGA|Mult6~41 ;
wire \VGA|Mult6~42 ;
wire \VGA|Mult6~43 ;
wire \VGA|Mult6~44 ;
wire \VGA|Mult6~45 ;
wire \VGA|Mult6~46 ;
wire \VGA|Mult6~47 ;
wire \VGA|Mult6~48 ;
wire \VGA|Mult6~49 ;
wire \VGA|Mult6~50 ;
wire \VGA|Mult6~51 ;
wire \VGA|Mult6~52 ;
wire \VGA|Mult6~53 ;
wire \VGA|Mult6~54 ;
wire \VGA|Mult6~55 ;
wire \VGA|Mult6~56 ;
wire \VGA|Mult6~57 ;
wire \VGA|Mult6~58 ;
wire \VGA|Mult6~59 ;
wire \VGA|Mult6~60 ;
wire \VGA|Mult6~61 ;
wire \VGA|Mult6~62 ;
wire \VGA|Mult6~63 ;
wire \VGA|Mult6~64 ;
wire \VGA|Mult6~65 ;
wire \VGA|Mult6~66 ;
wire \VGA|Mult6~67 ;
wire \VGA|Mult6~68 ;
wire \VGA|Mult6~69 ;
wire \VGA|Mult6~70 ;
wire \VGA|Mult6~71 ;
wire \VGA|Mult8~24 ;
wire \VGA|Mult8~25 ;
wire \VGA|Mult8~26 ;
wire \VGA|Mult8~27 ;
wire \VGA|Mult8~28 ;
wire \VGA|Mult8~29 ;
wire \VGA|Mult8~30 ;
wire \VGA|Mult8~31 ;
wire \VGA|Mult8~32 ;
wire \VGA|Mult8~33 ;
wire \VGA|Mult8~34 ;
wire \VGA|Mult8~35 ;
wire \VGA|Mult8~36 ;
wire \VGA|Mult8~37 ;
wire \VGA|Mult8~38 ;
wire \VGA|Mult8~39 ;
wire \VGA|Mult8~40 ;
wire \VGA|Mult8~41 ;
wire \VGA|Mult8~42 ;
wire \VGA|Mult8~43 ;
wire \VGA|Mult8~44 ;
wire \VGA|Mult8~45 ;
wire \VGA|Mult8~46 ;
wire \VGA|Mult8~47 ;
wire \VGA|Mult8~48 ;
wire \VGA|Mult8~49 ;
wire \VGA|Mult8~50 ;
wire \VGA|Mult8~51 ;
wire \VGA|Mult8~52 ;
wire \VGA|Mult8~53 ;
wire \VGA|Mult8~54 ;
wire \VGA|Mult8~55 ;
wire \VGA|Mult8~56 ;
wire \VGA|Mult8~57 ;
wire \VGA|Mult8~58 ;
wire \VGA|Mult8~59 ;
wire \VGA|Mult8~60 ;
wire \VGA|Mult8~61 ;
wire \VGA|Mult8~62 ;
wire \VGA|Mult8~63 ;
wire \VGA|Mult8~64 ;
wire \VGA|Mult8~65 ;
wire \VGA|Mult8~66 ;
wire \VGA|Mult8~67 ;
wire \VGA|Mult8~68 ;
wire \VGA|Mult8~69 ;
wire \VGA|Mult8~70 ;
wire \VGA|Mult8~71 ;
wire \VGA|Mult5~24 ;
wire \VGA|Mult5~25 ;
wire \VGA|Mult5~26 ;
wire \VGA|Mult5~27 ;
wire \VGA|Mult5~28 ;
wire \VGA|Mult5~29 ;
wire \VGA|Mult5~30 ;
wire \VGA|Mult5~31 ;
wire \VGA|Mult5~32 ;
wire \VGA|Mult5~33 ;
wire \VGA|Mult5~34 ;
wire \VGA|Mult5~35 ;
wire \VGA|Mult5~36 ;
wire \VGA|Mult5~37 ;
wire \VGA|Mult5~38 ;
wire \VGA|Mult5~39 ;
wire \VGA|Mult5~40 ;
wire \VGA|Mult5~41 ;
wire \VGA|Mult5~42 ;
wire \VGA|Mult5~43 ;
wire \VGA|Mult5~44 ;
wire \VGA|Mult5~45 ;
wire \VGA|Mult5~46 ;
wire \VGA|Mult5~47 ;
wire \VGA|Mult5~48 ;
wire \VGA|Mult5~49 ;
wire \VGA|Mult5~50 ;
wire \VGA|Mult5~51 ;
wire \VGA|Mult5~52 ;
wire \VGA|Mult5~53 ;
wire \VGA|Mult5~54 ;
wire \VGA|Mult5~55 ;
wire \VGA|Mult5~56 ;
wire \VGA|Mult5~57 ;
wire \VGA|Mult5~58 ;
wire \VGA|Mult5~59 ;
wire \VGA|Mult5~60 ;
wire \VGA|Mult5~61 ;
wire \VGA|Mult5~62 ;
wire \VGA|Mult5~63 ;
wire \VGA|Mult5~64 ;
wire \VGA|Mult5~65 ;
wire \VGA|Mult5~66 ;
wire \VGA|Mult5~67 ;
wire \VGA|Mult5~68 ;
wire \VGA|Mult5~69 ;
wire \VGA|Mult5~70 ;
wire \VGA|Mult5~71 ;
wire \VGA|Mult2~24 ;
wire \VGA|Mult2~25 ;
wire \VGA|Mult2~26 ;
wire \VGA|Mult2~27 ;
wire \VGA|Mult2~28 ;
wire \VGA|Mult2~29 ;
wire \VGA|Mult2~30 ;
wire \VGA|Mult2~31 ;
wire \VGA|Mult2~32 ;
wire \VGA|Mult2~33 ;
wire \VGA|Mult2~34 ;
wire \VGA|Mult2~35 ;
wire \VGA|Mult2~36 ;
wire \VGA|Mult2~37 ;
wire \VGA|Mult2~38 ;
wire \VGA|Mult2~39 ;
wire \VGA|Mult2~40 ;
wire \VGA|Mult2~41 ;
wire \VGA|Mult2~42 ;
wire \VGA|Mult2~43 ;
wire \VGA|Mult2~44 ;
wire \VGA|Mult2~45 ;
wire \VGA|Mult2~46 ;
wire \VGA|Mult2~47 ;
wire \VGA|Mult2~48 ;
wire \VGA|Mult2~49 ;
wire \VGA|Mult2~50 ;
wire \VGA|Mult2~51 ;
wire \VGA|Mult2~52 ;
wire \VGA|Mult2~53 ;
wire \VGA|Mult2~54 ;
wire \VGA|Mult2~55 ;
wire \VGA|Mult2~56 ;
wire \VGA|Mult2~57 ;
wire \VGA|Mult2~58 ;
wire \VGA|Mult2~59 ;
wire \VGA|Mult2~60 ;
wire \VGA|Mult2~61 ;
wire \VGA|Mult2~62 ;
wire \VGA|Mult2~63 ;
wire \VGA|Mult2~64 ;
wire \VGA|Mult2~65 ;
wire \VGA|Mult2~66 ;
wire \VGA|Mult2~67 ;
wire \VGA|Mult2~68 ;
wire \VGA|Mult2~69 ;
wire \VGA|Mult2~70 ;
wire \VGA|Mult2~71 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \VGA|vga_clock_gen|Add0~45_sumout ;
wire \VGA|vga_clock_gen|Add0~46 ;
wire \VGA|vga_clock_gen|Add0~41_sumout ;
wire \VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~42 ;
wire \VGA|vga_clock_gen|Add0~69_sumout ;
wire \VGA|vga_clock_gen|Add0~70 ;
wire \VGA|vga_clock_gen|Add0~29_sumout ;
wire \VGA|vga_clock_gen|Add0~30 ;
wire \VGA|vga_clock_gen|Add0~77_sumout ;
wire \VGA|vga_clock_gen|Add0~78 ;
wire \VGA|vga_clock_gen|Add0~61_sumout ;
wire \VGA|vga_clock_gen|Add0~62 ;
wire \VGA|vga_clock_gen|Add0~73_sumout ;
wire \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~74 ;
wire \VGA|vga_clock_gen|Add0~33_sumout ;
wire \VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~34 ;
wire \VGA|vga_clock_gen|Add0~65_sumout ;
wire \VGA|vga_clock_gen|Add0~66 ;
wire \VGA|vga_clock_gen|Add0~37_sumout ;
wire \VGA|vga_clock_gen|Add0~38 ;
wire \VGA|vga_clock_gen|Add0~25_sumout ;
wire \VGA|vga_clock_gen|Add0~26 ;
wire \VGA|vga_clock_gen|Add0~57_sumout ;
wire \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~58 ;
wire \VGA|vga_clock_gen|Add0~9_sumout ;
wire \VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~10 ;
wire \VGA|vga_clock_gen|Add0~13_sumout ;
wire \VGA|vga_clock_gen|Add0~14 ;
wire \VGA|vga_clock_gen|Add0~17_sumout ;
wire \VGA|vga_clock_gen|Add0~18 ;
wire \VGA|vga_clock_gen|Add0~21_sumout ;
wire \VGA|vga_clock_gen|counter_value[15]~feeder_combout ;
wire \VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~22 ;
wire \VGA|vga_clock_gen|Add0~125_sumout ;
wire \VGA|vga_clock_gen|Add0~126 ;
wire \VGA|vga_clock_gen|Add0~121_sumout ;
wire \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~122 ;
wire \VGA|vga_clock_gen|Add0~117_sumout ;
wire \VGA|vga_clock_gen|Add0~118 ;
wire \VGA|vga_clock_gen|Add0~113_sumout ;
wire \VGA|vga_clock_gen|Add0~114 ;
wire \VGA|vga_clock_gen|Add0~109_sumout ;
wire \VGA|vga_clock_gen|Add0~110 ;
wire \VGA|vga_clock_gen|Add0~105_sumout ;
wire \VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~106 ;
wire \VGA|vga_clock_gen|Add0~101_sumout ;
wire \VGA|vga_clock_gen|counter_value[22]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~102 ;
wire \VGA|vga_clock_gen|Add0~97_sumout ;
wire \VGA|vga_clock_gen|Add0~98 ;
wire \VGA|vga_clock_gen|Add0~93_sumout ;
wire \VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~94 ;
wire \VGA|vga_clock_gen|Add0~53_sumout ;
wire \VGA|vga_clock_gen|Add0~54 ;
wire \VGA|vga_clock_gen|Add0~89_sumout ;
wire \VGA|vga_clock_gen|Add0~90 ;
wire \VGA|vga_clock_gen|Add0~85_sumout ;
wire \VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Add0~86 ;
wire \VGA|vga_clock_gen|Add0~81_sumout ;
wire \VGA|vga_clock_gen|Add0~82 ;
wire \VGA|vga_clock_gen|Add0~49_sumout ;
wire \VGA|vga_clock_gen|Equal0~2_combout ;
wire \VGA|vga_clock_gen|Add0~50 ;
wire \VGA|vga_clock_gen|Add0~1_sumout ;
wire \VGA|vga_clock_gen|Add0~2 ;
wire \VGA|vga_clock_gen|Add0~5_sumout ;
wire \VGA|vga_clock_gen|Equal0~0_combout ;
wire \VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~1_combout ;
wire \VGA|vga_clock_gen|Equal0~4_combout ;
wire \VGA|vga_clock_gen|counter_value[20]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~5_combout ;
wire \VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ;
wire \VGA|vga_clock_gen|Equal0~3_combout ;
wire \VGA|vga_clock_gen|Equal0~6_combout ;
wire \VGA|vga_clock_gen|divided_clk~0_combout ;
wire \VGA|vga_clock_gen|divided_clk~q ;
wire \VGA|vga_horizontal|Add0~61_sumout ;
wire \VGA|vga_horizontal|Add0~42 ;
wire \VGA|vga_horizontal|Add0~9_sumout ;
wire \VGA|vga_horizontal|Add0~10 ;
wire \VGA|vga_horizontal|Add0~25_sumout ;
wire \VGA|vga_horizontal|Add0~26 ;
wire \VGA|vga_horizontal|Add0~21_sumout ;
wire \VGA|vga_horizontal|Add0~22 ;
wire \VGA|vga_horizontal|Add0~17_sumout ;
wire \VGA|vga_horizontal|Add0~18 ;
wire \VGA|vga_horizontal|Add0~13_sumout ;
wire \VGA|vga_horizontal|Add0~14 ;
wire \VGA|vga_horizontal|Add0~33_sumout ;
wire \VGA|vga_horizontal|Add0~34 ;
wire \VGA|vga_horizontal|Add0~29_sumout ;
wire \VGA|vga_horizontal|LessThan0~0_combout ;
wire \VGA|vga_horizontal|LessThan0~2_combout ;
wire \VGA|vga_horizontal|LessThan0~1_combout ;
wire \VGA|vga_horizontal|LessThan0~3_combout ;
wire \VGA|vga_horizontal|Add0~62 ;
wire \VGA|vga_horizontal|Add0~57_sumout ;
wire \VGA|vga_horizontal|Add0~58 ;
wire \VGA|vga_horizontal|Add0~53_sumout ;
wire \VGA|vga_horizontal|Add0~54 ;
wire \VGA|vga_horizontal|Add0~49_sumout ;
wire \VGA|vga_horizontal|Add0~50 ;
wire \VGA|vga_horizontal|Add0~45_sumout ;
wire \VGA|vga_horizontal|Add0~46 ;
wire \VGA|vga_horizontal|Add0~5_sumout ;
wire \VGA|vga_horizontal|Add0~6 ;
wire \VGA|vga_horizontal|Add0~1_sumout ;
wire \VGA|vga_horizontal|Add0~2 ;
wire \VGA|vga_horizontal|Add0~37_sumout ;
wire \VGA|vga_horizontal|Add0~38 ;
wire \VGA|vga_horizontal|Add0~41_sumout ;
wire \VGA|LessThan0~0_combout ;
wire \VGA|vga_Vertical|Add0~61_sumout ;
wire \VGA|LessThan20~0_combout ;
wire \VGA|vga_Vertical|LessThan0~1_combout ;
wire \VGA|vga_horizontal|enable_V_Counter~q ;
wire \VGA|vga_Vertical|Add0~62 ;
wire \VGA|vga_Vertical|Add0~45_sumout ;
wire \VGA|vga_Vertical|Add0~46 ;
wire \VGA|vga_Vertical|Add0~49_sumout ;
wire \VGA|vga_Vertical|Add0~50 ;
wire \VGA|vga_Vertical|Add0~57_sumout ;
wire \VGA|vga_Vertical|Add0~58 ;
wire \VGA|vga_Vertical|Add0~53_sumout ;
wire \VGA|vga_Vertical|Add0~54 ;
wire \VGA|vga_Vertical|Add0~29_sumout ;
wire \VGA|vga_Vertical|Add0~30 ;
wire \VGA|vga_Vertical|Add0~41_sumout ;
wire \VGA|vga_Vertical|Add0~42 ;
wire \VGA|vga_Vertical|Add0~37_sumout ;
wire \VGA|vga_Vertical|Add0~38 ;
wire \VGA|vga_Vertical|Add0~33_sumout ;
wire \VGA|vga_Vertical|Add0~34 ;
wire \VGA|vga_Vertical|Add0~1_sumout ;
wire \VGA|vga_Vertical|Add0~2 ;
wire \VGA|vga_Vertical|Add0~21_sumout ;
wire \VGA|vga_Vertical|Add0~22 ;
wire \VGA|vga_Vertical|Add0~17_sumout ;
wire \VGA|vga_Vertical|Add0~18 ;
wire \VGA|vga_Vertical|Add0~5_sumout ;
wire \VGA|vga_Vertical|Add0~6 ;
wire \VGA|vga_Vertical|Add0~13_sumout ;
wire \VGA|vga_Vertical|Add0~14 ;
wire \VGA|vga_Vertical|Add0~25_sumout ;
wire \VGA|vga_Vertical|Add0~26 ;
wire \VGA|vga_Vertical|Add0~9_sumout ;
wire \VGA|vga_Vertical|LessThan0~0_combout ;
wire \VGA|LessThan20~1_combout ;
wire \VGA|LessThan1~0_combout ;
wire \VGA|LessThan4~0_combout ;
wire \VGA|always0~27_combout ;
wire \VGA|always0~18_combout ;
wire \VGA|always0~19_combout ;
wire \VGA|always0~20_combout ;
wire \VGA|always0~21_combout ;
wire \VGA|always0~22_combout ;
wire \VGA|always0~23_combout ;
wire \VGA|LessThan20~3_combout ;
wire \VGA|LessThan24~0_combout ;
wire \VGA|LessThan20~2_combout ;
wire \VGA|always0~4_combout ;
wire \VGA|LessThan9~0_combout ;
wire \VGA|always0~13_combout ;
wire \VGA|always0~14_combout ;
wire \VGA|always0~12_combout ;
wire \VGA|always0~15_combout ;
wire \VGA|always0~7_combout ;
wire \VGA|always0~9_combout ;
wire \VGA|always0~8_combout ;
wire \VGA|always0~6_combout ;
wire \VGA|always0~10_combout ;
wire \VGA|always0~24_combout ;
wire \VGA|always0~25_combout ;
wire \VGA|always0~26_combout ;
wire \VGA|blue[0]~1_combout ;
wire \VGA|always0~11_combout ;
wire \move~input_o ;
wire \move~inputCLKENA0_outclk ;
wire \cont|temp[2]~DUPLICATE_q ;
wire \cont|temp~0_combout ;
wire \cont|temp[3]~DUPLICATE_q ;
wire \cont|temp[1]~DUPLICATE_q ;
wire \cont|temp~3_combout ;
wire \cont|temp[0]~DUPLICATE_q ;
wire \cont|temp[1]~2_combout ;
wire \cont|temp[2]~1_combout ;
wire \select~input_o ;
wire \select~inputCLKENA0_outclk ;
wire \sel|X~0_combout ;
wire \reset~input_o ;
wire \sel|X~q ;
wire \sel|O~0_combout ;
wire \sel|O~q ;
wire \JUEGO|pd2|Decoder0~6_combout ;
wire \JUEGO|pd1|out_en[7]~3_combout ;
wire \JUEGO|pd2|Decoder0~7_combout ;
wire \JUEGO|pd1|out_en[8]~2_combout ;
wire \JUEGO|position_reg_unit|pos9[0]~1_combout ;
wire \sel|O~DUPLICATE_q ;
wire \JUEGO|pd2|Decoder0~4_combout ;
wire \JUEGO|pd1|out_en[3]~7_combout ;
wire \JUEGO|position_reg_unit|pos1[1]~0_combout ;
wire \JUEGO|pd2|Decoder0~9_combout ;
wire \JUEGO|pd1|out_en[0]~1_combout ;
wire \JUEGO|pd2|Decoder0~8_combout ;
wire \JUEGO|position_reg_unit|pos1[1]~1_combout ;
wire \JUEGO|pd2|out_en[0]~0_combout ;
wire \JUEGO|nsd_unit|temp1~combout ;
wire \JUEGO|pd1|out_en[1]~5_combout ;
wire \JUEGO|position_reg_unit|pos2[1]~feeder_combout ;
wire \JUEGO|pd2|Decoder0~5_combout ;
wire \JUEGO|position_reg_unit|pos2[1]~0_combout ;
wire \JUEGO|imd_unit|illegal_move~3_combout ;
wire \JUEGO|pd2|out_en[6]~1_combout ;
wire \JUEGO|pd2|Decoder0~0_combout ;
wire \JUEGO|position_reg_unit|pos7[1]~0_combout ;
wire \JUEGO|pd1|out_en[6]~0_combout ;
wire \JUEGO|imd_unit|illegal_move~5_combout ;
wire \JUEGO|pd1|out_en[2]~6_combout ;
wire \JUEGO|position_reg_unit|pos3[1]~0_combout ;
wire \JUEGO|pd2|out_en[2]~5_combout ;
wire \JUEGO|imd_unit|illegal_move~4_combout ;
wire \JUEGO|imd_unit|illegal_move~6_combout ;
wire \JUEGO|position_reg_unit|pos4[1]~0_combout ;
wire \JUEGO|pd2|out_en[3]~6_combout ;
wire \JUEGO|pd2|out_en[7]~2_combout ;
wire \JUEGO|imd_unit|illegal_move~8_combout ;
wire \JUEGO|imd_unit|illegal_move~2_combout ;
wire \JUEGO|pd2|Decoder0~1_combout ;
wire \JUEGO|position_reg_unit|pos9[1]~0_combout ;
wire \JUEGO|imd_unit|illegal_move~0_combout ;
wire \JUEGO|position_reg_unit|pos8[1]~0_combout ;
wire \JUEGO|nsd_unit|temp8~combout ;
wire \JUEGO|nsd_unit|temp4~combout ;
wire \JUEGO|imd_unit|temp7~0_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~1_combout ;
wire \JUEGO|nsd_unit|temp3~combout ;
wire \JUEGO|imd_unit|temp9~0_combout ;
wire \JUEGO|imd_unit|temp2~0_combout ;
wire \JUEGO|pd2|out_en[4]~3_combout ;
wire \JUEGO|pd2|Decoder0~2_combout ;
wire \JUEGO|position_reg_unit|pos5[1]~0_combout ;
wire \JUEGO|imd_unit|temp5~0_combout ;
wire \JUEGO|pd2|out_en[5]~7_combout ;
wire \JUEGO|pd2|Decoder0~3_combout ;
wire \JUEGO|position_reg_unit|pos6[1]~0_combout ;
wire \JUEGO|pd1|out_en[5]~8_combout ;
wire \JUEGO|imd_unit|temp6~0_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~0_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector2~2_combout ;
wire \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ;
wire \JUEGO|pd1|out_en[4]~4_combout ;
wire \JUEGO|imd_unit|illegal_move~7_combout ;
wire \JUEGO|imd_unit|illegal_move~1_combout ;
wire \JUEGO|win_detect_unit|u6|winner~combout ;
wire \JUEGO|win_detect_unit|u8|winner~combout ;
wire \JUEGO|win_detect_unit|u2|winner~combout ;
wire \JUEGO|win_detect_unit|u5|winner~combout ;
wire \Equal0~0_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector6~1_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector6~0_combout ;
wire \JUEGO|nsd_unit|no_space~0_combout ;
wire \JUEGO|win_detect_unit|u1|winner~combout ;
wire \JUEGO|win_detect_unit|u4|winner~combout ;
wire \JUEGO|win_detect_unit|u7|winner~combout ;
wire \JUEGO|nsd_unit|no_space~1_combout ;
wire \JUEGO|nsd_unit|no_space~2_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector6~2_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector6~3_combout ;
wire \JUEGO|tic_tac_toe_controller|Selector6~4_combout ;
wire \JUEGO|tic_tac_toe_controller|current_state.IDLE~q ;
wire \JUEGO|tic_tac_toe_controller|Selector4~0_combout ;
wire \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ;
wire \JUEGO|pd2|out_en[1]~4_combout ;
wire \JUEGO|position_reg_unit|pos2[0]~feeder_combout ;
wire \VGA|WideNor1~0_combout ;
wire \VGA|WideNor2~0_combout ;
wire \VGA|red[0]~9_combout ;
wire \VGA|always0~30_combout ;
wire \VGA|always0~31_combout ;
wire \VGA|always0~32_combout ;
wire \VGA|always0~36_combout ;
wire \VGA|blue[2]~0_combout ;
wire \VGA|always0~0_combout ;
wire \VGA|always0~1_combout ;
wire \VGA|always0~2_combout ;
wire \VGA|always0~3_combout ;
wire \VGA|always0~5_combout ;
wire \VGA|LessThan21~0_combout ;
wire \VGA|LessThan25~0_combout ;
wire \VGA|LessThan25~1_combout ;
wire \VGA|LessThan21~1_combout ;
wire \VGA|always0~17_combout ;
wire \VGA|WideNor6~0_combout ;
wire \VGA|LessThan24~1_combout ;
wire \VGA|always0~33_combout ;
wire \VGA|red[0]~11_combout ;
wire \VGA|LessThan7~0_combout ;
wire \VGA|LessThan6~1_combout ;
wire \VGA|LessThan6~0_combout ;
wire \VGA|always0~16_combout ;
wire \VGA|LessThan8~0_combout ;
wire \VGA|WideNor5~0_combout ;
wire \VGA|always0~29_combout ;
wire \VGA|red[0]~10_combout ;
wire \VGA|always0~35_combout ;
wire \VGA|blue[0]~2_combout ;
wire \VGA|red[0]~13_combout ;
wire \VGA|red[0]~14_combout ;
wire \VGA|WideNor7~0_combout ;
wire \VGA|address[15]~0_combout ;
wire \VGA|address[15]~1_combout ;
wire \VGA|always0~34_combout ;
wire \VGA|red[0]~12_combout ;
wire \VGA|red[0]~2_combout ;
wire \VGA|always0~28_combout ;
wire \VGA|red[0]~15_combout ;
wire \VGA|red[0]~54_combout ;
wire \VGA|red[0]~1_combout ;
wire \VGA|red[0]~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \selected[0]~1_combout ;
wire \VGA|Equal8~0_combout ;
wire \VGA|red[0]~3_combout ;
wire \VGA|Equal17~0_combout ;
wire \VGA|red[0]~5_combout ;
wire \selected[3]~2_combout ;
wire \VGA|red[0]~4_combout ;
wire \selected[2]~3_combout ;
wire \selected[1]~0_combout ;
wire \VGA|red[0]~6_combout ;
wire \VGA|red[0]~7_combout ;
wire \VGA|Equal2~0_combout ;
wire \VGA|red[0]~8_combout ;
wire \VGA|always0~43_combout ;
wire \VGA|always0~42_combout ;
wire \VGA|always0~41_combout ;
wire \VGA|always0~40_combout ;
wire \VGA|address[15]~3_combout ;
wire \VGA|address[15]~4_combout ;
wire \VGA|address[15]~2_combout ;
wire \VGA|address[15]~5_combout ;
wire \VGA|Add1~121_combout ;
wire \VGA|Add14~14 ;
wire \VGA|Add14~18 ;
wire \VGA|Add14~22 ;
wire \VGA|Add14~26 ;
wire \VGA|Add14~30 ;
wire \VGA|Add14~34 ;
wire \VGA|Add14~38 ;
wire \VGA|Add14~42 ;
wire \VGA|Add14~46 ;
wire \VGA|Add14~50 ;
wire \VGA|Add14~10 ;
wire \VGA|Add14~6 ;
wire \VGA|Add14~1_sumout ;
wire \VGA|Add17~14 ;
wire \VGA|Add17~18 ;
wire \VGA|Add17~22 ;
wire \VGA|Add17~26 ;
wire \VGA|Add17~30 ;
wire \VGA|Add17~34 ;
wire \VGA|Add17~38 ;
wire \VGA|Add17~42 ;
wire \VGA|Add17~46 ;
wire \VGA|Add17~50 ;
wire \VGA|Add17~54 ;
wire \VGA|Add17~58 ;
wire \VGA|Add17~10 ;
wire \VGA|Add17~6 ;
wire \VGA|Add17~1_sumout ;
wire \VGA|always0~38_combout ;
wire \VGA|always0~39_combout ;
wire \VGA|Add1~64_combout ;
wire \VGA|Add1~69_combout ;
wire \VGA|Add1~70_combout ;
wire \VGA|Add21~66 ;
wire \VGA|Add21~62 ;
wire \VGA|Add21~1_sumout ;
wire \VGA|Add21~61_sumout ;
wire \VGA|Add21~65_sumout ;
wire \VGA|Add22~70_cout ;
wire \VGA|Add22~66_cout ;
wire \VGA|Add22~1_sumout ;
wire \VGA|Add21~2 ;
wire \VGA|Add21~5_sumout ;
wire \VGA|Add22~2 ;
wire \VGA|Add22~5_sumout ;
wire \VGA|Add21~6 ;
wire \VGA|Add21~9_sumout ;
wire \VGA|Add22~6 ;
wire \VGA|Add22~9_sumout ;
wire \VGA|Add21~10 ;
wire \VGA|Add21~13_sumout ;
wire \VGA|Add22~10 ;
wire \VGA|Add22~13_sumout ;
wire \VGA|Add21~14 ;
wire \VGA|Add21~17_sumout ;
wire \VGA|Add22~14 ;
wire \VGA|Add22~17_sumout ;
wire \VGA|Add21~18 ;
wire \VGA|Add21~21_sumout ;
wire \VGA|Add22~18 ;
wire \VGA|Add22~21_sumout ;
wire \VGA|Add21~22 ;
wire \VGA|Add21~25_sumout ;
wire \VGA|Add22~22 ;
wire \VGA|Add22~25_sumout ;
wire \VGA|Add21~26 ;
wire \VGA|Add21~29_sumout ;
wire \VGA|Add22~26 ;
wire \VGA|Add22~29_sumout ;
wire \VGA|Add21~30 ;
wire \VGA|Add21~33_sumout ;
wire \VGA|Add22~30 ;
wire \VGA|Add22~33_sumout ;
wire \VGA|Add21~34 ;
wire \VGA|Add21~37_sumout ;
wire \VGA|Add22~34 ;
wire \VGA|Add22~37_sumout ;
wire \VGA|Add21~38 ;
wire \VGA|Add21~41_sumout ;
wire \VGA|Add22~38 ;
wire \VGA|Add22~41_sumout ;
wire \VGA|Add21~42 ;
wire \VGA|Add21~45_sumout ;
wire \VGA|Add22~42 ;
wire \VGA|Add22~45_sumout ;
wire \VGA|Add21~46 ;
wire \VGA|Add21~49_sumout ;
wire \VGA|Add22~46 ;
wire \VGA|Add22~49_sumout ;
wire \VGA|Add21~50 ;
wire \VGA|Add21~53_sumout ;
wire \VGA|Add22~50 ;
wire \VGA|Add22~53_sumout ;
wire \VGA|Add21~54 ;
wire \VGA|Add21~57_sumout ;
wire \VGA|Add22~54 ;
wire \VGA|Add22~57_sumout ;
wire \VGA|Add22~58 ;
wire \VGA|Add22~61_sumout ;
wire \VGA|Mult8~23 ;
wire \VGA|Add11~66 ;
wire \VGA|Add11~62 ;
wire \VGA|Add11~1_sumout ;
wire \VGA|Add11~61_sumout ;
wire \VGA|Add11~65_sumout ;
wire \VGA|Add12~70_cout ;
wire \VGA|Add12~66_cout ;
wire \VGA|Add12~1_sumout ;
wire \VGA|Add11~2 ;
wire \VGA|Add11~5_sumout ;
wire \VGA|Add12~2 ;
wire \VGA|Add12~5_sumout ;
wire \VGA|Add11~6 ;
wire \VGA|Add11~9_sumout ;
wire \VGA|Add12~6 ;
wire \VGA|Add12~9_sumout ;
wire \VGA|Add11~10 ;
wire \VGA|Add11~13_sumout ;
wire \VGA|Add12~10 ;
wire \VGA|Add12~13_sumout ;
wire \VGA|Add11~14 ;
wire \VGA|Add11~17_sumout ;
wire \VGA|Add12~14 ;
wire \VGA|Add12~17_sumout ;
wire \VGA|Add11~18 ;
wire \VGA|Add11~21_sumout ;
wire \VGA|Add12~18 ;
wire \VGA|Add12~21_sumout ;
wire \VGA|Add11~22 ;
wire \VGA|Add11~25_sumout ;
wire \VGA|Add12~22 ;
wire \VGA|Add12~25_sumout ;
wire \VGA|Add11~26 ;
wire \VGA|Add11~29_sumout ;
wire \VGA|Add12~26 ;
wire \VGA|Add12~29_sumout ;
wire \VGA|Add11~30 ;
wire \VGA|Add11~33_sumout ;
wire \VGA|Add12~30 ;
wire \VGA|Add12~33_sumout ;
wire \VGA|Add11~34 ;
wire \VGA|Add11~37_sumout ;
wire \VGA|Add12~34 ;
wire \VGA|Add12~37_sumout ;
wire \VGA|Add11~38 ;
wire \VGA|Add11~41_sumout ;
wire \VGA|Add12~38 ;
wire \VGA|Add12~41_sumout ;
wire \VGA|Add11~42 ;
wire \VGA|Add11~45_sumout ;
wire \VGA|Add12~42 ;
wire \VGA|Add12~45_sumout ;
wire \VGA|Add11~46 ;
wire \VGA|Add11~49_sumout ;
wire \VGA|Add12~46 ;
wire \VGA|Add12~49_sumout ;
wire \VGA|Add11~50 ;
wire \VGA|Add11~53_sumout ;
wire \VGA|Add12~50 ;
wire \VGA|Add12~53_sumout ;
wire \VGA|Add11~54 ;
wire \VGA|Add11~57_sumout ;
wire \VGA|Add12~54 ;
wire \VGA|Add12~57_sumout ;
wire \VGA|Add12~58 ;
wire \VGA|Add12~61_sumout ;
wire \VGA|Mult5~23 ;
wire \VGA|Add5~70_cout ;
wire \VGA|Add5~1_sumout ;
wire \VGA|Add5~2 ;
wire \VGA|Add5~5_sumout ;
wire \VGA|Add5~6 ;
wire \VGA|Add5~9_sumout ;
wire \VGA|Add5~10 ;
wire \VGA|Add5~13_sumout ;
wire \VGA|Add5~14 ;
wire \VGA|Add5~17_sumout ;
wire \VGA|Add4~1_sumout ;
wire \VGA|Add5~18 ;
wire \VGA|Add5~21_sumout ;
wire \VGA|Add4~2 ;
wire \VGA|Add4~5_sumout ;
wire \VGA|Add5~22 ;
wire \VGA|Add5~25_sumout ;
wire \VGA|Add4~6 ;
wire \VGA|Add4~9_sumout ;
wire \VGA|Add5~26 ;
wire \VGA|Add5~29_sumout ;
wire \VGA|Add4~10 ;
wire \VGA|Add4~13_sumout ;
wire \VGA|Add5~30 ;
wire \VGA|Add5~33_sumout ;
wire \VGA|Add4~14 ;
wire \VGA|Add4~17_sumout ;
wire \VGA|Add5~34 ;
wire \VGA|Add5~37_sumout ;
wire \VGA|Add4~18 ;
wire \VGA|Add4~21_sumout ;
wire \VGA|Add5~38 ;
wire \VGA|Add5~41_sumout ;
wire \VGA|Add4~22 ;
wire \VGA|Add4~25_sumout ;
wire \VGA|Add5~42 ;
wire \VGA|Add5~45_sumout ;
wire \VGA|Add4~26 ;
wire \VGA|Add4~29_sumout ;
wire \VGA|Add5~46 ;
wire \VGA|Add5~49_sumout ;
wire \VGA|Add4~30 ;
wire \VGA|Add4~33_sumout ;
wire \VGA|Add5~50 ;
wire \VGA|Add5~53_sumout ;
wire \VGA|Add4~34 ;
wire \VGA|Add4~37_sumout ;
wire \VGA|Add5~54 ;
wire \VGA|Add5~57_sumout ;
wire \VGA|Add4~38 ;
wire \VGA|Add4~41_sumout ;
wire \VGA|Add5~58 ;
wire \VGA|Add5~61_sumout ;
wire \VGA|Add5~62 ;
wire \VGA|Add5~65_sumout ;
wire \VGA|Mult2~23 ;
wire \VGA|Add1~71_combout ;
wire \VGA|Add1~72_combout ;
wire \VGA|Add1~65_combout ;
wire \VGA|Mult4~23 ;
wire \VGA|Mult6~23 ;
wire \VGA|Mult3~23 ;
wire \VGA|Mult7~23 ;
wire \VGA|Add1~66_combout ;
wire \VGA|Add1~67_combout ;
wire \VGA|Mult1~23 ;
wire \VGA|Mult0~23 ;
wire \VGA|Add20~14 ;
wire \VGA|Add20~18 ;
wire \VGA|Add20~22 ;
wire \VGA|Add20~26 ;
wire \VGA|Add20~30 ;
wire \VGA|Add20~34 ;
wire \VGA|Add20~38 ;
wire \VGA|Add20~42 ;
wire \VGA|Add20~46 ;
wire \VGA|Add20~50 ;
wire \VGA|Add20~54 ;
wire \VGA|Add20~58 ;
wire \VGA|Add20~62 ;
wire \VGA|Add20~10 ;
wire \VGA|Add20~6 ;
wire \VGA|Add20~1_sumout ;
wire \VGA|Add1~68_combout ;
wire \VGA|Add14~5_sumout ;
wire \VGA|Add17~5_sumout ;
wire \VGA|Mult2~22 ;
wire \VGA|Mult5~22 ;
wire \VGA|Mult8~22 ;
wire \VGA|Add1~75_combout ;
wire \VGA|Add20~5_sumout ;
wire \VGA|Mult6~22 ;
wire \VGA|Mult7~22 ;
wire \VGA|Mult3~22 ;
wire \VGA|Mult4~22 ;
wire \VGA|Add1~73_combout ;
wire \VGA|Mult1~22 ;
wire \VGA|Mult0~22 ;
wire \VGA|Add1~74_combout ;
wire \VGA|Add14~9_sumout ;
wire \VGA|Mult8~21 ;
wire \VGA|Add17~9_sumout ;
wire \VGA|Mult2~21 ;
wire \VGA|Mult5~21 ;
wire \VGA|Add1~78_combout ;
wire \VGA|Add20~9_sumout ;
wire \VGA|Mult7~21 ;
wire \VGA|Mult3~21 ;
wire \VGA|Mult4~21 ;
wire \VGA|Mult6~21 ;
wire \VGA|Add1~76_combout ;
wire \VGA|Mult1~21 ;
wire \VGA|Mult0~21 ;
wire \VGA|Add1~77_combout ;
wire \VGA|Add14~49_sumout ;
wire \VGA|Add17~57_sumout ;
wire \VGA|Mult2~20 ;
wire \VGA|Mult5~20 ;
wire \VGA|Mult8~20 ;
wire \VGA|Add1~120_combout ;
wire \VGA|Mult1~20 ;
wire \VGA|Add20~61_sumout ;
wire \VGA|Mult0~20 ;
wire \VGA|Mult3~20 ;
wire \VGA|Mult6~20 ;
wire \VGA|Mult4~20 ;
wire \VGA|Mult7~20 ;
wire \VGA|Add1~118_combout ;
wire \VGA|Add1~119_combout ;
wire \VGA|Add14~45_sumout ;
wire \VGA|Add17~53_sumout ;
wire \VGA|Mult8~19 ;
wire \VGA|Mult5~19 ;
wire \VGA|Mult2~19 ;
wire \VGA|Add1~117_combout ;
wire \VGA|Add20~57_sumout ;
wire \VGA|Mult0~19 ;
wire \VGA|Mult1~19 ;
wire \VGA|Mult7~19 ;
wire \VGA|Mult3~19 ;
wire \VGA|Mult6~19 ;
wire \VGA|Mult4~19 ;
wire \VGA|Add1~115_combout ;
wire \VGA|Add1~116_combout ;
wire \VGA|Add14~41_sumout ;
wire \VGA|Mult2~18 ;
wire \VGA|Mult8~18 ;
wire \VGA|Mult5~18 ;
wire \VGA|Add17~49_sumout ;
wire \VGA|Add1~114_combout ;
wire \VGA|Add20~53_sumout ;
wire \VGA|Mult0~18 ;
wire \VGA|Mult1~18 ;
wire \VGA|Mult7~18 ;
wire \VGA|Mult3~18 ;
wire \VGA|Mult6~18 ;
wire \VGA|Mult4~18 ;
wire \VGA|Add1~112_combout ;
wire \VGA|Add1~113_combout ;
wire \VGA|Add14~37_sumout ;
wire \VGA|Mult2~17 ;
wire \VGA|Mult5~17 ;
wire \VGA|Add17~45_sumout ;
wire \VGA|Mult8~17 ;
wire \VGA|Add1~111_combout ;
wire \VGA|Add20~49_sumout ;
wire \VGA|Mult3~17 ;
wire \VGA|Mult6~17 ;
wire \VGA|Mult7~17 ;
wire \VGA|Mult4~17 ;
wire \VGA|Add1~109_combout ;
wire \VGA|Mult1~17 ;
wire \VGA|Mult0~17 ;
wire \VGA|Add1~110_combout ;
wire \VGA|Add14~33_sumout ;
wire \VGA|Mult2~16 ;
wire \VGA|Mult8~16 ;
wire \VGA|Add17~41_sumout ;
wire \VGA|Mult5~16 ;
wire \VGA|Add1~108_combout ;
wire \VGA|Add20~45_sumout ;
wire \VGA|Mult6~16 ;
wire \VGA|Mult3~16 ;
wire \VGA|Mult7~16 ;
wire \VGA|Mult4~16 ;
wire \VGA|Add1~106_combout ;
wire \VGA|Mult1~16 ;
wire \VGA|Mult0~16 ;
wire \VGA|Add1~107_combout ;
wire \VGA|Add14~29_sumout ;
wire \VGA|Mult2~15 ;
wire \VGA|Add17~37_sumout ;
wire \VGA|Mult8~15 ;
wire \VGA|Mult5~15 ;
wire \VGA|Add1~105_combout ;
wire \VGA|Mult7~15 ;
wire \VGA|Mult3~15 ;
wire \VGA|Mult4~15 ;
wire \VGA|Mult6~15 ;
wire \VGA|Add1~103_combout ;
wire \VGA|Add20~41_sumout ;
wire \VGA|Mult1~15 ;
wire \VGA|Mult0~15 ;
wire \VGA|Add1~104_combout ;
wire \VGA|Add14~25_sumout ;
wire \VGA|Mult2~14 ;
wire \VGA|Add17~33_sumout ;
wire \VGA|Mult5~14 ;
wire \VGA|Mult8~14 ;
wire \VGA|Add1~102_combout ;
wire \VGA|Add20~37_sumout ;
wire \VGA|Mult7~14 ;
wire \VGA|Mult6~14 ;
wire \VGA|Mult3~14 ;
wire \VGA|Mult4~14 ;
wire \VGA|Add1~100_combout ;
wire \VGA|Mult1~14 ;
wire \VGA|Mult0~14 ;
wire \VGA|Add1~101_combout ;
wire \VGA|Add14~21_sumout ;
wire \VGA|Add17~29_sumout ;
wire \VGA|Mult2~13 ;
wire \VGA|Mult5~13 ;
wire \VGA|Mult8~13 ;
wire \VGA|Add1~99_combout ;
wire \VGA|Add20~33_sumout ;
wire \VGA|Mult3~13 ;
wire \VGA|Mult7~13 ;
wire \VGA|Mult6~13 ;
wire \VGA|Mult4~13 ;
wire \VGA|Add1~97_combout ;
wire \VGA|Mult1~13 ;
wire \VGA|Mult0~13 ;
wire \VGA|Add1~98_combout ;
wire \VGA|Add14~17_sumout ;
wire \VGA|Mult5~12 ;
wire \VGA|Add17~25_sumout ;
wire \VGA|Mult2~12 ;
wire \VGA|Mult8~12 ;
wire \VGA|Add1~96_combout ;
wire \VGA|Mult3~12 ;
wire \VGA|Mult4~12 ;
wire \VGA|Mult7~12 ;
wire \VGA|Mult6~12 ;
wire \VGA|Add1~94_combout ;
wire \VGA|Add20~29_sumout ;
wire \VGA|Mult1~12 ;
wire \VGA|Mult0~12 ;
wire \VGA|Add1~95_combout ;
wire \VGA|Add14~13_sumout ;
wire \VGA|Mult5~11 ;
wire \VGA|Add17~21_sumout ;
wire \VGA|Mult2~11 ;
wire \VGA|Mult8~11 ;
wire \VGA|Add1~93_combout ;
wire \VGA|Add20~25_sumout ;
wire \VGA|Mult3~11 ;
wire \VGA|Mult7~11 ;
wire \VGA|Mult6~11 ;
wire \VGA|Mult4~11 ;
wire \VGA|Add1~91_combout ;
wire \VGA|Mult0~11 ;
wire \VGA|Mult1~11 ;
wire \VGA|Add1~92_combout ;
wire \VGA|Mult2~10 ;
wire \VGA|Mult8~10 ;
wire \VGA|Add17~17_sumout ;
wire \VGA|Mult5~10 ;
wire \VGA|Add1~90_combout ;
wire \VGA|Mult3~10 ;
wire \VGA|Mult6~10 ;
wire \VGA|Mult4~10 ;
wire \VGA|Mult7~10 ;
wire \VGA|Add1~88_combout ;
wire \VGA|Add20~21_sumout ;
wire \VGA|Mult1~10 ;
wire \VGA|Mult0~10 ;
wire \VGA|Add1~89_combout ;
wire \VGA|Add17~13_sumout ;
wire \VGA|Mult8~9 ;
wire \VGA|Mult2~9 ;
wire \VGA|Mult5~9 ;
wire \VGA|Add1~85_combout ;
wire \VGA|Mult6~9 ;
wire \VGA|Mult3~9 ;
wire \VGA|Mult7~9 ;
wire \VGA|Mult4~9 ;
wire \VGA|Add1~86_combout ;
wire \VGA|Add20~17_sumout ;
wire \VGA|Mult1~9 ;
wire \VGA|Mult0~9 ;
wire \VGA|Add1~87_combout ;
wire \VGA|red[0]~53_combout ;
wire \VGA|Mult8~8_resulta ;
wire \VGA|Mult5~8_resulta ;
wire \VGA|Add1~82_combout ;
wire \VGA|Mult2~8_resulta ;
wire \VGA|Add1~83_combout ;
wire \VGA|always0~37_combout ;
wire \VGA|Add1~81_combout ;
wire \VGA|Add1~84_combout ;
wire \VGA|Add20~13_sumout ;
wire \VGA|Mult3~8_resulta ;
wire \VGA|Mult6~8_resulta ;
wire \VGA|Mult7~8_resulta ;
wire \VGA|Mult4~8_resulta ;
wire \VGA|Add1~79_combout ;
wire \VGA|Mult1~8_resulta ;
wire \VGA|Mult0~8_resulta ;
wire \VGA|Add1~80_combout ;
wire \VGA|Add1~14 ;
wire \VGA|Add1~18 ;
wire \VGA|Add1~22 ;
wire \VGA|Add1~26 ;
wire \VGA|Add1~30 ;
wire \VGA|Add1~34 ;
wire \VGA|Add1~38 ;
wire \VGA|Add1~42 ;
wire \VGA|Add1~46 ;
wire \VGA|Add1~50 ;
wire \VGA|Add1~54 ;
wire \VGA|Add1~58 ;
wire \VGA|Add1~62 ;
wire \VGA|Add1~10 ;
wire \VGA|Add1~6 ;
wire \VGA|Add1~1_sumout ;
wire \VGA|Add1~5_sumout ;
wire \VGA|Add1~9_sumout ;
wire \VGA|Add1~13_sumout ;
wire \VGA|Add1~17_sumout ;
wire \VGA|Add1~21_sumout ;
wire \VGA|Add1~25_sumout ;
wire \VGA|Add1~29_sumout ;
wire \VGA|Add1~33_sumout ;
wire \VGA|Add1~37_sumout ;
wire \VGA|Add1~41_sumout ;
wire \VGA|Add1~45_sumout ;
wire \VGA|Add1~49_sumout ;
wire \VGA|Add1~53_sumout ;
wire \VGA|Add1~57_sumout ;
wire \VGA|Add1~61_sumout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|red[0]~27_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|red[0]~28_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \VGA|red[0]~25_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|red[0]~26_combout ;
wire \VGA|red[0]~17_combout ;
wire \VGA|red[0]~18_combout ;
wire \VGA|red[0]~19_combout ;
wire \VGA|red[0]~20_combout ;
wire \VGA|red[0]~21_combout ;
wire \VGA|red[0]~22_combout ;
wire \VGA|blue[0]~5_combout ;
wire \VGA|blue[0]~6_combout ;
wire \VGA|blue[0]~4_combout ;
wire \VGA|blue[0]~3_combout ;
wire \VGA|red[0]~16_combout ;
wire \VGA|red[0]~23_combout ;
wire \VGA|red[0]~24_combout ;
wire \VGA|red[0]~29_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|red[1]~31_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|red[1]~30_combout ;
wire \VGA|red[1]~32_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|red[2]~33_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|red[2]~34_combout ;
wire \VGA|red[2]~35_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|red[3]~36_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|red[3]~37_combout ;
wire \VGA|red[3]~38_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|red[4]~40_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|red[4]~39_combout ;
wire \VGA|red[4]~41_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|red[5]~43_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|red[5]~42_combout ;
wire \VGA|red[5]~44_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|red[6]~45_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|red[6]~46_combout ;
wire \VGA|red[6]~47_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|red[7]~49_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|red[7]~48_combout ;
wire \VGA|red[7]~50_combout ;
wire \VGA|blue[0]~7_combout ;
wire \VGA|red[0]~51_combout ;
wire \VGA|blue[0]~8_combout ;
wire \VGA|blue[0]~9_combout ;
wire \VGA|blue[0]~11_combout ;
wire \VGA|green[0]~0_combout ;
wire \VGA|blue[0]~10_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|green[0]~1_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|green[0]~2_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|green[0]~3_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|green[0]~4_combout ;
wire \VGA|green[0]~5_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|green[1]~6_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|green[1]~7_combout ;
wire \VGA|green[1]~8_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|green[2]~9_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|green[2]~10_combout ;
wire \VGA|green[2]~11_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|green[3]~12_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|green[3]~13_combout ;
wire \VGA|green[3]~14_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|green[4]~16_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|green[4]~15_combout ;
wire \VGA|green[4]~17_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|green[5]~18_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|green[5]~19_combout ;
wire \VGA|green[5]~20_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|green[6]~21_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|green[6]~22_combout ;
wire \VGA|green[6]~23_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|green[7]~24_combout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|green[7]~25_combout ;
wire \VGA|green[7]~26_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|blue[0]~12_combout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \VGA|blue[0]~13_combout ;
wire \VGA|blue[0]~14_combout ;
wire \VGA|blue[2]~17_combout ;
wire \VGA|blue[2]~15_combout ;
wire \VGA|blue[2]~25_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ;
wire \VGA|blue[1]~31_combout ;
wire \VGA|blue[2]~32_combout ;
wire \VGA|blue[2]~33_combout ;
wire \VGA|blue[2]~22_combout ;
wire \VGA|blue[2]~23_combout ;
wire \VGA|blue[2]~18_combout ;
wire \VGA|blue[2]~24_combout ;
wire \VGA|Selector214~0_combout ;
wire \VGA|Selector166~0_combout ;
wire \VGA|blue[2]~106_combout ;
wire \VGA|blue[2]~19_combout ;
wire \VGA|Selector190~0_combout ;
wire \VGA|red[0]~52_combout ;
wire \VGA|blue[2]~20_combout ;
wire \VGA|blue[1]~21_combout ;
wire \VGA|blue[1]~28_combout ;
wire \VGA|blue[2]~26_combout ;
wire \VGA|blue[1]~27_combout ;
wire \VGA|blue[1]~29_combout ;
wire \VGA|blue[1]~30_combout ;
wire \VGA|blue[2]~16_combout ;
wire \VGA|blue[2]~34_combout ;
wire \VGA|blue[1]~102_combout ;
wire \VGA|blue[1]~35_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ;
wire \VGA|blue[2]~98_combout ;
wire \VGA|blue[2]~41_combout ;
wire \VGA|Selector165~0_combout ;
wire \VGA|Selector213~0_combout ;
wire \VGA|Selector189~0_combout ;
wire \VGA|blue[2]~36_combout ;
wire \VGA|blue[2]~38_combout ;
wire \VGA|blue[2]~37_combout ;
wire \VGA|blue[2]~39_combout ;
wire \VGA|blue[2]~40_combout ;
wire \VGA|blue[2]~42_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ;
wire \VGA|blue[3]~94_combout ;
wire \VGA|blue[3]~48_combout ;
wire \VGA|Selector188~0_combout ;
wire \VGA|Selector212~0_combout ;
wire \VGA|Selector164~0_combout ;
wire \VGA|blue[3]~43_combout ;
wire \VGA|blue[3]~44_combout ;
wire \VGA|blue[3]~45_combout ;
wire \VGA|blue[3]~46_combout ;
wire \VGA|blue[3]~47_combout ;
wire \VGA|blue[3]~49_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ;
wire \VGA|blue[4]~55_combout ;
wire \VGA|Selector187~0_combout ;
wire \VGA|Selector211~0_combout ;
wire \VGA|Selector163~0_combout ;
wire \VGA|blue[4]~50_combout ;
wire \VGA|blue[4]~51_combout ;
wire \VGA|blue[4]~52_combout ;
wire \VGA|blue[4]~53_combout ;
wire \VGA|blue[4]~54_combout ;
wire \VGA|blue[4]~90_combout ;
wire \VGA|blue[4]~56_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ;
wire \VGA|blue[5]~62_combout ;
wire \VGA|blue[5]~86_combout ;
wire \VGA|Selector210~0_combout ;
wire \VGA|Selector162~0_combout ;
wire \VGA|Selector186~0_combout ;
wire \VGA|blue[5]~57_combout ;
wire \VGA|blue[5]~59_combout ;
wire \VGA|blue[5]~58_combout ;
wire \VGA|blue[5]~60_combout ;
wire \VGA|blue[5]~61_combout ;
wire \VGA|blue[5]~63_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ;
wire \VGA|blue[6]~69_combout ;
wire \VGA|Selector209~0_combout ;
wire \VGA|Selector185~0_combout ;
wire \VGA|Selector161~0_combout ;
wire \VGA|blue[6]~64_combout ;
wire \VGA|blue[6]~65_combout ;
wire \VGA|blue[6]~66_combout ;
wire \VGA|blue[6]~67_combout ;
wire \VGA|blue[6]~68_combout ;
wire \VGA|blue[6]~82_combout ;
wire \VGA|blue[6]~70_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ;
wire \VGA|blue[7]~76_combout ;
wire \VGA|Selector160~0_combout ;
wire \VGA|Selector184~0_combout ;
wire \VGA|Selector208~0_combout ;
wire \VGA|blue[7]~71_combout ;
wire \VGA|blue[7]~73_combout ;
wire \VGA|blue[7]~72_combout ;
wire \VGA|blue[7]~74_combout ;
wire \VGA|blue[7]~75_combout ;
wire \VGA|blue[7]~78_combout ;
wire \VGA|blue[7]~77_combout ;
wire [1:0] \JUEGO|position_reg_unit|pos4 ;
wire [15:0] \VGA|vga_horizontal|h_Count_Value ;
wire [1:0] \JUEGO|position_reg_unit|pos1 ;
wire [1:0] \JUEGO|position_reg_unit|pos9 ;
wire [15:0] \VGA|vga_Vertical|v_Count_Value ;
wire [1:0] \JUEGO|position_reg_unit|pos8 ;
wire [31:0] \VGA|vga_clock_gen|counter_value ;
wire [3:0] \cont|temp ;
wire [1:0] \JUEGO|position_reg_unit|pos7 ;
wire [1:0] \JUEGO|position_reg_unit|pos5 ;
wire [1:0] \JUEGO|position_reg_unit|pos2 ;
wire [1:0] \JUEGO|position_reg_unit|pos3 ;
wire [2:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [1:0] \JUEGO|position_reg_unit|pos6 ;
wire [2:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w ;
wire [2:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w ;
wire [3:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w ;
wire [15:0] \VGA|address ;

wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [63:0] \VGA|Mult0~8_RESULTA_bus ;
wire [63:0] \VGA|Mult1~8_RESULTA_bus ;
wire [63:0] \VGA|Mult3~8_RESULTA_bus ;
wire [63:0] \VGA|Mult4~8_RESULTA_bus ;
wire [63:0] \VGA|Mult7~8_RESULTA_bus ;
wire [63:0] \VGA|Mult6~8_RESULTA_bus ;
wire [63:0] \VGA|Mult8~8_RESULTA_bus ;
wire [63:0] \VGA|Mult5~8_RESULTA_bus ;
wire [63:0] \VGA|Mult2~8_RESULTA_bus ;

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \VGA|Mult0~8_resulta  = \VGA|Mult0~8_RESULTA_bus [0];
assign \VGA|Mult0~9  = \VGA|Mult0~8_RESULTA_bus [1];
assign \VGA|Mult0~10  = \VGA|Mult0~8_RESULTA_bus [2];
assign \VGA|Mult0~11  = \VGA|Mult0~8_RESULTA_bus [3];
assign \VGA|Mult0~12  = \VGA|Mult0~8_RESULTA_bus [4];
assign \VGA|Mult0~13  = \VGA|Mult0~8_RESULTA_bus [5];
assign \VGA|Mult0~14  = \VGA|Mult0~8_RESULTA_bus [6];
assign \VGA|Mult0~15  = \VGA|Mult0~8_RESULTA_bus [7];
assign \VGA|Mult0~16  = \VGA|Mult0~8_RESULTA_bus [8];
assign \VGA|Mult0~17  = \VGA|Mult0~8_RESULTA_bus [9];
assign \VGA|Mult0~18  = \VGA|Mult0~8_RESULTA_bus [10];
assign \VGA|Mult0~19  = \VGA|Mult0~8_RESULTA_bus [11];
assign \VGA|Mult0~20  = \VGA|Mult0~8_RESULTA_bus [12];
assign \VGA|Mult0~21  = \VGA|Mult0~8_RESULTA_bus [13];
assign \VGA|Mult0~22  = \VGA|Mult0~8_RESULTA_bus [14];
assign \VGA|Mult0~23  = \VGA|Mult0~8_RESULTA_bus [15];
assign \VGA|Mult0~24  = \VGA|Mult0~8_RESULTA_bus [16];
assign \VGA|Mult0~25  = \VGA|Mult0~8_RESULTA_bus [17];
assign \VGA|Mult0~26  = \VGA|Mult0~8_RESULTA_bus [18];
assign \VGA|Mult0~27  = \VGA|Mult0~8_RESULTA_bus [19];
assign \VGA|Mult0~28  = \VGA|Mult0~8_RESULTA_bus [20];
assign \VGA|Mult0~29  = \VGA|Mult0~8_RESULTA_bus [21];
assign \VGA|Mult0~30  = \VGA|Mult0~8_RESULTA_bus [22];
assign \VGA|Mult0~31  = \VGA|Mult0~8_RESULTA_bus [23];
assign \VGA|Mult0~32  = \VGA|Mult0~8_RESULTA_bus [24];
assign \VGA|Mult0~33  = \VGA|Mult0~8_RESULTA_bus [25];
assign \VGA|Mult0~34  = \VGA|Mult0~8_RESULTA_bus [26];
assign \VGA|Mult0~35  = \VGA|Mult0~8_RESULTA_bus [27];
assign \VGA|Mult0~36  = \VGA|Mult0~8_RESULTA_bus [28];
assign \VGA|Mult0~37  = \VGA|Mult0~8_RESULTA_bus [29];
assign \VGA|Mult0~38  = \VGA|Mult0~8_RESULTA_bus [30];
assign \VGA|Mult0~39  = \VGA|Mult0~8_RESULTA_bus [31];
assign \VGA|Mult0~40  = \VGA|Mult0~8_RESULTA_bus [32];
assign \VGA|Mult0~41  = \VGA|Mult0~8_RESULTA_bus [33];
assign \VGA|Mult0~42  = \VGA|Mult0~8_RESULTA_bus [34];
assign \VGA|Mult0~43  = \VGA|Mult0~8_RESULTA_bus [35];
assign \VGA|Mult0~44  = \VGA|Mult0~8_RESULTA_bus [36];
assign \VGA|Mult0~45  = \VGA|Mult0~8_RESULTA_bus [37];
assign \VGA|Mult0~46  = \VGA|Mult0~8_RESULTA_bus [38];
assign \VGA|Mult0~47  = \VGA|Mult0~8_RESULTA_bus [39];
assign \VGA|Mult0~48  = \VGA|Mult0~8_RESULTA_bus [40];
assign \VGA|Mult0~49  = \VGA|Mult0~8_RESULTA_bus [41];
assign \VGA|Mult0~50  = \VGA|Mult0~8_RESULTA_bus [42];
assign \VGA|Mult0~51  = \VGA|Mult0~8_RESULTA_bus [43];
assign \VGA|Mult0~52  = \VGA|Mult0~8_RESULTA_bus [44];
assign \VGA|Mult0~53  = \VGA|Mult0~8_RESULTA_bus [45];
assign \VGA|Mult0~54  = \VGA|Mult0~8_RESULTA_bus [46];
assign \VGA|Mult0~55  = \VGA|Mult0~8_RESULTA_bus [47];
assign \VGA|Mult0~56  = \VGA|Mult0~8_RESULTA_bus [48];
assign \VGA|Mult0~57  = \VGA|Mult0~8_RESULTA_bus [49];
assign \VGA|Mult0~58  = \VGA|Mult0~8_RESULTA_bus [50];
assign \VGA|Mult0~59  = \VGA|Mult0~8_RESULTA_bus [51];
assign \VGA|Mult0~60  = \VGA|Mult0~8_RESULTA_bus [52];
assign \VGA|Mult0~61  = \VGA|Mult0~8_RESULTA_bus [53];
assign \VGA|Mult0~62  = \VGA|Mult0~8_RESULTA_bus [54];
assign \VGA|Mult0~63  = \VGA|Mult0~8_RESULTA_bus [55];
assign \VGA|Mult0~64  = \VGA|Mult0~8_RESULTA_bus [56];
assign \VGA|Mult0~65  = \VGA|Mult0~8_RESULTA_bus [57];
assign \VGA|Mult0~66  = \VGA|Mult0~8_RESULTA_bus [58];
assign \VGA|Mult0~67  = \VGA|Mult0~8_RESULTA_bus [59];
assign \VGA|Mult0~68  = \VGA|Mult0~8_RESULTA_bus [60];
assign \VGA|Mult0~69  = \VGA|Mult0~8_RESULTA_bus [61];
assign \VGA|Mult0~70  = \VGA|Mult0~8_RESULTA_bus [62];
assign \VGA|Mult0~71  = \VGA|Mult0~8_RESULTA_bus [63];

assign \VGA|Mult1~8_resulta  = \VGA|Mult1~8_RESULTA_bus [0];
assign \VGA|Mult1~9  = \VGA|Mult1~8_RESULTA_bus [1];
assign \VGA|Mult1~10  = \VGA|Mult1~8_RESULTA_bus [2];
assign \VGA|Mult1~11  = \VGA|Mult1~8_RESULTA_bus [3];
assign \VGA|Mult1~12  = \VGA|Mult1~8_RESULTA_bus [4];
assign \VGA|Mult1~13  = \VGA|Mult1~8_RESULTA_bus [5];
assign \VGA|Mult1~14  = \VGA|Mult1~8_RESULTA_bus [6];
assign \VGA|Mult1~15  = \VGA|Mult1~8_RESULTA_bus [7];
assign \VGA|Mult1~16  = \VGA|Mult1~8_RESULTA_bus [8];
assign \VGA|Mult1~17  = \VGA|Mult1~8_RESULTA_bus [9];
assign \VGA|Mult1~18  = \VGA|Mult1~8_RESULTA_bus [10];
assign \VGA|Mult1~19  = \VGA|Mult1~8_RESULTA_bus [11];
assign \VGA|Mult1~20  = \VGA|Mult1~8_RESULTA_bus [12];
assign \VGA|Mult1~21  = \VGA|Mult1~8_RESULTA_bus [13];
assign \VGA|Mult1~22  = \VGA|Mult1~8_RESULTA_bus [14];
assign \VGA|Mult1~23  = \VGA|Mult1~8_RESULTA_bus [15];
assign \VGA|Mult1~24  = \VGA|Mult1~8_RESULTA_bus [16];
assign \VGA|Mult1~25  = \VGA|Mult1~8_RESULTA_bus [17];
assign \VGA|Mult1~26  = \VGA|Mult1~8_RESULTA_bus [18];
assign \VGA|Mult1~27  = \VGA|Mult1~8_RESULTA_bus [19];
assign \VGA|Mult1~28  = \VGA|Mult1~8_RESULTA_bus [20];
assign \VGA|Mult1~29  = \VGA|Mult1~8_RESULTA_bus [21];
assign \VGA|Mult1~30  = \VGA|Mult1~8_RESULTA_bus [22];
assign \VGA|Mult1~31  = \VGA|Mult1~8_RESULTA_bus [23];
assign \VGA|Mult1~32  = \VGA|Mult1~8_RESULTA_bus [24];
assign \VGA|Mult1~33  = \VGA|Mult1~8_RESULTA_bus [25];
assign \VGA|Mult1~34  = \VGA|Mult1~8_RESULTA_bus [26];
assign \VGA|Mult1~35  = \VGA|Mult1~8_RESULTA_bus [27];
assign \VGA|Mult1~36  = \VGA|Mult1~8_RESULTA_bus [28];
assign \VGA|Mult1~37  = \VGA|Mult1~8_RESULTA_bus [29];
assign \VGA|Mult1~38  = \VGA|Mult1~8_RESULTA_bus [30];
assign \VGA|Mult1~39  = \VGA|Mult1~8_RESULTA_bus [31];
assign \VGA|Mult1~40  = \VGA|Mult1~8_RESULTA_bus [32];
assign \VGA|Mult1~41  = \VGA|Mult1~8_RESULTA_bus [33];
assign \VGA|Mult1~42  = \VGA|Mult1~8_RESULTA_bus [34];
assign \VGA|Mult1~43  = \VGA|Mult1~8_RESULTA_bus [35];
assign \VGA|Mult1~44  = \VGA|Mult1~8_RESULTA_bus [36];
assign \VGA|Mult1~45  = \VGA|Mult1~8_RESULTA_bus [37];
assign \VGA|Mult1~46  = \VGA|Mult1~8_RESULTA_bus [38];
assign \VGA|Mult1~47  = \VGA|Mult1~8_RESULTA_bus [39];
assign \VGA|Mult1~48  = \VGA|Mult1~8_RESULTA_bus [40];
assign \VGA|Mult1~49  = \VGA|Mult1~8_RESULTA_bus [41];
assign \VGA|Mult1~50  = \VGA|Mult1~8_RESULTA_bus [42];
assign \VGA|Mult1~51  = \VGA|Mult1~8_RESULTA_bus [43];
assign \VGA|Mult1~52  = \VGA|Mult1~8_RESULTA_bus [44];
assign \VGA|Mult1~53  = \VGA|Mult1~8_RESULTA_bus [45];
assign \VGA|Mult1~54  = \VGA|Mult1~8_RESULTA_bus [46];
assign \VGA|Mult1~55  = \VGA|Mult1~8_RESULTA_bus [47];
assign \VGA|Mult1~56  = \VGA|Mult1~8_RESULTA_bus [48];
assign \VGA|Mult1~57  = \VGA|Mult1~8_RESULTA_bus [49];
assign \VGA|Mult1~58  = \VGA|Mult1~8_RESULTA_bus [50];
assign \VGA|Mult1~59  = \VGA|Mult1~8_RESULTA_bus [51];
assign \VGA|Mult1~60  = \VGA|Mult1~8_RESULTA_bus [52];
assign \VGA|Mult1~61  = \VGA|Mult1~8_RESULTA_bus [53];
assign \VGA|Mult1~62  = \VGA|Mult1~8_RESULTA_bus [54];
assign \VGA|Mult1~63  = \VGA|Mult1~8_RESULTA_bus [55];
assign \VGA|Mult1~64  = \VGA|Mult1~8_RESULTA_bus [56];
assign \VGA|Mult1~65  = \VGA|Mult1~8_RESULTA_bus [57];
assign \VGA|Mult1~66  = \VGA|Mult1~8_RESULTA_bus [58];
assign \VGA|Mult1~67  = \VGA|Mult1~8_RESULTA_bus [59];
assign \VGA|Mult1~68  = \VGA|Mult1~8_RESULTA_bus [60];
assign \VGA|Mult1~69  = \VGA|Mult1~8_RESULTA_bus [61];
assign \VGA|Mult1~70  = \VGA|Mult1~8_RESULTA_bus [62];
assign \VGA|Mult1~71  = \VGA|Mult1~8_RESULTA_bus [63];

assign \VGA|Mult3~8_resulta  = \VGA|Mult3~8_RESULTA_bus [0];
assign \VGA|Mult3~9  = \VGA|Mult3~8_RESULTA_bus [1];
assign \VGA|Mult3~10  = \VGA|Mult3~8_RESULTA_bus [2];
assign \VGA|Mult3~11  = \VGA|Mult3~8_RESULTA_bus [3];
assign \VGA|Mult3~12  = \VGA|Mult3~8_RESULTA_bus [4];
assign \VGA|Mult3~13  = \VGA|Mult3~8_RESULTA_bus [5];
assign \VGA|Mult3~14  = \VGA|Mult3~8_RESULTA_bus [6];
assign \VGA|Mult3~15  = \VGA|Mult3~8_RESULTA_bus [7];
assign \VGA|Mult3~16  = \VGA|Mult3~8_RESULTA_bus [8];
assign \VGA|Mult3~17  = \VGA|Mult3~8_RESULTA_bus [9];
assign \VGA|Mult3~18  = \VGA|Mult3~8_RESULTA_bus [10];
assign \VGA|Mult3~19  = \VGA|Mult3~8_RESULTA_bus [11];
assign \VGA|Mult3~20  = \VGA|Mult3~8_RESULTA_bus [12];
assign \VGA|Mult3~21  = \VGA|Mult3~8_RESULTA_bus [13];
assign \VGA|Mult3~22  = \VGA|Mult3~8_RESULTA_bus [14];
assign \VGA|Mult3~23  = \VGA|Mult3~8_RESULTA_bus [15];
assign \VGA|Mult3~24  = \VGA|Mult3~8_RESULTA_bus [16];
assign \VGA|Mult3~25  = \VGA|Mult3~8_RESULTA_bus [17];
assign \VGA|Mult3~26  = \VGA|Mult3~8_RESULTA_bus [18];
assign \VGA|Mult3~27  = \VGA|Mult3~8_RESULTA_bus [19];
assign \VGA|Mult3~28  = \VGA|Mult3~8_RESULTA_bus [20];
assign \VGA|Mult3~29  = \VGA|Mult3~8_RESULTA_bus [21];
assign \VGA|Mult3~30  = \VGA|Mult3~8_RESULTA_bus [22];
assign \VGA|Mult3~31  = \VGA|Mult3~8_RESULTA_bus [23];
assign \VGA|Mult3~32  = \VGA|Mult3~8_RESULTA_bus [24];
assign \VGA|Mult3~33  = \VGA|Mult3~8_RESULTA_bus [25];
assign \VGA|Mult3~34  = \VGA|Mult3~8_RESULTA_bus [26];
assign \VGA|Mult3~35  = \VGA|Mult3~8_RESULTA_bus [27];
assign \VGA|Mult3~36  = \VGA|Mult3~8_RESULTA_bus [28];
assign \VGA|Mult3~37  = \VGA|Mult3~8_RESULTA_bus [29];
assign \VGA|Mult3~38  = \VGA|Mult3~8_RESULTA_bus [30];
assign \VGA|Mult3~39  = \VGA|Mult3~8_RESULTA_bus [31];
assign \VGA|Mult3~40  = \VGA|Mult3~8_RESULTA_bus [32];
assign \VGA|Mult3~41  = \VGA|Mult3~8_RESULTA_bus [33];
assign \VGA|Mult3~42  = \VGA|Mult3~8_RESULTA_bus [34];
assign \VGA|Mult3~43  = \VGA|Mult3~8_RESULTA_bus [35];
assign \VGA|Mult3~44  = \VGA|Mult3~8_RESULTA_bus [36];
assign \VGA|Mult3~45  = \VGA|Mult3~8_RESULTA_bus [37];
assign \VGA|Mult3~46  = \VGA|Mult3~8_RESULTA_bus [38];
assign \VGA|Mult3~47  = \VGA|Mult3~8_RESULTA_bus [39];
assign \VGA|Mult3~48  = \VGA|Mult3~8_RESULTA_bus [40];
assign \VGA|Mult3~49  = \VGA|Mult3~8_RESULTA_bus [41];
assign \VGA|Mult3~50  = \VGA|Mult3~8_RESULTA_bus [42];
assign \VGA|Mult3~51  = \VGA|Mult3~8_RESULTA_bus [43];
assign \VGA|Mult3~52  = \VGA|Mult3~8_RESULTA_bus [44];
assign \VGA|Mult3~53  = \VGA|Mult3~8_RESULTA_bus [45];
assign \VGA|Mult3~54  = \VGA|Mult3~8_RESULTA_bus [46];
assign \VGA|Mult3~55  = \VGA|Mult3~8_RESULTA_bus [47];
assign \VGA|Mult3~56  = \VGA|Mult3~8_RESULTA_bus [48];
assign \VGA|Mult3~57  = \VGA|Mult3~8_RESULTA_bus [49];
assign \VGA|Mult3~58  = \VGA|Mult3~8_RESULTA_bus [50];
assign \VGA|Mult3~59  = \VGA|Mult3~8_RESULTA_bus [51];
assign \VGA|Mult3~60  = \VGA|Mult3~8_RESULTA_bus [52];
assign \VGA|Mult3~61  = \VGA|Mult3~8_RESULTA_bus [53];
assign \VGA|Mult3~62  = \VGA|Mult3~8_RESULTA_bus [54];
assign \VGA|Mult3~63  = \VGA|Mult3~8_RESULTA_bus [55];
assign \VGA|Mult3~64  = \VGA|Mult3~8_RESULTA_bus [56];
assign \VGA|Mult3~65  = \VGA|Mult3~8_RESULTA_bus [57];
assign \VGA|Mult3~66  = \VGA|Mult3~8_RESULTA_bus [58];
assign \VGA|Mult3~67  = \VGA|Mult3~8_RESULTA_bus [59];
assign \VGA|Mult3~68  = \VGA|Mult3~8_RESULTA_bus [60];
assign \VGA|Mult3~69  = \VGA|Mult3~8_RESULTA_bus [61];
assign \VGA|Mult3~70  = \VGA|Mult3~8_RESULTA_bus [62];
assign \VGA|Mult3~71  = \VGA|Mult3~8_RESULTA_bus [63];

assign \VGA|Mult4~8_resulta  = \VGA|Mult4~8_RESULTA_bus [0];
assign \VGA|Mult4~9  = \VGA|Mult4~8_RESULTA_bus [1];
assign \VGA|Mult4~10  = \VGA|Mult4~8_RESULTA_bus [2];
assign \VGA|Mult4~11  = \VGA|Mult4~8_RESULTA_bus [3];
assign \VGA|Mult4~12  = \VGA|Mult4~8_RESULTA_bus [4];
assign \VGA|Mult4~13  = \VGA|Mult4~8_RESULTA_bus [5];
assign \VGA|Mult4~14  = \VGA|Mult4~8_RESULTA_bus [6];
assign \VGA|Mult4~15  = \VGA|Mult4~8_RESULTA_bus [7];
assign \VGA|Mult4~16  = \VGA|Mult4~8_RESULTA_bus [8];
assign \VGA|Mult4~17  = \VGA|Mult4~8_RESULTA_bus [9];
assign \VGA|Mult4~18  = \VGA|Mult4~8_RESULTA_bus [10];
assign \VGA|Mult4~19  = \VGA|Mult4~8_RESULTA_bus [11];
assign \VGA|Mult4~20  = \VGA|Mult4~8_RESULTA_bus [12];
assign \VGA|Mult4~21  = \VGA|Mult4~8_RESULTA_bus [13];
assign \VGA|Mult4~22  = \VGA|Mult4~8_RESULTA_bus [14];
assign \VGA|Mult4~23  = \VGA|Mult4~8_RESULTA_bus [15];
assign \VGA|Mult4~24  = \VGA|Mult4~8_RESULTA_bus [16];
assign \VGA|Mult4~25  = \VGA|Mult4~8_RESULTA_bus [17];
assign \VGA|Mult4~26  = \VGA|Mult4~8_RESULTA_bus [18];
assign \VGA|Mult4~27  = \VGA|Mult4~8_RESULTA_bus [19];
assign \VGA|Mult4~28  = \VGA|Mult4~8_RESULTA_bus [20];
assign \VGA|Mult4~29  = \VGA|Mult4~8_RESULTA_bus [21];
assign \VGA|Mult4~30  = \VGA|Mult4~8_RESULTA_bus [22];
assign \VGA|Mult4~31  = \VGA|Mult4~8_RESULTA_bus [23];
assign \VGA|Mult4~32  = \VGA|Mult4~8_RESULTA_bus [24];
assign \VGA|Mult4~33  = \VGA|Mult4~8_RESULTA_bus [25];
assign \VGA|Mult4~34  = \VGA|Mult4~8_RESULTA_bus [26];
assign \VGA|Mult4~35  = \VGA|Mult4~8_RESULTA_bus [27];
assign \VGA|Mult4~36  = \VGA|Mult4~8_RESULTA_bus [28];
assign \VGA|Mult4~37  = \VGA|Mult4~8_RESULTA_bus [29];
assign \VGA|Mult4~38  = \VGA|Mult4~8_RESULTA_bus [30];
assign \VGA|Mult4~39  = \VGA|Mult4~8_RESULTA_bus [31];
assign \VGA|Mult4~40  = \VGA|Mult4~8_RESULTA_bus [32];
assign \VGA|Mult4~41  = \VGA|Mult4~8_RESULTA_bus [33];
assign \VGA|Mult4~42  = \VGA|Mult4~8_RESULTA_bus [34];
assign \VGA|Mult4~43  = \VGA|Mult4~8_RESULTA_bus [35];
assign \VGA|Mult4~44  = \VGA|Mult4~8_RESULTA_bus [36];
assign \VGA|Mult4~45  = \VGA|Mult4~8_RESULTA_bus [37];
assign \VGA|Mult4~46  = \VGA|Mult4~8_RESULTA_bus [38];
assign \VGA|Mult4~47  = \VGA|Mult4~8_RESULTA_bus [39];
assign \VGA|Mult4~48  = \VGA|Mult4~8_RESULTA_bus [40];
assign \VGA|Mult4~49  = \VGA|Mult4~8_RESULTA_bus [41];
assign \VGA|Mult4~50  = \VGA|Mult4~8_RESULTA_bus [42];
assign \VGA|Mult4~51  = \VGA|Mult4~8_RESULTA_bus [43];
assign \VGA|Mult4~52  = \VGA|Mult4~8_RESULTA_bus [44];
assign \VGA|Mult4~53  = \VGA|Mult4~8_RESULTA_bus [45];
assign \VGA|Mult4~54  = \VGA|Mult4~8_RESULTA_bus [46];
assign \VGA|Mult4~55  = \VGA|Mult4~8_RESULTA_bus [47];
assign \VGA|Mult4~56  = \VGA|Mult4~8_RESULTA_bus [48];
assign \VGA|Mult4~57  = \VGA|Mult4~8_RESULTA_bus [49];
assign \VGA|Mult4~58  = \VGA|Mult4~8_RESULTA_bus [50];
assign \VGA|Mult4~59  = \VGA|Mult4~8_RESULTA_bus [51];
assign \VGA|Mult4~60  = \VGA|Mult4~8_RESULTA_bus [52];
assign \VGA|Mult4~61  = \VGA|Mult4~8_RESULTA_bus [53];
assign \VGA|Mult4~62  = \VGA|Mult4~8_RESULTA_bus [54];
assign \VGA|Mult4~63  = \VGA|Mult4~8_RESULTA_bus [55];
assign \VGA|Mult4~64  = \VGA|Mult4~8_RESULTA_bus [56];
assign \VGA|Mult4~65  = \VGA|Mult4~8_RESULTA_bus [57];
assign \VGA|Mult4~66  = \VGA|Mult4~8_RESULTA_bus [58];
assign \VGA|Mult4~67  = \VGA|Mult4~8_RESULTA_bus [59];
assign \VGA|Mult4~68  = \VGA|Mult4~8_RESULTA_bus [60];
assign \VGA|Mult4~69  = \VGA|Mult4~8_RESULTA_bus [61];
assign \VGA|Mult4~70  = \VGA|Mult4~8_RESULTA_bus [62];
assign \VGA|Mult4~71  = \VGA|Mult4~8_RESULTA_bus [63];

assign \VGA|Mult7~8_resulta  = \VGA|Mult7~8_RESULTA_bus [0];
assign \VGA|Mult7~9  = \VGA|Mult7~8_RESULTA_bus [1];
assign \VGA|Mult7~10  = \VGA|Mult7~8_RESULTA_bus [2];
assign \VGA|Mult7~11  = \VGA|Mult7~8_RESULTA_bus [3];
assign \VGA|Mult7~12  = \VGA|Mult7~8_RESULTA_bus [4];
assign \VGA|Mult7~13  = \VGA|Mult7~8_RESULTA_bus [5];
assign \VGA|Mult7~14  = \VGA|Mult7~8_RESULTA_bus [6];
assign \VGA|Mult7~15  = \VGA|Mult7~8_RESULTA_bus [7];
assign \VGA|Mult7~16  = \VGA|Mult7~8_RESULTA_bus [8];
assign \VGA|Mult7~17  = \VGA|Mult7~8_RESULTA_bus [9];
assign \VGA|Mult7~18  = \VGA|Mult7~8_RESULTA_bus [10];
assign \VGA|Mult7~19  = \VGA|Mult7~8_RESULTA_bus [11];
assign \VGA|Mult7~20  = \VGA|Mult7~8_RESULTA_bus [12];
assign \VGA|Mult7~21  = \VGA|Mult7~8_RESULTA_bus [13];
assign \VGA|Mult7~22  = \VGA|Mult7~8_RESULTA_bus [14];
assign \VGA|Mult7~23  = \VGA|Mult7~8_RESULTA_bus [15];
assign \VGA|Mult7~24  = \VGA|Mult7~8_RESULTA_bus [16];
assign \VGA|Mult7~25  = \VGA|Mult7~8_RESULTA_bus [17];
assign \VGA|Mult7~26  = \VGA|Mult7~8_RESULTA_bus [18];
assign \VGA|Mult7~27  = \VGA|Mult7~8_RESULTA_bus [19];
assign \VGA|Mult7~28  = \VGA|Mult7~8_RESULTA_bus [20];
assign \VGA|Mult7~29  = \VGA|Mult7~8_RESULTA_bus [21];
assign \VGA|Mult7~30  = \VGA|Mult7~8_RESULTA_bus [22];
assign \VGA|Mult7~31  = \VGA|Mult7~8_RESULTA_bus [23];
assign \VGA|Mult7~32  = \VGA|Mult7~8_RESULTA_bus [24];
assign \VGA|Mult7~33  = \VGA|Mult7~8_RESULTA_bus [25];
assign \VGA|Mult7~34  = \VGA|Mult7~8_RESULTA_bus [26];
assign \VGA|Mult7~35  = \VGA|Mult7~8_RESULTA_bus [27];
assign \VGA|Mult7~36  = \VGA|Mult7~8_RESULTA_bus [28];
assign \VGA|Mult7~37  = \VGA|Mult7~8_RESULTA_bus [29];
assign \VGA|Mult7~38  = \VGA|Mult7~8_RESULTA_bus [30];
assign \VGA|Mult7~39  = \VGA|Mult7~8_RESULTA_bus [31];
assign \VGA|Mult7~40  = \VGA|Mult7~8_RESULTA_bus [32];
assign \VGA|Mult7~41  = \VGA|Mult7~8_RESULTA_bus [33];
assign \VGA|Mult7~42  = \VGA|Mult7~8_RESULTA_bus [34];
assign \VGA|Mult7~43  = \VGA|Mult7~8_RESULTA_bus [35];
assign \VGA|Mult7~44  = \VGA|Mult7~8_RESULTA_bus [36];
assign \VGA|Mult7~45  = \VGA|Mult7~8_RESULTA_bus [37];
assign \VGA|Mult7~46  = \VGA|Mult7~8_RESULTA_bus [38];
assign \VGA|Mult7~47  = \VGA|Mult7~8_RESULTA_bus [39];
assign \VGA|Mult7~48  = \VGA|Mult7~8_RESULTA_bus [40];
assign \VGA|Mult7~49  = \VGA|Mult7~8_RESULTA_bus [41];
assign \VGA|Mult7~50  = \VGA|Mult7~8_RESULTA_bus [42];
assign \VGA|Mult7~51  = \VGA|Mult7~8_RESULTA_bus [43];
assign \VGA|Mult7~52  = \VGA|Mult7~8_RESULTA_bus [44];
assign \VGA|Mult7~53  = \VGA|Mult7~8_RESULTA_bus [45];
assign \VGA|Mult7~54  = \VGA|Mult7~8_RESULTA_bus [46];
assign \VGA|Mult7~55  = \VGA|Mult7~8_RESULTA_bus [47];
assign \VGA|Mult7~56  = \VGA|Mult7~8_RESULTA_bus [48];
assign \VGA|Mult7~57  = \VGA|Mult7~8_RESULTA_bus [49];
assign \VGA|Mult7~58  = \VGA|Mult7~8_RESULTA_bus [50];
assign \VGA|Mult7~59  = \VGA|Mult7~8_RESULTA_bus [51];
assign \VGA|Mult7~60  = \VGA|Mult7~8_RESULTA_bus [52];
assign \VGA|Mult7~61  = \VGA|Mult7~8_RESULTA_bus [53];
assign \VGA|Mult7~62  = \VGA|Mult7~8_RESULTA_bus [54];
assign \VGA|Mult7~63  = \VGA|Mult7~8_RESULTA_bus [55];
assign \VGA|Mult7~64  = \VGA|Mult7~8_RESULTA_bus [56];
assign \VGA|Mult7~65  = \VGA|Mult7~8_RESULTA_bus [57];
assign \VGA|Mult7~66  = \VGA|Mult7~8_RESULTA_bus [58];
assign \VGA|Mult7~67  = \VGA|Mult7~8_RESULTA_bus [59];
assign \VGA|Mult7~68  = \VGA|Mult7~8_RESULTA_bus [60];
assign \VGA|Mult7~69  = \VGA|Mult7~8_RESULTA_bus [61];
assign \VGA|Mult7~70  = \VGA|Mult7~8_RESULTA_bus [62];
assign \VGA|Mult7~71  = \VGA|Mult7~8_RESULTA_bus [63];

assign \VGA|Mult6~8_resulta  = \VGA|Mult6~8_RESULTA_bus [0];
assign \VGA|Mult6~9  = \VGA|Mult6~8_RESULTA_bus [1];
assign \VGA|Mult6~10  = \VGA|Mult6~8_RESULTA_bus [2];
assign \VGA|Mult6~11  = \VGA|Mult6~8_RESULTA_bus [3];
assign \VGA|Mult6~12  = \VGA|Mult6~8_RESULTA_bus [4];
assign \VGA|Mult6~13  = \VGA|Mult6~8_RESULTA_bus [5];
assign \VGA|Mult6~14  = \VGA|Mult6~8_RESULTA_bus [6];
assign \VGA|Mult6~15  = \VGA|Mult6~8_RESULTA_bus [7];
assign \VGA|Mult6~16  = \VGA|Mult6~8_RESULTA_bus [8];
assign \VGA|Mult6~17  = \VGA|Mult6~8_RESULTA_bus [9];
assign \VGA|Mult6~18  = \VGA|Mult6~8_RESULTA_bus [10];
assign \VGA|Mult6~19  = \VGA|Mult6~8_RESULTA_bus [11];
assign \VGA|Mult6~20  = \VGA|Mult6~8_RESULTA_bus [12];
assign \VGA|Mult6~21  = \VGA|Mult6~8_RESULTA_bus [13];
assign \VGA|Mult6~22  = \VGA|Mult6~8_RESULTA_bus [14];
assign \VGA|Mult6~23  = \VGA|Mult6~8_RESULTA_bus [15];
assign \VGA|Mult6~24  = \VGA|Mult6~8_RESULTA_bus [16];
assign \VGA|Mult6~25  = \VGA|Mult6~8_RESULTA_bus [17];
assign \VGA|Mult6~26  = \VGA|Mult6~8_RESULTA_bus [18];
assign \VGA|Mult6~27  = \VGA|Mult6~8_RESULTA_bus [19];
assign \VGA|Mult6~28  = \VGA|Mult6~8_RESULTA_bus [20];
assign \VGA|Mult6~29  = \VGA|Mult6~8_RESULTA_bus [21];
assign \VGA|Mult6~30  = \VGA|Mult6~8_RESULTA_bus [22];
assign \VGA|Mult6~31  = \VGA|Mult6~8_RESULTA_bus [23];
assign \VGA|Mult6~32  = \VGA|Mult6~8_RESULTA_bus [24];
assign \VGA|Mult6~33  = \VGA|Mult6~8_RESULTA_bus [25];
assign \VGA|Mult6~34  = \VGA|Mult6~8_RESULTA_bus [26];
assign \VGA|Mult6~35  = \VGA|Mult6~8_RESULTA_bus [27];
assign \VGA|Mult6~36  = \VGA|Mult6~8_RESULTA_bus [28];
assign \VGA|Mult6~37  = \VGA|Mult6~8_RESULTA_bus [29];
assign \VGA|Mult6~38  = \VGA|Mult6~8_RESULTA_bus [30];
assign \VGA|Mult6~39  = \VGA|Mult6~8_RESULTA_bus [31];
assign \VGA|Mult6~40  = \VGA|Mult6~8_RESULTA_bus [32];
assign \VGA|Mult6~41  = \VGA|Mult6~8_RESULTA_bus [33];
assign \VGA|Mult6~42  = \VGA|Mult6~8_RESULTA_bus [34];
assign \VGA|Mult6~43  = \VGA|Mult6~8_RESULTA_bus [35];
assign \VGA|Mult6~44  = \VGA|Mult6~8_RESULTA_bus [36];
assign \VGA|Mult6~45  = \VGA|Mult6~8_RESULTA_bus [37];
assign \VGA|Mult6~46  = \VGA|Mult6~8_RESULTA_bus [38];
assign \VGA|Mult6~47  = \VGA|Mult6~8_RESULTA_bus [39];
assign \VGA|Mult6~48  = \VGA|Mult6~8_RESULTA_bus [40];
assign \VGA|Mult6~49  = \VGA|Mult6~8_RESULTA_bus [41];
assign \VGA|Mult6~50  = \VGA|Mult6~8_RESULTA_bus [42];
assign \VGA|Mult6~51  = \VGA|Mult6~8_RESULTA_bus [43];
assign \VGA|Mult6~52  = \VGA|Mult6~8_RESULTA_bus [44];
assign \VGA|Mult6~53  = \VGA|Mult6~8_RESULTA_bus [45];
assign \VGA|Mult6~54  = \VGA|Mult6~8_RESULTA_bus [46];
assign \VGA|Mult6~55  = \VGA|Mult6~8_RESULTA_bus [47];
assign \VGA|Mult6~56  = \VGA|Mult6~8_RESULTA_bus [48];
assign \VGA|Mult6~57  = \VGA|Mult6~8_RESULTA_bus [49];
assign \VGA|Mult6~58  = \VGA|Mult6~8_RESULTA_bus [50];
assign \VGA|Mult6~59  = \VGA|Mult6~8_RESULTA_bus [51];
assign \VGA|Mult6~60  = \VGA|Mult6~8_RESULTA_bus [52];
assign \VGA|Mult6~61  = \VGA|Mult6~8_RESULTA_bus [53];
assign \VGA|Mult6~62  = \VGA|Mult6~8_RESULTA_bus [54];
assign \VGA|Mult6~63  = \VGA|Mult6~8_RESULTA_bus [55];
assign \VGA|Mult6~64  = \VGA|Mult6~8_RESULTA_bus [56];
assign \VGA|Mult6~65  = \VGA|Mult6~8_RESULTA_bus [57];
assign \VGA|Mult6~66  = \VGA|Mult6~8_RESULTA_bus [58];
assign \VGA|Mult6~67  = \VGA|Mult6~8_RESULTA_bus [59];
assign \VGA|Mult6~68  = \VGA|Mult6~8_RESULTA_bus [60];
assign \VGA|Mult6~69  = \VGA|Mult6~8_RESULTA_bus [61];
assign \VGA|Mult6~70  = \VGA|Mult6~8_RESULTA_bus [62];
assign \VGA|Mult6~71  = \VGA|Mult6~8_RESULTA_bus [63];

assign \VGA|Mult8~8_resulta  = \VGA|Mult8~8_RESULTA_bus [0];
assign \VGA|Mult8~9  = \VGA|Mult8~8_RESULTA_bus [1];
assign \VGA|Mult8~10  = \VGA|Mult8~8_RESULTA_bus [2];
assign \VGA|Mult8~11  = \VGA|Mult8~8_RESULTA_bus [3];
assign \VGA|Mult8~12  = \VGA|Mult8~8_RESULTA_bus [4];
assign \VGA|Mult8~13  = \VGA|Mult8~8_RESULTA_bus [5];
assign \VGA|Mult8~14  = \VGA|Mult8~8_RESULTA_bus [6];
assign \VGA|Mult8~15  = \VGA|Mult8~8_RESULTA_bus [7];
assign \VGA|Mult8~16  = \VGA|Mult8~8_RESULTA_bus [8];
assign \VGA|Mult8~17  = \VGA|Mult8~8_RESULTA_bus [9];
assign \VGA|Mult8~18  = \VGA|Mult8~8_RESULTA_bus [10];
assign \VGA|Mult8~19  = \VGA|Mult8~8_RESULTA_bus [11];
assign \VGA|Mult8~20  = \VGA|Mult8~8_RESULTA_bus [12];
assign \VGA|Mult8~21  = \VGA|Mult8~8_RESULTA_bus [13];
assign \VGA|Mult8~22  = \VGA|Mult8~8_RESULTA_bus [14];
assign \VGA|Mult8~23  = \VGA|Mult8~8_RESULTA_bus [15];
assign \VGA|Mult8~24  = \VGA|Mult8~8_RESULTA_bus [16];
assign \VGA|Mult8~25  = \VGA|Mult8~8_RESULTA_bus [17];
assign \VGA|Mult8~26  = \VGA|Mult8~8_RESULTA_bus [18];
assign \VGA|Mult8~27  = \VGA|Mult8~8_RESULTA_bus [19];
assign \VGA|Mult8~28  = \VGA|Mult8~8_RESULTA_bus [20];
assign \VGA|Mult8~29  = \VGA|Mult8~8_RESULTA_bus [21];
assign \VGA|Mult8~30  = \VGA|Mult8~8_RESULTA_bus [22];
assign \VGA|Mult8~31  = \VGA|Mult8~8_RESULTA_bus [23];
assign \VGA|Mult8~32  = \VGA|Mult8~8_RESULTA_bus [24];
assign \VGA|Mult8~33  = \VGA|Mult8~8_RESULTA_bus [25];
assign \VGA|Mult8~34  = \VGA|Mult8~8_RESULTA_bus [26];
assign \VGA|Mult8~35  = \VGA|Mult8~8_RESULTA_bus [27];
assign \VGA|Mult8~36  = \VGA|Mult8~8_RESULTA_bus [28];
assign \VGA|Mult8~37  = \VGA|Mult8~8_RESULTA_bus [29];
assign \VGA|Mult8~38  = \VGA|Mult8~8_RESULTA_bus [30];
assign \VGA|Mult8~39  = \VGA|Mult8~8_RESULTA_bus [31];
assign \VGA|Mult8~40  = \VGA|Mult8~8_RESULTA_bus [32];
assign \VGA|Mult8~41  = \VGA|Mult8~8_RESULTA_bus [33];
assign \VGA|Mult8~42  = \VGA|Mult8~8_RESULTA_bus [34];
assign \VGA|Mult8~43  = \VGA|Mult8~8_RESULTA_bus [35];
assign \VGA|Mult8~44  = \VGA|Mult8~8_RESULTA_bus [36];
assign \VGA|Mult8~45  = \VGA|Mult8~8_RESULTA_bus [37];
assign \VGA|Mult8~46  = \VGA|Mult8~8_RESULTA_bus [38];
assign \VGA|Mult8~47  = \VGA|Mult8~8_RESULTA_bus [39];
assign \VGA|Mult8~48  = \VGA|Mult8~8_RESULTA_bus [40];
assign \VGA|Mult8~49  = \VGA|Mult8~8_RESULTA_bus [41];
assign \VGA|Mult8~50  = \VGA|Mult8~8_RESULTA_bus [42];
assign \VGA|Mult8~51  = \VGA|Mult8~8_RESULTA_bus [43];
assign \VGA|Mult8~52  = \VGA|Mult8~8_RESULTA_bus [44];
assign \VGA|Mult8~53  = \VGA|Mult8~8_RESULTA_bus [45];
assign \VGA|Mult8~54  = \VGA|Mult8~8_RESULTA_bus [46];
assign \VGA|Mult8~55  = \VGA|Mult8~8_RESULTA_bus [47];
assign \VGA|Mult8~56  = \VGA|Mult8~8_RESULTA_bus [48];
assign \VGA|Mult8~57  = \VGA|Mult8~8_RESULTA_bus [49];
assign \VGA|Mult8~58  = \VGA|Mult8~8_RESULTA_bus [50];
assign \VGA|Mult8~59  = \VGA|Mult8~8_RESULTA_bus [51];
assign \VGA|Mult8~60  = \VGA|Mult8~8_RESULTA_bus [52];
assign \VGA|Mult8~61  = \VGA|Mult8~8_RESULTA_bus [53];
assign \VGA|Mult8~62  = \VGA|Mult8~8_RESULTA_bus [54];
assign \VGA|Mult8~63  = \VGA|Mult8~8_RESULTA_bus [55];
assign \VGA|Mult8~64  = \VGA|Mult8~8_RESULTA_bus [56];
assign \VGA|Mult8~65  = \VGA|Mult8~8_RESULTA_bus [57];
assign \VGA|Mult8~66  = \VGA|Mult8~8_RESULTA_bus [58];
assign \VGA|Mult8~67  = \VGA|Mult8~8_RESULTA_bus [59];
assign \VGA|Mult8~68  = \VGA|Mult8~8_RESULTA_bus [60];
assign \VGA|Mult8~69  = \VGA|Mult8~8_RESULTA_bus [61];
assign \VGA|Mult8~70  = \VGA|Mult8~8_RESULTA_bus [62];
assign \VGA|Mult8~71  = \VGA|Mult8~8_RESULTA_bus [63];

assign \VGA|Mult5~8_resulta  = \VGA|Mult5~8_RESULTA_bus [0];
assign \VGA|Mult5~9  = \VGA|Mult5~8_RESULTA_bus [1];
assign \VGA|Mult5~10  = \VGA|Mult5~8_RESULTA_bus [2];
assign \VGA|Mult5~11  = \VGA|Mult5~8_RESULTA_bus [3];
assign \VGA|Mult5~12  = \VGA|Mult5~8_RESULTA_bus [4];
assign \VGA|Mult5~13  = \VGA|Mult5~8_RESULTA_bus [5];
assign \VGA|Mult5~14  = \VGA|Mult5~8_RESULTA_bus [6];
assign \VGA|Mult5~15  = \VGA|Mult5~8_RESULTA_bus [7];
assign \VGA|Mult5~16  = \VGA|Mult5~8_RESULTA_bus [8];
assign \VGA|Mult5~17  = \VGA|Mult5~8_RESULTA_bus [9];
assign \VGA|Mult5~18  = \VGA|Mult5~8_RESULTA_bus [10];
assign \VGA|Mult5~19  = \VGA|Mult5~8_RESULTA_bus [11];
assign \VGA|Mult5~20  = \VGA|Mult5~8_RESULTA_bus [12];
assign \VGA|Mult5~21  = \VGA|Mult5~8_RESULTA_bus [13];
assign \VGA|Mult5~22  = \VGA|Mult5~8_RESULTA_bus [14];
assign \VGA|Mult5~23  = \VGA|Mult5~8_RESULTA_bus [15];
assign \VGA|Mult5~24  = \VGA|Mult5~8_RESULTA_bus [16];
assign \VGA|Mult5~25  = \VGA|Mult5~8_RESULTA_bus [17];
assign \VGA|Mult5~26  = \VGA|Mult5~8_RESULTA_bus [18];
assign \VGA|Mult5~27  = \VGA|Mult5~8_RESULTA_bus [19];
assign \VGA|Mult5~28  = \VGA|Mult5~8_RESULTA_bus [20];
assign \VGA|Mult5~29  = \VGA|Mult5~8_RESULTA_bus [21];
assign \VGA|Mult5~30  = \VGA|Mult5~8_RESULTA_bus [22];
assign \VGA|Mult5~31  = \VGA|Mult5~8_RESULTA_bus [23];
assign \VGA|Mult5~32  = \VGA|Mult5~8_RESULTA_bus [24];
assign \VGA|Mult5~33  = \VGA|Mult5~8_RESULTA_bus [25];
assign \VGA|Mult5~34  = \VGA|Mult5~8_RESULTA_bus [26];
assign \VGA|Mult5~35  = \VGA|Mult5~8_RESULTA_bus [27];
assign \VGA|Mult5~36  = \VGA|Mult5~8_RESULTA_bus [28];
assign \VGA|Mult5~37  = \VGA|Mult5~8_RESULTA_bus [29];
assign \VGA|Mult5~38  = \VGA|Mult5~8_RESULTA_bus [30];
assign \VGA|Mult5~39  = \VGA|Mult5~8_RESULTA_bus [31];
assign \VGA|Mult5~40  = \VGA|Mult5~8_RESULTA_bus [32];
assign \VGA|Mult5~41  = \VGA|Mult5~8_RESULTA_bus [33];
assign \VGA|Mult5~42  = \VGA|Mult5~8_RESULTA_bus [34];
assign \VGA|Mult5~43  = \VGA|Mult5~8_RESULTA_bus [35];
assign \VGA|Mult5~44  = \VGA|Mult5~8_RESULTA_bus [36];
assign \VGA|Mult5~45  = \VGA|Mult5~8_RESULTA_bus [37];
assign \VGA|Mult5~46  = \VGA|Mult5~8_RESULTA_bus [38];
assign \VGA|Mult5~47  = \VGA|Mult5~8_RESULTA_bus [39];
assign \VGA|Mult5~48  = \VGA|Mult5~8_RESULTA_bus [40];
assign \VGA|Mult5~49  = \VGA|Mult5~8_RESULTA_bus [41];
assign \VGA|Mult5~50  = \VGA|Mult5~8_RESULTA_bus [42];
assign \VGA|Mult5~51  = \VGA|Mult5~8_RESULTA_bus [43];
assign \VGA|Mult5~52  = \VGA|Mult5~8_RESULTA_bus [44];
assign \VGA|Mult5~53  = \VGA|Mult5~8_RESULTA_bus [45];
assign \VGA|Mult5~54  = \VGA|Mult5~8_RESULTA_bus [46];
assign \VGA|Mult5~55  = \VGA|Mult5~8_RESULTA_bus [47];
assign \VGA|Mult5~56  = \VGA|Mult5~8_RESULTA_bus [48];
assign \VGA|Mult5~57  = \VGA|Mult5~8_RESULTA_bus [49];
assign \VGA|Mult5~58  = \VGA|Mult5~8_RESULTA_bus [50];
assign \VGA|Mult5~59  = \VGA|Mult5~8_RESULTA_bus [51];
assign \VGA|Mult5~60  = \VGA|Mult5~8_RESULTA_bus [52];
assign \VGA|Mult5~61  = \VGA|Mult5~8_RESULTA_bus [53];
assign \VGA|Mult5~62  = \VGA|Mult5~8_RESULTA_bus [54];
assign \VGA|Mult5~63  = \VGA|Mult5~8_RESULTA_bus [55];
assign \VGA|Mult5~64  = \VGA|Mult5~8_RESULTA_bus [56];
assign \VGA|Mult5~65  = \VGA|Mult5~8_RESULTA_bus [57];
assign \VGA|Mult5~66  = \VGA|Mult5~8_RESULTA_bus [58];
assign \VGA|Mult5~67  = \VGA|Mult5~8_RESULTA_bus [59];
assign \VGA|Mult5~68  = \VGA|Mult5~8_RESULTA_bus [60];
assign \VGA|Mult5~69  = \VGA|Mult5~8_RESULTA_bus [61];
assign \VGA|Mult5~70  = \VGA|Mult5~8_RESULTA_bus [62];
assign \VGA|Mult5~71  = \VGA|Mult5~8_RESULTA_bus [63];

assign \VGA|Mult2~8_resulta  = \VGA|Mult2~8_RESULTA_bus [0];
assign \VGA|Mult2~9  = \VGA|Mult2~8_RESULTA_bus [1];
assign \VGA|Mult2~10  = \VGA|Mult2~8_RESULTA_bus [2];
assign \VGA|Mult2~11  = \VGA|Mult2~8_RESULTA_bus [3];
assign \VGA|Mult2~12  = \VGA|Mult2~8_RESULTA_bus [4];
assign \VGA|Mult2~13  = \VGA|Mult2~8_RESULTA_bus [5];
assign \VGA|Mult2~14  = \VGA|Mult2~8_RESULTA_bus [6];
assign \VGA|Mult2~15  = \VGA|Mult2~8_RESULTA_bus [7];
assign \VGA|Mult2~16  = \VGA|Mult2~8_RESULTA_bus [8];
assign \VGA|Mult2~17  = \VGA|Mult2~8_RESULTA_bus [9];
assign \VGA|Mult2~18  = \VGA|Mult2~8_RESULTA_bus [10];
assign \VGA|Mult2~19  = \VGA|Mult2~8_RESULTA_bus [11];
assign \VGA|Mult2~20  = \VGA|Mult2~8_RESULTA_bus [12];
assign \VGA|Mult2~21  = \VGA|Mult2~8_RESULTA_bus [13];
assign \VGA|Mult2~22  = \VGA|Mult2~8_RESULTA_bus [14];
assign \VGA|Mult2~23  = \VGA|Mult2~8_RESULTA_bus [15];
assign \VGA|Mult2~24  = \VGA|Mult2~8_RESULTA_bus [16];
assign \VGA|Mult2~25  = \VGA|Mult2~8_RESULTA_bus [17];
assign \VGA|Mult2~26  = \VGA|Mult2~8_RESULTA_bus [18];
assign \VGA|Mult2~27  = \VGA|Mult2~8_RESULTA_bus [19];
assign \VGA|Mult2~28  = \VGA|Mult2~8_RESULTA_bus [20];
assign \VGA|Mult2~29  = \VGA|Mult2~8_RESULTA_bus [21];
assign \VGA|Mult2~30  = \VGA|Mult2~8_RESULTA_bus [22];
assign \VGA|Mult2~31  = \VGA|Mult2~8_RESULTA_bus [23];
assign \VGA|Mult2~32  = \VGA|Mult2~8_RESULTA_bus [24];
assign \VGA|Mult2~33  = \VGA|Mult2~8_RESULTA_bus [25];
assign \VGA|Mult2~34  = \VGA|Mult2~8_RESULTA_bus [26];
assign \VGA|Mult2~35  = \VGA|Mult2~8_RESULTA_bus [27];
assign \VGA|Mult2~36  = \VGA|Mult2~8_RESULTA_bus [28];
assign \VGA|Mult2~37  = \VGA|Mult2~8_RESULTA_bus [29];
assign \VGA|Mult2~38  = \VGA|Mult2~8_RESULTA_bus [30];
assign \VGA|Mult2~39  = \VGA|Mult2~8_RESULTA_bus [31];
assign \VGA|Mult2~40  = \VGA|Mult2~8_RESULTA_bus [32];
assign \VGA|Mult2~41  = \VGA|Mult2~8_RESULTA_bus [33];
assign \VGA|Mult2~42  = \VGA|Mult2~8_RESULTA_bus [34];
assign \VGA|Mult2~43  = \VGA|Mult2~8_RESULTA_bus [35];
assign \VGA|Mult2~44  = \VGA|Mult2~8_RESULTA_bus [36];
assign \VGA|Mult2~45  = \VGA|Mult2~8_RESULTA_bus [37];
assign \VGA|Mult2~46  = \VGA|Mult2~8_RESULTA_bus [38];
assign \VGA|Mult2~47  = \VGA|Mult2~8_RESULTA_bus [39];
assign \VGA|Mult2~48  = \VGA|Mult2~8_RESULTA_bus [40];
assign \VGA|Mult2~49  = \VGA|Mult2~8_RESULTA_bus [41];
assign \VGA|Mult2~50  = \VGA|Mult2~8_RESULTA_bus [42];
assign \VGA|Mult2~51  = \VGA|Mult2~8_RESULTA_bus [43];
assign \VGA|Mult2~52  = \VGA|Mult2~8_RESULTA_bus [44];
assign \VGA|Mult2~53  = \VGA|Mult2~8_RESULTA_bus [45];
assign \VGA|Mult2~54  = \VGA|Mult2~8_RESULTA_bus [46];
assign \VGA|Mult2~55  = \VGA|Mult2~8_RESULTA_bus [47];
assign \VGA|Mult2~56  = \VGA|Mult2~8_RESULTA_bus [48];
assign \VGA|Mult2~57  = \VGA|Mult2~8_RESULTA_bus [49];
assign \VGA|Mult2~58  = \VGA|Mult2~8_RESULTA_bus [50];
assign \VGA|Mult2~59  = \VGA|Mult2~8_RESULTA_bus [51];
assign \VGA|Mult2~60  = \VGA|Mult2~8_RESULTA_bus [52];
assign \VGA|Mult2~61  = \VGA|Mult2~8_RESULTA_bus [53];
assign \VGA|Mult2~62  = \VGA|Mult2~8_RESULTA_bus [54];
assign \VGA|Mult2~63  = \VGA|Mult2~8_RESULTA_bus [55];
assign \VGA|Mult2~64  = \VGA|Mult2~8_RESULTA_bus [56];
assign \VGA|Mult2~65  = \VGA|Mult2~8_RESULTA_bus [57];
assign \VGA|Mult2~66  = \VGA|Mult2~8_RESULTA_bus [58];
assign \VGA|Mult2~67  = \VGA|Mult2~8_RESULTA_bus [59];
assign \VGA|Mult2~68  = \VGA|Mult2~8_RESULTA_bus [60];
assign \VGA|Mult2~69  = \VGA|Mult2~8_RESULTA_bus [61];
assign \VGA|Mult2~70  = \VGA|Mult2~8_RESULTA_bus [62];
assign \VGA|Mult2~71  = \VGA|Mult2~8_RESULTA_bus [63];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\VGA|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|red[0]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|red[1]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|red[2]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|red[3]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|red[4]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|red[5]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|red[6]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|red[7]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|green[0]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|green[1]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|green[2]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|green[3]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|green[4]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|green[5]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|green[6]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|green[7]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|blue[0]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|blue[1]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|blue[2]~42_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|blue[3]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|blue[4]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|blue[5]~63_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|blue[6]~70_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|blue[7]~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|vga_clock_gen|divided_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~45 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~45_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_clock_gen|Add0~46  = CARRY(( \VGA|vga_clock_gen|counter_value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~45_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~45 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|vga_clock_gen|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N1
dffeas \VGA|vga_clock_gen|counter_value[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[0] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~41 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~41_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))
// \VGA|vga_clock_gen|Add0~42  = CARRY(( \VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~46  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~41_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~41 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N5
dffeas \VGA|vga_clock_gen|counter_value[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~69 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~69_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [2] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))
// \VGA|vga_clock_gen|Add0~70  = CARRY(( \VGA|vga_clock_gen|counter_value [2] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~42  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~69_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~69 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N8
dffeas \VGA|vga_clock_gen|counter_value[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[2] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~29 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~29_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [3] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~70  ))
// \VGA|vga_clock_gen|Add0~30  = CARRY(( \VGA|vga_clock_gen|counter_value [3] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~70  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~29_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~29 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N10
dffeas \VGA|vga_clock_gen|counter_value[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[3] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~77 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~77_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))
// \VGA|vga_clock_gen|Add0~78  = CARRY(( \VGA|vga_clock_gen|counter_value [4] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~30  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~77_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~77 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N14
dffeas \VGA|vga_clock_gen|counter_value[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[4] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~61 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~61_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [5] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))
// \VGA|vga_clock_gen|Add0~62  = CARRY(( \VGA|vga_clock_gen|counter_value [5] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~61_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~61 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N17
dffeas \VGA|vga_clock_gen|counter_value[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[5] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~73 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~73_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))
// \VGA|vga_clock_gen|Add0~74  = CARRY(( \VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~62  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~73_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~73 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N19
dffeas \VGA|vga_clock_gen|counter_value[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~33 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~33_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))
// \VGA|vga_clock_gen|Add0~34  = CARRY(( \VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~74  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~33_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~33 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N23
dffeas \VGA|vga_clock_gen|counter_value[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~65 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~65_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [8] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))
// \VGA|vga_clock_gen|Add0~66  = CARRY(( \VGA|vga_clock_gen|counter_value [8] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~34  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~65_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~65 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N25
dffeas \VGA|vga_clock_gen|counter_value[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[8] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~37 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~37_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [9] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~66  ))
// \VGA|vga_clock_gen|Add0~38  = CARRY(( \VGA|vga_clock_gen|counter_value [9] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~66  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~37_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~37 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N29
dffeas \VGA|vga_clock_gen|counter_value[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[9] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~25 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~25_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [10] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))
// \VGA|vga_clock_gen|Add0~26  = CARRY(( \VGA|vga_clock_gen|counter_value [10] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~25_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~25 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N32
dffeas \VGA|vga_clock_gen|counter_value[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[10] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~57 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~57_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))
// \VGA|vga_clock_gen|Add0~58  = CARRY(( \VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~26  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~57_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~57 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N35
dffeas \VGA|vga_clock_gen|counter_value[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[11]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N36
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~9 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~9_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))
// \VGA|vga_clock_gen|Add0~10  = CARRY(( \VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~9_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~9 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_clock_gen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N37
dffeas \VGA|vga_clock_gen|counter_value[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|vga_clock_gen|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[12]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N39
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~13 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~13_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [13] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))
// \VGA|vga_clock_gen|Add0~14  = CARRY(( \VGA|vga_clock_gen|counter_value [13] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~10  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~13_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~13 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N41
dffeas \VGA|vga_clock_gen|counter_value[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[13] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~17 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~17_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))
// \VGA|vga_clock_gen|Add0~18  = CARRY(( \VGA|vga_clock_gen|counter_value [14] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~17_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~17 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N44
dffeas \VGA|vga_clock_gen|counter_value[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[14] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N45
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~21 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~21_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))
// \VGA|vga_clock_gen|Add0~22  = CARRY(( \VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~21_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~21 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|counter_value[15]~feeder (
// Equation(s):
// \VGA|vga_clock_gen|counter_value[15]~feeder_combout  = ( \VGA|vga_clock_gen|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_clock_gen|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|counter_value[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[15]~feeder .extended_lut = "off";
defparam \VGA|vga_clock_gen|counter_value[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vga_clock_gen|counter_value[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N25
dffeas \VGA|vga_clock_gen|counter_value[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|counter_value[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[15]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~125 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~125_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [16] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))
// \VGA|vga_clock_gen|Add0~126  = CARRY(( \VGA|vga_clock_gen|counter_value [16] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~22  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~125_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~125 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~125 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N49
dffeas \VGA|vga_clock_gen|counter_value[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[16] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N51
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~121 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~121_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))
// \VGA|vga_clock_gen|Add0~122  = CARRY(( \VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~126  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~121_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~121 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~121 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N53
dffeas \VGA|vga_clock_gen|counter_value[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~117 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~117_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))
// \VGA|vga_clock_gen|Add0~118  = CARRY(( \VGA|vga_clock_gen|counter_value [18] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~122  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~117_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~117 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N56
dffeas \VGA|vga_clock_gen|counter_value[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[18] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y67_N57
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~113 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~113_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [19] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))
// \VGA|vga_clock_gen|Add0~114  = CARRY(( \VGA|vga_clock_gen|counter_value [19] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~118  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~113_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~113 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N59
dffeas \VGA|vga_clock_gen|counter_value[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[19] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N0
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~109 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~109_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))
// \VGA|vga_clock_gen|Add0~110  = CARRY(( \VGA|vga_clock_gen|counter_value [20] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~114  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~109_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~109 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N2
dffeas \VGA|vga_clock_gen|counter_value[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[20] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N3
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~105 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~105_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))
// \VGA|vga_clock_gen|Add0~106  = CARRY(( \VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~110  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~105_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~105 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N5
dffeas \VGA|vga_clock_gen|counter_value[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[21]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N6
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~101 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~101_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[22]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))
// \VGA|vga_clock_gen|Add0~102  = CARRY(( \VGA|vga_clock_gen|counter_value[22]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~106  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~101_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~101 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N8
dffeas \VGA|vga_clock_gen|counter_value[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[22]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N9
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~97 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~97_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))
// \VGA|vga_clock_gen|Add0~98  = CARRY(( \VGA|vga_clock_gen|counter_value [23] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~102  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~97_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~97 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N10
dffeas \VGA|vga_clock_gen|counter_value[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[23] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N12
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~93 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~93_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~98  ))
// \VGA|vga_clock_gen|Add0~94  = CARRY(( \VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~98  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~93_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~93 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N14
dffeas \VGA|vga_clock_gen|counter_value[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[24]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~53 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~53_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [25] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))
// \VGA|vga_clock_gen|Add0~54  = CARRY(( \VGA|vga_clock_gen|counter_value [25] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~53_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~53 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N16
dffeas \VGA|vga_clock_gen|counter_value[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[25] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N18
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~89 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~89_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [26] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))
// \VGA|vga_clock_gen|Add0~90  = CARRY(( \VGA|vga_clock_gen|counter_value [26] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~54  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~89_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~89 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N19
dffeas \VGA|vga_clock_gen|counter_value[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[26] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N21
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~85 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~85_sumout  = SUM(( \VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))
// \VGA|vga_clock_gen|Add0~86  = CARRY(( \VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q  ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~90  ))

	.dataa(!\VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~85_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~85 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N23
dffeas \VGA|vga_clock_gen|counter_value[27]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[27]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N24
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~81 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~81_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [28] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))
// \VGA|vga_clock_gen|Add0~82  = CARRY(( \VGA|vga_clock_gen|counter_value [28] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~81_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~81 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_clock_gen|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N25
dffeas \VGA|vga_clock_gen|counter_value[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[28] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N27
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~49 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~49_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [29] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))
// \VGA|vga_clock_gen|Add0~50  = CARRY(( \VGA|vga_clock_gen|counter_value [29] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~82  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~49_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~49 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N29
dffeas \VGA|vga_clock_gen|counter_value[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[29] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N4
dffeas \VGA|vga_clock_gen|counter_value[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[1] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N22
dffeas \VGA|vga_clock_gen|counter_value[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[7] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~2 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~2_combout  = ( !\VGA|vga_clock_gen|counter_value [7] & ( !\VGA|vga_clock_gen|counter_value [9] & ( (!\VGA|vga_clock_gen|counter_value [29] & (!\VGA|vga_clock_gen|counter_value [25] & (!\VGA|vga_clock_gen|counter_value [1] & 
// !\VGA|vga_clock_gen|counter_value [0]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [29]),
	.datab(!\VGA|vga_clock_gen|counter_value [25]),
	.datac(!\VGA|vga_clock_gen|counter_value [1]),
	.datad(!\VGA|vga_clock_gen|counter_value [0]),
	.datae(!\VGA|vga_clock_gen|counter_value [7]),
	.dataf(!\VGA|vga_clock_gen|counter_value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~2 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N30
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~1_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [30] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))
// \VGA|vga_clock_gen|Add0~2  = CARRY(( \VGA|vga_clock_gen|counter_value [30] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~50  ))

	.dataa(gnd),
	.datab(!\VGA|vga_clock_gen|counter_value [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~1_sumout ),
	.cout(\VGA|vga_clock_gen|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_clock_gen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N32
dffeas \VGA|vga_clock_gen|counter_value[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[30] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N33
cyclonev_lcell_comb \VGA|vga_clock_gen|Add0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Add0~5_sumout  = SUM(( \VGA|vga_clock_gen|counter_value [31] ) + ( GND ) + ( \VGA|vga_clock_gen|Add0~2  ))

	.dataa(!\VGA|vga_clock_gen|counter_value [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_clock_gen|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_clock_gen|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Add0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_clock_gen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N35
dffeas \VGA|vga_clock_gen|counter_value[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[31] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y66_N48
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~0 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~0_combout  = ( !\VGA|vga_clock_gen|counter_value [31] & ( !\VGA|vga_clock_gen|counter_value [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_clock_gen|counter_value [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_clock_gen|counter_value [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \VGA|vga_clock_gen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N38
dffeas \VGA|vga_clock_gen|counter_value[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|vga_clock_gen|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[12] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y66_N26
dffeas \VGA|vga_clock_gen|counter_value[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|counter_value[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[15] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N43
dffeas \VGA|vga_clock_gen|counter_value[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[14]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N40
dffeas \VGA|vga_clock_gen|counter_value[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[13]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~1 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~1_combout  = ( !\VGA|vga_clock_gen|counter_value [10] & ( !\VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q  & ( (!\VGA|vga_clock_gen|counter_value [12] & (!\VGA|vga_clock_gen|counter_value [15] & 
// (!\VGA|vga_clock_gen|counter_value [3] & !\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [12]),
	.datab(!\VGA|vga_clock_gen|counter_value [15]),
	.datac(!\VGA|vga_clock_gen|counter_value [3]),
	.datad(!\VGA|vga_clock_gen|counter_value[14]~DUPLICATE_q ),
	.datae(!\VGA|vga_clock_gen|counter_value [10]),
	.dataf(!\VGA|vga_clock_gen|counter_value[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~1 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N13
dffeas \VGA|vga_clock_gen|counter_value[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[24] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y66_N22
dffeas \VGA|vga_clock_gen|counter_value[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[27] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y66_N7
dffeas \VGA|vga_clock_gen|counter_value[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[22] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~4 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~4_combout  = ( !\VGA|vga_clock_gen|counter_value [22] & ( !\VGA|vga_clock_gen|counter_value [26] & ( (!\VGA|vga_clock_gen|counter_value [24] & (!\VGA|vga_clock_gen|counter_value [23] & (!\VGA|vga_clock_gen|counter_value [27] & 
// !\VGA|vga_clock_gen|counter_value [28]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [24]),
	.datab(!\VGA|vga_clock_gen|counter_value [23]),
	.datac(!\VGA|vga_clock_gen|counter_value [27]),
	.datad(!\VGA|vga_clock_gen|counter_value [28]),
	.datae(!\VGA|vga_clock_gen|counter_value [22]),
	.dataf(!\VGA|vga_clock_gen|counter_value [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~4 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y66_N1
dffeas \VGA|vga_clock_gen|counter_value[20]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[20]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y66_N4
dffeas \VGA|vga_clock_gen|counter_value[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[21] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N52
dffeas \VGA|vga_clock_gen|counter_value[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[17] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N15
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~5 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~5_combout  = ( !\VGA|vga_clock_gen|counter_value [19] & ( !\VGA|vga_clock_gen|counter_value [16] & ( (!\VGA|vga_clock_gen|counter_value [18] & (!\VGA|vga_clock_gen|counter_value[20]~DUPLICATE_q  & 
// (!\VGA|vga_clock_gen|counter_value [21] & !\VGA|vga_clock_gen|counter_value [17]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [18]),
	.datab(!\VGA|vga_clock_gen|counter_value[20]~DUPLICATE_q ),
	.datac(!\VGA|vga_clock_gen|counter_value [21]),
	.datad(!\VGA|vga_clock_gen|counter_value [17]),
	.datae(!\VGA|vga_clock_gen|counter_value [19]),
	.dataf(!\VGA|vga_clock_gen|counter_value [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~5 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~5 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y67_N20
dffeas \VGA|vga_clock_gen|counter_value[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[6] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N34
dffeas \VGA|vga_clock_gen|counter_value[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[11] .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y67_N16
dffeas \VGA|vga_clock_gen|counter_value[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vga_clock_gen|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|counter_value[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|counter_value[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N39
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~3 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~3_combout  = ( !\VGA|vga_clock_gen|counter_value [4] & ( !\VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q  & ( (!\VGA|vga_clock_gen|counter_value [6] & (!\VGA|vga_clock_gen|counter_value [8] & (!\VGA|vga_clock_gen|counter_value 
// [11] & !\VGA|vga_clock_gen|counter_value [2]))) ) ) )

	.dataa(!\VGA|vga_clock_gen|counter_value [6]),
	.datab(!\VGA|vga_clock_gen|counter_value [8]),
	.datac(!\VGA|vga_clock_gen|counter_value [11]),
	.datad(!\VGA|vga_clock_gen|counter_value [2]),
	.datae(!\VGA|vga_clock_gen|counter_value [4]),
	.dataf(!\VGA|vga_clock_gen|counter_value[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~3 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_clock_gen|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y66_N42
cyclonev_lcell_comb \VGA|vga_clock_gen|Equal0~6 (
// Equation(s):
// \VGA|vga_clock_gen|Equal0~6_combout  = ( \VGA|vga_clock_gen|Equal0~5_combout  & ( \VGA|vga_clock_gen|Equal0~3_combout  & ( (\VGA|vga_clock_gen|Equal0~2_combout  & (\VGA|vga_clock_gen|Equal0~0_combout  & (\VGA|vga_clock_gen|Equal0~1_combout  & 
// \VGA|vga_clock_gen|Equal0~4_combout ))) ) ) )

	.dataa(!\VGA|vga_clock_gen|Equal0~2_combout ),
	.datab(!\VGA|vga_clock_gen|Equal0~0_combout ),
	.datac(!\VGA|vga_clock_gen|Equal0~1_combout ),
	.datad(!\VGA|vga_clock_gen|Equal0~4_combout ),
	.datae(!\VGA|vga_clock_gen|Equal0~5_combout ),
	.dataf(!\VGA|vga_clock_gen|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|Equal0~6 .extended_lut = "off";
defparam \VGA|vga_clock_gen|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \VGA|vga_clock_gen|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N54
cyclonev_lcell_comb \VGA|vga_clock_gen|divided_clk~0 (
// Equation(s):
// \VGA|vga_clock_gen|divided_clk~0_combout  = ( !\VGA|vga_clock_gen|Equal0~6_combout  & ( \VGA|vga_clock_gen|divided_clk~q  ) ) # ( \VGA|vga_clock_gen|Equal0~6_combout  & ( !\VGA|vga_clock_gen|divided_clk~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vga_clock_gen|Equal0~6_combout ),
	.dataf(!\VGA|vga_clock_gen|divided_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_clock_gen|divided_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk~0 .extended_lut = "off";
defparam \VGA|vga_clock_gen|divided_clk~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \VGA|vga_clock_gen|divided_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N53
dffeas \VGA|vga_clock_gen|divided_clk (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\VGA|vga_clock_gen|divided_clk~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_clock_gen|divided_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_clock_gen|divided_clk .is_wysiwyg = "true";
defparam \VGA|vga_clock_gen|divided_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N0
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~61 (
// Equation(s):
// \VGA|vga_horizontal|Add0~61_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_horizontal|Add0~62  = CARRY(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~61_sumout ),
	.cout(\VGA|vga_horizontal|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~61 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|vga_horizontal|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N24
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~41 (
// Equation(s):
// \VGA|vga_horizontal|Add0~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))
// \VGA|vga_horizontal|Add0~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~41_sumout ),
	.cout(\VGA|vga_horizontal|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~41 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N27
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~9 (
// Equation(s):
// \VGA|vga_horizontal|Add0~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))
// \VGA|vga_horizontal|Add0~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~42  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~9_sumout ),
	.cout(\VGA|vga_horizontal|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~9 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N29
dffeas \VGA|vga_horizontal|h_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N30
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~25 (
// Equation(s):
// \VGA|vga_horizontal|Add0~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))
// \VGA|vga_horizontal|Add0~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~25_sumout ),
	.cout(\VGA|vga_horizontal|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~25 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N32
dffeas \VGA|vga_horizontal|h_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N33
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~21 (
// Equation(s):
// \VGA|vga_horizontal|Add0~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~26  ))
// \VGA|vga_horizontal|Add0~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~26  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~21_sumout ),
	.cout(\VGA|vga_horizontal|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~21 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N35
dffeas \VGA|vga_horizontal|h_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N36
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~17 (
// Equation(s):
// \VGA|vga_horizontal|Add0~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~22  ))
// \VGA|vga_horizontal|Add0~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~22  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~17_sumout ),
	.cout(\VGA|vga_horizontal|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~17 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N38
dffeas \VGA|vga_horizontal|h_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N39
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~13 (
// Equation(s):
// \VGA|vga_horizontal|Add0~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~18  ))
// \VGA|vga_horizontal|Add0~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~13_sumout ),
	.cout(\VGA|vga_horizontal|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~13 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N41
dffeas \VGA|vga_horizontal|h_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N42
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~33 (
// Equation(s):
// \VGA|vga_horizontal|Add0~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))
// \VGA|vga_horizontal|Add0~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~33_sumout ),
	.cout(\VGA|vga_horizontal|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~33 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N44
dffeas \VGA|vga_horizontal|h_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N45
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~29 (
// Equation(s):
// \VGA|vga_horizontal|Add0~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~29 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N47
dffeas \VGA|vga_horizontal|h_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N18
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~0 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [11] & ( !\VGA|vga_horizontal|h_Count_Value [10] & ( (!\VGA|vga_horizontal|h_Count_Value [15] & (!\VGA|vga_horizontal|h_Count_Value [12] & (!\VGA|vga_horizontal|h_Count_Value 
// [14] & !\VGA|vga_horizontal|h_Count_Value [13]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [11]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_horizontal|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N51
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~2 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [1] & (\VGA|vga_horizontal|h_Count_Value [2] & (\VGA|vga_horizontal|h_Count_Value [4] & \VGA|vga_horizontal|h_Count_Value [0]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~2 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~2 .lut_mask = 64'h0000000000010001;
defparam \VGA|vga_horizontal|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N54
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~1 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~1_combout  = ( !\VGA|vga_horizontal|h_Count_Value [6] & ( (!\VGA|vga_horizontal|h_Count_Value [5] & !\VGA|vga_horizontal|h_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~1 .lut_mask = 64'hCC00CC0000000000;
defparam \VGA|vga_horizontal|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N57
cyclonev_lcell_comb \VGA|vga_horizontal|LessThan0~3 (
// Equation(s):
// \VGA|vga_horizontal|LessThan0~3_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((\VGA|vga_horizontal|h_Count_Value [9] & ((!\VGA|vga_horizontal|LessThan0~1_combout ) # 
// (\VGA|vga_horizontal|LessThan0~2_combout )))) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( !\VGA|vga_horizontal|LessThan0~0_combout  ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|vga_horizontal|LessThan0~2_combout ),
	.datad(!\VGA|vga_horizontal|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|LessThan0~3 .extended_lut = "off";
defparam \VGA|vga_horizontal|LessThan0~3 .lut_mask = 64'hCCCCCCCCDDCDDDCD;
defparam \VGA|vga_horizontal|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N2
dffeas \VGA|vga_horizontal|h_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N3
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~57 (
// Equation(s):
// \VGA|vga_horizontal|Add0~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))
// \VGA|vga_horizontal|Add0~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~57_sumout ),
	.cout(\VGA|vga_horizontal|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~57 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N5
dffeas \VGA|vga_horizontal|h_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N6
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~53 (
// Equation(s):
// \VGA|vga_horizontal|Add0~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))
// \VGA|vga_horizontal|Add0~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~58  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~53_sumout ),
	.cout(\VGA|vga_horizontal|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~53 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N8
dffeas \VGA|vga_horizontal|h_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N9
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~49 (
// Equation(s):
// \VGA|vga_horizontal|Add0~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))
// \VGA|vga_horizontal|Add0~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~49_sumout ),
	.cout(\VGA|vga_horizontal|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~49 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N11
dffeas \VGA|vga_horizontal|h_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N12
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~45 (
// Equation(s):
// \VGA|vga_horizontal|Add0~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))
// \VGA|vga_horizontal|Add0~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~50  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~45_sumout ),
	.cout(\VGA|vga_horizontal|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~45 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_horizontal|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N14
dffeas \VGA|vga_horizontal|h_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N15
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~5 (
// Equation(s):
// \VGA|vga_horizontal|Add0~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))
// \VGA|vga_horizontal|Add0~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~5_sumout ),
	.cout(\VGA|vga_horizontal|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~5 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_horizontal|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N17
dffeas \VGA|vga_horizontal|h_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N18
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~1 (
// Equation(s):
// \VGA|vga_horizontal|Add0~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))
// \VGA|vga_horizontal|Add0~2  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~1_sumout ),
	.cout(\VGA|vga_horizontal|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~1 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_horizontal|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N20
dffeas \VGA|vga_horizontal|h_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N21
cyclonev_lcell_comb \VGA|vga_horizontal|Add0~37 (
// Equation(s):
// \VGA|vga_horizontal|Add0~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))
// \VGA|vga_horizontal|Add0~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|vga_horizontal|Add0~2  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_horizontal|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_horizontal|Add0~37_sumout ),
	.cout(\VGA|vga_horizontal|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_horizontal|Add0~37 .extended_lut = "off";
defparam \VGA|vga_horizontal|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_horizontal|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N23
dffeas \VGA|vga_horizontal|h_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y60_N26
dffeas \VGA|vga_horizontal|h_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_horizontal|LessThan0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|h_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|h_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|h_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N42
cyclonev_lcell_comb \VGA|LessThan0~0 (
// Equation(s):
// \VGA|LessThan0~0_combout  = ( \VGA|vga_horizontal|LessThan0~0_combout  & ( \VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & (!\VGA|vga_horizontal|h_Count_Value [7] & (!\VGA|vga_horizontal|h_Count_Value [6] & 
// !\VGA|vga_horizontal|h_Count_Value [9]))) ) ) ) # ( \VGA|vga_horizontal|LessThan0~0_combout  & ( !\VGA|vga_horizontal|h_Count_Value [5] & ( (!\VGA|vga_horizontal|h_Count_Value [8] & (!\VGA|vga_horizontal|h_Count_Value [7] & 
// !\VGA|vga_horizontal|h_Count_Value [9])) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan0~0 .extended_lut = "off";
defparam \VGA|LessThan0~0 .lut_mask = 64'h0000880000008000;
defparam \VGA|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N0
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~61 (
// Equation(s):
// \VGA|vga_Vertical|Add0~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|vga_Vertical|Add0~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~61_sumout ),
	.cout(\VGA|vga_Vertical|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~61 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \VGA|vga_Vertical|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N0
cyclonev_lcell_comb \VGA|LessThan20~0 (
// Equation(s):
// \VGA|LessThan20~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [8] & ( (!\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [5] & !\VGA|vga_Vertical|v_Count_Value [7])) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~0 .extended_lut = "off";
defparam \VGA|LessThan20~0 .lut_mask = 64'hC000C00000000000;
defparam \VGA|LessThan20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N48
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~1 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [9]) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [2] & ( 
// \VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [9]) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [2] & ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) 
// # ((\VGA|vga_Vertical|v_Count_Value [9] & ((!\VGA|LessThan20~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [3])))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [2] & ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) # 
// ((\VGA|vga_Vertical|v_Count_Value [9] & !\VGA|LessThan20~0_combout )) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datac(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datad(!\VGA|LessThan20~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [2]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~1 .lut_mask = 64'hF5F0F5F1F5F5F5F5;
defparam \VGA|vga_Vertical|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y60_N59
dffeas \VGA|vga_horizontal|enable_V_Counter (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_horizontal|LessThan0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_horizontal|enable_V_Counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_horizontal|enable_V_Counter .is_wysiwyg = "true";
defparam \VGA|vga_horizontal|enable_V_Counter .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y61_N2
dffeas \VGA|vga_Vertical|v_Count_Value[0] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[0] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N3
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~45 (
// Equation(s):
// \VGA|vga_Vertical|Add0~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))
// \VGA|vga_Vertical|Add0~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~45_sumout ),
	.cout(\VGA|vga_Vertical|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~45 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N5
dffeas \VGA|vga_Vertical|v_Count_Value[1] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[1] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N6
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~49 (
// Equation(s):
// \VGA|vga_Vertical|Add0~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))
// \VGA|vga_Vertical|Add0~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~49_sumout ),
	.cout(\VGA|vga_Vertical|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~49 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N8
dffeas \VGA|vga_Vertical|v_Count_Value[2] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[2] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N9
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~57 (
// Equation(s):
// \VGA|vga_Vertical|Add0~57_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))
// \VGA|vga_Vertical|Add0~58  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~57_sumout ),
	.cout(\VGA|vga_Vertical|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~57 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N11
dffeas \VGA|vga_Vertical|v_Count_Value[3] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[3] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N12
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~53 (
// Equation(s):
// \VGA|vga_Vertical|Add0~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))
// \VGA|vga_Vertical|Add0~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~58  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~53_sumout ),
	.cout(\VGA|vga_Vertical|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~53 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N14
dffeas \VGA|vga_Vertical|v_Count_Value[4] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[4] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N15
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~29 (
// Equation(s):
// \VGA|vga_Vertical|Add0~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))
// \VGA|vga_Vertical|Add0~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~29_sumout ),
	.cout(\VGA|vga_Vertical|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~29 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N17
dffeas \VGA|vga_Vertical|v_Count_Value[5] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[5] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N18
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~41 (
// Equation(s):
// \VGA|vga_Vertical|Add0~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~30  ))
// \VGA|vga_Vertical|Add0~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~41_sumout ),
	.cout(\VGA|vga_Vertical|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~41 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N20
dffeas \VGA|vga_Vertical|v_Count_Value[6] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[6] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N21
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~37 (
// Equation(s):
// \VGA|vga_Vertical|Add0~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~42  ))
// \VGA|vga_Vertical|Add0~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~42  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~37_sumout ),
	.cout(\VGA|vga_Vertical|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~37 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N23
dffeas \VGA|vga_Vertical|v_Count_Value[7] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[7] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N24
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~33 (
// Equation(s):
// \VGA|vga_Vertical|Add0~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))
// \VGA|vga_Vertical|Add0~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~33_sumout ),
	.cout(\VGA|vga_Vertical|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~33 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|vga_Vertical|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N26
dffeas \VGA|vga_Vertical|v_Count_Value[8] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[8] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N27
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~1 (
// Equation(s):
// \VGA|vga_Vertical|Add0~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~34  ))
// \VGA|vga_Vertical|Add0~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~34  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~1_sumout ),
	.cout(\VGA|vga_Vertical|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~1 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N29
dffeas \VGA|vga_Vertical|v_Count_Value[9] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[9] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N30
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~21 (
// Equation(s):
// \VGA|vga_Vertical|Add0~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))
// \VGA|vga_Vertical|Add0~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~2  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~21_sumout ),
	.cout(\VGA|vga_Vertical|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~21 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N32
dffeas \VGA|vga_Vertical|v_Count_Value[10] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[10] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N33
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~17 (
// Equation(s):
// \VGA|vga_Vertical|Add0~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~22  ))
// \VGA|vga_Vertical|Add0~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~22  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~17_sumout ),
	.cout(\VGA|vga_Vertical|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~17 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N35
dffeas \VGA|vga_Vertical|v_Count_Value[11] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[11] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N36
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~5 (
// Equation(s):
// \VGA|vga_Vertical|Add0~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~18  ))
// \VGA|vga_Vertical|Add0~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~18  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~5_sumout ),
	.cout(\VGA|vga_Vertical|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~5 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|vga_Vertical|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N38
dffeas \VGA|vga_Vertical|v_Count_Value[12] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[12] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N39
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~13 (
// Equation(s):
// \VGA|vga_Vertical|Add0~13_sumout  = SUM(( GND ) + ( \VGA|vga_Vertical|v_Count_Value [13] ) + ( \VGA|vga_Vertical|Add0~6  ))
// \VGA|vga_Vertical|Add0~14  = CARRY(( GND ) + ( \VGA|vga_Vertical|v_Count_Value [13] ) + ( \VGA|vga_Vertical|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~13_sumout ),
	.cout(\VGA|vga_Vertical|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~13 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \VGA|vga_Vertical|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N41
dffeas \VGA|vga_Vertical|v_Count_Value[13] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[13] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N42
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~25 (
// Equation(s):
// \VGA|vga_Vertical|Add0~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))
// \VGA|vga_Vertical|Add0~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~25_sumout ),
	.cout(\VGA|vga_Vertical|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~25 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|vga_Vertical|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N44
dffeas \VGA|vga_Vertical|v_Count_Value[14] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[14] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N45
cyclonev_lcell_comb \VGA|vga_Vertical|Add0~9 (
// Equation(s):
// \VGA|vga_Vertical|Add0~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( GND ) + ( \VGA|vga_Vertical|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|vga_Vertical|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|vga_Vertical|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|Add0~9 .extended_lut = "off";
defparam \VGA|vga_Vertical|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|vga_Vertical|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y61_N47
dffeas \VGA|vga_Vertical|v_Count_Value[15] (
	.clk(\VGA|vga_clock_gen|divided_clk~q ),
	.d(\VGA|vga_Vertical|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA|vga_Vertical|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA|vga_horizontal|enable_V_Counter~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vga_Vertical|v_Count_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vga_Vertical|v_Count_Value[15] .is_wysiwyg = "true";
defparam \VGA|vga_Vertical|v_Count_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y61_N54
cyclonev_lcell_comb \VGA|vga_Vertical|LessThan0~0 (
// Equation(s):
// \VGA|vga_Vertical|LessThan0~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [15] & ( !\VGA|vga_Vertical|v_Count_Value [14] & ( (!\VGA|vga_Vertical|v_Count_Value [11] & (!\VGA|vga_Vertical|v_Count_Value [13] & (!\VGA|vga_Vertical|v_Count_Value [12] & 
// !\VGA|vga_Vertical|v_Count_Value [10]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [15]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vga_Vertical|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vga_Vertical|LessThan0~0 .extended_lut = "off";
defparam \VGA|vga_Vertical|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \VGA|vga_Vertical|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N48
cyclonev_lcell_comb \VGA|LessThan20~1 (
// Equation(s):
// \VGA|LessThan20~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [2] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & !\VGA|vga_Vertical|v_Count_Value [4]) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~1 .extended_lut = "off";
defparam \VGA|LessThan20~1 .lut_mask = 64'h8888888800000000;
defparam \VGA|LessThan20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N6
cyclonev_lcell_comb \VGA|LessThan1~0 (
// Equation(s):
// \VGA|LessThan1~0_combout  = ( \VGA|LessThan20~1_combout  & ( (!\VGA|vga_Vertical|LessThan0~0_combout ) # ((!\VGA|LessThan20~0_combout ) # ((\VGA|vga_Vertical|v_Count_Value [9]) # (\VGA|vga_Vertical|v_Count_Value [1]))) ) ) # ( !\VGA|LessThan20~1_combout  
// )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|LessThan20~0_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(gnd),
	.dataf(!\VGA|LessThan20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan1~0 .extended_lut = "off";
defparam \VGA|LessThan1~0 .lut_mask = 64'hFFFFFFFFEFFFEFFF;
defparam \VGA|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N48
cyclonev_lcell_comb \VGA|LessThan4~0 (
// Equation(s):
// \VGA|LessThan4~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [0] & ( \VGA|vga_Vertical|v_Count_Value [1] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (((\VGA|vga_Vertical|v_Count_Value [4]) # (\VGA|vga_Vertical|v_Count_Value [3])) # 
// (\VGA|vga_Vertical|v_Count_Value [2]))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [0] & ( \VGA|vga_Vertical|v_Count_Value [1] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (((\VGA|vga_Vertical|v_Count_Value [4]) # (\VGA|vga_Vertical|v_Count_Value [3])) # 
// (\VGA|vga_Vertical|v_Count_Value [2]))) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [0] & ( !\VGA|vga_Vertical|v_Count_Value [1] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (((\VGA|vga_Vertical|v_Count_Value [4]) # (\VGA|vga_Vertical|v_Count_Value [3])) # 
// (\VGA|vga_Vertical|v_Count_Value [2]))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [0] & ( !\VGA|vga_Vertical|v_Count_Value [1] & ( (\VGA|vga_Vertical|v_Count_Value [5] & ((\VGA|vga_Vertical|v_Count_Value [4]) # (\VGA|vga_Vertical|v_Count_Value [3]))) ) ) 
// )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [0]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan4~0 .extended_lut = "off";
defparam \VGA|LessThan4~0 .lut_mask = 64'h0333133313331333;
defparam \VGA|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N0
cyclonev_lcell_comb \VGA|always0~27 (
// Equation(s):
// \VGA|always0~27_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( \VGA|LessThan4~0_combout  & ( (\VGA|vga_Vertical|v_Count_Value [6] & (!\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|vga_Vertical|v_Count_Value [7] & !\VGA|vga_Vertical|v_Count_Value 
// [9]))) ) ) ) # ( \VGA|vga_Vertical|LessThan0~0_combout  & ( !\VGA|LessThan4~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|vga_Vertical|v_Count_Value [9] & (!\VGA|vga_Vertical|v_Count_Value [6] $ (!\VGA|vga_Vertical|v_Count_Value [7])))) ) 
// ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.dataf(!\VGA|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~27 .extended_lut = "off";
defparam \VGA|always0~27 .lut_mask = 64'h0000480000004000;
defparam \VGA|always0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N30
cyclonev_lcell_comb \VGA|always0~18 (
// Equation(s):
// \VGA|always0~18_combout  = ( !\VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [5] ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~18 .extended_lut = "off";
defparam \VGA|always0~18 .lut_mask = 64'hCCCCCCCC00000000;
defparam \VGA|always0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N36
cyclonev_lcell_comb \VGA|always0~19 (
// Equation(s):
// \VGA|always0~19_combout  = ( !\VGA|vga_horizontal|h_Count_Value [2] & ( (!\VGA|vga_horizontal|h_Count_Value [3] & ((!\VGA|vga_horizontal|h_Count_Value [0]) # (!\VGA|vga_horizontal|h_Count_Value [1]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~19 .extended_lut = "off";
defparam \VGA|always0~19 .lut_mask = 64'hFA00FA0000000000;
defparam \VGA|always0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N39
cyclonev_lcell_comb \VGA|always0~20 (
// Equation(s):
// \VGA|always0~20_combout  = ( !\VGA|vga_horizontal|h_Count_Value [8] & ( ((!\VGA|always0~18_combout ) # (!\VGA|always0~19_combout )) # (\VGA|vga_horizontal|h_Count_Value [4]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|always0~18_combout ),
	.datad(!\VGA|always0~19_combout ),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~20 .extended_lut = "off";
defparam \VGA|always0~20 .lut_mask = 64'hFFF3FFF300000000;
defparam \VGA|always0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N12
cyclonev_lcell_comb \VGA|always0~21 (
// Equation(s):
// \VGA|always0~21_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [2] & (\VGA|vga_horizontal|h_Count_Value [4] & \VGA|vga_horizontal|h_Count_Value [1])) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~21 .extended_lut = "off";
defparam \VGA|always0~21 .lut_mask = 64'h0000000000030003;
defparam \VGA|always0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N24
cyclonev_lcell_comb \VGA|always0~22 (
// Equation(s):
// \VGA|always0~22_combout  = ( \VGA|vga_horizontal|h_Count_Value [7] & ( \VGA|always0~21_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & \VGA|vga_horizontal|LessThan0~0_combout ) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [7] & ( 
// \VGA|always0~21_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & !\VGA|vga_horizontal|h_Count_Value [8]) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [7] & ( !\VGA|always0~21_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & 
// (\VGA|vga_horizontal|LessThan0~0_combout  & !\VGA|always0~18_combout )) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [7] & ( !\VGA|always0~21_combout  & ( (\VGA|vga_horizontal|LessThan0~0_combout  & (!\VGA|vga_horizontal|h_Count_Value [8] & 
// ((!\VGA|always0~18_combout ) # (\VGA|vga_horizontal|h_Count_Value [9])))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|always0~18_combout ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [7]),
	.dataf(!\VGA|always0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~22 .extended_lut = "off";
defparam \VGA|always0~22 .lut_mask = 64'h3100202033002222;
defparam \VGA|always0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N51
cyclonev_lcell_comb \VGA|always0~23 (
// Equation(s):
// \VGA|always0~23_combout  = ( \VGA|always0~22_combout  & ( \VGA|always0~20_combout  ) ) # ( !\VGA|always0~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~20_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~23 .extended_lut = "off";
defparam \VGA|always0~23 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \VGA|always0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N36
cyclonev_lcell_comb \VGA|LessThan20~3 (
// Equation(s):
// \VGA|LessThan20~3_combout  = ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [2] & (!\VGA|vga_Vertical|v_Count_Value [3] & ((!\VGA|vga_Vertical|v_Count_Value [1]) # (!\VGA|vga_Vertical|v_Count_Value [0])))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~3 .extended_lut = "off";
defparam \VGA|LessThan20~3 .lut_mask = 64'hC800C80000000000;
defparam \VGA|LessThan20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N27
cyclonev_lcell_comb \VGA|LessThan24~0 (
// Equation(s):
// \VGA|LessThan24~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [6] & ( \VGA|vga_Vertical|v_Count_Value [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan24~0 .extended_lut = "off";
defparam \VGA|LessThan24~0 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N24
cyclonev_lcell_comb \VGA|LessThan20~2 (
// Equation(s):
// \VGA|LessThan20~2_combout  = ( !\VGA|vga_Vertical|v_Count_Value [8] & ( (!\VGA|vga_Vertical|v_Count_Value [6] & !\VGA|vga_Vertical|v_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan20~2 .extended_lut = "off";
defparam \VGA|LessThan20~2 .lut_mask = 64'hCC00CC0000000000;
defparam \VGA|LessThan20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N54
cyclonev_lcell_comb \VGA|always0~4 (
// Equation(s):
// \VGA|always0~4_combout  = ( \VGA|vga_Vertical|v_Count_Value [9] & ( \VGA|LessThan20~2_combout  & ( (\VGA|LessThan24~0_combout  & ((!\VGA|LessThan20~3_combout ) # (\VGA|vga_Vertical|v_Count_Value [5]))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( 
// \VGA|LessThan20~2_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [5] & (((!\VGA|LessThan20~3_combout  & \VGA|LessThan24~0_combout )) # (\VGA|vga_Vertical|LessThan0~0_combout ))) # (\VGA|vga_Vertical|v_Count_Value [5] & 
// (((\VGA|vga_Vertical|LessThan0~0_combout  & \VGA|LessThan20~3_combout )) # (\VGA|LessThan24~0_combout ))) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [9] & ( !\VGA|LessThan20~2_combout  & ( (\VGA|LessThan24~0_combout  & ((!\VGA|LessThan20~3_combout ) # 
// (\VGA|vga_Vertical|v_Count_Value [5]))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( !\VGA|LessThan20~2_combout  & ( (\VGA|LessThan24~0_combout  & ((!\VGA|LessThan20~3_combout ) # (\VGA|vga_Vertical|v_Count_Value [5]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datab(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datac(!\VGA|LessThan20~3_combout ),
	.datad(!\VGA|LessThan24~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [9]),
	.dataf(!\VGA|LessThan20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~4 .extended_lut = "off";
defparam \VGA|always0~4 .lut_mask = 64'h00F500F523F700F5;
defparam \VGA|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N42
cyclonev_lcell_comb \VGA|LessThan9~0 (
// Equation(s):
// \VGA|LessThan9~0_combout  = (!\VGA|vga_Vertical|v_Count_Value [8] & (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan9~0 .extended_lut = "off";
defparam \VGA|LessThan9~0 .lut_mask = 64'h00C000C000C000C0;
defparam \VGA|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N24
cyclonev_lcell_comb \VGA|always0~13 (
// Equation(s):
// \VGA|always0~13_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( (((\VGA|vga_horizontal|h_Count_Value [4]) # (\VGA|vga_horizontal|h_Count_Value [6])) # (\VGA|vga_horizontal|h_Count_Value [5])) # (\VGA|vga_horizontal|h_Count_Value [7]) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~13 .extended_lut = "off";
defparam \VGA|always0~13 .lut_mask = 64'h000000007FFF7FFF;
defparam \VGA|always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N51
cyclonev_lcell_comb \VGA|always0~14 (
// Equation(s):
// \VGA|always0~14_combout  = ( !\VGA|vga_horizontal|h_Count_Value [7] & ( !\VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(gnd),
	.datae(!\VGA|vga_horizontal|h_Count_Value [7]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~14 .extended_lut = "off";
defparam \VGA|always0~14 .lut_mask = 64'hF0F0000000000000;
defparam \VGA|always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y60_N6
cyclonev_lcell_comb \VGA|always0~12 (
// Equation(s):
// \VGA|always0~12_combout  = ( \VGA|vga_horizontal|h_Count_Value [1] & ( \VGA|vga_horizontal|h_Count_Value [0] & ( (\VGA|vga_horizontal|h_Count_Value [4] & (\VGA|vga_horizontal|h_Count_Value [5] & \VGA|vga_horizontal|h_Count_Value [3])) ) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [1] & ( \VGA|vga_horizontal|h_Count_Value [0] & ( (\VGA|vga_horizontal|h_Count_Value [2] & (\VGA|vga_horizontal|h_Count_Value [4] & (\VGA|vga_horizontal|h_Count_Value [5] & \VGA|vga_horizontal|h_Count_Value [3]))) ) ) ) 
// # ( \VGA|vga_horizontal|h_Count_Value [1] & ( !\VGA|vga_horizontal|h_Count_Value [0] & ( (\VGA|vga_horizontal|h_Count_Value [2] & (\VGA|vga_horizontal|h_Count_Value [4] & (\VGA|vga_horizontal|h_Count_Value [5] & \VGA|vga_horizontal|h_Count_Value [3]))) ) 
// ) ) # ( !\VGA|vga_horizontal|h_Count_Value [1] & ( !\VGA|vga_horizontal|h_Count_Value [0] & ( (\VGA|vga_horizontal|h_Count_Value [2] & (\VGA|vga_horizontal|h_Count_Value [4] & (\VGA|vga_horizontal|h_Count_Value [5] & \VGA|vga_horizontal|h_Count_Value 
// [3]))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [1]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~12 .extended_lut = "off";
defparam \VGA|always0~12 .lut_mask = 64'h0001000100010003;
defparam \VGA|always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N12
cyclonev_lcell_comb \VGA|always0~15 (
// Equation(s):
// \VGA|always0~15_combout  = ( \VGA|always0~12_combout  & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((!\VGA|vga_horizontal|h_Count_Value [9]) # (\VGA|always0~13_combout )) ) ) # ( !\VGA|always0~12_combout  & ( (!\VGA|vga_horizontal|LessThan0~0_combout 
// ) # ((!\VGA|vga_horizontal|h_Count_Value [9]) # ((\VGA|always0~14_combout ) # (\VGA|always0~13_combout ))) ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(!\VGA|always0~13_combout ),
	.datad(!\VGA|always0~14_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~15 .extended_lut = "off";
defparam \VGA|always0~15 .lut_mask = 64'hEFFFEFFFEFEFEFEF;
defparam \VGA|always0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N42
cyclonev_lcell_comb \VGA|always0~7 (
// Equation(s):
// \VGA|always0~7_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [9] & ( (!\VGA|vga_horizontal|h_Count_Value [4]) # ((!\VGA|vga_horizontal|h_Count_Value [5]) # ((!\VGA|vga_horizontal|h_Count_Value [1] & 
// !\VGA|vga_horizontal|h_Count_Value [2]))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [3] & ( \VGA|vga_horizontal|h_Count_Value [9] ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [3]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~7 .extended_lut = "off";
defparam \VGA|always0~7 .lut_mask = 64'h00000000FFFFFFF8;
defparam \VGA|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N57
cyclonev_lcell_comb \VGA|always0~9 (
// Equation(s):
// \VGA|always0~9_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( ((!\VGA|vga_horizontal|h_Count_Value [6] & !\VGA|vga_horizontal|h_Count_Value [7])) # (\VGA|vga_horizontal|h_Count_Value [9]) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( 
// (\VGA|vga_horizontal|h_Count_Value [9] & ((\VGA|vga_horizontal|h_Count_Value [7]) # (\VGA|vga_horizontal|h_Count_Value [6]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~9 .extended_lut = "off";
defparam \VGA|always0~9 .lut_mask = 64'h050F050FAF0FAF0F;
defparam \VGA|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N27
cyclonev_lcell_comb \VGA|always0~8 (
// Equation(s):
// \VGA|always0~8_combout  = ( !\VGA|vga_horizontal|h_Count_Value [9] & ( !\VGA|vga_horizontal|h_Count_Value [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~8 .extended_lut = "off";
defparam \VGA|always0~8 .lut_mask = 64'hFF00FF0000000000;
defparam \VGA|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N51
cyclonev_lcell_comb \VGA|always0~6 (
// Equation(s):
// \VGA|always0~6_combout  = ( \VGA|vga_horizontal|h_Count_Value [4] & ( \VGA|vga_horizontal|h_Count_Value [5] ) ) # ( !\VGA|vga_horizontal|h_Count_Value [4] & ( (\VGA|vga_horizontal|h_Count_Value [5] & (((\VGA|vga_horizontal|h_Count_Value [1] & 
// \VGA|vga_horizontal|h_Count_Value [2])) # (\VGA|vga_horizontal|h_Count_Value [3]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~6 .extended_lut = "off";
defparam \VGA|always0~6 .lut_mask = 64'h0133013333333333;
defparam \VGA|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N12
cyclonev_lcell_comb \VGA|always0~10 (
// Equation(s):
// \VGA|always0~10_combout  = ( \VGA|always0~8_combout  & ( \VGA|always0~6_combout  & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # (((!\VGA|always0~7_combout  & !\VGA|vga_horizontal|h_Count_Value [8])) # (\VGA|always0~9_combout )) ) ) ) # ( 
// !\VGA|always0~8_combout  & ( \VGA|always0~6_combout  & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # (((!\VGA|always0~7_combout  & !\VGA|vga_horizontal|h_Count_Value [8])) # (\VGA|always0~9_combout )) ) ) ) # ( \VGA|always0~8_combout  & ( 
// !\VGA|always0~6_combout  ) ) # ( !\VGA|always0~8_combout  & ( !\VGA|always0~6_combout  & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # (((!\VGA|always0~7_combout  & !\VGA|vga_horizontal|h_Count_Value [8])) # (\VGA|always0~9_combout )) ) ) )

	.dataa(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datab(!\VGA|always0~7_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|always0~9_combout ),
	.datae(!\VGA|always0~8_combout ),
	.dataf(!\VGA|always0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~10 .extended_lut = "off";
defparam \VGA|always0~10 .lut_mask = 64'hEAFFFFFFEAFFEAFF;
defparam \VGA|always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N36
cyclonev_lcell_comb \VGA|always0~24 (
// Equation(s):
// \VGA|always0~24_combout  = ( \VGA|vga_horizontal|h_Count_Value [5] & ( \VGA|vga_horizontal|h_Count_Value [6] & ( \VGA|vga_horizontal|h_Count_Value [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(gnd),
	.datae(!\VGA|vga_horizontal|h_Count_Value [5]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~24 .extended_lut = "off";
defparam \VGA|always0~24 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|always0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N6
cyclonev_lcell_comb \VGA|always0~25 (
// Equation(s):
// \VGA|always0~25_combout  = ( \VGA|vga_horizontal|h_Count_Value [3] & ( !\VGA|vga_horizontal|h_Count_Value [8] & ( (!\VGA|vga_horizontal|h_Count_Value [6]) # ((!\VGA|vga_horizontal|h_Count_Value [5] & (!\VGA|vga_horizontal|h_Count_Value [4])) # 
// (\VGA|vga_horizontal|h_Count_Value [5] & ((!\VGA|vga_horizontal|h_Count_Value [7])))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [3] & ( !\VGA|vga_horizontal|h_Count_Value [8] & ( (!\VGA|vga_horizontal|h_Count_Value [6]) # 
// ((!\VGA|vga_horizontal|h_Count_Value [7]) # (!\VGA|vga_horizontal|h_Count_Value [5])) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [3]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~25 .extended_lut = "off";
defparam \VGA|always0~25 .lut_mask = 64'hFFFAEEFA00000000;
defparam \VGA|always0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N0
cyclonev_lcell_comb \VGA|always0~26 (
// Equation(s):
// \VGA|always0~26_combout  = ( \VGA|always0~24_combout  & ( \VGA|always0~25_combout  & ( (!\VGA|vga_horizontal|LessThan0~0_combout ) # ((!\VGA|vga_horizontal|h_Count_Value [9]) # ((\VGA|always0~19_combout  & !\VGA|vga_horizontal|h_Count_Value [7]))) ) ) ) # 
// ( !\VGA|always0~24_combout  & ( \VGA|always0~25_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [7]) # ((!\VGA|vga_horizontal|LessThan0~0_combout ) # (!\VGA|vga_horizontal|h_Count_Value [9])) ) ) ) # ( \VGA|always0~24_combout  & ( 
// !\VGA|always0~25_combout  ) ) # ( !\VGA|always0~24_combout  & ( !\VGA|always0~25_combout  ) )

	.dataa(!\VGA|always0~19_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datac(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(!\VGA|always0~24_combout ),
	.dataf(!\VGA|always0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~26 .extended_lut = "off";
defparam \VGA|always0~26 .lut_mask = 64'hFFFFFFFFFFFCFFF4;
defparam \VGA|always0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N48
cyclonev_lcell_comb \VGA|blue[0]~1 (
// Equation(s):
// \VGA|blue[0]~1_combout  = ( !\VGA|always0~26_combout  & ( (!\VGA|always0~4_combout  & (\VGA|LessThan9~0_combout  & (!\VGA|always0~15_combout  & \VGA|always0~10_combout ))) ) )

	.dataa(!\VGA|always0~4_combout ),
	.datab(!\VGA|LessThan9~0_combout ),
	.datac(!\VGA|always0~15_combout ),
	.datad(!\VGA|always0~10_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~1 .extended_lut = "off";
defparam \VGA|blue[0]~1 .lut_mask = 64'h0020002000000000;
defparam \VGA|blue[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N39
cyclonev_lcell_comb \VGA|always0~11 (
// Equation(s):
// \VGA|always0~11_combout  = ( !\VGA|always0~10_combout  & ( (\VGA|LessThan9~0_combout  & !\VGA|always0~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|LessThan9~0_combout ),
	.datad(!\VGA|always0~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~11 .extended_lut = "off";
defparam \VGA|always0~11 .lut_mask = 64'h0F000F0000000000;
defparam \VGA|always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \move~input (
	.i(move),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\move~input_o ));
// synopsys translate_off
defparam \move~input .bus_hold = "false";
defparam \move~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \move~inputCLKENA0 (
	.inclk(\move~input_o ),
	.ena(vcc),
	.outclk(\move~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \move~inputCLKENA0 .clock_type = "global clock";
defparam \move~inputCLKENA0 .disable_mode = "low";
defparam \move~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \move~inputCLKENA0 .ena_register_power_up = "high";
defparam \move~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X28_Y57_N1
dffeas \cont|temp[3] (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[3] .is_wysiwyg = "true";
defparam \cont|temp[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y57_N10
dffeas \cont|temp[2]~DUPLICATE (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cont|temp[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N0
cyclonev_lcell_comb \cont|temp~0 (
// Equation(s):
// \cont|temp~0_combout  = ( \cont|temp[2]~DUPLICATE_q  & ( !\cont|temp [3] $ (((!\cont|temp [1]) # (!\cont|temp[0]~DUPLICATE_q ))) ) ) # ( !\cont|temp[2]~DUPLICATE_q  & ( (\cont|temp [3] & ((\cont|temp[0]~DUPLICATE_q ) # (\cont|temp [1]))) ) )

	.dataa(gnd),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp[0]~DUPLICATE_q ),
	.datad(!\cont|temp [3]),
	.datae(gnd),
	.dataf(!\cont|temp[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|temp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|temp~0 .extended_lut = "off";
defparam \cont|temp~0 .lut_mask = 64'h003F003F03FC03FC;
defparam \cont|temp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N2
dffeas \cont|temp[3]~DUPLICATE (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cont|temp[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y57_N49
dffeas \cont|temp[0] (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[0] .is_wysiwyg = "true";
defparam \cont|temp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y57_N16
dffeas \cont|temp[1]~DUPLICATE (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cont|temp[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N48
cyclonev_lcell_comb \cont|temp~3 (
// Equation(s):
// \cont|temp~3_combout  = ( \cont|temp[1]~DUPLICATE_q  & ( !\cont|temp [0] ) ) # ( !\cont|temp[1]~DUPLICATE_q  & ( (!\cont|temp [0] & ((!\cont|temp[3]~DUPLICATE_q ) # (\cont|temp [2]))) ) )

	.dataa(gnd),
	.datab(!\cont|temp [2]),
	.datac(!\cont|temp[3]~DUPLICATE_q ),
	.datad(!\cont|temp [0]),
	.datae(gnd),
	.dataf(!\cont|temp[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|temp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|temp~3 .extended_lut = "off";
defparam \cont|temp~3 .lut_mask = 64'hF300F300FF00FF00;
defparam \cont|temp~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N50
dffeas \cont|temp[0]~DUPLICATE (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cont|temp[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N15
cyclonev_lcell_comb \cont|temp[1]~2 (
// Equation(s):
// \cont|temp[1]~2_combout  = ( \cont|temp[0]~DUPLICATE_q  & ( !\cont|temp [1] ) ) # ( !\cont|temp[0]~DUPLICATE_q  & ( \cont|temp [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cont|temp [1]),
	.datae(gnd),
	.dataf(!\cont|temp[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|temp[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|temp[1]~2 .extended_lut = "off";
defparam \cont|temp[1]~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cont|temp[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N17
dffeas \cont|temp[1] (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[1] .is_wysiwyg = "true";
defparam \cont|temp[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N9
cyclonev_lcell_comb \cont|temp[2]~1 (
// Equation(s):
// \cont|temp[2]~1_combout  = ( \cont|temp[0]~DUPLICATE_q  & ( !\cont|temp [1] $ (!\cont|temp [2]) ) ) # ( !\cont|temp[0]~DUPLICATE_q  & ( \cont|temp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cont|temp[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cont|temp[2]~1 .extended_lut = "off";
defparam \cont|temp[2]~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \cont|temp[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N11
dffeas \cont|temp[2] (
	.clk(\move~inputCLKENA0_outclk ),
	.d(\cont|temp[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cont|temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cont|temp[2] .is_wysiwyg = "true";
defparam \cont|temp[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \select~inputCLKENA0 (
	.inclk(\select~input_o ),
	.ena(vcc),
	.outclk(\select~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \select~inputCLKENA0 .clock_type = "global clock";
defparam \select~inputCLKENA0 .disable_mode = "low";
defparam \select~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \select~inputCLKENA0 .ena_register_power_up = "high";
defparam \select~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N12
cyclonev_lcell_comb \sel|X~0 (
// Equation(s):
// \sel|X~0_combout  = !\sel|X~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sel|X~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sel|X~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sel|X~0 .extended_lut = "off";
defparam \sel|X~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \sel|X~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y59_N13
dffeas \sel|X (
	.clk(\select~inputCLKENA0_outclk ),
	.d(\sel|X~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sel|X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sel|X .is_wysiwyg = "true";
defparam \sel|X .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N36
cyclonev_lcell_comb \sel|O~0 (
// Equation(s):
// \sel|O~0_combout  = !\sel|O~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sel|O~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sel|O~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sel|O~0 .extended_lut = "off";
defparam \sel|O~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \sel|O~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N37
dffeas \sel|O (
	.clk(\select~inputCLKENA0_outclk ),
	.d(\sel|O~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sel|O~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sel|O .is_wysiwyg = "true";
defparam \sel|O .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N54
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~6 (
// Equation(s):
// \JUEGO|pd2|Decoder0~6_combout  = ( !\cont|temp[0]~DUPLICATE_q  & ( (\cont|temp [1] & (!\cont|temp[3]~DUPLICATE_q  & !\cont|temp[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp[3]~DUPLICATE_q ),
	.datad(!\cont|temp[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~6 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~6 .lut_mask = 64'h3000300000000000;
defparam \JUEGO|pd2|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N36
cyclonev_lcell_comb \JUEGO|pd1|out_en[7]~3 (
// Equation(s):
// \JUEGO|pd1|out_en[7]~3_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( \cont|temp [1] & ( (\cont|temp [2] & (\sel|O~q  & (!\cont|temp [3] & \cont|temp [0]))) ) ) )

	.dataa(!\cont|temp [2]),
	.datab(!\sel|O~q ),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [0]),
	.datae(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[7]~3 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[7]~3 .lut_mask = 64'h0000000000000010;
defparam \JUEGO|pd1|out_en[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N3
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~7 (
// Equation(s):
// \JUEGO|pd2|Decoder0~7_combout  = ( !\cont|temp [3] & ( (\cont|temp[0]~DUPLICATE_q  & (\cont|temp [1] & \cont|temp[2]~DUPLICATE_q )) ) )

	.dataa(!\cont|temp[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~7 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~7 .lut_mask = 64'h0005000500000000;
defparam \JUEGO|pd2|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N24
cyclonev_lcell_comb \JUEGO|pd1|out_en[8]~2 (
// Equation(s):
// \JUEGO|pd1|out_en[8]~2_combout  = ( \cont|temp [3] & ( !\cont|temp [2] & ( (\sel|O~q  & (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & (!\cont|temp[0]~DUPLICATE_q  & !\cont|temp [1]))) ) ) )

	.dataa(!\sel|O~q ),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datac(!\cont|temp[0]~DUPLICATE_q ),
	.datad(!\cont|temp [1]),
	.datae(!\cont|temp [3]),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[8]~2 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[8]~2 .lut_mask = 64'h0000100000000000;
defparam \JUEGO|pd1|out_en[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N33
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos9[0]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos9[0]~1_combout  = !\JUEGO|pd1|out_en[8]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|pd1|out_en[8]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos9[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos9[0]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos9[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \JUEGO|position_reg_unit|pos9[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N38
dffeas \sel|O~DUPLICATE (
	.clk(\select~inputCLKENA0_outclk ),
	.d(\sel|O~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sel|O~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sel|O~DUPLICATE .is_wysiwyg = "true";
defparam \sel|O~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N57
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~4 (
// Equation(s):
// \JUEGO|pd2|Decoder0~4_combout  = ( !\cont|temp[3]~DUPLICATE_q  & ( (\cont|temp[1]~DUPLICATE_q  & \cont|temp[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cont|temp[1]~DUPLICATE_q ),
	.datad(!\cont|temp[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~4 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~4 .lut_mask = 64'h000F000F00000000;
defparam \JUEGO|pd2|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N36
cyclonev_lcell_comb \JUEGO|pd1|out_en[3]~7 (
// Equation(s):
// \JUEGO|pd1|out_en[3]~7_combout  = ( \cont|temp[0]~DUPLICATE_q  & ( !\cont|temp[3]~DUPLICATE_q  & ( (\sel|O~q  & (\cont|temp[1]~DUPLICATE_q  & (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & !\cont|temp[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\sel|O~q ),
	.datab(!\cont|temp[1]~DUPLICATE_q ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datad(!\cont|temp[2]~DUPLICATE_q ),
	.datae(!\cont|temp[0]~DUPLICATE_q ),
	.dataf(!\cont|temp[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[3]~7 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[3]~7 .lut_mask = 64'h0000010000000000;
defparam \JUEGO|pd1|out_en[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N18
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos1[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos1[1]~0_combout  = ( \sel|O~DUPLICATE_q  & ( (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & !\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ) ) ) # ( !\sel|O~DUPLICATE_q  & ( 
// !\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  ) )

	.dataa(gnd),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datac(gnd),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datae(gnd),
	.dataf(!\sel|O~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos1[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos1[1]~0 .lut_mask = 64'hCCCCCCCCCC00CC00;
defparam \JUEGO|position_reg_unit|pos1[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N6
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~9 (
// Equation(s):
// \JUEGO|pd2|Decoder0~9_combout  = ( !\cont|temp [3] & ( (\cont|temp [0] & (\cont|temp [1] & !\cont|temp[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~9 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~9 .lut_mask = 64'h0300030000000000;
defparam \JUEGO|pd2|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N24
cyclonev_lcell_comb \JUEGO|pd1|out_en[0]~1 (
// Equation(s):
// \JUEGO|pd1|out_en[0]~1_combout  = ( \sel|O~DUPLICATE_q  & ( !\cont|temp [3] & ( (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & (!\cont|temp[2]~DUPLICATE_q  & (!\cont|temp[0]~DUPLICATE_q  & !\cont|temp[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datab(!\cont|temp[2]~DUPLICATE_q ),
	.datac(!\cont|temp[0]~DUPLICATE_q ),
	.datad(!\cont|temp[1]~DUPLICATE_q ),
	.datae(!\sel|O~DUPLICATE_q ),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[0]~1 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[0]~1 .lut_mask = 64'h0000400000000000;
defparam \JUEGO|pd1|out_en[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N6
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~8 (
// Equation(s):
// \JUEGO|pd2|Decoder0~8_combout  = ( !\cont|temp [2] & ( (!\cont|temp[3]~DUPLICATE_q  & (!\cont|temp [1] & !\cont|temp[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cont|temp[3]~DUPLICATE_q ),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~8 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~8 .lut_mask = 64'hC000C00000000000;
defparam \JUEGO|pd2|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N6
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos1[1]~1 (
// Equation(s):
// \JUEGO|position_reg_unit|pos1[1]~1_combout  = ( \JUEGO|pd2|Decoder0~8_combout  & ( \JUEGO|imd_unit|illegal_move~6_combout  & ( (!\JUEGO|imd_unit|illegal_move~1_combout  & (!\JUEGO|imd_unit|illegal_move~0_combout  & (!\JUEGO|imd_unit|illegal_move~2_combout 
//  & !\JUEGO|position_reg_unit|pos1[1]~0_combout ))) ) ) )

	.dataa(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datab(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datac(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datad(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datae(!\JUEGO|pd2|Decoder0~8_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos1[1]~1 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos1[1]~1 .lut_mask = 64'h0000000000008000;
defparam \JUEGO|position_reg_unit|pos1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N38
dffeas \JUEGO|position_reg_unit|pos1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[0]~1_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos1[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos1[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N12
cyclonev_lcell_comb \JUEGO|pd2|out_en[0]~0 (
// Equation(s):
// \JUEGO|pd2|out_en[0]~0_combout  = ( !\cont|temp [1] & ( (!\cont|temp[3]~DUPLICATE_q  & (!\cont|temp [0] & (!\cont|temp[2]~DUPLICATE_q  & \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) ) )

	.dataa(!\cont|temp[3]~DUPLICATE_q ),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp[2]~DUPLICATE_q ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(gnd),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|out_en[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|out_en[0]~0 .extended_lut = "off";
defparam \JUEGO|pd2|out_en[0]~0 .lut_mask = 64'h0080008000000000;
defparam \JUEGO|pd2|out_en[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N35
dffeas \JUEGO|position_reg_unit|pos1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd2|out_en[0]~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos1[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos1[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N3
cyclonev_lcell_comb \JUEGO|nsd_unit|temp1 (
// Equation(s):
// \JUEGO|nsd_unit|temp1~combout  = ( !\JUEGO|position_reg_unit|pos1 [0] & ( !\JUEGO|position_reg_unit|pos1 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|position_reg_unit|pos1 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp1 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp1 .lut_mask = 64'hFF00FF0000000000;
defparam \JUEGO|nsd_unit|temp1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N3
cyclonev_lcell_comb \JUEGO|pd1|out_en[1]~5 (
// Equation(s):
// \JUEGO|pd1|out_en[1]~5_combout  = ( !\cont|temp [1] & ( \sel|O~q  & ( (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & (!\cont|temp [2] & (\cont|temp [0] & !\cont|temp [3]))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datab(!\cont|temp [2]),
	.datac(!\cont|temp [0]),
	.datad(!\cont|temp [3]),
	.datae(!\cont|temp [1]),
	.dataf(!\sel|O~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[1]~5 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[1]~5 .lut_mask = 64'h0000000004000000;
defparam \JUEGO|pd1|out_en[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N48
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos2[1]~feeder (
// Equation(s):
// \JUEGO|position_reg_unit|pos2[1]~feeder_combout  = ( \JUEGO|pd1|out_en[1]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|pd1|out_en[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[1]~feeder .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \JUEGO|position_reg_unit|pos2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N51
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~5 (
// Equation(s):
// \JUEGO|pd2|Decoder0~5_combout  = ( !\cont|temp [2] & ( (\cont|temp[0]~DUPLICATE_q  & (!\cont|temp [1] & !\cont|temp[3]~DUPLICATE_q )) ) )

	.dataa(!\cont|temp[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~5 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~5 .lut_mask = 64'h5000500000000000;
defparam \JUEGO|pd2|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N3
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos2[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos2[1]~0_combout  = ( !\JUEGO|imd_unit|illegal_move~1_combout  & ( \JUEGO|imd_unit|illegal_move~6_combout  & ( (!\JUEGO|imd_unit|illegal_move~2_combout  & (!\JUEGO|position_reg_unit|pos1[1]~0_combout  & 
// (!\JUEGO|imd_unit|illegal_move~0_combout  & \JUEGO|pd2|Decoder0~5_combout ))) ) ) )

	.dataa(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datab(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datac(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datad(!\JUEGO|pd2|Decoder0~5_combout ),
	.datae(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos2[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos2[1]~0 .lut_mask = 64'h0000000000800000;
defparam \JUEGO|position_reg_unit|pos2[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y57_N50
dffeas \JUEGO|position_reg_unit|pos2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N54
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~3 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~3_combout  = ( \JUEGO|position_reg_unit|pos2 [0] & ( \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( (\JUEGO|pd2|Decoder0~5_combout  & ((\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) # (\sel|O~DUPLICATE_q 
// ))) ) ) ) # ( !\JUEGO|position_reg_unit|pos2 [0] & ( \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( (\JUEGO|position_reg_unit|pos2 [1] & (\JUEGO|pd2|Decoder0~5_combout  & ((\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) # 
// (\sel|O~DUPLICATE_q )))) ) ) ) # ( \JUEGO|position_reg_unit|pos2 [0] & ( !\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( (\JUEGO|pd2|Decoder0~5_combout  & \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) ) ) ) # ( 
// !\JUEGO|position_reg_unit|pos2 [0] & ( !\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( (\JUEGO|position_reg_unit|pos2 [1] & (\JUEGO|pd2|Decoder0~5_combout  & \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q )) ) ) )

	.dataa(!\sel|O~DUPLICATE_q ),
	.datab(!\JUEGO|position_reg_unit|pos2 [1]),
	.datac(!\JUEGO|pd2|Decoder0~5_combout ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\JUEGO|position_reg_unit|pos2 [0]),
	.dataf(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~3 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~3 .lut_mask = 64'h0003000F0103050F;
defparam \JUEGO|imd_unit|illegal_move~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N42
cyclonev_lcell_comb \JUEGO|pd2|out_en[6]~1 (
// Equation(s):
// \JUEGO|pd2|out_en[6]~1_combout  = ( !\cont|temp [3] & ( (\cont|temp [1] & (!\cont|temp[0]~DUPLICATE_q  & (\cont|temp [2] & \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\cont|temp[0]~DUPLICATE_q ),
	.datac(!\cont|temp [2]),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(gnd),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|out_en[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|out_en[6]~1 .extended_lut = "off";
defparam \JUEGO|pd2|out_en[6]~1 .lut_mask = 64'h0004000400000000;
defparam \JUEGO|pd2|out_en[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N42
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~0 (
// Equation(s):
// \JUEGO|pd2|Decoder0~0_combout  = ( \cont|temp [2] & ( (\cont|temp [1] & (!\cont|temp[0]~DUPLICATE_q  & !\cont|temp[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp[0]~DUPLICATE_q ),
	.datad(!\cont|temp[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~0 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~0 .lut_mask = 64'h0000000030003000;
defparam \JUEGO|pd2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N51
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos7[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos7[1]~0_combout  = ( \JUEGO|pd2|Decoder0~0_combout  & ( \JUEGO|imd_unit|illegal_move~6_combout  & ( (!\JUEGO|position_reg_unit|pos1[1]~0_combout  & (!\JUEGO|imd_unit|illegal_move~2_combout  & 
// (!\JUEGO|imd_unit|illegal_move~1_combout  & !\JUEGO|imd_unit|illegal_move~0_combout ))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datab(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datac(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datad(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datae(!\JUEGO|pd2|Decoder0~0_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos7[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos7[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos7[1]~0 .lut_mask = 64'h0000000000008000;
defparam \JUEGO|position_reg_unit|pos7[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y59_N5
dffeas \JUEGO|position_reg_unit|pos7[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd2|out_en[6]~1_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos7[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos7[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos7[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N12
cyclonev_lcell_comb \JUEGO|pd1|out_en[6]~0 (
// Equation(s):
// \JUEGO|pd1|out_en[6]~0_combout  = ( \cont|temp [1] & ( \sel|O~q  & ( (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & (!\cont|temp[3]~DUPLICATE_q  & (\cont|temp [2] & !\cont|temp[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datab(!\cont|temp[3]~DUPLICATE_q ),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp[0]~DUPLICATE_q ),
	.datae(!\cont|temp [1]),
	.dataf(!\sel|O~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[6]~0 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[6]~0 .lut_mask = 64'h0000000000000400;
defparam \JUEGO|pd1|out_en[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y59_N14
dffeas \JUEGO|position_reg_unit|pos7[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|pd1|out_en[6]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos7[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos7[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos7[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N30
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~5 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~5_combout  = ( \JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|pd2|Decoder0~0_combout  & ( ((\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & \sel|O~DUPLICATE_q )) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q 
// ) ) ) ) # ( !\JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|pd2|Decoder0~0_combout  & ( (\JUEGO|position_reg_unit|pos7 [0] & (((\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & \sel|O~DUPLICATE_q )) # 
// (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos7 [0]),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datac(!\sel|O~DUPLICATE_q ),
	.datad(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datae(!\JUEGO|position_reg_unit|pos7 [1]),
	.dataf(!\JUEGO|pd2|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~5 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~5 .lut_mask = 64'h00000000015503FF;
defparam \JUEGO|imd_unit|illegal_move~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N24
cyclonev_lcell_comb \JUEGO|pd1|out_en[2]~6 (
// Equation(s):
// \JUEGO|pd1|out_en[2]~6_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( \sel|O~q  & ( (\cont|temp [1] & (!\cont|temp [0] & (!\cont|temp [3] & !\cont|temp [2]))) ) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\cont|temp [0]),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.dataf(!\sel|O~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[2]~6 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[2]~6 .lut_mask = 64'h0000000000004000;
defparam \JUEGO|pd1|out_en[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N27
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos3[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos3[1]~0_combout  = ( \JUEGO|imd_unit|illegal_move~6_combout  & ( !\JUEGO|imd_unit|illegal_move~1_combout  & ( (!\JUEGO|imd_unit|illegal_move~2_combout  & (!\JUEGO|imd_unit|illegal_move~0_combout  & 
// (!\JUEGO|position_reg_unit|pos1[1]~0_combout  & \JUEGO|pd2|Decoder0~6_combout ))) ) ) )

	.dataa(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datab(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datad(!\JUEGO|pd2|Decoder0~6_combout ),
	.datae(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos3[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos3[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos3[1]~0 .lut_mask = 64'h0000008000000000;
defparam \JUEGO|position_reg_unit|pos3[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y58_N41
dffeas \JUEGO|position_reg_unit|pos3[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[2]~6_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos3[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos3[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N6
cyclonev_lcell_comb \JUEGO|pd2|out_en[2]~5 (
// Equation(s):
// \JUEGO|pd2|out_en[2]~5_combout  = ( !\cont|temp [0] & ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( (!\cont|temp [3] & (!\cont|temp [2] & \cont|temp [1])) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\cont|temp [2]),
	.datac(!\cont|temp [1]),
	.datad(gnd),
	.datae(!\cont|temp [0]),
	.dataf(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|out_en[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|out_en[2]~5 .extended_lut = "off";
defparam \JUEGO|pd2|out_en[2]~5 .lut_mask = 64'h0000000008080000;
defparam \JUEGO|pd2|out_en[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y58_N59
dffeas \JUEGO|position_reg_unit|pos3[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd2|out_en[2]~5_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos3[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos3[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos3[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N18
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~4 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~4_combout  = ( \sel|O~DUPLICATE_q  & ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( (\JUEGO|pd2|Decoder0~6_combout  & ((\JUEGO|position_reg_unit|pos3 [0]) # (\JUEGO|position_reg_unit|pos3 [1]))) ) ) ) # ( 
// !\sel|O~DUPLICATE_q  & ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( (\JUEGO|pd2|Decoder0~6_combout  & ((\JUEGO|position_reg_unit|pos3 [0]) # (\JUEGO|position_reg_unit|pos3 [1]))) ) ) ) # ( \sel|O~DUPLICATE_q  & ( 
// !\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & (\JUEGO|pd2|Decoder0~6_combout  & ((\JUEGO|position_reg_unit|pos3 [0]) # (\JUEGO|position_reg_unit|pos3 [1])))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datab(!\JUEGO|position_reg_unit|pos3 [1]),
	.datac(!\JUEGO|pd2|Decoder0~6_combout ),
	.datad(!\JUEGO|position_reg_unit|pos3 [0]),
	.datae(!\sel|O~DUPLICATE_q ),
	.dataf(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~4 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~4 .lut_mask = 64'h00000105030F030F;
defparam \JUEGO|imd_unit|illegal_move~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N42
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~6 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~6_combout  = ( \JUEGO|pd2|out_en[0]~0_combout  & ( !\JUEGO|imd_unit|illegal_move~4_combout  & ( (\JUEGO|nsd_unit|temp1~combout  & (!\JUEGO|imd_unit|illegal_move~3_combout  & !\JUEGO|imd_unit|illegal_move~5_combout )) ) ) ) # ( 
// !\JUEGO|pd2|out_en[0]~0_combout  & ( !\JUEGO|imd_unit|illegal_move~4_combout  & ( (!\JUEGO|imd_unit|illegal_move~3_combout  & (!\JUEGO|imd_unit|illegal_move~5_combout  & ((!\JUEGO|pd1|out_en[0]~1_combout ) # (\JUEGO|nsd_unit|temp1~combout )))) ) ) )

	.dataa(!\JUEGO|pd1|out_en[0]~1_combout ),
	.datab(!\JUEGO|nsd_unit|temp1~combout ),
	.datac(!\JUEGO|imd_unit|illegal_move~3_combout ),
	.datad(!\JUEGO|imd_unit|illegal_move~5_combout ),
	.datae(!\JUEGO|pd2|out_en[0]~0_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~6 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~6 .lut_mask = 64'hB000300000000000;
defparam \JUEGO|imd_unit|illegal_move~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N3
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos4[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos4[1]~0_combout  = ( \JUEGO|pd2|Decoder0~9_combout  & ( \JUEGO|imd_unit|illegal_move~6_combout  & ( (!\JUEGO|imd_unit|illegal_move~1_combout  & (!\JUEGO|imd_unit|illegal_move~0_combout  & 
// (!\JUEGO|position_reg_unit|pos1[1]~0_combout  & !\JUEGO|imd_unit|illegal_move~2_combout ))) ) ) )

	.dataa(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datab(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datad(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datae(!\JUEGO|pd2|Decoder0~9_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos4[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos4[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos4[1]~0 .lut_mask = 64'h0000000000008000;
defparam \JUEGO|position_reg_unit|pos4[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y59_N38
dffeas \JUEGO|position_reg_unit|pos4[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|pd1|out_en[3]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos4[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos4[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos4[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N54
cyclonev_lcell_comb \JUEGO|pd2|out_en[3]~6 (
// Equation(s):
// \JUEGO|pd2|out_en[3]~6_combout  = ( !\cont|temp[3]~DUPLICATE_q  & ( (\cont|temp [1] & (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (!\cont|temp [2] & \cont|temp[0]~DUPLICATE_q ))) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|out_en[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|out_en[3]~6 .extended_lut = "off";
defparam \JUEGO|pd2|out_en[3]~6 .lut_mask = 64'h0010001000000000;
defparam \JUEGO|pd2|out_en[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y59_N56
dffeas \JUEGO|position_reg_unit|pos4[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|pd2|out_en[3]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos4[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos4[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos4[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N24
cyclonev_lcell_comb \JUEGO|pd2|out_en[7]~2 (
// Equation(s):
// \JUEGO|pd2|out_en[7]~2_combout  = ( !\cont|temp [3] & ( (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & (\cont|temp [1] & (\cont|temp [2] & \cont|temp[0]~DUPLICATE_q ))) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|out_en[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|out_en[7]~2 .extended_lut = "off";
defparam \JUEGO|pd2|out_en[7]~2 .lut_mask = 64'h0001000100000000;
defparam \JUEGO|pd2|out_en[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y57_N26
dffeas \JUEGO|position_reg_unit|pos8[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|pd2|out_en[7]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos8[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos8[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos8[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N48
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~8 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~8_combout  = ( \cont|temp[2]~DUPLICATE_q  & ( (!\JUEGO|position_reg_unit|pos8 [1] & !\JUEGO|position_reg_unit|pos8 [0]) ) ) # ( !\cont|temp[2]~DUPLICATE_q  & ( (!\JUEGO|position_reg_unit|pos4 [1] & 
// !\JUEGO|position_reg_unit|pos4 [0]) ) )

	.dataa(!\JUEGO|position_reg_unit|pos4 [1]),
	.datab(!\JUEGO|position_reg_unit|pos8 [1]),
	.datac(!\JUEGO|position_reg_unit|pos4 [0]),
	.datad(!\JUEGO|position_reg_unit|pos8 [0]),
	.datae(gnd),
	.dataf(!\cont|temp[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~8 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~8 .lut_mask = 64'hA0A0A0A0CC00CC00;
defparam \JUEGO|imd_unit|illegal_move~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N33
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~2 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~2_combout  = ( !\JUEGO|imd_unit|illegal_move~8_combout  & ( (\JUEGO|pd2|Decoder0~4_combout  & (((\sel|O~DUPLICATE_q  & \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q )) # 
// (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) ) )

	.dataa(!\sel|O~DUPLICATE_q ),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|pd2|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|imd_unit|illegal_move~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~2 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~2 .lut_mask = 64'h001F001F00000000;
defparam \JUEGO|imd_unit|illegal_move~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N57
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~1 (
// Equation(s):
// \JUEGO|pd2|Decoder0~1_combout  = ( \cont|temp [3] & ( (!\cont|temp [1] & (!\cont|temp [0] & !\cont|temp[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp [0]),
	.datad(!\cont|temp[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~1 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~1 .lut_mask = 64'h00000000C000C000;
defparam \JUEGO|pd2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N0
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos9[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos9[1]~0_combout  = ( \JUEGO|pd2|Decoder0~1_combout  & ( \JUEGO|imd_unit|illegal_move~6_combout  & ( (!\JUEGO|imd_unit|illegal_move~1_combout  & (!\JUEGO|imd_unit|illegal_move~0_combout  & (!\JUEGO|imd_unit|illegal_move~2_combout 
//  & !\JUEGO|position_reg_unit|pos1[1]~0_combout ))) ) ) )

	.dataa(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datab(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datac(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datad(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datae(!\JUEGO|pd2|Decoder0~1_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos9[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos9[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos9[1]~0 .lut_mask = 64'h0000000000008000;
defparam \JUEGO|position_reg_unit|pos9[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y57_N35
dffeas \JUEGO|position_reg_unit|pos9[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos9[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos9[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos9 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos9[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos9[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y57_N41
dffeas \JUEGO|position_reg_unit|pos9[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[8]~2_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos9[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos9 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos9[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos9[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N24
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~0 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~0_combout  = ( \JUEGO|pd2|Decoder0~1_combout  & ( \JUEGO|position_reg_unit|pos9 [1] & ( ((\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & \sel|O~DUPLICATE_q )) # (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q 
// ) ) ) ) # ( \JUEGO|pd2|Decoder0~1_combout  & ( !\JUEGO|position_reg_unit|pos9 [1] & ( (\JUEGO|position_reg_unit|pos9 [0] & (((\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & \sel|O~DUPLICATE_q )) # 
// (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ))) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datac(!\JUEGO|position_reg_unit|pos9 [0]),
	.datad(!\sel|O~DUPLICATE_q ),
	.datae(!\JUEGO|pd2|Decoder0~1_combout ),
	.dataf(!\JUEGO|position_reg_unit|pos9 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~0 .lut_mask = 64'h0000050700005577;
defparam \JUEGO|imd_unit|illegal_move~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N42
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos8[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos8[1]~0_combout  = ( \JUEGO|imd_unit|illegal_move~6_combout  & ( !\JUEGO|imd_unit|illegal_move~2_combout  & ( (\JUEGO|pd2|Decoder0~7_combout  & (!\JUEGO|imd_unit|illegal_move~0_combout  & (!\JUEGO|imd_unit|illegal_move~1_combout 
//  & !\JUEGO|position_reg_unit|pos1[1]~0_combout ))) ) ) )

	.dataa(!\JUEGO|pd2|Decoder0~7_combout ),
	.datab(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datac(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datad(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datae(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos8[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos8[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos8[1]~0 .lut_mask = 64'h0000400000000000;
defparam \JUEGO|position_reg_unit|pos8[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y56_N38
dffeas \JUEGO|position_reg_unit|pos8[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|pd1|out_en[7]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos8[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos8[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos8[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N45
cyclonev_lcell_comb \JUEGO|nsd_unit|temp8 (
// Equation(s):
// \JUEGO|nsd_unit|temp8~combout  = ( !\JUEGO|position_reg_unit|pos8 [0] & ( !\JUEGO|position_reg_unit|pos8 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|position_reg_unit|pos8 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp8 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp8 .lut_mask = 64'hFF00FF0000000000;
defparam \JUEGO|nsd_unit|temp8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N51
cyclonev_lcell_comb \JUEGO|nsd_unit|temp4 (
// Equation(s):
// \JUEGO|nsd_unit|temp4~combout  = (!\JUEGO|position_reg_unit|pos4 [1] & !\JUEGO|position_reg_unit|pos4 [0])

	.dataa(!\JUEGO|position_reg_unit|pos4 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|position_reg_unit|pos4 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp4 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp4 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \JUEGO|nsd_unit|temp4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N54
cyclonev_lcell_comb \JUEGO|imd_unit|temp7~0 (
// Equation(s):
// \JUEGO|imd_unit|temp7~0_combout  = ( \JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|position_reg_unit|pos7 [0] & ( (\cont|temp [1] & (!\cont|temp[0]~DUPLICATE_q  & (\cont|temp [2] & !\cont|temp [3]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos7 [1] & ( 
// \JUEGO|position_reg_unit|pos7 [0] & ( (\cont|temp [1] & (!\cont|temp[0]~DUPLICATE_q  & (\cont|temp [2] & !\cont|temp [3]))) ) ) ) # ( \JUEGO|position_reg_unit|pos7 [1] & ( !\JUEGO|position_reg_unit|pos7 [0] & ( (\cont|temp [1] & 
// (!\cont|temp[0]~DUPLICATE_q  & (\cont|temp [2] & !\cont|temp [3]))) ) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\cont|temp[0]~DUPLICATE_q ),
	.datac(!\cont|temp [2]),
	.datad(!\cont|temp [3]),
	.datae(!\JUEGO|position_reg_unit|pos7 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos7 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp7~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp7~0 .lut_mask = 64'h0000040004000400;
defparam \JUEGO|imd_unit|temp7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N36
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~1 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~1_combout  = ( \JUEGO|pd2|Decoder0~4_combout  & ( !\JUEGO|imd_unit|temp7~0_combout  & ( (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ((!\cont|temp [2] & ((\JUEGO|nsd_unit|temp4~combout ))) # (\cont|temp 
// [2] & (\JUEGO|nsd_unit|temp8~combout )))) ) ) ) # ( !\JUEGO|pd2|Decoder0~4_combout  & ( !\JUEGO|imd_unit|temp7~0_combout  & ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  ) ) )

	.dataa(!\JUEGO|nsd_unit|temp8~combout ),
	.datab(!\cont|temp [2]),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|nsd_unit|temp4~combout ),
	.datae(!\JUEGO|pd2|Decoder0~4_combout ),
	.dataf(!\JUEGO|imd_unit|temp7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~1 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~1 .lut_mask = 64'h0F0F010D00000000;
defparam \JUEGO|tic_tac_toe_controller|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N51
cyclonev_lcell_comb \JUEGO|nsd_unit|temp3 (
// Equation(s):
// \JUEGO|nsd_unit|temp3~combout  = ( !\JUEGO|position_reg_unit|pos3 [1] & ( !\JUEGO|position_reg_unit|pos3 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|position_reg_unit|pos3 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|temp3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|temp3 .extended_lut = "off";
defparam \JUEGO|nsd_unit|temp3 .lut_mask = 64'hFFFF000000000000;
defparam \JUEGO|nsd_unit|temp3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N0
cyclonev_lcell_comb \JUEGO|imd_unit|temp9~0 (
// Equation(s):
// \JUEGO|imd_unit|temp9~0_combout  = ( !\cont|temp[0]~DUPLICATE_q  & ( \JUEGO|position_reg_unit|pos9 [0] & ( (!\cont|temp[2]~DUPLICATE_q  & (!\cont|temp [1] & \cont|temp[3]~DUPLICATE_q )) ) ) ) # ( !\cont|temp[0]~DUPLICATE_q  & ( 
// !\JUEGO|position_reg_unit|pos9 [0] & ( (\JUEGO|position_reg_unit|pos9 [1] & (!\cont|temp[2]~DUPLICATE_q  & (!\cont|temp [1] & \cont|temp[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos9 [1]),
	.datab(!\cont|temp[2]~DUPLICATE_q ),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp[3]~DUPLICATE_q ),
	.datae(!\cont|temp[0]~DUPLICATE_q ),
	.dataf(!\JUEGO|position_reg_unit|pos9 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp9~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp9~0 .lut_mask = 64'h0040000000C00000;
defparam \JUEGO|imd_unit|temp9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N42
cyclonev_lcell_comb \JUEGO|imd_unit|temp2~0 (
// Equation(s):
// \JUEGO|imd_unit|temp2~0_combout  = ( \JUEGO|position_reg_unit|pos2 [1] & ( !\cont|temp [2] & ( (!\cont|temp [1] & (\cont|temp[0]~DUPLICATE_q  & !\cont|temp[3]~DUPLICATE_q )) ) ) ) # ( !\JUEGO|position_reg_unit|pos2 [1] & ( !\cont|temp [2] & ( (!\cont|temp 
// [1] & (\cont|temp[0]~DUPLICATE_q  & (\JUEGO|position_reg_unit|pos2 [0] & !\cont|temp[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\cont|temp[0]~DUPLICATE_q ),
	.datac(!\JUEGO|position_reg_unit|pos2 [0]),
	.datad(!\cont|temp[3]~DUPLICATE_q ),
	.datae(!\JUEGO|position_reg_unit|pos2 [1]),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp2~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp2~0 .lut_mask = 64'h0200220000000000;
defparam \JUEGO|imd_unit|temp2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N21
cyclonev_lcell_comb \JUEGO|pd2|out_en[4]~3 (
// Equation(s):
// \JUEGO|pd2|out_en[4]~3_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( (!\cont|temp [1] & (!\cont|temp[0]~DUPLICATE_q  & (!\cont|temp [3] & \cont|temp [2]))) ) )

	.dataa(!\cont|temp [1]),
	.datab(!\cont|temp[0]~DUPLICATE_q ),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|out_en[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|out_en[4]~3 .extended_lut = "off";
defparam \JUEGO|pd2|out_en[4]~3 .lut_mask = 64'h0000008000000080;
defparam \JUEGO|pd2|out_en[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N45
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~2 (
// Equation(s):
// \JUEGO|pd2|Decoder0~2_combout  = ( !\cont|temp[0]~DUPLICATE_q  & ( (!\cont|temp[3]~DUPLICATE_q  & (!\cont|temp [1] & \cont|temp [2])) ) )

	.dataa(!\cont|temp[3]~DUPLICATE_q ),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cont|temp[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~2 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~2 .lut_mask = 64'h0808080800000000;
defparam \JUEGO|pd2|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N9
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos5[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos5[1]~0_combout  = ( \JUEGO|pd2|Decoder0~2_combout  & ( \JUEGO|imd_unit|illegal_move~6_combout  & ( (!\JUEGO|imd_unit|illegal_move~1_combout  & (!\JUEGO|imd_unit|illegal_move~0_combout  & 
// (!\JUEGO|position_reg_unit|pos1[1]~0_combout  & !\JUEGO|imd_unit|illegal_move~2_combout ))) ) ) )

	.dataa(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datab(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datad(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datae(!\JUEGO|pd2|Decoder0~2_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos5[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos5[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos5[1]~0 .lut_mask = 64'h0000000000008000;
defparam \JUEGO|position_reg_unit|pos5[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y57_N47
dffeas \JUEGO|position_reg_unit|pos5[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd2|out_en[4]~3_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos5[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos5[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos5[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N39
cyclonev_lcell_comb \JUEGO|imd_unit|temp5~0 (
// Equation(s):
// \JUEGO|imd_unit|temp5~0_combout  = ( \JUEGO|position_reg_unit|pos5 [1] & ( \cont|temp [2] & ( (!\cont|temp [3] & (!\cont|temp [1] & !\cont|temp[0]~DUPLICATE_q )) ) ) ) # ( !\JUEGO|position_reg_unit|pos5 [1] & ( \cont|temp [2] & ( (!\cont|temp [3] & 
// (\JUEGO|position_reg_unit|pos5 [0] & (!\cont|temp [1] & !\cont|temp[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\JUEGO|position_reg_unit|pos5 [0]),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp[0]~DUPLICATE_q ),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp5~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp5~0 .lut_mask = 64'h000000002000A000;
defparam \JUEGO|imd_unit|temp5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N42
cyclonev_lcell_comb \JUEGO|pd2|out_en[5]~7 (
// Equation(s):
// \JUEGO|pd2|out_en[5]~7_combout  = ( \cont|temp [0] & ( (!\cont|temp [3] & (!\cont|temp [1] & (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & \cont|temp [2]))) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\cont|temp [1]),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|out_en[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|out_en[5]~7 .extended_lut = "off";
defparam \JUEGO|pd2|out_en[5]~7 .lut_mask = 64'h0000000000080008;
defparam \JUEGO|pd2|out_en[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N30
cyclonev_lcell_comb \JUEGO|pd2|Decoder0~3 (
// Equation(s):
// \JUEGO|pd2|Decoder0~3_combout  = ( \cont|temp [2] & ( (!\cont|temp [1] & (\cont|temp[0]~DUPLICATE_q  & !\cont|temp[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp[0]~DUPLICATE_q ),
	.datad(!\cont|temp[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|Decoder0~3 .extended_lut = "off";
defparam \JUEGO|pd2|Decoder0~3 .lut_mask = 64'h000000000C000C00;
defparam \JUEGO|pd2|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N48
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos6[1]~0 (
// Equation(s):
// \JUEGO|position_reg_unit|pos6[1]~0_combout  = ( \JUEGO|pd2|Decoder0~3_combout  & ( \JUEGO|imd_unit|illegal_move~6_combout  & ( (!\JUEGO|position_reg_unit|pos1[1]~0_combout  & (!\JUEGO|imd_unit|illegal_move~2_combout  & 
// (!\JUEGO|imd_unit|illegal_move~0_combout  & !\JUEGO|imd_unit|illegal_move~1_combout ))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos1[1]~0_combout ),
	.datab(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.datac(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datad(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datae(!\JUEGO|pd2|Decoder0~3_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos6[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos6[1]~0 .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos6[1]~0 .lut_mask = 64'h0000000000008000;
defparam \JUEGO|position_reg_unit|pos6[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y59_N44
dffeas \JUEGO|position_reg_unit|pos6[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|pd2|out_en[5]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos6[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos6[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos6[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N24
cyclonev_lcell_comb \JUEGO|pd1|out_en[5]~8 (
// Equation(s):
// \JUEGO|pd1|out_en[5]~8_combout  = ( \cont|temp [2] & ( \cont|temp [0] & ( (!\cont|temp [3] & (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & (\sel|O~q  & !\cont|temp [1]))) ) ) )

	.dataa(!\cont|temp [3]),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datac(!\sel|O~q ),
	.datad(!\cont|temp [1]),
	.datae(!\cont|temp [2]),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[5]~8 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[5]~8 .lut_mask = 64'h0000000000000200;
defparam \JUEGO|pd1|out_en[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y59_N26
dffeas \JUEGO|position_reg_unit|pos6[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|pd1|out_en[5]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos6[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos6[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos6[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N30
cyclonev_lcell_comb \JUEGO|imd_unit|temp6~0 (
// Equation(s):
// \JUEGO|imd_unit|temp6~0_combout  = ( \JUEGO|position_reg_unit|pos6 [1] & ( \cont|temp[0]~DUPLICATE_q  & ( (!\cont|temp [1] & (!\cont|temp [3] & \cont|temp [2])) ) ) ) # ( !\JUEGO|position_reg_unit|pos6 [1] & ( \cont|temp[0]~DUPLICATE_q  & ( 
// (\JUEGO|position_reg_unit|pos6 [0] & (!\cont|temp [1] & (!\cont|temp [3] & \cont|temp [2]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\cont|temp [1]),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [2]),
	.datae(!\JUEGO|position_reg_unit|pos6 [1]),
	.dataf(!\cont|temp[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|temp6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|temp6~0 .extended_lut = "off";
defparam \JUEGO|imd_unit|temp6~0 .lut_mask = 64'h00000000004000C0;
defparam \JUEGO|imd_unit|temp6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N24
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~0_combout  = ( !\JUEGO|imd_unit|temp5~0_combout  & ( !\JUEGO|imd_unit|temp6~0_combout  & ( (!\JUEGO|imd_unit|temp9~0_combout  & (!\JUEGO|imd_unit|temp2~0_combout  & ((!\JUEGO|pd2|Decoder0~8_combout ) # 
// (\JUEGO|nsd_unit|temp1~combout )))) ) ) )

	.dataa(!\JUEGO|nsd_unit|temp1~combout ),
	.datab(!\JUEGO|pd2|Decoder0~8_combout ),
	.datac(!\JUEGO|imd_unit|temp9~0_combout ),
	.datad(!\JUEGO|imd_unit|temp2~0_combout ),
	.datae(!\JUEGO|imd_unit|temp5~0_combout ),
	.dataf(!\JUEGO|imd_unit|temp6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~0 .lut_mask = 64'hD000000000000000;
defparam \JUEGO|tic_tac_toe_controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N12
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector2~2 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector2~2_combout  = ( \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( (!\sel|O~q ) # ((\JUEGO|tic_tac_toe_controller|Selector2~1_combout  & 
// ((!\JUEGO|pd2|Decoder0~6_combout ) # (\JUEGO|nsd_unit|temp3~combout )))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( \JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( (\JUEGO|tic_tac_toe_controller|Selector2~1_combout  & 
// ((!\JUEGO|pd2|Decoder0~6_combout ) # (\JUEGO|nsd_unit|temp3~combout ))) ) ) ) # ( \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & ( !\JUEGO|tic_tac_toe_controller|Selector2~0_combout  & ( !\sel|O~q  ) ) )

	.dataa(!\JUEGO|pd2|Decoder0~6_combout ),
	.datab(!\sel|O~q ),
	.datac(!\JUEGO|tic_tac_toe_controller|Selector2~1_combout ),
	.datad(!\JUEGO|nsd_unit|temp3~combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.dataf(!\JUEGO|tic_tac_toe_controller|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector2~2 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector2~2 .lut_mask = 64'h0000CCCC0A0FCECF;
defparam \JUEGO|tic_tac_toe_controller|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N14
dffeas \JUEGO|tic_tac_toe_controller|current_state.COMPUTER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|tic_tac_toe_controller|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|current_state.COMPUTER .is_wysiwyg = "true";
defparam \JUEGO|tic_tac_toe_controller|current_state.COMPUTER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N27
cyclonev_lcell_comb \JUEGO|pd1|out_en[4]~4 (
// Equation(s):
// \JUEGO|pd1|out_en[4]~4_combout  = ( \cont|temp [2] & ( !\cont|temp [3] & ( (\sel|O~q  & (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  & (!\cont|temp [1] & !\cont|temp[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\sel|O~q ),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datac(!\cont|temp [1]),
	.datad(!\cont|temp[0]~DUPLICATE_q ),
	.datae(!\cont|temp [2]),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd1|out_en[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd1|out_en[4]~4 .extended_lut = "off";
defparam \JUEGO|pd1|out_en[4]~4 .lut_mask = 64'h0000100000000000;
defparam \JUEGO|pd1|out_en[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y57_N50
dffeas \JUEGO|position_reg_unit|pos5[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\JUEGO|pd1|out_en[4]~4_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\JUEGO|position_reg_unit|pos5[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos5[1] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos5[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N39
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~7 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~7_combout  = ( \JUEGO|pd2|Decoder0~2_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & ((!\JUEGO|pd2|Decoder0~3_combout ) # ((!\JUEGO|position_reg_unit|pos6 [0] & !\JUEGO|position_reg_unit|pos6 [1])))) ) ) # ( 
// !\JUEGO|pd2|Decoder0~2_combout  & ( (!\JUEGO|pd2|Decoder0~3_combout ) # ((!\JUEGO|position_reg_unit|pos6 [0] & !\JUEGO|position_reg_unit|pos6 [1])) ) )

	.dataa(!\JUEGO|position_reg_unit|pos5 [0]),
	.datab(!\JUEGO|position_reg_unit|pos6 [0]),
	.datac(!\JUEGO|pd2|Decoder0~3_combout ),
	.datad(!\JUEGO|position_reg_unit|pos6 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|pd2|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~7 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~7 .lut_mask = 64'hFCF0FCF0A8A0A8A0;
defparam \JUEGO|imd_unit|illegal_move~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N51
cyclonev_lcell_comb \JUEGO|imd_unit|illegal_move~1 (
// Equation(s):
// \JUEGO|imd_unit|illegal_move~1_combout  = ( \sel|O~DUPLICATE_q  & ( \JUEGO|imd_unit|illegal_move~7_combout  & ( (\JUEGO|position_reg_unit|pos5 [1] & (\JUEGO|pd2|Decoder0~2_combout  & ((\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) # 
// (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q )))) ) ) ) # ( !\sel|O~DUPLICATE_q  & ( \JUEGO|imd_unit|illegal_move~7_combout  & ( (\JUEGO|position_reg_unit|pos5 [1] & (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & 
// \JUEGO|pd2|Decoder0~2_combout )) ) ) ) # ( \sel|O~DUPLICATE_q  & ( !\JUEGO|imd_unit|illegal_move~7_combout  & ( (\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) # (\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ) ) ) ) # ( 
// !\sel|O~DUPLICATE_q  & ( !\JUEGO|imd_unit|illegal_move~7_combout  & ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos5 [1]),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datad(!\JUEGO|pd2|Decoder0~2_combout ),
	.datae(!\sel|O~DUPLICATE_q ),
	.dataf(!\JUEGO|imd_unit|illegal_move~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|imd_unit|illegal_move~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|imd_unit|illegal_move~1 .extended_lut = "off";
defparam \JUEGO|imd_unit|illegal_move~1 .lut_mask = 64'h0F0F3F3F00050015;
defparam \JUEGO|imd_unit|illegal_move~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N33
cyclonev_lcell_comb \JUEGO|win_detect_unit|u6|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u6|winner~combout  = ( \JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos9 [0] & ( (\JUEGO|position_reg_unit|pos6 [0] & (\JUEGO|position_reg_unit|pos3 [0] & (\JUEGO|position_reg_unit|pos3 [1] & 
// \JUEGO|position_reg_unit|pos6 [1]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos9 [0] & ( (\JUEGO|position_reg_unit|pos6 [0] & (\JUEGO|position_reg_unit|pos3 [0] & (!\JUEGO|position_reg_unit|pos3 [1] & 
// !\JUEGO|position_reg_unit|pos6 [1]))) ) ) ) # ( \JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos9 [0] & ( (!\JUEGO|position_reg_unit|pos6 [0] & (!\JUEGO|position_reg_unit|pos3 [0] & (\JUEGO|position_reg_unit|pos3 [1] & 
// \JUEGO|position_reg_unit|pos6 [1]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\JUEGO|position_reg_unit|pos3 [0]),
	.datac(!\JUEGO|position_reg_unit|pos3 [1]),
	.datad(!\JUEGO|position_reg_unit|pos6 [1]),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u6|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u6|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u6|winner .lut_mask = 64'h0000000810000001;
defparam \JUEGO|win_detect_unit|u6|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N30
cyclonev_lcell_comb \JUEGO|win_detect_unit|u8|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u8|winner~combout  = ( \JUEGO|position_reg_unit|pos5 [1] & ( \JUEGO|position_reg_unit|pos5 [0] & ( (\JUEGO|position_reg_unit|pos6 [0] & (\JUEGO|position_reg_unit|pos3 [0] & (\JUEGO|position_reg_unit|pos6 [1] & 
// \JUEGO|position_reg_unit|pos3 [1]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos5 [1] & ( \JUEGO|position_reg_unit|pos5 [0] & ( (\JUEGO|position_reg_unit|pos6 [0] & (\JUEGO|position_reg_unit|pos3 [0] & (!\JUEGO|position_reg_unit|pos6 [1] & 
// !\JUEGO|position_reg_unit|pos3 [1]))) ) ) ) # ( \JUEGO|position_reg_unit|pos5 [1] & ( !\JUEGO|position_reg_unit|pos5 [0] & ( (!\JUEGO|position_reg_unit|pos6 [0] & (!\JUEGO|position_reg_unit|pos3 [0] & (\JUEGO|position_reg_unit|pos6 [1] & 
// \JUEGO|position_reg_unit|pos3 [1]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\JUEGO|position_reg_unit|pos3 [0]),
	.datac(!\JUEGO|position_reg_unit|pos6 [1]),
	.datad(!\JUEGO|position_reg_unit|pos3 [1]),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos5 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u8|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u8|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u8|winner .lut_mask = 64'h0000000810000001;
defparam \JUEGO|win_detect_unit|u8|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N54
cyclonev_lcell_comb \JUEGO|win_detect_unit|u2|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u2|winner~combout  = ( \JUEGO|position_reg_unit|pos5 [1] & ( \JUEGO|position_reg_unit|pos4 [0] & ( (\JUEGO|position_reg_unit|pos6 [0] & (\JUEGO|position_reg_unit|pos4 [1] & (\JUEGO|position_reg_unit|pos6 [1] & 
// \JUEGO|position_reg_unit|pos5 [0]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos5 [1] & ( \JUEGO|position_reg_unit|pos4 [0] & ( (\JUEGO|position_reg_unit|pos6 [0] & (!\JUEGO|position_reg_unit|pos4 [1] & (!\JUEGO|position_reg_unit|pos6 [1] & 
// \JUEGO|position_reg_unit|pos5 [0]))) ) ) ) # ( \JUEGO|position_reg_unit|pos5 [1] & ( !\JUEGO|position_reg_unit|pos4 [0] & ( (!\JUEGO|position_reg_unit|pos6 [0] & (\JUEGO|position_reg_unit|pos4 [1] & (\JUEGO|position_reg_unit|pos6 [1] & 
// !\JUEGO|position_reg_unit|pos5 [0]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\JUEGO|position_reg_unit|pos4 [1]),
	.datac(!\JUEGO|position_reg_unit|pos6 [1]),
	.datad(!\JUEGO|position_reg_unit|pos5 [0]),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos4 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u2|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u2|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u2|winner .lut_mask = 64'h0000020000400001;
defparam \JUEGO|win_detect_unit|u2|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N54
cyclonev_lcell_comb \JUEGO|win_detect_unit|u5|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u5|winner~combout  = ( \JUEGO|position_reg_unit|pos2 [0] & ( \JUEGO|position_reg_unit|pos2 [1] & ( (\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos8 [0] & (\JUEGO|position_reg_unit|pos5 [1] & 
// \JUEGO|position_reg_unit|pos8 [1]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos2 [0] & ( \JUEGO|position_reg_unit|pos2 [1] & ( (!\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos8 [0] & (\JUEGO|position_reg_unit|pos5 [1] & 
// \JUEGO|position_reg_unit|pos8 [1]))) ) ) ) # ( \JUEGO|position_reg_unit|pos2 [0] & ( !\JUEGO|position_reg_unit|pos2 [1] & ( (\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos8 [0] & (!\JUEGO|position_reg_unit|pos5 [1] & 
// !\JUEGO|position_reg_unit|pos8 [1]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos5 [0]),
	.datab(!\JUEGO|position_reg_unit|pos8 [0]),
	.datac(!\JUEGO|position_reg_unit|pos5 [1]),
	.datad(!\JUEGO|position_reg_unit|pos8 [1]),
	.datae(!\JUEGO|position_reg_unit|pos2 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u5|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u5|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u5|winner .lut_mask = 64'h0000100000080001;
defparam \JUEGO|win_detect_unit|u5|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N6
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos8 [1] & ( (\JUEGO|position_reg_unit|pos7 [1] & ((!\JUEGO|position_reg_unit|pos9 [0] & (!\JUEGO|position_reg_unit|pos8 [0] & !\JUEGO|position_reg_unit|pos7 [0])) # 
// (\JUEGO|position_reg_unit|pos9 [0] & (\JUEGO|position_reg_unit|pos8 [0] & \JUEGO|position_reg_unit|pos7 [0])))) ) ) ) # ( !\JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos8 [1] & ( (\JUEGO|position_reg_unit|pos9 [0] & 
// (\JUEGO|position_reg_unit|pos8 [0] & (!\JUEGO|position_reg_unit|pos7 [1] & \JUEGO|position_reg_unit|pos7 [0]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos9 [0]),
	.datab(!\JUEGO|position_reg_unit|pos8 [0]),
	.datac(!\JUEGO|position_reg_unit|pos7 [1]),
	.datad(!\JUEGO|position_reg_unit|pos7 [0]),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos8 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0010000000000801;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N15
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector6~1 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector6~1_combout  = ( !\Equal0~0_combout  & ( (!\JUEGO|win_detect_unit|u6|winner~combout  & (!\JUEGO|win_detect_unit|u8|winner~combout  & (!\JUEGO|win_detect_unit|u2|winner~combout  & 
// !\JUEGO|win_detect_unit|u5|winner~combout ))) ) )

	.dataa(!\JUEGO|win_detect_unit|u6|winner~combout ),
	.datab(!\JUEGO|win_detect_unit|u8|winner~combout ),
	.datac(!\JUEGO|win_detect_unit|u2|winner~combout ),
	.datad(!\JUEGO|win_detect_unit|u5|winner~combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector6~1 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector6~1 .lut_mask = 64'h8000800000000000;
defparam \JUEGO|tic_tac_toe_controller|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N45
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector6~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector6~0_combout  = ( \sel|O~q  & ( \JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|tic_tac_toe_controller|current_state.COMPUTER~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sel|O~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector6~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector6~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \JUEGO|tic_tac_toe_controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N42
cyclonev_lcell_comb \JUEGO|nsd_unit|no_space~0 (
// Equation(s):
// \JUEGO|nsd_unit|no_space~0_combout  = ( \JUEGO|position_reg_unit|pos5 [1] & ( \JUEGO|position_reg_unit|pos6 [1] & ( (\JUEGO|position_reg_unit|pos7 [1]) # (\JUEGO|position_reg_unit|pos7 [0]) ) ) ) # ( !\JUEGO|position_reg_unit|pos5 [1] & ( 
// \JUEGO|position_reg_unit|pos6 [1] & ( (\JUEGO|position_reg_unit|pos5 [0] & ((\JUEGO|position_reg_unit|pos7 [1]) # (\JUEGO|position_reg_unit|pos7 [0]))) ) ) ) # ( \JUEGO|position_reg_unit|pos5 [1] & ( !\JUEGO|position_reg_unit|pos6 [1] & ( 
// (\JUEGO|position_reg_unit|pos6 [0] & ((\JUEGO|position_reg_unit|pos7 [1]) # (\JUEGO|position_reg_unit|pos7 [0]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos5 [1] & ( !\JUEGO|position_reg_unit|pos6 [1] & ( (\JUEGO|position_reg_unit|pos6 [0] & 
// (\JUEGO|position_reg_unit|pos5 [0] & ((\JUEGO|position_reg_unit|pos7 [1]) # (\JUEGO|position_reg_unit|pos7 [0])))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\JUEGO|position_reg_unit|pos5 [0]),
	.datac(!\JUEGO|position_reg_unit|pos7 [0]),
	.datad(!\JUEGO|position_reg_unit|pos7 [1]),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos6 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|no_space~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|no_space~0 .extended_lut = "off";
defparam \JUEGO|nsd_unit|no_space~0 .lut_mask = 64'h0111055503330FFF;
defparam \JUEGO|nsd_unit|no_space~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N9
cyclonev_lcell_comb \JUEGO|win_detect_unit|u1|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u1|winner~combout  = ( \JUEGO|position_reg_unit|pos3 [1] & ( \JUEGO|position_reg_unit|pos3 [0] & ( (\JUEGO|position_reg_unit|pos1 [1] & (\JUEGO|position_reg_unit|pos2 [0] & (\JUEGO|position_reg_unit|pos2 [1] & 
// \JUEGO|position_reg_unit|pos1 [0]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 [1] & ( \JUEGO|position_reg_unit|pos3 [0] & ( (!\JUEGO|position_reg_unit|pos1 [1] & (\JUEGO|position_reg_unit|pos2 [0] & (!\JUEGO|position_reg_unit|pos2 [1] & 
// \JUEGO|position_reg_unit|pos1 [0]))) ) ) ) # ( \JUEGO|position_reg_unit|pos3 [1] & ( !\JUEGO|position_reg_unit|pos3 [0] & ( (\JUEGO|position_reg_unit|pos1 [1] & (!\JUEGO|position_reg_unit|pos2 [0] & (\JUEGO|position_reg_unit|pos2 [1] & 
// !\JUEGO|position_reg_unit|pos1 [0]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos1 [1]),
	.datab(!\JUEGO|position_reg_unit|pos2 [0]),
	.datac(!\JUEGO|position_reg_unit|pos2 [1]),
	.datad(!\JUEGO|position_reg_unit|pos1 [0]),
	.datae(!\JUEGO|position_reg_unit|pos3 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u1|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u1|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u1|winner .lut_mask = 64'h0000040000200001;
defparam \JUEGO|win_detect_unit|u1|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N48
cyclonev_lcell_comb \JUEGO|win_detect_unit|u4|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u4|winner~combout  = ( \JUEGO|position_reg_unit|pos1 [1] & ( \JUEGO|position_reg_unit|pos4 [0] & ( (\JUEGO|position_reg_unit|pos7 [0] & (\JUEGO|position_reg_unit|pos4 [1] & (\JUEGO|position_reg_unit|pos1 [0] & 
// \JUEGO|position_reg_unit|pos7 [1]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos1 [1] & ( \JUEGO|position_reg_unit|pos4 [0] & ( (\JUEGO|position_reg_unit|pos7 [0] & (!\JUEGO|position_reg_unit|pos4 [1] & (\JUEGO|position_reg_unit|pos1 [0] & 
// !\JUEGO|position_reg_unit|pos7 [1]))) ) ) ) # ( \JUEGO|position_reg_unit|pos1 [1] & ( !\JUEGO|position_reg_unit|pos4 [0] & ( (!\JUEGO|position_reg_unit|pos7 [0] & (\JUEGO|position_reg_unit|pos4 [1] & (!\JUEGO|position_reg_unit|pos1 [0] & 
// \JUEGO|position_reg_unit|pos7 [1]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos7 [0]),
	.datab(!\JUEGO|position_reg_unit|pos4 [1]),
	.datac(!\JUEGO|position_reg_unit|pos1 [0]),
	.datad(!\JUEGO|position_reg_unit|pos7 [1]),
	.datae(!\JUEGO|position_reg_unit|pos1 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos4 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u4|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u4|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u4|winner .lut_mask = 64'h0000002004000001;
defparam \JUEGO|win_detect_unit|u4|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N15
cyclonev_lcell_comb \JUEGO|win_detect_unit|u7|winner (
// Equation(s):
// \JUEGO|win_detect_unit|u7|winner~combout  = ( \JUEGO|position_reg_unit|pos5 [1] & ( \JUEGO|position_reg_unit|pos9 [1] & ( (\JUEGO|position_reg_unit|pos1 [1] & ((!\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos9 [0] & 
// !\JUEGO|position_reg_unit|pos1 [0])) # (\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos9 [0] & \JUEGO|position_reg_unit|pos1 [0])))) ) ) ) # ( !\JUEGO|position_reg_unit|pos5 [1] & ( !\JUEGO|position_reg_unit|pos9 [1] & ( 
// (!\JUEGO|position_reg_unit|pos1 [1] & (\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos9 [0] & \JUEGO|position_reg_unit|pos1 [0]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos1 [1]),
	.datab(!\JUEGO|position_reg_unit|pos5 [0]),
	.datac(!\JUEGO|position_reg_unit|pos9 [0]),
	.datad(!\JUEGO|position_reg_unit|pos1 [0]),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|win_detect_unit|u7|winner~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|win_detect_unit|u7|winner .extended_lut = "off";
defparam \JUEGO|win_detect_unit|u7|winner .lut_mask = 64'h0002000000004001;
defparam \JUEGO|win_detect_unit|u7|winner .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N21
cyclonev_lcell_comb \JUEGO|nsd_unit|no_space~1 (
// Equation(s):
// \JUEGO|nsd_unit|no_space~1_combout  = ( \JUEGO|position_reg_unit|pos3 [1] & ( \JUEGO|position_reg_unit|pos3 [0] & ( (!\JUEGO|position_reg_unit|pos1 [1] & (\JUEGO|position_reg_unit|pos1 [0] & ((\JUEGO|position_reg_unit|pos2 [1]) # 
// (\JUEGO|position_reg_unit|pos2 [0])))) # (\JUEGO|position_reg_unit|pos1 [1] & (((\JUEGO|position_reg_unit|pos2 [1])) # (\JUEGO|position_reg_unit|pos2 [0]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 [1] & ( \JUEGO|position_reg_unit|pos3 [0] & ( 
// (!\JUEGO|position_reg_unit|pos1 [1] & (\JUEGO|position_reg_unit|pos1 [0] & ((\JUEGO|position_reg_unit|pos2 [1]) # (\JUEGO|position_reg_unit|pos2 [0])))) # (\JUEGO|position_reg_unit|pos1 [1] & (((\JUEGO|position_reg_unit|pos2 [1])) # 
// (\JUEGO|position_reg_unit|pos2 [0]))) ) ) ) # ( \JUEGO|position_reg_unit|pos3 [1] & ( !\JUEGO|position_reg_unit|pos3 [0] & ( (!\JUEGO|position_reg_unit|pos1 [1] & (\JUEGO|position_reg_unit|pos1 [0] & ((\JUEGO|position_reg_unit|pos2 [1]) # 
// (\JUEGO|position_reg_unit|pos2 [0])))) # (\JUEGO|position_reg_unit|pos1 [1] & (((\JUEGO|position_reg_unit|pos2 [1])) # (\JUEGO|position_reg_unit|pos2 [0]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos1 [1]),
	.datab(!\JUEGO|position_reg_unit|pos2 [0]),
	.datac(!\JUEGO|position_reg_unit|pos2 [1]),
	.datad(!\JUEGO|position_reg_unit|pos1 [0]),
	.datae(!\JUEGO|position_reg_unit|pos3 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|no_space~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|no_space~1 .extended_lut = "off";
defparam \JUEGO|nsd_unit|no_space~1 .lut_mask = 64'h0000153F153F153F;
defparam \JUEGO|nsd_unit|no_space~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N21
cyclonev_lcell_comb \JUEGO|nsd_unit|no_space~2 (
// Equation(s):
// \JUEGO|nsd_unit|no_space~2_combout  = ( \JUEGO|position_reg_unit|pos4 [1] & ( \JUEGO|position_reg_unit|pos8 [0] & ( (\JUEGO|position_reg_unit|pos9 [1]) # (\JUEGO|position_reg_unit|pos9 [0]) ) ) ) # ( !\JUEGO|position_reg_unit|pos4 [1] & ( 
// \JUEGO|position_reg_unit|pos8 [0] & ( (\JUEGO|position_reg_unit|pos4 [0] & ((\JUEGO|position_reg_unit|pos9 [1]) # (\JUEGO|position_reg_unit|pos9 [0]))) ) ) ) # ( \JUEGO|position_reg_unit|pos4 [1] & ( !\JUEGO|position_reg_unit|pos8 [0] & ( 
// (\JUEGO|position_reg_unit|pos8 [1] & ((\JUEGO|position_reg_unit|pos9 [1]) # (\JUEGO|position_reg_unit|pos9 [0]))) ) ) ) # ( !\JUEGO|position_reg_unit|pos4 [1] & ( !\JUEGO|position_reg_unit|pos8 [0] & ( (\JUEGO|position_reg_unit|pos8 [1] & 
// (\JUEGO|position_reg_unit|pos4 [0] & ((\JUEGO|position_reg_unit|pos9 [1]) # (\JUEGO|position_reg_unit|pos9 [0])))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos9 [0]),
	.datab(!\JUEGO|position_reg_unit|pos9 [1]),
	.datac(!\JUEGO|position_reg_unit|pos8 [1]),
	.datad(!\JUEGO|position_reg_unit|pos4 [0]),
	.datae(!\JUEGO|position_reg_unit|pos4 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|nsd_unit|no_space~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|nsd_unit|no_space~2 .extended_lut = "off";
defparam \JUEGO|nsd_unit|no_space~2 .lut_mask = 64'h0007070700777777;
defparam \JUEGO|nsd_unit|no_space~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N36
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector6~2 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector6~2_combout  = ( \JUEGO|nsd_unit|no_space~1_combout  & ( \JUEGO|nsd_unit|no_space~2_combout  & ( (!\JUEGO|nsd_unit|no_space~0_combout  & (!\JUEGO|win_detect_unit|u1|winner~combout  & 
// (!\JUEGO|win_detect_unit|u4|winner~combout  & !\JUEGO|win_detect_unit|u7|winner~combout ))) ) ) ) # ( !\JUEGO|nsd_unit|no_space~1_combout  & ( \JUEGO|nsd_unit|no_space~2_combout  & ( (!\JUEGO|win_detect_unit|u1|winner~combout  & 
// (!\JUEGO|win_detect_unit|u4|winner~combout  & !\JUEGO|win_detect_unit|u7|winner~combout )) ) ) ) # ( \JUEGO|nsd_unit|no_space~1_combout  & ( !\JUEGO|nsd_unit|no_space~2_combout  & ( (!\JUEGO|win_detect_unit|u1|winner~combout  & 
// (!\JUEGO|win_detect_unit|u4|winner~combout  & !\JUEGO|win_detect_unit|u7|winner~combout )) ) ) ) # ( !\JUEGO|nsd_unit|no_space~1_combout  & ( !\JUEGO|nsd_unit|no_space~2_combout  & ( (!\JUEGO|win_detect_unit|u1|winner~combout  & 
// (!\JUEGO|win_detect_unit|u4|winner~combout  & !\JUEGO|win_detect_unit|u7|winner~combout )) ) ) )

	.dataa(!\JUEGO|nsd_unit|no_space~0_combout ),
	.datab(!\JUEGO|win_detect_unit|u1|winner~combout ),
	.datac(!\JUEGO|win_detect_unit|u4|winner~combout ),
	.datad(!\JUEGO|win_detect_unit|u7|winner~combout ),
	.datae(!\JUEGO|nsd_unit|no_space~1_combout ),
	.dataf(!\JUEGO|nsd_unit|no_space~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector6~2 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector6~2 .lut_mask = 64'hC000C000C0008000;
defparam \JUEGO|tic_tac_toe_controller|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N18
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector6~3 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector6~3_combout  = ( \JUEGO|tic_tac_toe_controller|Selector6~2_combout  & ( \sel|X~q  & ( (!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q ) # ((\JUEGO|tic_tac_toe_controller|Selector6~1_combout  & 
// \JUEGO|tic_tac_toe_controller|Selector6~0_combout )) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector6~2_combout  & ( \sel|X~q  & ( !\JUEGO|tic_tac_toe_controller|current_state.IDLE~q  ) ) ) # ( \JUEGO|tic_tac_toe_controller|Selector6~2_combout  & ( 
// !\sel|X~q  & ( (!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q  & ((!\reset~input_o ) # ((\JUEGO|tic_tac_toe_controller|Selector6~1_combout  & \JUEGO|tic_tac_toe_controller|Selector6~0_combout )))) # 
// (\JUEGO|tic_tac_toe_controller|current_state.IDLE~q  & (\JUEGO|tic_tac_toe_controller|Selector6~1_combout  & ((\JUEGO|tic_tac_toe_controller|Selector6~0_combout )))) ) ) ) # ( !\JUEGO|tic_tac_toe_controller|Selector6~2_combout  & ( !\sel|X~q  & ( 
// (!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q  & !\reset~input_o ) ) ) )

	.dataa(!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q ),
	.datab(!\JUEGO|tic_tac_toe_controller|Selector6~1_combout ),
	.datac(!\reset~input_o ),
	.datad(!\JUEGO|tic_tac_toe_controller|Selector6~0_combout ),
	.datae(!\JUEGO|tic_tac_toe_controller|Selector6~2_combout ),
	.dataf(!\sel|X~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector6~3 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector6~3 .lut_mask = 64'hA0A0A0B3AAAAAABB;
defparam \JUEGO|tic_tac_toe_controller|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y59_N0
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector6~4 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector6~4_combout  = ( \JUEGO|imd_unit|illegal_move~2_combout  & ( \JUEGO|imd_unit|illegal_move~0_combout  & ( (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & !\JUEGO|tic_tac_toe_controller|Selector6~3_combout ) ) 
// ) ) # ( !\JUEGO|imd_unit|illegal_move~2_combout  & ( \JUEGO|imd_unit|illegal_move~0_combout  & ( (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & !\JUEGO|tic_tac_toe_controller|Selector6~3_combout ) ) ) ) # ( 
// \JUEGO|imd_unit|illegal_move~2_combout  & ( !\JUEGO|imd_unit|illegal_move~0_combout  & ( (!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & !\JUEGO|tic_tac_toe_controller|Selector6~3_combout ) ) ) ) # ( !\JUEGO|imd_unit|illegal_move~2_combout  & ( 
// !\JUEGO|imd_unit|illegal_move~0_combout  & ( (!\JUEGO|tic_tac_toe_controller|Selector6~3_combout  & ((!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ) # ((!\JUEGO|imd_unit|illegal_move~1_combout  & \JUEGO|imd_unit|illegal_move~6_combout )))) ) ) )

	.dataa(!\JUEGO|imd_unit|illegal_move~1_combout ),
	.datab(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datac(!\JUEGO|tic_tac_toe_controller|Selector6~3_combout ),
	.datad(!\JUEGO|imd_unit|illegal_move~6_combout ),
	.datae(!\JUEGO|imd_unit|illegal_move~2_combout ),
	.dataf(!\JUEGO|imd_unit|illegal_move~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector6~4 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector6~4 .lut_mask = 64'hC0E0C0C0C0C0C0C0;
defparam \JUEGO|tic_tac_toe_controller|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y59_N2
dffeas \JUEGO|tic_tac_toe_controller|current_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|tic_tac_toe_controller|Selector6~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|tic_tac_toe_controller|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|current_state.IDLE .is_wysiwyg = "true";
defparam \JUEGO|tic_tac_toe_controller|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N9
cyclonev_lcell_comb \JUEGO|tic_tac_toe_controller|Selector4~0 (
// Equation(s):
// \JUEGO|tic_tac_toe_controller|Selector4~0_combout  = ( !\JUEGO|tic_tac_toe_controller|current_state.IDLE~q  & ( (!\sel|X~q  & \reset~input_o ) ) )

	.dataa(!\sel|X~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\JUEGO|tic_tac_toe_controller|current_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|tic_tac_toe_controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|Selector4~0 .extended_lut = "off";
defparam \JUEGO|tic_tac_toe_controller|Selector4~0 .lut_mask = 64'h00AA00AA00000000;
defparam \JUEGO|tic_tac_toe_controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y59_N11
dffeas \JUEGO|tic_tac_toe_controller|current_state.PLAYER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|tic_tac_toe_controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|tic_tac_toe_controller|current_state.PLAYER .is_wysiwyg = "true";
defparam \JUEGO|tic_tac_toe_controller|current_state.PLAYER .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N18
cyclonev_lcell_comb \JUEGO|pd2|out_en[1]~4 (
// Equation(s):
// \JUEGO|pd2|out_en[1]~4_combout  = ( !\cont|temp [1] & ( \JUEGO|tic_tac_toe_controller|current_state.PLAYER~q  & ( (!\cont|temp [2] & (!\cont|temp [3] & \cont|temp [0])) ) ) )

	.dataa(gnd),
	.datab(!\cont|temp [2]),
	.datac(!\cont|temp [3]),
	.datad(!\cont|temp [0]),
	.datae(!\cont|temp [1]),
	.dataf(!\JUEGO|tic_tac_toe_controller|current_state.PLAYER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|pd2|out_en[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|pd2|out_en[1]~4 .extended_lut = "off";
defparam \JUEGO|pd2|out_en[1]~4 .lut_mask = 64'h0000000000C00000;
defparam \JUEGO|pd2|out_en[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N9
cyclonev_lcell_comb \JUEGO|position_reg_unit|pos2[0]~feeder (
// Equation(s):
// \JUEGO|position_reg_unit|pos2[0]~feeder_combout  = ( \JUEGO|pd2|out_en[1]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|pd2|out_en[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\JUEGO|position_reg_unit|pos2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[0]~feeder .extended_lut = "off";
defparam \JUEGO|position_reg_unit|pos2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \JUEGO|position_reg_unit|pos2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y57_N11
dffeas \JUEGO|position_reg_unit|pos2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\JUEGO|position_reg_unit|pos2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\JUEGO|position_reg_unit|pos2[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\JUEGO|position_reg_unit|pos2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \JUEGO|position_reg_unit|pos2[0] .is_wysiwyg = "true";
defparam \JUEGO|position_reg_unit|pos2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N36
cyclonev_lcell_comb \VGA|WideNor1~0 (
// Equation(s):
// \VGA|WideNor1~0_combout  = ( !\JUEGO|position_reg_unit|pos2 [0] & ( \JUEGO|position_reg_unit|pos2 [1] ) ) # ( \JUEGO|position_reg_unit|pos2 [0] & ( !\JUEGO|position_reg_unit|pos2 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|position_reg_unit|pos2 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor1~0 .extended_lut = "off";
defparam \VGA|WideNor1~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \VGA|WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N33
cyclonev_lcell_comb \VGA|WideNor2~0 (
// Equation(s):
// \VGA|WideNor2~0_combout  = ( !\JUEGO|position_reg_unit|pos3 [1] & ( \JUEGO|position_reg_unit|pos3 [0] ) ) # ( \JUEGO|position_reg_unit|pos3 [1] & ( !\JUEGO|position_reg_unit|pos3 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|position_reg_unit|pos3 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos3 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor2~0 .extended_lut = "off";
defparam \VGA|WideNor2~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \VGA|WideNor2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N54
cyclonev_lcell_comb \VGA|red[0]~9 (
// Equation(s):
// \VGA|red[0]~9_combout  = ( \VGA|WideNor1~0_combout  & ( \VGA|WideNor2~0_combout  & ( (\VGA|always0~27_combout  & (((!\VGA|always0~23_combout  & \VGA|always0~11_combout )) # (\VGA|blue[0]~1_combout ))) ) ) ) # ( !\VGA|WideNor1~0_combout  & ( 
// \VGA|WideNor2~0_combout  & ( (\VGA|always0~27_combout  & \VGA|blue[0]~1_combout ) ) ) ) # ( \VGA|WideNor1~0_combout  & ( !\VGA|WideNor2~0_combout  & ( (\VGA|always0~27_combout  & (!\VGA|always0~23_combout  & \VGA|always0~11_combout )) ) ) )

	.dataa(!\VGA|always0~27_combout ),
	.datab(!\VGA|always0~23_combout ),
	.datac(!\VGA|blue[0]~1_combout ),
	.datad(!\VGA|always0~11_combout ),
	.datae(!\VGA|WideNor1~0_combout ),
	.dataf(!\VGA|WideNor2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~9 .extended_lut = "off";
defparam \VGA|red[0]~9 .lut_mask = 64'h0000004405050545;
defparam \VGA|red[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y60_N54
cyclonev_lcell_comb \VGA|always0~30 (
// Equation(s):
// \VGA|always0~30_combout  = ( \VGA|vga_horizontal|h_Count_Value [1] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [5] & ((\VGA|vga_horizontal|h_Count_Value [4]) # (\VGA|vga_horizontal|h_Count_Value [2]))) ) ) ) # ( 
// !\VGA|vga_horizontal|h_Count_Value [1] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [5] & (((\VGA|vga_horizontal|h_Count_Value [0] & \VGA|vga_horizontal|h_Count_Value [2])) # (\VGA|vga_horizontal|h_Count_Value [4]))) ) 
// ) ) # ( \VGA|vga_horizontal|h_Count_Value [1] & ( !\VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [5] & \VGA|vga_horizontal|h_Count_Value [4]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [1] & ( 
// !\VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [5] & \VGA|vga_horizontal|h_Count_Value [4]) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [1]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~30 .extended_lut = "off";
defparam \VGA|always0~30 .lut_mask = 64'h0033003301330333;
defparam \VGA|always0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y60_N30
cyclonev_lcell_comb \VGA|always0~31 (
// Equation(s):
// \VGA|always0~31_combout  = ( \VGA|vga_horizontal|h_Count_Value [6] & ( \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [7] & !\VGA|vga_horizontal|h_Count_Value [8]) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [6] & ( 
// \VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value [8]) # (\VGA|vga_horizontal|h_Count_Value [7]) ) ) ) # ( \VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [3] & ( (\VGA|vga_horizontal|h_Count_Value 
// [7] & (!\VGA|vga_horizontal|h_Count_Value [8] & ((\VGA|vga_horizontal|h_Count_Value [4]) # (\VGA|vga_horizontal|h_Count_Value [5])))) ) ) ) # ( !\VGA|vga_horizontal|h_Count_Value [6] & ( !\VGA|vga_horizontal|h_Count_Value [3] & ( 
// ((\VGA|vga_horizontal|h_Count_Value [7] & ((\VGA|vga_horizontal|h_Count_Value [4]) # (\VGA|vga_horizontal|h_Count_Value [5])))) # (\VGA|vga_horizontal|h_Count_Value [8]) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datae(!\VGA|vga_horizontal|h_Count_Value [6]),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~31 .extended_lut = "off";
defparam \VGA|always0~31 .lut_mask = 64'h1F5F10505F5F5050;
defparam \VGA|always0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y60_N36
cyclonev_lcell_comb \VGA|always0~32 (
// Equation(s):
// \VGA|always0~32_combout  = ( \VGA|always0~30_combout  & ( \VGA|always0~31_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & (\VGA|vga_horizontal|LessThan0~0_combout  & \VGA|vga_horizontal|h_Count_Value [6])) ) ) ) # ( !\VGA|always0~30_combout  & ( 
// \VGA|always0~31_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & (\VGA|vga_horizontal|LessThan0~0_combout  & ((!\VGA|vga_horizontal|h_Count_Value [7]) # (\VGA|vga_horizontal|h_Count_Value [6])))) ) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datae(!\VGA|always0~30_combout ),
	.dataf(!\VGA|always0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~32 .extended_lut = "off";
defparam \VGA|always0~32 .lut_mask = 64'h0000000020220022;
defparam \VGA|always0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N30
cyclonev_lcell_comb \VGA|always0~36 (
// Equation(s):
// \VGA|always0~36_combout  = ( \VGA|always0~32_combout  & ( \VGA|always0~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~27_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~36 .extended_lut = "off";
defparam \VGA|always0~36 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|always0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N33
cyclonev_lcell_comb \VGA|blue[2]~0 (
// Equation(s):
// \VGA|blue[2]~0_combout  = ( \VGA|always0~4_combout  ) # ( !\VGA|always0~4_combout  & ( (!\VGA|LessThan9~0_combout ) # ((\VGA|always0~10_combout  & \VGA|always0~15_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~10_combout ),
	.datac(!\VGA|always0~15_combout ),
	.datad(!\VGA|LessThan9~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~0 .extended_lut = "off";
defparam \VGA|blue[2]~0 .lut_mask = 64'hFF03FF03FFFFFFFF;
defparam \VGA|blue[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N48
cyclonev_lcell_comb \VGA|always0~0 (
// Equation(s):
// \VGA|always0~0_combout  = ( !\VGA|vga_horizontal|h_Count_Value [3] & ( (!\VGA|vga_horizontal|h_Count_Value [4] & ((!\VGA|vga_horizontal|h_Count_Value [2]) # ((!\VGA|vga_horizontal|h_Count_Value [1] & !\VGA|vga_horizontal|h_Count_Value [0])))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~0 .extended_lut = "off";
defparam \VGA|always0~0 .lut_mask = 64'hE0C0E0C000000000;
defparam \VGA|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N48
cyclonev_lcell_comb \VGA|always0~1 (
// Equation(s):
// \VGA|always0~1_combout  = ( \VGA|vga_horizontal|h_Count_Value [6] & ( (\VGA|vga_horizontal|h_Count_Value [5] & !\VGA|vga_horizontal|h_Count_Value [7]) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~1 .extended_lut = "off";
defparam \VGA|always0~1 .lut_mask = 64'h0000000033003300;
defparam \VGA|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y60_N33
cyclonev_lcell_comb \VGA|always0~2 (
// Equation(s):
// \VGA|always0~2_combout  = ( \VGA|vga_horizontal|h_Count_Value [8] & ( !\VGA|vga_horizontal|h_Count_Value [7] ) ) # ( !\VGA|vga_horizontal|h_Count_Value [8] & ( (\VGA|vga_horizontal|h_Count_Value [7] & (((\VGA|vga_horizontal|h_Count_Value [4]) # 
// (\VGA|vga_horizontal|h_Count_Value [5])) # (\VGA|vga_horizontal|h_Count_Value [6]))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datab(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datac(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datad(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~2 .extended_lut = "off";
defparam \VGA|always0~2 .lut_mask = 64'h007F007FFF00FF00;
defparam \VGA|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y60_N54
cyclonev_lcell_comb \VGA|always0~3 (
// Equation(s):
// \VGA|always0~3_combout  = ( \VGA|always0~2_combout  & ( (!\VGA|vga_horizontal|h_Count_Value [9] & (\VGA|vga_horizontal|LessThan0~0_combout  & ((!\VGA|always0~1_combout ) # (\VGA|always0~0_combout )))) ) )

	.dataa(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datab(!\VGA|vga_horizontal|LessThan0~0_combout ),
	.datac(!\VGA|always0~0_combout ),
	.datad(!\VGA|always0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~3 .extended_lut = "off";
defparam \VGA|always0~3 .lut_mask = 64'h0000000022022202;
defparam \VGA|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N39
cyclonev_lcell_comb \VGA|always0~5 (
// Equation(s):
// \VGA|always0~5_combout  = ( \VGA|LessThan9~0_combout  & ( !\VGA|always0~4_combout  & ( \VGA|always0~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~3_combout ),
	.datad(gnd),
	.datae(!\VGA|LessThan9~0_combout ),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~5 .extended_lut = "off";
defparam \VGA|always0~5 .lut_mask = 64'h00000F0F00000000;
defparam \VGA|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N51
cyclonev_lcell_comb \VGA|LessThan21~0 (
// Equation(s):
// \VGA|LessThan21~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [7] & ( \VGA|vga_Vertical|v_Count_Value [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|vga_Vertical|v_Count_Value [7]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan21~0 .extended_lut = "off";
defparam \VGA|LessThan21~0 .lut_mask = 64'h000000000000FFFF;
defparam \VGA|LessThan21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N51
cyclonev_lcell_comb \VGA|LessThan25~0 (
// Equation(s):
// \VGA|LessThan25~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [0] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [4] & (!\VGA|vga_Vertical|v_Count_Value [2] & !\VGA|vga_Vertical|v_Count_Value [1]))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan25~0 .extended_lut = "off";
defparam \VGA|LessThan25~0 .lut_mask = 64'h8000800000000000;
defparam \VGA|LessThan25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N48
cyclonev_lcell_comb \VGA|LessThan25~1 (
// Equation(s):
// \VGA|LessThan25~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [9] & ( \VGA|LessThan25~0_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & ((!\VGA|LessThan21~0_combout ) # ((!\VGA|vga_Vertical|v_Count_Value [6] & !\VGA|vga_Vertical|v_Count_Value 
// [5])))) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( !\VGA|LessThan25~0_combout  & ( (\VGA|vga_Vertical|LessThan0~0_combout  & !\VGA|LessThan21~0_combout ) ) ) )

	.dataa(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datab(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|LessThan21~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [9]),
	.dataf(!\VGA|LessThan25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan25~1 .extended_lut = "off";
defparam \VGA|LessThan25~1 .lut_mask = 64'h5500000055400000;
defparam \VGA|LessThan25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N54
cyclonev_lcell_comb \VGA|LessThan21~1 (
// Equation(s):
// \VGA|LessThan21~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|vga_Vertical|v_Count_Value [3] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [8] & \VGA|vga_Vertical|v_Count_Value [6])) ) ) ) # ( 
// !\VGA|vga_Vertical|v_Count_Value [2] & ( \VGA|vga_Vertical|v_Count_Value [3] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [8] & \VGA|vga_Vertical|v_Count_Value [6])) ) ) ) # ( \VGA|vga_Vertical|v_Count_Value [2] & ( 
// !\VGA|vga_Vertical|v_Count_Value [3] & ( (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [8] & \VGA|vga_Vertical|v_Count_Value [6])) ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [2] & ( !\VGA|vga_Vertical|v_Count_Value [3] & ( 
// (\VGA|vga_Vertical|v_Count_Value [4] & (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|vga_Vertical|v_Count_Value [8] & \VGA|vga_Vertical|v_Count_Value [6]))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [2]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan21~1 .extended_lut = "off";
defparam \VGA|LessThan21~1 .lut_mask = 64'h0001000300030003;
defparam \VGA|LessThan21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N24
cyclonev_lcell_comb \VGA|always0~17 (
// Equation(s):
// \VGA|always0~17_combout  = ( \VGA|vga_Vertical|LessThan0~0_combout  & ( \VGA|LessThan21~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9]) # ((\VGA|LessThan20~0_combout  & \VGA|LessThan20~3_combout )) ) ) ) # ( \VGA|vga_Vertical|LessThan0~0_combout  & 
// ( !\VGA|LessThan21~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & (((\VGA|LessThan21~1_combout )))) # (\VGA|vga_Vertical|v_Count_Value [9] & (\VGA|LessThan20~0_combout  & ((\VGA|LessThan20~3_combout )))) ) ) )

	.dataa(!\VGA|LessThan20~0_combout ),
	.datab(!\VGA|LessThan21~1_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datad(!\VGA|LessThan20~3_combout ),
	.datae(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.dataf(!\VGA|LessThan21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~17 .extended_lut = "off";
defparam \VGA|always0~17 .lut_mask = 64'h000030350000F0F5;
defparam \VGA|always0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N54
cyclonev_lcell_comb \VGA|WideNor6~0 (
// Equation(s):
// \VGA|WideNor6~0_combout  = ( \JUEGO|position_reg_unit|pos7 [1] & ( !\JUEGO|position_reg_unit|pos7 [0] ) ) # ( !\JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|position_reg_unit|pos7 [0] ) )

	.dataa(!\JUEGO|position_reg_unit|pos7 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos7 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor6~0 .extended_lut = "off";
defparam \VGA|WideNor6~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \VGA|WideNor6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N3
cyclonev_lcell_comb \VGA|LessThan24~1 (
// Equation(s):
// \VGA|LessThan24~1_combout  = ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & ((!\VGA|vga_Vertical|v_Count_Value [1]) # (!\VGA|vga_Vertical|v_Count_Value [2]))) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan24~1 .extended_lut = "off";
defparam \VGA|LessThan24~1 .lut_mask = 64'hFA00FA0000000000;
defparam \VGA|LessThan24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N6
cyclonev_lcell_comb \VGA|always0~33 (
// Equation(s):
// \VGA|always0~33_combout  = ( \VGA|LessThan24~1_combout  & ( \VGA|LessThan24~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout ) ) ) ) # ( !\VGA|LessThan24~1_combout  & ( \VGA|LessThan24~0_combout  & ( 
// (!\VGA|vga_Vertical|v_Count_Value [9] & (\VGA|vga_Vertical|LessThan0~0_combout  & ((!\VGA|vga_Vertical|v_Count_Value [5]) # (!\VGA|vga_Vertical|v_Count_Value [8])))) ) ) ) # ( \VGA|LessThan24~1_combout  & ( !\VGA|LessThan24~0_combout  & ( 
// (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout ) ) ) ) # ( !\VGA|LessThan24~1_combout  & ( !\VGA|LessThan24~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & \VGA|vga_Vertical|LessThan0~0_combout ) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datae(!\VGA|LessThan24~1_combout ),
	.dataf(!\VGA|LessThan24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~33 .extended_lut = "off";
defparam \VGA|always0~33 .lut_mask = 64'h2222222222202222;
defparam \VGA|always0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N42
cyclonev_lcell_comb \VGA|red[0]~11 (
// Equation(s):
// \VGA|red[0]~11_combout  = ( \VGA|WideNor6~0_combout  & ( \VGA|always0~33_combout  & ( (\VGA|always0~3_combout  & (\VGA|always0~32_combout  & (!\VGA|LessThan25~1_combout  & \VGA|always0~17_combout ))) ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~32_combout ),
	.datac(!\VGA|LessThan25~1_combout ),
	.datad(!\VGA|always0~17_combout ),
	.datae(!\VGA|WideNor6~0_combout ),
	.dataf(!\VGA|always0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~11 .extended_lut = "off";
defparam \VGA|red[0]~11 .lut_mask = 64'h0000000000000010;
defparam \VGA|red[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N6
cyclonev_lcell_comb \VGA|LessThan7~0 (
// Equation(s):
// \VGA|LessThan7~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [7] & ( \VGA|vga_Vertical|v_Count_Value [6] & ( (((\VGA|vga_Vertical|v_Count_Value [4]) # (\VGA|vga_Vertical|v_Count_Value [3])) # (\VGA|vga_Vertical|v_Count_Value [2])) # 
// (\VGA|vga_Vertical|v_Count_Value [5]) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [7]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan7~0 .extended_lut = "off";
defparam \VGA|LessThan7~0 .lut_mask = 64'h0000000000007FFF;
defparam \VGA|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N45
cyclonev_lcell_comb \VGA|LessThan6~1 (
// Equation(s):
// \VGA|LessThan6~1_combout  = ( \VGA|vga_Vertical|v_Count_Value [6] & ( (\VGA|vga_Vertical|v_Count_Value [8] & ((\VGA|vga_Vertical|v_Count_Value [7]) # (\VGA|vga_Vertical|v_Count_Value [5]))) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [6] & ( 
// (\VGA|vga_Vertical|v_Count_Value [8] & \VGA|vga_Vertical|v_Count_Value [7]) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan6~1 .extended_lut = "off";
defparam \VGA|LessThan6~1 .lut_mask = 64'h000F000F050F050F;
defparam \VGA|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N30
cyclonev_lcell_comb \VGA|LessThan6~0 (
// Equation(s):
// \VGA|LessThan6~0_combout  = ( !\VGA|vga_Vertical|v_Count_Value [7] & ( !\VGA|vga_Vertical|v_Count_Value [4] & ( (!\VGA|vga_Vertical|v_Count_Value [3] & (!\VGA|vga_Vertical|v_Count_Value [2] & ((!\VGA|vga_Vertical|v_Count_Value [0]) # 
// (!\VGA|vga_Vertical|v_Count_Value [1])))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [7]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan6~0 .extended_lut = "off";
defparam \VGA|LessThan6~0 .lut_mask = 64'hC800000000000000;
defparam \VGA|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N12
cyclonev_lcell_comb \VGA|always0~16 (
// Equation(s):
// \VGA|always0~16_combout  = ( \VGA|LessThan6~1_combout  & ( \VGA|LessThan6~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & (\VGA|vga_Vertical|LessThan0~0_combout  & ((\VGA|LessThan7~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [8])))) ) ) ) # ( 
// !\VGA|LessThan6~1_combout  & ( \VGA|LessThan6~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & (\VGA|vga_Vertical|LessThan0~0_combout  & ((\VGA|LessThan7~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [8])))) ) ) ) # ( !\VGA|LessThan6~1_combout  & ( 
// !\VGA|LessThan6~0_combout  & ( (!\VGA|vga_Vertical|v_Count_Value [9] & (\VGA|vga_Vertical|LessThan0~0_combout  & ((\VGA|LessThan7~0_combout ) # (\VGA|vga_Vertical|v_Count_Value [8])))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datad(!\VGA|LessThan7~0_combout ),
	.datae(!\VGA|LessThan6~1_combout ),
	.dataf(!\VGA|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~16 .extended_lut = "off";
defparam \VGA|always0~16 .lut_mask = 64'h020A0000020A020A;
defparam \VGA|always0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N36
cyclonev_lcell_comb \VGA|LessThan8~0 (
// Equation(s):
// \VGA|LessThan8~0_combout  = ( \VGA|vga_Vertical|v_Count_Value [6] & ( \VGA|vga_Vertical|v_Count_Value [8] & ( ((!\VGA|LessThan24~1_combout ) # (\VGA|vga_Vertical|v_Count_Value [7])) # (\VGA|vga_Vertical|v_Count_Value [5]) ) ) ) # ( 
// !\VGA|vga_Vertical|v_Count_Value [6] & ( \VGA|vga_Vertical|v_Count_Value [8] & ( \VGA|vga_Vertical|v_Count_Value [7] ) ) )

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datac(!\VGA|LessThan24~1_combout ),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(!\VGA|vga_Vertical|v_Count_Value [6]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan8~0 .extended_lut = "off";
defparam \VGA|LessThan8~0 .lut_mask = 64'h0000000000FFF3FF;
defparam \VGA|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N36
cyclonev_lcell_comb \VGA|WideNor5~0 (
// Equation(s):
// \VGA|WideNor5~0_combout  = ( \JUEGO|position_reg_unit|pos6 [0] & ( !\JUEGO|position_reg_unit|pos6 [1] ) ) # ( !\JUEGO|position_reg_unit|pos6 [0] & ( \JUEGO|position_reg_unit|pos6 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|position_reg_unit|pos6 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos6 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor5~0 .extended_lut = "off";
defparam \VGA|WideNor5~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \VGA|WideNor5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y61_N18
cyclonev_lcell_comb \VGA|always0~29 (
// Equation(s):
// \VGA|always0~29_combout  = ( !\VGA|vga_Vertical|v_Count_Value [9] & ( \VGA|vga_Vertical|v_Count_Value [8] & ( \VGA|vga_Vertical|LessThan0~0_combout  ) ) ) # ( !\VGA|vga_Vertical|v_Count_Value [9] & ( !\VGA|vga_Vertical|v_Count_Value [8] & ( 
// (\VGA|vga_Vertical|v_Count_Value [5] & (\VGA|LessThan24~0_combout  & (!\VGA|LessThan25~0_combout  & \VGA|vga_Vertical|LessThan0~0_combout ))) ) ) )

	.dataa(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datab(!\VGA|LessThan24~0_combout ),
	.datac(!\VGA|LessThan25~0_combout ),
	.datad(!\VGA|vga_Vertical|LessThan0~0_combout ),
	.datae(!\VGA|vga_Vertical|v_Count_Value [9]),
	.dataf(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~29 .extended_lut = "off";
defparam \VGA|always0~29 .lut_mask = 64'h0010000000FF0000;
defparam \VGA|always0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N30
cyclonev_lcell_comb \VGA|red[0]~10 (
// Equation(s):
// \VGA|red[0]~10_combout  = ( \VGA|WideNor5~0_combout  & ( \VGA|always0~29_combout  & ( (!\VGA|always0~15_combout  & (\VGA|always0~16_combout  & (!\VGA|LessThan8~0_combout  & !\VGA|always0~26_combout ))) ) ) )

	.dataa(!\VGA|always0~15_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|LessThan8~0_combout ),
	.datad(!\VGA|always0~26_combout ),
	.datae(!\VGA|WideNor5~0_combout ),
	.dataf(!\VGA|always0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~10 .extended_lut = "off";
defparam \VGA|red[0]~10 .lut_mask = 64'h0000000000002000;
defparam \VGA|red[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N54
cyclonev_lcell_comb \VGA|always0~35 (
// Equation(s):
// \VGA|always0~35_combout  = ( \VGA|always0~29_combout  & ( !\VGA|LessThan8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|LessThan8~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~35 .extended_lut = "off";
defparam \VGA|always0~35 .lut_mask = 64'h00000000FF00FF00;
defparam \VGA|always0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N24
cyclonev_lcell_comb \VGA|blue[0]~2 (
// Equation(s):
// \VGA|blue[0]~2_combout  = ( !\VGA|always0~20_combout  & ( (!\VGA|always0~3_combout  & (\VGA|always0~16_combout  & (!\VGA|always0~10_combout  & \VGA|always0~22_combout ))) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|always0~10_combout ),
	.datad(!\VGA|always0~22_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~2 .extended_lut = "off";
defparam \VGA|blue[0]~2 .lut_mask = 64'h0020002000000000;
defparam \VGA|blue[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N57
cyclonev_lcell_comb \VGA|red[0]~13 (
// Equation(s):
// \VGA|red[0]~13_combout  = ( \JUEGO|position_reg_unit|pos4 [1] & ( (\VGA|always0~3_combout  & (\VGA|always0~16_combout  & (!\JUEGO|position_reg_unit|pos4 [0] & \VGA|always0~32_combout ))) ) ) # ( !\JUEGO|position_reg_unit|pos4 [1] & ( 
// (\VGA|always0~3_combout  & (\VGA|always0~16_combout  & (\JUEGO|position_reg_unit|pos4 [0] & \VGA|always0~32_combout ))) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\JUEGO|position_reg_unit|pos4 [0]),
	.datad(!\VGA|always0~32_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos4 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~13 .extended_lut = "off";
defparam \VGA|red[0]~13 .lut_mask = 64'h0001000100100010;
defparam \VGA|red[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N33
cyclonev_lcell_comb \VGA|red[0]~14 (
// Equation(s):
// \VGA|red[0]~14_combout  = ( \VGA|red[0]~13_combout  & ( \VGA|always0~35_combout  ) ) # ( !\VGA|red[0]~13_combout  & ( (\VGA|always0~35_combout  & (\VGA|blue[0]~2_combout  & (!\JUEGO|position_reg_unit|pos5 [1] $ (!\JUEGO|position_reg_unit|pos5 [0])))) ) )

	.dataa(!\VGA|always0~35_combout ),
	.datab(!\JUEGO|position_reg_unit|pos5 [1]),
	.datac(!\JUEGO|position_reg_unit|pos5 [0]),
	.datad(!\VGA|blue[0]~2_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~14 .extended_lut = "off";
defparam \VGA|red[0]~14 .lut_mask = 64'h0014001455555555;
defparam \VGA|red[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y57_N27
cyclonev_lcell_comb \VGA|WideNor7~0 (
// Equation(s):
// \VGA|WideNor7~0_combout  = ( \JUEGO|position_reg_unit|pos8 [0] & ( !\JUEGO|position_reg_unit|pos8 [1] ) ) # ( !\JUEGO|position_reg_unit|pos8 [0] & ( \JUEGO|position_reg_unit|pos8 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\JUEGO|position_reg_unit|pos8 [1]),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|WideNor7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|WideNor7~0 .extended_lut = "off";
defparam \VGA|WideNor7~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \VGA|WideNor7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N54
cyclonev_lcell_comb \VGA|address[15]~0 (
// Equation(s):
// \VGA|address[15]~0_combout  = ( !\VGA|always0~20_combout  & ( \VGA|always0~22_combout  & ( (!\VGA|LessThan25~1_combout  & (\VGA|always0~33_combout  & (\VGA|always0~17_combout  & !\VGA|always0~10_combout ))) ) ) )

	.dataa(!\VGA|LessThan25~1_combout ),
	.datab(!\VGA|always0~33_combout ),
	.datac(!\VGA|always0~17_combout ),
	.datad(!\VGA|always0~10_combout ),
	.datae(!\VGA|always0~20_combout ),
	.dataf(!\VGA|always0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~0 .extended_lut = "off";
defparam \VGA|address[15]~0 .lut_mask = 64'h0000000002000000;
defparam \VGA|address[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N42
cyclonev_lcell_comb \VGA|address[15]~1 (
// Equation(s):
// \VGA|address[15]~1_combout  = ( !\VGA|always0~26_combout  & ( \VGA|always0~10_combout  & ( (!\VGA|LessThan25~1_combout  & (!\VGA|always0~15_combout  & (\VGA|always0~17_combout  & \VGA|always0~33_combout ))) ) ) )

	.dataa(!\VGA|LessThan25~1_combout ),
	.datab(!\VGA|always0~15_combout ),
	.datac(!\VGA|always0~17_combout ),
	.datad(!\VGA|always0~33_combout ),
	.datae(!\VGA|always0~26_combout ),
	.dataf(!\VGA|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~1 .extended_lut = "off";
defparam \VGA|address[15]~1 .lut_mask = 64'h0000000000080000;
defparam \VGA|address[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N54
cyclonev_lcell_comb \VGA|always0~34 (
// Equation(s):
// \VGA|always0~34_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~17_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~34 .extended_lut = "off";
defparam \VGA|always0~34 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|always0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N48
cyclonev_lcell_comb \VGA|red[0]~12 (
// Equation(s):
// \VGA|red[0]~12_combout  = ( \JUEGO|position_reg_unit|pos9 [1] & ( !\VGA|always0~34_combout  & ( (!\VGA|WideNor7~0_combout  & (((!\JUEGO|position_reg_unit|pos9 [0] & \VGA|address[15]~1_combout )))) # (\VGA|WideNor7~0_combout  & 
// (((!\JUEGO|position_reg_unit|pos9 [0] & \VGA|address[15]~1_combout )) # (\VGA|address[15]~0_combout ))) ) ) ) # ( !\JUEGO|position_reg_unit|pos9 [1] & ( !\VGA|always0~34_combout  & ( (!\VGA|WideNor7~0_combout  & (((\JUEGO|position_reg_unit|pos9 [0] & 
// \VGA|address[15]~1_combout )))) # (\VGA|WideNor7~0_combout  & (((\JUEGO|position_reg_unit|pos9 [0] & \VGA|address[15]~1_combout )) # (\VGA|address[15]~0_combout ))) ) ) )

	.dataa(!\VGA|WideNor7~0_combout ),
	.datab(!\VGA|address[15]~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos9 [0]),
	.datad(!\VGA|address[15]~1_combout ),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\VGA|always0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~12 .extended_lut = "off";
defparam \VGA|red[0]~12 .lut_mask = 64'h111F11F100000000;
defparam \VGA|red[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N30
cyclonev_lcell_comb \VGA|red[0]~2 (
// Equation(s):
// \VGA|red[0]~2_combout  = ( \VGA|always0~3_combout  & ( \VGA|always0~16_combout  ) ) # ( !\VGA|always0~3_combout  & ( (!\VGA|always0~10_combout  & \VGA|always0~16_combout ) ) )

	.dataa(!\VGA|always0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~16_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~2 .extended_lut = "off";
defparam \VGA|red[0]~2 .lut_mask = 64'h00AA00AA00FF00FF;
defparam \VGA|red[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N6
cyclonev_lcell_comb \VGA|always0~28 (
// Equation(s):
// \VGA|always0~28_combout  = ( \VGA|always0~16_combout  & ( !\VGA|always0~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|always0~16_combout ),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~28 .extended_lut = "off";
defparam \VGA|always0~28 .lut_mask = 64'h0000FFFF00000000;
defparam \VGA|always0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N36
cyclonev_lcell_comb \VGA|red[0]~15 (
// Equation(s):
// \VGA|red[0]~15_combout  = ( \VGA|red[0]~2_combout  & ( \VGA|always0~28_combout  & ( \VGA|red[0]~14_combout  ) ) ) # ( !\VGA|red[0]~2_combout  & ( \VGA|always0~28_combout  & ( (\VGA|red[0]~14_combout ) # (\VGA|red[0]~10_combout ) ) ) ) # ( 
// \VGA|red[0]~2_combout  & ( !\VGA|always0~28_combout  & ( \VGA|red[0]~14_combout  ) ) ) # ( !\VGA|red[0]~2_combout  & ( !\VGA|always0~28_combout  & ( (((\VGA|red[0]~12_combout ) # (\VGA|red[0]~14_combout )) # (\VGA|red[0]~10_combout )) # 
// (\VGA|red[0]~11_combout ) ) ) )

	.dataa(!\VGA|red[0]~11_combout ),
	.datab(!\VGA|red[0]~10_combout ),
	.datac(!\VGA|red[0]~14_combout ),
	.datad(!\VGA|red[0]~12_combout ),
	.datae(!\VGA|red[0]~2_combout ),
	.dataf(!\VGA|always0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~15 .extended_lut = "off";
defparam \VGA|red[0]~15 .lut_mask = 64'h7FFF0F0F3F3F0F0F;
defparam \VGA|red[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N12
cyclonev_lcell_comb \VGA|red[0]~54 (
// Equation(s):
// \VGA|red[0]~54_combout  = ( !\VGA|always0~5_combout  & ( (((\VGA|red[0]~15_combout  & (\VGA|blue[2]~0_combout )))) # (\VGA|red[0]~9_combout ) ) ) # ( \VGA|always0~5_combout  & ( ((\VGA|always0~36_combout  & (!\JUEGO|position_reg_unit|pos1 [1] $ 
// (((!\JUEGO|position_reg_unit|pos1 [0])))))) ) )

	.dataa(!\VGA|red[0]~9_combout ),
	.datab(!\JUEGO|position_reg_unit|pos1 [1]),
	.datac(!\VGA|always0~36_combout ),
	.datad(!\VGA|blue[2]~0_combout ),
	.datae(!\VGA|always0~5_combout ),
	.dataf(!\JUEGO|position_reg_unit|pos1 [0]),
	.datag(!\VGA|red[0]~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~54 .extended_lut = "on";
defparam \VGA|red[0]~54 .lut_mask = 64'h555F0303555F0C0C;
defparam \VGA|red[0]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N30
cyclonev_lcell_comb \VGA|red[0]~1 (
// Equation(s):
// \VGA|red[0]~1_combout  = ( !\VGA|blue[2]~0_combout  & ( !\VGA|always0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|blue[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~1 .extended_lut = "off";
defparam \VGA|red[0]~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \VGA|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N0
cyclonev_lcell_comb \VGA|red[0]~0 (
// Equation(s):
// \VGA|red[0]~0_combout  = (!\VGA|always0~5_combout  & !\VGA|always0~11_combout )

	.dataa(gnd),
	.datab(!\VGA|always0~5_combout ),
	.datac(gnd),
	.datad(!\VGA|always0~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~0 .extended_lut = "off";
defparam \VGA|red[0]~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \VGA|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N6
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \JUEGO|win_detect_unit|u4|winner~combout  & ( \JUEGO|nsd_unit|temp1~combout  & ( (!\JUEGO|win_detect_unit|u2|winner~combout ) # (\JUEGO|nsd_unit|temp4~combout ) ) ) ) # ( !\JUEGO|win_detect_unit|u4|winner~combout  & ( 
// \JUEGO|nsd_unit|temp1~combout  & ( (!\JUEGO|win_detect_unit|u2|winner~combout ) # (\JUEGO|nsd_unit|temp4~combout ) ) ) ) # ( !\JUEGO|win_detect_unit|u4|winner~combout  & ( !\JUEGO|nsd_unit|temp1~combout  & ( (!\JUEGO|win_detect_unit|u1|winner~combout  & 
// (!\JUEGO|win_detect_unit|u7|winner~combout  & ((!\JUEGO|win_detect_unit|u2|winner~combout ) # (\JUEGO|nsd_unit|temp4~combout )))) ) ) )

	.dataa(!\JUEGO|win_detect_unit|u1|winner~combout ),
	.datab(!\JUEGO|win_detect_unit|u2|winner~combout ),
	.datac(!\JUEGO|win_detect_unit|u7|winner~combout ),
	.datad(!\JUEGO|nsd_unit|temp4~combout ),
	.datae(!\JUEGO|win_detect_unit|u4|winner~combout ),
	.dataf(!\JUEGO|nsd_unit|temp1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h80A00000CCFFCCFF;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N42
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \JUEGO|position_reg_unit|pos2 [0] & ( \JUEGO|position_reg_unit|pos2 [1] & ( (!\JUEGO|win_detect_unit|u5|winner~combout  & (((!\JUEGO|win_detect_unit|u6|winner~combout  & !\JUEGO|win_detect_unit|u8|winner~combout )) # 
// (\JUEGO|nsd_unit|temp3~combout ))) ) ) ) # ( !\JUEGO|position_reg_unit|pos2 [0] & ( \JUEGO|position_reg_unit|pos2 [1] & ( (!\JUEGO|win_detect_unit|u5|winner~combout  & (((!\JUEGO|win_detect_unit|u6|winner~combout  & 
// !\JUEGO|win_detect_unit|u8|winner~combout )) # (\JUEGO|nsd_unit|temp3~combout ))) ) ) ) # ( \JUEGO|position_reg_unit|pos2 [0] & ( !\JUEGO|position_reg_unit|pos2 [1] & ( (!\JUEGO|win_detect_unit|u5|winner~combout  & 
// (((!\JUEGO|win_detect_unit|u6|winner~combout  & !\JUEGO|win_detect_unit|u8|winner~combout )) # (\JUEGO|nsd_unit|temp3~combout ))) ) ) ) # ( !\JUEGO|position_reg_unit|pos2 [0] & ( !\JUEGO|position_reg_unit|pos2 [1] & ( 
// ((!\JUEGO|win_detect_unit|u6|winner~combout  & !\JUEGO|win_detect_unit|u8|winner~combout )) # (\JUEGO|nsd_unit|temp3~combout ) ) ) )

	.dataa(!\JUEGO|win_detect_unit|u6|winner~combout ),
	.datab(!\JUEGO|win_detect_unit|u8|winner~combout ),
	.datac(!\JUEGO|win_detect_unit|u5|winner~combout ),
	.datad(!\JUEGO|nsd_unit|temp3~combout ),
	.datae(!\JUEGO|position_reg_unit|pos2 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h88FF80F080F080F0;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N15
cyclonev_lcell_comb \selected[0]~1 (
// Equation(s):
// \selected[0]~1_combout  = ( !\cont|temp [0] & ( (!\Equal0~0_combout  & (\Equal0~1_combout  & \Equal0~2_combout )) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\Equal0~1_combout ),
	.datad(!\Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\cont|temp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selected[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selected[0]~1 .extended_lut = "off";
defparam \selected[0]~1 .lut_mask = 64'h000A000A00000000;
defparam \selected[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N42
cyclonev_lcell_comb \VGA|Equal8~0 (
// Equation(s):
// \VGA|Equal8~0_combout  = ( !\cont|temp [2] & ( \cont|temp [1] & ( (\Equal0~2_combout  & (\Equal0~1_combout  & (!\cont|temp [3] & !\Equal0~0_combout ))) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\cont|temp [3]),
	.datad(!\Equal0~0_combout ),
	.datae(!\cont|temp [2]),
	.dataf(!\cont|temp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Equal8~0 .extended_lut = "off";
defparam \VGA|Equal8~0 .lut_mask = 64'h0000000010000000;
defparam \VGA|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N9
cyclonev_lcell_comb \VGA|red[0]~3 (
// Equation(s):
// \VGA|red[0]~3_combout  = ( \VGA|always0~15_combout  & ( (!\VGA|always0~3_combout  & (\VGA|always0~16_combout  & !\VGA|always0~10_combout )) ) ) # ( !\VGA|always0~15_combout  & ( (!\VGA|always0~3_combout  & \VGA|always0~16_combout ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~16_combout ),
	.datad(!\VGA|always0~10_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~3 .extended_lut = "off";
defparam \VGA|red[0]~3 .lut_mask = 64'h0A0A0A0A0A000A00;
defparam \VGA|red[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N45
cyclonev_lcell_comb \VGA|Equal17~0 (
// Equation(s):
// \VGA|Equal17~0_combout  = ( !\cont|temp [1] & ( \cont|temp [2] & ( (\Equal0~2_combout  & (\Equal0~1_combout  & (!\Equal0~0_combout  & !\cont|temp [3]))) ) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\cont|temp [3]),
	.datae(!\cont|temp [1]),
	.dataf(!\cont|temp [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Equal17~0 .extended_lut = "off";
defparam \VGA|Equal17~0 .lut_mask = 64'h0000000010000000;
defparam \VGA|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N18
cyclonev_lcell_comb \VGA|red[0]~5 (
// Equation(s):
// \VGA|red[0]~5_combout  = ( \VGA|always0~16_combout  & ( (!\VGA|always0~17_combout  & (((!\VGA|always0~15_combout )))) # (\VGA|always0~17_combout  & (((\VGA|always0~10_combout  & !\VGA|always0~15_combout )) # (\VGA|always0~3_combout ))) ) ) # ( 
// !\VGA|always0~16_combout  & ( (\VGA|always0~17_combout  & (((\VGA|always0~10_combout  & !\VGA|always0~15_combout )) # (\VGA|always0~3_combout ))) ) )

	.dataa(!\VGA|always0~10_combout ),
	.datab(!\VGA|always0~3_combout ),
	.datac(!\VGA|always0~15_combout ),
	.datad(!\VGA|always0~17_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~5 .extended_lut = "off";
defparam \VGA|red[0]~5 .lut_mask = 64'h00730073F073F073;
defparam \VGA|red[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N54
cyclonev_lcell_comb \selected[3]~2 (
// Equation(s):
// \selected[3]~2_combout  = ( \Equal0~1_combout  & ( (\Equal0~2_combout  & (!\Equal0~0_combout  & !\cont|temp [3])) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\cont|temp [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selected[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selected[3]~2 .extended_lut = "off";
defparam \selected[3]~2 .lut_mask = 64'h0000000040404040;
defparam \selected[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N15
cyclonev_lcell_comb \VGA|red[0]~4 (
// Equation(s):
// \VGA|red[0]~4_combout  = ( \VGA|always0~17_combout  & ( (!\VGA|always0~10_combout ) # (\VGA|always0~3_combout ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~4 .extended_lut = "off";
defparam \VGA|red[0]~4 .lut_mask = 64'h00000000F5F5F5F5;
defparam \VGA|red[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N57
cyclonev_lcell_comb \selected[2]~3 (
// Equation(s):
// \selected[2]~3_combout  = ( \Equal0~1_combout  & ( (!\Equal0~0_combout  & (\Equal0~2_combout  & !\cont|temp [2])) ) )

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selected[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selected[2]~3 .extended_lut = "off";
defparam \selected[2]~3 .lut_mask = 64'h000000000C000C00;
defparam \selected[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N18
cyclonev_lcell_comb \selected[1]~0 (
// Equation(s):
// \selected[1]~0_combout  = ( \Equal0~1_combout  & ( (\Equal0~2_combout  & (!\Equal0~0_combout  & !\cont|temp [1])) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(gnd),
	.datac(!\Equal0~0_combout ),
	.datad(!\cont|temp [1]),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selected[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selected[1]~0 .extended_lut = "off";
defparam \selected[1]~0 .lut_mask = 64'h0000000050005000;
defparam \selected[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N12
cyclonev_lcell_comb \VGA|red[0]~6 (
// Equation(s):
// \VGA|red[0]~6_combout  = ( \selected[2]~3_combout  & ( \selected[1]~0_combout  & ( (!\VGA|red[0]~4_combout  & ((!\VGA|red[0]~5_combout ) # ((\selected[0]~1_combout  & !\selected[3]~2_combout )))) ) ) ) # ( !\selected[2]~3_combout  & ( 
// \selected[1]~0_combout  & ( (!\VGA|red[0]~5_combout  & !\VGA|red[0]~4_combout ) ) ) ) # ( \selected[2]~3_combout  & ( !\selected[1]~0_combout  & ( (!\VGA|red[0]~5_combout  & !\VGA|red[0]~4_combout ) ) ) ) # ( !\selected[2]~3_combout  & ( 
// !\selected[1]~0_combout  & ( (!\VGA|red[0]~4_combout  & (!\VGA|red[0]~5_combout )) # (\VGA|red[0]~4_combout  & (\selected[3]~2_combout  & (!\VGA|red[0]~5_combout  $ (\selected[0]~1_combout )))) ) ) )

	.dataa(!\VGA|red[0]~5_combout ),
	.datab(!\selected[0]~1_combout ),
	.datac(!\selected[3]~2_combout ),
	.datad(!\VGA|red[0]~4_combout ),
	.datae(!\selected[2]~3_combout ),
	.dataf(!\selected[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~6 .extended_lut = "off";
defparam \VGA|red[0]~6 .lut_mask = 64'hAA09AA00AA00BA00;
defparam \VGA|red[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N54
cyclonev_lcell_comb \VGA|red[0]~7 (
// Equation(s):
// \VGA|red[0]~7_combout  = ( \selected[0]~1_combout  & ( \VGA|red[0]~2_combout  & ( (\VGA|red[0]~3_combout  & \VGA|Equal17~0_combout ) ) ) ) # ( !\selected[0]~1_combout  & ( \VGA|red[0]~2_combout  & ( (\VGA|Equal8~0_combout  & !\VGA|red[0]~3_combout ) ) ) ) 
// # ( \selected[0]~1_combout  & ( !\VGA|red[0]~2_combout  & ( (!\VGA|red[0]~3_combout  & \VGA|red[0]~6_combout ) ) ) ) # ( !\selected[0]~1_combout  & ( !\VGA|red[0]~2_combout  & ( (!\VGA|red[0]~3_combout  & ((\VGA|red[0]~6_combout ))) # 
// (\VGA|red[0]~3_combout  & (\VGA|Equal17~0_combout )) ) ) )

	.dataa(!\VGA|Equal8~0_combout ),
	.datab(!\VGA|red[0]~3_combout ),
	.datac(!\VGA|Equal17~0_combout ),
	.datad(!\VGA|red[0]~6_combout ),
	.datae(!\selected[0]~1_combout ),
	.dataf(!\VGA|red[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~7 .extended_lut = "off";
defparam \VGA|red[0]~7 .lut_mask = 64'h03CF00CC44440303;
defparam \VGA|red[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y60_N21
cyclonev_lcell_comb \VGA|Equal2~0 (
// Equation(s):
// \VGA|Equal2~0_combout  = ( !\cont|temp [3] & ( (\Equal0~2_combout  & (\Equal0~1_combout  & (!\Equal0~0_combout  & !\cont|temp [2]))) ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\cont|temp [2]),
	.datae(gnd),
	.dataf(!\cont|temp [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Equal2~0 .extended_lut = "off";
defparam \VGA|Equal2~0 .lut_mask = 64'h1000100000000000;
defparam \VGA|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y60_N9
cyclonev_lcell_comb \VGA|red[0]~8 (
// Equation(s):
// \VGA|red[0]~8_combout  = ( \VGA|Equal2~0_combout  & ( \selected[1]~0_combout  & ( (!\VGA|red[0]~0_combout  & (!\VGA|red[0]~1_combout  $ ((!\selected[0]~1_combout )))) # (\VGA|red[0]~0_combout  & (!\VGA|red[0]~1_combout  & ((\VGA|red[0]~7_combout )))) ) ) 
// ) # ( !\VGA|Equal2~0_combout  & ( \selected[1]~0_combout  & ( (!\VGA|red[0]~1_combout  & (\VGA|red[0]~0_combout  & \VGA|red[0]~7_combout )) ) ) ) # ( \VGA|Equal2~0_combout  & ( !\selected[1]~0_combout  & ( (\VGA|red[0]~0_combout  & 
// ((!\VGA|red[0]~1_combout  & ((\VGA|red[0]~7_combout ))) # (\VGA|red[0]~1_combout  & (\selected[0]~1_combout )))) ) ) ) # ( !\VGA|Equal2~0_combout  & ( !\selected[1]~0_combout  & ( (!\VGA|red[0]~1_combout  & (\VGA|red[0]~0_combout  & \VGA|red[0]~7_combout 
// )) ) ) )

	.dataa(!\VGA|red[0]~1_combout ),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\selected[0]~1_combout ),
	.datad(!\VGA|red[0]~7_combout ),
	.datae(!\VGA|Equal2~0_combout ),
	.dataf(!\selected[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~8 .extended_lut = "off";
defparam \VGA|red[0]~8 .lut_mask = 64'h002201230022486A;
defparam \VGA|red[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N18
cyclonev_lcell_comb \VGA|always0~43 (
// Equation(s):
// \VGA|always0~43_combout  = ( \VGA|always0~16_combout  & ( \VGA|always0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~43 .extended_lut = "off";
defparam \VGA|always0~43 .lut_mask = 64'h0000000000FF00FF;
defparam \VGA|always0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N45
cyclonev_lcell_comb \VGA|always0~42 (
// Equation(s):
// \VGA|always0~42_combout  = ( !\VGA|always0~10_combout  & ( \VGA|always0~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~16_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~42 .extended_lut = "off";
defparam \VGA|always0~42 .lut_mask = 64'h00FF00FF00000000;
defparam \VGA|always0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N6
cyclonev_lcell_comb \VGA|always0~41 (
// Equation(s):
// \VGA|always0~41_combout  = ( \VGA|always0~33_combout  & ( (!\VGA|LessThan25~1_combout  & \VGA|always0~32_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|LessThan25~1_combout ),
	.datad(!\VGA|always0~32_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~41 .extended_lut = "off";
defparam \VGA|always0~41 .lut_mask = 64'h0000000000F000F0;
defparam \VGA|always0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N3
cyclonev_lcell_comb \VGA|always0~40 (
// Equation(s):
// \VGA|always0~40_combout  = ( \VGA|always0~29_combout  & ( (!\VGA|always0~26_combout  & !\VGA|LessThan8~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~26_combout ),
	.datad(!\VGA|LessThan8~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~40 .extended_lut = "off";
defparam \VGA|always0~40 .lut_mask = 64'h00000000F000F000;
defparam \VGA|always0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N30
cyclonev_lcell_comb \VGA|address[15]~3 (
// Equation(s):
// \VGA|address[15]~3_combout  = ( \VGA|address[15]~0_combout  & ( \VGA|always0~40_combout  & ( (!\VGA|always0~28_combout  & (\VGA|always0~34_combout  & !\VGA|always0~41_combout )) ) ) ) # ( !\VGA|address[15]~0_combout  & ( \VGA|always0~40_combout  & ( 
// (!\VGA|always0~28_combout  & ((!\VGA|always0~34_combout  & (!\VGA|address[15]~1_combout )) # (\VGA|always0~34_combout  & ((!\VGA|always0~41_combout ))))) ) ) ) # ( \VGA|address[15]~0_combout  & ( !\VGA|always0~40_combout  & ( ((\VGA|always0~34_combout  & 
// !\VGA|always0~41_combout )) # (\VGA|always0~28_combout ) ) ) ) # ( !\VGA|address[15]~0_combout  & ( !\VGA|always0~40_combout  & ( ((!\VGA|always0~34_combout  & (!\VGA|address[15]~1_combout )) # (\VGA|always0~34_combout  & ((!\VGA|always0~41_combout )))) # 
// (\VGA|always0~28_combout ) ) ) )

	.dataa(!\VGA|always0~28_combout ),
	.datab(!\VGA|address[15]~1_combout ),
	.datac(!\VGA|always0~34_combout ),
	.datad(!\VGA|always0~41_combout ),
	.datae(!\VGA|address[15]~0_combout ),
	.dataf(!\VGA|always0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~3 .extended_lut = "off";
defparam \VGA|address[15]~3 .lut_mask = 64'hDFD55F558A800A00;
defparam \VGA|address[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N36
cyclonev_lcell_comb \VGA|address[15]~4 (
// Equation(s):
// \VGA|address[15]~4_combout  = ( \VGA|always0~42_combout  & ( \VGA|address[15]~3_combout  & ( (\VGA|always0~35_combout  & ((!\VGA|always0~43_combout  & (!\VGA|always0~23_combout )) # (\VGA|always0~43_combout  & ((\VGA|always0~32_combout ))))) ) ) ) # ( 
// !\VGA|always0~42_combout  & ( \VGA|address[15]~3_combout  & ( (\VGA|always0~35_combout  & (\VGA|always0~32_combout  & \VGA|always0~43_combout )) ) ) ) # ( \VGA|always0~42_combout  & ( !\VGA|address[15]~3_combout  & ( (\VGA|always0~35_combout  & 
// ((!\VGA|always0~43_combout  & (!\VGA|always0~23_combout )) # (\VGA|always0~43_combout  & ((\VGA|always0~32_combout ))))) ) ) ) # ( !\VGA|always0~42_combout  & ( !\VGA|address[15]~3_combout  & ( (!\VGA|always0~43_combout ) # ((\VGA|always0~35_combout  & 
// \VGA|always0~32_combout )) ) ) )

	.dataa(!\VGA|always0~23_combout ),
	.datab(!\VGA|always0~35_combout ),
	.datac(!\VGA|always0~32_combout ),
	.datad(!\VGA|always0~43_combout ),
	.datae(!\VGA|always0~42_combout ),
	.dataf(!\VGA|address[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~4 .extended_lut = "off";
defparam \VGA|address[15]~4 .lut_mask = 64'hFF03220300032203;
defparam \VGA|address[15]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N15
cyclonev_lcell_comb \VGA|address[15]~2 (
// Equation(s):
// \VGA|address[15]~2_combout  = ( \VGA|always0~11_combout  & ( (\VGA|always0~27_combout  & ((!\VGA|always0~23_combout ) # (\VGA|blue[0]~1_combout ))) ) ) # ( !\VGA|always0~11_combout  & ( (\VGA|blue[0]~1_combout  & \VGA|always0~27_combout ) ) )

	.dataa(!\VGA|always0~23_combout ),
	.datab(gnd),
	.datac(!\VGA|blue[0]~1_combout ),
	.datad(!\VGA|always0~27_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~2 .extended_lut = "off";
defparam \VGA|address[15]~2 .lut_mask = 64'h000F000F00AF00AF;
defparam \VGA|address[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N18
cyclonev_lcell_comb \VGA|address[15]~5 (
// Equation(s):
// \VGA|address[15]~5_combout  = ( \VGA|address[15]~2_combout  & ( (!\VGA|always0~5_combout ) # (\VGA|always0~36_combout ) ) ) # ( !\VGA|address[15]~2_combout  & ( (!\VGA|always0~5_combout  & (\VGA|blue[2]~0_combout  & ((\VGA|address[15]~4_combout )))) # 
// (\VGA|always0~5_combout  & (((\VGA|always0~36_combout )))) ) )

	.dataa(!\VGA|blue[2]~0_combout ),
	.datab(!\VGA|always0~36_combout ),
	.datac(!\VGA|always0~5_combout ),
	.datad(!\VGA|address[15]~4_combout ),
	.datae(gnd),
	.dataf(!\VGA|address[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15]~5 .extended_lut = "off";
defparam \VGA|address[15]~5 .lut_mask = 64'h03530353F3F3F3F3;
defparam \VGA|address[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N21
cyclonev_lcell_comb \VGA|Add1~121 (
// Equation(s):
// \VGA|Add1~121_combout  = ( \VGA|always0~17_combout  & ( (\VGA|always0~3_combout  & \VGA|blue[2]~0_combout ) ) ) # ( !\VGA|always0~17_combout  & ( (\VGA|always0~3_combout  & (\VGA|always0~16_combout  & \VGA|blue[2]~0_combout )) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~16_combout ),
	.datad(!\VGA|blue[2]~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~121 .extended_lut = "off";
defparam \VGA|Add1~121 .lut_mask = 64'h0005000500550055;
defparam \VGA|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N0
cyclonev_lcell_comb \VGA|Add14~13 (
// Equation(s):
// \VGA|Add14~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( !VCC ))
// \VGA|Add14~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~13_sumout ),
	.cout(\VGA|Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~13 .extended_lut = "off";
defparam \VGA|Add14~13 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N3
cyclonev_lcell_comb \VGA|Add14~17 (
// Equation(s):
// \VGA|Add14~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( VCC ) + ( \VGA|Add14~14  ))
// \VGA|Add14~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( VCC ) + ( \VGA|Add14~14  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~17_sumout ),
	.cout(\VGA|Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~17 .extended_lut = "off";
defparam \VGA|Add14~17 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N6
cyclonev_lcell_comb \VGA|Add14~21 (
// Equation(s):
// \VGA|Add14~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add14~18  ))
// \VGA|Add14~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add14~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~21_sumout ),
	.cout(\VGA|Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~21 .extended_lut = "off";
defparam \VGA|Add14~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N9
cyclonev_lcell_comb \VGA|Add14~25 (
// Equation(s):
// \VGA|Add14~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add14~22  ))
// \VGA|Add14~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add14~22  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~25_sumout ),
	.cout(\VGA|Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~25 .extended_lut = "off";
defparam \VGA|Add14~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N12
cyclonev_lcell_comb \VGA|Add14~29 (
// Equation(s):
// \VGA|Add14~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add14~26  ))
// \VGA|Add14~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add14~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~29_sumout ),
	.cout(\VGA|Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~29 .extended_lut = "off";
defparam \VGA|Add14~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N15
cyclonev_lcell_comb \VGA|Add14~33 (
// Equation(s):
// \VGA|Add14~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add14~30  ))
// \VGA|Add14~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add14~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~33_sumout ),
	.cout(\VGA|Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~33 .extended_lut = "off";
defparam \VGA|Add14~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N18
cyclonev_lcell_comb \VGA|Add14~37 (
// Equation(s):
// \VGA|Add14~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add14~34  ))
// \VGA|Add14~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add14~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~37_sumout ),
	.cout(\VGA|Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~37 .extended_lut = "off";
defparam \VGA|Add14~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N21
cyclonev_lcell_comb \VGA|Add14~41 (
// Equation(s):
// \VGA|Add14~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add14~38  ))
// \VGA|Add14~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add14~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~41_sumout ),
	.cout(\VGA|Add14~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~41 .extended_lut = "off";
defparam \VGA|Add14~41 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N24
cyclonev_lcell_comb \VGA|Add14~45 (
// Equation(s):
// \VGA|Add14~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add14~42  ))
// \VGA|Add14~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add14~42  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~45_sumout ),
	.cout(\VGA|Add14~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~45 .extended_lut = "off";
defparam \VGA|Add14~45 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add14~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N27
cyclonev_lcell_comb \VGA|Add14~49 (
// Equation(s):
// \VGA|Add14~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add14~46  ))
// \VGA|Add14~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add14~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~49_sumout ),
	.cout(\VGA|Add14~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~49 .extended_lut = "off";
defparam \VGA|Add14~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add14~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N30
cyclonev_lcell_comb \VGA|Add14~9 (
// Equation(s):
// \VGA|Add14~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add14~50  ))
// \VGA|Add14~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add14~50  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~9_sumout ),
	.cout(\VGA|Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~9 .extended_lut = "off";
defparam \VGA|Add14~9 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N33
cyclonev_lcell_comb \VGA|Add14~5 (
// Equation(s):
// \VGA|Add14~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add14~10  ))
// \VGA|Add14~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add14~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~5_sumout ),
	.cout(\VGA|Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~5 .extended_lut = "off";
defparam \VGA|Add14~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y60_N36
cyclonev_lcell_comb \VGA|Add14~1 (
// Equation(s):
// \VGA|Add14~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add14~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add14~1 .extended_lut = "off";
defparam \VGA|Add14~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N0
cyclonev_lcell_comb \VGA|Add17~13 (
// Equation(s):
// \VGA|Add17~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( VCC ) + ( !VCC ))
// \VGA|Add17~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~13_sumout ),
	.cout(\VGA|Add17~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~13 .extended_lut = "off";
defparam \VGA|Add17~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N3
cyclonev_lcell_comb \VGA|Add17~17 (
// Equation(s):
// \VGA|Add17~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|Add17~14  ))
// \VGA|Add17~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( GND ) + ( \VGA|Add17~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~17_sumout ),
	.cout(\VGA|Add17~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~17 .extended_lut = "off";
defparam \VGA|Add17~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add17~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N6
cyclonev_lcell_comb \VGA|Add17~21 (
// Equation(s):
// \VGA|Add17~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|Add17~18  ))
// \VGA|Add17~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( GND ) + ( \VGA|Add17~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~21_sumout ),
	.cout(\VGA|Add17~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~21 .extended_lut = "off";
defparam \VGA|Add17~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add17~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N9
cyclonev_lcell_comb \VGA|Add17~25 (
// Equation(s):
// \VGA|Add17~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add17~22  ))
// \VGA|Add17~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add17~22  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~25_sumout ),
	.cout(\VGA|Add17~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~25 .extended_lut = "off";
defparam \VGA|Add17~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add17~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N12
cyclonev_lcell_comb \VGA|Add17~29 (
// Equation(s):
// \VGA|Add17~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add17~26  ))
// \VGA|Add17~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( VCC ) + ( \VGA|Add17~26  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~29_sumout ),
	.cout(\VGA|Add17~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~29 .extended_lut = "off";
defparam \VGA|Add17~29 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add17~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N15
cyclonev_lcell_comb \VGA|Add17~33 (
// Equation(s):
// \VGA|Add17~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( VCC ) + ( \VGA|Add17~30  ))
// \VGA|Add17~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( VCC ) + ( \VGA|Add17~30  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~33_sumout ),
	.cout(\VGA|Add17~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~33 .extended_lut = "off";
defparam \VGA|Add17~33 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add17~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N18
cyclonev_lcell_comb \VGA|Add17~37 (
// Equation(s):
// \VGA|Add17~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add17~34  ))
// \VGA|Add17~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( GND ) + ( \VGA|Add17~34  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~37_sumout ),
	.cout(\VGA|Add17~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~37 .extended_lut = "off";
defparam \VGA|Add17~37 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add17~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N21
cyclonev_lcell_comb \VGA|Add17~41 (
// Equation(s):
// \VGA|Add17~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|Add17~38  ))
// \VGA|Add17~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( GND ) + ( \VGA|Add17~38  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~41_sumout ),
	.cout(\VGA|Add17~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~41 .extended_lut = "off";
defparam \VGA|Add17~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add17~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N24
cyclonev_lcell_comb \VGA|Add17~45 (
// Equation(s):
// \VGA|Add17~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add17~42  ))
// \VGA|Add17~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( VCC ) + ( \VGA|Add17~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~45_sumout ),
	.cout(\VGA|Add17~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~45 .extended_lut = "off";
defparam \VGA|Add17~45 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add17~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N27
cyclonev_lcell_comb \VGA|Add17~49 (
// Equation(s):
// \VGA|Add17~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add17~46  ))
// \VGA|Add17~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add17~46  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~49_sumout ),
	.cout(\VGA|Add17~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~49 .extended_lut = "off";
defparam \VGA|Add17~49 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add17~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N30
cyclonev_lcell_comb \VGA|Add17~53 (
// Equation(s):
// \VGA|Add17~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add17~50  ))
// \VGA|Add17~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add17~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~53_sumout ),
	.cout(\VGA|Add17~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~53 .extended_lut = "off";
defparam \VGA|Add17~53 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N33
cyclonev_lcell_comb \VGA|Add17~57 (
// Equation(s):
// \VGA|Add17~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add17~54  ))
// \VGA|Add17~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add17~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~57_sumout ),
	.cout(\VGA|Add17~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~57 .extended_lut = "off";
defparam \VGA|Add17~57 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N36
cyclonev_lcell_comb \VGA|Add17~9 (
// Equation(s):
// \VGA|Add17~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add17~58  ))
// \VGA|Add17~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add17~58  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~9_sumout ),
	.cout(\VGA|Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~9 .extended_lut = "off";
defparam \VGA|Add17~9 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N39
cyclonev_lcell_comb \VGA|Add17~5 (
// Equation(s):
// \VGA|Add17~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add17~10  ))
// \VGA|Add17~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add17~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~5_sumout ),
	.cout(\VGA|Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~5 .extended_lut = "off";
defparam \VGA|Add17~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y60_N42
cyclonev_lcell_comb \VGA|Add17~1 (
// Equation(s):
// \VGA|Add17~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add17~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add17~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add17~1 .extended_lut = "off";
defparam \VGA|Add17~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N33
cyclonev_lcell_comb \VGA|always0~38 (
// Equation(s):
// \VGA|always0~38_combout  = ( !\VGA|always0~4_combout  & ( (\VGA|LessThan9~0_combout  & !\VGA|always0~15_combout ) ) )

	.dataa(!\VGA|LessThan9~0_combout ),
	.datab(!\VGA|always0~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~38 .extended_lut = "off";
defparam \VGA|always0~38 .lut_mask = 64'h4444444400000000;
defparam \VGA|always0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y59_N30
cyclonev_lcell_comb \VGA|always0~39 (
// Equation(s):
// \VGA|always0~39_combout  = ( \VGA|always0~17_combout  & ( !\VGA|always0~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|always0~10_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~39 .extended_lut = "off";
defparam \VGA|always0~39 .lut_mask = 64'h00000000FF00FF00;
defparam \VGA|always0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N42
cyclonev_lcell_comb \VGA|Add1~64 (
// Equation(s):
// \VGA|Add1~64_combout  = ( !\VGA|always0~42_combout  & ( ((!\VGA|always0~39_combout ) # (\VGA|always0~28_combout )) # (\VGA|always0~34_combout ) ) )

	.dataa(!\VGA|always0~34_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~28_combout ),
	.datad(!\VGA|always0~39_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~64 .extended_lut = "off";
defparam \VGA|Add1~64 .lut_mask = 64'hFF5FFF5F00000000;
defparam \VGA|Add1~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N51
cyclonev_lcell_comb \VGA|Add1~69 (
// Equation(s):
// \VGA|Add1~69_combout  = ( \VGA|Add1~64_combout  & ( !\VGA|always0~11_combout  ) ) # ( !\VGA|Add1~64_combout  & ( (!\VGA|always0~11_combout  & ((\VGA|always0~43_combout ) # (\VGA|always0~38_combout ))) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~38_combout ),
	.datad(!\VGA|always0~43_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~69 .extended_lut = "off";
defparam \VGA|Add1~69 .lut_mask = 64'h0AAA0AAAAAAAAAAA;
defparam \VGA|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N57
cyclonev_lcell_comb \VGA|Add1~70 (
// Equation(s):
// \VGA|Add1~70_combout  = ( \VGA|Add1~69_combout  & ( (\VGA|always0~38_combout ) # (\VGA|always0~28_combout ) ) )

	.dataa(!\VGA|always0~28_combout ),
	.datab(!\VGA|always0~38_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|Add1~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~70 .extended_lut = "off";
defparam \VGA|Add1~70 .lut_mask = 64'h0000000077777777;
defparam \VGA|Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N0
cyclonev_lcell_comb \VGA|Add21~65 (
// Equation(s):
// \VGA|Add21~65_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add21~66  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~65_sumout ),
	.cout(\VGA|Add21~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~65 .extended_lut = "off";
defparam \VGA|Add21~65 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N3
cyclonev_lcell_comb \VGA|Add21~61 (
// Equation(s):
// \VGA|Add21~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add21~66  ))
// \VGA|Add21~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add21~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~61_sumout ),
	.cout(\VGA|Add21~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~61 .extended_lut = "off";
defparam \VGA|Add21~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N6
cyclonev_lcell_comb \VGA|Add21~1 (
// Equation(s):
// \VGA|Add21~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add21~62  ))
// \VGA|Add21~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add21~62  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~1_sumout ),
	.cout(\VGA|Add21~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~1 .extended_lut = "off";
defparam \VGA|Add21~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N0
cyclonev_lcell_comb \VGA|Add22~70 (
// Equation(s):
// \VGA|Add22~70_cout  = CARRY(( \VGA|Add21~65_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|Add21~65_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add22~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~70 .extended_lut = "off";
defparam \VGA|Add22~70 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add22~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N3
cyclonev_lcell_comb \VGA|Add22~66 (
// Equation(s):
// \VGA|Add22~66_cout  = CARRY(( \VGA|Add21~61_sumout  ) + ( VCC ) + ( \VGA|Add22~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add22~66_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~66 .extended_lut = "off";
defparam \VGA|Add22~66 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N6
cyclonev_lcell_comb \VGA|Add22~1 (
// Equation(s):
// \VGA|Add22~1_sumout  = SUM(( \VGA|Add21~1_sumout  ) + ( VCC ) + ( \VGA|Add22~66_cout  ))
// \VGA|Add22~2  = CARRY(( \VGA|Add21~1_sumout  ) + ( VCC ) + ( \VGA|Add22~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~1_sumout ),
	.cout(\VGA|Add22~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~1 .extended_lut = "off";
defparam \VGA|Add22~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N9
cyclonev_lcell_comb \VGA|Add21~5 (
// Equation(s):
// \VGA|Add21~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add21~2  ))
// \VGA|Add21~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add21~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~5_sumout ),
	.cout(\VGA|Add21~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~5 .extended_lut = "off";
defparam \VGA|Add21~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N9
cyclonev_lcell_comb \VGA|Add22~5 (
// Equation(s):
// \VGA|Add22~5_sumout  = SUM(( \VGA|Add21~5_sumout  ) + ( VCC ) + ( \VGA|Add22~2  ))
// \VGA|Add22~6  = CARRY(( \VGA|Add21~5_sumout  ) + ( VCC ) + ( \VGA|Add22~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~5_sumout ),
	.cout(\VGA|Add22~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~5 .extended_lut = "off";
defparam \VGA|Add22~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N12
cyclonev_lcell_comb \VGA|Add21~9 (
// Equation(s):
// \VGA|Add21~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add21~6  ))
// \VGA|Add21~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add21~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~9_sumout ),
	.cout(\VGA|Add21~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~9 .extended_lut = "off";
defparam \VGA|Add21~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N12
cyclonev_lcell_comb \VGA|Add22~9 (
// Equation(s):
// \VGA|Add22~9_sumout  = SUM(( \VGA|Add21~9_sumout  ) + ( VCC ) + ( \VGA|Add22~6  ))
// \VGA|Add22~10  = CARRY(( \VGA|Add21~9_sumout  ) + ( VCC ) + ( \VGA|Add22~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~9_sumout ),
	.cout(\VGA|Add22~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~9 .extended_lut = "off";
defparam \VGA|Add22~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N15
cyclonev_lcell_comb \VGA|Add21~13 (
// Equation(s):
// \VGA|Add21~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add21~10  ))
// \VGA|Add21~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add21~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~13_sumout ),
	.cout(\VGA|Add21~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~13 .extended_lut = "off";
defparam \VGA|Add21~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N15
cyclonev_lcell_comb \VGA|Add22~13 (
// Equation(s):
// \VGA|Add22~13_sumout  = SUM(( \VGA|Add21~13_sumout  ) + ( VCC ) + ( \VGA|Add22~10  ))
// \VGA|Add22~14  = CARRY(( \VGA|Add21~13_sumout  ) + ( VCC ) + ( \VGA|Add22~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~13_sumout ),
	.cout(\VGA|Add22~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~13 .extended_lut = "off";
defparam \VGA|Add22~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N18
cyclonev_lcell_comb \VGA|Add21~17 (
// Equation(s):
// \VGA|Add21~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( \VGA|Add21~14  ))
// \VGA|Add21~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( \VGA|Add21~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~17_sumout ),
	.cout(\VGA|Add21~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~17 .extended_lut = "off";
defparam \VGA|Add21~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N18
cyclonev_lcell_comb \VGA|Add22~17 (
// Equation(s):
// \VGA|Add22~17_sumout  = SUM(( \VGA|Add21~17_sumout  ) + ( VCC ) + ( \VGA|Add22~14  ))
// \VGA|Add22~18  = CARRY(( \VGA|Add21~17_sumout  ) + ( VCC ) + ( \VGA|Add22~14  ))

	.dataa(gnd),
	.datab(!\VGA|Add21~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~17_sumout ),
	.cout(\VGA|Add22~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~17 .extended_lut = "off";
defparam \VGA|Add22~17 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add22~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N21
cyclonev_lcell_comb \VGA|Add21~21 (
// Equation(s):
// \VGA|Add21~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add21~18  ))
// \VGA|Add21~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add21~18  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~21_sumout ),
	.cout(\VGA|Add21~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~21 .extended_lut = "off";
defparam \VGA|Add21~21 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N21
cyclonev_lcell_comb \VGA|Add22~21 (
// Equation(s):
// \VGA|Add22~21_sumout  = SUM(( \VGA|Add21~21_sumout  ) + ( VCC ) + ( \VGA|Add22~18  ))
// \VGA|Add22~22  = CARRY(( \VGA|Add21~21_sumout  ) + ( VCC ) + ( \VGA|Add22~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~21_sumout ),
	.cout(\VGA|Add22~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~21 .extended_lut = "off";
defparam \VGA|Add22~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N24
cyclonev_lcell_comb \VGA|Add21~25 (
// Equation(s):
// \VGA|Add21~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|Add21~22  ))
// \VGA|Add21~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( GND ) + ( \VGA|Add21~22  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~25_sumout ),
	.cout(\VGA|Add21~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~25 .extended_lut = "off";
defparam \VGA|Add21~25 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N24
cyclonev_lcell_comb \VGA|Add22~25 (
// Equation(s):
// \VGA|Add22~25_sumout  = SUM(( \VGA|Add21~25_sumout  ) + ( VCC ) + ( \VGA|Add22~22  ))
// \VGA|Add22~26  = CARRY(( \VGA|Add21~25_sumout  ) + ( VCC ) + ( \VGA|Add22~22  ))

	.dataa(gnd),
	.datab(!\VGA|Add21~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~25_sumout ),
	.cout(\VGA|Add22~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~25 .extended_lut = "off";
defparam \VGA|Add22~25 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N27
cyclonev_lcell_comb \VGA|Add21~29 (
// Equation(s):
// \VGA|Add21~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add21~26  ))
// \VGA|Add21~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add21~26  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~29_sumout ),
	.cout(\VGA|Add21~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~29 .extended_lut = "off";
defparam \VGA|Add21~29 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N27
cyclonev_lcell_comb \VGA|Add22~29 (
// Equation(s):
// \VGA|Add22~29_sumout  = SUM(( \VGA|Add21~29_sumout  ) + ( VCC ) + ( \VGA|Add22~26  ))
// \VGA|Add22~30  = CARRY(( \VGA|Add21~29_sumout  ) + ( VCC ) + ( \VGA|Add22~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~29_sumout ),
	.cout(\VGA|Add22~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~29 .extended_lut = "off";
defparam \VGA|Add22~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N30
cyclonev_lcell_comb \VGA|Add21~33 (
// Equation(s):
// \VGA|Add21~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add21~30  ))
// \VGA|Add21~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add21~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~33_sumout ),
	.cout(\VGA|Add21~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~33 .extended_lut = "off";
defparam \VGA|Add21~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N30
cyclonev_lcell_comb \VGA|Add22~33 (
// Equation(s):
// \VGA|Add22~33_sumout  = SUM(( \VGA|Add21~33_sumout  ) + ( VCC ) + ( \VGA|Add22~30  ))
// \VGA|Add22~34  = CARRY(( \VGA|Add21~33_sumout  ) + ( VCC ) + ( \VGA|Add22~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~33_sumout ),
	.cout(\VGA|Add22~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~33 .extended_lut = "off";
defparam \VGA|Add22~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N33
cyclonev_lcell_comb \VGA|Add21~37 (
// Equation(s):
// \VGA|Add21~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add21~34  ))
// \VGA|Add21~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add21~34  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~37_sumout ),
	.cout(\VGA|Add21~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~37 .extended_lut = "off";
defparam \VGA|Add21~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add21~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N33
cyclonev_lcell_comb \VGA|Add22~37 (
// Equation(s):
// \VGA|Add22~37_sumout  = SUM(( \VGA|Add21~37_sumout  ) + ( VCC ) + ( \VGA|Add22~34  ))
// \VGA|Add22~38  = CARRY(( \VGA|Add21~37_sumout  ) + ( VCC ) + ( \VGA|Add22~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~37_sumout ),
	.cout(\VGA|Add22~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~37 .extended_lut = "off";
defparam \VGA|Add22~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N36
cyclonev_lcell_comb \VGA|Add21~41 (
// Equation(s):
// \VGA|Add21~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add21~38  ))
// \VGA|Add21~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add21~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~41_sumout ),
	.cout(\VGA|Add21~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~41 .extended_lut = "off";
defparam \VGA|Add21~41 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N36
cyclonev_lcell_comb \VGA|Add22~41 (
// Equation(s):
// \VGA|Add22~41_sumout  = SUM(( \VGA|Add21~41_sumout  ) + ( VCC ) + ( \VGA|Add22~38  ))
// \VGA|Add22~42  = CARRY(( \VGA|Add21~41_sumout  ) + ( VCC ) + ( \VGA|Add22~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add21~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~41_sumout ),
	.cout(\VGA|Add22~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~41 .extended_lut = "off";
defparam \VGA|Add22~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add22~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N39
cyclonev_lcell_comb \VGA|Add21~45 (
// Equation(s):
// \VGA|Add21~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add21~42  ))
// \VGA|Add21~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add21~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~45_sumout ),
	.cout(\VGA|Add21~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~45 .extended_lut = "off";
defparam \VGA|Add21~45 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add21~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N39
cyclonev_lcell_comb \VGA|Add22~45 (
// Equation(s):
// \VGA|Add22~45_sumout  = SUM(( \VGA|Add21~45_sumout  ) + ( VCC ) + ( \VGA|Add22~42  ))
// \VGA|Add22~46  = CARRY(( \VGA|Add21~45_sumout  ) + ( VCC ) + ( \VGA|Add22~42  ))

	.dataa(!\VGA|Add21~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~45_sumout ),
	.cout(\VGA|Add22~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~45 .extended_lut = "off";
defparam \VGA|Add22~45 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add22~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N42
cyclonev_lcell_comb \VGA|Add21~49 (
// Equation(s):
// \VGA|Add21~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add21~46  ))
// \VGA|Add21~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add21~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~49_sumout ),
	.cout(\VGA|Add21~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~49 .extended_lut = "off";
defparam \VGA|Add21~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add21~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N42
cyclonev_lcell_comb \VGA|Add22~49 (
// Equation(s):
// \VGA|Add22~49_sumout  = SUM(( \VGA|Add21~49_sumout  ) + ( VCC ) + ( \VGA|Add22~46  ))
// \VGA|Add22~50  = CARRY(( \VGA|Add21~49_sumout  ) + ( VCC ) + ( \VGA|Add22~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~49_sumout ),
	.cout(\VGA|Add22~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~49 .extended_lut = "off";
defparam \VGA|Add22~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N45
cyclonev_lcell_comb \VGA|Add21~53 (
// Equation(s):
// \VGA|Add21~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add21~50  ))
// \VGA|Add21~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add21~50  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~53_sumout ),
	.cout(\VGA|Add21~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~53 .extended_lut = "off";
defparam \VGA|Add21~53 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add21~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N45
cyclonev_lcell_comb \VGA|Add22~53 (
// Equation(s):
// \VGA|Add22~53_sumout  = SUM(( \VGA|Add21~53_sumout  ) + ( VCC ) + ( \VGA|Add22~50  ))
// \VGA|Add22~54  = CARRY(( \VGA|Add21~53_sumout  ) + ( VCC ) + ( \VGA|Add22~50  ))

	.dataa(!\VGA|Add21~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~53_sumout ),
	.cout(\VGA|Add22~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~53 .extended_lut = "off";
defparam \VGA|Add22~53 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add22~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y61_N48
cyclonev_lcell_comb \VGA|Add21~57 (
// Equation(s):
// \VGA|Add21~57_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add21~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add21~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add21~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add21~57 .extended_lut = "off";
defparam \VGA|Add21~57 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add21~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N48
cyclonev_lcell_comb \VGA|Add22~57 (
// Equation(s):
// \VGA|Add22~57_sumout  = SUM(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~54  ))
// \VGA|Add22~58  = CARRY(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~57_sumout ),
	.cout(\VGA|Add22~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~57 .extended_lut = "off";
defparam \VGA|Add22~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y61_N51
cyclonev_lcell_comb \VGA|Add22~61 (
// Equation(s):
// \VGA|Add22~61_sumout  = SUM(( \VGA|Add21~57_sumout  ) + ( VCC ) + ( \VGA|Add22~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add21~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add22~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add22~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add22~61 .extended_lut = "off";
defparam \VGA|Add22~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add22~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y61_N0
cyclonev_mac \VGA|Mult8~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult8~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult8~8 .accumulate_clock = "none";
defparam \VGA|Mult8~8 .ax_clock = "none";
defparam \VGA|Mult8~8 .ax_width = 7;
defparam \VGA|Mult8~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult8~8 .ay_scan_in_width = 18;
defparam \VGA|Mult8~8 .ay_use_scan_in = "false";
defparam \VGA|Mult8~8 .az_clock = "none";
defparam \VGA|Mult8~8 .bx_clock = "none";
defparam \VGA|Mult8~8 .by_clock = "none";
defparam \VGA|Mult8~8 .by_use_scan_in = "false";
defparam \VGA|Mult8~8 .bz_clock = "none";
defparam \VGA|Mult8~8 .coef_a_0 = 0;
defparam \VGA|Mult8~8 .coef_a_1 = 0;
defparam \VGA|Mult8~8 .coef_a_2 = 0;
defparam \VGA|Mult8~8 .coef_a_3 = 0;
defparam \VGA|Mult8~8 .coef_a_4 = 0;
defparam \VGA|Mult8~8 .coef_a_5 = 0;
defparam \VGA|Mult8~8 .coef_a_6 = 0;
defparam \VGA|Mult8~8 .coef_a_7 = 0;
defparam \VGA|Mult8~8 .coef_b_0 = 0;
defparam \VGA|Mult8~8 .coef_b_1 = 0;
defparam \VGA|Mult8~8 .coef_b_2 = 0;
defparam \VGA|Mult8~8 .coef_b_3 = 0;
defparam \VGA|Mult8~8 .coef_b_4 = 0;
defparam \VGA|Mult8~8 .coef_b_5 = 0;
defparam \VGA|Mult8~8 .coef_b_6 = 0;
defparam \VGA|Mult8~8 .coef_b_7 = 0;
defparam \VGA|Mult8~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult8~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult8~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult8~8 .delay_scan_out_by = "false";
defparam \VGA|Mult8~8 .enable_double_accum = "false";
defparam \VGA|Mult8~8 .load_const_clock = "none";
defparam \VGA|Mult8~8 .load_const_value = 0;
defparam \VGA|Mult8~8 .mode_sub_location = 0;
defparam \VGA|Mult8~8 .negate_clock = "none";
defparam \VGA|Mult8~8 .operand_source_max = "input";
defparam \VGA|Mult8~8 .operand_source_may = "input";
defparam \VGA|Mult8~8 .operand_source_mbx = "input";
defparam \VGA|Mult8~8 .operand_source_mby = "input";
defparam \VGA|Mult8~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult8~8 .output_clock = "none";
defparam \VGA|Mult8~8 .preadder_subtract_a = "false";
defparam \VGA|Mult8~8 .preadder_subtract_b = "false";
defparam \VGA|Mult8~8 .result_a_width = 64;
defparam \VGA|Mult8~8 .signed_max = "false";
defparam \VGA|Mult8~8 .signed_may = "false";
defparam \VGA|Mult8~8 .signed_mbx = "false";
defparam \VGA|Mult8~8 .signed_mby = "false";
defparam \VGA|Mult8~8 .sub_clock = "none";
defparam \VGA|Mult8~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N0
cyclonev_lcell_comb \VGA|Add11~65 (
// Equation(s):
// \VGA|Add11~65_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add11~66  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~65_sumout ),
	.cout(\VGA|Add11~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~65 .extended_lut = "off";
defparam \VGA|Add11~65 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N3
cyclonev_lcell_comb \VGA|Add11~61 (
// Equation(s):
// \VGA|Add11~61_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add11~66  ))
// \VGA|Add11~62  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add11~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~61_sumout ),
	.cout(\VGA|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~61 .extended_lut = "off";
defparam \VGA|Add11~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N6
cyclonev_lcell_comb \VGA|Add11~1 (
// Equation(s):
// \VGA|Add11~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add11~62  ))
// \VGA|Add11~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add11~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~1_sumout ),
	.cout(\VGA|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~1 .extended_lut = "off";
defparam \VGA|Add11~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N0
cyclonev_lcell_comb \VGA|Add12~70 (
// Equation(s):
// \VGA|Add12~70_cout  = CARRY(( \VGA|Add11~65_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\VGA|Add11~65_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add12~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~70 .extended_lut = "off";
defparam \VGA|Add12~70 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add12~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N3
cyclonev_lcell_comb \VGA|Add12~66 (
// Equation(s):
// \VGA|Add12~66_cout  = CARRY(( \VGA|Add11~61_sumout  ) + ( VCC ) + ( \VGA|Add12~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add12~66_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~66 .extended_lut = "off";
defparam \VGA|Add12~66 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N6
cyclonev_lcell_comb \VGA|Add12~1 (
// Equation(s):
// \VGA|Add12~1_sumout  = SUM(( \VGA|Add11~1_sumout  ) + ( VCC ) + ( \VGA|Add12~66_cout  ))
// \VGA|Add12~2  = CARRY(( \VGA|Add11~1_sumout  ) + ( VCC ) + ( \VGA|Add12~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~1_sumout ),
	.cout(\VGA|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~1 .extended_lut = "off";
defparam \VGA|Add12~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N9
cyclonev_lcell_comb \VGA|Add11~5 (
// Equation(s):
// \VGA|Add11~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add11~2  ))
// \VGA|Add11~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add11~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~5_sumout ),
	.cout(\VGA|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~5 .extended_lut = "off";
defparam \VGA|Add11~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N9
cyclonev_lcell_comb \VGA|Add12~5 (
// Equation(s):
// \VGA|Add12~5_sumout  = SUM(( \VGA|Add11~5_sumout  ) + ( VCC ) + ( \VGA|Add12~2  ))
// \VGA|Add12~6  = CARRY(( \VGA|Add11~5_sumout  ) + ( VCC ) + ( \VGA|Add12~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~5_sumout ),
	.cout(\VGA|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~5 .extended_lut = "off";
defparam \VGA|Add12~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N12
cyclonev_lcell_comb \VGA|Add11~9 (
// Equation(s):
// \VGA|Add11~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add11~6  ))
// \VGA|Add11~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add11~6  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~9_sumout ),
	.cout(\VGA|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~9 .extended_lut = "off";
defparam \VGA|Add11~9 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N12
cyclonev_lcell_comb \VGA|Add12~9 (
// Equation(s):
// \VGA|Add12~9_sumout  = SUM(( \VGA|Add11~9_sumout  ) + ( VCC ) + ( \VGA|Add12~6  ))
// \VGA|Add12~10  = CARRY(( \VGA|Add11~9_sumout  ) + ( VCC ) + ( \VGA|Add12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~9_sumout ),
	.cout(\VGA|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~9 .extended_lut = "off";
defparam \VGA|Add12~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N15
cyclonev_lcell_comb \VGA|Add11~13 (
// Equation(s):
// \VGA|Add11~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|Add11~10  ))
// \VGA|Add11~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( GND ) + ( \VGA|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~13_sumout ),
	.cout(\VGA|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~13 .extended_lut = "off";
defparam \VGA|Add11~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N15
cyclonev_lcell_comb \VGA|Add12~13 (
// Equation(s):
// \VGA|Add12~13_sumout  = SUM(( \VGA|Add11~13_sumout  ) + ( VCC ) + ( \VGA|Add12~10  ))
// \VGA|Add12~14  = CARRY(( \VGA|Add11~13_sumout  ) + ( VCC ) + ( \VGA|Add12~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~13_sumout ),
	.cout(\VGA|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~13 .extended_lut = "off";
defparam \VGA|Add12~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N18
cyclonev_lcell_comb \VGA|Add11~17 (
// Equation(s):
// \VGA|Add11~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|Add11~14  ))
// \VGA|Add11~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( GND ) + ( \VGA|Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~17_sumout ),
	.cout(\VGA|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~17 .extended_lut = "off";
defparam \VGA|Add11~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N18
cyclonev_lcell_comb \VGA|Add12~17 (
// Equation(s):
// \VGA|Add12~17_sumout  = SUM(( \VGA|Add11~17_sumout  ) + ( VCC ) + ( \VGA|Add12~14  ))
// \VGA|Add12~18  = CARRY(( \VGA|Add11~17_sumout  ) + ( VCC ) + ( \VGA|Add12~14  ))

	.dataa(gnd),
	.datab(!\VGA|Add11~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~17_sumout ),
	.cout(\VGA|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~17 .extended_lut = "off";
defparam \VGA|Add12~17 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N21
cyclonev_lcell_comb \VGA|Add11~21 (
// Equation(s):
// \VGA|Add11~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add11~18  ))
// \VGA|Add11~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( GND ) + ( \VGA|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~21_sumout ),
	.cout(\VGA|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~21 .extended_lut = "off";
defparam \VGA|Add11~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N21
cyclonev_lcell_comb \VGA|Add12~21 (
// Equation(s):
// \VGA|Add12~21_sumout  = SUM(( \VGA|Add11~21_sumout  ) + ( VCC ) + ( \VGA|Add12~18  ))
// \VGA|Add12~22  = CARRY(( \VGA|Add11~21_sumout  ) + ( VCC ) + ( \VGA|Add12~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~21_sumout ),
	.cout(\VGA|Add12~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~21 .extended_lut = "off";
defparam \VGA|Add12~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N24
cyclonev_lcell_comb \VGA|Add11~25 (
// Equation(s):
// \VGA|Add11~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add11~22  ))
// \VGA|Add11~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~25_sumout ),
	.cout(\VGA|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~25 .extended_lut = "off";
defparam \VGA|Add11~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N24
cyclonev_lcell_comb \VGA|Add12~25 (
// Equation(s):
// \VGA|Add12~25_sumout  = SUM(( \VGA|Add11~25_sumout  ) + ( VCC ) + ( \VGA|Add12~22  ))
// \VGA|Add12~26  = CARRY(( \VGA|Add11~25_sumout  ) + ( VCC ) + ( \VGA|Add12~22  ))

	.dataa(gnd),
	.datab(!\VGA|Add11~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~25_sumout ),
	.cout(\VGA|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~25 .extended_lut = "off";
defparam \VGA|Add12~25 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add12~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N27
cyclonev_lcell_comb \VGA|Add11~29 (
// Equation(s):
// \VGA|Add11~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add11~26  ))
// \VGA|Add11~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~29_sumout ),
	.cout(\VGA|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~29 .extended_lut = "off";
defparam \VGA|Add11~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N27
cyclonev_lcell_comb \VGA|Add12~29 (
// Equation(s):
// \VGA|Add12~29_sumout  = SUM(( \VGA|Add11~29_sumout  ) + ( VCC ) + ( \VGA|Add12~26  ))
// \VGA|Add12~30  = CARRY(( \VGA|Add11~29_sumout  ) + ( VCC ) + ( \VGA|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~29_sumout ),
	.cout(\VGA|Add12~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~29 .extended_lut = "off";
defparam \VGA|Add12~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N30
cyclonev_lcell_comb \VGA|Add11~33 (
// Equation(s):
// \VGA|Add11~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add11~30  ))
// \VGA|Add11~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~33_sumout ),
	.cout(\VGA|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~33 .extended_lut = "off";
defparam \VGA|Add11~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N30
cyclonev_lcell_comb \VGA|Add12~33 (
// Equation(s):
// \VGA|Add12~33_sumout  = SUM(( \VGA|Add11~33_sumout  ) + ( VCC ) + ( \VGA|Add12~30  ))
// \VGA|Add12~34  = CARRY(( \VGA|Add11~33_sumout  ) + ( VCC ) + ( \VGA|Add12~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~33_sumout ),
	.cout(\VGA|Add12~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~33 .extended_lut = "off";
defparam \VGA|Add12~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N33
cyclonev_lcell_comb \VGA|Add11~37 (
// Equation(s):
// \VGA|Add11~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add11~34  ))
// \VGA|Add11~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add11~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~37_sumout ),
	.cout(\VGA|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~37 .extended_lut = "off";
defparam \VGA|Add11~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N33
cyclonev_lcell_comb \VGA|Add12~37 (
// Equation(s):
// \VGA|Add12~37_sumout  = SUM(( \VGA|Add11~37_sumout  ) + ( VCC ) + ( \VGA|Add12~34  ))
// \VGA|Add12~38  = CARRY(( \VGA|Add11~37_sumout  ) + ( VCC ) + ( \VGA|Add12~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~37_sumout ),
	.cout(\VGA|Add12~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~37 .extended_lut = "off";
defparam \VGA|Add12~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N36
cyclonev_lcell_comb \VGA|Add11~41 (
// Equation(s):
// \VGA|Add11~41_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add11~38  ))
// \VGA|Add11~42  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add11~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~41_sumout ),
	.cout(\VGA|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~41 .extended_lut = "off";
defparam \VGA|Add11~41 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N36
cyclonev_lcell_comb \VGA|Add12~41 (
// Equation(s):
// \VGA|Add12~41_sumout  = SUM(( \VGA|Add11~41_sumout  ) + ( VCC ) + ( \VGA|Add12~38  ))
// \VGA|Add12~42  = CARRY(( \VGA|Add11~41_sumout  ) + ( VCC ) + ( \VGA|Add12~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add11~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~41_sumout ),
	.cout(\VGA|Add12~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~41 .extended_lut = "off";
defparam \VGA|Add12~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add12~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N39
cyclonev_lcell_comb \VGA|Add11~45 (
// Equation(s):
// \VGA|Add11~45_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add11~42  ))
// \VGA|Add11~46  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add11~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~45_sumout ),
	.cout(\VGA|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~45 .extended_lut = "off";
defparam \VGA|Add11~45 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N39
cyclonev_lcell_comb \VGA|Add12~45 (
// Equation(s):
// \VGA|Add12~45_sumout  = SUM(( \VGA|Add11~45_sumout  ) + ( VCC ) + ( \VGA|Add12~42  ))
// \VGA|Add12~46  = CARRY(( \VGA|Add11~45_sumout  ) + ( VCC ) + ( \VGA|Add12~42  ))

	.dataa(!\VGA|Add11~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~45_sumout ),
	.cout(\VGA|Add12~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~45 .extended_lut = "off";
defparam \VGA|Add12~45 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add12~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N42
cyclonev_lcell_comb \VGA|Add11~49 (
// Equation(s):
// \VGA|Add11~49_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add11~46  ))
// \VGA|Add11~50  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add11~46  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~49_sumout ),
	.cout(\VGA|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~49 .extended_lut = "off";
defparam \VGA|Add11~49 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N42
cyclonev_lcell_comb \VGA|Add12~49 (
// Equation(s):
// \VGA|Add12~49_sumout  = SUM(( \VGA|Add11~49_sumout  ) + ( VCC ) + ( \VGA|Add12~46  ))
// \VGA|Add12~50  = CARRY(( \VGA|Add11~49_sumout  ) + ( VCC ) + ( \VGA|Add12~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~49_sumout ),
	.cout(\VGA|Add12~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~49 .extended_lut = "off";
defparam \VGA|Add12~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N45
cyclonev_lcell_comb \VGA|Add11~53 (
// Equation(s):
// \VGA|Add11~53_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add11~50  ))
// \VGA|Add11~54  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add11~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~53_sumout ),
	.cout(\VGA|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~53 .extended_lut = "off";
defparam \VGA|Add11~53 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N45
cyclonev_lcell_comb \VGA|Add12~53 (
// Equation(s):
// \VGA|Add12~53_sumout  = SUM(( \VGA|Add11~53_sumout  ) + ( VCC ) + ( \VGA|Add12~50  ))
// \VGA|Add12~54  = CARRY(( \VGA|Add11~53_sumout  ) + ( VCC ) + ( \VGA|Add12~50  ))

	.dataa(!\VGA|Add11~53_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~53_sumout ),
	.cout(\VGA|Add12~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~53 .extended_lut = "off";
defparam \VGA|Add12~53 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add12~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y59_N48
cyclonev_lcell_comb \VGA|Add11~57 (
// Equation(s):
// \VGA|Add11~57_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add11~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add11~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add11~57 .extended_lut = "off";
defparam \VGA|Add11~57 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N48
cyclonev_lcell_comb \VGA|Add12~57 (
// Equation(s):
// \VGA|Add12~57_sumout  = SUM(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~54  ))
// \VGA|Add12~58  = CARRY(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~57_sumout ),
	.cout(\VGA|Add12~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~57 .extended_lut = "off";
defparam \VGA|Add12~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N51
cyclonev_lcell_comb \VGA|Add12~61 (
// Equation(s):
// \VGA|Add12~61_sumout  = SUM(( \VGA|Add11~57_sumout  ) + ( VCC ) + ( \VGA|Add12~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add11~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add12~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add12~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add12~61 .extended_lut = "off";
defparam \VGA|Add12~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add12~61 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y59_N0
cyclonev_mac \VGA|Mult5~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult5~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult5~8 .accumulate_clock = "none";
defparam \VGA|Mult5~8 .ax_clock = "none";
defparam \VGA|Mult5~8 .ax_width = 7;
defparam \VGA|Mult5~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult5~8 .ay_scan_in_width = 18;
defparam \VGA|Mult5~8 .ay_use_scan_in = "false";
defparam \VGA|Mult5~8 .az_clock = "none";
defparam \VGA|Mult5~8 .bx_clock = "none";
defparam \VGA|Mult5~8 .by_clock = "none";
defparam \VGA|Mult5~8 .by_use_scan_in = "false";
defparam \VGA|Mult5~8 .bz_clock = "none";
defparam \VGA|Mult5~8 .coef_a_0 = 0;
defparam \VGA|Mult5~8 .coef_a_1 = 0;
defparam \VGA|Mult5~8 .coef_a_2 = 0;
defparam \VGA|Mult5~8 .coef_a_3 = 0;
defparam \VGA|Mult5~8 .coef_a_4 = 0;
defparam \VGA|Mult5~8 .coef_a_5 = 0;
defparam \VGA|Mult5~8 .coef_a_6 = 0;
defparam \VGA|Mult5~8 .coef_a_7 = 0;
defparam \VGA|Mult5~8 .coef_b_0 = 0;
defparam \VGA|Mult5~8 .coef_b_1 = 0;
defparam \VGA|Mult5~8 .coef_b_2 = 0;
defparam \VGA|Mult5~8 .coef_b_3 = 0;
defparam \VGA|Mult5~8 .coef_b_4 = 0;
defparam \VGA|Mult5~8 .coef_b_5 = 0;
defparam \VGA|Mult5~8 .coef_b_6 = 0;
defparam \VGA|Mult5~8 .coef_b_7 = 0;
defparam \VGA|Mult5~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult5~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult5~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult5~8 .delay_scan_out_by = "false";
defparam \VGA|Mult5~8 .enable_double_accum = "false";
defparam \VGA|Mult5~8 .load_const_clock = "none";
defparam \VGA|Mult5~8 .load_const_value = 0;
defparam \VGA|Mult5~8 .mode_sub_location = 0;
defparam \VGA|Mult5~8 .negate_clock = "none";
defparam \VGA|Mult5~8 .operand_source_max = "input";
defparam \VGA|Mult5~8 .operand_source_may = "input";
defparam \VGA|Mult5~8 .operand_source_mbx = "input";
defparam \VGA|Mult5~8 .operand_source_mby = "input";
defparam \VGA|Mult5~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult5~8 .output_clock = "none";
defparam \VGA|Mult5~8 .preadder_subtract_a = "false";
defparam \VGA|Mult5~8 .preadder_subtract_b = "false";
defparam \VGA|Mult5~8 .result_a_width = 64;
defparam \VGA|Mult5~8 .signed_max = "false";
defparam \VGA|Mult5~8 .signed_may = "false";
defparam \VGA|Mult5~8 .signed_mbx = "false";
defparam \VGA|Mult5~8 .signed_mby = "false";
defparam \VGA|Mult5~8 .sub_clock = "none";
defparam \VGA|Mult5~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N0
cyclonev_lcell_comb \VGA|Add5~70 (
// Equation(s):
// \VGA|Add5~70_cout  = CARRY(( \VGA|vga_Vertical|v_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA|Add5~70_cout ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~70 .extended_lut = "off";
defparam \VGA|Add5~70 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N3
cyclonev_lcell_comb \VGA|Add5~1 (
// Equation(s):
// \VGA|Add5~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add5~70_cout  ))
// \VGA|Add5~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [1] ) + ( VCC ) + ( \VGA|Add5~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~1_sumout ),
	.cout(\VGA|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~1 .extended_lut = "off";
defparam \VGA|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N6
cyclonev_lcell_comb \VGA|Add5~5 (
// Equation(s):
// \VGA|Add5~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add5~2  ))
// \VGA|Add5~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [2] ) + ( VCC ) + ( \VGA|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~5_sumout ),
	.cout(\VGA|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~5 .extended_lut = "off";
defparam \VGA|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N9
cyclonev_lcell_comb \VGA|Add5~9 (
// Equation(s):
// \VGA|Add5~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add5~6  ))
// \VGA|Add5~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [3] ) + ( VCC ) + ( \VGA|Add5~6  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~9_sumout ),
	.cout(\VGA|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~9 .extended_lut = "off";
defparam \VGA|Add5~9 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N12
cyclonev_lcell_comb \VGA|Add5~13 (
// Equation(s):
// \VGA|Add5~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add5~10  ))
// \VGA|Add5~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [4] ) + ( VCC ) + ( \VGA|Add5~10  ))

	.dataa(gnd),
	.datab(!\VGA|vga_Vertical|v_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~13_sumout ),
	.cout(\VGA|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~13 .extended_lut = "off";
defparam \VGA|Add5~13 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N15
cyclonev_lcell_comb \VGA|Add5~17 (
// Equation(s):
// \VGA|Add5~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add5~14  ))
// \VGA|Add5~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [5] ) + ( VCC ) + ( \VGA|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~17_sumout ),
	.cout(\VGA|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~17 .extended_lut = "off";
defparam \VGA|Add5~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N0
cyclonev_lcell_comb \VGA|Add4~1 (
// Equation(s):
// \VGA|Add4~1_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( !VCC ))
// \VGA|Add4~2  = CARRY(( \VGA|vga_Vertical|v_Count_Value [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~1_sumout ),
	.cout(\VGA|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~1 .extended_lut = "off";
defparam \VGA|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N18
cyclonev_lcell_comb \VGA|Add5~21 (
// Equation(s):
// \VGA|Add5~21_sumout  = SUM(( \VGA|Add4~1_sumout  ) + ( VCC ) + ( \VGA|Add5~18  ))
// \VGA|Add5~22  = CARRY(( \VGA|Add4~1_sumout  ) + ( VCC ) + ( \VGA|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~21_sumout ),
	.cout(\VGA|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~21 .extended_lut = "off";
defparam \VGA|Add5~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N3
cyclonev_lcell_comb \VGA|Add4~5 (
// Equation(s):
// \VGA|Add4~5_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add4~2  ))
// \VGA|Add4~6  = CARRY(( \VGA|vga_Vertical|v_Count_Value [7] ) + ( VCC ) + ( \VGA|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~5_sumout ),
	.cout(\VGA|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~5 .extended_lut = "off";
defparam \VGA|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N21
cyclonev_lcell_comb \VGA|Add5~25 (
// Equation(s):
// \VGA|Add5~25_sumout  = SUM(( \VGA|Add4~5_sumout  ) + ( VCC ) + ( \VGA|Add5~22  ))
// \VGA|Add5~26  = CARRY(( \VGA|Add4~5_sumout  ) + ( VCC ) + ( \VGA|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~25_sumout ),
	.cout(\VGA|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~25 .extended_lut = "off";
defparam \VGA|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N6
cyclonev_lcell_comb \VGA|Add4~9 (
// Equation(s):
// \VGA|Add4~9_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add4~6  ))
// \VGA|Add4~10  = CARRY(( \VGA|vga_Vertical|v_Count_Value [8] ) + ( VCC ) + ( \VGA|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~9_sumout ),
	.cout(\VGA|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~9 .extended_lut = "off";
defparam \VGA|Add4~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N24
cyclonev_lcell_comb \VGA|Add5~29 (
// Equation(s):
// \VGA|Add5~29_sumout  = SUM(( \VGA|Add4~9_sumout  ) + ( VCC ) + ( \VGA|Add5~26  ))
// \VGA|Add5~30  = CARRY(( \VGA|Add4~9_sumout  ) + ( VCC ) + ( \VGA|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~29_sumout ),
	.cout(\VGA|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~29 .extended_lut = "off";
defparam \VGA|Add5~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N9
cyclonev_lcell_comb \VGA|Add4~13 (
// Equation(s):
// \VGA|Add4~13_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add4~10  ))
// \VGA|Add4~14  = CARRY(( \VGA|vga_Vertical|v_Count_Value [9] ) + ( VCC ) + ( \VGA|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~13_sumout ),
	.cout(\VGA|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~13 .extended_lut = "off";
defparam \VGA|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N27
cyclonev_lcell_comb \VGA|Add5~33 (
// Equation(s):
// \VGA|Add5~33_sumout  = SUM(( \VGA|Add4~13_sumout  ) + ( VCC ) + ( \VGA|Add5~30  ))
// \VGA|Add5~34  = CARRY(( \VGA|Add4~13_sumout  ) + ( VCC ) + ( \VGA|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~33_sumout ),
	.cout(\VGA|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~33 .extended_lut = "off";
defparam \VGA|Add5~33 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N12
cyclonev_lcell_comb \VGA|Add4~17 (
// Equation(s):
// \VGA|Add4~17_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add4~14  ))
// \VGA|Add4~18  = CARRY(( \VGA|vga_Vertical|v_Count_Value [10] ) + ( VCC ) + ( \VGA|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~17_sumout ),
	.cout(\VGA|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~17 .extended_lut = "off";
defparam \VGA|Add4~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N30
cyclonev_lcell_comb \VGA|Add5~37 (
// Equation(s):
// \VGA|Add5~37_sumout  = SUM(( \VGA|Add4~17_sumout  ) + ( VCC ) + ( \VGA|Add5~34  ))
// \VGA|Add5~38  = CARRY(( \VGA|Add4~17_sumout  ) + ( VCC ) + ( \VGA|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~37_sumout ),
	.cout(\VGA|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~37 .extended_lut = "off";
defparam \VGA|Add5~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N15
cyclonev_lcell_comb \VGA|Add4~21 (
// Equation(s):
// \VGA|Add4~21_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add4~18  ))
// \VGA|Add4~22  = CARRY(( \VGA|vga_Vertical|v_Count_Value [11] ) + ( VCC ) + ( \VGA|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~21_sumout ),
	.cout(\VGA|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~21 .extended_lut = "off";
defparam \VGA|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N33
cyclonev_lcell_comb \VGA|Add5~41 (
// Equation(s):
// \VGA|Add5~41_sumout  = SUM(( \VGA|Add4~21_sumout  ) + ( VCC ) + ( \VGA|Add5~38  ))
// \VGA|Add5~42  = CARRY(( \VGA|Add4~21_sumout  ) + ( VCC ) + ( \VGA|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~41_sumout ),
	.cout(\VGA|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~41 .extended_lut = "off";
defparam \VGA|Add5~41 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N18
cyclonev_lcell_comb \VGA|Add4~25 (
// Equation(s):
// \VGA|Add4~25_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add4~22  ))
// \VGA|Add4~26  = CARRY(( \VGA|vga_Vertical|v_Count_Value [12] ) + ( VCC ) + ( \VGA|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_Vertical|v_Count_Value [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~25_sumout ),
	.cout(\VGA|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~25 .extended_lut = "off";
defparam \VGA|Add4~25 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N36
cyclonev_lcell_comb \VGA|Add5~45 (
// Equation(s):
// \VGA|Add5~45_sumout  = SUM(( \VGA|Add4~25_sumout  ) + ( VCC ) + ( \VGA|Add5~42  ))
// \VGA|Add5~46  = CARRY(( \VGA|Add4~25_sumout  ) + ( VCC ) + ( \VGA|Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~45_sumout ),
	.cout(\VGA|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~45 .extended_lut = "off";
defparam \VGA|Add5~45 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N21
cyclonev_lcell_comb \VGA|Add4~29 (
// Equation(s):
// \VGA|Add4~29_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add4~26  ))
// \VGA|Add4~30  = CARRY(( \VGA|vga_Vertical|v_Count_Value [13] ) + ( VCC ) + ( \VGA|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~29_sumout ),
	.cout(\VGA|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~29 .extended_lut = "off";
defparam \VGA|Add4~29 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N39
cyclonev_lcell_comb \VGA|Add5~49 (
// Equation(s):
// \VGA|Add5~49_sumout  = SUM(( \VGA|Add4~29_sumout  ) + ( VCC ) + ( \VGA|Add5~46  ))
// \VGA|Add5~50  = CARRY(( \VGA|Add4~29_sumout  ) + ( VCC ) + ( \VGA|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~49_sumout ),
	.cout(\VGA|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~49 .extended_lut = "off";
defparam \VGA|Add5~49 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N24
cyclonev_lcell_comb \VGA|Add4~33 (
// Equation(s):
// \VGA|Add4~33_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add4~30  ))
// \VGA|Add4~34  = CARRY(( \VGA|vga_Vertical|v_Count_Value [14] ) + ( VCC ) + ( \VGA|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_Vertical|v_Count_Value [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~33_sumout ),
	.cout(\VGA|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~33 .extended_lut = "off";
defparam \VGA|Add4~33 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N42
cyclonev_lcell_comb \VGA|Add5~53 (
// Equation(s):
// \VGA|Add5~53_sumout  = SUM(( \VGA|Add4~33_sumout  ) + ( VCC ) + ( \VGA|Add5~50  ))
// \VGA|Add5~54  = CARRY(( \VGA|Add4~33_sumout  ) + ( VCC ) + ( \VGA|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~53_sumout ),
	.cout(\VGA|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~53 .extended_lut = "off";
defparam \VGA|Add5~53 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N27
cyclonev_lcell_comb \VGA|Add4~37 (
// Equation(s):
// \VGA|Add4~37_sumout  = SUM(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add4~34  ))
// \VGA|Add4~38  = CARRY(( \VGA|vga_Vertical|v_Count_Value [15] ) + ( VCC ) + ( \VGA|Add4~34  ))

	.dataa(!\VGA|vga_Vertical|v_Count_Value [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~37_sumout ),
	.cout(\VGA|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~37 .extended_lut = "off";
defparam \VGA|Add4~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N45
cyclonev_lcell_comb \VGA|Add5~57 (
// Equation(s):
// \VGA|Add5~57_sumout  = SUM(( \VGA|Add4~37_sumout  ) + ( VCC ) + ( \VGA|Add5~54  ))
// \VGA|Add5~58  = CARRY(( \VGA|Add4~37_sumout  ) + ( VCC ) + ( \VGA|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|Add4~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~57_sumout ),
	.cout(\VGA|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~57 .extended_lut = "off";
defparam \VGA|Add5~57 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N30
cyclonev_lcell_comb \VGA|Add4~41 (
// Equation(s):
// \VGA|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \VGA|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add4~41 .extended_lut = "off";
defparam \VGA|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \VGA|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N48
cyclonev_lcell_comb \VGA|Add5~61 (
// Equation(s):
// \VGA|Add5~61_sumout  = SUM(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~58  ))
// \VGA|Add5~62  = CARRY(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add4~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~61_sumout ),
	.cout(\VGA|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~61 .extended_lut = "off";
defparam \VGA|Add5~61 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y61_N51
cyclonev_lcell_comb \VGA|Add5~65 (
// Equation(s):
// \VGA|Add5~65_sumout  = SUM(( \VGA|Add4~41_sumout  ) + ( VCC ) + ( \VGA|Add5~62  ))

	.dataa(!\VGA|Add4~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add5~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add5~65 .extended_lut = "off";
defparam \VGA|Add5~65 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y57_N0
cyclonev_mac \VGA|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult2~8 .accumulate_clock = "none";
defparam \VGA|Mult2~8 .ax_clock = "none";
defparam \VGA|Mult2~8 .ax_width = 7;
defparam \VGA|Mult2~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult2~8 .ay_scan_in_width = 18;
defparam \VGA|Mult2~8 .ay_use_scan_in = "false";
defparam \VGA|Mult2~8 .az_clock = "none";
defparam \VGA|Mult2~8 .bx_clock = "none";
defparam \VGA|Mult2~8 .by_clock = "none";
defparam \VGA|Mult2~8 .by_use_scan_in = "false";
defparam \VGA|Mult2~8 .bz_clock = "none";
defparam \VGA|Mult2~8 .coef_a_0 = 0;
defparam \VGA|Mult2~8 .coef_a_1 = 0;
defparam \VGA|Mult2~8 .coef_a_2 = 0;
defparam \VGA|Mult2~8 .coef_a_3 = 0;
defparam \VGA|Mult2~8 .coef_a_4 = 0;
defparam \VGA|Mult2~8 .coef_a_5 = 0;
defparam \VGA|Mult2~8 .coef_a_6 = 0;
defparam \VGA|Mult2~8 .coef_a_7 = 0;
defparam \VGA|Mult2~8 .coef_b_0 = 0;
defparam \VGA|Mult2~8 .coef_b_1 = 0;
defparam \VGA|Mult2~8 .coef_b_2 = 0;
defparam \VGA|Mult2~8 .coef_b_3 = 0;
defparam \VGA|Mult2~8 .coef_b_4 = 0;
defparam \VGA|Mult2~8 .coef_b_5 = 0;
defparam \VGA|Mult2~8 .coef_b_6 = 0;
defparam \VGA|Mult2~8 .coef_b_7 = 0;
defparam \VGA|Mult2~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult2~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult2~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult2~8 .delay_scan_out_by = "false";
defparam \VGA|Mult2~8 .enable_double_accum = "false";
defparam \VGA|Mult2~8 .load_const_clock = "none";
defparam \VGA|Mult2~8 .load_const_value = 0;
defparam \VGA|Mult2~8 .mode_sub_location = 0;
defparam \VGA|Mult2~8 .negate_clock = "none";
defparam \VGA|Mult2~8 .operand_source_max = "input";
defparam \VGA|Mult2~8 .operand_source_may = "input";
defparam \VGA|Mult2~8 .operand_source_mbx = "input";
defparam \VGA|Mult2~8 .operand_source_mby = "input";
defparam \VGA|Mult2~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult2~8 .output_clock = "none";
defparam \VGA|Mult2~8 .preadder_subtract_a = "false";
defparam \VGA|Mult2~8 .preadder_subtract_b = "false";
defparam \VGA|Mult2~8 .result_a_width = 64;
defparam \VGA|Mult2~8 .signed_max = "false";
defparam \VGA|Mult2~8 .signed_may = "false";
defparam \VGA|Mult2~8 .signed_mbx = "false";
defparam \VGA|Mult2~8 .signed_mby = "false";
defparam \VGA|Mult2~8 .sub_clock = "none";
defparam \VGA|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N48
cyclonev_lcell_comb \VGA|Add1~71 (
// Equation(s):
// \VGA|Add1~71_combout  = ( \VGA|Add1~69_combout  & ( !\VGA|always0~38_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|always0~38_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|Add1~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~71 .extended_lut = "off";
defparam \VGA|Add1~71 .lut_mask = 64'h00000000CCCCCCCC;
defparam \VGA|Add1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y57_N48
cyclonev_lcell_comb \VGA|Add1~72 (
// Equation(s):
// \VGA|Add1~72_combout  = ( \VGA|Mult2~23  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Mult8~23 )) # (\VGA|Add1~70_combout  & ((\VGA|Mult5~23 ))) ) ) ) # ( !\VGA|Mult2~23  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & 
// (\VGA|Mult8~23 )) # (\VGA|Add1~70_combout  & ((\VGA|Mult5~23 ))) ) ) ) # ( \VGA|Mult2~23  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add1~70_combout ) # (\VGA|Add17~1_sumout ) ) ) ) # ( !\VGA|Mult2~23  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add17~1_sumout  & 
// !\VGA|Add1~70_combout ) ) ) )

	.dataa(!\VGA|Add17~1_sumout ),
	.datab(!\VGA|Add1~70_combout ),
	.datac(!\VGA|Mult8~23 ),
	.datad(!\VGA|Mult5~23 ),
	.datae(!\VGA|Mult2~23 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~72 .extended_lut = "off";
defparam \VGA|Add1~72 .lut_mask = 64'h444477770C3F0C3F;
defparam \VGA|Add1~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N15
cyclonev_lcell_comb \VGA|Add1~65 (
// Equation(s):
// \VGA|Add1~65_combout  = ( \VGA|always0~34_combout  & ( !\VGA|always0~43_combout  ) ) # ( !\VGA|always0~34_combout  & ( (\VGA|always0~42_combout  & !\VGA|always0~43_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|always0~42_combout ),
	.datad(!\VGA|always0~43_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~65 .extended_lut = "off";
defparam \VGA|Add1~65 .lut_mask = 64'h0F000F00FF00FF00;
defparam \VGA|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y59_N0
cyclonev_mac \VGA|Mult4~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult4~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult4~8 .accumulate_clock = "none";
defparam \VGA|Mult4~8 .ax_clock = "none";
defparam \VGA|Mult4~8 .ax_width = 7;
defparam \VGA|Mult4~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult4~8 .ay_scan_in_width = 18;
defparam \VGA|Mult4~8 .ay_use_scan_in = "false";
defparam \VGA|Mult4~8 .az_clock = "none";
defparam \VGA|Mult4~8 .bx_clock = "none";
defparam \VGA|Mult4~8 .by_clock = "none";
defparam \VGA|Mult4~8 .by_use_scan_in = "false";
defparam \VGA|Mult4~8 .bz_clock = "none";
defparam \VGA|Mult4~8 .coef_a_0 = 0;
defparam \VGA|Mult4~8 .coef_a_1 = 0;
defparam \VGA|Mult4~8 .coef_a_2 = 0;
defparam \VGA|Mult4~8 .coef_a_3 = 0;
defparam \VGA|Mult4~8 .coef_a_4 = 0;
defparam \VGA|Mult4~8 .coef_a_5 = 0;
defparam \VGA|Mult4~8 .coef_a_6 = 0;
defparam \VGA|Mult4~8 .coef_a_7 = 0;
defparam \VGA|Mult4~8 .coef_b_0 = 0;
defparam \VGA|Mult4~8 .coef_b_1 = 0;
defparam \VGA|Mult4~8 .coef_b_2 = 0;
defparam \VGA|Mult4~8 .coef_b_3 = 0;
defparam \VGA|Mult4~8 .coef_b_4 = 0;
defparam \VGA|Mult4~8 .coef_b_5 = 0;
defparam \VGA|Mult4~8 .coef_b_6 = 0;
defparam \VGA|Mult4~8 .coef_b_7 = 0;
defparam \VGA|Mult4~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult4~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult4~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult4~8 .delay_scan_out_by = "false";
defparam \VGA|Mult4~8 .enable_double_accum = "false";
defparam \VGA|Mult4~8 .load_const_clock = "none";
defparam \VGA|Mult4~8 .load_const_value = 0;
defparam \VGA|Mult4~8 .mode_sub_location = 0;
defparam \VGA|Mult4~8 .negate_clock = "none";
defparam \VGA|Mult4~8 .operand_source_max = "input";
defparam \VGA|Mult4~8 .operand_source_may = "input";
defparam \VGA|Mult4~8 .operand_source_mbx = "input";
defparam \VGA|Mult4~8 .operand_source_mby = "input";
defparam \VGA|Mult4~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult4~8 .output_clock = "none";
defparam \VGA|Mult4~8 .preadder_subtract_a = "false";
defparam \VGA|Mult4~8 .preadder_subtract_b = "false";
defparam \VGA|Mult4~8 .result_a_width = 64;
defparam \VGA|Mult4~8 .signed_max = "false";
defparam \VGA|Mult4~8 .signed_may = "false";
defparam \VGA|Mult4~8 .signed_mbx = "false";
defparam \VGA|Mult4~8 .signed_mby = "false";
defparam \VGA|Mult4~8 .sub_clock = "none";
defparam \VGA|Mult4~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y61_N0
cyclonev_mac \VGA|Mult6~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult6~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult6~8 .accumulate_clock = "none";
defparam \VGA|Mult6~8 .ax_clock = "none";
defparam \VGA|Mult6~8 .ax_width = 7;
defparam \VGA|Mult6~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult6~8 .ay_scan_in_width = 18;
defparam \VGA|Mult6~8 .ay_use_scan_in = "false";
defparam \VGA|Mult6~8 .az_clock = "none";
defparam \VGA|Mult6~8 .bx_clock = "none";
defparam \VGA|Mult6~8 .by_clock = "none";
defparam \VGA|Mult6~8 .by_use_scan_in = "false";
defparam \VGA|Mult6~8 .bz_clock = "none";
defparam \VGA|Mult6~8 .coef_a_0 = 0;
defparam \VGA|Mult6~8 .coef_a_1 = 0;
defparam \VGA|Mult6~8 .coef_a_2 = 0;
defparam \VGA|Mult6~8 .coef_a_3 = 0;
defparam \VGA|Mult6~8 .coef_a_4 = 0;
defparam \VGA|Mult6~8 .coef_a_5 = 0;
defparam \VGA|Mult6~8 .coef_a_6 = 0;
defparam \VGA|Mult6~8 .coef_a_7 = 0;
defparam \VGA|Mult6~8 .coef_b_0 = 0;
defparam \VGA|Mult6~8 .coef_b_1 = 0;
defparam \VGA|Mult6~8 .coef_b_2 = 0;
defparam \VGA|Mult6~8 .coef_b_3 = 0;
defparam \VGA|Mult6~8 .coef_b_4 = 0;
defparam \VGA|Mult6~8 .coef_b_5 = 0;
defparam \VGA|Mult6~8 .coef_b_6 = 0;
defparam \VGA|Mult6~8 .coef_b_7 = 0;
defparam \VGA|Mult6~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult6~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult6~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult6~8 .delay_scan_out_by = "false";
defparam \VGA|Mult6~8 .enable_double_accum = "false";
defparam \VGA|Mult6~8 .load_const_clock = "none";
defparam \VGA|Mult6~8 .load_const_value = 0;
defparam \VGA|Mult6~8 .mode_sub_location = 0;
defparam \VGA|Mult6~8 .negate_clock = "none";
defparam \VGA|Mult6~8 .operand_source_max = "input";
defparam \VGA|Mult6~8 .operand_source_may = "input";
defparam \VGA|Mult6~8 .operand_source_mbx = "input";
defparam \VGA|Mult6~8 .operand_source_mby = "input";
defparam \VGA|Mult6~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult6~8 .output_clock = "none";
defparam \VGA|Mult6~8 .preadder_subtract_a = "false";
defparam \VGA|Mult6~8 .preadder_subtract_b = "false";
defparam \VGA|Mult6~8 .result_a_width = 64;
defparam \VGA|Mult6~8 .signed_max = "false";
defparam \VGA|Mult6~8 .signed_may = "false";
defparam \VGA|Mult6~8 .signed_mbx = "false";
defparam \VGA|Mult6~8 .signed_mby = "false";
defparam \VGA|Mult6~8 .sub_clock = "none";
defparam \VGA|Mult6~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y57_N0
cyclonev_mac \VGA|Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add12~61_sumout ,\VGA|Add12~57_sumout ,\VGA|Add12~53_sumout ,\VGA|Add12~49_sumout ,\VGA|Add12~45_sumout ,\VGA|Add12~41_sumout ,\VGA|Add12~37_sumout ,\VGA|Add12~33_sumout ,\VGA|Add12~29_sumout ,\VGA|Add12~25_sumout ,\VGA|Add12~21_sumout ,\VGA|Add12~17_sumout ,
\VGA|Add12~13_sumout ,\VGA|Add12~9_sumout ,\VGA|Add12~5_sumout ,\VGA|Add12~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult3~8 .accumulate_clock = "none";
defparam \VGA|Mult3~8 .ax_clock = "none";
defparam \VGA|Mult3~8 .ax_width = 7;
defparam \VGA|Mult3~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult3~8 .ay_scan_in_width = 18;
defparam \VGA|Mult3~8 .ay_use_scan_in = "false";
defparam \VGA|Mult3~8 .az_clock = "none";
defparam \VGA|Mult3~8 .bx_clock = "none";
defparam \VGA|Mult3~8 .by_clock = "none";
defparam \VGA|Mult3~8 .by_use_scan_in = "false";
defparam \VGA|Mult3~8 .bz_clock = "none";
defparam \VGA|Mult3~8 .coef_a_0 = 0;
defparam \VGA|Mult3~8 .coef_a_1 = 0;
defparam \VGA|Mult3~8 .coef_a_2 = 0;
defparam \VGA|Mult3~8 .coef_a_3 = 0;
defparam \VGA|Mult3~8 .coef_a_4 = 0;
defparam \VGA|Mult3~8 .coef_a_5 = 0;
defparam \VGA|Mult3~8 .coef_a_6 = 0;
defparam \VGA|Mult3~8 .coef_a_7 = 0;
defparam \VGA|Mult3~8 .coef_b_0 = 0;
defparam \VGA|Mult3~8 .coef_b_1 = 0;
defparam \VGA|Mult3~8 .coef_b_2 = 0;
defparam \VGA|Mult3~8 .coef_b_3 = 0;
defparam \VGA|Mult3~8 .coef_b_4 = 0;
defparam \VGA|Mult3~8 .coef_b_5 = 0;
defparam \VGA|Mult3~8 .coef_b_6 = 0;
defparam \VGA|Mult3~8 .coef_b_7 = 0;
defparam \VGA|Mult3~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult3~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult3~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult3~8 .delay_scan_out_by = "false";
defparam \VGA|Mult3~8 .enable_double_accum = "false";
defparam \VGA|Mult3~8 .load_const_clock = "none";
defparam \VGA|Mult3~8 .load_const_value = 0;
defparam \VGA|Mult3~8 .mode_sub_location = 0;
defparam \VGA|Mult3~8 .negate_clock = "none";
defparam \VGA|Mult3~8 .operand_source_max = "input";
defparam \VGA|Mult3~8 .operand_source_may = "input";
defparam \VGA|Mult3~8 .operand_source_mbx = "input";
defparam \VGA|Mult3~8 .operand_source_mby = "input";
defparam \VGA|Mult3~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult3~8 .output_clock = "none";
defparam \VGA|Mult3~8 .preadder_subtract_a = "false";
defparam \VGA|Mult3~8 .preadder_subtract_b = "false";
defparam \VGA|Mult3~8 .result_a_width = 64;
defparam \VGA|Mult3~8 .signed_max = "false";
defparam \VGA|Mult3~8 .signed_may = "false";
defparam \VGA|Mult3~8 .signed_mbx = "false";
defparam \VGA|Mult3~8 .signed_mby = "false";
defparam \VGA|Mult3~8 .sub_clock = "none";
defparam \VGA|Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y63_N0
cyclonev_mac \VGA|Mult7~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add22~61_sumout ,\VGA|Add22~57_sumout ,\VGA|Add22~53_sumout ,\VGA|Add22~49_sumout ,\VGA|Add22~45_sumout ,\VGA|Add22~41_sumout ,\VGA|Add22~37_sumout ,\VGA|Add22~33_sumout ,\VGA|Add22~29_sumout ,\VGA|Add22~25_sumout ,\VGA|Add22~21_sumout ,\VGA|Add22~17_sumout ,
\VGA|Add22~13_sumout ,\VGA|Add22~9_sumout ,\VGA|Add22~5_sumout ,\VGA|Add22~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [1],\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult7~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult7~8 .accumulate_clock = "none";
defparam \VGA|Mult7~8 .ax_clock = "none";
defparam \VGA|Mult7~8 .ax_width = 7;
defparam \VGA|Mult7~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult7~8 .ay_scan_in_width = 18;
defparam \VGA|Mult7~8 .ay_use_scan_in = "false";
defparam \VGA|Mult7~8 .az_clock = "none";
defparam \VGA|Mult7~8 .bx_clock = "none";
defparam \VGA|Mult7~8 .by_clock = "none";
defparam \VGA|Mult7~8 .by_use_scan_in = "false";
defparam \VGA|Mult7~8 .bz_clock = "none";
defparam \VGA|Mult7~8 .coef_a_0 = 0;
defparam \VGA|Mult7~8 .coef_a_1 = 0;
defparam \VGA|Mult7~8 .coef_a_2 = 0;
defparam \VGA|Mult7~8 .coef_a_3 = 0;
defparam \VGA|Mult7~8 .coef_a_4 = 0;
defparam \VGA|Mult7~8 .coef_a_5 = 0;
defparam \VGA|Mult7~8 .coef_a_6 = 0;
defparam \VGA|Mult7~8 .coef_a_7 = 0;
defparam \VGA|Mult7~8 .coef_b_0 = 0;
defparam \VGA|Mult7~8 .coef_b_1 = 0;
defparam \VGA|Mult7~8 .coef_b_2 = 0;
defparam \VGA|Mult7~8 .coef_b_3 = 0;
defparam \VGA|Mult7~8 .coef_b_4 = 0;
defparam \VGA|Mult7~8 .coef_b_5 = 0;
defparam \VGA|Mult7~8 .coef_b_6 = 0;
defparam \VGA|Mult7~8 .coef_b_7 = 0;
defparam \VGA|Mult7~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult7~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult7~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult7~8 .delay_scan_out_by = "false";
defparam \VGA|Mult7~8 .enable_double_accum = "false";
defparam \VGA|Mult7~8 .load_const_clock = "none";
defparam \VGA|Mult7~8 .load_const_value = 0;
defparam \VGA|Mult7~8 .mode_sub_location = 0;
defparam \VGA|Mult7~8 .negate_clock = "none";
defparam \VGA|Mult7~8 .operand_source_max = "input";
defparam \VGA|Mult7~8 .operand_source_may = "input";
defparam \VGA|Mult7~8 .operand_source_mbx = "input";
defparam \VGA|Mult7~8 .operand_source_mby = "input";
defparam \VGA|Mult7~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult7~8 .output_clock = "none";
defparam \VGA|Mult7~8 .preadder_subtract_a = "false";
defparam \VGA|Mult7~8 .preadder_subtract_b = "false";
defparam \VGA|Mult7~8 .result_a_width = 64;
defparam \VGA|Mult7~8 .signed_max = "false";
defparam \VGA|Mult7~8 .signed_may = "false";
defparam \VGA|Mult7~8 .signed_mbx = "false";
defparam \VGA|Mult7~8 .signed_mby = "false";
defparam \VGA|Mult7~8 .sub_clock = "none";
defparam \VGA|Mult7~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y59_N42
cyclonev_lcell_comb \VGA|Add1~66 (
// Equation(s):
// \VGA|Add1~66_combout  = ( \VGA|red[0]~2_combout  & ( \VGA|Mult7~23  & ( (!\VGA|Add1~65_combout  & ((\VGA|Mult3~23 ))) # (\VGA|Add1~65_combout  & (\VGA|Mult4~23 )) ) ) ) # ( !\VGA|red[0]~2_combout  & ( \VGA|Mult7~23  & ( (!\VGA|Add1~65_combout ) # 
// (\VGA|Mult6~23 ) ) ) ) # ( \VGA|red[0]~2_combout  & ( !\VGA|Mult7~23  & ( (!\VGA|Add1~65_combout  & ((\VGA|Mult3~23 ))) # (\VGA|Add1~65_combout  & (\VGA|Mult4~23 )) ) ) ) # ( !\VGA|red[0]~2_combout  & ( !\VGA|Mult7~23  & ( (\VGA|Add1~65_combout  & 
// \VGA|Mult6~23 ) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|Mult4~23 ),
	.datac(!\VGA|Mult6~23 ),
	.datad(!\VGA|Mult3~23 ),
	.datae(!\VGA|red[0]~2_combout ),
	.dataf(!\VGA|Mult7~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~66 .extended_lut = "off";
defparam \VGA|Add1~66 .lut_mask = 64'h050511BBAFAF11BB;
defparam \VGA|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N0
cyclonev_lcell_comb \VGA|Add1~67 (
// Equation(s):
// \VGA|Add1~67_combout  = ( \VGA|blue[2]~0_combout  & ( !\VGA|always0~5_combout  & ( (!\VGA|red[0]~2_combout  & (((!\VGA|always0~34_combout  & !\VGA|always0~39_combout )) # (\VGA|always0~28_combout ))) ) ) ) # ( !\VGA|blue[2]~0_combout  & ( 
// !\VGA|always0~5_combout  ) )

	.dataa(!\VGA|always0~34_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|always0~39_combout ),
	.datad(!\VGA|always0~28_combout ),
	.datae(!\VGA|blue[2]~0_combout ),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~67 .extended_lut = "off";
defparam \VGA|Add1~67 .lut_mask = 64'hFFFF80CC00000000;
defparam \VGA|Add1~67 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y63_N0
cyclonev_mac \VGA|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult1~8 .accumulate_clock = "none";
defparam \VGA|Mult1~8 .ax_clock = "none";
defparam \VGA|Mult1~8 .ax_width = 7;
defparam \VGA|Mult1~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult1~8 .ay_scan_in_width = 18;
defparam \VGA|Mult1~8 .ay_use_scan_in = "false";
defparam \VGA|Mult1~8 .az_clock = "none";
defparam \VGA|Mult1~8 .bx_clock = "none";
defparam \VGA|Mult1~8 .by_clock = "none";
defparam \VGA|Mult1~8 .by_use_scan_in = "false";
defparam \VGA|Mult1~8 .bz_clock = "none";
defparam \VGA|Mult1~8 .coef_a_0 = 0;
defparam \VGA|Mult1~8 .coef_a_1 = 0;
defparam \VGA|Mult1~8 .coef_a_2 = 0;
defparam \VGA|Mult1~8 .coef_a_3 = 0;
defparam \VGA|Mult1~8 .coef_a_4 = 0;
defparam \VGA|Mult1~8 .coef_a_5 = 0;
defparam \VGA|Mult1~8 .coef_a_6 = 0;
defparam \VGA|Mult1~8 .coef_a_7 = 0;
defparam \VGA|Mult1~8 .coef_b_0 = 0;
defparam \VGA|Mult1~8 .coef_b_1 = 0;
defparam \VGA|Mult1~8 .coef_b_2 = 0;
defparam \VGA|Mult1~8 .coef_b_3 = 0;
defparam \VGA|Mult1~8 .coef_b_4 = 0;
defparam \VGA|Mult1~8 .coef_b_5 = 0;
defparam \VGA|Mult1~8 .coef_b_6 = 0;
defparam \VGA|Mult1~8 .coef_b_7 = 0;
defparam \VGA|Mult1~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult1~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult1~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult1~8 .delay_scan_out_by = "false";
defparam \VGA|Mult1~8 .enable_double_accum = "false";
defparam \VGA|Mult1~8 .load_const_clock = "none";
defparam \VGA|Mult1~8 .load_const_value = 0;
defparam \VGA|Mult1~8 .mode_sub_location = 0;
defparam \VGA|Mult1~8 .negate_clock = "none";
defparam \VGA|Mult1~8 .operand_source_max = "input";
defparam \VGA|Mult1~8 .operand_source_may = "input";
defparam \VGA|Mult1~8 .operand_source_mbx = "input";
defparam \VGA|Mult1~8 .operand_source_mby = "input";
defparam \VGA|Mult1~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult1~8 .output_clock = "none";
defparam \VGA|Mult1~8 .preadder_subtract_a = "false";
defparam \VGA|Mult1~8 .preadder_subtract_b = "false";
defparam \VGA|Mult1~8 .result_a_width = 64;
defparam \VGA|Mult1~8 .signed_max = "false";
defparam \VGA|Mult1~8 .signed_may = "false";
defparam \VGA|Mult1~8 .signed_mbx = "false";
defparam \VGA|Mult1~8 .signed_mby = "false";
defparam \VGA|Mult1~8 .sub_clock = "none";
defparam \VGA|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y65_N0
cyclonev_mac \VGA|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({\VGA|Add5~65_sumout ,\VGA|Add5~61_sumout ,\VGA|Add5~57_sumout ,\VGA|Add5~53_sumout ,\VGA|Add5~49_sumout ,\VGA|Add5~45_sumout ,\VGA|Add5~41_sumout ,\VGA|Add5~37_sumout ,\VGA|Add5~33_sumout ,\VGA|Add5~29_sumout ,\VGA|Add5~25_sumout ,\VGA|Add5~21_sumout ,
\VGA|Add5~17_sumout ,\VGA|Add5~13_sumout ,\VGA|Add5~9_sumout ,\VGA|Add5~5_sumout ,\VGA|Add5~1_sumout ,!\VGA|vga_Vertical|v_Count_Value [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\VGA|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \VGA|Mult0~8 .accumulate_clock = "none";
defparam \VGA|Mult0~8 .ax_clock = "none";
defparam \VGA|Mult0~8 .ax_width = 7;
defparam \VGA|Mult0~8 .ay_scan_in_clock = "none";
defparam \VGA|Mult0~8 .ay_scan_in_width = 18;
defparam \VGA|Mult0~8 .ay_use_scan_in = "false";
defparam \VGA|Mult0~8 .az_clock = "none";
defparam \VGA|Mult0~8 .bx_clock = "none";
defparam \VGA|Mult0~8 .by_clock = "none";
defparam \VGA|Mult0~8 .by_use_scan_in = "false";
defparam \VGA|Mult0~8 .bz_clock = "none";
defparam \VGA|Mult0~8 .coef_a_0 = 0;
defparam \VGA|Mult0~8 .coef_a_1 = 0;
defparam \VGA|Mult0~8 .coef_a_2 = 0;
defparam \VGA|Mult0~8 .coef_a_3 = 0;
defparam \VGA|Mult0~8 .coef_a_4 = 0;
defparam \VGA|Mult0~8 .coef_a_5 = 0;
defparam \VGA|Mult0~8 .coef_a_6 = 0;
defparam \VGA|Mult0~8 .coef_a_7 = 0;
defparam \VGA|Mult0~8 .coef_b_0 = 0;
defparam \VGA|Mult0~8 .coef_b_1 = 0;
defparam \VGA|Mult0~8 .coef_b_2 = 0;
defparam \VGA|Mult0~8 .coef_b_3 = 0;
defparam \VGA|Mult0~8 .coef_b_4 = 0;
defparam \VGA|Mult0~8 .coef_b_5 = 0;
defparam \VGA|Mult0~8 .coef_b_6 = 0;
defparam \VGA|Mult0~8 .coef_b_7 = 0;
defparam \VGA|Mult0~8 .coef_sel_a_clock = "none";
defparam \VGA|Mult0~8 .coef_sel_b_clock = "none";
defparam \VGA|Mult0~8 .delay_scan_out_ay = "false";
defparam \VGA|Mult0~8 .delay_scan_out_by = "false";
defparam \VGA|Mult0~8 .enable_double_accum = "false";
defparam \VGA|Mult0~8 .load_const_clock = "none";
defparam \VGA|Mult0~8 .load_const_value = 0;
defparam \VGA|Mult0~8 .mode_sub_location = 0;
defparam \VGA|Mult0~8 .negate_clock = "none";
defparam \VGA|Mult0~8 .operand_source_max = "input";
defparam \VGA|Mult0~8 .operand_source_may = "input";
defparam \VGA|Mult0~8 .operand_source_mbx = "input";
defparam \VGA|Mult0~8 .operand_source_mby = "input";
defparam \VGA|Mult0~8 .operation_mode = "m18x18_full";
defparam \VGA|Mult0~8 .output_clock = "none";
defparam \VGA|Mult0~8 .preadder_subtract_a = "false";
defparam \VGA|Mult0~8 .preadder_subtract_b = "false";
defparam \VGA|Mult0~8 .result_a_width = 64;
defparam \VGA|Mult0~8 .signed_max = "false";
defparam \VGA|Mult0~8 .signed_may = "false";
defparam \VGA|Mult0~8 .signed_mbx = "false";
defparam \VGA|Mult0~8 .signed_mby = "false";
defparam \VGA|Mult0~8 .sub_clock = "none";
defparam \VGA|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N0
cyclonev_lcell_comb \VGA|Add20~13 (
// Equation(s):
// \VGA|Add20~13_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))
// \VGA|Add20~14  = CARRY(( \VGA|vga_horizontal|h_Count_Value [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~13_sumout ),
	.cout(\VGA|Add20~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~13 .extended_lut = "off";
defparam \VGA|Add20~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N3
cyclonev_lcell_comb \VGA|Add20~17 (
// Equation(s):
// \VGA|Add20~17_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|Add20~14  ))
// \VGA|Add20~18  = CARRY(( \VGA|vga_horizontal|h_Count_Value [1] ) + ( GND ) + ( \VGA|Add20~14  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~17_sumout ),
	.cout(\VGA|Add20~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~17 .extended_lut = "off";
defparam \VGA|Add20~17 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add20~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N6
cyclonev_lcell_comb \VGA|Add20~21 (
// Equation(s):
// \VGA|Add20~21_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( VCC ) + ( \VGA|Add20~18  ))
// \VGA|Add20~22  = CARRY(( \VGA|vga_horizontal|h_Count_Value [2] ) + ( VCC ) + ( \VGA|Add20~18  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~21_sumout ),
	.cout(\VGA|Add20~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~21 .extended_lut = "off";
defparam \VGA|Add20~21 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N9
cyclonev_lcell_comb \VGA|Add20~25 (
// Equation(s):
// \VGA|Add20~25_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( \VGA|Add20~22  ))
// \VGA|Add20~26  = CARRY(( \VGA|vga_horizontal|h_Count_Value [3] ) + ( VCC ) + ( \VGA|Add20~22  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~25_sumout ),
	.cout(\VGA|Add20~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~25 .extended_lut = "off";
defparam \VGA|Add20~25 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add20~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N12
cyclonev_lcell_comb \VGA|Add20~29 (
// Equation(s):
// \VGA|Add20~29_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add20~26  ))
// \VGA|Add20~30  = CARRY(( \VGA|vga_horizontal|h_Count_Value [4] ) + ( GND ) + ( \VGA|Add20~26  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~29_sumout ),
	.cout(\VGA|Add20~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~29 .extended_lut = "off";
defparam \VGA|Add20~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add20~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N15
cyclonev_lcell_comb \VGA|Add20~33 (
// Equation(s):
// \VGA|Add20~33_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|Add20~30  ))
// \VGA|Add20~34  = CARRY(( \VGA|vga_horizontal|h_Count_Value [5] ) + ( GND ) + ( \VGA|Add20~30  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~33_sumout ),
	.cout(\VGA|Add20~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~33 .extended_lut = "off";
defparam \VGA|Add20~33 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA|Add20~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N18
cyclonev_lcell_comb \VGA|Add20~37 (
// Equation(s):
// \VGA|Add20~37_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add20~34  ))
// \VGA|Add20~38  = CARRY(( \VGA|vga_horizontal|h_Count_Value [6] ) + ( GND ) + ( \VGA|Add20~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~37_sumout ),
	.cout(\VGA|Add20~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~37 .extended_lut = "off";
defparam \VGA|Add20~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA|Add20~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N21
cyclonev_lcell_comb \VGA|Add20~41 (
// Equation(s):
// \VGA|Add20~41_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( VCC ) + ( \VGA|Add20~38  ))
// \VGA|Add20~42  = CARRY(( \VGA|vga_horizontal|h_Count_Value [7] ) + ( VCC ) + ( \VGA|Add20~38  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~41_sumout ),
	.cout(\VGA|Add20~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~41 .extended_lut = "off";
defparam \VGA|Add20~41 .lut_mask = 64'h0000000000003333;
defparam \VGA|Add20~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N24
cyclonev_lcell_comb \VGA|Add20~45 (
// Equation(s):
// \VGA|Add20~45_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add20~42  ))
// \VGA|Add20~46  = CARRY(( \VGA|vga_horizontal|h_Count_Value [8] ) + ( VCC ) + ( \VGA|Add20~42  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~45_sumout ),
	.cout(\VGA|Add20~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~45 .extended_lut = "off";
defparam \VGA|Add20~45 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N27
cyclonev_lcell_comb \VGA|Add20~49 (
// Equation(s):
// \VGA|Add20~49_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|Add20~46  ))
// \VGA|Add20~50  = CARRY(( \VGA|vga_horizontal|h_Count_Value [9] ) + ( GND ) + ( \VGA|Add20~46  ))

	.dataa(gnd),
	.datab(!\VGA|vga_horizontal|h_Count_Value [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~49_sumout ),
	.cout(\VGA|Add20~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~49 .extended_lut = "off";
defparam \VGA|Add20~49 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA|Add20~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N30
cyclonev_lcell_comb \VGA|Add20~53 (
// Equation(s):
// \VGA|Add20~53_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add20~50  ))
// \VGA|Add20~54  = CARRY(( \VGA|vga_horizontal|h_Count_Value [10] ) + ( VCC ) + ( \VGA|Add20~50  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~53_sumout ),
	.cout(\VGA|Add20~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~53 .extended_lut = "off";
defparam \VGA|Add20~53 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N33
cyclonev_lcell_comb \VGA|Add20~57 (
// Equation(s):
// \VGA|Add20~57_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add20~54  ))
// \VGA|Add20~58  = CARRY(( \VGA|vga_horizontal|h_Count_Value [11] ) + ( VCC ) + ( \VGA|Add20~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~57_sumout ),
	.cout(\VGA|Add20~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~57 .extended_lut = "off";
defparam \VGA|Add20~57 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N36
cyclonev_lcell_comb \VGA|Add20~61 (
// Equation(s):
// \VGA|Add20~61_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add20~58  ))
// \VGA|Add20~62  = CARRY(( \VGA|vga_horizontal|h_Count_Value [12] ) + ( VCC ) + ( \VGA|Add20~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vga_horizontal|h_Count_Value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~61_sumout ),
	.cout(\VGA|Add20~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~61 .extended_lut = "off";
defparam \VGA|Add20~61 .lut_mask = 64'h00000000000000FF;
defparam \VGA|Add20~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N39
cyclonev_lcell_comb \VGA|Add20~9 (
// Equation(s):
// \VGA|Add20~9_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add20~62  ))
// \VGA|Add20~10  = CARRY(( \VGA|vga_horizontal|h_Count_Value [13] ) + ( VCC ) + ( \VGA|Add20~62  ))

	.dataa(!\VGA|vga_horizontal|h_Count_Value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~9_sumout ),
	.cout(\VGA|Add20~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~9 .extended_lut = "off";
defparam \VGA|Add20~9 .lut_mask = 64'h0000000000005555;
defparam \VGA|Add20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N42
cyclonev_lcell_comb \VGA|Add20~5 (
// Equation(s):
// \VGA|Add20~5_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add20~10  ))
// \VGA|Add20~6  = CARRY(( \VGA|vga_horizontal|h_Count_Value [14] ) + ( VCC ) + ( \VGA|Add20~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~5_sumout ),
	.cout(\VGA|Add20~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~5 .extended_lut = "off";
defparam \VGA|Add20~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y60_N45
cyclonev_lcell_comb \VGA|Add20~1 (
// Equation(s):
// \VGA|Add20~1_sumout  = SUM(( \VGA|vga_horizontal|h_Count_Value [15] ) + ( VCC ) + ( \VGA|Add20~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vga_horizontal|h_Count_Value [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|Add20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add20~1 .extended_lut = "off";
defparam \VGA|Add20~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|Add20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y59_N48
cyclonev_lcell_comb \VGA|Add1~68 (
// Equation(s):
// \VGA|Add1~68_combout  = ( \VGA|red[0]~0_combout  & ( \VGA|Add20~1_sumout  & ( (\VGA|Add1~67_combout ) # (\VGA|Add1~66_combout ) ) ) ) # ( !\VGA|red[0]~0_combout  & ( \VGA|Add20~1_sumout  & ( (!\VGA|Add1~67_combout  & ((\VGA|Mult0~23 ))) # 
// (\VGA|Add1~67_combout  & (\VGA|Mult1~23 )) ) ) ) # ( \VGA|red[0]~0_combout  & ( !\VGA|Add20~1_sumout  & ( (\VGA|Add1~66_combout  & !\VGA|Add1~67_combout ) ) ) ) # ( !\VGA|red[0]~0_combout  & ( !\VGA|Add20~1_sumout  & ( (!\VGA|Add1~67_combout  & 
// ((\VGA|Mult0~23 ))) # (\VGA|Add1~67_combout  & (\VGA|Mult1~23 )) ) ) )

	.dataa(!\VGA|Add1~66_combout ),
	.datab(!\VGA|Add1~67_combout ),
	.datac(!\VGA|Mult1~23 ),
	.datad(!\VGA|Mult0~23 ),
	.datae(!\VGA|red[0]~0_combout ),
	.dataf(!\VGA|Add20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~68 .extended_lut = "off";
defparam \VGA|Add1~68 .lut_mask = 64'h03CF444403CF7777;
defparam \VGA|Add1~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y57_N54
cyclonev_lcell_comb \VGA|Add1~75 (
// Equation(s):
// \VGA|Add1~75_combout  = ( \VGA|Add1~71_combout  & ( \VGA|Mult8~22  & ( (!\VGA|Add1~70_combout ) # (\VGA|Mult5~22 ) ) ) ) # ( !\VGA|Add1~71_combout  & ( \VGA|Mult8~22  & ( (!\VGA|Add1~70_combout  & (\VGA|Add17~5_sumout )) # (\VGA|Add1~70_combout  & 
// ((\VGA|Mult2~22 ))) ) ) ) # ( \VGA|Add1~71_combout  & ( !\VGA|Mult8~22  & ( (\VGA|Mult5~22  & \VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Add1~71_combout  & ( !\VGA|Mult8~22  & ( (!\VGA|Add1~70_combout  & (\VGA|Add17~5_sumout )) # (\VGA|Add1~70_combout  & 
// ((\VGA|Mult2~22 ))) ) ) )

	.dataa(!\VGA|Add17~5_sumout ),
	.datab(!\VGA|Mult2~22 ),
	.datac(!\VGA|Mult5~22 ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Add1~71_combout ),
	.dataf(!\VGA|Mult8~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~75 .extended_lut = "off";
defparam \VGA|Add1~75 .lut_mask = 64'h5533000F5533FF0F;
defparam \VGA|Add1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y59_N36
cyclonev_lcell_comb \VGA|Add1~73 (
// Equation(s):
// \VGA|Add1~73_combout  = ( \VGA|Mult3~22  & ( \VGA|Mult4~22  & ( ((!\VGA|Add1~65_combout  & ((\VGA|Mult7~22 ))) # (\VGA|Add1~65_combout  & (\VGA|Mult6~22 ))) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|Mult3~22  & ( \VGA|Mult4~22  & ( (!\VGA|Add1~65_combout 
//  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult7~22 )))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~22 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( \VGA|Mult3~22  & ( !\VGA|Mult4~22  & ( (!\VGA|Add1~65_combout  & (((\VGA|Mult7~22 )) # (\VGA|red[0]~2_combout ))) # 
// (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & (\VGA|Mult6~22 ))) ) ) ) # ( !\VGA|Mult3~22  & ( !\VGA|Mult4~22  & ( (!\VGA|red[0]~2_combout  & ((!\VGA|Add1~65_combout  & ((\VGA|Mult7~22 ))) # (\VGA|Add1~65_combout  & (\VGA|Mult6~22 )))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult6~22 ),
	.datad(!\VGA|Mult7~22 ),
	.datae(!\VGA|Mult3~22 ),
	.dataf(!\VGA|Mult4~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~73 .extended_lut = "off";
defparam \VGA|Add1~73 .lut_mask = 64'h048C26AE159D37BF;
defparam \VGA|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y59_N6
cyclonev_lcell_comb \VGA|Add1~74 (
// Equation(s):
// \VGA|Add1~74_combout  = ( \VGA|red[0]~0_combout  & ( \VGA|Mult0~22  & ( (!\VGA|Add1~67_combout  & ((\VGA|Add1~73_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~5_sumout )) ) ) ) # ( !\VGA|red[0]~0_combout  & ( \VGA|Mult0~22  & ( (!\VGA|Add1~67_combout 
// ) # (\VGA|Mult1~22 ) ) ) ) # ( \VGA|red[0]~0_combout  & ( !\VGA|Mult0~22  & ( (!\VGA|Add1~67_combout  & ((\VGA|Add1~73_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~5_sumout )) ) ) ) # ( !\VGA|red[0]~0_combout  & ( !\VGA|Mult0~22  & ( (\VGA|Mult1~22  
// & \VGA|Add1~67_combout ) ) ) )

	.dataa(!\VGA|Add20~5_sumout ),
	.datab(!\VGA|Add1~73_combout ),
	.datac(!\VGA|Mult1~22 ),
	.datad(!\VGA|Add1~67_combout ),
	.datae(!\VGA|red[0]~0_combout ),
	.dataf(!\VGA|Mult0~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~74 .extended_lut = "off";
defparam \VGA|Add1~74 .lut_mask = 64'h000F3355FF0F3355;
defparam \VGA|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y57_N42
cyclonev_lcell_comb \VGA|Add1~78 (
// Equation(s):
// \VGA|Add1~78_combout  = ( \VGA|Add1~70_combout  & ( \VGA|Mult5~21  & ( (\VGA|Add1~71_combout ) # (\VGA|Mult2~21 ) ) ) ) # ( !\VGA|Add1~70_combout  & ( \VGA|Mult5~21  & ( (!\VGA|Add1~71_combout  & ((\VGA|Add17~9_sumout ))) # (\VGA|Add1~71_combout  & 
// (\VGA|Mult8~21 )) ) ) ) # ( \VGA|Add1~70_combout  & ( !\VGA|Mult5~21  & ( (\VGA|Mult2~21  & !\VGA|Add1~71_combout ) ) ) ) # ( !\VGA|Add1~70_combout  & ( !\VGA|Mult5~21  & ( (!\VGA|Add1~71_combout  & ((\VGA|Add17~9_sumout ))) # (\VGA|Add1~71_combout  & 
// (\VGA|Mult8~21 )) ) ) )

	.dataa(!\VGA|Mult8~21 ),
	.datab(!\VGA|Add17~9_sumout ),
	.datac(!\VGA|Mult2~21 ),
	.datad(!\VGA|Add1~71_combout ),
	.datae(!\VGA|Add1~70_combout ),
	.dataf(!\VGA|Mult5~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~78 .extended_lut = "off";
defparam \VGA|Add1~78 .lut_mask = 64'h33550F0033550FFF;
defparam \VGA|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N51
cyclonev_lcell_comb \VGA|Add1~76 (
// Equation(s):
// \VGA|Add1~76_combout  = ( \VGA|Mult4~21  & ( \VGA|Mult6~21  & ( ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~21 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~21 )))) # (\VGA|Add1~65_combout ) ) ) ) # ( !\VGA|Mult4~21  & ( \VGA|Mult6~21  & ( 
// (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~21 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~21 ))))) # (\VGA|Add1~65_combout  & (((!\VGA|red[0]~2_combout )))) ) ) ) # ( \VGA|Mult4~21  & ( !\VGA|Mult6~21  & ( (!\VGA|Add1~65_combout  & 
// ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~21 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~21 ))))) # (\VGA|Add1~65_combout  & (((\VGA|red[0]~2_combout )))) ) ) ) # ( !\VGA|Mult4~21  & ( !\VGA|Mult6~21  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  
// & (\VGA|Mult7~21 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~21 ))))) ) ) )

	.dataa(!\VGA|Mult7~21 ),
	.datab(!\VGA|Add1~65_combout ),
	.datac(!\VGA|Mult3~21 ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(!\VGA|Mult4~21 ),
	.dataf(!\VGA|Mult6~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~76 .extended_lut = "off";
defparam \VGA|Add1~76 .lut_mask = 64'h440C443F770C773F;
defparam \VGA|Add1~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N39
cyclonev_lcell_comb \VGA|Add1~77 (
// Equation(s):
// \VGA|Add1~77_combout  = ( \VGA|red[0]~0_combout  & ( \VGA|Mult0~21  & ( (!\VGA|Add1~67_combout  & ((\VGA|Add1~76_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~9_sumout )) ) ) ) # ( !\VGA|red[0]~0_combout  & ( \VGA|Mult0~21  & ( (!\VGA|Add1~67_combout 
// ) # (\VGA|Mult1~21 ) ) ) ) # ( \VGA|red[0]~0_combout  & ( !\VGA|Mult0~21  & ( (!\VGA|Add1~67_combout  & ((\VGA|Add1~76_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~9_sumout )) ) ) ) # ( !\VGA|red[0]~0_combout  & ( !\VGA|Mult0~21  & ( (\VGA|Mult1~21  
// & \VGA|Add1~67_combout ) ) ) )

	.dataa(!\VGA|Add20~9_sumout ),
	.datab(!\VGA|Add1~76_combout ),
	.datac(!\VGA|Mult1~21 ),
	.datad(!\VGA|Add1~67_combout ),
	.datae(!\VGA|red[0]~0_combout ),
	.dataf(!\VGA|Mult0~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~77 .extended_lut = "off";
defparam \VGA|Add1~77 .lut_mask = 64'h000F3355FF0F3355;
defparam \VGA|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y57_N36
cyclonev_lcell_comb \VGA|Add1~120 (
// Equation(s):
// \VGA|Add1~120_combout  = ( \VGA|Mult5~20  & ( \VGA|Mult8~20  & ( ((!\VGA|Add1~70_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult2~20 )))) # (\VGA|Add1~71_combout ) ) ) ) # ( !\VGA|Mult5~20  & ( \VGA|Mult8~20  & ( 
// (!\VGA|Add1~71_combout  & ((!\VGA|Add1~70_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult2~20 ))))) # (\VGA|Add1~71_combout  & (((!\VGA|Add1~70_combout )))) ) ) ) # ( \VGA|Mult5~20  & ( !\VGA|Mult8~20  & ( (!\VGA|Add1~71_combout 
//  & ((!\VGA|Add1~70_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult2~20 ))))) # (\VGA|Add1~71_combout  & (((\VGA|Add1~70_combout )))) ) ) ) # ( !\VGA|Mult5~20  & ( !\VGA|Mult8~20  & ( (!\VGA|Add1~71_combout  & 
// ((!\VGA|Add1~70_combout  & (\VGA|Add17~57_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult2~20 ))))) ) ) )

	.dataa(!\VGA|Add17~57_sumout ),
	.datab(!\VGA|Mult2~20 ),
	.datac(!\VGA|Add1~71_combout ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult5~20 ),
	.dataf(!\VGA|Mult8~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~120 .extended_lut = "off";
defparam \VGA|Add1~120 .lut_mask = 64'h5030503F5F305F3F;
defparam \VGA|Add1~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N30
cyclonev_lcell_comb \VGA|Add1~118 (
// Equation(s):
// \VGA|Add1~118_combout  = ( \VGA|Mult4~20  & ( \VGA|Mult7~20  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~20 )))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~20 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( !\VGA|Mult4~20  & ( 
// \VGA|Mult7~20  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~20 )))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult6~20 )))) ) ) ) # ( \VGA|Mult4~20  & ( !\VGA|Mult7~20  & ( (!\VGA|Add1~65_combout  & 
// (\VGA|red[0]~2_combout  & (\VGA|Mult3~20 ))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~20 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( !\VGA|Mult4~20  & ( !\VGA|Mult7~20  & ( (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & (\VGA|Mult3~20 ))) # 
// (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult6~20 )))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult3~20 ),
	.datad(!\VGA|Mult6~20 ),
	.datae(!\VGA|Mult4~20 ),
	.dataf(!\VGA|Mult7~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~118 .extended_lut = "off";
defparam \VGA|Add1~118 .lut_mask = 64'h024613578ACE9BDF;
defparam \VGA|Add1~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N18
cyclonev_lcell_comb \VGA|Add1~119 (
// Equation(s):
// \VGA|Add1~119_combout  = ( \VGA|red[0]~0_combout  & ( \VGA|Add1~118_combout  & ( (!\VGA|Add1~67_combout ) # (\VGA|Add20~61_sumout ) ) ) ) # ( !\VGA|red[0]~0_combout  & ( \VGA|Add1~118_combout  & ( (!\VGA|Add1~67_combout  & ((\VGA|Mult0~20 ))) # 
// (\VGA|Add1~67_combout  & (\VGA|Mult1~20 )) ) ) ) # ( \VGA|red[0]~0_combout  & ( !\VGA|Add1~118_combout  & ( (\VGA|Add20~61_sumout  & \VGA|Add1~67_combout ) ) ) ) # ( !\VGA|red[0]~0_combout  & ( !\VGA|Add1~118_combout  & ( (!\VGA|Add1~67_combout  & 
// ((\VGA|Mult0~20 ))) # (\VGA|Add1~67_combout  & (\VGA|Mult1~20 )) ) ) )

	.dataa(!\VGA|Mult1~20 ),
	.datab(!\VGA|Add20~61_sumout ),
	.datac(!\VGA|Mult0~20 ),
	.datad(!\VGA|Add1~67_combout ),
	.datae(!\VGA|red[0]~0_combout ),
	.dataf(!\VGA|Add1~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~119 .extended_lut = "off";
defparam \VGA|Add1~119 .lut_mask = 64'h0F5500330F55FF33;
defparam \VGA|Add1~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N48
cyclonev_lcell_comb \VGA|Add1~117 (
// Equation(s):
// \VGA|Add1~117_combout  = ( \VGA|Mult2~19  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Mult8~19 )) # (\VGA|Add1~70_combout  & ((\VGA|Mult5~19 ))) ) ) ) # ( !\VGA|Mult2~19  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & 
// (\VGA|Mult8~19 )) # (\VGA|Add1~70_combout  & ((\VGA|Mult5~19 ))) ) ) ) # ( \VGA|Mult2~19  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add1~70_combout ) # (\VGA|Add17~53_sumout ) ) ) ) # ( !\VGA|Mult2~19  & ( !\VGA|Add1~71_combout  & ( (\VGA|Add17~53_sumout  & 
// !\VGA|Add1~70_combout ) ) ) )

	.dataa(!\VGA|Add17~53_sumout ),
	.datab(!\VGA|Mult8~19 ),
	.datac(!\VGA|Mult5~19 ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult2~19 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~117 .extended_lut = "off";
defparam \VGA|Add1~117 .lut_mask = 64'h550055FF330F330F;
defparam \VGA|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N6
cyclonev_lcell_comb \VGA|Add1~115 (
// Equation(s):
// \VGA|Add1~115_combout  = ( \VGA|Mult6~19  & ( \VGA|Mult4~19  & ( ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~19 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~19 )))) # (\VGA|Add1~65_combout ) ) ) ) # ( !\VGA|Mult6~19  & ( \VGA|Mult4~19  & ( 
// (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~19 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~19 ))))) # (\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout )) ) ) ) # ( \VGA|Mult6~19  & ( !\VGA|Mult4~19  & ( (!\VGA|Add1~65_combout  & 
// ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~19 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~19 ))))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout )) ) ) ) # ( !\VGA|Mult6~19  & ( !\VGA|Mult4~19  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & 
// (\VGA|Mult7~19 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~19 ))))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult7~19 ),
	.datad(!\VGA|Mult3~19 ),
	.datae(!\VGA|Mult6~19 ),
	.dataf(!\VGA|Mult4~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~115 .extended_lut = "off";
defparam \VGA|Add1~115 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \VGA|Add1~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N54
cyclonev_lcell_comb \VGA|Add1~116 (
// Equation(s):
// \VGA|Add1~116_combout  = ( \VGA|Mult1~19  & ( \VGA|Add1~115_combout  & ( (!\VGA|red[0]~0_combout  & (((\VGA|Add1~67_combout ) # (\VGA|Mult0~19 )))) # (\VGA|red[0]~0_combout  & (((!\VGA|Add1~67_combout )) # (\VGA|Add20~57_sumout ))) ) ) ) # ( 
// !\VGA|Mult1~19  & ( \VGA|Add1~115_combout  & ( (!\VGA|red[0]~0_combout  & (((\VGA|Mult0~19  & !\VGA|Add1~67_combout )))) # (\VGA|red[0]~0_combout  & (((!\VGA|Add1~67_combout )) # (\VGA|Add20~57_sumout ))) ) ) ) # ( \VGA|Mult1~19  & ( 
// !\VGA|Add1~115_combout  & ( (!\VGA|red[0]~0_combout  & (((\VGA|Add1~67_combout ) # (\VGA|Mult0~19 )))) # (\VGA|red[0]~0_combout  & (\VGA|Add20~57_sumout  & ((\VGA|Add1~67_combout )))) ) ) ) # ( !\VGA|Mult1~19  & ( !\VGA|Add1~115_combout  & ( 
// (!\VGA|red[0]~0_combout  & (((\VGA|Mult0~19  & !\VGA|Add1~67_combout )))) # (\VGA|red[0]~0_combout  & (\VGA|Add20~57_sumout  & ((\VGA|Add1~67_combout )))) ) ) )

	.dataa(!\VGA|Add20~57_sumout ),
	.datab(!\VGA|red[0]~0_combout ),
	.datac(!\VGA|Mult0~19 ),
	.datad(!\VGA|Add1~67_combout ),
	.datae(!\VGA|Mult1~19 ),
	.dataf(!\VGA|Add1~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~116 .extended_lut = "off";
defparam \VGA|Add1~116 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \VGA|Add1~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y57_N24
cyclonev_lcell_comb \VGA|Add1~114 (
// Equation(s):
// \VGA|Add1~114_combout  = ( \VGA|Add1~71_combout  & ( \VGA|Add1~70_combout  & ( \VGA|Mult5~18  ) ) ) # ( !\VGA|Add1~71_combout  & ( \VGA|Add1~70_combout  & ( \VGA|Mult2~18  ) ) ) # ( \VGA|Add1~71_combout  & ( !\VGA|Add1~70_combout  & ( \VGA|Mult8~18  ) ) ) 
// # ( !\VGA|Add1~71_combout  & ( !\VGA|Add1~70_combout  & ( \VGA|Add17~49_sumout  ) ) )

	.dataa(!\VGA|Mult2~18 ),
	.datab(!\VGA|Mult8~18 ),
	.datac(!\VGA|Mult5~18 ),
	.datad(!\VGA|Add17~49_sumout ),
	.datae(!\VGA|Add1~71_combout ),
	.dataf(!\VGA|Add1~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~114 .extended_lut = "off";
defparam \VGA|Add1~114 .lut_mask = 64'h00FF333355550F0F;
defparam \VGA|Add1~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N12
cyclonev_lcell_comb \VGA|Add1~112 (
// Equation(s):
// \VGA|Add1~112_combout  = ( \VGA|Mult6~18  & ( \VGA|Mult4~18  & ( ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~18 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~18 )))) # (\VGA|Add1~65_combout ) ) ) ) # ( !\VGA|Mult6~18  & ( \VGA|Mult4~18  & ( 
// (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~18 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~18 ))))) # (\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout )) ) ) ) # ( \VGA|Mult6~18  & ( !\VGA|Mult4~18  & ( (!\VGA|Add1~65_combout  & 
// ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~18 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~18 ))))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout )) ) ) ) # ( !\VGA|Mult6~18  & ( !\VGA|Mult4~18  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & 
// (\VGA|Mult7~18 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~18 ))))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult7~18 ),
	.datad(!\VGA|Mult3~18 ),
	.datae(!\VGA|Mult6~18 ),
	.dataf(!\VGA|Mult4~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~112 .extended_lut = "off";
defparam \VGA|Add1~112 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \VGA|Add1~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N24
cyclonev_lcell_comb \VGA|Add1~113 (
// Equation(s):
// \VGA|Add1~113_combout  = ( \VGA|Mult1~18  & ( \VGA|Add1~112_combout  & ( (!\VGA|red[0]~0_combout  & (((\VGA|Add1~67_combout ) # (\VGA|Mult0~18 )))) # (\VGA|red[0]~0_combout  & (((!\VGA|Add1~67_combout )) # (\VGA|Add20~53_sumout ))) ) ) ) # ( 
// !\VGA|Mult1~18  & ( \VGA|Add1~112_combout  & ( (!\VGA|red[0]~0_combout  & (((\VGA|Mult0~18  & !\VGA|Add1~67_combout )))) # (\VGA|red[0]~0_combout  & (((!\VGA|Add1~67_combout )) # (\VGA|Add20~53_sumout ))) ) ) ) # ( \VGA|Mult1~18  & ( 
// !\VGA|Add1~112_combout  & ( (!\VGA|red[0]~0_combout  & (((\VGA|Add1~67_combout ) # (\VGA|Mult0~18 )))) # (\VGA|red[0]~0_combout  & (\VGA|Add20~53_sumout  & ((\VGA|Add1~67_combout )))) ) ) ) # ( !\VGA|Mult1~18  & ( !\VGA|Add1~112_combout  & ( 
// (!\VGA|red[0]~0_combout  & (((\VGA|Mult0~18  & !\VGA|Add1~67_combout )))) # (\VGA|red[0]~0_combout  & (\VGA|Add20~53_sumout  & ((\VGA|Add1~67_combout )))) ) ) )

	.dataa(!\VGA|Add20~53_sumout ),
	.datab(!\VGA|Mult0~18 ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Add1~67_combout ),
	.datae(!\VGA|Mult1~18 ),
	.dataf(!\VGA|Add1~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~113 .extended_lut = "off";
defparam \VGA|Add1~113 .lut_mask = 64'h300530F53F053FF5;
defparam \VGA|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y57_N0
cyclonev_lcell_comb \VGA|Add1~111 (
// Equation(s):
// \VGA|Add1~111_combout  = ( \VGA|Mult8~17  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout ) # (\VGA|Mult5~17 ) ) ) ) # ( !\VGA|Mult8~17  & ( \VGA|Add1~71_combout  & ( (\VGA|Add1~70_combout  & \VGA|Mult5~17 ) ) ) ) # ( \VGA|Mult8~17  & ( 
// !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~45_sumout ))) # (\VGA|Add1~70_combout  & (\VGA|Mult2~17 )) ) ) ) # ( !\VGA|Mult8~17  & ( !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~45_sumout ))) # 
// (\VGA|Add1~70_combout  & (\VGA|Mult2~17 )) ) ) )

	.dataa(!\VGA|Mult2~17 ),
	.datab(!\VGA|Add1~70_combout ),
	.datac(!\VGA|Mult5~17 ),
	.datad(!\VGA|Add17~45_sumout ),
	.datae(!\VGA|Mult8~17 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~111 .extended_lut = "off";
defparam \VGA|Add1~111 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \VGA|Add1~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N54
cyclonev_lcell_comb \VGA|Add1~109 (
// Equation(s):
// \VGA|Add1~109_combout  = ( \VGA|Mult7~17  & ( \VGA|Mult4~17  & ( (!\VGA|red[0]~2_combout  & ((!\VGA|Add1~65_combout ) # ((\VGA|Mult6~17 )))) # (\VGA|red[0]~2_combout  & (((\VGA|Mult3~17 )) # (\VGA|Add1~65_combout ))) ) ) ) # ( !\VGA|Mult7~17  & ( 
// \VGA|Mult4~17  & ( (!\VGA|red[0]~2_combout  & (\VGA|Add1~65_combout  & ((\VGA|Mult6~17 )))) # (\VGA|red[0]~2_combout  & (((\VGA|Mult3~17 )) # (\VGA|Add1~65_combout ))) ) ) ) # ( \VGA|Mult7~17  & ( !\VGA|Mult4~17  & ( (!\VGA|red[0]~2_combout  & 
// ((!\VGA|Add1~65_combout ) # ((\VGA|Mult6~17 )))) # (\VGA|red[0]~2_combout  & (!\VGA|Add1~65_combout  & (\VGA|Mult3~17 ))) ) ) ) # ( !\VGA|Mult7~17  & ( !\VGA|Mult4~17  & ( (!\VGA|red[0]~2_combout  & (\VGA|Add1~65_combout  & ((\VGA|Mult6~17 )))) # 
// (\VGA|red[0]~2_combout  & (!\VGA|Add1~65_combout  & (\VGA|Mult3~17 ))) ) ) )

	.dataa(!\VGA|red[0]~2_combout ),
	.datab(!\VGA|Add1~65_combout ),
	.datac(!\VGA|Mult3~17 ),
	.datad(!\VGA|Mult6~17 ),
	.datae(!\VGA|Mult7~17 ),
	.dataf(!\VGA|Mult4~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~109 .extended_lut = "off";
defparam \VGA|Add1~109 .lut_mask = 64'h04268CAE15379DBF;
defparam \VGA|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N24
cyclonev_lcell_comb \VGA|Add1~110 (
// Equation(s):
// \VGA|Add1~110_combout  = ( \VGA|Mult1~17  & ( \VGA|Mult0~17  & ( (!\VGA|red[0]~0_combout ) # ((!\VGA|Add1~67_combout  & ((\VGA|Add1~109_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~49_sumout ))) ) ) ) # ( !\VGA|Mult1~17  & ( \VGA|Mult0~17  & ( 
// (!\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Add1~109_combout )))) # (\VGA|Add1~67_combout  & (\VGA|Add20~49_sumout  & ((\VGA|red[0]~0_combout )))) ) ) ) # ( \VGA|Mult1~17  & ( !\VGA|Mult0~17  & ( (!\VGA|Add1~67_combout  & 
// (((\VGA|Add1~109_combout  & \VGA|red[0]~0_combout )))) # (\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout )) # (\VGA|Add20~49_sumout ))) ) ) ) # ( !\VGA|Mult1~17  & ( !\VGA|Mult0~17  & ( (\VGA|red[0]~0_combout  & ((!\VGA|Add1~67_combout  & 
// ((\VGA|Add1~109_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~49_sumout )))) ) ) )

	.dataa(!\VGA|Add20~49_sumout ),
	.datab(!\VGA|Add1~109_combout ),
	.datac(!\VGA|Add1~67_combout ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult1~17 ),
	.dataf(!\VGA|Mult0~17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~110 .extended_lut = "off";
defparam \VGA|Add1~110 .lut_mask = 64'h00350F35F035FF35;
defparam \VGA|Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y57_N6
cyclonev_lcell_comb \VGA|Add1~108 (
// Equation(s):
// \VGA|Add1~108_combout  = ( \VGA|Add1~71_combout  & ( \VGA|Mult5~16  & ( (\VGA|Mult8~16 ) # (\VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Add1~71_combout  & ( \VGA|Mult5~16  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~41_sumout ))) # (\VGA|Add1~70_combout  & 
// (\VGA|Mult2~16 )) ) ) ) # ( \VGA|Add1~71_combout  & ( !\VGA|Mult5~16  & ( (!\VGA|Add1~70_combout  & \VGA|Mult8~16 ) ) ) ) # ( !\VGA|Add1~71_combout  & ( !\VGA|Mult5~16  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~41_sumout ))) # (\VGA|Add1~70_combout  & 
// (\VGA|Mult2~16 )) ) ) )

	.dataa(!\VGA|Mult2~16 ),
	.datab(!\VGA|Add1~70_combout ),
	.datac(!\VGA|Mult8~16 ),
	.datad(!\VGA|Add17~41_sumout ),
	.datae(!\VGA|Add1~71_combout ),
	.dataf(!\VGA|Mult5~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~108 .extended_lut = "off";
defparam \VGA|Add1~108 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \VGA|Add1~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N18
cyclonev_lcell_comb \VGA|Add1~106 (
// Equation(s):
// \VGA|Add1~106_combout  = ( \VGA|Mult7~16  & ( \VGA|Mult4~16  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~16 )))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~16 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( !\VGA|Mult7~16  & ( 
// \VGA|Mult4~16  & ( (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & ((\VGA|Mult3~16 )))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~16 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( \VGA|Mult7~16  & ( !\VGA|Mult4~16  & ( (!\VGA|Add1~65_combout  & 
// ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~16 )))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & (\VGA|Mult6~16 ))) ) ) ) # ( !\VGA|Mult7~16  & ( !\VGA|Mult4~16  & ( (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & ((\VGA|Mult3~16 )))) # 
// (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & (\VGA|Mult6~16 ))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult6~16 ),
	.datad(!\VGA|Mult3~16 ),
	.datae(!\VGA|Mult7~16 ),
	.dataf(!\VGA|Mult4~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~106 .extended_lut = "off";
defparam \VGA|Add1~106 .lut_mask = 64'h04268CAE15379DBF;
defparam \VGA|Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N12
cyclonev_lcell_comb \VGA|Add1~107 (
// Equation(s):
// \VGA|Add1~107_combout  = ( \VGA|red[0]~0_combout  & ( \VGA|Mult0~16  & ( (!\VGA|Add1~67_combout  & ((\VGA|Add1~106_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~45_sumout )) ) ) ) # ( !\VGA|red[0]~0_combout  & ( \VGA|Mult0~16  & ( 
// (!\VGA|Add1~67_combout ) # (\VGA|Mult1~16 ) ) ) ) # ( \VGA|red[0]~0_combout  & ( !\VGA|Mult0~16  & ( (!\VGA|Add1~67_combout  & ((\VGA|Add1~106_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~45_sumout )) ) ) ) # ( !\VGA|red[0]~0_combout  & ( 
// !\VGA|Mult0~16  & ( (\VGA|Add1~67_combout  & \VGA|Mult1~16 ) ) ) )

	.dataa(!\VGA|Add20~45_sumout ),
	.datab(!\VGA|Add1~106_combout ),
	.datac(!\VGA|Add1~67_combout ),
	.datad(!\VGA|Mult1~16 ),
	.datae(!\VGA|red[0]~0_combout ),
	.dataf(!\VGA|Mult0~16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~107 .extended_lut = "off";
defparam \VGA|Add1~107 .lut_mask = 64'h000F3535F0FF3535;
defparam \VGA|Add1~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N51
cyclonev_lcell_comb \VGA|Add1~105 (
// Equation(s):
// \VGA|Add1~105_combout  = ( \VGA|Add1~71_combout  & ( \VGA|Mult5~15  & ( (\VGA|Mult8~15 ) # (\VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Add1~71_combout  & ( \VGA|Mult5~15  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~37_sumout ))) # (\VGA|Add1~70_combout  & 
// (\VGA|Mult2~15 )) ) ) ) # ( \VGA|Add1~71_combout  & ( !\VGA|Mult5~15  & ( (!\VGA|Add1~70_combout  & \VGA|Mult8~15 ) ) ) ) # ( !\VGA|Add1~71_combout  & ( !\VGA|Mult5~15  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~37_sumout ))) # (\VGA|Add1~70_combout  & 
// (\VGA|Mult2~15 )) ) ) )

	.dataa(!\VGA|Add1~70_combout ),
	.datab(!\VGA|Mult2~15 ),
	.datac(!\VGA|Add17~37_sumout ),
	.datad(!\VGA|Mult8~15 ),
	.datae(!\VGA|Add1~71_combout ),
	.dataf(!\VGA|Mult5~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~105 .extended_lut = "off";
defparam \VGA|Add1~105 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \VGA|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N42
cyclonev_lcell_comb \VGA|Add1~103 (
// Equation(s):
// \VGA|Add1~103_combout  = ( \VGA|Mult4~15  & ( \VGA|Mult6~15  & ( ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~15 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~15 )))) # (\VGA|Add1~65_combout ) ) ) ) # ( !\VGA|Mult4~15  & ( \VGA|Mult6~15  & ( 
// (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~15 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~15 ))))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout )) ) ) ) # ( \VGA|Mult4~15  & ( !\VGA|Mult6~15  & ( (!\VGA|Add1~65_combout  & 
// ((!\VGA|red[0]~2_combout  & (\VGA|Mult7~15 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~15 ))))) # (\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout )) ) ) ) # ( !\VGA|Mult4~15  & ( !\VGA|Mult6~15  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & 
// (\VGA|Mult7~15 )) # (\VGA|red[0]~2_combout  & ((\VGA|Mult3~15 ))))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult7~15 ),
	.datad(!\VGA|Mult3~15 ),
	.datae(!\VGA|Mult4~15 ),
	.dataf(!\VGA|Mult6~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~103 .extended_lut = "off";
defparam \VGA|Add1~103 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \VGA|Add1~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y59_N6
cyclonev_lcell_comb \VGA|Add1~104 (
// Equation(s):
// \VGA|Add1~104_combout  = ( \VGA|Mult1~15  & ( \VGA|Mult0~15  & ( (!\VGA|red[0]~0_combout ) # ((!\VGA|Add1~67_combout  & (\VGA|Add1~103_combout )) # (\VGA|Add1~67_combout  & ((\VGA|Add20~41_sumout )))) ) ) ) # ( !\VGA|Mult1~15  & ( \VGA|Mult0~15  & ( 
// (!\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout )) # (\VGA|Add1~103_combout ))) # (\VGA|Add1~67_combout  & (((\VGA|Add20~41_sumout  & \VGA|red[0]~0_combout )))) ) ) ) # ( \VGA|Mult1~15  & ( !\VGA|Mult0~15  & ( (!\VGA|Add1~67_combout  & 
// (\VGA|Add1~103_combout  & ((\VGA|red[0]~0_combout )))) # (\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Add20~41_sumout )))) ) ) ) # ( !\VGA|Mult1~15  & ( !\VGA|Mult0~15  & ( (\VGA|red[0]~0_combout  & ((!\VGA|Add1~67_combout  & 
// (\VGA|Add1~103_combout )) # (\VGA|Add1~67_combout  & ((\VGA|Add20~41_sumout ))))) ) ) )

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|Add1~103_combout ),
	.datac(!\VGA|Add20~41_sumout ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult1~15 ),
	.dataf(!\VGA|Mult0~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~104 .extended_lut = "off";
defparam \VGA|Add1~104 .lut_mask = 64'h00275527AA27FF27;
defparam \VGA|Add1~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N36
cyclonev_lcell_comb \VGA|Add1~102 (
// Equation(s):
// \VGA|Add1~102_combout  = ( \VGA|Mult8~14  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout ) # (\VGA|Mult5~14 ) ) ) ) # ( !\VGA|Mult8~14  & ( \VGA|Add1~71_combout  & ( (\VGA|Mult5~14  & \VGA|Add1~70_combout ) ) ) ) # ( \VGA|Mult8~14  & ( 
// !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~33_sumout ))) # (\VGA|Add1~70_combout  & (\VGA|Mult2~14 )) ) ) ) # ( !\VGA|Mult8~14  & ( !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~33_sumout ))) # 
// (\VGA|Add1~70_combout  & (\VGA|Mult2~14 )) ) ) )

	.dataa(!\VGA|Mult2~14 ),
	.datab(!\VGA|Add17~33_sumout ),
	.datac(!\VGA|Mult5~14 ),
	.datad(!\VGA|Add1~70_combout ),
	.datae(!\VGA|Mult8~14 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~102 .extended_lut = "off";
defparam \VGA|Add1~102 .lut_mask = 64'h33553355000FFF0F;
defparam \VGA|Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N24
cyclonev_lcell_comb \VGA|Add1~100 (
// Equation(s):
// \VGA|Add1~100_combout  = ( \VGA|Mult3~14  & ( \VGA|Mult4~14  & ( ((!\VGA|Add1~65_combout  & (\VGA|Mult7~14 )) # (\VGA|Add1~65_combout  & ((\VGA|Mult6~14 )))) # (\VGA|red[0]~2_combout ) ) ) ) # ( !\VGA|Mult3~14  & ( \VGA|Mult4~14  & ( 
// (!\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & (\VGA|Mult7~14 ))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~14 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( \VGA|Mult3~14  & ( !\VGA|Mult4~14  & ( (!\VGA|Add1~65_combout  & (((\VGA|Mult7~14 )) # 
// (\VGA|red[0]~2_combout ))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult6~14 )))) ) ) ) # ( !\VGA|Mult3~14  & ( !\VGA|Mult4~14  & ( (!\VGA|red[0]~2_combout  & ((!\VGA|Add1~65_combout  & (\VGA|Mult7~14 )) # (\VGA|Add1~65_combout  & 
// ((\VGA|Mult6~14 ))))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult7~14 ),
	.datad(!\VGA|Mult6~14 ),
	.datae(!\VGA|Mult3~14 ),
	.dataf(!\VGA|Mult4~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~100 .extended_lut = "off";
defparam \VGA|Add1~100 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \VGA|Add1~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y61_N30
cyclonev_lcell_comb \VGA|Add1~101 (
// Equation(s):
// \VGA|Add1~101_combout  = ( \VGA|Add1~67_combout  & ( \VGA|Mult0~14  & ( (!\VGA|red[0]~0_combout  & ((\VGA|Mult1~14 ))) # (\VGA|red[0]~0_combout  & (\VGA|Add20~37_sumout )) ) ) ) # ( !\VGA|Add1~67_combout  & ( \VGA|Mult0~14  & ( (!\VGA|red[0]~0_combout ) # 
// (\VGA|Add1~100_combout ) ) ) ) # ( \VGA|Add1~67_combout  & ( !\VGA|Mult0~14  & ( (!\VGA|red[0]~0_combout  & ((\VGA|Mult1~14 ))) # (\VGA|red[0]~0_combout  & (\VGA|Add20~37_sumout )) ) ) ) # ( !\VGA|Add1~67_combout  & ( !\VGA|Mult0~14  & ( 
// (\VGA|Add1~100_combout  & \VGA|red[0]~0_combout ) ) ) )

	.dataa(!\VGA|Add20~37_sumout ),
	.datab(!\VGA|Add1~100_combout ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Mult1~14 ),
	.datae(!\VGA|Add1~67_combout ),
	.dataf(!\VGA|Mult0~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~101 .extended_lut = "off";
defparam \VGA|Add1~101 .lut_mask = 64'h030305F5F3F305F5;
defparam \VGA|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N24
cyclonev_lcell_comb \VGA|Add1~99 (
// Equation(s):
// \VGA|Add1~99_combout  = ( \VGA|Mult8~13  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout ) # (\VGA|Mult5~13 ) ) ) ) # ( !\VGA|Mult8~13  & ( \VGA|Add1~71_combout  & ( (\VGA|Add1~70_combout  & \VGA|Mult5~13 ) ) ) ) # ( \VGA|Mult8~13  & ( 
// !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Add17~29_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult2~13 ))) ) ) ) # ( !\VGA|Mult8~13  & ( !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Add17~29_sumout )) # 
// (\VGA|Add1~70_combout  & ((\VGA|Mult2~13 ))) ) ) )

	.dataa(!\VGA|Add17~29_sumout ),
	.datab(!\VGA|Add1~70_combout ),
	.datac(!\VGA|Mult2~13 ),
	.datad(!\VGA|Mult5~13 ),
	.datae(!\VGA|Mult8~13 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~99 .extended_lut = "off";
defparam \VGA|Add1~99 .lut_mask = 64'h474747470033CCFF;
defparam \VGA|Add1~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N6
cyclonev_lcell_comb \VGA|Add1~97 (
// Equation(s):
// \VGA|Add1~97_combout  = ( \VGA|Mult6~13  & ( \VGA|Mult4~13  & ( ((!\VGA|red[0]~2_combout  & ((\VGA|Mult7~13 ))) # (\VGA|red[0]~2_combout  & (\VGA|Mult3~13 ))) # (\VGA|Add1~65_combout ) ) ) ) # ( !\VGA|Mult6~13  & ( \VGA|Mult4~13  & ( 
// (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & ((\VGA|Mult7~13 ))) # (\VGA|red[0]~2_combout  & (\VGA|Mult3~13 )))) # (\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout )) ) ) ) # ( \VGA|Mult6~13  & ( !\VGA|Mult4~13  & ( (!\VGA|Add1~65_combout  & 
// ((!\VGA|red[0]~2_combout  & ((\VGA|Mult7~13 ))) # (\VGA|red[0]~2_combout  & (\VGA|Mult3~13 )))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout )) ) ) ) # ( !\VGA|Mult6~13  & ( !\VGA|Mult4~13  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & 
// ((\VGA|Mult7~13 ))) # (\VGA|red[0]~2_combout  & (\VGA|Mult3~13 )))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult3~13 ),
	.datad(!\VGA|Mult7~13 ),
	.datae(!\VGA|Mult6~13 ),
	.dataf(!\VGA|Mult4~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~97 .extended_lut = "off";
defparam \VGA|Add1~97 .lut_mask = 64'h028A46CE139B57DF;
defparam \VGA|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N36
cyclonev_lcell_comb \VGA|Add1~98 (
// Equation(s):
// \VGA|Add1~98_combout  = ( \VGA|Mult1~13  & ( \VGA|Mult0~13  & ( (!\VGA|red[0]~0_combout ) # ((!\VGA|Add1~67_combout  & ((\VGA|Add1~97_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~33_sumout ))) ) ) ) # ( !\VGA|Mult1~13  & ( \VGA|Mult0~13  & ( 
// (!\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Add1~97_combout )))) # (\VGA|Add1~67_combout  & (\VGA|Add20~33_sumout  & ((\VGA|red[0]~0_combout )))) ) ) ) # ( \VGA|Mult1~13  & ( !\VGA|Mult0~13  & ( (!\VGA|Add1~67_combout  & 
// (((\VGA|Add1~97_combout  & \VGA|red[0]~0_combout )))) # (\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout )) # (\VGA|Add20~33_sumout ))) ) ) ) # ( !\VGA|Mult1~13  & ( !\VGA|Mult0~13  & ( (\VGA|red[0]~0_combout  & ((!\VGA|Add1~67_combout  & 
// ((\VGA|Add1~97_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~33_sumout )))) ) ) )

	.dataa(!\VGA|Add20~33_sumout ),
	.datab(!\VGA|Add1~97_combout ),
	.datac(!\VGA|Add1~67_combout ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult1~13 ),
	.dataf(!\VGA|Mult0~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~98 .extended_lut = "off";
defparam \VGA|Add1~98 .lut_mask = 64'h00350F35F035FF35;
defparam \VGA|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N18
cyclonev_lcell_comb \VGA|Add1~96 (
// Equation(s):
// \VGA|Add1~96_combout  = ( \VGA|Add1~70_combout  & ( \VGA|Add1~71_combout  & ( \VGA|Mult5~12  ) ) ) # ( !\VGA|Add1~70_combout  & ( \VGA|Add1~71_combout  & ( \VGA|Mult8~12  ) ) ) # ( \VGA|Add1~70_combout  & ( !\VGA|Add1~71_combout  & ( \VGA|Mult2~12  ) ) ) 
// # ( !\VGA|Add1~70_combout  & ( !\VGA|Add1~71_combout  & ( \VGA|Add17~25_sumout  ) ) )

	.dataa(!\VGA|Mult5~12 ),
	.datab(!\VGA|Add17~25_sumout ),
	.datac(!\VGA|Mult2~12 ),
	.datad(!\VGA|Mult8~12 ),
	.datae(!\VGA|Add1~70_combout ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~96 .extended_lut = "off";
defparam \VGA|Add1~96 .lut_mask = 64'h33330F0F00FF5555;
defparam \VGA|Add1~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N30
cyclonev_lcell_comb \VGA|Add1~94 (
// Equation(s):
// \VGA|Add1~94_combout  = ( \VGA|Mult7~12  & ( \VGA|Mult6~12  & ( (!\VGA|red[0]~2_combout ) # ((!\VGA|Add1~65_combout  & (\VGA|Mult3~12 )) # (\VGA|Add1~65_combout  & ((\VGA|Mult4~12 )))) ) ) ) # ( !\VGA|Mult7~12  & ( \VGA|Mult6~12  & ( 
// (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & (\VGA|Mult3~12 ))) # (\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult4~12 )))) ) ) ) # ( \VGA|Mult7~12  & ( !\VGA|Mult6~12  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # 
// ((\VGA|Mult3~12 )))) # (\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & ((\VGA|Mult4~12 )))) ) ) ) # ( !\VGA|Mult7~12  & ( !\VGA|Mult6~12  & ( (\VGA|red[0]~2_combout  & ((!\VGA|Add1~65_combout  & (\VGA|Mult3~12 )) # (\VGA|Add1~65_combout  & 
// ((\VGA|Mult4~12 ))))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult3~12 ),
	.datad(!\VGA|Mult4~12 ),
	.datae(!\VGA|Mult7~12 ),
	.dataf(!\VGA|Mult6~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~94 .extended_lut = "off";
defparam \VGA|Add1~94 .lut_mask = 64'h02138A9B4657CEDF;
defparam \VGA|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N24
cyclonev_lcell_comb \VGA|Add1~95 (
// Equation(s):
// \VGA|Add1~95_combout  = ( \VGA|red[0]~0_combout  & ( \VGA|Mult0~12  & ( (!\VGA|Add1~67_combout  & (\VGA|Add1~94_combout )) # (\VGA|Add1~67_combout  & ((\VGA|Add20~29_sumout ))) ) ) ) # ( !\VGA|red[0]~0_combout  & ( \VGA|Mult0~12  & ( 
// (!\VGA|Add1~67_combout ) # (\VGA|Mult1~12 ) ) ) ) # ( \VGA|red[0]~0_combout  & ( !\VGA|Mult0~12  & ( (!\VGA|Add1~67_combout  & (\VGA|Add1~94_combout )) # (\VGA|Add1~67_combout  & ((\VGA|Add20~29_sumout ))) ) ) ) # ( !\VGA|red[0]~0_combout  & ( 
// !\VGA|Mult0~12  & ( (\VGA|Add1~67_combout  & \VGA|Mult1~12 ) ) ) )

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|Add1~94_combout ),
	.datac(!\VGA|Add20~29_sumout ),
	.datad(!\VGA|Mult1~12 ),
	.datae(!\VGA|red[0]~0_combout ),
	.dataf(!\VGA|Mult0~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~95 .extended_lut = "off";
defparam \VGA|Add1~95 .lut_mask = 64'h00552727AAFF2727;
defparam \VGA|Add1~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N6
cyclonev_lcell_comb \VGA|Add1~93 (
// Equation(s):
// \VGA|Add1~93_combout  = ( \VGA|Mult8~11  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout ) # (\VGA|Mult5~11 ) ) ) ) # ( !\VGA|Mult8~11  & ( \VGA|Add1~71_combout  & ( (\VGA|Mult5~11  & \VGA|Add1~70_combout ) ) ) ) # ( \VGA|Mult8~11  & ( 
// !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Add17~21_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult2~11 ))) ) ) ) # ( !\VGA|Mult8~11  & ( !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Add17~21_sumout )) # 
// (\VGA|Add1~70_combout  & ((\VGA|Mult2~11 ))) ) ) )

	.dataa(!\VGA|Mult5~11 ),
	.datab(!\VGA|Add1~70_combout ),
	.datac(!\VGA|Add17~21_sumout ),
	.datad(!\VGA|Mult2~11 ),
	.datae(!\VGA|Mult8~11 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~93 .extended_lut = "off";
defparam \VGA|Add1~93 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \VGA|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y59_N24
cyclonev_lcell_comb \VGA|Add1~91 (
// Equation(s):
// \VGA|Add1~91_combout  = ( \VGA|Mult6~11  & ( \VGA|Mult4~11  & ( ((!\VGA|red[0]~2_combout  & ((\VGA|Mult7~11 ))) # (\VGA|red[0]~2_combout  & (\VGA|Mult3~11 ))) # (\VGA|Add1~65_combout ) ) ) ) # ( !\VGA|Mult6~11  & ( \VGA|Mult4~11  & ( 
// (!\VGA|red[0]~2_combout  & (((\VGA|Mult7~11  & !\VGA|Add1~65_combout )))) # (\VGA|red[0]~2_combout  & (((\VGA|Add1~65_combout )) # (\VGA|Mult3~11 ))) ) ) ) # ( \VGA|Mult6~11  & ( !\VGA|Mult4~11  & ( (!\VGA|red[0]~2_combout  & (((\VGA|Add1~65_combout ) # 
// (\VGA|Mult7~11 )))) # (\VGA|red[0]~2_combout  & (\VGA|Mult3~11  & ((!\VGA|Add1~65_combout )))) ) ) ) # ( !\VGA|Mult6~11  & ( !\VGA|Mult4~11  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout  & ((\VGA|Mult7~11 ))) # (\VGA|red[0]~2_combout  & 
// (\VGA|Mult3~11 )))) ) ) )

	.dataa(!\VGA|Mult3~11 ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult7~11 ),
	.datad(!\VGA|Add1~65_combout ),
	.datae(!\VGA|Mult6~11 ),
	.dataf(!\VGA|Mult4~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~91 .extended_lut = "off";
defparam \VGA|Add1~91 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \VGA|Add1~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y59_N18
cyclonev_lcell_comb \VGA|Add1~92 (
// Equation(s):
// \VGA|Add1~92_combout  = ( \VGA|Mult0~11  & ( \VGA|Mult1~11  & ( (!\VGA|red[0]~0_combout ) # ((!\VGA|Add1~67_combout  & ((\VGA|Add1~91_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~25_sumout ))) ) ) ) # ( !\VGA|Mult0~11  & ( \VGA|Mult1~11  & ( 
// (!\VGA|red[0]~0_combout  & (((\VGA|Add1~67_combout )))) # (\VGA|red[0]~0_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~91_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~25_sumout )))) ) ) ) # ( \VGA|Mult0~11  & ( !\VGA|Mult1~11  & ( 
// (!\VGA|red[0]~0_combout  & (((!\VGA|Add1~67_combout )))) # (\VGA|red[0]~0_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~91_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~25_sumout )))) ) ) ) # ( !\VGA|Mult0~11  & ( !\VGA|Mult1~11  & ( 
// (\VGA|red[0]~0_combout  & ((!\VGA|Add1~67_combout  & ((\VGA|Add1~91_combout ))) # (\VGA|Add1~67_combout  & (\VGA|Add20~25_sumout )))) ) ) )

	.dataa(!\VGA|Add20~25_sumout ),
	.datab(!\VGA|Add1~91_combout ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Add1~67_combout ),
	.datae(!\VGA|Mult0~11 ),
	.dataf(!\VGA|Mult1~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~92 .extended_lut = "off";
defparam \VGA|Add1~92 .lut_mask = 64'h0305F30503F5F3F5;
defparam \VGA|Add1~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N0
cyclonev_lcell_comb \VGA|Add1~90 (
// Equation(s):
// \VGA|Add1~90_combout  = ( \VGA|Mult5~10  & ( \VGA|Add1~71_combout  & ( (\VGA|Mult8~10 ) # (\VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Mult5~10  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & \VGA|Mult8~10 ) ) ) ) # ( \VGA|Mult5~10  & ( 
// !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~17_sumout ))) # (\VGA|Add1~70_combout  & (\VGA|Mult2~10 )) ) ) ) # ( !\VGA|Mult5~10  & ( !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & ((\VGA|Add17~17_sumout ))) # 
// (\VGA|Add1~70_combout  & (\VGA|Mult2~10 )) ) ) )

	.dataa(!\VGA|Mult2~10 ),
	.datab(!\VGA|Add1~70_combout ),
	.datac(!\VGA|Mult8~10 ),
	.datad(!\VGA|Add17~17_sumout ),
	.datae(!\VGA|Mult5~10 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~90 .extended_lut = "off";
defparam \VGA|Add1~90 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \VGA|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N18
cyclonev_lcell_comb \VGA|Add1~88 (
// Equation(s):
// \VGA|Add1~88_combout  = ( \VGA|Mult4~10  & ( \VGA|Mult7~10  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~10 )))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~10 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( !\VGA|Mult4~10  & ( 
// \VGA|Mult7~10  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~10 )))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult6~10 )))) ) ) ) # ( \VGA|Mult4~10  & ( !\VGA|Mult7~10  & ( (!\VGA|Add1~65_combout  & 
// (\VGA|red[0]~2_combout  & (\VGA|Mult3~10 ))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~10 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( !\VGA|Mult4~10  & ( !\VGA|Mult7~10  & ( (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & (\VGA|Mult3~10 ))) # 
// (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult6~10 )))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult3~10 ),
	.datad(!\VGA|Mult6~10 ),
	.datae(!\VGA|Mult4~10 ),
	.dataf(!\VGA|Mult7~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~88 .extended_lut = "off";
defparam \VGA|Add1~88 .lut_mask = 64'h024613578ACE9BDF;
defparam \VGA|Add1~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N12
cyclonev_lcell_comb \VGA|Add1~89 (
// Equation(s):
// \VGA|Add1~89_combout  = ( \VGA|Mult1~10  & ( \VGA|Mult0~10  & ( (!\VGA|red[0]~0_combout ) # ((!\VGA|Add1~67_combout  & (\VGA|Add1~88_combout )) # (\VGA|Add1~67_combout  & ((\VGA|Add20~21_sumout )))) ) ) ) # ( !\VGA|Mult1~10  & ( \VGA|Mult0~10  & ( 
// (!\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout )) # (\VGA|Add1~88_combout ))) # (\VGA|Add1~67_combout  & (((\VGA|Add20~21_sumout  & \VGA|red[0]~0_combout )))) ) ) ) # ( \VGA|Mult1~10  & ( !\VGA|Mult0~10  & ( (!\VGA|Add1~67_combout  & 
// (\VGA|Add1~88_combout  & ((\VGA|red[0]~0_combout )))) # (\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Add20~21_sumout )))) ) ) ) # ( !\VGA|Mult1~10  & ( !\VGA|Mult0~10  & ( (\VGA|red[0]~0_combout  & ((!\VGA|Add1~67_combout  & 
// (\VGA|Add1~88_combout )) # (\VGA|Add1~67_combout  & ((\VGA|Add20~21_sumout ))))) ) ) )

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|Add1~88_combout ),
	.datac(!\VGA|Add20~21_sumout ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Mult1~10 ),
	.dataf(!\VGA|Mult0~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~89 .extended_lut = "off";
defparam \VGA|Add1~89 .lut_mask = 64'h00275527AA27FF27;
defparam \VGA|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y57_N9
cyclonev_lcell_comb \VGA|Add1~85 (
// Equation(s):
// \VGA|Add1~85_combout  = ( \VGA|Mult5~9  & ( \VGA|Add1~71_combout  & ( (\VGA|Mult8~9 ) # (\VGA|Add1~70_combout ) ) ) ) # ( !\VGA|Mult5~9  & ( \VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & \VGA|Mult8~9 ) ) ) ) # ( \VGA|Mult5~9  & ( 
// !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Add17~13_sumout )) # (\VGA|Add1~70_combout  & ((\VGA|Mult2~9 ))) ) ) ) # ( !\VGA|Mult5~9  & ( !\VGA|Add1~71_combout  & ( (!\VGA|Add1~70_combout  & (\VGA|Add17~13_sumout )) # (\VGA|Add1~70_combout  
// & ((\VGA|Mult2~9 ))) ) ) )

	.dataa(!\VGA|Add17~13_sumout ),
	.datab(!\VGA|Add1~70_combout ),
	.datac(!\VGA|Mult8~9 ),
	.datad(!\VGA|Mult2~9 ),
	.datae(!\VGA|Mult5~9 ),
	.dataf(!\VGA|Add1~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~85 .extended_lut = "off";
defparam \VGA|Add1~85 .lut_mask = 64'h447744770C0C3F3F;
defparam \VGA|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N54
cyclonev_lcell_comb \VGA|Add1~86 (
// Equation(s):
// \VGA|Add1~86_combout  = ( \VGA|Mult7~9  & ( \VGA|Mult4~9  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~9 )))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~9 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( !\VGA|Mult7~9  & ( \VGA|Mult4~9  
// & ( (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & ((\VGA|Mult3~9 )))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~9 )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( \VGA|Mult7~9  & ( !\VGA|Mult4~9  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # 
// ((\VGA|Mult3~9 )))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & (\VGA|Mult6~9 ))) ) ) ) # ( !\VGA|Mult7~9  & ( !\VGA|Mult4~9  & ( (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & ((\VGA|Mult3~9 )))) # (\VGA|Add1~65_combout  & 
// (!\VGA|red[0]~2_combout  & (\VGA|Mult6~9 ))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult6~9 ),
	.datad(!\VGA|Mult3~9 ),
	.datae(!\VGA|Mult7~9 ),
	.dataf(!\VGA|Mult4~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~86 .extended_lut = "off";
defparam \VGA|Add1~86 .lut_mask = 64'h04268CAE15379DBF;
defparam \VGA|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y59_N42
cyclonev_lcell_comb \VGA|Add1~87 (
// Equation(s):
// \VGA|Add1~87_combout  = ( \VGA|Mult1~9  & ( \VGA|Mult0~9  & ( (!\VGA|red[0]~0_combout ) # ((!\VGA|Add1~67_combout  & (\VGA|Add1~86_combout )) # (\VGA|Add1~67_combout  & ((\VGA|Add20~17_sumout )))) ) ) ) # ( !\VGA|Mult1~9  & ( \VGA|Mult0~9  & ( 
// (!\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout )) # (\VGA|Add1~86_combout ))) # (\VGA|Add1~67_combout  & (((\VGA|red[0]~0_combout  & \VGA|Add20~17_sumout )))) ) ) ) # ( \VGA|Mult1~9  & ( !\VGA|Mult0~9  & ( (!\VGA|Add1~67_combout  & 
// (\VGA|Add1~86_combout  & (\VGA|red[0]~0_combout ))) # (\VGA|Add1~67_combout  & (((!\VGA|red[0]~0_combout ) # (\VGA|Add20~17_sumout )))) ) ) ) # ( !\VGA|Mult1~9  & ( !\VGA|Mult0~9  & ( (\VGA|red[0]~0_combout  & ((!\VGA|Add1~67_combout  & 
// (\VGA|Add1~86_combout )) # (\VGA|Add1~67_combout  & ((\VGA|Add20~17_sumout ))))) ) ) )

	.dataa(!\VGA|Add1~67_combout ),
	.datab(!\VGA|Add1~86_combout ),
	.datac(!\VGA|red[0]~0_combout ),
	.datad(!\VGA|Add20~17_sumout ),
	.datae(!\VGA|Mult1~9 ),
	.dataf(!\VGA|Mult0~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~87 .extended_lut = "off";
defparam \VGA|Add1~87 .lut_mask = 64'h02075257A2A7F2F7;
defparam \VGA|Add1~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N21
cyclonev_lcell_comb \VGA|red[0]~53 (
// Equation(s):
// \VGA|red[0]~53_combout  = (!\VGA|always0~3_combout  & \VGA|always0~10_combout )

	.dataa(!\VGA|always0~3_combout ),
	.datab(gnd),
	.datac(!\VGA|always0~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~53 .extended_lut = "off";
defparam \VGA|red[0]~53 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \VGA|red[0]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y59_N12
cyclonev_lcell_comb \VGA|Add1~82 (
// Equation(s):
// \VGA|Add1~82_combout  = ( \VGA|Mult5~8_resulta  & ( ((!\VGA|red[0]~4_combout  & \VGA|Mult8~8_resulta )) # (\VGA|always0~28_combout ) ) ) # ( !\VGA|Mult5~8_resulta  & ( (!\VGA|red[0]~4_combout  & (!\VGA|always0~28_combout  & \VGA|Mult8~8_resulta )) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~4_combout ),
	.datac(!\VGA|always0~28_combout ),
	.datad(!\VGA|Mult8~8_resulta ),
	.datae(gnd),
	.dataf(!\VGA|Mult5~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~82 .extended_lut = "off";
defparam \VGA|Add1~82 .lut_mask = 64'h00C000C00FCF0FCF;
defparam \VGA|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N3
cyclonev_lcell_comb \VGA|Add1~83 (
// Equation(s):
// \VGA|Add1~83_combout  = ( \VGA|always0~38_combout  & ( \VGA|Mult2~8_resulta  ) ) # ( !\VGA|always0~38_combout  & ( (\VGA|Add1~82_combout  & ((!\VGA|always0~16_combout ) # (\VGA|red[0]~53_combout ))) ) )

	.dataa(!\VGA|red[0]~53_combout ),
	.datab(!\VGA|Add1~82_combout ),
	.datac(!\VGA|Mult2~8_resulta ),
	.datad(!\VGA|always0~16_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~83 .extended_lut = "off";
defparam \VGA|Add1~83 .lut_mask = 64'h331133110F0F0F0F;
defparam \VGA|Add1~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N9
cyclonev_lcell_comb \VGA|always0~37 (
// Equation(s):
// \VGA|always0~37_combout  = ( !\VGA|always0~4_combout  & ( \VGA|LessThan9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|LessThan9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|always0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|always0~37 .extended_lut = "off";
defparam \VGA|always0~37 .lut_mask = 64'h0F0F0F0F00000000;
defparam \VGA|always0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N27
cyclonev_lcell_comb \VGA|Add1~81 (
// Equation(s):
// \VGA|Add1~81_combout  = ( \VGA|always0~16_combout  & ( !\VGA|red[0]~53_combout  & ( !\VGA|always0~38_combout  ) ) ) # ( !\VGA|always0~16_combout  & ( !\VGA|red[0]~53_combout  & ( (\VGA|always0~17_combout  & (!\VGA|always0~28_combout  & 
// !\VGA|always0~38_combout )) ) ) )

	.dataa(!\VGA|always0~17_combout ),
	.datab(!\VGA|always0~28_combout ),
	.datac(gnd),
	.datad(!\VGA|always0~38_combout ),
	.datae(!\VGA|always0~16_combout ),
	.dataf(!\VGA|red[0]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~81 .extended_lut = "off";
defparam \VGA|Add1~81 .lut_mask = 64'h4400FF0000000000;
defparam \VGA|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N18
cyclonev_lcell_comb \VGA|Add1~84 (
// Equation(s):
// \VGA|Add1~84_combout  = ( \VGA|always0~37_combout  & ( \VGA|Add1~81_combout  & ( ((\VGA|Add1~83_combout  & \VGA|red[0]~53_combout )) # (\VGA|vga_horizontal|h_Count_Value [0]) ) ) ) # ( !\VGA|always0~37_combout  & ( \VGA|Add1~81_combout  & ( 
// (\VGA|vga_horizontal|h_Count_Value [0]) # (\VGA|Add1~83_combout ) ) ) ) # ( \VGA|always0~37_combout  & ( !\VGA|Add1~81_combout  & ( (!\VGA|red[0]~53_combout  & ((\VGA|vga_horizontal|h_Count_Value [0]))) # (\VGA|red[0]~53_combout  & (\VGA|Add1~83_combout 
// )) ) ) ) # ( !\VGA|always0~37_combout  & ( !\VGA|Add1~81_combout  & ( \VGA|Add1~83_combout  ) ) )

	.dataa(!\VGA|Add1~83_combout ),
	.datab(gnd),
	.datac(!\VGA|red[0]~53_combout ),
	.datad(!\VGA|vga_horizontal|h_Count_Value [0]),
	.datae(!\VGA|always0~37_combout ),
	.dataf(!\VGA|Add1~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~84 .extended_lut = "off";
defparam \VGA|Add1~84 .lut_mask = 64'h555505F555FF05FF;
defparam \VGA|Add1~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y59_N54
cyclonev_lcell_comb \VGA|Add1~79 (
// Equation(s):
// \VGA|Add1~79_combout  = ( \VGA|Mult7~8_resulta  & ( \VGA|Mult4~8_resulta  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~8_resulta )))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~8_resulta )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( 
// !\VGA|Mult7~8_resulta  & ( \VGA|Mult4~8_resulta  & ( (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & (\VGA|Mult3~8_resulta ))) # (\VGA|Add1~65_combout  & (((\VGA|Mult6~8_resulta )) # (\VGA|red[0]~2_combout ))) ) ) ) # ( \VGA|Mult7~8_resulta  & ( 
// !\VGA|Mult4~8_resulta  & ( (!\VGA|Add1~65_combout  & ((!\VGA|red[0]~2_combout ) # ((\VGA|Mult3~8_resulta )))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult6~8_resulta )))) ) ) ) # ( !\VGA|Mult7~8_resulta  & ( !\VGA|Mult4~8_resulta  & ( 
// (!\VGA|Add1~65_combout  & (\VGA|red[0]~2_combout  & (\VGA|Mult3~8_resulta ))) # (\VGA|Add1~65_combout  & (!\VGA|red[0]~2_combout  & ((\VGA|Mult6~8_resulta )))) ) ) )

	.dataa(!\VGA|Add1~65_combout ),
	.datab(!\VGA|red[0]~2_combout ),
	.datac(!\VGA|Mult3~8_resulta ),
	.datad(!\VGA|Mult6~8_resulta ),
	.datae(!\VGA|Mult7~8_resulta ),
	.dataf(!\VGA|Mult4~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~79 .extended_lut = "off";
defparam \VGA|Add1~79 .lut_mask = 64'h02468ACE13579BDF;
defparam \VGA|Add1~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y59_N0
cyclonev_lcell_comb \VGA|Add1~80 (
// Equation(s):
// \VGA|Add1~80_combout  = ( \VGA|Add1~67_combout  & ( \VGA|Mult0~8_resulta  & ( (!\VGA|red[0]~0_combout  & ((\VGA|Mult1~8_resulta ))) # (\VGA|red[0]~0_combout  & (\VGA|Add20~13_sumout )) ) ) ) # ( !\VGA|Add1~67_combout  & ( \VGA|Mult0~8_resulta  & ( 
// (!\VGA|red[0]~0_combout ) # (\VGA|Add1~79_combout ) ) ) ) # ( \VGA|Add1~67_combout  & ( !\VGA|Mult0~8_resulta  & ( (!\VGA|red[0]~0_combout  & ((\VGA|Mult1~8_resulta ))) # (\VGA|red[0]~0_combout  & (\VGA|Add20~13_sumout )) ) ) ) # ( !\VGA|Add1~67_combout  
// & ( !\VGA|Mult0~8_resulta  & ( (\VGA|Add1~79_combout  & \VGA|red[0]~0_combout ) ) ) )

	.dataa(!\VGA|Add20~13_sumout ),
	.datab(!\VGA|Add1~79_combout ),
	.datac(!\VGA|Mult1~8_resulta ),
	.datad(!\VGA|red[0]~0_combout ),
	.datae(!\VGA|Add1~67_combout ),
	.dataf(!\VGA|Mult0~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Add1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~80 .extended_lut = "off";
defparam \VGA|Add1~80 .lut_mask = 64'h00330F55FF330F55;
defparam \VGA|Add1~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N30
cyclonev_lcell_comb \VGA|Add1~13 (
// Equation(s):
// \VGA|Add1~13_sumout  = SUM(( \VGA|Add1~80_combout  ) + ( \VGA|Add1~84_combout  ) + ( !VCC ))
// \VGA|Add1~14  = CARRY(( \VGA|Add1~80_combout  ) + ( \VGA|Add1~84_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~84_combout ),
	.datad(!\VGA|Add1~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~13_sumout ),
	.cout(\VGA|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~13 .extended_lut = "off";
defparam \VGA|Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \VGA|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N33
cyclonev_lcell_comb \VGA|Add1~17 (
// Equation(s):
// \VGA|Add1~17_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & (\VGA|Add1~85_combout )) # (\VGA|Add1~121_combout  & ((\VGA|vga_horizontal|h_Count_Value [1]))))) # (\VGA|always0~5_combout  & (((\VGA|vga_horizontal|h_Count_Value 
// [1])))) ) + ( \VGA|Add1~87_combout  ) + ( \VGA|Add1~14  ))
// \VGA|Add1~18  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & (\VGA|Add1~85_combout )) # (\VGA|Add1~121_combout  & ((\VGA|vga_horizontal|h_Count_Value [1]))))) # (\VGA|always0~5_combout  & (((\VGA|vga_horizontal|h_Count_Value [1])))) ) + 
// ( \VGA|Add1~87_combout  ) + ( \VGA|Add1~14  ))

	.dataa(!\VGA|Add1~85_combout ),
	.datab(!\VGA|vga_horizontal|h_Count_Value [1]),
	.datac(!\VGA|always0~5_combout ),
	.datad(!\VGA|Add1~121_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~87_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~17_sumout ),
	.cout(\VGA|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~17 .extended_lut = "off";
defparam \VGA|Add1~17 .lut_mask = 64'h0000FF0000005333;
defparam \VGA|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N36
cyclonev_lcell_comb \VGA|Add1~21 (
// Equation(s):
// \VGA|Add1~21_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~90_combout ))) # (\VGA|Add1~121_combout  & (\VGA|vga_horizontal|h_Count_Value [2])))) # (\VGA|always0~5_combout  & (((\VGA|vga_horizontal|h_Count_Value 
// [2])))) ) + ( \VGA|Add1~89_combout  ) + ( \VGA|Add1~18  ))
// \VGA|Add1~22  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~90_combout ))) # (\VGA|Add1~121_combout  & (\VGA|vga_horizontal|h_Count_Value [2])))) # (\VGA|always0~5_combout  & (((\VGA|vga_horizontal|h_Count_Value [2])))) ) + 
// ( \VGA|Add1~89_combout  ) + ( \VGA|Add1~18  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|vga_horizontal|h_Count_Value [2]),
	.datad(!\VGA|Add1~90_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~89_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~21_sumout ),
	.cout(\VGA|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~21 .extended_lut = "off";
defparam \VGA|Add1~21 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N39
cyclonev_lcell_comb \VGA|Add1~25 (
// Equation(s):
// \VGA|Add1~25_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~93_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~13_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~13_sumout )))) ) + ( \VGA|Add1~92_combout  ) 
// + ( \VGA|Add1~22  ))
// \VGA|Add1~26  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~93_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~13_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~13_sumout )))) ) + ( \VGA|Add1~92_combout  ) + ( 
// \VGA|Add1~22  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~13_sumout ),
	.datad(!\VGA|Add1~93_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~92_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~25_sumout ),
	.cout(\VGA|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~25 .extended_lut = "off";
defparam \VGA|Add1~25 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N42
cyclonev_lcell_comb \VGA|Add1~29 (
// Equation(s):
// \VGA|Add1~29_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~96_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~17_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~17_sumout )))) ) + ( \VGA|Add1~95_combout  ) 
// + ( \VGA|Add1~26  ))
// \VGA|Add1~30  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~96_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~17_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~17_sumout )))) ) + ( \VGA|Add1~95_combout  ) + ( 
// \VGA|Add1~26  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~17_sumout ),
	.datad(!\VGA|Add1~96_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~95_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~29_sumout ),
	.cout(\VGA|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~29 .extended_lut = "off";
defparam \VGA|Add1~29 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N45
cyclonev_lcell_comb \VGA|Add1~33 (
// Equation(s):
// \VGA|Add1~33_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~99_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~21_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~21_sumout )))) ) + ( \VGA|Add1~98_combout  ) 
// + ( \VGA|Add1~30  ))
// \VGA|Add1~34  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~99_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~21_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~21_sumout )))) ) + ( \VGA|Add1~98_combout  ) + ( 
// \VGA|Add1~30  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~21_sumout ),
	.datad(!\VGA|Add1~99_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~98_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~33_sumout ),
	.cout(\VGA|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~33 .extended_lut = "off";
defparam \VGA|Add1~33 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N48
cyclonev_lcell_comb \VGA|Add1~37 (
// Equation(s):
// \VGA|Add1~37_sumout  = SUM(( (!\VGA|Add1~121_combout  & ((!\VGA|always0~5_combout  & ((\VGA|Add1~102_combout ))) # (\VGA|always0~5_combout  & (\VGA|Add14~25_sumout )))) # (\VGA|Add1~121_combout  & (((\VGA|Add14~25_sumout )))) ) + ( \VGA|Add1~101_combout  
// ) + ( \VGA|Add1~34  ))
// \VGA|Add1~38  = CARRY(( (!\VGA|Add1~121_combout  & ((!\VGA|always0~5_combout  & ((\VGA|Add1~102_combout ))) # (\VGA|always0~5_combout  & (\VGA|Add14~25_sumout )))) # (\VGA|Add1~121_combout  & (((\VGA|Add14~25_sumout )))) ) + ( \VGA|Add1~101_combout  ) + ( 
// \VGA|Add1~34  ))

	.dataa(!\VGA|Add1~121_combout ),
	.datab(!\VGA|always0~5_combout ),
	.datac(!\VGA|Add14~25_sumout ),
	.datad(!\VGA|Add1~102_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~101_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~37_sumout ),
	.cout(\VGA|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~37 .extended_lut = "off";
defparam \VGA|Add1~37 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N51
cyclonev_lcell_comb \VGA|Add1~41 (
// Equation(s):
// \VGA|Add1~41_sumout  = SUM(( (!\VGA|Add1~121_combout  & ((!\VGA|always0~5_combout  & ((\VGA|Add1~105_combout ))) # (\VGA|always0~5_combout  & (\VGA|Add14~29_sumout )))) # (\VGA|Add1~121_combout  & (((\VGA|Add14~29_sumout )))) ) + ( \VGA|Add1~104_combout  
// ) + ( \VGA|Add1~38  ))
// \VGA|Add1~42  = CARRY(( (!\VGA|Add1~121_combout  & ((!\VGA|always0~5_combout  & ((\VGA|Add1~105_combout ))) # (\VGA|always0~5_combout  & (\VGA|Add14~29_sumout )))) # (\VGA|Add1~121_combout  & (((\VGA|Add14~29_sumout )))) ) + ( \VGA|Add1~104_combout  ) + ( 
// \VGA|Add1~38  ))

	.dataa(!\VGA|Add1~121_combout ),
	.datab(!\VGA|always0~5_combout ),
	.datac(!\VGA|Add14~29_sumout ),
	.datad(!\VGA|Add1~105_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~104_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~41_sumout ),
	.cout(\VGA|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~41 .extended_lut = "off";
defparam \VGA|Add1~41 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N54
cyclonev_lcell_comb \VGA|Add1~45 (
// Equation(s):
// \VGA|Add1~45_sumout  = SUM(( (!\VGA|Add1~121_combout  & ((!\VGA|always0~5_combout  & ((\VGA|Add1~108_combout ))) # (\VGA|always0~5_combout  & (\VGA|Add14~33_sumout )))) # (\VGA|Add1~121_combout  & (((\VGA|Add14~33_sumout )))) ) + ( \VGA|Add1~107_combout  
// ) + ( \VGA|Add1~42  ))
// \VGA|Add1~46  = CARRY(( (!\VGA|Add1~121_combout  & ((!\VGA|always0~5_combout  & ((\VGA|Add1~108_combout ))) # (\VGA|always0~5_combout  & (\VGA|Add14~33_sumout )))) # (\VGA|Add1~121_combout  & (((\VGA|Add14~33_sumout )))) ) + ( \VGA|Add1~107_combout  ) + ( 
// \VGA|Add1~42  ))

	.dataa(!\VGA|Add1~121_combout ),
	.datab(!\VGA|always0~5_combout ),
	.datac(!\VGA|Add14~33_sumout ),
	.datad(!\VGA|Add1~108_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~107_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~45_sumout ),
	.cout(\VGA|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~45 .extended_lut = "off";
defparam \VGA|Add1~45 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y59_N57
cyclonev_lcell_comb \VGA|Add1~49 (
// Equation(s):
// \VGA|Add1~49_sumout  = SUM(( (!\VGA|Add1~121_combout  & ((!\VGA|always0~5_combout  & ((\VGA|Add1~111_combout ))) # (\VGA|always0~5_combout  & (\VGA|Add14~37_sumout )))) # (\VGA|Add1~121_combout  & (((\VGA|Add14~37_sumout )))) ) + ( \VGA|Add1~110_combout  
// ) + ( \VGA|Add1~46  ))
// \VGA|Add1~50  = CARRY(( (!\VGA|Add1~121_combout  & ((!\VGA|always0~5_combout  & ((\VGA|Add1~111_combout ))) # (\VGA|always0~5_combout  & (\VGA|Add14~37_sumout )))) # (\VGA|Add1~121_combout  & (((\VGA|Add14~37_sumout )))) ) + ( \VGA|Add1~110_combout  ) + ( 
// \VGA|Add1~46  ))

	.dataa(!\VGA|Add1~121_combout ),
	.datab(!\VGA|always0~5_combout ),
	.datac(!\VGA|Add14~37_sumout ),
	.datad(!\VGA|Add1~111_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~110_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~49_sumout ),
	.cout(\VGA|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~49 .extended_lut = "off";
defparam \VGA|Add1~49 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N30
cyclonev_lcell_comb \VGA|Add1~53 (
// Equation(s):
// \VGA|Add1~53_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~114_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~41_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~41_sumout )))) ) + ( \VGA|Add1~113_combout  
// ) + ( \VGA|Add1~50  ))
// \VGA|Add1~54  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~114_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~41_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~41_sumout )))) ) + ( \VGA|Add1~113_combout  ) + ( 
// \VGA|Add1~50  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~41_sumout ),
	.datad(!\VGA|Add1~114_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~113_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~53_sumout ),
	.cout(\VGA|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~53 .extended_lut = "off";
defparam \VGA|Add1~53 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N33
cyclonev_lcell_comb \VGA|Add1~57 (
// Equation(s):
// \VGA|Add1~57_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~117_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~45_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~45_sumout )))) ) + ( \VGA|Add1~116_combout  
// ) + ( \VGA|Add1~54  ))
// \VGA|Add1~58  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~117_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~45_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~45_sumout )))) ) + ( \VGA|Add1~116_combout  ) + ( 
// \VGA|Add1~54  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~45_sumout ),
	.datad(!\VGA|Add1~117_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~116_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~57_sumout ),
	.cout(\VGA|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~57 .extended_lut = "off";
defparam \VGA|Add1~57 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N36
cyclonev_lcell_comb \VGA|Add1~61 (
// Equation(s):
// \VGA|Add1~61_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~120_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~49_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~49_sumout )))) ) + ( \VGA|Add1~119_combout  
// ) + ( \VGA|Add1~58  ))
// \VGA|Add1~62  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~120_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~49_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~49_sumout )))) ) + ( \VGA|Add1~119_combout  ) + ( 
// \VGA|Add1~58  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~49_sumout ),
	.datad(!\VGA|Add1~120_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~119_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~61_sumout ),
	.cout(\VGA|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~61 .extended_lut = "off";
defparam \VGA|Add1~61 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N39
cyclonev_lcell_comb \VGA|Add1~9 (
// Equation(s):
// \VGA|Add1~9_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~78_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~9_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~9_sumout )))) ) + ( \VGA|Add1~77_combout  ) + ( 
// \VGA|Add1~62  ))
// \VGA|Add1~10  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~78_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~9_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~9_sumout )))) ) + ( \VGA|Add1~77_combout  ) + ( 
// \VGA|Add1~62  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~9_sumout ),
	.datad(!\VGA|Add1~78_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~77_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~9_sumout ),
	.cout(\VGA|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~9 .extended_lut = "off";
defparam \VGA|Add1~9 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N42
cyclonev_lcell_comb \VGA|Add1~5 (
// Equation(s):
// \VGA|Add1~5_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~75_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~5_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~5_sumout )))) ) + ( \VGA|Add1~74_combout  ) + ( 
// \VGA|Add1~10  ))
// \VGA|Add1~6  = CARRY(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~75_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~5_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~5_sumout )))) ) + ( \VGA|Add1~74_combout  ) + ( 
// \VGA|Add1~10  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~5_sumout ),
	.datad(!\VGA|Add1~75_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~74_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~5_sumout ),
	.cout(\VGA|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~5 .extended_lut = "off";
defparam \VGA|Add1~5 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y58_N45
cyclonev_lcell_comb \VGA|Add1~1 (
// Equation(s):
// \VGA|Add1~1_sumout  = SUM(( (!\VGA|always0~5_combout  & ((!\VGA|Add1~121_combout  & ((\VGA|Add1~72_combout ))) # (\VGA|Add1~121_combout  & (\VGA|Add14~1_sumout )))) # (\VGA|always0~5_combout  & (((\VGA|Add14~1_sumout )))) ) + ( \VGA|Add1~68_combout  ) + ( 
// \VGA|Add1~6  ))

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\VGA|Add1~121_combout ),
	.datac(!\VGA|Add14~1_sumout ),
	.datad(!\VGA|Add1~72_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~68_combout ),
	.datag(gnd),
	.cin(\VGA|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Add1~1 .extended_lut = "off";
defparam \VGA|Add1~1 .lut_mask = 64'h0000FF000000078F;
defparam \VGA|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N42
cyclonev_lcell_comb \VGA|address[15] (
// Equation(s):
// \VGA|address [15] = ( \VGA|address[15]~5_combout  & ( \VGA|Add1~1_sumout  ) ) # ( !\VGA|address[15]~5_combout  & ( \VGA|Add1~1_sumout  & ( \VGA|address [15] ) ) ) # ( !\VGA|address[15]~5_combout  & ( !\VGA|Add1~1_sumout  & ( \VGA|address [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address [15]),
	.datae(!\VGA|address[15]~5_combout ),
	.dataf(!\VGA|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[15] .extended_lut = "off";
defparam \VGA|address[15] .lut_mask = 64'h00FF000000FFFFFF;
defparam \VGA|address[15] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N21
cyclonev_lcell_comb \VGA|address[14] (
// Equation(s):
// \VGA|address [14] = ( \VGA|address[15]~5_combout  & ( \VGA|address [14] & ( \VGA|Add1~5_sumout  ) ) ) # ( !\VGA|address[15]~5_combout  & ( \VGA|address [14] ) ) # ( \VGA|address[15]~5_combout  & ( !\VGA|address [14] & ( \VGA|Add1~5_sumout  ) ) )

	.dataa(!\VGA|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address[15]~5_combout ),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[14] .extended_lut = "off";
defparam \VGA|address[14] .lut_mask = 64'h00005555FFFF5555;
defparam \VGA|address[14] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N57
cyclonev_lcell_comb \VGA|address[13] (
// Equation(s):
// \VGA|address [13] = ( \VGA|address [13] & ( \VGA|Add1~9_sumout  ) ) # ( !\VGA|address [13] & ( \VGA|Add1~9_sumout  & ( \VGA|address[15]~5_combout  ) ) ) # ( \VGA|address [13] & ( !\VGA|Add1~9_sumout  & ( !\VGA|address[15]~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address[15]~5_combout ),
	.datad(gnd),
	.datae(!\VGA|address [13]),
	.dataf(!\VGA|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[13] .extended_lut = "off";
defparam \VGA|address[13] .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \VGA|address[13] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N0
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3] = ( \VGA|address [13] & ( (!\VGA|address [15] & !\VGA|address [14]) ) )

	.dataa(gnd),
	.datab(!\VGA|address [15]),
	.datac(gnd),
	.datad(!\VGA|address [14]),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .lut_mask = 64'h00000000CC00CC00;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y58_N3
cyclonev_lcell_comb \VGA|address[0] (
// Equation(s):
// \VGA|address [0] = ( \VGA|address [0] & ( \VGA|address[15]~5_combout  & ( \VGA|Add1~13_sumout  ) ) ) # ( !\VGA|address [0] & ( \VGA|address[15]~5_combout  & ( \VGA|Add1~13_sumout  ) ) ) # ( \VGA|address [0] & ( !\VGA|address[15]~5_combout  ) )

	.dataa(gnd),
	.datab(!\VGA|Add1~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address [0]),
	.dataf(!\VGA|address[15]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[0] .extended_lut = "off";
defparam \VGA|address[0] .lut_mask = 64'h0000FFFF33333333;
defparam \VGA|address[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y59_N30
cyclonev_lcell_comb \VGA|address[1] (
// Equation(s):
// \VGA|address [1] = ( \VGA|address [1] & ( (!\VGA|address[15]~5_combout ) # (\VGA|Add1~17_sumout ) ) ) # ( !\VGA|address [1] & ( (\VGA|Add1~17_sumout  & \VGA|address[15]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|Add1~17_sumout ),
	.datad(!\VGA|address[15]~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[1] .extended_lut = "off";
defparam \VGA|address[1] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \VGA|address[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y60_N51
cyclonev_lcell_comb \VGA|address[2] (
// Equation(s):
// \VGA|address [2] = ( \VGA|address[15]~5_combout  & ( \VGA|address [2] & ( \VGA|Add1~21_sumout  ) ) ) # ( !\VGA|address[15]~5_combout  & ( \VGA|address [2] ) ) # ( \VGA|address[15]~5_combout  & ( !\VGA|address [2] & ( \VGA|Add1~21_sumout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|Add1~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address[15]~5_combout ),
	.dataf(!\VGA|address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[2] .extended_lut = "off";
defparam \VGA|address[2] .lut_mask = 64'h00003333FFFF3333;
defparam \VGA|address[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y58_N54
cyclonev_lcell_comb \VGA|address[3] (
// Equation(s):
// \VGA|address [3] = ( \VGA|address [3] & ( \VGA|Add1~25_sumout  ) ) # ( !\VGA|address [3] & ( \VGA|Add1~25_sumout  & ( \VGA|address[15]~5_combout  ) ) ) # ( \VGA|address [3] & ( !\VGA|Add1~25_sumout  & ( !\VGA|address[15]~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address[15]~5_combout ),
	.datae(!\VGA|address [3]),
	.dataf(!\VGA|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[3] .extended_lut = "off";
defparam \VGA|address[3] .lut_mask = 64'h0000FF0000FFFFFF;
defparam \VGA|address[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N27
cyclonev_lcell_comb \VGA|address[4] (
// Equation(s):
// \VGA|address [4] = ( \VGA|address [4] & ( (!\VGA|address[15]~5_combout ) # (\VGA|Add1~29_sumout ) ) ) # ( !\VGA|address [4] & ( (\VGA|Add1~29_sumout  & \VGA|address[15]~5_combout ) ) )

	.dataa(!\VGA|Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address[15]~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[4] .extended_lut = "off";
defparam \VGA|address[4] .lut_mask = 64'h00550055FF55FF55;
defparam \VGA|address[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y60_N24
cyclonev_lcell_comb \VGA|address[5] (
// Equation(s):
// \VGA|address [5] = ( \VGA|address[15]~5_combout  & ( \VGA|address [5] & ( \VGA|Add1~33_sumout  ) ) ) # ( !\VGA|address[15]~5_combout  & ( \VGA|address [5] ) ) # ( \VGA|address[15]~5_combout  & ( !\VGA|address [5] & ( \VGA|Add1~33_sumout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|Add1~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|address[15]~5_combout ),
	.dataf(!\VGA|address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[5] .extended_lut = "off";
defparam \VGA|address[5] .lut_mask = 64'h00003333FFFF3333;
defparam \VGA|address[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N9
cyclonev_lcell_comb \VGA|address[6] (
// Equation(s):
// \VGA|address [6] = (!\VGA|address[15]~5_combout  & ((\VGA|address [6]))) # (\VGA|address[15]~5_combout  & (\VGA|Add1~37_sumout ))

	.dataa(!\VGA|Add1~37_sumout ),
	.datab(gnd),
	.datac(!\VGA|address [6]),
	.datad(!\VGA|address[15]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[6] .extended_lut = "off";
defparam \VGA|address[6] .lut_mask = 64'h0F550F550F550F55;
defparam \VGA|address[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y58_N51
cyclonev_lcell_comb \VGA|address[7] (
// Equation(s):
// \VGA|address [7] = ( \VGA|address [7] & ( \VGA|Add1~41_sumout  ) ) # ( !\VGA|address [7] & ( \VGA|Add1~41_sumout  & ( \VGA|address[15]~5_combout  ) ) ) # ( \VGA|address [7] & ( !\VGA|Add1~41_sumout  & ( !\VGA|address[15]~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address[15]~5_combout ),
	.datad(gnd),
	.datae(!\VGA|address [7]),
	.dataf(!\VGA|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[7] .extended_lut = "off";
defparam \VGA|address[7] .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \VGA|address[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N3
cyclonev_lcell_comb \VGA|address[8] (
// Equation(s):
// \VGA|address [8] = (!\VGA|address[15]~5_combout  & ((\VGA|address [8]))) # (\VGA|address[15]~5_combout  & (\VGA|Add1~45_sumout ))

	.dataa(!\VGA|Add1~45_sumout ),
	.datab(gnd),
	.datac(!\VGA|address[15]~5_combout ),
	.datad(!\VGA|address [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[8] .extended_lut = "off";
defparam \VGA|address[8] .lut_mask = 64'h05F505F505F505F5;
defparam \VGA|address[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N30
cyclonev_lcell_comb \VGA|address[9] (
// Equation(s):
// \VGA|address [9] = ( \VGA|Add1~49_sumout  & ( (\VGA|address[15]~5_combout ) # (\VGA|address [9]) ) ) # ( !\VGA|Add1~49_sumout  & ( (\VGA|address [9] & !\VGA|address[15]~5_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|address [9]),
	.datac(gnd),
	.datad(!\VGA|address[15]~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[9] .extended_lut = "off";
defparam \VGA|address[9] .lut_mask = 64'h3300330033FF33FF;
defparam \VGA|address[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N33
cyclonev_lcell_comb \VGA|address[10] (
// Equation(s):
// \VGA|address [10] = ( \VGA|Add1~53_sumout  & ( (\VGA|address[15]~5_combout ) # (\VGA|address [10]) ) ) # ( !\VGA|Add1~53_sumout  & ( (\VGA|address [10] & !\VGA|address[15]~5_combout ) ) )

	.dataa(!\VGA|address [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|address[15]~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[10] .extended_lut = "off";
defparam \VGA|address[10] .lut_mask = 64'h5500550055FF55FF;
defparam \VGA|address[10] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N39
cyclonev_lcell_comb \VGA|address[11] (
// Equation(s):
// \VGA|address [11] = ( \VGA|Add1~57_sumout  & ( (\VGA|address[15]~5_combout ) # (\VGA|address [11]) ) ) # ( !\VGA|Add1~57_sumout  & ( (\VGA|address [11] & !\VGA|address[15]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [11]),
	.datad(!\VGA|address[15]~5_combout ),
	.datae(gnd),
	.dataf(!\VGA|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[11] .extended_lut = "off";
defparam \VGA|address[11] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \VGA|address[11] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N36
cyclonev_lcell_comb \VGA|address[12] (
// Equation(s):
// \VGA|address [12] = ( \VGA|Add1~61_sumout  & ( (\VGA|address [12]) # (\VGA|address[15]~5_combout ) ) ) # ( !\VGA|Add1~61_sumout  & ( (!\VGA|address[15]~5_combout  & \VGA|address [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address[15]~5_combout ),
	.datad(!\VGA|address [12]),
	.datae(gnd),
	.dataf(!\VGA|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|address [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|address[12] .extended_lut = "off";
defparam \VGA|address[12] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \VGA|address[12] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000079100000000800004063FF4D0B7200000002000000122FB3B5B0000000000000000C9AFAA328F1000000000000006F0006843321000000B4000004EBF7B3F5CE18000041E00000427F2445F3410000002BC0000373F7C257260000001352000071BEE4AD66200660088F9000041BFFFB6ED810000022EE0000109F414766A0042009FF8000039C0DE7D33800810005B600000203906EA9C0100813557000417C39B120C00014009EAB0005C1AADF23B5048A900375400186AEDD57B7B09360004AB300014B06940955C22C40045F600831DA3B4FC747C28600109844119D6BC9070D";
// synopsys translate_on

// Location: FF_X34_Y62_N32
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y62_N38
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N6
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3] = ( !\VGA|address [13] & ( (!\VGA|address [15] & \VGA|address [14]) ) )

	.dataa(gnd),
	.datab(!\VGA|address [15]),
	.datac(gnd),
	.datad(!\VGA|address [14]),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .lut_mask = 64'h00CC00CC00000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N24
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3] = ( !\VGA|address [13] & ( (!\VGA|address [14] & !\VGA|address [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [14]),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 64'hF000F00000000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "207BA016F78440FC2B6845FE8F0499461B9C0AC0E421D0E97631324A00681C03B6AB308173460602017CF30020148A0A7066D784481A0F00520085C1FAA57E8448A2479C0A082E79BE34B708BCDC2E3CC008D45535F8EB3E02D4C19985002485C683A01CC97C310103800153E0A93A4B4D6B16200000001E652476EB69B1D33C22040A0955BC2D9B5A3101A448007C04822355FD45DDE8836D80043010F562100A7F51004C1000F506DBDCCB6FD1FB815C900DB5A60C6F6D847DACFE49C898001984439B71C35B4F840825001ED4408858BC454BECA040C80076AB014D9C8A1FFB7C4465400060002240E631BE71A1996800303A430E8A249CE0BD045EE00009";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D0EE21BC16D8606201D70432212275830B1D873900048200868B8E1A85A032FC81011090003BEA1EE82C05B57E0093260003D301E24DECD0F53419C7400036806DD1AFC0FC08001640000000E4ACD48CDDB03440D2000052C0A0925DBD72C380084000040241A1A2DB690CA0019E00007600DA884BF19F8D2203E00002C931DE5F121F6EE802EC000011ECDAAAB5FF9EAD1090F0000134270C287701BF34A3DE000013585579AB80D0FAF147D000000829FEC93F08EF0220400000000215AB75AAC6050206800000040E6CBE7F6F89040200000000808784A95C6976200000000000A9929B2745F58F400100000081856609AD0132300000000000A08299A8F4";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "5498800000000000FA26FB20B7620000000000000CC455981BF3E00000000000033CEBFA91C8A4E0000000000219A1A60234FB8200000000000DA44C3282982480000000000136010E0FFB5A200000000000465C39121B508000000000000AA8C3D109B5CF0800000000000A3B32300AA7E000000000000001323AF4F5D40000000000800021EB378BEAC00000000000000E6442A5B231200000000000002BEACA9EB70000001000006000CF1808FDE60000000003060009348FEF4980000000001E0000B16799FC000000A00041F00081A1431D220200042401E3430030F45C72E4880033801A8D90039958F7F62404261EB45486203D81D3F9E2000C54DCB1";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "150001E38F2FF0200968CF437F1100001F13FA04000453F8F76A600020DCBBCC102183734CFFF000049DC6F0EC004ACFEFC9FF300018156F5300CF0BFFFFFFCE80B3F1C7F560074EFFFFFFA4080082589FDAF3AA2FFFFFFFAA00B04183F2022E6D5FAAFFFD40000E523FC9512B8BFFFFFFEE840A8D19F08044EDDFFFFFF77402156B3F092E042FFFFFFF7250088ACDFC0121BA7FEBFFE2E300843EBF91E20B55FFFFFFF6F8052C5FFC08ED12FFFFFFFFDAD07469FFC00B51CFFFFFFFF4A510A4AFFAFE48F4DFFFFFFFB6A85FD7FF0108E78FFFFFFFFF7EA7987FF9C8C58DFFFFFFFFFD21893FFF671ECEF3FFFFFFFC5E10E1FFF0EB347C1FFFFFFFB63415C5FF";
// synopsys translate_on

// Location: MLABCELL_X25_Y58_N15
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3] = ( \VGA|address [13] & ( \VGA|address [14] & ( !\VGA|address [15] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [15]),
	.datad(gnd),
	.datae(!\VGA|address [13]),
	.dataf(!\VGA|address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .lut_mask = 64'h000000000000F0F0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N18
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N29
dffeas \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N15
cyclonev_lcell_comb \VGA|red[0]~27 (
// Equation(s):
// \VGA|red[0]~27_combout  = ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~27 .extended_lut = "off";
defparam \VGA|red[0]~27 .lut_mask = 64'h3300330000000000;
defparam \VGA|red[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N54
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  = ( !\VGA|address [13] & ( (!\VGA|address [14] & \VGA|address [15]) ) )

	.dataa(gnd),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(!\VGA|address [15]),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 64'h00CC00CC00000000;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N18
cyclonev_lcell_comb \VGA|red[0]~28 (
// Equation(s):
// \VGA|red[0]~28_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~27_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~27_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\VGA|red[0]~27_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~28 .extended_lut = "off";
defparam \VGA|red[0]~28 .lut_mask = 64'h333F333F000F000F;
defparam \VGA|red[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y62_N53
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N57
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = ( \VGA|address [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N59
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N12
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = \VGA|address [14]

	.dataa(gnd),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y62_N14
dffeas \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N0
cyclonev_lcell_comb \VGA|red[0]~25 (
// Equation(s):
// \VGA|red[0]~25_combout  = ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~25 .extended_lut = "off";
defparam \VGA|red[0]~25 .lut_mask = 64'h3300330000000000;
defparam \VGA|red[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "F1EABBEC7A3CE502BFFFFFF7FFA9860ED98DB6C6A7FFFFFF7FA668779ADC335263B7EFFFF7B62D796E7B0C02EA5FFFFFFE7BECEAD10C4D65FF9EFFFFBFF7FFFF9F1F23ED9F8907BFFFFF7FF9982B403DDDA3B9CFE7CBE7C0C977712EDDE399F6BFBFFF70B8AF6908475C89DC4E83FFD7CE3AC3477D8AA03AA01EA89B7BD3D784D5CF438AA5F8207BF7BBB4986142C63DE425FA331FF9345D99FFF48E8A371BE737F7C825299120729E96F5CCCD9B7AAD32AB550B079683A01F49F79AD307C59D6A923B30EE4C5E7FEFF0D9CA5AAE5A7DFFFFEFF7FFCE3F8BC85EAC5F5AFFFBFF7FFF0FE35FF05417FBFDEFFFF7FFFFEFD329C499E429ABFFFF7FFFFD488B7AAE";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "A5A2603FFFF7FF66FFAF13E214C671C3FFFF7FFFFFFACDB7F87C7AEADFFFF7FFFFFCFC412322DDBC36FFFF7FFFFEF71A80C4C5470B7FFFF7FFFFFECF6363B094DFB5FFFF7FFFFFF843187A0FD5607FFFF7FFFFFFD95B0FA950721FFFFF7FFFFFFE48350AE86710FFFFF7FFFFFF6CAB731C78410FFFFF7FFFFFF1278D52B20027DFFFF7FFFFFFE6DB646325CAFFFFFF7FFFFFF9562EEEF269BBFFFFF7FFFFFFF5433A2665F9FBFFFF7FFFFFFBD29618F7191BFFFFF7FFFFFF719A61C8F6D3BFFFFF7FFFFFFD884165D5CF3FFFFFF7FFFFFFDD26DB5FF3CFFFFFFF7FFFFFFFD1737A1BE4DFFFFFF7FFFFFFFB7622F2A683FFFFFF7FFFFFFFED82BDB8397BFFFFF7";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFE8D9772E430DBFFFFF7FFFFFFB8CDC00A3057FFFFFF7FFFFFFF57EB90EC48FFFFFFF7FFFFFFFE3B076D2E3CFFFFFF7FFFFFFF27D4555A3D7FFFFFF7FFFFFF7F03810E155BFFFFFF7FFFFFF6927A2C1071FFFFFFF7FFFFFFDA59E4A967FFFFFFFF7FFFFFF58D9FBAAFC4FFFFFFF7FFFFFFCA381A8F07CFFFFFFF7FFFFFF0C16BA88A7BFFFFFFF7FFFFFF90A689D268AFFFFFFF7FFFFFFB205CBC492FFFFFFFF7FFFFFFC8D7615F828EFFFFFF7FFFFFFF01414D1861FFFFFFF7FFFFFFB229DB647A3BFFFFFF7FFFFFFF8848627FF6CFFFFFF7FFFFFEFBD7C535F981FFFFFF7FFFFFEA426BCB14D37FFFFFF7FFFFFEE78B839DA0A8FFFFFF7FFFFFEB4785B";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "90645AFFFFFF7FFFFFFFE1DE469F156FFFFFF7FFFFFFFC4FFA820286FFFFFF7FFFFFF7E9524D8068FFFFFFF7FFFFFFF8AEB4F145DEFFFFFF7FFFFFFE324954E819CFFFFFF7FFFFFFFF0B4472D84BFFFFFF7FFFFFFFF7416E72767FFFFFF7FFFFFFFF25FB3272FEFFFFFF7FFFFFFFFFB9F0184CFFFFFFF7FFFFFFFFFEEE5E2077FFFFFF7FFFFFFFFFEB5DD77EFFFFFFF7FFFFFFFFFFE445B7FFFFFFFF7FFFFFFFFFFB262FFFFFFFFFF7FFFFFFFFFFE7FAFFFFFFFFFF7FFFFFFFFFFDB6FFFFFFFFFFF7FFFFFFFFFF7EDBFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF6F03D7FFFBFFFFFFFF7FFFFFFFF96EFFFF7EFFFFFFF7FFFFFFFB6EFFFFBFFFFFFFFF7FFFFFFF8B6EFFFFAFFFFFFFF7FFFFFFFE90EFFFFFB9FFFFFF7FFF7FF7F34BBFFF9FFFFFFFF7FFFFFF0CA7F3FFED06FFFFFF7FFFBFFFF45CEFF721BFFFFFF7FFBC27F741F5F1C0A5FFFFFF7FF7F9A143EB1FEB703FFFFFF7FFE18507C12F9DCD19FFFFFF7FF7D55E0CB3A9E7609FFFFFF7FFE612D5920B6E61A1FFFFFF7FFC1C390536DE31191FFFFFF7F";
// synopsys translate_on

// Location: LABCELL_X31_Y66_N48
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h220522AF770577AF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N21
cyclonev_lcell_comb \VGA|red[0]~26 (
// Equation(s):
// \VGA|red[0]~26_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~25_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~25_combout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|red[0]~25_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~26 .extended_lut = "off";
defparam \VGA|red[0]~26 .lut_mask = 64'h05FF05FF05050505;
defparam \VGA|red[0]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N0
cyclonev_lcell_comb \VGA|red[0]~17 (
// Equation(s):
// \VGA|red[0]~17_combout  = ( \JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos9 [1] & ( (!\JUEGO|position_reg_unit|pos9 [0] & (((!\JUEGO|position_reg_unit|pos8 [0] & \VGA|address[15]~0_combout )) # (\VGA|address[15]~1_combout ))) # 
// (\JUEGO|position_reg_unit|pos9 [0] & (((!\JUEGO|position_reg_unit|pos8 [0] & \VGA|address[15]~0_combout )))) ) ) ) # ( !\JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos9 [1] & ( (!\JUEGO|position_reg_unit|pos9 [0] & 
// \VGA|address[15]~1_combout ) ) ) ) # ( \JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|position_reg_unit|pos9 [1] & ( (!\JUEGO|position_reg_unit|pos8 [0] & \VGA|address[15]~0_combout ) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos9 [0]),
	.datab(!\VGA|address[15]~1_combout ),
	.datac(!\JUEGO|position_reg_unit|pos8 [0]),
	.datad(!\VGA|address[15]~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos8 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~17 .extended_lut = "off";
defparam \VGA|red[0]~17 .lut_mask = 64'h000000F0222222F2;
defparam \VGA|red[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N57
cyclonev_lcell_comb \VGA|red[0]~18 (
// Equation(s):
// \VGA|red[0]~18_combout  = ( \JUEGO|position_reg_unit|pos7 [1] & ( !\JUEGO|position_reg_unit|pos7 [0] ) )

	.dataa(!\JUEGO|position_reg_unit|pos7 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos7 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~18 .extended_lut = "off";
defparam \VGA|red[0]~18 .lut_mask = 64'h00000000AAAAAAAA;
defparam \VGA|red[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N45
cyclonev_lcell_comb \VGA|red[0]~19 (
// Equation(s):
// \VGA|red[0]~19_combout  = ( \VGA|red[0]~18_combout  & ( \VGA|always0~33_combout  & ( (\VGA|always0~3_combout  & (\VGA|always0~32_combout  & (\VGA|always0~17_combout  & !\VGA|LessThan25~1_combout ))) ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~32_combout ),
	.datac(!\VGA|always0~17_combout ),
	.datad(!\VGA|LessThan25~1_combout ),
	.datae(!\VGA|red[0]~18_combout ),
	.dataf(!\VGA|always0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~19 .extended_lut = "off";
defparam \VGA|red[0]~19 .lut_mask = 64'h0000000000000100;
defparam \VGA|red[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N33
cyclonev_lcell_comb \VGA|red[0]~20 (
// Equation(s):
// \VGA|red[0]~20_combout  = ( !\JUEGO|position_reg_unit|pos6 [0] & ( \JUEGO|position_reg_unit|pos6 [1] ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos6 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~20 .extended_lut = "off";
defparam \VGA|red[0]~20 .lut_mask = 64'h5555555500000000;
defparam \VGA|red[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N33
cyclonev_lcell_comb \VGA|red[0]~21 (
// Equation(s):
// \VGA|red[0]~21_combout  = ( \VGA|red[0]~20_combout  & ( \VGA|always0~29_combout  & ( (!\VGA|always0~15_combout  & (\VGA|always0~16_combout  & (!\VGA|always0~26_combout  & !\VGA|LessThan8~0_combout ))) ) ) )

	.dataa(!\VGA|always0~15_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|always0~26_combout ),
	.datad(!\VGA|LessThan8~0_combout ),
	.datae(!\VGA|red[0]~20_combout ),
	.dataf(!\VGA|always0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~21 .extended_lut = "off";
defparam \VGA|red[0]~21 .lut_mask = 64'h0000000000002000;
defparam \VGA|red[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N54
cyclonev_lcell_comb \VGA|red[0]~22 (
// Equation(s):
// \VGA|red[0]~22_combout  = ( !\VGA|red[0]~2_combout  & ( \VGA|always0~28_combout  & ( \VGA|red[0]~21_combout  ) ) ) # ( !\VGA|red[0]~2_combout  & ( !\VGA|always0~28_combout  & ( (((\VGA|red[0]~17_combout  & !\VGA|always0~34_combout )) # 
// (\VGA|red[0]~21_combout )) # (\VGA|red[0]~19_combout ) ) ) )

	.dataa(!\VGA|red[0]~17_combout ),
	.datab(!\VGA|always0~34_combout ),
	.datac(!\VGA|red[0]~19_combout ),
	.datad(!\VGA|red[0]~21_combout ),
	.datae(!\VGA|red[0]~2_combout ),
	.dataf(!\VGA|always0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~22 .extended_lut = "off";
defparam \VGA|red[0]~22 .lut_mask = 64'h4FFF000000FF0000;
defparam \VGA|red[0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N39
cyclonev_lcell_comb \VGA|blue[0]~5 (
// Equation(s):
// \VGA|blue[0]~5_combout  = ( !\JUEGO|position_reg_unit|pos4 [0] & ( \VGA|always0~16_combout  & ( (\VGA|always0~3_combout  & (\JUEGO|position_reg_unit|pos4 [1] & \VGA|always0~32_combout )) ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\JUEGO|position_reg_unit|pos4 [1]),
	.datac(!\VGA|always0~32_combout ),
	.datad(gnd),
	.datae(!\JUEGO|position_reg_unit|pos4 [0]),
	.dataf(!\VGA|always0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~5 .extended_lut = "off";
defparam \VGA|blue[0]~5 .lut_mask = 64'h0000000001010000;
defparam \VGA|blue[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N30
cyclonev_lcell_comb \VGA|blue[0]~6 (
// Equation(s):
// \VGA|blue[0]~6_combout  = ( \VGA|blue[0]~5_combout  & ( \VGA|always0~35_combout  ) ) # ( !\VGA|blue[0]~5_combout  & ( (\VGA|always0~35_combout  & (\JUEGO|position_reg_unit|pos5 [1] & (!\JUEGO|position_reg_unit|pos5 [0] & \VGA|blue[0]~2_combout ))) ) )

	.dataa(!\VGA|always0~35_combout ),
	.datab(!\JUEGO|position_reg_unit|pos5 [1]),
	.datac(!\JUEGO|position_reg_unit|pos5 [0]),
	.datad(!\VGA|blue[0]~2_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~6 .extended_lut = "off";
defparam \VGA|blue[0]~6 .lut_mask = 64'h0010001055555555;
defparam \VGA|blue[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N15
cyclonev_lcell_comb \VGA|blue[0]~4 (
// Equation(s):
// \VGA|blue[0]~4_combout  = ( !\JUEGO|position_reg_unit|pos2 [0] & ( \JUEGO|position_reg_unit|pos2 [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\JUEGO|position_reg_unit|pos2 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~4 .extended_lut = "off";
defparam \VGA|blue[0]~4 .lut_mask = 64'h00000000FFFF0000;
defparam \VGA|blue[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N21
cyclonev_lcell_comb \VGA|blue[0]~3 (
// Equation(s):
// \VGA|blue[0]~3_combout  = ( \JUEGO|position_reg_unit|pos3 [1] & ( !\JUEGO|position_reg_unit|pos3 [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\JUEGO|position_reg_unit|pos3 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~3 .extended_lut = "off";
defparam \VGA|blue[0]~3 .lut_mask = 64'h00000000F0F0F0F0;
defparam \VGA|blue[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N57
cyclonev_lcell_comb \VGA|red[0]~16 (
// Equation(s):
// \VGA|red[0]~16_combout  = ( \VGA|blue[0]~4_combout  & ( \VGA|blue[0]~3_combout  & ( (\VGA|always0~27_combout  & (((!\VGA|always0~23_combout  & \VGA|always0~11_combout )) # (\VGA|blue[0]~1_combout ))) ) ) ) # ( !\VGA|blue[0]~4_combout  & ( 
// \VGA|blue[0]~3_combout  & ( (\VGA|always0~27_combout  & \VGA|blue[0]~1_combout ) ) ) ) # ( \VGA|blue[0]~4_combout  & ( !\VGA|blue[0]~3_combout  & ( (\VGA|always0~27_combout  & (!\VGA|always0~23_combout  & \VGA|always0~11_combout )) ) ) )

	.dataa(!\VGA|always0~27_combout ),
	.datab(!\VGA|always0~23_combout ),
	.datac(!\VGA|always0~11_combout ),
	.datad(!\VGA|blue[0]~1_combout ),
	.datae(!\VGA|blue[0]~4_combout ),
	.dataf(!\VGA|blue[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~16 .extended_lut = "off";
defparam \VGA|red[0]~16 .lut_mask = 64'h0000040400550455;
defparam \VGA|red[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N48
cyclonev_lcell_comb \VGA|red[0]~23 (
// Equation(s):
// \VGA|red[0]~23_combout  = ( \JUEGO|position_reg_unit|pos1 [1] & ( (\VGA|always0~5_combout  & (!\JUEGO|position_reg_unit|pos1 [0] & \VGA|always0~36_combout )) ) )

	.dataa(gnd),
	.datab(!\VGA|always0~5_combout ),
	.datac(!\JUEGO|position_reg_unit|pos1 [0]),
	.datad(!\VGA|always0~36_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~23 .extended_lut = "off";
defparam \VGA|red[0]~23 .lut_mask = 64'h0000000000300030;
defparam \VGA|red[0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N42
cyclonev_lcell_comb \VGA|red[0]~24 (
// Equation(s):
// \VGA|red[0]~24_combout  = ( \VGA|blue[2]~0_combout  & ( !\VGA|red[0]~23_combout  & ( ((!\VGA|red[0]~22_combout  & (!\VGA|blue[0]~6_combout  & !\VGA|red[0]~16_combout ))) # (\VGA|always0~5_combout ) ) ) ) # ( !\VGA|blue[2]~0_combout  & ( 
// !\VGA|red[0]~23_combout  & ( (!\VGA|red[0]~16_combout ) # (\VGA|always0~5_combout ) ) ) )

	.dataa(!\VGA|red[0]~22_combout ),
	.datab(!\VGA|blue[0]~6_combout ),
	.datac(!\VGA|red[0]~16_combout ),
	.datad(!\VGA|always0~5_combout ),
	.datae(!\VGA|blue[2]~0_combout ),
	.dataf(!\VGA|red[0]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~24 .extended_lut = "off";
defparam \VGA|red[0]~24 .lut_mask = 64'hF0FF80FF00000000;
defparam \VGA|red[0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N30
cyclonev_lcell_comb \VGA|red[0]~29 (
// Equation(s):
// \VGA|red[0]~29_combout  = ( \VGA|red[0]~24_combout  & ( (!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout  & ((\VGA|red[0]~26_combout ))) ) ) # ( !\VGA|red[0]~24_combout  & ( \VGA|red[0]~28_combout  ) )

	.dataa(!\VGA|red[0]~54_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[0]~28_combout ),
	.datad(!\VGA|red[0]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~29 .extended_lut = "off";
defparam \VGA|red[0]~29 .lut_mask = 64'h0F0F0F0F88DD88DD;
defparam \VGA|red[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000F610000000080000008800E01B5C00000000000000657FBAC4CD8000000000000005E7FAC0A0EF00000048000000280009D6626000000094000001B800DD02D200000017000000597F76C560200000097CC00000B3F70C16E2000000807E00004C3FEB89D210000008E680000033F369BDAC810000088E00001D1FEC514FC01420010C9000024BF85C14800881000A4700009073AF2A6A80140810B2A000402C3EA18E84000000A157000CC29C7065B5C005100188B0040437B17CC3C404D200054D0006E9FFF4E134C00740004010061BABAC4B6EE34AE700AF67900E884B82D57C";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y75_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "90003006180901825BCB8B6E1C08B500043702AE027D3FBE74007FA800FE0C03FD1CEFB5D5DB11F50038C8003B00B197C51603E780143C00526C076608A2F062F49001820A17C46E21209DD82788061A000BAF470A8748F2841BC00106000AFF8E2263C488D32000108000E41DAF46CBBD94770000930020829EA0D32C48E004000A0209CF642E16192320AE830039010DABEB5138C7E00ED1300038067CA2C5F1689300600000E805C8E97447D6FFF8034081C7020A00406149CDF841000900780412A131FE8DBFE000002403C0408021FB6885A8AA4088006012000B1C54F00FF7C42B0000400200B3DBE1A161F0882D00300D02319BBD3F28920004004101";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "B440BA899C649F9B008D40388901285C4DB45F1D0018802024D244CBA50A599620048820003C909D7DBCF1BD781014E600010E059C09CA54E660A1CA000008004853C8C9AB9A091020000104C2A5F4BD7F3FC8008E000011040F3660027C4D0014A000014003916BD7A92BF005B80000A4E0AFEC08629D690006F0000331316E1460C4BBBA0024000060E0A1E5ED274A4F00079000042822CE8BF446538E825E00000740B1460916D2600444D000000C4ADD36F1A8278440100000000115DC93742015240A6000000041932721D9E7CC420000000080B87F159922E6A00020000000170D2D00113D6000000000000216827F7605823000800000001504219CA4";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "AFA10000000000013C449F1A54D60000000000009AA3458704C5080000000000085A0645E9583C80000000000052A045041C1A4300000000000CA675E59CA3C420000000000051A76BD00CB2300000000000070A6CB51101B000000000000250876B7A573E000000000000020F7B9CE0E40000000000000009279CE502C20000000000800021364BB03C800000000200000C216169444042000000000000C8FEA570DA00000000000060004EE22A8949000000000040000159D3E84050000000002A0000140E4900D00000200006F0008A2139E2FC000003080075010004D0B240220004D4206CBC0000205FF058040083D0312D400007CD830190000676AB59";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "D80000404D2208100146F0F8FFC00009EB4B8765002AB3F8DD0080000ED8C47A08A00201B0C4E00007D1CC0FA1205500100B0690003C1100AD0222E00000007500920DDC0560007700000045C0000A12802A008F3000000814002888EE02812F93400000076000963CC01824242400000006800BA84C0681048500000002A6001FCB008018810000000005200900B80252CA068014000024001F1E204001B80800000000BC02DCD00300AC27000000000240103B00136D92B000000008CC14B1900725BF0F400000000D4C015200469FFD58000000081E426AA0021B5CFFC0000000811208FE003D8D0E0E0000000892D153E005EBCC1AE00000000AD00C3A00";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N48
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h00FF555533330F0F;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N15
cyclonev_lcell_comb \VGA|red[1]~31 (
// Equation(s):
// \VGA|red[1]~31_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & \VGA|red[0]~27_combout ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & \VGA|red[0]~27_combout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datab(gnd),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\VGA|red[0]~27_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~31 .extended_lut = "off";
defparam \VGA|red[1]~31 .lut_mask = 64'h0F5F0F5F00550055;
defparam \VGA|red[1]~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFD307FFFFFFFFFFFFFFFFFFFFFCED9FFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFBDAD9FFFFFFFFFFFFFFFFFFFFFA1A1FFFF36FFFFFFFFFFFFFFFF4E5FFFC82EFFFFFFFFFFFFFFA1217FF985FFFFFFFFFFF3E7F9A83FFF00D7FFFFFFFFFFB5F00920BFF0F23FFFFFFFFFFD93027873F96B53FFFFFFFFF98886B08E7FF098BFFFFFFFFF495D573064385217FFFFFFFFF046C488116A4AAD7FFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FC21D486463B30697FFFFFFFFFD21DE122F3F8903FFFFFFFFFFD8C0AF030DB7197FFFFFFFFFC140AC3A4F5D4261FFFFFFFFFDB1B52900512D26BFFFFFFFFFE577722D1B763B23DFFFFFFFF897CB5E26239871BFFFFFFEFFB6E5642BE45B7FBBFFFFFFFFE3281717AD0203B86FFE8FFFF80C3B0275624DCD0919DDF7FFE81C40FCF076A70285DE253FFBA9C8722CCE4B68CFACFA33FFFC9B9DEB936E32F5F4D39B9FFFA2465C66EE96CA8B097C5BFFB3114C019DDA5A50D54B3B7FFCB0E8F32A77D42C2F8FB037EFFFFAFF611047FB26EFDFFFFFFFFF81F0F34A6B644FFFFFFFFFFFFCFFBEC2CFD1EEC43DFFFFFFF1FFF17101EE3CD793FFFFFFFFFFFF2C52B12";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "0F7FA9FFFFFFFFFFFF883294D74E6F6FFFFFFFFFFFFC3DF43636D02B7FFFFFFFFFFFCF73E46ED268E7FFFFFFFFFFFF990F0777D1FE3FFFFFFFFFFFF81DCB228D037FFFFFFFFFFFFC78E806CCA027FFFFFFFFFFFFE4450A9C4107DFFFFFFFFFFFFD6A89E40CD431FFFFFFFFFFFFCB0E302411DCBFFFFFFFFFFFFF58D1AAC0C449FFFFFFFFFFFFE8F904592CF4FFFFFFFFFFFFFEF5EE50EA5CFFFFFFFFFFFFFFF915C6D6C7A7FFFFFFFFFFFFF787BB1409747FFFFFFFFFFFFFFE05DB32965FFFFFFFFFFFFFFF512481AC44FFFFFFFFFFFFFFFA365B9000FBFFFFFFFFFFFFFFE9BF3BD1E63FFFFFFFFFFFFFFFF88B5D062FFFFFFFFFFFFFFFF7FC006A203FFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFF719CD64317FFFFFFFFFFFFFFFAE7501708FFFFFFFFFFFFFFFF231DF7A61FFFFFFFFFFFFFFFF4642A9278FFFFFFFFFFFFFFFFA43684125FFFFFFFFFFFFFFB0FE0E28EBCFFFFFFFFFFFFFFE56F6788C4DFFFFFFFFFFFFFFFDD101A744FFFFFFFFFFFFFFF8823504D2AFFFFFFFFFFFFFFFF81DDA9E41BFFFFFFFFFFFFFFC804503D119FFFFFFFFFFFFFFFA0657A8A85FFFFFFFFFFFFFFB0042F559F3FFFFFFFFFFFFFF200335AE277FFFFFFFFFFFFFFA00018972E37FFFFFFFFFFFFFF220FA77324FFFFFFFFFFFFFFF000955A1183FFFFFFFFFFFFF5F3322238AE7FFFFFFFFFFFFFEA0482CC813BFFFFFFFFFFFFFFB8501986077FFFFFFFFFFFFFCB6309";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "970897FFFFFFFFFFFFFF808FB53709FFFFFFFFFFFFFFF5B51AEE0277FFFFFFFFFFFFFFD153684A847FFFFFFFFFFFFFFD8AFD52403FFFFFFFFFFFFFFFC581D5627DFFFFFFFFFFFFFFFFCCC10B5397FFFFFFFFFFFFFFF6BBA2281BFFFFFFFFFFFFFFFF77240654FFFFFFFFFFFFFFFFFF2A0B18CFFFFFFFFFFFFFFFFFFC6A0AB7FFFFFFFFFFFFFFFFFFF4D812BFFFFFFFFFFFFFFFFFFFFB7FDFFFFFFFFFFFFFFFFFFFFFDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N18
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h111103CFDDDD03CF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N12
cyclonev_lcell_comb \VGA|red[1]~30 (
// Equation(s):
// \VGA|red[1]~30_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & \VGA|red[0]~25_combout ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & \VGA|red[0]~25_combout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datac(!\VGA|red[0]~25_combout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~30 .extended_lut = "off";
defparam \VGA|red[1]~30 .lut_mask = 64'h03FF03FF03030303;
defparam \VGA|red[1]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N33
cyclonev_lcell_comb \VGA|red[1]~32 (
// Equation(s):
// \VGA|red[1]~32_combout  = ( \VGA|red[1]~30_combout  & ( (!\VGA|red[0]~24_combout  & (((\VGA|red[1]~31_combout )))) # (\VGA|red[0]~24_combout  & (((!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout ))) ) ) # ( !\VGA|red[1]~30_combout  & ( 
// (!\VGA|red[0]~24_combout  & (((\VGA|red[1]~31_combout )))) # (\VGA|red[0]~24_combout  & (!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout ))) ) )

	.dataa(!\VGA|red[0]~54_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[1]~31_combout ),
	.datad(!\VGA|red[0]~24_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[1]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[1]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[1]~32 .extended_lut = "off";
defparam \VGA|red[1]~32 .lut_mask = 64'h0F880F880FDD0FDD;
defparam \VGA|red[1]~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y74_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F95E4C8B7BBBE015FFFFFFE7FFE26232AFCC1F639FFFFFFE7FF26547B9FE57264FFFFFFFE7FF6ADD64730534BF5FFFFFFE7FE7478D9BF352BC85FFFFFFE7FD76C7F44EA78DD29FFFFFFE7FD28DE225BB390431FFFFFFF7FF1DB75E156D94141FFFFFFE7FDCEA7385D960C3ADFFFFFFE7E13C2F93C4E7C1FF65FE967E7A630B817354CB2260AA9D27E7D80CFA8422793E38DBFBB13E79ADA869FBCDD530C19DB227E790BE06A090FE7EE22833911E7FCC39803A1841D41B6D626DE7F5607EED9084904D8FE1577F7FFC3DFBB3F8DE9C9FFFFFFFE7FFFFFFF7703978AEFFFFFFFE7FFFFFFF048E83008FFFFFFFE7FFFFFFDA0B7CE81D84FFFFFE7FFFFFFCF16251";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "B04FEDFFFFE7FFFFFFCF94D120323A1FFFFE7FFFFFFA7E1560CB3F687FFFE7FFFFFFEF0FF700260FAFFFFE7FFFFFFC1D1FB288F0B6FFFFE7FFFFFFED6070855503BFFFFE7FFFFFFEF217C47958C3FFFFE7FFFFFFE888F0E240985FFFFE7FFFFFFF044772AECA1BFFFFE7FFFFFFFDA42486CC7C3FFFFE7FFFFFFE6D622B27628FFFFFE7FFFFFFD2F3B3D9E12FFFFFFE7FFFFFFF61F3FE1C267FFFFFE7FFFFFFFF37988D5C1FFFFFFE7FFFFFFFE6AA807B977FFFFFE7FFFFFFFB5A3B7C0667FFFFFE7FFFFFFFD8BB7A6245FFFFFFE7FFFFFFFDF504B000EFFFFFFE7FFFFFFFF26CCC7DE57FFFFFE7FFFFFFFFE7FF6D063FFFFFFE7FFFFFFFFF3A72D6267FFFFFE7";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFCF631AE14FFFFFFE7FFFFFFFF8A35E8B047FFFFFE7FFFFFFFF23F1A3402FFFFFFE7FFFFFFFF711B58079FFFFFFE7FFFFFFFC29BA2B920FFFFFFE7FFFFFFFF4A380A2D1FFFFFFE7FFFFFFF7967C20379FFFFFFE7FFFFFFEA170C18BE1FFFFFFE7FFFFFFF50F8A3A9DBFFFFFFE7FFFFFFF002E2E8FC7FFFFFFE7FFFFFFFC08A441AEFFFFFFFE7FFFFFFDE075213CD9FFFFFFE7FFFFFFC004E7D7745FFFFFFE7FFFFFFEC472F5B811FFFFFFE7FFFFFFFC00672279EFFFFFFE7FFFFFFE220132E4D4FFFFFFE7FFFFFFE8003C0D25CFFFFFFE7FFFFFFF7D32119D0CFFFFFFE7FFFFFFD4016385912FFFFFFE7FFFFFFCF912A6A8027FFFFFE7FFFFFFFE7A04";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "49A80FFFFFFE7FFFFFFF119B363B06FFFFFFE7FFFFFFFC3C492DC2A7FFFFFE7FFFFFFFB6CB0E3884FFFFFFE7FFFFFFFCBEF6CFC19FFFFFFE7FFFFFFFF7BE36F403FFFFFFE7FFFFFFFF1F514DD73FFFFFFE7FFFFFFFF9239C2A77FFFFFFE7FFFFFFFFF86C6A88FFFFFFFE7FFFFFFFFFC74C5A7FFFFFFFE7FFFFFFFFFF84109FFFFFFFFE7FFFFFFFFFFFAB2DFFFFFFFFE7FFFFFFFFFFFFFEFFFFFFFFFE7FFFFFFFFFFFF9FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y77_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFDFFFFFFFFFFFFE7FFFFFFFD673FFFFFFFFFFFFE7FFFFFFFADDFFFFFFFFFFFFFE7FFFFFFFCB73FFFFFFFFFFFFE7FFFFFFFCE3BFFFFEDFFFFFFE7FFFFFFF8A03FFFFB3FFFFFFE7FFFFFFFD01BFFFE147FFFFFE7FFFFCFFF14DFFFC443FFFFFE7FFF047E40A4FFF7A6FFFFFFE7FFF4C93F2E9FFEB5EFFFFFFE7FFE95E492C0FFA60F3FFFFFE7FFB60B3AE7C7DB00D3FFFFFE7FF8F72B03FF57A0657FFFFFE7F";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N36
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h4444777703CF03CF;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N33
cyclonev_lcell_comb \VGA|red[2]~33 (
// Equation(s):
// \VGA|red[2]~33_combout  = ( \VGA|red[0]~25_combout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  ) ) ) # ( \VGA|red[0]~25_combout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) ) # ( 
// !\VGA|red[0]~25_combout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datae(!\VGA|red[0]~25_combout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~33 .extended_lut = "off";
defparam \VGA|red[2]~33 .lut_mask = 64'h00FF55FF00005555;
defparam \VGA|red[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "2FCFEFF90076FE238583D1FB80FDEAFFF41DFD7ECDD6D1B02E7FEFD7FF4073FC3DC0D3BA533BEFF7FFC70DFFDDDC3CFC0431CC5FE7EFBA3FACFFF6780281CC1DBC6FFE79F5E7F68C203C8C279FFFF9E5BFF47FB9CD7FF87779FCBFFEF8FFE6FF16C21D43477BDFFFFFFFFEFF66D07D2F427DECFFFFECFFC7FCD8DE75E0172C8BFFF5FDF73939B051A8205FBDFCFF86FEF415BA11DBC7F7FBAECFFFC7FBA94961F1D891BF57FFFF57FA34B5647FC5FFCFFCFF7E365DF7F7F346B84DFEBEF7F6FF9EFBEF7E4581D5FFE7FFFFDBF4FFBF7FD29C1D4FECDFBF77FF87E5FFF62881C5FFFB3BDCFFFFBFFDFFA28C184F718F77D3FFCFF3FDD0ECC387E09FFFBC7FBFFE";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "4BBFA2CE7DDC00F5FFF2BFC77FFED26C638CC0E6FFF33FDFD9B57B28C6E9C8005FFBF7DFFFCF0F6E4AC28FB28BEFFF99FFFF7DFA677E29E41FFF5F7FFFFFEFFFA665F6DAE79BFEFE9FFFFFC13996D76D0CB077FE25FFFFFF5FE4247C1BCA26FFE17FFFFE89FDC64B50FA5F7FFB67FFFFDE7F63F6081ABAF4FFE5CFFFFD5ACE0D66EF927BC5FF17FFFF93DF50D66CDD262EFFFD6FFFFBCFDD0F3B73F2CC1B7DA1FFFFFE7F4173497381937BBB2FFFFFFFB0FF280F7D1E17BFEFFFFFFFFFEDF110E7D619DBFD9FFFFFFBFD7FF81C3DA197BDFFFFFFFF7F4FF9C29746035FFFDFFFFFFFE8FFCEF1776259FFFFFFFFFFFEC9FC7F132471CFFF7FFFFFFFE47F618276";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "5F13FFFFFFFFFFFE23FE00E775B5DFFFFFFFFFFF667DCB7F765036FFFFFFFFFFF7DFFFBFE962AB7FFFFFFFFFFFD95FDBFBB7BD3CFFFFFFFFFFF243FFF7FF893FFFFFFFFFFFFFEC7F6FD5FC49CFFFFFFFFFFFF9FBFC088F652FFFFFFFFFFFFDAA7F5775F15DFFFFFFFFFFFFFDFCF4809FBE7FFFFFFFFFFFFFF6BF3318F285FFFFFFFFFF7FFFD9F6C2FF18FFFFFFFFFDFFFFF3D95484F5FFBDFFFFFFFFFFFFB7F4EE2FD0FFFFFFFFFFFF9FFF8F69CBF906FFFFFFFFFFBFFFFE32BC1F4AAFFFFFFFFFF5FFFFC6AAFAFD2FFFFFDFFFFB0FFF75CC437DF3FFFFFE77FE5B7EFFF806B6FE9DFFFB4BDFEA3BFFFF2D1F3FC3FBFF797B4C125FFFF29587F96FFFF9BB3656";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "27FFFF154D7FDFFFFE930F9F007FFFF31707FF7BFFDFCC070BFBFFFFD558FFE9F75E8DFFFF3FBFFFFAB9DFF8DEDF90FFFFF7FBEFFFCA933FBAFDDF3FFFFFFF8AFF6CE1CBF69FFFB4FFFFFFFBFFFFFB9D7F15FF778FFFFFFFF1FFD65DC7FD7FD19CFFFFFFFE9FFFED137F57DFF6FFFFFFFFF37FF4D807F57EF4E8FFFFFFF551FFE701FFCEC6C77FFFFFFFFFFFF7609FFEACE7F3FFFFFFFFD7FFEFDBFFCFF4771FFFFFFFFF73F92C2FFFFC45F6FFFFFFFFF8BFE907FFFCD58DEFFFFFFFFD4FEB10BFFF4877F8FFFFFFFFF073FA59FFFF67FDEFFFFFFFFFF1FDE41FFBD8330FFFFFFFFFFF4DF341FF5D9D0E9DFFFFFFFFD7BFE03FF54BCFC0FFFFFFFFDC63FD27FF";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000926FFFFFFFF7FFFFFE47FF0EDD07FFFFFFFFFFFFFFBCFFBCE9E7FFFFFFFFFFFFFFFB1FFAF2FE58FFFFFFB7FFFFFFC3000EE3403FFFFFFF6BFFFFFF9800E65675FFFFFFEDDFFFFFB97F7770CB3FFFFFFE953FFFFF53F7374609FFFFFF7941FFFFB33FE33CEA6FFFFFF7347FFFFF13FFF26E0B7EFFFFEB05FFFFFF1FE5E56DFFEBDFFF0CAFFFFCF80076569FF77EFFF800FFFF6903AE4A41FFEFF7EE90BFFFBF9C3F43A45FFFFFFF6000FFF339F781AAD87FFDCFFF006FFBF34001612563F955FFF004FFFC1606F60A53DFE93FFA401FFDEC3AD1BA499EB518FF40046FF7157470E60C";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N6
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h550F3300550F33FF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N33
cyclonev_lcell_comb \VGA|red[2]~34 (
// Equation(s):
// \VGA|red[2]~34_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2]) # (\VGA|red[0]~27_combout ) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// \VGA|red[0]~27_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|red[0]~27_combout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~34 .extended_lut = "off";
defparam \VGA|red[2]~34 .lut_mask = 64'h00003333F0F0F3F3;
defparam \VGA|red[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N9
cyclonev_lcell_comb \VGA|red[2]~35 (
// Equation(s):
// \VGA|red[2]~35_combout  = ( \VGA|red[2]~34_combout  & ( (!\VGA|red[0]~24_combout ) # ((!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout  & ((\VGA|red[2]~33_combout )))) ) ) # ( !\VGA|red[2]~34_combout  & ( 
// (\VGA|red[0]~24_combout  & ((!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout  & ((\VGA|red[2]~33_combout ))))) ) )

	.dataa(!\VGA|red[0]~54_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[2]~33_combout ),
	.datad(!\VGA|red[0]~24_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[2]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[2]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[2]~35 .extended_lut = "off";
defparam \VGA|red[2]~35 .lut_mask = 64'h008D008DFF8DFF8D;
defparam \VGA|red[2]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFFFFFFF82B9FFFFFFFFFFFFFFFFFFFFFB34DFFFFFFFFFFFFFFFFFFFFFC8CDFFFFFFFFFFFFFFFFFFFFF900DFFFFC7FFFFFFFFFFFFFFFE00DFFFF38FFFFFFFFFFFFFFFA021FFFEEFFFFFFFFFFFFF48FB041FFF4DBFFFFFFFFFFF93D6C100FFEF0B7FFFFFFFFFF7C17E0C7FFD005FFFFFFFFFFD6C8013867FC00A7FFFFFFFFFB05803502B5C00FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "F38387F480BC900FFFFFFFFFFFA001F53027FD019FFFFFFFFFF81E2260005F4413FFFFFFFFFF44D900601CB5003FFFFFFFFFF187806402D7CA23FFFFFFFFFFB7D03A001704AA7FFFFFFFFFEA8B412604B98A21FFFFFFFFFCC9E090C44DEBA07FFFFFFFFFE91108A0D96F7C03FFFFFFFFEEC8304BB11D5BE09ECE0F7FFC5318A5C9DD41DB122E805FFF899162E18D125002B2E804BFFCCA145F6A3D49C3478E867FFFAE50CB7961DC3353D99C7E7FFF99AD92EA4C90F3B60C9157FFFF9D8D5E95C2C92BD6C98DDFFFFFDBFD824CA160BFFFFFFFFFFFFFFFEC050353F3FFFFFFFFFFFFFFFC90A01BBFFFFFFFFFFFFFFFFFE8420317F2FFFFFFFFFFFFFFFFBA9037";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "BFA013FFFFFFFFFFFFFEBB5EFFF9D33FFFFFFFFFFFFE00015FBFA8807FFFFFFFFFFFC941C3FFFF000FFFFFFFFFFFFCE6710F7F808DFFFFFFFFFFFFED040F73F207DFFFFFFFFFFFFFB0506887A073FFFFFFFFFFFFF65004F87611AFFFFFFFFFFFFFC5818D71C3D1FFFFFFFFFFFFFE104BFDCCA3FFFFFFFFFFFFFFC443FDE2893FFFFFFFFFFFFFFA8A5CDB3803FFFFFFFFFFFFFFA3FA8F0D72FFFFFFFFFFFFFFFA43E761ABDFFFFFFFFFFFFFFFA756F3946C7FFFFFFFFFFFFFFE300043F997FFFFFFFFFFFFFFEA8224ABBB7FFFFFFFFFFFFFFE8684E47F1FFFFFFFFFFFFFFFF541EF921BFFFFFFFFFFFFFFFF6A049219DFFFFFFFFFFFFFFFF585B52DDAFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFE805355E8FFFFFFFFFFFFFFFF71BE274F9FFFFFFFFFFFFFFFF5C9BAB7FFFFFFFFFFFFFFFFFF4F7C00F8EFFFFFFFFFFFFFFFF166113ED3FFFFFFFFFFFFFFFCE8E415DF1FFFFFFFFFFFFFFFDC4FC1CCADFFFFFFFFFFFFFFF3FBE8057F7FFFFFFFFFFFFFFE7F3A505A5FFFFFFFFFFFFFFFFFF98529027FFFFFFFFFFFFFFDBFF63A161FFFFFFFFFFFFFFFF9F95105D27FFFFFFFFFFFFFFDFFB604B13FFFFFFFFFFFFFFFD3B8E17EAFFFFFFFFFFFFFFFFDBFFB002641FFFFFFFFFFFFFFDDDFD40E339FFFFFFFFFFFFFFDFFFDA9852AFFFFFFFFFFFFFFF82CDCC81B3FFFFFFFFFFFFFFF7FEDD71AEC7FFFFFFFFFFFFFF87E8FAFFFEFFFFFFFFFFFFFFFF85E1";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "6FF7CFFFFFFFFFFFFFFFFD7367D0FB7FFFFFFFFFFFFFFFD71EE7FD7FFFFFFFFFFFFFFFF2B977F779FFFFFFFFFFFFFFFFD112AC3EFFFFFFFFFFFFFFFFF26F9D3BDFFFFFFFFFFFFFFFFFE28A1E2AFFFFFFFFFFFFFFFFFF8066F59FFFFFFFFFFFFFFFFFFFD8E54DFFFFFFFFFFFFFFFFFFE8AEF67FFFFFFFFFFFFFFFFFFFC179BFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N24
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h000F3355FF0F3355;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N3
cyclonev_lcell_comb \VGA|red[3]~36 (
// Equation(s):
// \VGA|red[3]~36_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & \VGA|red[0]~25_combout ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & \VGA|red[0]~25_combout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(!\VGA|red[0]~25_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~36 .extended_lut = "off";
defparam \VGA|red[3]~36 .lut_mask = 64'h555F555F000F000F;
defparam \VGA|red[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000B0FFFFFFFFFFFFFFFD3FFFF0EB2FFFFFFFFFFFFFFFD3FFBF0EA3FFFFFFFFFFFFFFFE7FFAFCCA37FFFFFFFFFFFFFFFF000F0427FFFFFFFFFFFFFFFFF800F86237FFFFFFFFFFFFFFE77F7786A7FFFFFFFF9FFFFFFFF3F7386263FFFFFFF70FFFFFF33FE3CEA63FFFFFFFE7FFFFFFB3FF7C4A6FFFFFFFF813FFFFF71FE587237FFFFFFF0C3FFFFFF800787277FFFFFFF001FFFFF903AF8C27FFFFFFFE90DFFFFFDC3FFDC23FFFFFFFE001FFFFF9FFFE2CB3FFFDDFFF005FFFFFDFFE81C319FF7FFFE005FFFFFFF9081C307FEA7FFFC01FFFEFD5000B8B85FDF9FFF805FFF9BF8000F83C";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "5FFFFFFF805FFF9FD103DE1983F9FCFFFC19FFFAE717EE401E1F9FEFFFC0FFFFFE70FC4040FBFBF7FFF293FFF5F73F00050FDFFFEFFF98FFFEFFC78002903CFFFCFFFFFFFFEFF3F0203D83CFBFFFFFFFFFFEFF4E0FFFE80BFBFEFFFFFFFFEEFDE6FDFF403FDBFFFFFFFFFF7F58FE83FF01FDFCFFFFFFFFF7E51F000FE01FCFCFFFFFFFFFBFE1C0107821FE75FFFFFFFFFFCA3C1107C7FFF7BFFFFFFFFFBDD381F038903F27FFFFAFFFFCFC787FC3FFC7FFFFFFFC7FFFFFE387F82DFE7FFFFFFFFFFFFFFE79FFC2FFE7FFFFFFFA3FFFFFE31FFC2FECFFFFFFFF9FFFFFFC30FFC3FFFBFFFFFFFFFFFFFF830FF81F713FFFFFFFFFFFFFF2F0FF81E097FFFA7FFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "97FF830FFC2C003FFF2FFFFFF67FF8707F80C003FFFF7FFFFFF3FF4B07E838003FFEFBFFFFEFFFF070FE81B00DFFF7FFFFFFFFFF878FE804001FFFFDFFFFFFBFF079FEC4E061FFEF9FFFFFDFFCC717ECCC4FDFFFADFFFFFD7FE8387C02C5F9FFEF5FFFFFFFFF078BD048F7FFFE63FFFFFF3FF3F8080687FEFFF63FFFFE63FC0F86E041FBCFFF5FFFFFF7BFF0F86C001E0FFFFB7FFFFFBFFE0FCB7081C03FFFA7FFFFF9FFE17C0900B002FFFFFFFFFFFFFCFFC000CB000FFFFFFFFFFFFFBDFE101CB1E1FFFFFFFFFFFFFDFFC0038B9E1BFFFFFFFFFFFF9FFE006821FAFFFFFFFFFFFFFFFFF00F831F95FFFFFFFFFFFF7FFF80E063FEFFFFFFFFFFFFF7FFFE7E82";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "3F9EFFFFFFFFFFFF5FFFFFE033B3FFFFFFFFFFFFE1FFDEFF02303FFFFFFFFFFFFF27FFFFE626B7FFFFFFFFFFFFFAFFFFFD427EFFFFFFFFFFFFFBEFFFFFE0E73FFFFFFFFFFFFFDFFF6FD70A3FFFFFFFFFFFFFFFE7FC0020229FFFFFFFFFFFFFFA7F4082030BFFFFFFFFFFFFFFFBF07F609F3FFFFFFFFFFFFFFF7F0FF80177FFFFFFFFFFFFFFFBF1C3C0077FFFFFFFFFFFFFFF893000042FFFFFFFFFFFFFFFFEF29000D1FFFFFFFFFFFFFFFFDF27F0093FFFFFFFFFFFFFFFFFB67FC049FFFFFFFFFFFFFFFFFE66F80D7FFFFFFFFFFFFFFFFF84C3C0F9FFFFFFFFFFBC7FFFFC4CB10E3FFFFFF7FFF67FFFFFA4DF80C7FFFFFDEFBD50BFFFF84D88093FFFFF033140";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "0BFFFF8CCC00CFFFFFFC0000005FFFFECF180CFFFFFE80000001FFFFFCD880C7FFFF800000000FFFFF89D00A7FFFE4000000037FFFE99080F7FFFD400000000FFFFF19E002FFFFF4000000007FFFFD9F003FFFF9C000000007FFFE3DC00AFFFF5C000000001FFFF712007FFFAEA000000001FFFF38300DFFF8EE0000000817FFFB04005FFEC70000000001BFFFC0E00EFF37F2000000000FFFF9DE00DFFC7F20000000005FFFAC400DFF6DF60000000002FFFE0000FFE59FC0000000020FFFC0000FF4FFFE0000000000FFFB5400DEE7FDC00000000035FFE4800970000F0000000001AFFF70006062F130000000002F7FF000042BCFFD0000000022E3FB5800";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N0
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h00275527AA27FF27;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N0
cyclonev_lcell_comb \VGA|red[3]~37 (
// Equation(s):
// \VGA|red[3]~37_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout )) # (\VGA|red[0]~27_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|red[0]~27_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~37 .extended_lut = "off";
defparam \VGA|red[3]~37 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \VGA|red[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N42
cyclonev_lcell_comb \VGA|red[3]~38 (
// Equation(s):
// \VGA|red[3]~38_combout  = ( \VGA|red[0]~24_combout  & ( (!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout  & ((\VGA|red[3]~36_combout ))) ) ) # ( !\VGA|red[0]~24_combout  & ( \VGA|red[3]~37_combout  ) )

	.dataa(!\VGA|red[0]~54_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[3]~36_combout ),
	.datad(!\VGA|red[3]~37_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[3]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[3]~38 .extended_lut = "off";
defparam \VGA|red[3]~38 .lut_mask = 64'h00FF00FF8D8D8D8D;
defparam \VGA|red[3]~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "200020007FE000032103DFF78000010013E200010217FFFEFE20400000FFC00080A0FFFFAFF80409000BD80012023FFFFAFFE00000007A000100A7FFFD6FFC0002000000001000FFDFC27FD0401000000001000FF00007FF040000000000110BF90001BFE0440000000001001F000010FE000000000000000BE000001FE0201000000000013E001007DE0004000000000411C0110038180780000000003E5C01F0076F40A8000010000281807FC00038000000008000007C07F8120100000000B000000381FFC10010000000014000007C1FFC00130000000020000007C0FFC00008000000000000007C0FF8108EC00000000000000300FF801F6C0003000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "70003C0FFC13FF8000B0000003800B807F823FFC000F800000FC007407E827FFC00078000017800780FE804FF0000FC00001F800F80FE83BFFA001F800000FC01781FEC11FF8001F400001D002F817EC33FFE001B800001C801FC07C073FFE000FC00000D400F80BD057FFE001FC00001DC01C0008017FFC000D000001F400F006E07FFBC00070000007C01F006C03FE0E000A8000002801F00B707FC0200040000000001E80090B700280000000000003000000B7000800000000000062001003700180000000000006000000F7801400000000000060000007E00200000000000004000000FF0008000000000000C0000017E001400000000000080000007E";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00410000000000000000001FF0481000000000001C002001FE0F000000000000014000001FE15000000000000016000003FE03000000000000023000002F60F000000000000062009028F604000000000000000803FFFFE0000000000000000480BFFDFF0400000000000000040FFFFF7E000000000000000040FFF9FFE800000000000000060FC39FFF000000000000000036F007FBE000000000000000010E803F2D000000000000000010E007F6E00000000000000000CE007FB2000000000000000011E103F2A000000000000000007C3CBF0C000000000003000007C347F14000000000099000001C207F38000003B7D6CF800003C27FF70000001C30BF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "F400005C337F3000001BFFFFFFC00001C0F7F20000017FFFFFFC00001C267F1000003FFFFFFFF00000862FF7800003FFFFFFFC0000086FFF4000003FFFFFFFE80001062FFA00005FFFFFFFFFC0001062FFB000067FFFFFFFF80000821FFF000063FFFFFFFFA00000EDFFF000091FFFFFFFFE0000C7FFF6000D15FFFFFFFFF0000CFDFFF000F8DFFFFFFFFE00007F5FFC00280FFFFFFFFFF4000A25FFE00D80FFFFFFFFFFE00073BFFE01D209FFFFFFFFFC0001FFFFE04A601FFFFFFFFFF0007FBFFE050003FFFFFFFFFEC003ABFFC358023FFFFFFFFFF4002BFFF83FFFF0FFFFFFFFFDA00687FF61FFFFCFFFFFFFFFCD0078FFFE6BCFFCFFFFFFFFFDF0037FFF";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000718000000000000002000000F710000000000000002000400F608000000000000000000500F6080000000000000000FFF007E0000000000000000007FF007E08000000000000000880880760800000003A0000000C08C07E180000000B1000000CC01C0F61C00000009B800000CC0080761000000017EC000004E01A06E0C0000001F380000007FF806E0800000007F8000006FC500FE0400000006F00000023C001FE040000000FFA00000200002F7040022001FF800000000001FF040078000FF800000200001FF0200800003FC0000820000BF7800102001FF80001A00000FFFC";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N54
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h350035F0350F35FF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N36
cyclonev_lcell_comb \VGA|red[4]~40 (
// Equation(s):
// \VGA|red[4]~40_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & \VGA|red[0]~27_combout ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & \VGA|red[0]~27_combout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datac(!\VGA|red[0]~27_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~40 .extended_lut = "off";
defparam \VGA|red[4]~40 .lut_mask = 64'h03FF03FF03030303;
defparam \VGA|red[4]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFDA93FFFFFFFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFA007FFFFFFFFFFFFFFFFFFFFFA005FFFFFFFFFFFFFFFFFFFFFC007FFFEB8FFFFFFFFFFFFFBFC0E7FFF20C7FFFFFFFFFFF38A2175FFF002BFFFFFFFFFFCA0FE13AFFF003FFFFFFFFFFE5E0042F8FFE803FFFFFFFFFFE030040FFF1F000FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FC010181FE43000DFFFFFFFFFF001B8E1FEC08017FFFFFFFFFFC019DE3FF60880FFFFFFFFFFF8406FE1FF248C3DFFFFFFFFFE0387FC3FFA94C5FFFFFFFFFFEB82FCB7FF0E361DFFFFFFFFFEF757FE5FF468BDFFFFFFFFFFEB61FEA3B925FEFFFFFFFFFFFF7FEFFD020973FFBFFFFFFFFE737D38D7056B31766D87EFFFFD4F4BBB7C343E973EEE3FFFFEEEFD9E6CD41DEF672EFFD7FFBEBFEAF75733CF01F8EF85FFFEB0EE1DB5711CFB37DFBADBFFF96CD517C737AA0BB28B37BFFEB824BE9DB17F3D7DFA79BBFFFFFC7FED5ACFFFD7FFFFFFFFFFFFFFFFF7A70FFFFFFFFFFFFFFFFFFFFB75057FFBFFFFFFFFFFFFFFFFBF282FFFFFFFFFFFFFFFFFFFFADC457";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "3FFFFFFFFFFFFFFFFFFA5023F3FA621FFFFFFFFFFFFF7808AFFFE004FFFFFFFFFFFFDF611DFFFE005FFFFFFFFFFFFEFC0EFFFFA041FFFFFFFFFFFFEDC1FCFFFC0EBFFFFFFFFFFFFEEC6FEF5F404FFFFFFFFFFFFFED83FD95FC0ABFFFFFFFFFFFFF787EDDDB806FFFFFFFFFFFFFF747FFFCE03C7FFFFFFFFFFFFF04BCF0EF97FFFFFFFFFFFFFFF1C5F9D744F7FFFFFFFFFFFFFFB2C6802C2FFFFFFFFFFFFFFFF81B40107F7FFFFFFFFFFFFFFFC1AA0C17FFFFFFFFFFFFFFFFFC7700009FEFFFFFFFFFFFFFFFF1E0202FFEFFFFFFFFFFFFFFFFFC068C7FF7FFFFFFFFFFFFFFFA619FEBFF7FFFFFFFFFFFFFFFDA4FFF7FF7FFFFFFFFFFFFFFFD8BE75BFEFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFF81C335BFDFFFFFFFFFFFFFFFFF11FF77FFFFFFFFFFFFFFFFFFECF8517FFFFFFFFFFFFFFFFFF7B79FE7FDFFFFFFFFFFFFFFFF97F3FEFF1FFFFFFFFFFFFFFFC30F3FEFF1FFFFFFFFFFFFFFFDCFE3FEFEDFFFFFFFFFFFFFFF7EFE7FEFA3FFFFFFFFFFFFFFE7F14FFED3FFFFFFFFFFFFFFFFFF7FFE6FEFFFFFFFFFFFFFFFFFFFFFEEDF7FFFFFFFFFFFFFFFFFFCF9E4D7FFFFFFFFFFFFFFCFFFFFCCCDBFFFFFFFFFFFFFFCFFFDE873FFFFFFFFFFFFFFFFFFFFDFF9DDBFFFFFFFFFFFFFFDFFFDFF5FFFFFFFFFFFFFFFFFFFFFEFEFFFCFFFFFFFFFFFFFFFFFFF6C7E3FFFFFFFFFFFFFFFF7FFFD765FEFFFFFFFFFFFFFFF3FF8FFABFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "BFBFDFFFFFFFFFFFFFFF9DEE2EF3FEFFFFFFFFFFFFFFFBEF3FE5FFFFFFFFFFFFFFFFFFD6F883FBFFFFFFFFFFFFFFFFFE7F6EC0FFFFFFFFFFFFFFFFFFF8FA17FFF7FFFFFFFFFFFFFFFFCFDB07FEFFFFFFFFFFFFFFFFFE27FFDFCFFFFFFFFFFFFFFFFFF9FBEFDBFFFFFFFFFFFFFFFFFFF6EEC4FFFFFFFFFFFFFFFFFFFFE27A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N6
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0033FF33550F550F;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N3
cyclonev_lcell_comb \VGA|red[4]~39 (
// Equation(s):
// \VGA|red[4]~39_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & \VGA|red[0]~25_combout )) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & \VGA|red[0]~25_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(!\VGA|red[0]~25_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~39 .extended_lut = "off";
defparam \VGA|red[4]~39 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \VGA|red[4]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N54
cyclonev_lcell_comb \VGA|red[4]~41 (
// Equation(s):
// \VGA|red[4]~41_combout  = ( \VGA|red[0]~24_combout  & ( (!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout  & ((\VGA|red[4]~39_combout ))) ) ) # ( !\VGA|red[0]~24_combout  & ( \VGA|red[4]~40_combout  ) )

	.dataa(!\VGA|red[0]~54_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[4]~40_combout ),
	.datad(!\VGA|red[4]~39_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[4]~41 .extended_lut = "off";
defparam \VGA|red[4]~41 .lut_mask = 64'h0F0F0F0F88DD88DD;
defparam \VGA|red[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "3FC03FFE7FBFFF82E103DFFF83FC00FFEFFDFFF00E17FFFEFE1F800FFF3FBFFF8060FFFFEFFBF801FFF207FFE0063FFFFEFFDF800FFF98FFFE00E7FFFFEFFDF800FFFFFFFFE006FFFFFEFFCF801FFFFFFFFE006FFFFFEFFFF800FFFFFFFFE00DFFFFFFFFFF800FFFFFFFFE005FFFFFFFFEFC01FFFFFFFFF007FFFFFFFFFFC01FFFFFFFFF01DFFFEFFFFEFE07FFFFFFFFFC0DFFEEFFFFF7F7FFFFFFFFFFFD9FFE0FFFFF7FDFFFFFCFFFFF79FF803FFFFFFFFFFFFF7FFFFFFFF807FFFFFFFFFFFF7BFFFFFFFE003FFFF7FFFFFFFBBFFFFFBFE003EFFF7FFFFFFFF7FFFFFFFF003EFFFFFFFFFFFFFFFFFFBFF007EFFFBFFFFFFFFFFFFFFBFF007FFFFFFFFAFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "EFFF3FF003FFFFFFFF77FFFFF77FFBFF807EFFFBFFF7BFFFFFFBFFFFF817EFFFFFFFFFFFFFEFFFF7FF017CFFFBFFEFFFFFFFFBFF7FF017CFFF9FFFFFFFFFFFFFE7FE013EFFF9FFFF7FFFFED7FEFFE813EFFFFFFFB7FFFFED7FFFFF83FEFFFDFFEDFFFFFFFFFEFFF42FCFFFDFFEDBFFFFFFBFEFFFF7F8FFFDFFFDFFFFFEDFFEFFF91F8FFBCFFFCBFFFFF43FDFFF93FCFE0FFFF77FFFFF77FFFFF48FCFC03FFF9FFFFFF9FFDFFFF6F8F0027FFFFFFFFFFFFDFFFFFF8F000FFFFFFFFFFFFFBFFFEFF0F001FFFFFFFFFFFFFFFFFFFF0F8013FFFFFFFFFFFFBFFFFFF8E0027FFFFFFFFFFFFBFFFFFF8F000FFFFFFFFFFFFF7FFFFFF0E001BFFFFFFFFFFFFFFFFFFE0E";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "003EFFFFFFFFFFFF7FFFFFE0F003EFFFFFFFFFFFEFFFFFFE0E00FFFFFFFFFFFFFEFFFFFFF0E007FFFFFFFFFFFFDBFFFFFF0E00FFFFFFFFFFFFFDDFFFFFE0E00FFFFFFFFFFFFFDCFFFFFC0E03FFFFFFFFFFFFFFFFFFFFC0E07FFFFFFFFFFFFFFF7FFFFE0F07FFFFFFFFFFFFFFFFFFFFE0FEFFFFFFFFFFFFFFFFBFFFF80FEFFFFFFFFFFFFFFFFFFFC380FEFFFFFFFFFFFFFFFFDFF0000FFFFFFFFFFFFFFFFFFFFE8040FCFFFFFFFFFFFFFFFFEFE0040FFFFFFFFFFFFFFFFFFFFE0040FBFFFFFFFFFFFFFFFFE7E0000F9FFFFFFFFFFFFFFFFF7C0000FFFFFFFFFFFFFDFFFFF7C0080F7FFFFFF7FFF2FFFFFFFC0080F3FFFFFDEFE7C0FFFFFFC0080FFFFFFF803000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "07FFFF9C0000E7FFFFE80000007FFFFFC0000FFFFFFD00000003FFFFFC0100D7FFFFA00000002FFFFC80100D7FFFFC00000000FFFFF80100FFFFFE400000000FFFFE00000AFFFFB800000000BFFFF00000EFFFF38000000003FFFF00200FFFFF78000000003FFFF802007FFFCF8000000002FFFF00200EFFF5FC000000001FFFF80000EFFE7FC0000000007FFF00000FFFCFFE0000000003FFF40000FFF5FFE0000000007FFFC0400FFF7FFE0000000002FFFA0400FF8FFFE00000000027FFA0000FF1FFFC00000000023FFE0000DC7FFFC00000000037FFF00009DFFFFC0000000001BFFF080079FFFFC0000000000DFFF080086BCFFC0000000000E7FBF800";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000F0FFFFFFFFFFFFFFFE000000FF0FFFFFFFFFFFFFFFC000000FE07FFFFFFFFFFFFFFF000000FE07FFFFFFFFFFFFFFF0000007E07FFFFFFFFFFFFFFE0000007E0FFFFFFFFFFFFFFFF0000007E07FFFFFFFE5FFFFFF0000007E07FFFFFFF15FFFFFF800000FE03FFFFFFF3CFFFFFF0000007E03FFFFFFEFF3FFFFF8000007E07FFFFFFF7F7FFFFF8000007E07FFFFFFFFFFFFFFFC00000FE03FFFFFFFFF9FFFFF800001FE07FFFFFFFFFFFFFFFC00002FF03FFFFFFEFFFFFFFFE00001FF03FFF7FFFFFFFFFFFE00001FF01FF83FFFFFFFFFF7C0000BFF81FF01FFF7FFFFFD9E0000FFFC";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N24
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h333355550F0F00FF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N12
cyclonev_lcell_comb \VGA|red[5]~43 (
// Equation(s):
// \VGA|red[5]~43_combout  = ( \VGA|red[0]~27_combout  & ( ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) # ( !\VGA|red[0]~27_combout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|red[0]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~43 .extended_lut = "off";
defparam \VGA|red[5]~43 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \VGA|red[5]~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FA000383FE83600BFFFFFFFFFFC0017C7FFC0A01FFFFFFFFFFF8003FC3FF70203FFFFFFFFFFF81E7FE3FF0C101DFFFFFFFFFF87FFFC3FF03487DFFFFFFFFFE0FFFFC7FF00867FFFFFFFFFFE1FFFF33FE00F0FBFFFFFFFFFE3FFFEE1FF037D7FFFFFFFFFFEFFFFF6BFA0FFEFFFFFFFFFFF3FFFFBE1EDD3ECFCFFFCFFFFFFFE61A6A3164B2F91DE3F7FFFF7E5D7F9040EB6A71DF747FFFD3E4A6BAE0FCA2FB7DF2E7FFFF9E4675862EDA797AEB637FFE5AE53A366418395AFDF0B9FFF7F3E79F1A0F3855EF7FFFFFFFFFFFFC58BE7FBE5FFFFFFFFFFFFFFFC78A89FBF5FFFFFFFFFFFFFFFC38A037BF5FFFFFFFFFFFFFFFC38F837BF9FFFFFFFFFFFFFFFC38007F";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FF9FFFFFFFFFFFFFFFC32007FFFD82BFFFFFFFFFFFFCA007EF7FE001FFFFFFFFFFFFE281FEF7F8001FFFFFFFFFFFFE243FFF7F8007FFFFFFFFFFFFE083FDF7F8003FFFFFFFFFFFFE387FF03F8039FFFFFFFFFFFFE107FF0E300FDFFFFFFFFFFFFE90FFE27C00F9FFFFFFFFFFFFFD87F803F85EFFFFFFFFFFFFFF007E001F07BFFFFFFFFFFFFFF947C02CF1EFFFFFFFFFFFFFFF8C38FF257FFFFFFFFFFFFFFFFC412FE1103FFFFFFFFFFFFFFFC746701A01FFFFFFFFFFFFFFFF648000800FFFFFFFFFFFFFFFEC90202800FFFFFFFFFFFFFFFF820674401FFFFFFFFFFFFFFFFDE13FD801FFFFFFFFFFFFFFFFC67FFF801FFFFFFFFFFFFFFFFE8BC73000FFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFF9968C8002FFFFFFFFFFFFFFFF884070001FFFFFFFFFFFFFFFFCE04FC002FFFFFFFFFFFFFFFFD883FD001FFFFFFFFFFFFFFFF2907FD00BFFFFFFFFFFFFFFFF4107FE005FFFFFFFFFFFFFFFC000FFF003FFFFFFFFFFFFFFF0000FFF033FFFFFFFFFFFFFFF0011FFF777FFFFFFFFFFFFFFE0001FDFFEFFFFFFFFFFFFFFFF0001FCFFFFFFFFFFFFFFFFFFD0003FDCBF7FFFFFFFFFFFFFFC0001FDFDCFFFFFFFFFFFFFFFC0001FFBBC3FFFFFFFFFFFFFFD0000FFFB81FFFFFFFFFFFFFFF0002FFBF81FFFFFFFFFFFFFFF0000FF7F81FFFFFFFFFFFFFFE000014FF41FFFFFFFFFFFFFFE0000103801FFFFFFFFFFFFFFF4005002800FFFFFFFFFFFFFFF40000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00002FFFFFFFFFFFFFFFC200201401FFFFFFFFFFFFFFFC204014002FFFFFFFFFFFFFFFF900000001FFFFFFFFFFFFFFFF000100005FFFFFFFFFFFFFFFFE02100007FFFFFFFFFFFFFFFFC0248000FFFFFFFFFFFFFFFFFF9800000FFFFFFFFFFFFFFFFFFF00002FFFFFFFFFFFFFFFFFFFF21104FFFFFFFFFFFFFFFFFFFFF4797FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFB67FFFFFFFFFFFFFFFFFFFFFA027FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFC003FFFFC7FFFFFFFFFFFFFFFE001FFFFC4FFFFFFFFFFFF87FC08BFFFF01FFFFFFFFFFFFC69C0FDFFF800FFFFFFFFFFF900040FFFFE8007FFFFFFFFFE800001FCFFF000FFFFFFFFFFF000001FCF3D001FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N48
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N48
cyclonev_lcell_comb \VGA|red[5]~42 (
// Equation(s):
// \VGA|red[5]~42_combout  = ( \VGA|red[0]~25_combout  & ( ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) # ( !\VGA|red[0]~25_combout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(gnd),
	.datae(!\VGA|red[0]~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~42 .extended_lut = "off";
defparam \VGA|red[5]~42 .lut_mask = 64'h22222F2F22222F2F;
defparam \VGA|red[5]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N45
cyclonev_lcell_comb \VGA|red[5]~44 (
// Equation(s):
// \VGA|red[5]~44_combout  = ( \VGA|red[5]~42_combout  & ( (!\VGA|red[0]~24_combout  & (((\VGA|red[5]~43_combout )))) # (\VGA|red[0]~24_combout  & (((!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout ))) ) ) # ( !\VGA|red[5]~42_combout  & ( 
// (!\VGA|red[0]~24_combout  & (((\VGA|red[5]~43_combout )))) # (\VGA|red[0]~24_combout  & (!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout ))) ) )

	.dataa(!\VGA|red[0]~54_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[0]~24_combout ),
	.datad(!\VGA|red[5]~43_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[5]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[5]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[5]~44 .extended_lut = "off";
defparam \VGA|red[5]~44 .lut_mask = 64'h08F808F80DFD0DFD;
defparam \VGA|red[5]~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y74_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FC000043FF7CE005FFFFFFFFFFC000FC3FFBF000DFFFFFFFFFF0007FC7FF0FD01DFFFFFFFFFF83FFFC7FF73E83FFFFFFFFFFF0FFFFE7FF7CB43FFFFFFFFFFF1FFFFA3FFFF787FFFFFFFFFFF3FFFFE3FEFF7C7BFFFFFFFFFF7FFFF93FEFFFFFBFFFFFFFFFF7FFFD81FDFFFFFFFFFFFFFFFFFFFFB00F63FFF77FFFFFFFFD5F7DF7300723E978FF9967FFDDF7DFF32DDECFE3FBF966FFFDFB7D6F339BBEFA93FF92F3FFDDD7C5E331BACFEFF3D97FFFFD775EFBD69BBBF9FAFDD19FFFFFFBDFE065FFFFBFFFFFFFFFFFFFFFFFA751FFFFFFFFFFFFFFFFFFFFF87503FFFFFFFFFFFFFFFFFFFFC70007FFFFFFFFFFFFFFFFFFFC78017FFFFFFFFFFFFFFFFFFFC6383F";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFCC00EFFFC027FFFFFFFFFFFFFCE0FFFFFC003FFFFFFFFFFFFFC80FFFFFC001FFFFFFFFFFFFFC81FFFFFC007FFFFFFFFFFFFFE03FDFFF8007FFFFFFFFFFFFFC83FDFFFC007FFFFFFFFFFFFFE87FFFFF807DFFFFFFFFFFFFF687FC03F01FBFFFFFFFFFFFFF28FF801F03DFFFFFFFFFFFFFFF0FE000E0FFFFFFFFFFFFFFFFE0FC00C73EFFFFFFFFFFFFFFFF4788022FDFFFFFFFFFFFFFFFFA02001103FFFFFFFFFFFFFFFF926001A01FFFFFFFFFFFFFFFE9C8000801FFFFFFFFFFFFFFFF310202C00FFFFFFFFFFFFFFFF320604401FFFFFFFFFFFFFFFFA617FE801FFFFFFFFFFFFFFFFA65FFF801FFFFFFFFFFFFFFFF88FF8F800FFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFC9F000000FFFFFFFFFFFFFFFF888000000FFFFFFFFFFFFFFFFCE01F8003FFFFFFFFFFFFFFFFD803FC001FFFFFFFFFFFFFFFF8107FF001FFFFFFFFFFFFFFFE400FFE003FFFFFFFFFFFFFFF8000FFE003FFFFFFFFFFFFFFF8001FFE017FFFFFFFFFFFFFFF0011FFE8FFFFFFFFFFFFFFFFE0001FFEFEFFFFFFFFFFFFFFFF0001FCEFFFFFFFFFFFFFFFFFF0001FCFDFFFFFFFFFFFFFFFFE0001F9D9EFFFFFFFFFFFFFFFE0001FFD9C3FFFFFFFFFFFFFFF0001FFBFC3FFFFFFFFFFFFFFF0000FF7F81FFFFFFFFFFFFFFF00007EFF01FFFFFFFFFFFFFFE000038FE00FFFFFFFFFFFFFFF0000107C00FFFFFFFFFFFFFFF2000002800FFFFFFFFFFFFFFFC0000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000FFFFFFFFFFFFFFF8000201000FFFFFFFFFFFFFFFC200004003FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFA02100003FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF0800001FFFFFFFFFFFFFFFFFFD00000BFFFFFFFFFFFFFFFFFFFA0005FFFFFFFFFFFFFFFFFFFFF878FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFD447FFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFEFFFFFFFFFFFFFFFFC003FFFF48FFFFFFFFFFFFFFFE071FFFA00FFFFFFFFFFFE827E0F9FFF801FFFFFFFFFFFC00001FDFFF0007FFFFFFFFFF800001FFFFE000FFFFFFFFFFC000003FF0FE001FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y68_N0
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y62_N12
cyclonev_lcell_comb \VGA|red[6]~45 (
// Equation(s):
// \VGA|red[6]~45_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|red[0]~25_combout ) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|red[0]~25_combout ) ) ) ) # ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|red[0]~25_combout ) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(gnd),
	.datac(!\VGA|red[0]~25_combout ),
	.datad(gnd),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~45 .extended_lut = "off";
defparam \VGA|red[6]~45 .lut_mask = 64'h0505FFFF05050505;
defparam \VGA|red[6]~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000F7FFFFFFFFFFFFFFDFFFFFF00F7FFFFFFFFFFFFFFFFFFFFF01F7FFFFFFFFFFFFFFFFFFFFF01F7FFFFFFFFFFFFFFEFFFFFF81F7FFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFC3FFFFFF7FFFFF81FFFFFFFFF88FFFFFF7FFFFF01FFFFFFFFF7E7FFFFFFFFFFF81FFFFFFFFF7F7FFFFFFFFFFF81FBFFFFFFEFFBFFFFFBFFFFF81FBFFFFFFEFFBFFFFFBFFFFF01FBFFFFFFEFFFFFFFFFFFFFE01FFFFFFFFEFFDFFFFFFFFFFD00FFFFFFFFEFFDFFFFFFFFFFE00FFFF8FFFEFFDFFFFFFFFFFE00FFFF7FFFEFFDFFFFFDFFFF4007FFEFFFFEFFDFFFE7DFFFF0003";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "DFFFDFFFFFDFFFFDDEFC20007DFFFFFFF7FBFFFFFDE8000101DFFFFFFF7F3FFF7FDF00001007FFFEFFF9E7FFFFFDC00001003FFFFFFFD9FFFFFF5800001003FFFFFFFFFFFFFFFD000001003FFFEFFFFFFFFFFFD000001000FFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFEE000000001FFFBFFFFFFFFFBFE000000000FF87FFFFFFFFFC3E000000000FFFFFFFFFFFFFFFE0000000007FFFFFFFF7FFFFF80000000007FFFFFFFFFFFFFF80000000007FFFFFFFBFFFFFF8000001000FFFFFFFFCFFFFFFC0000010007FFFFFFFFFFFFFFC0000010007FFFFFFFFFFFFFFC0000010003FFFEFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "AFFFC0000010003FFFF7FFFFFF7FF40000000003FFF7FFFFFFFFFF00000000007FFFFBFFFFFFBFF00000020007FFFFFFFFFEFBFF80000020007FFEFFFFFFEFFFF80000020007FFEE7FFFFEC7FF00000020001FFE9FFFFFEFFFE00000020001FFFFFFFFFEFFFE00000000003FFFFBFFFFEFBFF00000040003FFFFBFFFFFFBFF00000040043FFF57FFFFF57FE000000401F0FFFF7FFFFFF7FC000000403FDFFFCFFFFFFCFFC00000000FFDFFFFFFFFFFFFFE00000000FFF7FFFFFFFFFFFFC00000080FFEFFFFFFFFFFFFF8000000807FEFFFFFFFFFFFFF800000081FFDBFFFFFFFFFFFFC00000080FFF3FFFFFFFFFFFF800000001FFEDFFFFFFFFFFFF000000101";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFDDFFFFFFFFFFFF000000100FFBEFFFFFFFFFFFF800000101FFFFFFFFFFFFFFFEC00000101FFFFFFFFFFFFFFFEC00000101FEFFFFFFFFFFFFFDC00000001FFFFFFFFFFFFFFFBF00000201FDFFFFFFFFFFFFFFE00000201FFFFFFFFFFFFFFFFF80000200FBFFFFFFFFFFFFFFF000002001FFFFFFFFFFFFFFFFC000040017FFFFFFFFFFFFFFF8003C4001FFFFFFFFFFFFFFFFE00FFC000FFFFFFFFFFFFFFFFC017FC003FFFFFFFFFFFFFFFFF01FFC003FFFFFFFFFFFFFFFFE01FFC005FFFFFFFFFFFFFFFFF81FF8007FFFFFFFFFFFFFFFFF03FF8007FFFFFFFFFFFEFFFFF83FF800BFFFFFEFFFFCF7FFFFC3FF800FFFFFFDE007C0FFFFF83FF800FFFFFF803000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "03FFFFE3FF0017FFFFF80000007FFFFE3FF0017FFFFF00000001FFFFC3FF003FFFFFE00000003FFFFF7FF003FFFFF400000000FFFFF7FF003FFFFEC000000007FFFEFFE006FFFFE400000000FFFFEFFE006FFFFC4000000003FFFFFFE006FFFE84000000001FFFFFFE00EFFFD04000000003FFFF7FE00FFFFE00000000001FFFF7FC00FFFF8000000000007FFFFFC00FFFD0020000000003FFFFFC00FFFE0020000000005FFFFFC00FFE80020000000003FFFBFC00FFD00020000000003FFFBF800FFE00020000000003FFFBF800DE800020000000002FFFBF8009A0000200000000007FFBF8006E0000200000000013FFBF800F943002000000000117FF8800";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N39
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))))) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))))) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))))) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N24
cyclonev_lcell_comb \VGA|red[6]~46 (
// Equation(s):
// \VGA|red[6]~46_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|red[0]~27_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) ) # ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|red[0]~27_combout  & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|red[0]~27_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~46 .extended_lut = "off";
defparam \VGA|red[6]~46 .lut_mask = 64'h0F5F0F5F00550055;
defparam \VGA|red[6]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N57
cyclonev_lcell_comb \VGA|red[6]~47 (
// Equation(s):
// \VGA|red[6]~47_combout  = ( \VGA|red[6]~46_combout  & ( (!\VGA|red[0]~24_combout ) # ((!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout  & ((\VGA|red[6]~45_combout )))) ) ) # ( !\VGA|red[6]~46_combout  & ( 
// (\VGA|red[0]~24_combout  & ((!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout  & ((\VGA|red[6]~45_combout ))))) ) )

	.dataa(!\VGA|red[0]~54_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[6]~45_combout ),
	.datad(!\VGA|red[0]~24_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[6]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[6]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[6]~47 .extended_lut = "off";
defparam \VGA|red[6]~47 .lut_mask = 64'h008D008DFF8DFF8D;
defparam \VGA|red[6]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y73_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFE00000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "3FFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFE7FFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFE000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC000000000FFFFFFFF8FFFFFFC000000000FFFFFFFF87FFFFFC000000000FFFFFFFFC7FFFFFC0000000007FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFDFFFFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "DFFF80000000007FFF8FFFFFF8FFF80000010007FFF87FFFFF07FF80000010003FFF07FFFFF07FF80000010003FFF03FFFFF07FF00000010003FFF03FFFFF03FF00000010003FFF1BFFFFF3BFF00000010003FFF7BFFFFF3BFF00000010003FFF3BFFFFF3BFF00000030001FFF3FFFFFF3FFE00000030001FFF3FFFFFF3FFE00000030001FFFBFFFFFFBFFE00000030001FFF8FFFFFF8FFE00000030000FFFFFFFFFFFFFE00000070000FFFFFFFFFFFFFC00000070000FFFFFFFFFFFFFC000000700007FFFFFFFFFFFFC000000700007FFFFFFFFFFFFC000000700007FFFFFFFFFFFF800000070000FFFFFFFFFFFFF8000000F0001FFFFFFFFFFFFF8000000F0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "003FFFFFFFFFFFFF8000000F0007FFFFFFFFFFFFF0000000F0007FFFFFFFFFFFFF8000000F000FFFFFFFFFFFFFFC000000F001FFFFFFFFFFFFFFE000001F001FFFFFFFFFFFFFFE000001F003FFFFFFFFFFFFFFF000001F003FFFFFFFFFFFFFFF000001F007FFFFFFFFFFFFFFF800001F007FFFFFFFFFFFFFFF800003F00FFFFFFFFFFFFFFFFC00003F00FFFFFFFFFFFFFFFFC00003F01FFFFFFFFFFFFFFFFE00003F01FFFFFFFFFFFFFFFFE00003F01FFFFFFFFFFFFFFFFF00003F03FFFFFFFFFFFFFFFFF00007F03FFFFFFFFFFFFFFFFF80007F03FFFFFFFFFFFFFFFFF80007F07FFFFFFFFFFF0FFFFF80007F07FFFFFE1FF83F7FFFFC0007F07FFFFFFFCFFF";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFC000FF0FFFFFF7FFFFFFBFFFFC000FF0FFFFFEFFFFFFFFFFFFE000FF0FFFFFDFFFFFFFDFFFFE000FF0FFFFFBFFFFFFFFFFFFE000FF0FFFFF3FFFFFFFFFFFFF001FF1FFFFC3FFFFFFFF7FFFF001FF1FFFF83FFFFFFFFFFFFF001FF1FFFF03FFFFFFFFFFFFF001FF1FFFE03FFFFFFFFDFFFF801FF1FFF803FFFFFFFFEFFFF803FF1FFF003FFFFFFFFFFFFF803FF1FFE001FFFFFFFFFFFFF803FF1FF8001FFFFFFFFFBFFF803FF1FF0001FFFFFFFFFDFFFC03FF1FE0001FFFFFFFFFCFFFC07FF1F80001FFFFFFFFFC7FFC07FF3F00001FFFFFFFFFC3FFC07FF7C00001FFFFFFFFFE1FFC07FF9000001FFFFFFFFFE0FFC07FF0000001FFFFFFFFFE0FFC07FF";
// synopsys translate_on

// Location: MLABCELL_X34_Y62_N42
cyclonev_lcell_comb \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ) ) ) ) # ( \VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ) ) ) )

	.dataa(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datae(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_a8664d23.hdl.mif";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_r|altsyncram:memory_array_rtl_0|altsyncram_m4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N27
cyclonev_lcell_comb \VGA|red[7]~49 (
// Equation(s):
// \VGA|red[7]~49_combout  = ( \VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( ((\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a 
// [2])) # (\VGA|red[0]~27_combout ) ) ) # ( !\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & 
// !\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|red[0]~27_combout ),
	.datab(gnd),
	.datac(!\VGA|pika_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|pika_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|pika_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~49 .extended_lut = "off";
defparam \VGA|red[7]~49 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|red[7]~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFC803FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFF7FFFFFFFFFFFFFFFC003FFFF87FFFFFFFFFFFFFFFC003FFFC01FFFFFFFFFFFF01FC003FFF0007FFFFFFFFFFE0000001FFF000FFFFFFFFFFF00000001FFF001FFFFFFFFFFE00000000FFE003FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FC00000000FFC003FFFFFFFFFF8000000007FC003FFFFFFFFFF800000000FFE003FFFFFFFFFF000000000FFF003FFFFFFFFFF000000000FFF803FFFFFFFFFF000004000FFFC03FFFFFFFFFF00000C001FFFE07FFFFFFFFFF00001E001FFFE07FFFFFFFFFF00003F003FFFF07FFFFFFFFFF00007F803FFFF8FFFFFFFFFEB00006C808BDF68F6DF6EFFFDD00006CB2BBFF7DBEDF7F7FFDD40016C86C7FF5FFADF5DFFFDD601B6CBEDFFF7FBEDF7DBFFEB80034096C65F6FD623EFBFFFFFC3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000F";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFE001FFFFFDFFFFFFFFFFFFFFFC001FFFC001FFFFFFFFFFFFFFC001FFFC003FFFFFFFFFFFFFF8001FFFC003FFFFFFFFFFFFFF8003FFFC007FFFFFFFFFFFFFF0003FFF8003FFFFFFFFFFFFFF0003FFF8003FFFFFFFFFFFFFF0003FFF8007FFFFFFFFFFFFFF0007FFF003FFFFFFFFFFFFFFF801FFFF007FFFFFFFFFFFFFFF803FF3E01FFFFFFFFFFFFFFFF8077FDE03FFFFFFFFFFFFFFFFC0DFFEEFFFFFFFFFFFFFFFFFFE19FFE5FFFFFFFFFFFFFFFFFFFB7FFF7FFFFFFFFFFFFFFFFFFFEFDFD3FFFFFFFFFFFFFFFFFFFDF9FBBFEFFFFFFFFFFFFFFFFF9EFFF7FEFFFFFFFFFFFFFFFFF9BFFFFFEFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFB1FFFFFFDFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFDFFFFFD7FFFFFFFFFFFFFFFFFBFFFF";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFDFEFFFFFFFFFFFFFFFFFFFDFFFFBFFDFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFF7FFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y62_N45
cyclonev_lcell_comb \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datae(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_2f6138f0.hdl.mif";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_r|altsyncram:memory_array_rtl_0|altsyncram_k4d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N39
cyclonev_lcell_comb \VGA|red[7]~48 (
// Equation(s):
// \VGA|red[7]~48_combout  = ( \VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( (\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & \VGA|red[0]~25_combout ) ) ) # ( 
// !\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( ((\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & \VGA|red[0]~25_combout )) # 
// (\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(!\VGA|red[0]~25_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_r|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~48 .extended_lut = "off";
defparam \VGA|red[7]~48 .lut_mask = 64'h555F555F000F000F;
defparam \VGA|red[7]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y62_N6
cyclonev_lcell_comb \VGA|red[7]~50 (
// Equation(s):
// \VGA|red[7]~50_combout  = ( \VGA|red[7]~48_combout  & ( (!\VGA|red[0]~24_combout  & (((\VGA|red[7]~49_combout )))) # (\VGA|red[0]~24_combout  & (((!\VGA|red[0]~8_combout )) # (\VGA|red[0]~54_combout ))) ) ) # ( !\VGA|red[7]~48_combout  & ( 
// (!\VGA|red[0]~24_combout  & (((\VGA|red[7]~49_combout )))) # (\VGA|red[0]~24_combout  & (!\VGA|red[0]~54_combout  & (!\VGA|red[0]~8_combout ))) ) )

	.dataa(!\VGA|red[0]~54_combout ),
	.datab(!\VGA|red[0]~8_combout ),
	.datac(!\VGA|red[7]~49_combout ),
	.datad(!\VGA|red[0]~24_combout ),
	.datae(gnd),
	.dataf(!\VGA|red[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[7]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[7]~50 .extended_lut = "off";
defparam \VGA|red[7]~50 .lut_mask = 64'h0F880F880FDD0FDD;
defparam \VGA|red[7]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N3
cyclonev_lcell_comb \VGA|blue[0]~7 (
// Equation(s):
// \VGA|blue[0]~7_combout  = ( \JUEGO|position_reg_unit|pos1 [0] & ( (\VGA|always0~5_combout  & ((!\VGA|always0~36_combout ) # (\JUEGO|position_reg_unit|pos1 [1]))) ) ) # ( !\JUEGO|position_reg_unit|pos1 [0] & ( (\VGA|always0~5_combout  & 
// ((!\JUEGO|position_reg_unit|pos1 [1]) # (!\VGA|always0~36_combout ))) ) )

	.dataa(!\VGA|always0~5_combout ),
	.datab(!\JUEGO|position_reg_unit|pos1 [1]),
	.datac(gnd),
	.datad(!\VGA|always0~36_combout ),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~7 .extended_lut = "off";
defparam \VGA|blue[0]~7 .lut_mask = 64'h5544554455115511;
defparam \VGA|blue[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N0
cyclonev_lcell_comb \VGA|red[0]~51 (
// Equation(s):
// \VGA|red[0]~51_combout  = ( \JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos9 [0] ) )

	.dataa(gnd),
	.datab(!\JUEGO|position_reg_unit|pos9 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\JUEGO|position_reg_unit|pos9 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~51 .extended_lut = "off";
defparam \VGA|red[0]~51 .lut_mask = 64'h00000000CCCCCCCC;
defparam \VGA|red[0]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N24
cyclonev_lcell_comb \VGA|blue[0]~8 (
// Equation(s):
// \VGA|blue[0]~8_combout  = ( \VGA|address[15]~1_combout  & ( !\VGA|always0~34_combout  & ( ((!\JUEGO|position_reg_unit|pos8 [0] & (\VGA|address[15]~0_combout  & \JUEGO|position_reg_unit|pos8 [1]))) # (\VGA|red[0]~51_combout ) ) ) ) # ( 
// !\VGA|address[15]~1_combout  & ( !\VGA|always0~34_combout  & ( (!\JUEGO|position_reg_unit|pos8 [0] & (\VGA|address[15]~0_combout  & \JUEGO|position_reg_unit|pos8 [1])) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos8 [0]),
	.datab(!\VGA|address[15]~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos8 [1]),
	.datad(!\VGA|red[0]~51_combout ),
	.datae(!\VGA|address[15]~1_combout ),
	.dataf(!\VGA|always0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~8 .extended_lut = "off";
defparam \VGA|blue[0]~8 .lut_mask = 64'h020202FF00000000;
defparam \VGA|blue[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N6
cyclonev_lcell_comb \VGA|blue[0]~9 (
// Equation(s):
// \VGA|blue[0]~9_combout  = ( \VGA|red[0]~2_combout  & ( !\VGA|blue[0]~6_combout  ) ) # ( !\VGA|red[0]~2_combout  & ( !\VGA|blue[0]~6_combout  & ( (!\VGA|red[0]~21_combout  & (((!\VGA|blue[0]~8_combout  & !\VGA|red[0]~19_combout )) # 
// (\VGA|always0~28_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~8_combout ),
	.datab(!\VGA|always0~28_combout ),
	.datac(!\VGA|red[0]~19_combout ),
	.datad(!\VGA|red[0]~21_combout ),
	.datae(!\VGA|red[0]~2_combout ),
	.dataf(!\VGA|blue[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~9 .extended_lut = "off";
defparam \VGA|blue[0]~9 .lut_mask = 64'hB300FFFF00000000;
defparam \VGA|blue[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N51
cyclonev_lcell_comb \VGA|blue[0]~11 (
// Equation(s):
// \VGA|blue[0]~11_combout  = ( \VGA|blue[0]~9_combout  & ( (!\VGA|red[0]~23_combout  & ((!\VGA|red[0]~16_combout ) # (\VGA|always0~5_combout ))) ) ) # ( !\VGA|blue[0]~9_combout  & ( (!\VGA|red[0]~23_combout  & (((!\VGA|blue[2]~0_combout  & 
// !\VGA|red[0]~16_combout )) # (\VGA|always0~5_combout ))) ) )

	.dataa(!\VGA|red[0]~23_combout ),
	.datab(!\VGA|always0~5_combout ),
	.datac(!\VGA|blue[2]~0_combout ),
	.datad(!\VGA|red[0]~16_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~11 .extended_lut = "off";
defparam \VGA|blue[0]~11 .lut_mask = 64'hA222A222AA22AA22;
defparam \VGA|blue[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N42
cyclonev_lcell_comb \VGA|green[0]~0 (
// Equation(s):
// \VGA|green[0]~0_combout  = ( \VGA|always0~17_combout  & ( \VGA|always0~15_combout  & ( (!\VGA|always0~3_combout  & \VGA|always0~10_combout ) ) ) ) # ( !\VGA|always0~17_combout  & ( \VGA|always0~15_combout  & ( (!\VGA|always0~3_combout  & 
// (((!\VGA|always0~16_combout  & !\VGA|always0~37_combout )) # (\VGA|always0~10_combout ))) # (\VGA|always0~3_combout  & (!\VGA|always0~16_combout  & ((!\VGA|always0~37_combout )))) ) ) ) # ( !\VGA|always0~17_combout  & ( !\VGA|always0~15_combout  & ( 
// (!\VGA|always0~16_combout  & !\VGA|always0~37_combout ) ) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|always0~10_combout ),
	.datad(!\VGA|always0~37_combout ),
	.datae(!\VGA|always0~17_combout ),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~0 .extended_lut = "off";
defparam \VGA|green[0]~0 .lut_mask = 64'hCC000000CE0A0A0A;
defparam \VGA|green[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N24
cyclonev_lcell_comb \VGA|blue[0]~10 (
// Equation(s):
// \VGA|blue[0]~10_combout  = ( !\VGA|red[0]~16_combout  & ( \VGA|blue[0]~9_combout  & ( (!\VGA|red[0]~9_combout  & (!\VGA|always0~5_combout  & ((!\VGA|red[0]~15_combout ) # (!\VGA|blue[2]~0_combout )))) ) ) ) # ( !\VGA|red[0]~16_combout  & ( 
// !\VGA|blue[0]~9_combout  & ( (!\VGA|red[0]~9_combout  & (!\VGA|always0~5_combout  & !\VGA|blue[2]~0_combout )) ) ) )

	.dataa(!\VGA|red[0]~9_combout ),
	.datab(!\VGA|always0~5_combout ),
	.datac(!\VGA|red[0]~15_combout ),
	.datad(!\VGA|blue[2]~0_combout ),
	.datae(!\VGA|red[0]~16_combout ),
	.dataf(!\VGA|blue[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~10 .extended_lut = "off";
defparam \VGA|blue[0]~10 .lut_mask = 64'h8800000088800000;
defparam \VGA|blue[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y52_N41
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N12
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = ( \VGA|address [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N14
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y52_N44
dffeas \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N0
cyclonev_lcell_comb \VGA|green[0]~1 (
// Equation(s):
// \VGA|green[0]~1_combout  = ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~1 .extended_lut = "off";
defparam \VGA|green[0]~1 .lut_mask = 64'h3030303000000000;
defparam \VGA|green[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEF4B9FFFFBFFFFFFFF7FFFFFFBF8FEFFFD7FFFFFFFF7FFFFFFFB617FFFFF7FFFFFFF7FFFFFFF8E53FFFF8FFFFFFFF7FFFFFFFA88FFFFFFFDFFFFFF7FFEFFF79DB7DFFF9FFFFFFFF7FFFFFF2D4077FFE58BFFFFFF7FFDFFFFEDFEEFF6BCFFFFFFF7FFB787F4F9F7F1B29DFFFFFF7FF7DF9161235FE9C9BFFFFFF7FFB3F63B7C2F9DC52DFFFFFF7FFE4F218979A9D0927FFFFFF7FFF1AF65CC6768CC39FFFFFF7FFB1502F795EFA425BFFFFFF7F";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "F29DDD907C409C44BFFFFFF7FF8A4C7421B354AB1FFFFFFF7FA129D3064C69EE07B7EFFFF7F6FDF33576A992F41FFFFFFE7FB1FA4D8047BF9D73FFFFBFF7FB25B67BA270FF19BFBFFFFF7FF09B7FB8531206E9CFE7CBE7C5A21F49695D042E56BFBFFF70A27EE86FFC5B477C4E83FFD7CE93B15D2464E4B6401EA89B7BBA38980F1588D385F8207BF7BBA6BC9C29B3F43225FA331FF9356D1D755528C3171BE737F7C8D23DBF81AEED97F5CCCD9B7AA94459F24776A6A3A01F49F79AE053E605AAE4BB30EE4C5E7FE7D4DAA5B6CA6E3FFFFFEFF7FFF83FD5D497DE0A9BFFFBFF7FF7FFE61C96B0682B79BFFFF7FFFFEF9944C9250F25E7FFFF7FFFFFCE0E1866";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "F28E9CFFFFF7FF66FF6EA311DCB41EA7FFFF7FFFFFF872E9CB211AA5DFFFF7FFFFFCEAE9BEB7729977FFFF7FFFFEFCA3212BCB336DFFFFF7FFFFFED247E12877A565FFFF7FFFFFF8B4E890BB9B1C7FFFF7FFFFFFEE180DFFCBCD9FFFFF7FFFFFFE074D292DB1E4FFFFF7FFFFFF692930561E1F0FFFFF7FFFFFFD95ECB52EAC27FFFFF7FFFFFFFE8F56CC12DAFFFFFF7FFFFFF9E5F04D32B5BBFFFFF7FFFFFFF148185F4959FBFFFF7FFFFFFBEF67D0731D9BFFFFF7FFFFFF718317D07663BFFFFF7FFFFFFDF1336627C83FFFFFF7FFFFFFDDA578F833BFFFFFFF7FFFFFFDFA5E8ABBABDFFFFFF7FFFFFFFF68665586CBFFFFFF7FFFFFFFFEF3C0983B7BFFFFF7";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFEFF739ED43BDBFFFFF7FFFFFFF7B13C2E187FFFFFFF7FFFFFFFF554281C48BFFFFFF7FFFFFFFCC286EFCFDFFFFFFF7FFFFFFF221B5412FF7FFFFFF7FFFFFFFE3D9940229BFFFFFF7FFFFFF68AEF2C8031FFFFFFF7FFFFFFFB94DE254E1FFFFFFF7FFFFFF4DE735628B5FFFFFFF7FFFFFFC23D1ADF44DFFFFFFF7FFFFFF8412307AC5BFFFFFFF7FFFFFF90A64FA500BFFFFFFF7FFFFFF8F056EDCA13FFFFFFF7FFFFFF57D76EAD866EFFFFFF7FFFFFFE014DE3DF71FFFFFFF7FFFFFF322912C30C3BFFFFFF7FFFFFFE08462FFDFFCFFFFFF7FFFFFEFBD7D4797501FFFFFF7FFFFFEA8263B32C51FFFFFFF7FFFFFEF58A707ABF88FFFFFF7FFFFFEB07863";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "B4E3CCFFFFFF7FFFFFFFB7D15A3497FFFFFFF7FFFFFFFF4F9A8C22BFFFFFFF7FFFFFF7E35CF480257FFFFFF7FFFFFFFCD42C82C77FFFFFFF7FFFFFFE3554BEA81BFFFFFFF7FFFFFFFF5458C29F5BFFFFFF7FFFFFFFF3DA5C50167FFFFFF7FFFFFFFFEC8D11F6FEFFFFFF7FFFFFFFFFF6093089FFFFFFF7FFFFFFFFFEED0315E7FFFFFF7FFFFFFFFFFB1E577EFFFFFFF7FFFFFFFFEFE647A7FFFFFFFF7FFFFFFFFFFBFFFFFFFFFFFFF7FFFFFFFFFFE7FBFFFFFFFFFF7FFFFFFFFFFDBFFFFFFFFFFFF7FFFFFFFFFF7EDBFFFFFFFFFF7FFFFFFFFFFFF5FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N6
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N18
cyclonev_lcell_comb \VGA|green[0]~2 (
// Equation(s):
// \VGA|green[0]~2_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|green[0]~1_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~1_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~2 .extended_lut = "off";
defparam \VGA|green[0]~2 .lut_mask = 64'h0C0C0C0C5D5D5D5D;
defparam \VGA|green[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y56_N5
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N24
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = \VGA|address [14]

	.dataa(gnd),
	.datab(!\VGA|address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N26
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N0
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = ( \VGA|address [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N2
dffeas \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N21
cyclonev_lcell_comb \VGA|green[0]~3 (
// Equation(s):
// \VGA|green[0]~3_combout  = ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~3 .extended_lut = "off";
defparam \VGA|green[0]~3 .lut_mask = 64'h5050505000000000;
defparam \VGA|green[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "B07FA015806D45876448AFBA7E2E8E461F040AE4C561FB2B3C51026A006F9C03353ACF3D322012038179B50020F5546D34570628401A62C05050F82DED066076092244EA0A04222941AA8B28ACD42E1AC00054FD022060CF04F6C19986003C80C983B1A328FCB1010380015BE786B3B3E37D05200011002673DF891465F1E02C220E0A0302D01A8CA2706024CB003D0180F8CAFD5A18DC922DB0043810F7EB250F831D00BC10006507DADDE12F9A04795D108DFC460C719E027F1306C96099004C84521C6920D6B0A8082724199440880DD33DA4D54040C80064B0014CEE71900480C464000060A2227399CD418E3199BC00302E43319FDBC2077D0418604008";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "08EE3653EF6070AF0183443A8F4373D9F4175B3D000BC220A4934EAC0A60808C810464B00020DA899053192AB210884600022B05F7DA1E2A1AF4B9E7400039002A89C8FD71F201024000026EE149132433112C43A400005C20BEE2E2904B5B80174000054642406D7D3A9390063A000077E0BCD4B15830966200900009B4165FC0FA4D1FCA034000006C2C96D24A5082A21091B000053C2509EF1715770CA3CE00001A58D561D58298B9B546E00000A06DFF56CFDC70726050000000035572E5158BEEE60EE000000041695E719AD8FC420000000082E81AE06F3FF8F00020000000962D6B2A71170A400100000086789809DA4DDD700080000000B7AB7DAA00";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "9BE88000000000004189FA5D7DA42800000000008739A487676D69800000000008EB90B36CA504E00000000002BD1E3A7BC22A6300000000000BBBB9C14570648000000000015CAE56AF055E3000000000004243DB21040EF000000000000AF0DCD6F640D70800000000000A34D23195EFE000000000000009C94D1F0112000000000080000105C6A4DB400000000200000EBA0BDC43DD620000000000006147EC71588000001000004000658C37070F0000000003460003F217C055D0000000003E00008330E700B00000A00047C00089F83C2036020000EC8005430021620389E68804B12104099003C12F88062404A257C78246203070B406D2000E283CE8";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "E10001160CD01420095B30350041000E4974090400E16C0600DE40003CB3C4BE18A0AC8CB7013000041931036D203D3010164250001A51D00F02ED340000013D80B25120092007038000004AE8009612602AF3B8700000014600B899CC07022DD6A055000270000CBD803974C415000002BF840AA106038159B4600000098E0218E440F8056E900000000AD008D2920F50BC378014001F15009E1FC051409C9A000000015C02B2A0070C0A890000000027127A4A0062FE3850000000035514E75003F38D152000000040BC5CDC00CA17008000000000A6A7E380057AD4810000000001D38BB800E01BCDFC0000000381A0C7000E518C0CE00000004AFC1A8A00";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000002E1000000008000045A3FF419EB8000000020000005E2FBF7CEC000000000000000E5CFA65BE23000000480000002F7FF8A15261000000BE00000464085363321800005340000051E0DB20CE01000001AFC000020FF72605A20000009B7800007BBEE8988FF0066008A110000462FD3A886C9100004EDE0000071F4FF3A7A014200902900002EC8240FDAA0881005249000095ED7E1AC5A0100817AA10004113E6BA6270001400895A000DC6C57F01E9648210038A900596215E5906E0950100454F0000E90783CF17827EA001E0B00E0385CD98F3FFCDE500B761D419FCA471F210";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N18
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout )))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N33
cyclonev_lcell_comb \VGA|green[0]~4 (
// Equation(s):
// \VGA|green[0]~4_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & \VGA|green[0]~3_combout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & \VGA|green[0]~3_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\VGA|green[0]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~4 .extended_lut = "off";
defparam \VGA|green[0]~4 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|green[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N39
cyclonev_lcell_comb \VGA|green[0]~5 (
// Equation(s):
// \VGA|green[0]~5_combout  = ( \VGA|green[0]~2_combout  & ( \VGA|green[0]~4_combout  & ( (!\VGA|green[0]~0_combout ) # ((!\VGA|blue[0]~7_combout  & !\VGA|blue[0]~10_combout )) ) ) ) # ( !\VGA|green[0]~2_combout  & ( \VGA|green[0]~4_combout  & ( 
// (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (!\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( \VGA|green[0]~2_combout  & ( 
// !\VGA|green[0]~4_combout  & ( (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( 
// !\VGA|green[0]~2_combout  & ( !\VGA|green[0]~4_combout  & ( (!\VGA|green[0]~0_combout  & ((\VGA|blue[0]~10_combout ) # (\VGA|blue[0]~7_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~7_combout ),
	.datab(!\VGA|blue[0]~11_combout ),
	.datac(!\VGA|green[0]~0_combout ),
	.datad(!\VGA|blue[0]~10_combout ),
	.datae(!\VGA|green[0]~2_combout ),
	.dataf(!\VGA|green[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[0]~5 .extended_lut = "off";
defparam \VGA|green[0]~5 .lut_mask = 64'h50F072F0D8F0FAF0;
defparam \VGA|green[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFA0FFFFFFFFFFFFFFFFFFFFFFE11BFFFFFFFFFFFFFFFFFFFFFEF43FFFFFFFFFFFFFFFFFFFFF82E3FFFFFFFFFFFFFFFFFFFFFD87FFFFF53FFFFFFFFFFFFFFFD311FFFEEA7FFFFFFFFFFFFFF9277FFFCAE7FFFFFFFFFFF4CEE3F3FFF5607FFFFFFFFFF8810E422FFF2577FFFFFFFFFEE99971407FE8413FFFFFFFFFF81A103D7FF87503FFFFFFFFF1782C98D0026006BFFFFFFFFF71086A8979DD4637FFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "F9EAA808F8B66C78FFFFFFFFFF138F74319B3E3EFFFFFFFFFFFF7D398A7CD32C2BFFFFFFFFFEA100F83A0932891FFFFFFFFFDA0E5D5E0D58B675FFFFFFFFFD64375093B9BBB5DFFFFFFFFF9034E29032BF9745FFFFFFEFF82857F16E054274BFFFFFFFFE09BE51775ACCD7613FE8FFFF870D35E3A38568FB639DDF7FFE8BF43C8E5B221DB45DE253FFBAF9D941E4B3116418CFA33FFFCBC855E94016EB7B4D39B9FFFA32B8B2A818DD215097C5BFFB3E4E590C1CA6708D54B3B7FFCB3BE0EF5BE5C21ED8FB037EFFFE35FD51AAEBF28FFDFFFFFFFFFEFFD79597DC86FFFFFFFFFFFFFFF92F905C8866AFDFFFFFFFFFFF3FEC7F9BAC815FFFFFFFFFFFF3E1A34F";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "405FCBFFFFFFFFFFFFDB9F249CB79067FFFFFFFFFFF4BA3CDAE347C57FFFFFFFFFFFB7E8078657940BFFFFFFFFFFFF513A1441FABD7FFFFFFFFFFFEB6D65FD02211FFFFFFFFFFFFEFC607C58CAD5FFFFFFFFFFFFD89B1004BBADBFFFFFFFFFFFFF1AD45C13C9B0FFFFFFFFFFFFD43A672622147FFFFFFFFFFFFEDFBA7168120BFFFFFFFFFFFFAE4ECAEAB5C4FFFFFFFFFFFFFF3CD4F395726FFFFFFFFFFFFFFB3A68843F6FFFFFFFFFFFFFF78F792A670CFFFFFFFFFFFFFFF8624D109F5BFFFFFFFFFFFFFF53967AB837BFFFFFFFFFFFFFFDB1521D0F0BFFFFFFFFFFFFFFF0A119C8763FFFFFFFFFFFFFFF394BF9992FFFFFFFFFFFFFFFF68C8523D23FFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFF4268AB3C13FFFFFFFFFFFFFFF1E6AC7BF8FFFFFFFFFFFFFFFF61532FDA1FFFFFFFFFFFFFFFF217AE3DE7FFFFFFFFFFFFFFF8AE371963DFFFFFFFFFFFFFFB3F5E6440E6FFFFFFFFFFFFFFF0036C29BE7FFFFFFFFFFFFFFF48A2A37AB5FFFFFFFFFFFFFFA935B326763FFFFFFFFFFFFFFE0C4AAB970BFFFFFFFFFFFFFFC7EE7A58769FFFFFFFFFFFFFFF3FEE6FA4C5FFFFFFFFFFFFFF94FE774675BFFFFFFFFFFFFFFB04FAD77015FFFFFFFFFFFFFFEFEFFCB5272FFFFFFFFFFFFFFDDFE29E932A7FFFFFFFFFFFFFCF7B3A7D81E7FFFFFFFFFFFFF50ED1AF74047FFFFFFFFFFFFFD75A1834F98BFFFFFFFFFFFFFE3719E66604FFFFFFFFFFFFFFE399E9";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "1D9507FFFFFFFFFFFFFFFDAC52272FFFFFFFFFFFFFFFFC8DE66ABD47FFFFFFFFFFFFFF966D6D75987FFFFFFFFFFFFFFC9FADA0F96FFFFFFFFFFFFFFFC41BE317E5FFFFFFFFFFFFFFFF2A8692F05FFFFFFFFFFFFFFFF9257E0CA3FFFFFFFFFFFFFFFFFE638A2E7FFFFFFFFFFFFFFFFF985C153FFFFFFFFFFFFFFFFFFFA71AFFFFFFFFFFFFFFFFFFFFF1344EBFFFFFFFFFFFFFFFFFFFFF1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N54
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout  & (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N36
cyclonev_lcell_comb \VGA|green[1]~6 (
// Equation(s):
// \VGA|green[1]~6_combout  = ( \VGA|green[0]~1_combout  & ( ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2])) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ) ) ) # ( !\VGA|green[0]~1_combout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datac(gnd),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|green[0]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~6 .extended_lut = "off";
defparam \VGA|green[1]~6 .lut_mask = 64'h5500773355007733;
defparam \VGA|green[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000F2900000000800004757FF1F6FCC000000020000002E804572824000000000000007DA05B9DBBD0000000000000032000F4B1801000000B40000061BF7646366180000408000005540533B09E1000000DFC00000D008B5BC920000001596000068000E73E7E0000008700000028800A50E481000000F660000098008C96B70042001C38000023485E0C1E20081000A4800000E813FB5D930140817A23000417851D30794001000990D0004C1399F5CD8E00D3002822001B6F1CE715204016B00380500024A41A0323F8032E000A0F00090B9AEC74F9DC38400044244121A4031C6BE";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "A0744004886440C93EDB1D0A660819002F4502EA0F28C328BD401F1800C67C035D122E8A6F8802FF80738A0021DC05607F8D678FC81A0D00519C3C1B05AA0B1031D247800A13CC89834E138CA35C2E248008ABCCA56B913BC4304001040003F978616DC72975B000115008A84FCF3B12CD9436000082000491CEB77316F1E3442A0402088C1A976F26008270C0003E0088B5FAAEDB3ADC107D800430062C32951B34E2401C1000FC04D8BEB2C21304500E0001A7220C71B50F1D510041EA88008C044118AC1D96F06C00270008004080095069FE80204088002C00000B34E4DEF480442D0000402002E33A216F10A1883800301A031011E62CD029001FE00100";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "844BC3A2748B70E3014504320C42BF5239BBF8C80000420085D34E28E74A0768C101480000380A1DBF90DB68C000182600006C003CEC2A15ECB419D000002B206989EF8B3A6E0000C00003C4E0D99034526CE443F800003C22B2AAFD7654A500174000031204A80555D28940016400003DC0E069529912862200E00003A937924482963548036400000A20834DE6819DB4109B700000A42032CDD5D3664E878600000C400E9E1F0ACE655046D00000A02B010FC27D73700040000000016A5583F5307D400B0000000043E7F72E8B283C020000000080D3F3A37B1D9E700000000000AB1FB2D7222C49000100000082AFFE809E3B73700000000000A8160825E3";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "7BD3000000000001AE7361BFAF583800000000001887031A4BE3A08000000000021A6D4948C38C8000000000025D61E186456BA200000000000B9231DB585D4480000000000074F647DF019420000000000046C2452FE48EE000000000000AA404FEBF07BB0800000000000A104F4EB4962000000000000001317C180D240000000000800020DF0714C7600000000000000E5572350C8C200000000000000C1116D06C00000000000060005041AF01840000000003020009DAE4A02A80000000003E000010637B0C000000200043F00082EFDA2272020000E0001A81002BBCE602C48800700122FD0003E2E40086240004C671974E0035D45409800004CFAB09";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "3A000178C740F430015CCF7E7F80000428C40DC400890FFEFD9740000A2740E000206F8D03C0E00005185C082C005730001406100007C6909B0004140000007880939C780060073E00000001A8003F08C00A029FF0000008760020A8DC06812EBA80550003700090EBC03944C79000000006800B257C008014CB000000004C001C52403018C1500000000D100888300002DBB1000000053300052D00911D2B0000000001E001F1B0030F39140000000002507E4A002120D5700000000ADD10A1A002667FED000000000DC8142A00C917129000000000EE22564005C7B5830000000007158D36008867F13C00000002F960DCE00D3B0BDAE00000004CD71E3600";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N12
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N51
cyclonev_lcell_comb \VGA|green[1]~7 (
// Equation(s):
// \VGA|green[1]~7_combout  = ( \VGA|green[0]~3_combout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ) ) ) # ( !\VGA|green[0]~3_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|green[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~7 .extended_lut = "off";
defparam \VGA|green[1]~7 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \VGA|green[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N9
cyclonev_lcell_comb \VGA|green[1]~8 (
// Equation(s):
// \VGA|green[1]~8_combout  = ( \VGA|green[1]~6_combout  & ( \VGA|green[1]~7_combout  & ( (!\VGA|green[0]~0_combout ) # ((!\VGA|blue[0]~7_combout  & !\VGA|blue[0]~10_combout )) ) ) ) # ( !\VGA|green[1]~6_combout  & ( \VGA|green[1]~7_combout  & ( 
// (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (!\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( \VGA|green[1]~6_combout  & ( 
// !\VGA|green[1]~7_combout  & ( (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( 
// !\VGA|green[1]~6_combout  & ( !\VGA|green[1]~7_combout  & ( (!\VGA|green[0]~0_combout  & ((\VGA|blue[0]~10_combout ) # (\VGA|blue[0]~7_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~7_combout ),
	.datab(!\VGA|blue[0]~11_combout ),
	.datac(!\VGA|green[0]~0_combout ),
	.datad(!\VGA|blue[0]~10_combout ),
	.datae(!\VGA|green[1]~6_combout ),
	.dataf(!\VGA|green[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[1]~8 .extended_lut = "off";
defparam \VGA|green[1]~8 .lut_mask = 64'h50F072F0D8F0FAF0;
defparam \VGA|green[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFDF7FFFFFFFFFFFFE7FFFFFFFFBEDFFFFFFFFFFFFE7FFFFFFFD933FFFFFFFFFFFFE7FFFFFFFEC6DFFFFFFFFFFFFE7FFFFFFFBB1DFFFFEFFFFFFFE7FFFFFFFCCF5FFFFCDFFFFFFE7FFFFFFFCC05FFFF75FFFFFFE7FFFFFFFAC01FFFE6C7FFFFFE7FFFF81F8EDDFFF344BFFFFFE7FFFD217CF19FFCCA33FFFFFE7FFDCE57DF697FCDE9FFFFFFE7FFD5ED0752EFDBFF4FFFFFFE7FFCED7D436B780F9AFFFFFFE7F";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F60574250702C3A3FFFFFFE7FF0CD6BAAE5485D5DFFFFFFE7FFC85CE65831029E3FFFFFFE7FF55D58FCDE08D04FFFFFFFE7FF975A291F80D2BEDFFFFFFE7FF3EC8A02D4698563FFFFFFE7FEF2B5CBBEBC26FA7FFFFFFF7FE5C483A968A23B8DFFFFFFE7FF400837DF273E99FFFFFFFE7E2F14FD1FCB5F5CCB7FE967E7A668F290FC5697C54AA9D27E7D88227232A73573CFBFBB13E79A980BBA25CCA5B799DB227E790F3348B31260506C833911E7FCDB4B5EA23BD183B6D626DE7F55C1F66A834586B8FE1577F7FFFADFF6DAF841CDFFFFFFFE7FFFFFF9B62B17F7FFFFFFFFE7FFFFFFDBA06FCB73FFFFFFFE7FFFFFFD36D264071FEBFFFFE7FFFFFFF66C3B0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "9F5C21FFFFE7FFFFFFB1B2D66B4E397FFFFE7FFFFFFC2B4FA5DC900FFFFFE7FFFFFFD277A9D1AA6197FFFE7FFFFFFFB2A6FDBE0404FFFFE7FFFFFFD5109986E9D51FFFFE7FFFFFFE7FDFB6BEE797FFFFE7FFFFFFE70FE323CA6F1FFFFE7FFFFFFD623AF1BA3583FFFFE7FFFFFFFECD8F706BC69FFFFE7FFFFFFF48D7F864592FFFFFE7FFFFFFF9F238B35A0BFFFFFE7FFFFFFF61E22E6F84FFFFFFE7FFFFFFFCED94437777FFFFFE7FFFFFFF90E6A1315DFFFFFFE7FFFFFFFE2C07248FCFFFFFFE7FFFFFFFFA1A82E3FE7FFFFFE7FFFFFFFF243522FFE7FFFFFE7FFFFFFFFD6173C7FE7FFFFFE7FFFFFFFFDACFFB1FD7FFFFFE7FFFFFFFF045E62FF97FFFFFE7";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFF2F31BFFAFFFFFFE7FFFFFFFF355E9FFF87FFFFFE7FFFFFFFF66CB0E5FFFFFFFFE7FFFFFFFF63F5E57F9FFFFFFE7FFFFFFFFEC0301EF2FFFFFFE7FFFFFFFB78E8477F5FFFFFFE7FFFFFFF6B6880A7FFFFFFFFE7FFFFFFEF8BE427A3FFFFFFFE7FFFFFFEEF6A9866FFFFFFFFE7FFFFFFF3F9E2A0727FFFFFFE7FFFFFFFFFA72C889FFFFFFFE7FFFFFFDBFF668A303FFFFFFE7FFFFFFEFFF56E924DFFFFFFE7FFFFFFCFDFE055E75FFFFFFE7FFFFFFEFFF694FC15FFFFFFE7FFFFFFDFFFA828AD8FFFFFFE7FFFFFFDFFFC2ED2F7FFFFFFE7FFFFFFEBFFFB7F6F9FFFFFFE7FFFFFFFF7EFA79EFCFFFFFFE7FFFFFFE5FFEFC89FDFFFFFFE7FFFFFFF3FCD1";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "3D97CFFFFFFE7FFFFFFF2FF3BE4FF7FFFFFFE7FFFFFFF8CA12D4FF4FFFFFFE7FFFFFFFEDF325F1BAFFFFFFE7FFFFFFFE5F34F7FFDFFFFFFE7FFFFFFFF877E1D7CFFFFFFFE7FFFFFFFF86EEC4FEBFFFFFFE7FFFFFFFFEAD7E5DAFFFFFFFE7FFFFFFFFF27EFBC3FFFFFFFE7FFFFFFFFFE4169D7FFFFFFFE7FFFFFFFFFFCE929FFFFFFFFE7FFFFFFFFFFFE73FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N48
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0055330FFF55330F;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N21
cyclonev_lcell_comb \VGA|green[2]~9 (
// Equation(s):
// \VGA|green[2]~9_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~1_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~1_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) ) )

	.dataa(!\VGA|green[0]~1_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~9 .extended_lut = "off";
defparam \VGA|green[2]~9 .lut_mask = 64'h05050505CDCDCDCD;
defparam \VGA|green[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "BF8BAFFA883BBFF8FF7411A322F5F5FFDF41FD17E0CEFD332F4FFFF7FF8F83FC7E5333F4551FFDFC7F8A03FFC7EA61807953183FBFE5F07FAF7FB1ABFA377BEFBE2DB89FF5FFF22D0FCD4A435FABD1C37FFF7F7906006479BBFFBFFEFBFFE7F9AD7EE220D6CB5FFFFEAFF67F9565BE81C16DF8FFFF7DFFEBE69AC0FE37FE2FABD5FBFDFFBEEA9BE371FFFC813FFFC1FF79FF57C1CE052BECC27FFBCFFF2097A906E0003F0BEFFF2BFB2641E97E780467F1FFFE5DBDF38E0294FBF1003E9D77FF03FBBEE78543BCF02BFFD8FFFA7FBF7FBB241B5E803FBF77FF8BFFFFF291A1B7F483BBD3FFFFBFDFFD294C13FF101E77C7FFCFE5FCE2B4812BC806FFE19FFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "43B4295412B88F5CFED2FBCDF4BD49F55378C7F6FFF87DFF7A14B18254A6A1E8BEFECBFFFFC0F5E7156E4E180FFFF019FFFF2BFED657E743176BE793FFFFCB5FDD23765C17FFFFE0DFFFFDEB1E133BED26E23BBDF1FFFFDCBD53007CD109FAFFF4BFFFFC09FB32A5CE05F19FFEF9FFFFD8BF036A91B25E66DDF05FFFFF23EBE0E898248E57FC2FFFFFF89F546A81AE2BBBEF660FFFFF6BDEC2B9B32A28537809FFFFF0BFE02F634515D66FB93FFFFF5FD10257CE81D187FFBFFFFFFFFE986500CA5E8BBFF4FFFFFFFFB8E6581D74596FFDFFFFFFFF7F27E2DF10E5948FFFFFFFFFFF517E23F19F82D0FFFEFFFFFF7DDBE30051F2EB2FFFFFFFFFFF597F901D1F";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "AA8FFFFFFFFFFFFF9BFD9FD07A15C7FFFFFFFFFFE99FC781B7B09E7FFFFFFFFFFDA9FE0097456B7FFFFFFFFFFDB6DFFFFD3C451DFFFFFFFFFFF169B1DB67DD0B7FFFFFFFFFFFCB5E4080FD8FDFFFFFFFFFFFB929C2AFDB741FFFFFFFFFFFF55A3C3142F8E0F7FFFFFFFFFFF5E3C680EB16DFFFFFFFFFFFFFFED9D41AF61BFFFFFFFFFF7FFFFFCA472B519FFFFFFFFFFFFFF1A89DE2F243DFFFFFFFFFFFFFF30618CF5DFFFFFFFFFFFFBFFF900C34F05BFFFFFFFFFCFDFFFE42D81F017FFFFFFFFFC1FFFFF19E6CFC9FFFFFDFFFBC0FFF7DB3C1DF79FDFFFF1FFFE57EFFD17D99FB5B77FFAEFEDF6AFFFC8FD9FFF1DBFFFC9D037031FFC8F783FF7FFFFB92C646";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "0DFFFE80F9BFF3DFFEB00000805FFFF98B8BFDBBFF7490010360BFFFFC1ABFCFFFDF0073FC3F1FFFF92393FE53FFB4CFFFEBF8EFFFDB7A6FC4FFF94BFFFFFF877F6D53A7F89FF8BCFFFFFFFC57FFDDB73FC5FD6BCFFFFFFF81FFDF2B13F97FD0B97FAAFFFCCFFFE5923F36BB1FEFFFFFFFF17FF49383F27FEBFCFFFFFFFF0BFFEE3DBF1FF32FCFFFFFFFF16FF747AFF0FF97BCFFFFFFFAC4FFFAF2FFBEE9BFEFFFFFFFFE77FF0F0FF2F07F9EFFFFFFFFFFEF83F1FF1E47FDEFFFFFFFFD2AEF0EDFF19B7FFCFFFFFFFFF0F7ECF9FFD797108FFFFFFFFF17DDC43FF61BFB7EFFFFFFFFF8EA7039FFA407F6C3FFFFFFFD0F1F191FF80BF4111FFFFFFFB388E6D9FF";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000056FFFFFFFF7FFFFBBB00015502BFFFFFFFDFFFFFFFA7FF9D57A3FFFFFFFFFFFFFF887FFCB47EAFFFFFFFFFFFFFFCD000EA8DD5EFFFFFF4BFFFFF8580062DF51E7FFFFBF3FFFFFA73FA268CFFEFFFFFF483FFFFFF7FF208495FFFFFFE161FFFF9B7FF34847DFFFFFF6727FFFFDE7FF35A447EFFFFFF7F9FFFFF77FF359ED4FFBDFFEC3FFFFFD137875FDF9FF7EFFE24DFFFFF7813EEF5CCFEFF7E9A24FFFBEC87F1AFFABFFEFFF690EFFFB3CFE0E73325FF0CFFC820FFE49AE4E8C3D53FE62FFC804FFFE35464329DADFCB3FFE20EFFF4A6E2E0951303C7FFFF443BBEE0607B6F315";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N36
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N57
cyclonev_lcell_comb \VGA|green[2]~10 (
// Equation(s):
// \VGA|green[2]~10_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|green[0]~3_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\VGA|green[0]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~10 .extended_lut = "off";
defparam \VGA|green[2]~10 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \VGA|green[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N12
cyclonev_lcell_comb \VGA|green[2]~11 (
// Equation(s):
// \VGA|green[2]~11_combout  = ( \VGA|green[2]~9_combout  & ( \VGA|green[2]~10_combout  & ( (!\VGA|green[0]~0_combout ) # ((!\VGA|blue[0]~10_combout  & !\VGA|blue[0]~7_combout )) ) ) ) # ( !\VGA|green[2]~9_combout  & ( \VGA|green[2]~10_combout  & ( 
// (!\VGA|blue[0]~10_combout  & ((!\VGA|blue[0]~7_combout  & (!\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~7_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~10_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( \VGA|green[2]~9_combout  & ( 
// !\VGA|green[2]~10_combout  & ( (!\VGA|blue[0]~10_combout  & ((!\VGA|blue[0]~7_combout  & (\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~7_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~10_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( 
// !\VGA|green[2]~9_combout  & ( !\VGA|green[2]~10_combout  & ( (!\VGA|green[0]~0_combout  & ((\VGA|blue[0]~7_combout ) # (\VGA|blue[0]~10_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~10_combout ),
	.datab(!\VGA|blue[0]~11_combout ),
	.datac(!\VGA|blue[0]~7_combout ),
	.datad(!\VGA|green[0]~0_combout ),
	.datae(!\VGA|green[2]~9_combout ),
	.dataf(!\VGA|green[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[2]~11 .extended_lut = "off";
defparam \VGA|green[2]~11 .lut_mask = 64'h5F007F20DF80FFA0;
defparam \VGA|green[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF849DFFFFFFFFFFFFFFFFFFFFFCC33FFFFFFFFFFFFFFFFFFFFFBC0FFFFFFFFFFFFFFFFFFFFFFE003FFFFB7FFFFFFFFFFFFFFF8005FFFFD3FFFFFFFFFFFFFFFC005FFFFC2FFFFFFFFFFFF72FE033FFF045FFFFFFFFFFFB3B10085FFF806BFFFFFFFFFE4205C003FFF0037FFFFFFFFFE97805203FFD8027FFFFFFFFFA0104420177F000FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FC0101C0017E4007FFFFFFFFFF400980001FF0011FFFFFFFFFFC014004004FFA33FFFFFFFFFF0118020006BE021FFFFFFFFFF800801000F2B045FFFFFFFFFF910004001777885FFFFFFFFFEA02C0C000FCFD87FFFFFFFFFF81A010007F88407FFFFFFFFFF80106A208F0808FFFFFFFFFED10D9CCC50D4C381CCE0F7FFC5D1D1660600C041E2E805FFF89D1D2769EAA68B2B2E804BFFCCC1ED6B30D0218FF8E867FFFAE7AFE4670BD0105B99C7E7FFF9A6F87B84D6B18960C9157FFFF8BDB5C4CB08929D6C98DDFFFFFC3FD556F10019FFFFFFFFFFFFFFFE43DB55003FFFFFFFFFFFFFFFC0E4150407FFFFFFFFFFFFFFFC0A2028401FFFFFFFFFFFFFFFE178818";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "C05FFFFFFFFFFFFFFFC422280002DFFFFFFFFFFFFFFD540800C00006FFFFFFFFFFFFE5E16A0806000FFFFFFFFFFFFF0C22300000C7FFFFFFFFFFFFF04202800002FFFFFFFFFFFFFF240039800019FFFFFFFFFFFFF1240270CE006FFFFFFFFFFFFF30002FE78303FFFFFFFFFFFFEDC8088948457FFFFFFFFFFFFFC4001898A81FFFFFFFFFFFFFF5C00C4A1017FFFFFFFFFFFFFF91C5105996FFFFFFFFFFFFFFF949431E80BFFFFFFFFFFFFFFFF42F9DDCA0FFFFFFFFFFFFFFFE747FFFA00FFFFFFFFFFFFFFFE52DFF7000FFFFFFFFFFFFFFFE13ECE5800FFFFFFFFFFFFFFFFABE646800FFFFFFFFFFFFFFFF4FC0046017FFFFFFFFFFFFFFFE7808F804FFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFC40AA4405FFFFFFFFFFFFFFFF8BA004805FFFFFFFFFFFFFFFF14A10AA03FFFFFFFFFFFFFFFF7408E7804FFFFFFFFFFFFFFFF795303907FFFFFFFFFFFFFFFDCC104780FFFFFFFFFFFFFFFF821180A829FFFFFFFFFFFFFFF8743426DAFFFFFFFFFFFFFFFF0166107EF7FFFFFFFFFFFFFFE40502A1727FFFFFFFFFFFFFFD005B2C1C1FFFFFFFFFFFFFFFF400A6AD53FFFFFFFFFFFFFFFD000B69F67FFFFFFFFFFFFFFFF0202077E4FFFFFFFFFFFFFFFD000380BA6FFFFFFFFFFFFFFFE00078283C7FFFFFFFFFFFFFFE0000AC5000FFFFFFFFFFFFFFEC0000B7687FFFFFFFFFFFFFFF0810148C02FFFFFFFFFFFFFFFC002012803FFFFFFFFFFFFFFF0022E";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "C2883FFFFFFFFFFFFFFFE00DB8E402FFFFFFFFFFFFFFFB10AD0F009FFFFFFFFFFFFFFFE80EE60647FFFFFFFFFFFFFFFEB0A731803FFFFFFFFFFFFFFFF483E28837FFFFFFFFFFFFFFFFF999C101FFFFFFFFFFFFFFFFFE2682A24FFFFFFFFFFFFFFFFFFF83250BFFFFFFFFFFFFFFFFFFEE8059FFFFFFFFFFFFFFFFFFFFC28EFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N6
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout )) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h030311DDCFCF11DD;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N24
cyclonev_lcell_comb \VGA|green[3]~12 (
// Equation(s):
// \VGA|green[3]~12_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~1_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~1_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) ) )

	.dataa(!\VGA|green[0]~1_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~12 .extended_lut = "off";
defparam \VGA|green[3]~12 .lut_mask = 64'h05050505CDCDCDCD;
defparam \VGA|green[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "DFC00FFF083FFF80CF801E391FFC01FFFF45FFF016F0FEC29C9F801FFF0FFFFE807C3C006C83F801FFFA13FFF00686007ECF0FC007FFC5FFFF0051CBFFCEF9F8407FFF7FFFE00031F030C5EFC007FFFFFFFE007E38000C05FC00FFFFFFFFF005CE7FE0E01FC01FFFFFFFFF005988478FC0F800FFFFFFFFE00D13000EF7FFE03FFFFFFFFF81F323E0EFFE7E07FFFFFFFFF83A64FFC6FFF7E8BFFFFFFFFFC3C4CEFE6FFEFFE7FFFF87FFFCFECD81F6FB8FFFFFFFF2FFFFFF84D8073EFFFFFFFFFFB7FFFFF8C980720FDFFFFFFFF2BFFFFFCD9807317F7FFFFFFF97FFFFF8D920730B73FFFFFFFFFFFFFFCD900F30EFBFFFFFFFFFFFFFF0D900E73FF7FFF9FFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "B7FF4D980E77FFFFFF6FFFFFF67FF99990F73FFFFFF73FFFFF63FF4C981E7FE8BFFE33FFFFE77FF1D981C7F801FFF7FFFFFFD3FF98981EFF005FFF69FFFFF4FFF9CD81C7F001FFFCDFFFFF01FF9DDC1CFE1F9FFE01FFFFF39FE3CC83CFC7FFFFF99FFFFFF7FF3CCA3CFC71DFFE3BFFFFF53FF38CEF8FCE06FFEDBFFFFE53FEFC8F79FD804FFF4FFFFFFC7FE78CFF9F9843FFF87FFFFFCFFFFCCEF0F91F9FFFA7FFFFF97FDFCC7F3FB3F8FFFFFFFFFFFFFCFC67C1FB31CFFFFFFFFFFFFF8786003FB60DFFFFFFFFFFFFFA186003FAC64BFFFFFFFFFFFFE00300FFAC667FFFFFFFFFFFFB003C0FFA9F75FFFFFFFFFFFF3803FFDFA9F1FFFFFFFFFFFFF3001FFDFA";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "9B5EFFFFFFFFFFFF3801FFDFA91FDFFFFFFFFFFFE7800781FA91BFFFFFFFFFFFFF1800001F9317FFFFFFFFFFFFDDC00001F921FFFFFFFFFFFFFAE84E249F8B3FFFFFFFFFFFFFDEC1BF7DF8BFFFFFFFFFFFFFFFF03FAFDFAD9FFFFFFFFFFFFFFE83F003FA67FFFFFFFFFFFFFFF43E7F3FB1BFFFFFFFFFFFFFFF46CC1FFD07FFFFFFFFFFFFFFFA39387FCE7FFFFFFFFFFFFFFFA7B7FBFE1FFFFFFFFFFFFFFFFFF280FFBEFFFFFFFFFFFFFFFFDF5BC3FFFFFFFFFFFFFFFFFFFF37BF3FFDFFFFFFFFFFFFFFFFE7567FF33FFFFFFFFFFFFFFFFF95417F8BFFFFFFFFFFF8FFFFFF541FF4FFFFFFD3FFE3BFFFFF2541FF07FFFFF96BBCAFBFFFFE5C17F0BFFFFF9CFE3F";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "F3FFFFAA40FF1FFFFFE3FFFFFFDFFFFEA01FF17FFFFD7FFFFFF9FFFFEA83FF27FFFFDFFFFFFFCFFFFC681FF0FFFFE7FFFFFFFF7FFFF6C2FF47FFFD7FFFFFFFFFFFFF481FF6FFFFC7FFFFFFFF7FFFFC83FF2FFFF27FFFFFFFFFFFFF181FF0FFFE83FFFFFFFFDFFFF783FF5FFF903FFFFFFFFDFFFF701FF5FFF403FFFFFFFFEFFFF207FF4FFFD03FFFFFFFFEBFFFA03FFCFF8043FFFFFFFFF7FFFE03FF4FF0403FFFFFFFFF9FFFC07FFFFF4063FFFFFFFFFEFFF907FFFFF0023FFFFFFFFFFFFF90FFFDFC8001FFFFFFFFFC7FFF07FF3E28EF5FFFFFFFFFE7FFF0FFFB7BFFFDFFFFFFFFFE8FFEC7FF7DF8083FFFFFFFFFE87FA67FFC84001DFFFFFFFFFFB3F99FFF";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000ADFFFFFFFFFFFFFFFD8FFFE66A8FFFFFFFFFFFFFFFD9FFFE66A9FFFFFFFFFFFFFFFEBFFFF26A9FFFFFFFFFFFFFFFFB000F328BFFFFFFFFFFFFFFFF38007B6A37FFFFFFFFFFFFFFEB0003B29B3FFFFFFFC9FFFFFF30003929F7FFFFFFF57FFFFFF3000392933FFFFFFFB07FFFFF6000392927FFFFFFE7FBFFFFFF000393BBFFFFFFFFC3BFFFFFB00079589BFFFFFFEA4DFFFFF9813F358BBFFFFFFFA21FFFFFB87FE35A9BFFFFFFF90BFFFFFFFFF065A9BFFFFFFF823FFFFFFFB10E5AC9FF77FFE807FFFFFCB803CDB67FE25FFEA0DFFFF3E02FF19B73FE07FFE441FFFE5E07C8FBB3";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N42
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h330F330F0055FF55;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N30
cyclonev_lcell_comb \VGA|green[3]~13 (
// Equation(s):
// \VGA|green[3]~13_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & \VGA|green[0]~3_combout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & \VGA|green[0]~3_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(!\VGA|green[0]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~13 .extended_lut = "off";
defparam \VGA|green[3]~13 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|green[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N36
cyclonev_lcell_comb \VGA|green[3]~14 (
// Equation(s):
// \VGA|green[3]~14_combout  = ( \VGA|green[3]~12_combout  & ( \VGA|green[3]~13_combout  & ( (!\VGA|green[0]~0_combout ) # ((!\VGA|blue[0]~7_combout  & !\VGA|blue[0]~10_combout )) ) ) ) # ( !\VGA|green[3]~12_combout  & ( \VGA|green[3]~13_combout  & ( 
// (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (!\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( \VGA|green[3]~12_combout  & ( 
// !\VGA|green[3]~13_combout  & ( (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( 
// !\VGA|green[3]~12_combout  & ( !\VGA|green[3]~13_combout  & ( (!\VGA|green[0]~0_combout  & ((\VGA|blue[0]~10_combout ) # (\VGA|blue[0]~7_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~7_combout ),
	.datab(!\VGA|blue[0]~11_combout ),
	.datac(!\VGA|blue[0]~10_combout ),
	.datad(!\VGA|green[0]~0_combout ),
	.datae(!\VGA|green[3]~12_combout ),
	.dataf(!\VGA|green[3]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[3]~14 .extended_lut = "off";
defparam \VGA|green[3]~14 .lut_mask = 64'h5F007F20DF80FFA0;
defparam \VGA|green[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "DFFFFFFF087FFF3FDFFFE038FFFBFEFFE741FFF7FDFF000383FFFFEFFFCFFFFFFFCFC0007C7FFBFFFFFFDFFFFFF5F8007FC0FFFFFFFFFEFFFEFFCE0BFFFE06FFFFFFFFFFFFEFFDC1FFFFC02FFFFFFFFFFFFEFFA03FFFFC00FBFEFFFFFFFFEFFE0F801FE01FFFFFFFFFFFFFFF41F0007FC0FDFEFFFFFFFFFFF61C0001F7EFDFDFFFFFFFFFFF43C3E01FFEFFFDFFFFFFFFF3CC78FFC1FFE7FF3FFFFFFFFF9DA70FFE1FFFFFAFFFFFEFFFFEBEF1FFF1FFF7FFFFFFFFFFFFFFC71FFF0FFFFFFFFFFF07FFFFF8F1FFF1FFFFFFFFFFFEBFFFFFCE1FFF0FFF7FFFFFFFDFFFFFF8E1DFF0FFF7FFFFFFFFFFFFFF8E1FFF0FFF3FFFFFFFFFFFFFFCE1FFE0FFFBFFFD7FFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "AFFF4E1FFE0FFFFFFF4FFFFFFC7FF1E1EFF0FFFBFFF07FFFFF03FF8F1FFE0FE8FFFF07FFFFE07FF1E1FFC0F803FFF07FFFFE07FF1F1FFE0F001FFE03FFFFF03FE1F1FFC0F007FFE27FFFFE23FF9E1FFC0E001FFE1BFFFFE33FE3F0FFC0C001FFE2BFFFFF0FFE3F0FFC0C0E3FFE2BFFFFE2BFE3F0FF80C1F9FFF07FFFFE23FCFF0FF80C7F9FFFBFFFFFF1BFF7F0FF8087FDFFF07FFFFFC7FFFF0FF008FFFFFFBFFFFFFFFFDFF07F008FFF7FFFFFFFFFFFFDFF87C008F1E7FFFFFFFFFFFF9FF800008E0EFFFFFFFFFFFFFDFF800009C073FFFFFFFFFFFF9FFC00009C077FFFFFFFFFFFF8FFC000098067FFFFFFFFFFFF47FC00209803BFFFFFFFFFFFF0FFE00209";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "843EFFFFFFFFFFFF87FE002098EFEFFFFFFFFFFFE47FF87E098E7FFFFFFFFFFFFEC7FFFFE0B0EFFFFFFFFFFFFFEE3FFFFE0B1CFFFFFFFFFFFFFDC7FFFFE0B8EFFFFFFFFFFFFF9D3FFFFE0B87FFFFFFFFFFFFFFF7FFAFE09C7FFFFFFFFFFFFFFFFFF00009EBFFFFFFFFFFFFFFF3FE00008F7FFFFFFFFFFFFFFFFFC3E00CE7FFFFFFFFFFFFFFF9F8FF80C0FFFFFFFFFFFFFFFFFF8FF80E1FFFFFFFFFFFFFFFFEF180C0FCFFFFFFFFFFFFFFFFFF38040FFFFFFFFFFFFFFFFFFFF18040F9FFFFFFFFFFFFFFFFE731880FDFFFFFFFFFFFFFFFFFF33E80F3FFFFFFFFFFFC7FFFFB33E00FFFFFFFFFFFF79FFFFFA33E80F7FFFFFD882A60FFFFFE33E80EFFFFFF40FE00";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "03FFFF863E00EFFFFFE00000007FFFFC67F00FFFFFFD00000003FFFFE67C00EFFFFFA00000002FFFFDE7F00C7FFFF800000001FFFFEE3D008FFFFF0000000017FFFEC7C00DFFFF8800000000BFFFEC7E009FFFFD8000000007FFFE07E000FFFE7C000000005FFFFC7E008FFFDFC000000003FFFF0FE001FFF1FC0000000007FFF1F8000FFEBFC000000000FFFF9F8001FFFFFC0000000003FFF5FC001FF5FFC0000000005FFFBF8001FEBFFC0000000001FFFCFC003FBFFFC0000000001FFF9F0001F9FFFE0000000002BFF9F0001CFFFFE00000000001FFDF8001EBFFFE00000000003FF88000380000200000000005FFCF800F7FFFE000000000016FFC1000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000009D7FFFFFFFFFFFFFFC800007898FFFFFFFFFFFFFFFD800007898FFFFFFFFFFFFFFFF8000038987FFFFFFFFFFFFFFF8FFF03CB87FFFFFFFFFFFFFFF87FF838907FFFFFFFFFFFFFFF8FFFC3CB87FFFFFFF8DFFFFFF0FFFC1CB8BFFFFFFF51FFFFFF0FFFC1CB0BFFFFFFFB27FFFFF1FFFC1CB17FFFFFFEFFBFFFFFCFFFC1D983FFFFFFE433FFFFFCFFF819B83FFFFFFFA4BFFFFF87EC039B87FFFFFFFA23FFFFFE780039983FFFFFFF90FFFFFF8000079987FFFFFFF821FFFFFE0000F99C3FF2FFFE807FFFFFC0003F18E1FFDFFFFA0FFFFE7C02FFE18F7FDF9FFEC41FFF9FE07FF038F";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N0
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout  & ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N18
cyclonev_lcell_comb \VGA|green[4]~16 (
// Equation(s):
// \VGA|green[4]~16_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # (\VGA|green[0]~3_combout ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|green[0]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~16 .extended_lut = "off";
defparam \VGA|green[4]~16 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \VGA|green[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FE0003E3FE7D8009FFFFFFFFFFC0197E7FEBFE01FFFFFFFFFFF401FFE7FF8FD81DFFFFFFFFFF00FFFE3FFFBC81FFFFFFFFFFE07E7FD3FF7E9C39FFFFFFFFFF8FFFF07FFFEFE3FFFFFFFFFFF9DEBEB3FEFE0D7FFFFFFFFFFFBDDFD91FDFA057BFFFFFFFFFEFFFFD99F0F841FBFFFFFFFFE76646E838A968EF66D87EFFFFDFEEB7280B6F1D37EEE3FFFFEEFEAF7145FA702572EFFD7FFBEBEBA7971F000CEF8EF85FFFEB3CB2F1E1AE20997DFBADBFFF9798D4B71C35987B28B37BFFEB95CFFC75A80C2BDFA79BBFFFFFFFFF06F38002BFFFFFFFFFFFFFFFC00C3B5001FFFFFFFFFFFFFFFC41C06000DFFFFFFFFFFFFFFFC497818003FFFFFFFFFFFFFFFE419078";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "807FFFFFFFFFFFFFFFC4D22E0C06E09FFFFFFFFFFFFE420F20402004FFFFFFFFFFFFE561ED0004003FFFFFFFFFFFFD141CF00000C7FFFFFFFFFFFFE041FF800404FFFFFFFFFFFFFF047FE0A04025FFFFFFFFFFFFF283FAA2860FFFFFFFFFFFFFFFA8FF96E601F3FFFFFFFFFFFFFC4FFBFF503DFFFFFFFFFFFFFFDC7FEF788F3FFFFFFFFFFFFFF047F1F793F7FFFFFFFFFFFFFF953EFFA19DFFFFFFFFFFFFFFF928BFE1EF9FFFFFFFFFFFFFFFD3F8660FF9FFFFFFFFFFFFFFFC2002003FCFFFFFFFFFFFFFFFE240000FFEFFFFFFFFFFFFFFFF0C027C3FE7FFFFFFFFFFFFFFF4019FA3FE7FFFFFFFFFFFFFFF902FFF7FFFFFFFFFFFFFFFFFFB0BD05BFFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFB14FDB3FFFFFFFFFFFFFFFFFFA07E5F7FDFFFFFFFFFFFFFFFFEA7CF37FFFFFFFFFFFFFFFFFF1FF91A7FBFFFFFFFFFFFFFFFF9578FF7F9FFFFFFFFFFFFFFFC9BE7B9FF1FFFFFFFFFFFFFFF9C7E7F4FC1FFFFFFFFFFFFFFF7EFDBD8F7FFFFFFFFFFFFFFFE7EA4EF8E17FFFFFFFFFFFFFFEFFEDD5E8CFFFFFFFFFFFFFFFFFFBCD063F7FFFFFFFFFFFFFFEFFFD9529D7FFFFFFFFFFFFFFDFFFC910E93FFFFFFFFFFFFFFDFFFFFAEF97FFFFFFFFFFFFFFFFFFD7F01DBFFFFFFFFFFFFFFCFFFC7D3C7FFFFFFFFFFFFFFFFFFFFD0AFBCFFFFFFFFFFFFFFE7FFFAE09FDFFFFFFFFFFFFFFF7FFFEA72FEFFFFFFFFFFFFFFFAFFDFF97FFFFFFFFFFFFFFFFF3FFEF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "2F7FFFFFFFFFFFFFFFFFBFF74F5BFCFFFFFFFFFFFFFFFEFF7FFBFFFFFFFFFFFFFFFFFFD7F25FF7FFFFFFFFFFFFFFFFFF8FC382FFBFFFFFFFFFFFFFFFF9FD9F3FFFFFFFFFFFFFFFFFFFD76737FEFFFFFFFFFFFFFFFFFF93FDFFBFFFFFFFFFFFFFFFFFF9FFCCEDFFFFFFFFFFFFFFFFFFF71FE97FFFFFFFFFFFFFFFFFFFE29F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFD45BFFFFFFFFFFFFFFFFFFFFFB80FFFFFFFFFFFFFFFFFFFFFFA007FFFFFFFFFFFFFFFFFFFFFE003FFFFE7FFFFFFFFFFFFFFFE005FFFE68FFFFFFFFFFFFB7FE0D1FFF14DFFFFFFFFFFFEFE4C0FFFFF801FFFFFFFFFFFCA0620FEFFE8037FFFFFFFFFFDA8071FEFFF802FFFFFFFFFFD030463FE89D003FFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N54
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0])) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N12
cyclonev_lcell_comb \VGA|green[4]~15 (
// Equation(s):
// \VGA|green[4]~15_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout )) # (\VGA|green[0]~1_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~1_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~15 .extended_lut = "off";
defparam \VGA|green[4]~15 .lut_mask = 64'h0C0C0C0C5D5D5D5D;
defparam \VGA|green[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N0
cyclonev_lcell_comb \VGA|green[4]~17 (
// Equation(s):
// \VGA|green[4]~17_combout  = ( \VGA|green[4]~15_combout  & ( \VGA|blue[0]~7_combout  & ( !\VGA|green[0]~0_combout  ) ) ) # ( !\VGA|green[4]~15_combout  & ( \VGA|blue[0]~7_combout  & ( !\VGA|green[0]~0_combout  ) ) ) # ( \VGA|green[4]~15_combout  & ( 
// !\VGA|blue[0]~7_combout  & ( (!\VGA|blue[0]~10_combout  & (((\VGA|blue[0]~11_combout ) # (\VGA|green[4]~16_combout )))) # (\VGA|blue[0]~10_combout  & (!\VGA|green[0]~0_combout )) ) ) ) # ( !\VGA|green[4]~15_combout  & ( !\VGA|blue[0]~7_combout  & ( 
// (!\VGA|blue[0]~10_combout  & (((\VGA|green[4]~16_combout  & !\VGA|blue[0]~11_combout )))) # (\VGA|blue[0]~10_combout  & (!\VGA|green[0]~0_combout )) ) ) )

	.dataa(!\VGA|blue[0]~10_combout ),
	.datab(!\VGA|green[0]~0_combout ),
	.datac(!\VGA|green[4]~16_combout ),
	.datad(!\VGA|blue[0]~11_combout ),
	.datae(!\VGA|green[4]~15_combout ),
	.dataf(!\VGA|blue[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[4]~17 .extended_lut = "off";
defparam \VGA|green[4]~17 .lut_mask = 64'h4E444EEECCCCCCCC;
defparam \VGA|green[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "F9FEFFDC01FF7FF9FFFFFFFFFFBFE701C007F9FF1FFFFFFFFFF3FE401C00FFE7E1FFFFFFFFFFFC1801800F7F7C1FFFFFFFFFF700002800FDFBC3FFFFFFFFFE601001C01FF7D87FFFFFFFFFE402000C01FE8E87FFFFFFFFFE01C009C03F97803FFFFFFFFFF000011606F73E8FFFFFFFFFF3804CF0893452284FFFCFFFFFF503522D4148A69D1DE3F7FFFF5003E338FA8A4C71DF747FFFD5017EBAECFEAE7B7DF2E7FFFFA117739680DA777AEB637FFE5A43BF56683D211AFDF0B9FFF7F7C7840EA7347DEF7FFFFFFFFFFFFC83CD7FBCDFFFFFFFFFFFFFFFD87E44ABF5FFFFFFFFFFFFFFFD8F9F8FBF1FFFFFFFFFFFFFFFD871FEFBF9FFFFFFFFFFFFFFFF877FD7";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "3FDFFFFFFFFFFFFFFFD84DD8F3F8FFBFFFFFFFFFFFFD8DFA0F3FDFF9FFFFFFFFFFFFD8DF28F7F9FFFFFFFFFFFFFFFECBE02F7FBF3BFFFFFFFFFFFFFC3C0277FFF93FFFFFFFFFFFFEC3C0209FBFDBFFFFFFFFFFFFFCF8012CB1FC3FFFFFFFFFFFFE4F8070DAFF01FFFFFFFFFFFFFAB80802A7C4FFFFFFFFFFFFFFA3000F16787FFFFFFFFFFFFFFE7005F6EE1FFFFFFFFFFFFFFFE281FFF015FFFFFFFFFFFFFFFE373FEFF0FFFFFFFFFFFFFFFFE30B73F003FFFFFFFFFFFFFFFF387FFFE00FFFFFFFFFFFFFFFE1CFFFF801FFFFFFFFFFFFFFFFFBFF0F801FFFFFFFFFFFFFFFFE7F3FD401FFFFFFFFFFFFFFFFB3DFFFC00FFFFFFFFFFFFFFFFAFBE03000FFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFAF6E03800FFFFFFFFFFFFFFFFCE60D4801FFFFFFFFFFFFFFFF9D02FE800FFFFFFFFFFFFFFFFC407FC801FFFFFFFFFFFFFFFF400FFD007FFFFFFFFFFFFFFFF0E07FE009FFFFFFFFFFFFFFFA301FFF013FFFFFFFFFFFFFFF4001FFF873FFFFFFFFFFFFFFF80E3FFF67FFFFFFFFFFFFFFFF00C3FCFFEFFFFFFFFFFFFFFFE0003FEFFFFFFFFFFFFFFFFFFD0003FAC8F7FFFFFFFFFFFFFFD0003FCFBD7FFFFFFFFFFFFFFD0001FDB5E3FFFFFFFFFFFFFFD0002FFFBA5FFFFFFFFFFFFFFF0001FFFF81FFFFFFFFFFFFFFE0001FF7F83FFFFFFFFFFFFFFF0000D4FF81FFFFFFFFFFFFFFE8000383801FFFFFFFFFFFFFFF2002004400FFFFFFFFFFFFFFFC0020";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00400FFFFFFFFFFFFFFFE011F91801FFFFFFFFFFFFFFFC10800E002FFFFFFFFFFFFFFFE0067C0401FFFFFFFFFFFFFFFF008033805FFFFFFFFFFFFFFFFD07F8000FFFFFFFFFFFFFFFFFC0007001FFFFFFFFFFFFFFFFFFC001000FFFFFFFFFFFFFFFFFFE861007FFFFFFFFFFFFFFFFFFF1003FFFFFFFFFFFFFFFFFFFFFF5617FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF8E7FFFFFFFFFFFFFFFFFFFFF8B87FFFFFFFFFFFFFFFFFFFFFC7F3FFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFD7FFFFFFFFFFFFFFFDFFBFFFF13FFFFFFFFFFFFCFFDF9DFFFAB3FFFFFFFFFFFE013FF07FFF7FC7FFFFFFFFFFA5F81E01FFF7FC7FFFFFFFFFE217F8E02FFF7FCFFFFFFFFFFCFCFB9E00FBEFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N30
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  & \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N15
cyclonev_lcell_comb \VGA|green[5]~18 (
// Equation(s):
// \VGA|green[5]~18_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # ((\VGA|green[0]~1_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout )) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (\VGA|green[0]~1_combout  & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) )

	.dataa(!\VGA|green[0]~1_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~18 .extended_lut = "off";
defparam \VGA|green[5]~18 .lut_mask = 64'h05050505CDCDCDCD;
defparam \VGA|green[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007D7FFFFFFFFFFFFFFD800007F78FFFFFFFFFFFFFFFE800007F78FFFFFFFFFFFFFFFE800003F78FFFFFFFFFFFFFFFF800003F78FFFFFFFFFFFFFFFE800003F70FFFFFFFFFFFFFFFF000003F78FFFFFFFFD7FFFFFF800001F78FFFFFFFFCBFFFFFF000001F70FFFFFFFF727FFFFFC00001F703FFFFFFF7FFFFFFF800001E783FFFFFFEC3FFFFFFC00001E783FFFFFFFA4BFFFFF800003E787FFFFFFEA25FFFFFA00003E787FFFFFFE90FFFFFFE00007E783FFFFFFE823FFFFFC0000FE7C7FFD7FFF805FFFFFE0003FE7E7FE07FFFA0DFFFFFE02FFFE7F5FE01FFEC43FFFE1E07FFFC7F";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "DFE01FFE887FFFC0DFFFFFC7FFFC00FFF743FFF00DFFFFFC7FFF801FFF4F3FFF005FFFFF83FDF800FFF5F7FFE00DFFFF803FDFC00FFF9CFFFE005FF40001FDFC00FFFFFFFFE005FE00003FDFC00FFFFFFFFE007FC00003FEF801FFFFFFFFE007F000001FFF801FFFFFFFFE00FE0000003FFE01FFFFFFFFF005E00000080FC03FFFFFFFFF80DC03E00000FF03FFFFFFFFFC0D80FFC0000FF8FFFFFFFFFFE1D80FFE00007FDFFFFFDFFFFF7901FFF00007FFFFFFFC7FFFFFB81FFF0000FFFFFFFFFBFFFFFB01FFF00007FFFFFFF97FFFFFF01FFF00007FFFFFFFD7FFFFFF01FFF00007FFFFFFFFFFFFFFB01FFF00007FFFFFFFFFFFFFFB01FFE00003FFF8FFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "BFFFB01FFE00007FFFB7FFFFF3FFF601FFF00007FFFFBFFFFF7FFFF01FFE00173FFFFFFFFFFFFFFE01FFC007FBFFEFFFFFFEFBFF601FFE00FFBFFEFFFFFFFFFFF601FFC00FF9FFEE3FFFFFE7FE601FFC01FFDFFECFFFFFFCFFEC00FFC03FFFFFEF3FFFFFD7FFC00FFC03FFDFFFF7FFFFED7FEC00FF803FFDFFFF7FFFFFF3FE000FF803FFEFFFDBFFFFF7FFC800FF807FFFFFFFFFFFFF3FFE000FF007FFEFFFDFFFFFF9FFE0007F007FFEFFFFFFFFFFFFFC0007C007F1F7FFFFFFFFFFFFC00000007E0F7FFFFFFFFFFFF800000007C077FFFFFFFFFFFFC00000007C077FFFFFFFFFFFF8000000078067FFFFFFFFFFFFC00000007801FFFFFFFFFFFFF000000007";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "807FFFFFFFFFFFFF00000000780BFFFFFFFFFFFFF400000007807FFFFFFFFFFFFF800000007017FFFFFFFFFFFFCA0000000701FFFFFFFFFFFFFFE0000000781FFFFFFFFFFFFFBF0000000787FFFFFFFFFFFFFFF00050007C3FFFFFFFFFFFFFFF800FFC07EBFFFFFFFFFFFFFFF001FFC07F7FFFFFFFFFFFFFFFC03FFC03F7FFFFFFFFFFFFFFF807FFC03EFFFFFFFFFFFFFFFFE07FFC01FFFFFFFFFFFFFFFFFE0F808001FFFFFFFFFFFFFFFFF0F800001FFFFFFFFFFFFFFFFF0F800001FFFFFFFFFFFFFFFFF0F008007FFFFFFFFFFFFFFFFF0F008003FFFFFFFFFFFEFFFFF0F00800FFFFFFF7FFFAFFFFFF9F00000BFFFFFFD833E0FFFFFDF000007FFFFF80FE00";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "03FFFFDE000017FFFFF00000007FFFFDE01000FFFFFF00000003FFFFFE010037FFFFA00000003FFFFEE00003FFFFFC00000000FFFFEE00003FFFFE0000000017FFFFC00006FFFFC000000000FFFFE402007FFFF40000000003FFFF002006FFFE80000000005FFFFC0000EFFFF00000000002FFFFC0000EFFF800000000000FFFF00000FFFE8000000000007FFF40000FFFF0000000000007FFFA0400FFF80000000000005FFFC0400FFE80000000000002FFFA0000FFD000000000000017FFF0000DF400000000000001FFFE0000DF800000000000001BFFF0800DE400000000000001DFFB8800FBFFFFC0000000001EFFB70002FFFFFE0000000000F7FBE000";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N48
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout )) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h00552727AAFF2727;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N27
cyclonev_lcell_comb \VGA|green[5]~19 (
// Equation(s):
// \VGA|green[5]~19_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & \VGA|green[0]~3_combout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & \VGA|green[0]~3_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\VGA|green[0]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~19 .extended_lut = "off";
defparam \VGA|green[5]~19 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|green[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N15
cyclonev_lcell_comb \VGA|green[5]~20 (
// Equation(s):
// \VGA|green[5]~20_combout  = ( \VGA|green[5]~18_combout  & ( \VGA|green[5]~19_combout  & ( (!\VGA|green[0]~0_combout ) # ((!\VGA|blue[0]~10_combout  & !\VGA|blue[0]~7_combout )) ) ) ) # ( !\VGA|green[5]~18_combout  & ( \VGA|green[5]~19_combout  & ( 
// (!\VGA|blue[0]~10_combout  & ((!\VGA|blue[0]~7_combout  & (!\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~7_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~10_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( \VGA|green[5]~18_combout  & ( 
// !\VGA|green[5]~19_combout  & ( (!\VGA|blue[0]~10_combout  & ((!\VGA|blue[0]~7_combout  & (\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~7_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~10_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( 
// !\VGA|green[5]~18_combout  & ( !\VGA|green[5]~19_combout  & ( (!\VGA|green[0]~0_combout  & ((\VGA|blue[0]~7_combout ) # (\VGA|blue[0]~10_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~10_combout ),
	.datab(!\VGA|blue[0]~11_combout ),
	.datac(!\VGA|green[0]~0_combout ),
	.datad(!\VGA|blue[0]~7_combout ),
	.datae(!\VGA|green[5]~18_combout ),
	.dataf(!\VGA|green[5]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[5]~20 .extended_lut = "off";
defparam \VGA|green[5]~20 .lut_mask = 64'h50F072F0D8F0FAF0;
defparam \VGA|green[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFE7FFFFFFFFFFFFFFFC003FFFF84FFFFFFFFFFFFFFFC063FFFC00FFFFFFFFFFFF00FC0F9FFF0007FFFFFFFFFFC00001FDFFF000FFFFFFFFFFF000001FDFFE001FFFFFFFFFFE000001FE07E001FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FC000003FE00C007FFFFFFFFFF8000FC3FF00000FFFFFFFFFFF8003FC3FF00001FFFFFFFFFFF03E7FC7FF00003FFFFFFFFFFF0FFFFC7FF00003FFFFFFFFFFF1FEFFC3FE00007BFFFFFFFFFF3FDFFE3FE01707BFFFFFFFFFF7E3FFB3FC07FEFFFFFFFFFFFF7FFFFF1F90FFF77FFFFFFFFFF7FB3360603BFD7FFFFFFFFFD5AE14FD3D72BED6CFF9967FFDDAE5AFCAD64CFE3FBF966FFFDFAE5CF4397BCF693FF92F3FFDDCF49ECB13ACFEBF3D97FFFFD77B7FE0E939EF9FAFDD19FFFFFF83FFBF15FFB97FFFFFFFFFFFFFFFFFF10FFFF7FFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFF70017FFFFFFFFFFFFFFFFFFDFE002F";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFBFFFFFFFFFFFFFFFFFE007FFFD007FFFFFFFFFFFFFFC05FFFFC001FFFFFFFFFFFFFF80D7FFFC001FFFFFFFFFFFFFF81FDFFFC003FFFFFFFFFFFFFF83FDFFF8007FFFFFFFFFFFFEF03FDF7F8003FFFFFFFFFFFFEF87FFDF7803DFFFFFFFFFFFFFF87F8F3D00FFFFFFFFFFFFFFFF87F7FDF03BFFFFFFFFFFFFFF78FFF0EF07FFFFFFFFFFFFFFFFCFF9FD61EFFFFFFFFFFFFFFFBC7EFF0E6BFFFFFFFFFFFFFFFFE0EFF00F3FFFFFFFFFFFFFFFDC14FC0DFDFFFFFFFFFFFFFFFFDB80001FFFFFFFFFFFFFFFFFFFB00007FEFFFFFFFFFFFFFFFF7601083FEFFFFFFFFFFFFFFFFB807FEBFEFFFFFFFFFFFFFFFFEC1FFFBFEFFFFFFFFFFFFFFFFD07FFFFFEFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFD8F1FC7FEFFFFFFFFFFFFFFFFB09F237FEFFFFFFFFFFFFFFFFA2FDF97FDFFFFFFFFFFFFFFFFA3FBFD7FDFFFFFFFFFFFFFFFFBEF7FFFF9FFFFFFFFFFFFFFFE31FFFEFF7FFFFFFFFFFFFFFFDCFEFFEFEFFFFFFFFFFFFFFFFBFFEFFE797FFFFFFFFFFFFFFF7F1DFFE9FFFFFFFFFFFFFFFFEFF3DFFEFEFFFFFFFFFFFFFFFEFFFDFFEFFFFFFFFFFFFFFFFFEFFFDFCFDFFFFFFFFFFFFFFFFEFFFDFBD9E7FFFFFFFFFFFFFFEFFFDFFD9DBFFFFFFFFFFFFFFEFFFDFFBFDBFFFFFFFFFFFFFFEFFFEFF7FBDFFFFFFFFFFFFFFEFFFE7EFF7DFFFFFFFFFFFFFFEFFFF38FE7EFFFFFFFFFFFFFFF7FFFC77DFEFFFFFFFFFFFFFFF7FFDFF83FEFFFFFFFFFFFFFFFBFFDF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFBFEFFFFFFFFFFFFFFF9FEE06E7FEFFFFFFFFFFFFFFFDCF7FF1FFDFFFFFFFFFFFFFFFEFF983FBFDFFFFFFFFFFFFFFFF7F7FCC7FBFFFFFFFFFFFFFFFF8F807FFF3FFFFFFFFFFFFFFFFEFFF8FFE7FFFFFFFFFFFFFFFFF37FEFFDFFFFFFFFFFFFFFFFFFC79EFF3FFFFFFFFFFFFFFFFFFF8FFC0FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N33
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N3
cyclonev_lcell_comb \VGA|green[6]~21 (
// Equation(s):
// \VGA|green[6]~21_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout )) # (\VGA|green[0]~1_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\VGA|green[0]~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~21 .extended_lut = "off";
defparam \VGA|green[6]~21 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \VGA|green[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FD0000000000000001800007FF88000000000000001800007FF88000000000000001800003FF88000000000000001800003FF88000000000000000800003FF08000000000000000800003FF8800000001C000000800001FF8800000003D000000000001FF080000000F3000000400001FF000000000FF000000400001FF800000000C3C00000400001FF800000001A4C00000000003FF840000001A2400000200003FF84000000190E00000200007FF8400000018220000020000FFFC400700018060000020003FFFE400FC001A0E00000202FFFFFF401FC000C420003C207FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "C03FE0008860007E1FFFFFFFFE03FE000F440007F1FFFFFFFFE03FF000CFC000FF1FFFFFFFFE03FF0003E8000FF9FFFFFFFFE07FF000220000FF9FFFFFFFFE07FF000000000FF9FFFFFFFFE07FF000000000FFBFFFFFFFFE03FF000000000FFBFFFFFFFFF03FF000000000FFBFFFFFFFFF03FE000000000FF3FFFFFFFFF01FE000000000FF3FFC1FFFFF01FC0000000007E3FF003FFFF00F80000000003C3FF001FFFF0000000000000003FE000FFFF0000000008000003FE000FFFF8000000000000003FE000FFFF8000000040000007FE000FFFF8000000010000007FE000FFFF8000000000000007FE000FFFF8000000000000007FE001FFFF80003000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "10007FE001FFFFC000080000008007FE000FFFFC00080000008000FFE001FFFFC00004000000400FFE003FFFFC00000000000400FFE001FFFFC00000000010000FFE003FFFFC00008000010800FFE003FFFFC00010000011000FFF003FFFFE0001C000013801FFF003FFFFE0001C000003C01FFF007FFFFE0001C000001801FFF007FFFFE000A800000A801FFF007FFFFF00008000000803FFF00FFFFFF00030000003003FFF80FFFFFF00000000000003FFF83FFFF1F00000000000003FFFFFFFFE0F80000000000003FFFFFFFFC0780000000000007FFFFFFFFC07C0000000000007FFFFFFFF80740000000000003FFFFFFFF80320000000000007FFFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "8062000000000000FFFFFFFFF80C1000000000000BFFFFFFFF80800000000000017FFFFFFFF01000000000000001FFFFFFFF01000000000000023FFFFFFFF82000000000000000FFFFFFFF86000000000000001FFFFFFFFC40000000000000007FFFFFFFE80000000000000007FFFFFFFF80000000000000003FFFFFFFF00000000000000003FFFFFFFF00000000000000001FFFFFFFF00000000000000003FF80FFFE00000000000000000FF807FFE00000000000000001FF807FFC00000000000000000FF00FFF800000000000000000FF00FFFC000000000000000007F00FFF4000001000030800007F00FFF0000002383C1F000007F00FFF0000007F01FF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "F800003E00FFE800000FFFFFFF800003E01FFE800000FFFFFFFE00003E01FFC000001FFFFFFFC00001E01FFC00000BFFFFFFFF00001E01FFC00001FFFFFFFFE00001C01FF900003FFFFFFFFF00000C03FF900003FFFFFFFFFC0000803FF800007FFFFFFFFF80000403FF00002FFFFFFFFFFC0000C03FF00007FFFFFFFFFFF0000403FF00007FFFFFFFFFFF8000003FF0002FFFFFFFFFFFFC000207FF0007FFFFFFFFFFFF8000207FF0007FFFFFFFFFFFFC000407FF002FFFFFFFFFFFFFE000507FF203FFFFFFFFFFFFFF000507FF217FFFFFFFFFFFFFFC0040FFF25FFFFFFFFFFFFFFFE0008FFF17FFFFFFFFFFFFFFFF000FFFF1FFFFFFFFFFFFFFFFF8007FFF";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N9
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout  & !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ))) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout )))) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h3500350F35F035FF;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N48
cyclonev_lcell_comb \VGA|green[6]~22 (
// Equation(s):
// \VGA|green[6]~22_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|green[0]~3_combout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & \VGA|green[0]~3_combout ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datad(!\VGA|green[0]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~22 .extended_lut = "off";
defparam \VGA|green[6]~22 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|green[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N45
cyclonev_lcell_comb \VGA|green[6]~23 (
// Equation(s):
// \VGA|green[6]~23_combout  = ( \VGA|green[6]~21_combout  & ( \VGA|green[6]~22_combout  & ( (!\VGA|green[0]~0_combout ) # ((!\VGA|blue[0]~7_combout  & !\VGA|blue[0]~10_combout )) ) ) ) # ( !\VGA|green[6]~21_combout  & ( \VGA|green[6]~22_combout  & ( 
// (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (!\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( \VGA|green[6]~21_combout  & ( 
// !\VGA|green[6]~22_combout  & ( (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( 
// !\VGA|green[6]~21_combout  & ( !\VGA|green[6]~22_combout  & ( (!\VGA|green[0]~0_combout  & ((\VGA|blue[0]~10_combout ) # (\VGA|blue[0]~7_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~7_combout ),
	.datab(!\VGA|blue[0]~11_combout ),
	.datac(!\VGA|green[0]~0_combout ),
	.datad(!\VGA|blue[0]~10_combout ),
	.datae(!\VGA|green[6]~21_combout ),
	.dataf(!\VGA|green[6]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[6]~23 .extended_lut = "off";
defparam \VGA|green[6]~23 .lut_mask = 64'h50F072F0D8F0FAF0;
defparam \VGA|green[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFEB77CB60828B5F2FB6DF6EFFFDD77DD60B29BFF7FBEDF7F7FFDD77C3608687FF1FFADF5DFFFDD76DF603EDFFF7FBEDF7DBFFEB84C30016C61F6FD623EFBFFFFFFFFE07EFFFFFFFFFFFFFFFFFFFFFE07EFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFF83FFE03FFFFFFFFFFFFFFFFFFC3FF001FFFFFFFFFFFFFFFFFFC1FC000FFFFFFFFFFFFFFFFFFE3F80007FFFFFFFFFFFFFFFFFE3F00007FFFFFFFFFFFFFFFFFF3E00003FFFFFFFFFFFFFFFFFFBC00F07FFFFFFFFFFFFFFFFFFFC0FFF7FFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFEFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N45
cyclonev_lcell_comb \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )) ) ) ) # ( 
// !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )) ) ) )

	.dataa(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datad(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_a7cfe43d.hdl.mif";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_g|altsyncram:memory_array_rtl_0|altsyncram_59d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N27
cyclonev_lcell_comb \VGA|green[7]~24 (
// Equation(s):
// \VGA|green[7]~24_combout  = ( \VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( ((!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout )) # (\VGA|green[0]~1_combout ) ) ) # ( !\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// (!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|green[0]~1_combout ),
	.datab(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~24 .extended_lut = "off";
defparam \VGA|green[7]~24 .lut_mask = 64'h0C0C0C0C5D5D5D5D;
defparam \VGA|green[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFE7FFFF80077FFFFFFFFFFFFFFE7FFFF80077FFFFFFFFFFFFFFE7FFFFC0077FFFFFFFFFFFFFFE7FFFFC0077FFFFFFFFFFFFFFF7FFFFC00F7FFFFFFFFFFFFFFF7FFFFC0077FFFFFFFE3FFFFFF7FFFFE0077FFFFFFF80FFFFFFFFFFFE00F7FFFFFFF0CFFFFFFBFFFFE00FFFFFFFFF007FFFFFBFFFFE007FFFFFFFF3C3FFFFFBFFFFE007FFFFFFFE5B3FFFFFFFFFFC007BFFFFFFE5DBFFFFFDFFFFC007BFFFFFFE6F1FFFFFDFFFF8007BFFFFFFE7DDFFFFFDFFFF0003BFF8FFFE7F9FFFFFDFFFC0001BFF03FFE5F1FFFFFDFD000000BFE03FFF3BDFFFC3DF8000000";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "3FC01FFF779FFF81E000000001FC01FFF0BBFFF80E000000001FC00FFF303FFF00E000000001FC00FFF807FFF006000000001F800FFFC1FFFF006000000001F800FFFFFFFFF006000000001F800FFFFFFFFF004000000001FC00FFFFFFFFF004000000000FC00FFFFFFFFF004000000000FC01FFFFFFFFF00C000000000FE01FFFFFFFFF00C000000000FE03FFFFFFFFF81C000000000FF07FFFFFFFFFC3C000000000FFFFFFFFFFFFFFFC000000000FFFFFFFF87FFFFFC0000000007FFFFFFF87FFFFFC0000000007FFFFFFF87FFFFF80000000007FFFFFFFEFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFCFFFFFF";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "CFFF80000000003FFF87FFFFF87FF80000000003FFF07FFFFF07FF00000000003FFF03FFFFF03FF00000000003FFF03FFFFF03FF00000000003FFF03FFFFE03FF00000000003FFF13FFFFE13FF00000000003FFF3BFFFFE3BFF00000000001FFF3BFFFFE3BFE00000000001FFF3BFFFFF3BFE00000000001FFF3BFFFFF3FFE00000000001FFF17FFFFF17FE00000000000FFF87FFFFF87FC00000000000FFFCFFFFFFCFFC00000000000FFFFFFFFFFFFFC000000000E0FFFFFFFFFFFFFC000000001F07FFFFFFFFFFFFC000000003F87FFFFFFFFFFFF8000000003F83FFFFFFFFFFFF8000000007F8BFFFFFFFFFFFF8000000007FCDFFFFFFFFFFFF800000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "7F9DFFFFFFFFFFFF0000000007F3EFFFFFFFFFFFF0000000007F7FFFFFFFFFFFFE800000000FEFFFFFFFFFFFFFFC00000000FEFFFFFFFFFFFFFDC000000007DFFFFFFFFFFFFFFE0000000079FFFFFFFFFFFFFFE000000003BFFFFFFFFFFFFFFF0000000017FFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFC007F0001FFFFFFFFFFFFFFFFE007F8001FFFFFFFFFFFFFFFFE007F8003FFFFFFFFFFFFFFFFF00FF0003FFFFFFFFFFFFFFFFF00FF0003FFFFFFFFFFFFFFFFF80FF0003FFFFFEFFFFC07FFFF80FF0007FFFFFC07C0007FFFF80FF0007FFFFF800000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "07FFFFC1FF0007FFFFF00000003FFFFC1FE0007FFFFE00000001FFFFC1FE000FFFFFC00000001FFFFE1FE000FFFFF000000000FFFFE1FE000FFFFE000000000FFFFE3FE000FFFFC0000000007FFFF3FC000FFFF80000000003FFFF7FC001FFFF00000000003FFFF3FC001FFFC00000000001FFFF3FC001FFF800000000000FFFFBFC001FFF0000000000007FFFBFC001FFC0000000000003FFF9F8001FF80000000000003FFF9F8001FF00000000000001FFF9F8001FC00000000000000FFF8F8001F8000000000000007FF8F8001E0000000000000003FF8F000180000000000000001FFC7000000000000000000000FFC00000000000000000000007FC0000";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_e7aaa507.hdl.mif";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:pika_g|altsyncram:memory_array_rtl_0|altsyncram_f7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N39
cyclonev_lcell_comb \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ) ) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )) ) ) ) # ( \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & \VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )) ) ) )

	.dataa(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0F3300550F33FF55;
defparam \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N24
cyclonev_lcell_comb \VGA|green[7]~25 (
// Equation(s):
// \VGA|green[7]~25_combout  = ( \VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & \VGA|green[0]~3_combout )) ) ) # ( !\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & \VGA|green[0]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA|pika_g|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(!\VGA|pika_g|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|green[0]~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|pika_g|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~25 .extended_lut = "off";
defparam \VGA|green[7]~25 .lut_mask = 64'h00330033F0F3F0F3;
defparam \VGA|green[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N42
cyclonev_lcell_comb \VGA|green[7]~26 (
// Equation(s):
// \VGA|green[7]~26_combout  = ( \VGA|green[7]~24_combout  & ( \VGA|green[7]~25_combout  & ( (!\VGA|green[0]~0_combout ) # ((!\VGA|blue[0]~7_combout  & !\VGA|blue[0]~10_combout )) ) ) ) # ( !\VGA|green[7]~24_combout  & ( \VGA|green[7]~25_combout  & ( 
// (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (!\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( \VGA|green[7]~24_combout  & ( 
// !\VGA|green[7]~25_combout  & ( (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( 
// !\VGA|green[7]~24_combout  & ( !\VGA|green[7]~25_combout  & ( (!\VGA|green[0]~0_combout  & ((\VGA|blue[0]~10_combout ) # (\VGA|blue[0]~7_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~7_combout ),
	.datab(!\VGA|blue[0]~11_combout ),
	.datac(!\VGA|blue[0]~10_combout ),
	.datad(!\VGA|green[0]~0_combout ),
	.datae(!\VGA|green[7]~24_combout ),
	.dataf(!\VGA|green[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|green[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|green[7]~26 .extended_lut = "off";
defparam \VGA|green[7]~26 .lut_mask = 64'h5F007F20DF80FFA0;
defparam \VGA|green[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N24
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout  = \VGA|address [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|address [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y58_N26
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FDEEC0788BBE41733FFFFFF7FF444B1F0648C7201FFFFFFF7FAFC6618C325ED9B3B7EFFFF7F4848E62F05C9B2C1FFFFFFE7FA6630F8C40BC504BFFFFBFF7F9D809D1F3D9B2B8BDBFFFFF7FD39CC93815E87FCBCFE7CBE7C51768280EEA9A2F96BFBFFF709ACAB4C03C8001BF8E83FFD7C88819E7E07B98B2D21EA89B7BDB03F451FF058F61F8207BF7BB570B0DFB649550C7FA331FF935935F4E3EEF78231BE737F7C8B0ADDCC05104A015CCCD9B7AA1C9F409DB8E5543A01F49F79AFDCA39DCCBC13110EE4C5E7FEE76D4C84DB4A1DEFFFFEFF7FFFEDF6180244599DBFFFBFF7FFFFFE46FE3C269B995FFFFF7FF1FEFB08E6309A2D7CFFFFF7FFFFFC882ADB3";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "188176FFFFF7FF66FFD8E7CA9F8513AFFFFF7FFFFFF5CEB032288FEFDFFFF7FFFFFCA1DA9FC77E4F4BFFFF7FFFFEFC04E956492CD0BFFFF7FFFFFEE53426ED5FD485FFFF7FFFFFFA2D447FD116D07FFFF7FFFFFFF459DD396D029FFFFF7FFFFFFC0364A3AE89D1FFFFF7FFFFFF60491C18DD62EFFFFF7FFFFFFCCCA5C4907745FFFFF7FFFFFFA2BB6668916EFFFFFF7FFFFFF87460118CB52BFFFFF7FFFFFFF13622E1D591FBFFFF7FFFFFFBAA0733E3E51BFFFFF7FFFFFF76451CCB6F37BFFFFF7FFFFFFDE3D2B101BDFFFFFFF7FFFFFFDA9FEC5DBC67FFFFFF7FFFFFFFE9B7DF267EDFFFFFF7FFFFFFFFA916C219DBFFFFFF7FFFFFFFF4B45975CC7BFFFFF7";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFEFC38E459EE9BFFFFF7FFFFFFF7779270B717FFFFFF7FFFFFFFF4C3F45FCB3FFFFFF7FFFFFFFEC7A85AB6AFFFFFFF7FFFFFFF5E17EC74E37FFFFFF7FFFFFFF9DC5D738C7BFFFFFF7FFFFFF7A7EF178085FFFFFFF7FFFFFFF92CDDA60F9FFFFFFF7FFFFFF7DE29EE3091FFFFFFF7FFFFFFC2FCCB29C3DFFFFFFF7FFFFFF97F0AF4E02BFFFFFFF7FFFFFF9F5F0A68011FFFFFFF7FFFFFF8FFFED775EBFFFFFFF7FFFFFFE7DFE983CF2EFFFFFF7FFFFFFA3FBD075C6E7FFFFFF7FFFFFF8DF7B778A193FFFFFF7FFFFFFCFFF890787F8FFFFFF7FFFFFEE0C9FA0F6571FFFFFF7FFFFFE9D7DE246FD87FFFFFF7FFFFFED76BEF050FB8FFFFFF7FFFFFE9E99B7";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0312EEFFFFFF7FFFFFFFDBE9F361BC7FFFFFF7FFFFFFF36EFB9C5D0FFFFFFF7FFFFFF7BAF95987757FFFFFF7FFFFFFFEAF89E77F4FFFFFFF7FFFFFFE3D67CA498DFFFFFFF7FFFFFFFFAF1ACCFF93FFFFFF7FFFFFFFF9BD0F74CE7FFFFFF7FFFFFFFFEE66D5D17EFFFFFF7FFFFFFFFF4169277DFFFFFFF7FFFFFFFFFD20C21DF7FFFFFF7FFFFFFFFFFEF6097EFFFFFFF7FFFFFFFFFFE226B7FFFFFFFF7FFFFFFFFFFBDFDFFFFFFFFFF7FFFFFFFFFFE7FBFFFFFFFFFF7FFFFFFFFFFDBFFFFFFFFFFFF7FFFFFFFFFF7EDBFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y76_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEF6B1FFFFBFFFFFFFF7FFFFFFFD3F6FFFF7FFFFFFFF7FFFFFFFB941FFFFFFFFFFFFF7FFFFFFFDAEBFFFFAFFFFFFFF7FFFFFFB8443FFFFFFDFFFFFF7FFFFFF79E0FFFFFFEFFFFFFF7FFFFFF2F38D7FFC06BFFFFFF7FFFFFFFBD3C6FF2173FFFFFF7FFBB9CE63CF7F1FDF5FFFFFF7FF7CD907A005FEE55FFFFFFF7FFFB1816A6EB9B6379FFFFFF7FFA024115E5A98A397FFFFFF7FF954949C48770BF67FFFFFF7FFB4BD3D0C6BD9BD4FFFFFFF7F";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N42
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = \VGA|address [13]

	.dataa(!\VGA|address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y58_N44
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X33_Y58_N53
dffeas \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y60_N36
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h550F550F330033FF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N3
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  = ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h00000000F0F00000;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N39
cyclonev_lcell_comb \VGA|blue[0]~12 (
// Equation(s):
// \VGA|blue[0]~12_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  & ( ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout  
// & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~12 .extended_lut = "off";
defparam \VGA|blue[0]~12 .lut_mask = 64'h222222222F2F2F2F;
defparam \VGA|blue[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y58_N53
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000379000000008000002FC00B1FEFA000000000000000DD0407A7CC00000000000000D63059FDA2100000000000000357FF82359A00000009E000002CC084989C20000000460000047BF2AA29E800000084EC000035BF75E265A0000000F4200005BFE797A020006600883100006C7FF36989800000076B600001F7F5F531B50042009C1000003C1F25885D6008100500E0000091D6ED98630100811088000402B90CE7264000400A0530005C3429021D8448890010AC0002C69A05B16A6929A006D4F00074BB8D91B128256200420D00C90CCCD5BE2F347E80003240001EDA4F2D652";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y53_N13
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/TicTacToe.ram0_sram_f63ae35d.hdl.mif";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "video_controller:VGA|sram:pika_b|altsyncram:memory_array_rtl_0|altsyncram_l7d1:auto_generated|ALTSYNCRAM";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40320;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "201BE015186004C535687B9E7B2233463C6A0A85FA931EB87EB11A9A00E82C02D79B196F322D050C013F590030234DE3E07D23C4801434C050A01F7E0CE4D3848EE0038C0A08290D42708D5C7A380624000990DE41CC95C2C4CC41998500358804C0ACC3996E21010250099732804F86716D612000000010765A67E0D910E88C08000A0A53BF37510210C29608007A0002446183931DA0890100003014F36155F7531C80780000C106CA0B26AA25046150500D90060A181F5E2AC301C9021800B1840123BD60A8B0A408000012544088042B027495AA40C80038A90148D5B06F048F446100006080205071CEC18E6099A9003039420DC25BE0077A0443800008";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "D0E5D53BE1A070D6001F00300620EEC274695B14001F800007DA846D426750F24001B09000372018A0ACCC35800087E600039F006E85EE7D1AA001F9400014E0599AAFC321F20807E0000094C4A86C8494030000FE000073A610DE5DA1E939800EE0000772442556DF0BA260027E0000FF20CFC4DB6016914007A0000BE537DE0E16779F0800F400001D2CF2CBE5B8DA820008500001F82508705E447D24A616000013D8657829188302A145F000000C0EFCF6CCCD50F6200000000002554B1A8A1D6A8207800000040560D1CE2856EC020000000082DC0C20B41689E000000000002D2C90058306434000000000053E80E86DAFC910000000000005AB319356";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "CA86800000000001518E04885CCE3000000000000A3B931FB55841000000000003C193FEB1AED4E0000000000094FE3A7F72030200000000000EB5B3C143D6D42000000000017B4E55FDFF782000000000000795C9124B1EC0000000000002005CD545B0820000000000000224DA622BD90000000000000001896D08F68C000000000080002408C44BB1A00000000000000CCB5D5BB6C100000000000000AD4D7FAF44800000100000600074E7A4F232000000000004000302286F5A00000000000A0000A86A61F1C00000A00000F000812C9E9F3400000244818E43000D2B24FC00000017004C9C900040DA3F7C040424A1CA4D28200A7BB3F3C2000C752C39";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "1F0000FC383F0000097ECFE3FF510002AF6BFFA50045C3F8DF6D80001E39BBE0102193734CFF500004B7A3F660007DCFEFC1FCF0002FBBAF3100CAABFFFFFFF400B383B3F4600062FFFFFFA84000AA7BBF1AF1A83FFFFFFFBE00B12F2BFB022DD27FAAFFFD2000083ABFD8111D4BFFFFFFF5840A63BBFF8046A3FFFFFFF5740212473F793C066FFFFFFF732009D5CFF70314767FEBFFFAE4008F36FF20784477FFFFFFF6E0049CDFFE05D6C0FFFFFFFFFA4217DDFFB07B68DFFFFFFFF78C10C9AFFE238507FFFFFFFFF7384B53FF46CF00BFFFFFFFFF42C7DF1FFCA4520EFFFFFFFFFD940E3FFFD9E036F1FFFFFFFD769124DFF4F4BC2E1FFFFFFF94F30325FF";
// synopsys translate_on

// Location: MLABCELL_X25_Y53_N12
cyclonev_lcell_comb \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) ) # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ))) # 
// (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout )) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ) ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h030311DDCFCF11DD;
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y57_N56
dffeas \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y57_N54
cyclonev_lcell_comb \VGA|blue[0]~13 (
// Equation(s):
// \VGA|blue[0]~13_combout  = ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) ) ) 
// # ( \VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( (!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ) ) ) ) # ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ( !\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|pika_b|memory_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datac(!\VGA|pika_b|memory_array_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\VGA|pika_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~13 .extended_lut = "off";
defparam \VGA|blue[0]~13 .lut_mask = 64'h0F0F22220F0F0000;
defparam \VGA|blue[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N6
cyclonev_lcell_comb \VGA|blue[0]~14 (
// Equation(s):
// \VGA|blue[0]~14_combout  = ( \VGA|blue[0]~12_combout  & ( \VGA|blue[0]~13_combout  & ( (!\VGA|green[0]~0_combout ) # ((!\VGA|blue[0]~7_combout  & !\VGA|blue[0]~10_combout )) ) ) ) # ( !\VGA|blue[0]~12_combout  & ( \VGA|blue[0]~13_combout  & ( 
// (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (!\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( \VGA|blue[0]~12_combout  & ( 
// !\VGA|blue[0]~13_combout  & ( (!\VGA|blue[0]~7_combout  & ((!\VGA|blue[0]~10_combout  & (\VGA|blue[0]~11_combout )) # (\VGA|blue[0]~10_combout  & ((!\VGA|green[0]~0_combout ))))) # (\VGA|blue[0]~7_combout  & (((!\VGA|green[0]~0_combout )))) ) ) ) # ( 
// !\VGA|blue[0]~12_combout  & ( !\VGA|blue[0]~13_combout  & ( (!\VGA|green[0]~0_combout  & ((\VGA|blue[0]~10_combout ) # (\VGA|blue[0]~7_combout ))) ) ) )

	.dataa(!\VGA|blue[0]~7_combout ),
	.datab(!\VGA|blue[0]~11_combout ),
	.datac(!\VGA|blue[0]~10_combout ),
	.datad(!\VGA|green[0]~0_combout ),
	.datae(!\VGA|blue[0]~12_combout ),
	.dataf(!\VGA|blue[0]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[0]~14 .extended_lut = "off";
defparam \VGA|blue[0]~14 .lut_mask = 64'h5F007F20DF80FFA0;
defparam \VGA|blue[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N27
cyclonev_lcell_comb \VGA|blue[2]~17 (
// Equation(s):
// \VGA|blue[2]~17_combout  = ( \VGA|always0~29_combout  & ( (\VGA|always0~3_combout  & (\VGA|always0~16_combout  & (\VGA|always0~32_combout  & !\VGA|LessThan8~0_combout ))) ) )

	.dataa(!\VGA|always0~3_combout ),
	.datab(!\VGA|always0~16_combout ),
	.datac(!\VGA|always0~32_combout ),
	.datad(!\VGA|LessThan8~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~17 .extended_lut = "off";
defparam \VGA|blue[2]~17 .lut_mask = 64'h0000000001000100;
defparam \VGA|blue[2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y61_N57
cyclonev_lcell_comb \VGA|blue[2]~15 (
// Equation(s):
// \VGA|blue[2]~15_combout  = ( \VGA|always0~22_combout  & ( \VGA|always0~26_combout  & ( (!\VGA|always0~10_combout  & (!\VGA|always0~4_combout  & (!\VGA|always0~20_combout  & \VGA|LessThan9~0_combout ))) ) ) ) # ( \VGA|always0~22_combout  & ( 
// !\VGA|always0~26_combout  & ( (((!\VGA|always0~20_combout ) # (!\VGA|LessThan9~0_combout )) # (\VGA|always0~4_combout )) # (\VGA|always0~10_combout ) ) ) ) # ( !\VGA|always0~22_combout  & ( !\VGA|always0~26_combout  & ( ((!\VGA|LessThan9~0_combout ) # 
// (\VGA|always0~4_combout )) # (\VGA|always0~10_combout ) ) ) )

	.dataa(!\VGA|always0~10_combout ),
	.datab(!\VGA|always0~4_combout ),
	.datac(!\VGA|always0~20_combout ),
	.datad(!\VGA|LessThan9~0_combout ),
	.datae(!\VGA|always0~22_combout ),
	.dataf(!\VGA|always0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~15 .extended_lut = "off";
defparam \VGA|blue[2]~15 .lut_mask = 64'hFF77FFF700000080;
defparam \VGA|blue[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N27
cyclonev_lcell_comb \VGA|blue[2]~25 (
// Equation(s):
// \VGA|blue[2]~25_combout  = ( \VGA|always0~27_combout  & ( (!\VGA|always0~38_combout  & (!\VGA|blue[2]~17_combout  & ((!\VGA|always0~11_combout ) # (\VGA|blue[2]~15_combout )))) # (\VGA|always0~38_combout  & (((\VGA|blue[2]~15_combout )))) ) ) # ( 
// !\VGA|always0~27_combout  & ( (!\VGA|always0~11_combout  & (!\VGA|blue[2]~17_combout  & !\VGA|always0~38_combout )) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|blue[2]~17_combout ),
	.datac(!\VGA|always0~38_combout ),
	.datad(!\VGA|blue[2]~15_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~25 .extended_lut = "off";
defparam \VGA|blue[2]~25 .lut_mask = 64'h8080808080CF80CF;
defparam \VGA|blue[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCBFFFFFFFFFFFFFFFFFFFFFF8B7FFFFFBFFFFFFFFFFFFFFFEADBFFFFFFFFFFFFFFFFFFFFDF47FFFFFFFFFFFFFFFFFFFFFFDB33BFFFBEFFFFFFFFFFFFFFF960F7FFCD7FFFFFFFFFFFFFFFC501FFFDD43FFFFFFFFFFFFFF9DDDFFFD807FFFFFFFFFFEE71DFE31FF229EFFFFFFFFFCEA6065DAFE9328BFFFFFFFFFF5089B15481D9CF3FFFFFFFFFF87EC48FDC121897FFFFFFFFF10157AA3D52AC077FFFFFFFFFC052F5BDFEF0427FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "F89D283CF529CAE87FFFFFFFFF5BE4C207CCABE7DFFFFFFFFFE8A5DF2BFE60402FFFFFFFFFFFE7BC6BAEFC06FC9BFFFFFFFF3ADE4D40F58DA3ABBFFFFFFFF8C647A0EFF823F799FFFFFFFF9C8B367B3A463136FFFFFFEFFDBF7FEA14A0D1589FFFFFFFFE17B5AA1199BBBDC27FE8FFFF8B38972332BEA678139DDF7FFE94BAD07B0EF2AB385DE253FF9A7B1803E5C8A39E18CFA33FFFB0667357C252EE8F4D39B9FFFBB96DCC776D56CE1097C5BFFB21EE9B3604397C2D54B3B7FFC984235B0FBE6F76F8FB037EFFFE33D4C94C80D8BFFDFFFFFFFF3F9FBA78F43ABEFFFFFFFFFFFFFFFC605ADC3C8AF7DFFFFFFFFFFF3A72F94F5B572FFFFFFFFFFFF083FD48";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "ED26B9FFFFFFFFFFFFB3CD8AB7394EE7FFFFFFFFFFFFDB199D8EC748FFFFFFFFFFFFC5A87EEFD1E70FFFFFFFFFFFFE09E3FA7DD3BFFFFFFFFFFFFFF701FE426ACC53FFFFFFFFFFFD8F87D5944B481FFFFFFFFFFFFFC0E31BF0E90FFFFFFFFFFFFCF0BC77D869267FFFFFFFFFFFE8158F25C7B5BFFFFFFFFFFFFE3FD7F951B8A7FFFFFFFFFFFF6F02E65BDDA8FFFFFFFFFFFFFA55805FC9867FFFFFFFFFFFFFF4277D7B8B7FFFFFFFFFFFFFF78549F4570CBFFFFFFFFFFFFFF96D9D0D58D3FFFFFFFFFFFFFFE0EF92DC063FFFFFFFFFFFFFF9C2D3078319FFFFFFFFFFFFFFB603F80053BFFFFFFFFFFFFFEF4B64D9B22FFFFFFFFFFFFFFFFDB4D33CB23FFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFF6BC875E03FFFFFFFFFFFFFFF58B3AE83AFBFFFFFFFFFFFFFFF2B794AEA7BFFFFFFFFFFFFFFFC6D42BB1BFFFFFFFFFFFFFFF122ED49030FFFFFFFFFFFFFFB60F20CBB42FFFFFFFFFFFFFF69F818242CFFFFFFFFFFFFFFFFB3D9678DA3FFFFFFFFFFFFFF966CFDE39E5FFFFFFFFFFFFFFFC04B586803FFFFFFFFFFFFFFED0FF120429DFFFFFFFFFFFFF5DB8D413FD4FFFFFFFFFFFFFFA400D17472DFFFFFFFFFFFFFF30269D8581EFFFFFFFFFFFFFFD5040B21C36FFFFFFFFFFFFFFF268B37131AFFFFFFFFFFFFFFC100D54C0167FFFFFFFFFFFFF7126BD929456FFFFFFFFFFFFFCAA2A6E69CB3FFFFFFFFFFFFFFD51DBB6C047FFFFFFFFFFFFFEB0759";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "30959FFFFFFFFFFFFFF7AB06986631BFFFFFFFFFFFFFFFB5C73A4957FFFFFFFFFFFFFFAC0ACFE9CFFFFFFFFFFFFFFFFFDA33B314BFFFFFFFFFFFFFFFCD34CBDA68FFFFFFFFFFFFFFFFD9C118EB7FFFFFFFFFFFFFFFF6AD142683FFFFFFFFFFFFFFFFF21FFBD9FFFFFFFFFFFFFFFFFFD2FC5B0FFFFFFFFFFFFFFFFFFE95D757FFFFFFFFFFFFFFFFFFF573C7BFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3FFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N48
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h000F5353F0FF5353;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N57
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  
// & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N33
cyclonev_lcell_comb \VGA|blue[1]~31 (
// Equation(s):
// \VGA|blue[1]~31_combout  = ( \JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos4 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout  & ((!\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos4 
// [1]))) # (\VGA|blue[2]~25_combout  & (!\JUEGO|position_reg_unit|pos3 [1])))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos4 [0] & ( (!\VGA|blue[2]~25_combout  & (((!\JUEGO|position_reg_unit|pos4 [1] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout )))) # (\VGA|blue[2]~25_combout  & (\JUEGO|position_reg_unit|pos3 [1])) ) ) ) # ( \JUEGO|position_reg_unit|pos3 [0] & ( !\JUEGO|position_reg_unit|pos4 [0] & ( 
// (!\VGA|blue[2]~25_combout  & (((\JUEGO|position_reg_unit|pos4 [1])))) # (\VGA|blue[2]~25_combout  & (!\JUEGO|position_reg_unit|pos3 [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\JUEGO|position_reg_unit|pos3 [0] & ( !\JUEGO|position_reg_unit|pos4 [0] & ( (!\VGA|blue[2]~25_combout  & ((\JUEGO|position_reg_unit|pos4 [1]))) # (\VGA|blue[2]~25_combout  & (\JUEGO|position_reg_unit|pos3 [1])) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos3 [1]),
	.datab(!\JUEGO|position_reg_unit|pos4 [1]),
	.datac(!\VGA|blue[2]~25_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos3 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos4 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~31 .extended_lut = "off";
defparam \VGA|blue[1]~31 .lut_mask = 64'h35353A30C505CA00;
defparam \VGA|blue[1]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N51
cyclonev_lcell_comb \VGA|blue[2]~32 (
// Equation(s):
// \VGA|blue[2]~32_combout  = ( \VGA|always0~27_combout  & ( (!\VGA|always0~4_combout  & (\VGA|LessThan9~0_combout  & ((!\VGA|always0~3_combout ) # (\VGA|always0~32_combout )))) ) ) # ( !\VGA|always0~27_combout  & ( (!\VGA|always0~4_combout  & 
// (\VGA|LessThan9~0_combout  & !\VGA|always0~3_combout )) ) )

	.dataa(!\VGA|always0~4_combout ),
	.datab(!\VGA|LessThan9~0_combout ),
	.datac(!\VGA|always0~32_combout ),
	.datad(!\VGA|always0~3_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~32 .extended_lut = "off";
defparam \VGA|blue[2]~32 .lut_mask = 64'h2200220022022202;
defparam \VGA|blue[2]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N12
cyclonev_lcell_comb \VGA|blue[2]~33 (
// Equation(s):
// \VGA|blue[2]~33_combout  = ( \VGA|always0~3_combout  & ( \VGA|blue[2]~0_combout  & ( !\VGA|blue[2]~32_combout  ) ) ) # ( !\VGA|always0~3_combout  & ( \VGA|blue[2]~0_combout  & ( (!\VGA|blue[2]~32_combout ) # (\VGA|always0~10_combout ) ) ) ) # ( 
// \VGA|always0~3_combout  & ( !\VGA|blue[2]~0_combout  & ( !\VGA|blue[2]~32_combout  ) ) ) # ( !\VGA|always0~3_combout  & ( !\VGA|blue[2]~0_combout  & ( (!\VGA|blue[2]~32_combout ) # (((!\VGA|always0~27_combout ) # (!\VGA|blue[2]~15_combout )) # 
// (\VGA|always0~10_combout )) ) ) )

	.dataa(!\VGA|blue[2]~32_combout ),
	.datab(!\VGA|always0~10_combout ),
	.datac(!\VGA|always0~27_combout ),
	.datad(!\VGA|blue[2]~15_combout ),
	.datae(!\VGA|always0~3_combout ),
	.dataf(!\VGA|blue[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~33 .extended_lut = "off";
defparam \VGA|blue[2]~33 .lut_mask = 64'hFFFBAAAABBBBAAAA;
defparam \VGA|blue[2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N0
cyclonev_lcell_comb \VGA|blue[2]~22 (
// Equation(s):
// \VGA|blue[2]~22_combout  = ( \VGA|always0~16_combout  & ( (!\VGA|always0~26_combout  & (\VGA|always0~29_combout  & (!\VGA|always0~15_combout  & !\VGA|LessThan8~0_combout ))) ) )

	.dataa(!\VGA|always0~26_combout ),
	.datab(!\VGA|always0~29_combout ),
	.datac(!\VGA|always0~15_combout ),
	.datad(!\VGA|LessThan8~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~22 .extended_lut = "off";
defparam \VGA|blue[2]~22 .lut_mask = 64'h0000000020002000;
defparam \VGA|blue[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N42
cyclonev_lcell_comb \VGA|blue[2]~23 (
// Equation(s):
// \VGA|blue[2]~23_combout  = ( \VGA|always0~42_combout  & ( \VGA|always0~35_combout  & ( (!\VGA|always0~43_combout  & ((!\VGA|always0~23_combout ))) # (\VGA|always0~43_combout  & (\VGA|always0~32_combout )) ) ) ) # ( !\VGA|always0~42_combout  & ( 
// \VGA|always0~35_combout  & ( (!\VGA|blue[2]~22_combout  & ((!\VGA|always0~43_combout ) # (\VGA|always0~32_combout ))) ) ) ) # ( !\VGA|always0~42_combout  & ( !\VGA|always0~35_combout  & ( (!\VGA|always0~43_combout  & !\VGA|blue[2]~22_combout ) ) ) )

	.dataa(!\VGA|always0~32_combout ),
	.datab(!\VGA|always0~43_combout ),
	.datac(!\VGA|blue[2]~22_combout ),
	.datad(!\VGA|always0~23_combout ),
	.datae(!\VGA|always0~42_combout ),
	.dataf(!\VGA|always0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~23 .extended_lut = "off";
defparam \VGA|blue[2]~23 .lut_mask = 64'hC0C00000D0D0DD11;
defparam \VGA|blue[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N24
cyclonev_lcell_comb \VGA|blue[2]~18 (
// Equation(s):
// \VGA|blue[2]~18_combout  = ( \VGA|always0~38_combout  & ( (\VGA|blue[2]~15_combout  & \VGA|always0~27_combout ) ) ) # ( !\VGA|always0~38_combout  & ( (\VGA|blue[2]~17_combout  & ((!\VGA|always0~11_combout ) # ((\VGA|blue[2]~15_combout  & 
// \VGA|always0~27_combout )))) ) )

	.dataa(!\VGA|always0~11_combout ),
	.datab(!\VGA|blue[2]~17_combout ),
	.datac(!\VGA|blue[2]~15_combout ),
	.datad(!\VGA|always0~27_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~18 .extended_lut = "off";
defparam \VGA|blue[2]~18 .lut_mask = 64'h22232223000F000F;
defparam \VGA|blue[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N6
cyclonev_lcell_comb \VGA|blue[2]~24 (
// Equation(s):
// \VGA|blue[2]~24_combout  = ( \VGA|always0~42_combout  & ( \VGA|always0~35_combout  & ( (!\VGA|always0~43_combout  & ((!\VGA|always0~23_combout ))) # (\VGA|always0~43_combout  & (\VGA|always0~32_combout )) ) ) ) # ( !\VGA|always0~42_combout  & ( 
// \VGA|always0~35_combout  & ( (\VGA|blue[2]~22_combout  & ((!\VGA|always0~43_combout ) # (\VGA|always0~32_combout ))) ) ) ) # ( !\VGA|always0~42_combout  & ( !\VGA|always0~35_combout  & ( (!\VGA|always0~43_combout  & \VGA|blue[2]~22_combout ) ) ) )

	.dataa(!\VGA|always0~32_combout ),
	.datab(!\VGA|always0~43_combout ),
	.datac(!\VGA|blue[2]~22_combout ),
	.datad(!\VGA|always0~23_combout ),
	.datae(!\VGA|always0~42_combout ),
	.dataf(!\VGA|always0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~24 .extended_lut = "off";
defparam \VGA|blue[2]~24 .lut_mask = 64'h0C0C00000D0DDD11;
defparam \VGA|blue[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N33
cyclonev_lcell_comb \VGA|Selector214~0 (
// Equation(s):
// \VGA|Selector214~0_combout  = ( !\JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos9 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout )))) 
// # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos9 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector214~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector214~0 .extended_lut = "off";
defparam \VGA|Selector214~0 .lut_mask = 64'h0000FFFFF5C40000;
defparam \VGA|Selector214~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N15
cyclonev_lcell_comb \VGA|Selector166~0 (
// Equation(s):
// \VGA|Selector166~0_combout  = ( \JUEGO|position_reg_unit|pos7 [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\JUEGO|position_reg_unit|pos7 [0] ) ) ) # ( !\JUEGO|position_reg_unit|pos7 [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & (\JUEGO|position_reg_unit|pos7 [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \JUEGO|position_reg_unit|pos7 [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\JUEGO|position_reg_unit|pos7 [0] ) ) ) # ( !\JUEGO|position_reg_unit|pos7 [1] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (\JUEGO|position_reg_unit|pos7 [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos7 [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos7 [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector166~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector166~0 .extended_lut = "off";
defparam \VGA|Selector166~0 .lut_mask = 64'h0F05F0F00C04F0F0;
defparam \VGA|Selector166~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N18
cyclonev_lcell_comb \VGA|blue[2]~106 (
// Equation(s):
// \VGA|blue[2]~106_combout  = ( !\VGA|always0~10_combout  & ( ((!\VGA|always0~17_combout ) # (((!\VGA|always0~33_combout )) # (\VGA|always0~23_combout ))) # (\VGA|LessThan25~1_combout ) ) ) # ( \VGA|always0~10_combout  & ( ((!\VGA|always0~17_combout ) # 
// (((!\VGA|always0~33_combout ) # (\VGA|always0~26_combout )) # (\VGA|always0~15_combout ))) # (\VGA|LessThan25~1_combout ) ) )

	.dataa(!\VGA|LessThan25~1_combout ),
	.datab(!\VGA|always0~17_combout ),
	.datac(!\VGA|always0~15_combout ),
	.datad(!\VGA|always0~26_combout ),
	.datae(!\VGA|always0~10_combout ),
	.dataf(!\VGA|always0~33_combout ),
	.datag(!\VGA|always0~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~106 .extended_lut = "on";
defparam \VGA|blue[2]~106 .lut_mask = 64'hFFFFFFFFDFDFDFFF;
defparam \VGA|blue[2]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N36
cyclonev_lcell_comb \VGA|blue[2]~19 (
// Equation(s):
// \VGA|blue[2]~19_combout  = ( \VGA|always0~39_combout  & ( \VGA|always0~41_combout  & ( (!\VGA|always0~28_combout  & (((!\VGA|blue[2]~106_combout ) # (\VGA|always0~34_combout )))) # (\VGA|always0~28_combout  & (\VGA|always0~40_combout )) ) ) ) # ( 
// !\VGA|always0~39_combout  & ( \VGA|always0~41_combout  & ( (\VGA|always0~34_combout  & ((!\VGA|always0~28_combout ) # (\VGA|always0~40_combout ))) ) ) ) # ( \VGA|always0~39_combout  & ( !\VGA|always0~41_combout  & ( (!\VGA|always0~28_combout  & 
// (((!\VGA|always0~34_combout  & !\VGA|blue[2]~106_combout )))) # (\VGA|always0~28_combout  & (\VGA|always0~40_combout )) ) ) ) # ( !\VGA|always0~39_combout  & ( !\VGA|always0~41_combout  & ( (\VGA|always0~28_combout  & (\VGA|always0~40_combout  & 
// \VGA|always0~34_combout )) ) ) )

	.dataa(!\VGA|always0~28_combout ),
	.datab(!\VGA|always0~40_combout ),
	.datac(!\VGA|always0~34_combout ),
	.datad(!\VGA|blue[2]~106_combout ),
	.datae(!\VGA|always0~39_combout ),
	.dataf(!\VGA|always0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~19 .extended_lut = "off";
defparam \VGA|blue[2]~19 .lut_mask = 64'h0101B1110B0BBB1B;
defparam \VGA|blue[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N30
cyclonev_lcell_comb \VGA|Selector190~0 (
// Equation(s):
// \VGA|Selector190~0_combout  = ( !\JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos8 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout )))) 
// # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|position_reg_unit|pos8 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos8 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector190~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector190~0 .extended_lut = "off";
defparam \VGA|Selector190~0 .lut_mask = 64'h0000FFFFFC540000;
defparam \VGA|Selector190~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y61_N21
cyclonev_lcell_comb \VGA|red[0]~52 (
// Equation(s):
// \VGA|red[0]~52_combout  = ( \VGA|always0~15_combout  & ( (!\VGA|always0~17_combout ) # ((\VGA|always0~10_combout  & !\VGA|always0~3_combout )) ) ) # ( !\VGA|always0~15_combout  & ( (!\VGA|always0~16_combout  & !\VGA|always0~17_combout ) ) )

	.dataa(!\VGA|always0~10_combout ),
	.datab(!\VGA|always0~3_combout ),
	.datac(!\VGA|always0~16_combout ),
	.datad(!\VGA|always0~17_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|red[0]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|red[0]~52 .extended_lut = "off";
defparam \VGA|red[0]~52 .lut_mask = 64'hF000F000FF44FF44;
defparam \VGA|red[0]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y58_N12
cyclonev_lcell_comb \VGA|blue[2]~20 (
// Equation(s):
// \VGA|blue[2]~20_combout  = ( \VGA|always0~39_combout  & ( \VGA|always0~41_combout  & ( (\VGA|always0~34_combout  & ((!\VGA|always0~28_combout ) # (\VGA|always0~40_combout ))) ) ) ) # ( !\VGA|always0~39_combout  & ( \VGA|always0~41_combout  & ( 
// (!\VGA|always0~28_combout  & (((!\VGA|blue[2]~106_combout ) # (\VGA|always0~34_combout )))) # (\VGA|always0~28_combout  & (\VGA|always0~40_combout )) ) ) ) # ( \VGA|always0~39_combout  & ( !\VGA|always0~41_combout  & ( (\VGA|always0~28_combout  & 
// (\VGA|always0~40_combout  & \VGA|always0~34_combout )) ) ) ) # ( !\VGA|always0~39_combout  & ( !\VGA|always0~41_combout  & ( (!\VGA|always0~28_combout  & (((!\VGA|always0~34_combout  & !\VGA|blue[2]~106_combout )))) # (\VGA|always0~28_combout  & 
// (\VGA|always0~40_combout )) ) ) )

	.dataa(!\VGA|always0~28_combout ),
	.datab(!\VGA|always0~40_combout ),
	.datac(!\VGA|always0~34_combout ),
	.datad(!\VGA|blue[2]~106_combout ),
	.datae(!\VGA|always0~39_combout ),
	.dataf(!\VGA|always0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~20 .extended_lut = "off";
defparam \VGA|blue[2]~20 .lut_mask = 64'hB1110101BB1B0B0B;
defparam \VGA|blue[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N54
cyclonev_lcell_comb \VGA|blue[1]~21 (
// Equation(s):
// \VGA|blue[1]~21_combout  = ( \VGA|red[0]~52_combout  & ( \VGA|blue[2]~20_combout  & ( (!\VGA|blue[2]~19_combout  & (!\VGA|Selector214~0_combout )) # (\VGA|blue[2]~19_combout  & ((!\VGA|Selector166~0_combout ))) ) ) ) # ( !\VGA|red[0]~52_combout  & ( 
// \VGA|blue[2]~20_combout  & ( (!\VGA|blue[2]~19_combout  & (!\VGA|Selector214~0_combout )) # (\VGA|blue[2]~19_combout  & ((!\VGA|Selector166~0_combout ))) ) ) ) # ( \VGA|red[0]~52_combout  & ( !\VGA|blue[2]~20_combout  & ( (\VGA|blue[2]~19_combout  & 
// !\VGA|Selector190~0_combout ) ) ) ) # ( !\VGA|red[0]~52_combout  & ( !\VGA|blue[2]~20_combout  & ( (!\VGA|blue[2]~19_combout ) # (!\VGA|Selector190~0_combout ) ) ) )

	.dataa(!\VGA|Selector214~0_combout ),
	.datab(!\VGA|Selector166~0_combout ),
	.datac(!\VGA|blue[2]~19_combout ),
	.datad(!\VGA|Selector190~0_combout ),
	.datae(!\VGA|red[0]~52_combout ),
	.dataf(!\VGA|blue[2]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~21 .extended_lut = "off";
defparam \VGA|blue[1]~21 .lut_mask = 64'hFFF00F00ACACACAC;
defparam \VGA|blue[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N15
cyclonev_lcell_comb \VGA|blue[1]~28 (
// Equation(s):
// \VGA|blue[1]~28_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & 
// \JUEGO|position_reg_unit|pos6 [1]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & 
// (((\JUEGO|position_reg_unit|pos6 [1])))) # (\JUEGO|position_reg_unit|pos6 [0] & (!\JUEGO|position_reg_unit|pos6 [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (!\JUEGO|position_reg_unit|pos6 [0] & (((\JUEGO|position_reg_unit|pos6 [1])))) # (\JUEGO|position_reg_unit|pos6 [0] & (!\JUEGO|position_reg_unit|pos6 [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (!\JUEGO|position_reg_unit|pos6 [0] & (((\JUEGO|position_reg_unit|pos6 [1])))) # (\JUEGO|position_reg_unit|pos6 [0] & (!\JUEGO|position_reg_unit|pos6 [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos6 [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~28 .extended_lut = "off";
defparam \VGA|blue[1]~28 .lut_mask = 64'h4A5A4A5A4A5A0A0A;
defparam \VGA|blue[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N12
cyclonev_lcell_comb \VGA|blue[2]~26 (
// Equation(s):
// \VGA|blue[2]~26_combout  = ( \VGA|always0~43_combout  & ( (\VGA|red[0]~2_combout  & ((!\VGA|always0~35_combout ) # (!\VGA|always0~32_combout ))) ) ) # ( !\VGA|always0~43_combout  & ( (\VGA|red[0]~2_combout  & ((!\VGA|always0~35_combout ) # 
// (\VGA|always0~23_combout ))) ) )

	.dataa(!\VGA|always0~23_combout ),
	.datab(!\VGA|always0~35_combout ),
	.datac(!\VGA|always0~32_combout ),
	.datad(!\VGA|red[0]~2_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~26 .extended_lut = "off";
defparam \VGA|blue[2]~26 .lut_mask = 64'h00DD00DD00FC00FC;
defparam \VGA|blue[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N18
cyclonev_lcell_comb \VGA|blue[1]~27 (
// Equation(s):
// \VGA|blue[1]~27_combout  = ( \JUEGO|position_reg_unit|pos5 [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\JUEGO|position_reg_unit|pos5 [0] ) ) ) # ( !\JUEGO|position_reg_unit|pos5 [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\JUEGO|position_reg_unit|pos5 [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( \JUEGO|position_reg_unit|pos5 [1] & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\JUEGO|position_reg_unit|pos5 [0] ) ) ) # ( !\JUEGO|position_reg_unit|pos5 [1] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout  & ( 
// (\JUEGO|position_reg_unit|pos5 [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos5 [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~27 .extended_lut = "off";
defparam \VGA|blue[1]~27 .lut_mask = 64'h5505AAAA4404AAAA;
defparam \VGA|blue[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N39
cyclonev_lcell_comb \VGA|blue[1]~29 (
// Equation(s):
// \VGA|blue[1]~29_combout  = ( \VGA|blue[1]~27_combout  & ( (!\VGA|blue[2]~26_combout  & (((!\VGA|blue[2]~24_combout ) # (\VGA|blue[1]~28_combout )) # (\VGA|blue[2]~23_combout ))) ) ) # ( !\VGA|blue[1]~27_combout  & ( (!\VGA|blue[2]~26_combout  & 
// ((!\VGA|blue[2]~24_combout ) # ((!\VGA|blue[2]~23_combout  & \VGA|blue[1]~28_combout )))) ) )

	.dataa(!\VGA|blue[2]~23_combout ),
	.datab(!\VGA|blue[2]~24_combout ),
	.datac(!\VGA|blue[1]~28_combout ),
	.datad(!\VGA|blue[2]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[1]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~29 .extended_lut = "off";
defparam \VGA|blue[1]~29 .lut_mask = 64'hCE00CE00DF00DF00;
defparam \VGA|blue[1]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N54
cyclonev_lcell_comb \VGA|blue[1]~30 (
// Equation(s):
// \VGA|blue[1]~30_combout  = ( \VGA|blue[1]~21_combout  & ( \VGA|blue[1]~29_combout  & ( (\VGA|blue[2]~25_combout  & (\VGA|blue[2]~23_combout  & (!\VGA|blue[2]~18_combout  & !\VGA|blue[2]~24_combout ))) ) ) ) # ( \VGA|blue[1]~21_combout  & ( 
// !\VGA|blue[1]~29_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) ) # ( !\VGA|blue[1]~21_combout  & ( !\VGA|blue[1]~29_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) )

	.dataa(!\VGA|blue[2]~25_combout ),
	.datab(!\VGA|blue[2]~23_combout ),
	.datac(!\VGA|blue[2]~18_combout ),
	.datad(!\VGA|blue[2]~24_combout ),
	.datae(!\VGA|blue[1]~21_combout ),
	.dataf(!\VGA|blue[1]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~30 .extended_lut = "off";
defparam \VGA|blue[1]~30 .lut_mask = 64'h5050505000001000;
defparam \VGA|blue[1]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N18
cyclonev_lcell_comb \VGA|blue[2]~16 (
// Equation(s):
// \VGA|blue[2]~16_combout  = ( !\VGA|blue[2]~0_combout  & ( \VGA|always0~27_combout  & ( !\VGA|blue[2]~15_combout  ) ) ) # ( !\VGA|blue[2]~0_combout  & ( !\VGA|always0~27_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|blue[2]~15_combout ),
	.datad(gnd),
	.datae(!\VGA|blue[2]~0_combout ),
	.dataf(!\VGA|always0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~16 .extended_lut = "off";
defparam \VGA|blue[2]~16 .lut_mask = 64'hFFFF0000F0F00000;
defparam \VGA|blue[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N33
cyclonev_lcell_comb \VGA|blue[2]~34 (
// Equation(s):
// \VGA|blue[2]~34_combout  = ( \VGA|always0~5_combout  & ( \VGA|always0~36_combout  ) ) # ( !\VGA|always0~5_combout  & ( (!\VGA|always0~27_combout ) # ((!\VGA|blue[2]~15_combout ) # (!\VGA|always0~11_combout )) ) )

	.dataa(!\VGA|always0~27_combout ),
	.datab(!\VGA|blue[2]~15_combout ),
	.datac(!\VGA|always0~36_combout ),
	.datad(!\VGA|always0~11_combout ),
	.datae(gnd),
	.dataf(!\VGA|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~34 .extended_lut = "off";
defparam \VGA|blue[2]~34 .lut_mask = 64'hFFEEFFEE0F0F0F0F;
defparam \VGA|blue[2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N36
cyclonev_lcell_comb \VGA|blue[1]~102 (
// Equation(s):
// \VGA|blue[1]~102_combout  = ( !\VGA|blue[2]~34_combout  & ( (((!\JUEGO|position_reg_unit|pos2 [1] & ((!\JUEGO|position_reg_unit|pos2 [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ))) # 
// (\JUEGO|position_reg_unit|pos2 [1] & (\JUEGO|position_reg_unit|pos2 [0])))) # (\VGA|blue[2]~33_combout ) ) ) # ( \VGA|blue[2]~34_combout  & ( (!\VGA|blue[2]~33_combout  & ((!\JUEGO|position_reg_unit|pos1 [0] & (!\JUEGO|position_reg_unit|pos1 [1])) # 
// (\JUEGO|position_reg_unit|pos1 [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout )) # (\JUEGO|position_reg_unit|pos1 [1]))))) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\JUEGO|position_reg_unit|pos1 [0]),
	.datac(!\JUEGO|position_reg_unit|pos1 [1]),
	.datad(!\JUEGO|position_reg_unit|pos2 [0]),
	.datae(!\VGA|blue[2]~34_combout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout ),
	.datag(!\JUEGO|position_reg_unit|pos2 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~102 .extended_lut = "on";
defparam \VGA|blue[1]~102 .lut_mask = 64'hF55F8282F5FFA2A2;
defparam \VGA|blue[1]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N12
cyclonev_lcell_comb \VGA|blue[1]~35 (
// Equation(s):
// \VGA|blue[1]~35_combout  = ( \VGA|blue[2]~18_combout  & ( \VGA|blue[1]~102_combout  ) ) # ( !\VGA|blue[2]~18_combout  & ( \VGA|blue[1]~102_combout  ) ) # ( \VGA|blue[2]~18_combout  & ( !\VGA|blue[1]~102_combout  & ( (\VGA|blue[2]~33_combout  & 
// ((!\VGA|blue[1]~31_combout ) # ((\VGA|blue[2]~16_combout ) # (\VGA|blue[1]~30_combout )))) ) ) ) # ( !\VGA|blue[2]~18_combout  & ( !\VGA|blue[1]~102_combout  & ( (\VGA|blue[2]~33_combout  & ((\VGA|blue[2]~16_combout ) # (\VGA|blue[1]~30_combout ))) ) ) )

	.dataa(!\VGA|blue[1]~31_combout ),
	.datab(!\VGA|blue[2]~33_combout ),
	.datac(!\VGA|blue[1]~30_combout ),
	.datad(!\VGA|blue[2]~16_combout ),
	.datae(!\VGA|blue[2]~18_combout ),
	.dataf(!\VGA|blue[1]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[1]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[1]~35 .extended_lut = "off";
defparam \VGA|blue[1]~35 .lut_mask = 64'h03332333FFFFFFFF;
defparam \VGA|blue[1]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F6AC0B9009F30233FFFFFFE7FF5C7DC04011DF223FFFFFFE7FF9B22CE0A1E53C37FFFFFFE7FFB7124F10193F8B3FFFFFFE7FEF603E3603773957FFFFFFE7FEE6E05600A9C0939FFFFFFE7FE78B48242AD896B5FFFFFFF7FD40F858B0A926935FFFFFFE7FF09AA7C60FCBF335FFFFFFE7E13C93A8C6514B5F07FE967E7A036EF7FB8819DF98AA9D27E7D81AE9ECC38580F8FBFBB13E79B8982E064EB9E1819DB227E7918C19B29659040D8833911E7FCBBAC7880BCD395B6D626DE7F7D258C983BF34C48FE1577F7FFF89FC76D5741B6FFFFFFFE7FFFF7FB40F64A84DFFFFFFFE7FFFFFFEA0E20E222FEFFFFFE7FFFFFFBC9C56B7E55EBFFFFE7FFFFFFADBA3A0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "BFDEEDFFFFE7FFFFFF9B98715BFAC61FFFFE7FFFFFFCBBD9DD9F9AB57FFFE7FFFFFFCAEF19DBF0E30FFFFE7FFFFFFC4615CC3FEEDCFFFFE7FFFFFFD442005FF2BBCFFFFE7FFFFFFEDCE8A497BF57FFFFE7FFFFFFC654060C49C63FFFFE7FFFFFFE2AE092A7B757FFFFE7FFFFFFC2BE033EE5AD1FFFFE7FFFFFFE9DBE61415CABFFFFE7FFFFFFE2E05706BB2BFFFFFE7FFFFFFFB342A38B74FFFFFFE7FFFFFFF965F9545C1FFFFFFE7FFFFFFFAA187B51657FFFFFE7FFFFFFFB998BD220EFFFFFFE7FFFFFFFF987ECAA0B7FFFFFE7FFFFFFFDAEF81A8077FFFFFE7FFFFFFFF278776A0EFFFFFFE7FFFFFFFFCC1FD020CFFFFFFE7FFFFFFFF2497544AF7FFFFFE7";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFF268DF40E7FFFFFE7FFFFFFFF93F90598FFFFFFFE7FFFFFFFB63E7CB0817FFFFFE7FFFFFFFF130C49C8FFFFFFFE7FFFFFFFFE747D7BE0FFFFFFE7FFFFFFFB1001E01DDFFFFFFE7FFFFFFF89D49629E7FFFFFFE7FFFFFFE52D7DA9533FFFFFFE7FFFFFFFDBED38F993FFFFFFE7FFFFFFE80349C5347FFFFFFE7FFFFFFC900A15C72FFFFFFFE7FFFFFFCA10F913833FFFFFFE7FFFFFF6F0090931FBFFFFFFE7FFFFFF4F022E73123FFFFFFE7FFFFFFF000C2C39D9FFFFFFE7FFFFFFE2203AD2324FFFFFFE7FFFFFFC8005321392FFFFFFE7FFFFFFEC023312E0AFFFFFFE7FFFFFFEC003B1EB84FFFFFFE7FFFFFFF6408AB60FDFFFFFFE7FFFFFFF90127";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "E3BFFFFFFFFE7FFFFFFF56110D4FC57FFFFFE7FFFFFFF9348E756997FFFFFE7FFFFFFFC3054709CC7FFFFFE7FFFFFFFFC46F7903FFFFFFFE7FFFFFFFF7F7C04035FFFFFFE7FFFFFFFF474CC9023FFFFFFE7FFFFFFFFCCCD32697FFFFFFE7FFFFFFFFF766A2D1FFFFFFFE7FFFFFFFFFE4B043FFFFFFFFE7FFFFFFFFFFD5CBDFFFFFFFFE7FFFFFFFFFFFC6BEFFFFFFFFE7FFFFFFFFFFFFFFDFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFBFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFDDFFFFFFFFFFFFFE7FFFFFFFD2D7FFFFFFFFFFFFE7FFFFFFFC54BFFFFFFFFFFFFE7FFFFFFFBA7DFFFFFFFFFFFFE7FFFFFFFA211FFFB2FFFFFFFE7FFFFFFFC175FFFE057FFFFFE7FFFFFFF8FF9FFFF58BFFFFFE7FFFF7FF952DFFFBEBFFFFFFE7FFFF78FB41DFFF122FFFFFFE7FFCFAE871E8FFFFD87FFFFFE7FFE0BEBF9C2FFD07D7FFFFFE7FFC87E93CE23DCA003FFFFFE7FF07483C7831F104AFFFFFFE7F";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N48
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N54
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h05050505CDCDCDCD;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N42
cyclonev_lcell_comb \VGA|blue[2]~98 (
// Equation(s):
// \VGA|blue[2]~98_combout  = ( !\VGA|blue[2]~34_combout  & ( (((!\JUEGO|position_reg_unit|pos2 [1] & ((!\JUEGO|position_reg_unit|pos2 [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))) # 
// (\JUEGO|position_reg_unit|pos2 [1] & (\JUEGO|position_reg_unit|pos2 [0])))) # (\VGA|blue[2]~33_combout ) ) ) # ( \VGA|blue[2]~34_combout  & ( (!\VGA|blue[2]~33_combout  & ((!\JUEGO|position_reg_unit|pos1 [0] & (!\JUEGO|position_reg_unit|pos1 [1])) # 
// (\JUEGO|position_reg_unit|pos1 [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout )) # (\JUEGO|position_reg_unit|pos1 [1]))))) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\JUEGO|position_reg_unit|pos1 [0]),
	.datac(!\JUEGO|position_reg_unit|pos1 [1]),
	.datad(!\JUEGO|position_reg_unit|pos2 [0]),
	.datae(!\VGA|blue[2]~34_combout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datag(!\JUEGO|position_reg_unit|pos2 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~98 .extended_lut = "on";
defparam \VGA|blue[2]~98 .lut_mask = 64'hF55F8282F5FFA2A2;
defparam \VGA|blue[2]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N24
cyclonev_lcell_comb \VGA|blue[2]~41 (
// Equation(s):
// \VGA|blue[2]~41_combout  = ( \JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos3 [1] & ( (!\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos4 [0] & (\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0] & 
// (!\JUEGO|position_reg_unit|pos4 [1] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos3 [1] & ( ((!\JUEGO|position_reg_unit|pos4 [0] & 
// (\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0] & (!\JUEGO|position_reg_unit|pos4 [1] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ))) # (\VGA|blue[2]~25_combout ) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos3 [0] & ( !\JUEGO|position_reg_unit|pos3 [1] & ( (!\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos4 [0] & (\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0] & (!\JUEGO|position_reg_unit|pos4 
// [1] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout )))) # (\VGA|blue[2]~25_combout  & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout )))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 
// [0] & ( !\JUEGO|position_reg_unit|pos3 [1] & ( (!\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos4 [0] & (\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0] & (!\JUEGO|position_reg_unit|pos4 [1] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos4 [0]),
	.datab(!\JUEGO|position_reg_unit|pos4 [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout ),
	.datad(!\VGA|blue[2]~25_combout ),
	.datae(!\JUEGO|position_reg_unit|pos3 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~41 .extended_lut = "off";
defparam \VGA|blue[2]~41 .lut_mask = 64'h620062F062FF6200;
defparam \VGA|blue[2]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N21
cyclonev_lcell_comb \VGA|Selector165~0 (
// Equation(s):
// \VGA|Selector165~0_combout  = ( !\JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|position_reg_unit|pos7 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos7 [1] & ( !\JUEGO|position_reg_unit|pos7 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datae(!\JUEGO|position_reg_unit|pos7 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos7 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector165~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector165~0 .extended_lut = "off";
defparam \VGA|Selector165~0 .lut_mask = 64'h0000FFFFBBB00000;
defparam \VGA|Selector165~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N0
cyclonev_lcell_comb \VGA|Selector213~0 (
// Equation(s):
// \VGA|Selector213~0_combout  = ( !\JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos9 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos9 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector213~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector213~0 .extended_lut = "off";
defparam \VGA|Selector213~0 .lut_mask = 64'h0000FFFFF3A20000;
defparam \VGA|Selector213~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N18
cyclonev_lcell_comb \VGA|Selector189~0 (
// Equation(s):
// \VGA|Selector189~0_combout  = ( !\JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos8 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|position_reg_unit|pos8 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos8 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector189~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector189~0 .extended_lut = "off";
defparam \VGA|Selector189~0 .lut_mask = 64'h0000FFFFBBB00000;
defparam \VGA|Selector189~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N6
cyclonev_lcell_comb \VGA|blue[2]~36 (
// Equation(s):
// \VGA|blue[2]~36_combout  = ( \VGA|Selector213~0_combout  & ( \VGA|Selector189~0_combout  & ( (!\VGA|blue[2]~20_combout  & (!\VGA|blue[2]~19_combout  & (!\VGA|red[0]~52_combout ))) # (\VGA|blue[2]~20_combout  & (\VGA|blue[2]~19_combout  & 
// ((!\VGA|Selector165~0_combout )))) ) ) ) # ( !\VGA|Selector213~0_combout  & ( \VGA|Selector189~0_combout  & ( (!\VGA|blue[2]~20_combout  & (!\VGA|blue[2]~19_combout  & (!\VGA|red[0]~52_combout ))) # (\VGA|blue[2]~20_combout  & ((!\VGA|blue[2]~19_combout ) 
// # ((!\VGA|Selector165~0_combout )))) ) ) ) # ( \VGA|Selector213~0_combout  & ( !\VGA|Selector189~0_combout  & ( (!\VGA|blue[2]~20_combout  & (((!\VGA|red[0]~52_combout )) # (\VGA|blue[2]~19_combout ))) # (\VGA|blue[2]~20_combout  & 
// (\VGA|blue[2]~19_combout  & ((!\VGA|Selector165~0_combout )))) ) ) ) # ( !\VGA|Selector213~0_combout  & ( !\VGA|Selector189~0_combout  & ( (!\VGA|blue[2]~20_combout  & (((!\VGA|red[0]~52_combout )) # (\VGA|blue[2]~19_combout ))) # (\VGA|blue[2]~20_combout 
//  & ((!\VGA|blue[2]~19_combout ) # ((!\VGA|Selector165~0_combout )))) ) ) )

	.dataa(!\VGA|blue[2]~20_combout ),
	.datab(!\VGA|blue[2]~19_combout ),
	.datac(!\VGA|red[0]~52_combout ),
	.datad(!\VGA|Selector165~0_combout ),
	.datae(!\VGA|Selector213~0_combout ),
	.dataf(!\VGA|Selector189~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~36 .extended_lut = "off";
defparam \VGA|blue[2]~36 .lut_mask = 64'hF7E6B3A2D5C49180;
defparam \VGA|blue[2]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N24
cyclonev_lcell_comb \VGA|blue[2]~38 (
// Equation(s):
// \VGA|blue[2]~38_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & 
// (((\JUEGO|position_reg_unit|pos6 [1])))) # (\JUEGO|position_reg_unit|pos6 [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// !\JUEGO|position_reg_unit|pos6 [1]))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & 
// ((\JUEGO|position_reg_unit|pos6 [1]))) # (\JUEGO|position_reg_unit|pos6 [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\JUEGO|position_reg_unit|pos6 [1])) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & ((\JUEGO|position_reg_unit|pos6 [1]))) # 
// (\JUEGO|position_reg_unit|pos6 [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & !\JUEGO|position_reg_unit|pos6 [1])) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos6 [0] $ (!\JUEGO|position_reg_unit|pos6 [1]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\JUEGO|position_reg_unit|pos6 [0]),
	.datad(!\JUEGO|position_reg_unit|pos6 [1]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~38 .extended_lut = "off";
defparam \VGA|blue[2]~38 .lut_mask = 64'h0FF00AF003F002F0;
defparam \VGA|blue[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N3
cyclonev_lcell_comb \VGA|blue[2]~37 (
// Equation(s):
// \VGA|blue[2]~37_combout  = ( !\JUEGO|position_reg_unit|pos5 [1] & ( \JUEGO|position_reg_unit|pos5 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout  & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos5 [1] & ( !\JUEGO|position_reg_unit|pos5 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos5 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~37 .extended_lut = "off";
defparam \VGA|blue[2]~37 .lut_mask = 64'h0000FFFFFA320000;
defparam \VGA|blue[2]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N9
cyclonev_lcell_comb \VGA|blue[2]~39 (
// Equation(s):
// \VGA|blue[2]~39_combout  = ( \VGA|blue[2]~37_combout  & ( (!\VGA|blue[2]~26_combout  & (((!\VGA|blue[2]~24_combout ) # (\VGA|blue[2]~38_combout )) # (\VGA|blue[2]~23_combout ))) ) ) # ( !\VGA|blue[2]~37_combout  & ( (!\VGA|blue[2]~26_combout  & 
// ((!\VGA|blue[2]~24_combout ) # ((!\VGA|blue[2]~23_combout  & \VGA|blue[2]~38_combout )))) ) )

	.dataa(!\VGA|blue[2]~23_combout ),
	.datab(!\VGA|blue[2]~24_combout ),
	.datac(!\VGA|blue[2]~38_combout ),
	.datad(!\VGA|blue[2]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[2]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~39 .extended_lut = "off";
defparam \VGA|blue[2]~39 .lut_mask = 64'hCE00CE00DF00DF00;
defparam \VGA|blue[2]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N3
cyclonev_lcell_comb \VGA|blue[2]~40 (
// Equation(s):
// \VGA|blue[2]~40_combout  = ( \VGA|blue[2]~36_combout  & ( \VGA|blue[2]~39_combout  & ( (\VGA|blue[2]~25_combout  & (\VGA|blue[2]~23_combout  & (!\VGA|blue[2]~24_combout  & !\VGA|blue[2]~18_combout ))) ) ) ) # ( \VGA|blue[2]~36_combout  & ( 
// !\VGA|blue[2]~39_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) ) # ( !\VGA|blue[2]~36_combout  & ( !\VGA|blue[2]~39_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) )

	.dataa(!\VGA|blue[2]~25_combout ),
	.datab(!\VGA|blue[2]~23_combout ),
	.datac(!\VGA|blue[2]~24_combout ),
	.datad(!\VGA|blue[2]~18_combout ),
	.datae(!\VGA|blue[2]~36_combout ),
	.dataf(!\VGA|blue[2]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~40 .extended_lut = "off";
defparam \VGA|blue[2]~40 .lut_mask = 64'h5500550000001000;
defparam \VGA|blue[2]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N18
cyclonev_lcell_comb \VGA|blue[2]~42 (
// Equation(s):
// \VGA|blue[2]~42_combout  = ( \VGA|blue[2]~33_combout  & ( \VGA|blue[2]~40_combout  ) ) # ( !\VGA|blue[2]~33_combout  & ( \VGA|blue[2]~40_combout  & ( \VGA|blue[2]~98_combout  ) ) ) # ( \VGA|blue[2]~33_combout  & ( !\VGA|blue[2]~40_combout  & ( 
// (((!\VGA|blue[2]~41_combout  & \VGA|blue[2]~18_combout )) # (\VGA|blue[2]~98_combout )) # (\VGA|blue[2]~16_combout ) ) ) ) # ( !\VGA|blue[2]~33_combout  & ( !\VGA|blue[2]~40_combout  & ( \VGA|blue[2]~98_combout  ) ) )

	.dataa(!\VGA|blue[2]~16_combout ),
	.datab(!\VGA|blue[2]~98_combout ),
	.datac(!\VGA|blue[2]~41_combout ),
	.datad(!\VGA|blue[2]~18_combout ),
	.datae(!\VGA|blue[2]~33_combout ),
	.dataf(!\VGA|blue[2]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[2]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[2]~42 .extended_lut = "off";
defparam \VGA|blue[2]~42 .lut_mask = 64'h333377F73333FFFF;
defparam \VGA|blue[2]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF89C5FFFFFFFFFFFFFFFFFFFFF9D03FFFFFFFFFFFFFFFFFFFFFDDA7FFFFFFFFFFFFFFFFFFFFFEEF3FFFFF7FFFFFFFFFFFFFFFD03DFFFFEBFFFFFFFFFFFFFFFFAE9FFFC72FFFFFFFFFFFF0BFFBAFFFF8FD7FFFFFFFFFF9C213F75FFEBDDBFFFFFFFFFF1F921EE7FFE3FC3FFFFFFFFFF35FBDD21FFF7FF7FFFFFFFFFB48FCE482F6FFFC7FFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFDF793C037FDDD1FFFFFFFFFF5FDB02803DD3DCFFFFFFFFFFF37EC20CA0D1AFD3FFFFFFFFFF57D18B401C92749FFFFFFFFFE32280D4011DED8BFFFFFFFFFE862001C02BFBD4DFFFFFFFFFE7E1088C267E49C5FFFFFFFFFE62784A41CFBBEC7FFFFFFFFFE040A604073FFC0FFFFFFFFFEE585BA1CE95C1CC3CCE0F7FFC1731CD7E949D13C22E805FFF8943EE409376183AB2E804BFFCDD1ED5F52917EE2F8E867FFFAF29E266770860F6F99C7E7FFF9E1424457CEFD1060C9157FFFF181B4635DB5D9ED6C98DDFFFFFC3FC33DA74726FFFFFFFFFFFFFFFE7EF982A74FFFFFFFFFFFFFFF8A7CEA23F2FFFFFFFFFFFFFFFDBA4FF87ECA7FFFFFFFFFFFFFC869FC2";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FF8FFFFFFFFFFFFFFFEABFD77CFAE69FFFFFFFFFFFFFBBC23F1F8FF9FFFFFFFFFFFFE24346D3FFFF5FFFFFFFFFFFFF61C0FD7FFF7DFFFFFFFFFFFFE7060246F073BFFFFFFFFFFFFE8BE0CCDDB4ADFFFFFFFFFFFFEE3C06DB8D326FFFFFFFFFFFFEEFA04255FD37FFFFFFFFFFFFF4780C39FAB27FFFFFFFFFFFFF6B010178601FFFFFFFFFFFFFF711341D9E17FFFFFFFFFFFFFF596F4C894EFFFFFFFFFFFFFFFB22E6AFCF5FFFFFFFFFFFFFFFD1B5E1A8BCFFFFFFFFFFFFFFFF0B9F2CBFAFFFFFFFFFFFFFFFC2582003FDFFFFFFFFFFFFFFFE9A86C0FFFFFFFFFFFFFFFFFFFAC191CBFF7FFFFFFFFFFFFFFF409FD81FFFFFFFFFFFFFFFFFFD89E79B5EFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFB678B7FFFFFFFFFFFFFFFFFF5398D3E7E7FFFFFFFFFFFFFFF7F194177FFFFFFFFFFFFFFFFF2DF1CB7FEFFFFFFFFFFFFFFFE22B7C57DBFFFFFFFFFFFFFFFDC3FDE2FB3FFFFFFFFFFFFFFF313C162F61FFFFFFFFFFFFFFFFD3DFE1D1DFFFFFFFFFFFFFFFFC19B83807FFFFFFFFFFFFFFE7F0B9B6B27FFFFFFFFFFFFFFDEFB493EF8FFFFFFFFFFFFFFFE5EF5952C8FFFFFFFFFFFFFFFCFFF71C03C7FFFFFFFFFFFFFFEFFDD707D31FFFFFFFFFFFFFFCFFF926318BFFFFFFFFFFFFFFDDDFA3CF5FFFFFFFFFFFFFFFFEFFFB70D36EFFFFFFFFFFFFFFE7FDDC5A7FFFFFFFFFFFFFFFFFFFFDEA45FCFFFFFFFFFFFFFFEFBF71BDCFDFFFFFFFFFFFFFFFFFEDF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "DF4FDFFFFFFFFFFFFFFF9FF6B65FFEFFFFFFFFFFFFFFFBFBFFC1B6FFFFFFFFFFFFFFFFFFF1FBFA3BFFFFFFFFFFFFFFFF5F1BC6FFDFFFFFFFFFFFFFFFF2CC3F7FCFFFFFFFFFFFFFFFFFE62737FAFFFFFFFFFFFFFFFFFEDFDDD95FFFFFFFFFFFFFFFFFFEE54EA1FFFFFFFFFFFFFFFFFFEDFFF5FFFFFFFFFFFFFFFFFFFFD1DBFFFFFFFFFFFFFFFFFFFFFFB87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N36
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout  ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout  ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N57
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h05050505CDCDCDCD;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N48
cyclonev_lcell_comb \VGA|blue[3]~94 (
// Equation(s):
// \VGA|blue[3]~94_combout  = ( !\VGA|blue[2]~34_combout  & ( (((!\JUEGO|position_reg_unit|pos2 [1] & ((!\JUEGO|position_reg_unit|pos2 [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ))) # 
// (\JUEGO|position_reg_unit|pos2 [1] & (\JUEGO|position_reg_unit|pos2 [0])))) # (\VGA|blue[2]~33_combout ) ) ) # ( \VGA|blue[2]~34_combout  & ( (!\VGA|blue[2]~33_combout  & ((!\JUEGO|position_reg_unit|pos1 [0] & (!\JUEGO|position_reg_unit|pos1 [1])) # 
// (\JUEGO|position_reg_unit|pos1 [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout )) # (\JUEGO|position_reg_unit|pos1 [1]))))) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\JUEGO|position_reg_unit|pos1 [0]),
	.datac(!\JUEGO|position_reg_unit|pos1 [1]),
	.datad(!\JUEGO|position_reg_unit|pos2 [0]),
	.datae(!\VGA|blue[2]~34_combout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datag(!\JUEGO|position_reg_unit|pos2 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~94 .extended_lut = "on";
defparam \VGA|blue[3]~94 .lut_mask = 64'hF55F8282F5FFA2A2;
defparam \VGA|blue[3]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N21
cyclonev_lcell_comb \VGA|blue[3]~48 (
// Equation(s):
// \VGA|blue[3]~48_combout  = ( \JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos3 [1] & ( (!\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos4 [0] & (\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0] & 
// (!\JUEGO|position_reg_unit|pos4 [1] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos3 [1] & ( ((!\JUEGO|position_reg_unit|pos4 [0] & 
// (\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0] & (!\JUEGO|position_reg_unit|pos4 [1] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ))) # (\VGA|blue[2]~25_combout ) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos3 [0] & ( !\JUEGO|position_reg_unit|pos3 [1] & ( (!\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos4 [0] & (\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0] & (!\JUEGO|position_reg_unit|pos4 
// [1] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout )))) # (\VGA|blue[2]~25_combout  & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout )))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 
// [0] & ( !\JUEGO|position_reg_unit|pos3 [1] & ( (!\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos4 [0] & (\JUEGO|position_reg_unit|pos4 [1])) # (\JUEGO|position_reg_unit|pos4 [0] & (!\JUEGO|position_reg_unit|pos4 [1] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos4 [0]),
	.datab(!\JUEGO|position_reg_unit|pos4 [1]),
	.datac(!\VGA|blue[2]~25_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos3 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos3 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~48 .extended_lut = "off";
defparam \VGA|blue[3]~48 .lut_mask = 64'h60206F206F2F6020;
defparam \VGA|blue[3]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N30
cyclonev_lcell_comb \VGA|Selector188~0 (
// Equation(s):
// \VGA|Selector188~0_combout  = ( !\JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos8 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|position_reg_unit|pos8 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\JUEGO|position_reg_unit|pos8 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector188~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector188~0 .extended_lut = "off";
defparam \VGA|Selector188~0 .lut_mask = 64'h0000FFFFA8FC0000;
defparam \VGA|Selector188~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N12
cyclonev_lcell_comb \VGA|Selector212~0 (
// Equation(s):
// \VGA|Selector212~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( (\JUEGO|position_reg_unit|pos9 [1] & 
// !\JUEGO|position_reg_unit|pos9 [0]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos9 [1] & 
// (\JUEGO|position_reg_unit|pos9 [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) # (\JUEGO|position_reg_unit|pos9 [1] & 
// (((!\JUEGO|position_reg_unit|pos9 [0])))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos9 [1] & 
// (\JUEGO|position_reg_unit|pos9 [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) # (\JUEGO|position_reg_unit|pos9 [1] & 
// (((!\JUEGO|position_reg_unit|pos9 [0])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos9 [1] 
// & (\JUEGO|position_reg_unit|pos9 [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) # (\JUEGO|position_reg_unit|pos9 [1] & 
// (((!\JUEGO|position_reg_unit|pos9 [0])))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datab(!\JUEGO|position_reg_unit|pos9 [1]),
	.datac(!\JUEGO|position_reg_unit|pos9 [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector212~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector212~0 .extended_lut = "off";
defparam \VGA|Selector212~0 .lut_mask = 64'h383C383C383C3030;
defparam \VGA|Selector212~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N33
cyclonev_lcell_comb \VGA|Selector164~0 (
// Equation(s):
// \VGA|Selector164~0_combout  = ( !\JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|position_reg_unit|pos7 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos7 [1] & ( !\JUEGO|position_reg_unit|pos7 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos7 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos7 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector164~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector164~0 .extended_lut = "off";
defparam \VGA|Selector164~0 .lut_mask = 64'h0000FFFFAF8C0000;
defparam \VGA|Selector164~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N42
cyclonev_lcell_comb \VGA|blue[3]~43 (
// Equation(s):
// \VGA|blue[3]~43_combout  = ( \VGA|blue[2]~19_combout  & ( \VGA|Selector164~0_combout  & ( (!\VGA|Selector188~0_combout  & !\VGA|blue[2]~20_combout ) ) ) ) # ( !\VGA|blue[2]~19_combout  & ( \VGA|Selector164~0_combout  & ( (!\VGA|blue[2]~20_combout  & 
// (!\VGA|red[0]~52_combout )) # (\VGA|blue[2]~20_combout  & ((!\VGA|Selector212~0_combout ))) ) ) ) # ( \VGA|blue[2]~19_combout  & ( !\VGA|Selector164~0_combout  & ( (!\VGA|Selector188~0_combout ) # (\VGA|blue[2]~20_combout ) ) ) ) # ( 
// !\VGA|blue[2]~19_combout  & ( !\VGA|Selector164~0_combout  & ( (!\VGA|blue[2]~20_combout  & (!\VGA|red[0]~52_combout )) # (\VGA|blue[2]~20_combout  & ((!\VGA|Selector212~0_combout ))) ) ) )

	.dataa(!\VGA|red[0]~52_combout ),
	.datab(!\VGA|Selector188~0_combout ),
	.datac(!\VGA|blue[2]~20_combout ),
	.datad(!\VGA|Selector212~0_combout ),
	.datae(!\VGA|blue[2]~19_combout ),
	.dataf(!\VGA|Selector164~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~43 .extended_lut = "off";
defparam \VGA|blue[3]~43 .lut_mask = 64'hAFA0CFCFAFA0C0C0;
defparam \VGA|blue[3]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N12
cyclonev_lcell_comb \VGA|blue[3]~44 (
// Equation(s):
// \VGA|blue[3]~44_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & 
// (\JUEGO|position_reg_unit|pos5 [1])) # (\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos5 [1] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( 
// (!\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos5 [1])) # (\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos5 [1] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos5 [1])) # 
// (\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos5 [1] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos5 [0] $ (!\JUEGO|position_reg_unit|pos5 [1]) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos5 [0]),
	.datab(!\JUEGO|position_reg_unit|pos5 [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~44 .extended_lut = "off";
defparam \VGA|blue[3]~44 .lut_mask = 64'h6666626222662262;
defparam \VGA|blue[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N27
cyclonev_lcell_comb \VGA|blue[3]~45 (
// Equation(s):
// \VGA|blue[3]~45_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \JUEGO|position_reg_unit|pos6 [0]))) # (\JUEGO|position_reg_unit|pos6 [1] & 
// (((!\JUEGO|position_reg_unit|pos6 [0])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \JUEGO|position_reg_unit|pos6 [0])) # (\JUEGO|position_reg_unit|pos6 [1] & ((!\JUEGO|position_reg_unit|pos6 [0]))) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \JUEGO|position_reg_unit|pos6 [0])) # (\JUEGO|position_reg_unit|pos6 [1] & ((!\JUEGO|position_reg_unit|pos6 [0]))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos6 [1] $ (!\JUEGO|position_reg_unit|pos6 [0]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\JUEGO|position_reg_unit|pos6 [1]),
	.datad(!\JUEGO|position_reg_unit|pos6 [0]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~45 .extended_lut = "off";
defparam \VGA|blue[3]~45 .lut_mask = 64'h0FF00FA00F300F20;
defparam \VGA|blue[3]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N30
cyclonev_lcell_comb \VGA|blue[3]~46 (
// Equation(s):
// \VGA|blue[3]~46_combout  = ( \VGA|blue[3]~45_combout  & ( (!\VGA|blue[2]~26_combout  & ((!\VGA|blue[2]~23_combout ) # ((!\VGA|blue[2]~24_combout ) # (\VGA|blue[3]~44_combout )))) ) ) # ( !\VGA|blue[3]~45_combout  & ( (!\VGA|blue[2]~26_combout  & 
// ((!\VGA|blue[2]~24_combout ) # ((\VGA|blue[2]~23_combout  & \VGA|blue[3]~44_combout )))) ) )

	.dataa(!\VGA|blue[2]~23_combout ),
	.datab(!\VGA|blue[2]~24_combout ),
	.datac(!\VGA|blue[3]~44_combout ),
	.datad(!\VGA|blue[2]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[3]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~46 .extended_lut = "off";
defparam \VGA|blue[3]~46 .lut_mask = 64'hCD00CD00EF00EF00;
defparam \VGA|blue[3]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N51
cyclonev_lcell_comb \VGA|blue[3]~47 (
// Equation(s):
// \VGA|blue[3]~47_combout  = ( \VGA|blue[3]~43_combout  & ( \VGA|blue[3]~46_combout  & ( (\VGA|blue[2]~25_combout  & (\VGA|blue[2]~23_combout  & (!\VGA|blue[2]~24_combout  & !\VGA|blue[2]~18_combout ))) ) ) ) # ( \VGA|blue[3]~43_combout  & ( 
// !\VGA|blue[3]~46_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) ) # ( !\VGA|blue[3]~43_combout  & ( !\VGA|blue[3]~46_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) )

	.dataa(!\VGA|blue[2]~25_combout ),
	.datab(!\VGA|blue[2]~23_combout ),
	.datac(!\VGA|blue[2]~24_combout ),
	.datad(!\VGA|blue[2]~18_combout ),
	.datae(!\VGA|blue[3]~43_combout ),
	.dataf(!\VGA|blue[3]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~47 .extended_lut = "off";
defparam \VGA|blue[3]~47 .lut_mask = 64'h5500550000001000;
defparam \VGA|blue[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N18
cyclonev_lcell_comb \VGA|blue[3]~49 (
// Equation(s):
// \VGA|blue[3]~49_combout  = ( \VGA|blue[2]~16_combout  & ( \VGA|blue[3]~47_combout  & ( (\VGA|blue[2]~33_combout ) # (\VGA|blue[3]~94_combout ) ) ) ) # ( !\VGA|blue[2]~16_combout  & ( \VGA|blue[3]~47_combout  & ( (\VGA|blue[2]~33_combout ) # 
// (\VGA|blue[3]~94_combout ) ) ) ) # ( \VGA|blue[2]~16_combout  & ( !\VGA|blue[3]~47_combout  & ( (\VGA|blue[2]~33_combout ) # (\VGA|blue[3]~94_combout ) ) ) ) # ( !\VGA|blue[2]~16_combout  & ( !\VGA|blue[3]~47_combout  & ( ((!\VGA|blue[3]~48_combout  & 
// (\VGA|blue[2]~18_combout  & \VGA|blue[2]~33_combout ))) # (\VGA|blue[3]~94_combout ) ) ) )

	.dataa(!\VGA|blue[3]~94_combout ),
	.datab(!\VGA|blue[3]~48_combout ),
	.datac(!\VGA|blue[2]~18_combout ),
	.datad(!\VGA|blue[2]~33_combout ),
	.datae(!\VGA|blue[2]~16_combout ),
	.dataf(!\VGA|blue[3]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[3]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[3]~49 .extended_lut = "off";
defparam \VGA|blue[3]~49 .lut_mask = 64'h555D55FF55FF55FF;
defparam \VGA|blue[3]~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FE008723FE780005FFFFFFFFFFE021FF7FEDD400DFFFFFFFFFF800FFF75FF5802DFFFFFFFFFF0AFFF6FFE4B6017FFFFFFFFFF85C7FCFFEFDE077FFFFFFFFFEB9DFF27FDBFBA37FFFFFFFFFF05FF6B3DCFF2F7FFFFFFFFFFF3FA7951F5F83CFBFFFFFFFFFE7FF5991F4F77D7BFFFFFFFFE72E44895F9D84FB66D87EFFFF95CA7770772E4DF3EEE3FFFFEE7CAF61D902741972EFFD7FFBFBEBA70B3F6DA13F8EF85FFFEA66A7DA724160837DFBADBFFF97D9F4CAFF6D9B1B28B37BFFEB8DCFF860FA4BABDFA79BBFFFFFFFFF754A747BDFFFFFFFFFFFFFFFE747052E7DFFFFFFFFFFFFFFFEA0012A7FBFFFFFFFFFFFFFFFFB0D8183E9FFFFFFFFFFFFFFFE8B8072";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFEA10047FF8F9FFFFFFFFFFFFFCAA271F9FC000FFFFFFFFFFFFF251BADBF800BFFFFFFFFFFFFC643E0DBFE0C3FFFFFFFFFFFFE639FE4EF004FFFFFFFFFFFFFE805F2B5D003DFFFFFFFFFFFFFE83FCDBEE0DFFFFFFFFFFFFFE205FC81781E7FFFFFFFFFFFFE00FFCC2A059FFFFFFFFFFFFFFC87E081107BFFFFFFFFFFFFFF48785B213D7FFFFFFFFFFFFFFC4B0C049D5FFFFFFFFFFFFFFFB38580B00FFFFFFFFFFFFFFFFE08B1EFA05FFFFFFFFFFFFFFFC2AF0FF800FFFFFFFFFFFFFFFE08FDFFC01FFFFFFFFFFFFFFFFC37E5B0017FFFFFFFFFFFFFFF47F0E20017FFFFFFFFFFFFFFF93F0274017FFFFFFFFFFFFFFFAFA274C01FFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFF8D2A00401FFFFFFFFFFFFFFFFFC67D8003FFFFFFFFFFFFFFFF8D0246003FFFFFFFFFFFFFFFF1004C8005FFFFFFFFFFFFFFFF9F87C7001FFFFFFFFFFFFFFFC8815E1001FFFFFFFFFFFFFFFA183163005FFFFFFFFFFFFFFF0101FE0A0FFFFFFFFFFFFFFFF8039B82817FFFFFFFFFFFFFFE00C298531FFFFFFFFFFFFFFFF000293D797FFFFFFFFFFFFFFE0003930B97FFFFFFFFFFFFFFD00031923D3FFFFFFFFFFFFFFD0002727D03FFFFFFFFFFFFFFE00012671C3FFFFFFFFFFFFFFD00043CF703FFFFFFFFFFFFFFF000071D3C2FFFFFFFFFFFFFFE00003EA783FFFFFFFFFFFFFFF8000000102FFFFFFFFFFFFFFF9000044303FFFFFFFFFFFFFFFC0030";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "D0003FFFFFFFFFFFFFFFA001480000FFFFFFFFFFFFFFFF00800A001FFFFFFFFFFFFFFFC803840C03FFFFFFFFFFFFFFFEC0984C807FFFFFFFFFFFFFFFFA01804007FFFFFFFFFFFFFFFFD0000804FFFFFFFFFFFFFFFFFF4C20006FFFFFFFFFFFFFFFFFF99A021FFFFFFFFFFFFFFFFFFFF6E00F7FFFFFFFFFFFFFFFFFFFF1DE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFF8463FFFFFFFFFFFFFFFFFFFFF804FFFFFFFFFFFFFFFFFFFFFFA00FFFFFFFFFFFFFFFFFFFFFFE007FFFFF7FFFFFFFFFFFFFFFE011FFFE68FFFFFFFFFFFFBFFE0C1FFF108FFFFFFFFFFFECF4E09FFFF823FFFFFFFFFFF8803E01EFFE4007FFFFFFFFFF000423DCFFE003FFFFFFFFFFD8200397D87D003FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N42
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ))))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h404C707C434F737F;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N0
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0F000F005F555F55;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N6
cyclonev_lcell_comb \VGA|blue[4]~55 (
// Equation(s):
// \VGA|blue[4]~55_combout  = ( \JUEGO|position_reg_unit|pos4 [0] & ( \JUEGO|position_reg_unit|pos4 [1] & ( (\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos3 [0] & ((\JUEGO|position_reg_unit|pos3 [1]))) # (\JUEGO|position_reg_unit|pos3 [0] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & !\JUEGO|position_reg_unit|pos3 [1])))) ) ) ) # ( !\JUEGO|position_reg_unit|pos4 [0] & ( \JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout ) # 
// ((!\JUEGO|position_reg_unit|pos3 [0] & ((\JUEGO|position_reg_unit|pos3 [1]))) # (\JUEGO|position_reg_unit|pos3 [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & !\JUEGO|position_reg_unit|pos3 [1]))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos4 [0] & ( !\JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout  & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout )))) # (\VGA|blue[2]~25_combout  & 
// ((!\JUEGO|position_reg_unit|pos3 [0] & ((\JUEGO|position_reg_unit|pos3 [1]))) # (\JUEGO|position_reg_unit|pos3 [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & !\JUEGO|position_reg_unit|pos3 [1])))) ) ) ) # ( 
// !\JUEGO|position_reg_unit|pos4 [0] & ( !\JUEGO|position_reg_unit|pos4 [1] & ( (\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos3 [0] & ((\JUEGO|position_reg_unit|pos3 [1]))) # (\JUEGO|position_reg_unit|pos3 [0] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout  & !\JUEGO|position_reg_unit|pos3 [1])))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos3 [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos3 [1]),
	.datad(!\VGA|blue[2]~25_combout ),
	.datae(!\JUEGO|position_reg_unit|pos4 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos4 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~55 .extended_lut = "off";
defparam \VGA|blue[4]~55 .lut_mask = 64'h004ACC4AFF4A004A;
defparam \VGA|blue[4]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N18
cyclonev_lcell_comb \VGA|Selector187~0 (
// Equation(s):
// \VGA|Selector187~0_combout  = ( !\JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos8 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|position_reg_unit|pos8 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datae(!\JUEGO|position_reg_unit|pos8 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector187~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector187~0 .extended_lut = "off";
defparam \VGA|Selector187~0 .lut_mask = 64'h0000FFFFAF8C0000;
defparam \VGA|Selector187~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N21
cyclonev_lcell_comb \VGA|Selector211~0 (
// Equation(s):
// \VGA|Selector211~0_combout  = ( !\JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos9 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos9 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector211~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector211~0 .extended_lut = "off";
defparam \VGA|Selector211~0 .lut_mask = 64'h0000FFFFA8FC0000;
defparam \VGA|Selector211~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N48
cyclonev_lcell_comb \VGA|Selector163~0 (
// Equation(s):
// \VGA|Selector163~0_combout  = ( \JUEGO|position_reg_unit|pos7 [0] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos7 [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a 
// [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout )))) ) ) ) # ( !\JUEGO|position_reg_unit|pos7 [0] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \JUEGO|position_reg_unit|pos7 [1] ) ) ) # ( \JUEGO|position_reg_unit|pos7 [0] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & 
// ( (!\JUEGO|position_reg_unit|pos7 [1] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ))) ) ) ) # ( !\JUEGO|position_reg_unit|pos7 [0] & 
// ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \JUEGO|position_reg_unit|pos7 [1] ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos7 [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datae(!\JUEGO|position_reg_unit|pos7 [0]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector163~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector163~0 .extended_lut = "off";
defparam \VGA|Selector163~0 .lut_mask = 64'h5555AA8855550A08;
defparam \VGA|Selector163~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N0
cyclonev_lcell_comb \VGA|blue[4]~50 (
// Equation(s):
// \VGA|blue[4]~50_combout  = ( \VGA|red[0]~52_combout  & ( \VGA|Selector163~0_combout  & ( (!\VGA|blue[2]~20_combout  & (!\VGA|Selector187~0_combout  & (\VGA|blue[2]~19_combout ))) # (\VGA|blue[2]~20_combout  & (((!\VGA|blue[2]~19_combout  & 
// !\VGA|Selector211~0_combout )))) ) ) ) # ( !\VGA|red[0]~52_combout  & ( \VGA|Selector163~0_combout  & ( (!\VGA|blue[2]~20_combout  & ((!\VGA|Selector187~0_combout ) # ((!\VGA|blue[2]~19_combout )))) # (\VGA|blue[2]~20_combout  & 
// (((!\VGA|blue[2]~19_combout  & !\VGA|Selector211~0_combout )))) ) ) ) # ( \VGA|red[0]~52_combout  & ( !\VGA|Selector163~0_combout  & ( (!\VGA|blue[2]~20_combout  & (!\VGA|Selector187~0_combout  & (\VGA|blue[2]~19_combout ))) # (\VGA|blue[2]~20_combout  & 
// (((!\VGA|Selector211~0_combout ) # (\VGA|blue[2]~19_combout )))) ) ) ) # ( !\VGA|red[0]~52_combout  & ( !\VGA|Selector163~0_combout  & ( (!\VGA|blue[2]~20_combout  & ((!\VGA|Selector187~0_combout ) # ((!\VGA|blue[2]~19_combout )))) # 
// (\VGA|blue[2]~20_combout  & (((!\VGA|Selector211~0_combout ) # (\VGA|blue[2]~19_combout )))) ) ) )

	.dataa(!\VGA|Selector187~0_combout ),
	.datab(!\VGA|blue[2]~20_combout ),
	.datac(!\VGA|blue[2]~19_combout ),
	.datad(!\VGA|Selector211~0_combout ),
	.datae(!\VGA|red[0]~52_combout ),
	.dataf(!\VGA|Selector163~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~50 .extended_lut = "off";
defparam \VGA|blue[4]~50 .lut_mask = 64'hFBCB3B0BF8C83808;
defparam \VGA|blue[4]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N15
cyclonev_lcell_comb \VGA|blue[4]~51 (
// Equation(s):
// \VGA|blue[4]~51_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & 
// (\JUEGO|position_reg_unit|pos5 [1])) # (\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos5 [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos5 [1])) # (\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos5 [1] & 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// (!\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos5 [1])) # (\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos5 [1] & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos5 [0] $ (!\JUEGO|position_reg_unit|pos5 [1]) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos5 [0]),
	.datab(!\JUEGO|position_reg_unit|pos5 [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~51 .extended_lut = "off";
defparam \VGA|blue[4]~51 .lut_mask = 64'h6666662226262622;
defparam \VGA|blue[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N6
cyclonev_lcell_comb \VGA|blue[4]~52 (
// Equation(s):
// \VGA|blue[4]~52_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & 
// (((\JUEGO|position_reg_unit|pos6 [1])))) # (\JUEGO|position_reg_unit|pos6 [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// !\JUEGO|position_reg_unit|pos6 [1]))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & 
// ((\JUEGO|position_reg_unit|pos6 [1]))) # (\JUEGO|position_reg_unit|pos6 [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\JUEGO|position_reg_unit|pos6 [1])) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & ((\JUEGO|position_reg_unit|pos6 [1]))) # 
// (\JUEGO|position_reg_unit|pos6 [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & !\JUEGO|position_reg_unit|pos6 [1])) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos6 [0] $ (!\JUEGO|position_reg_unit|pos6 [1]) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\JUEGO|position_reg_unit|pos6 [1]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~52 .extended_lut = "off";
defparam \VGA|blue[4]~52 .lut_mask = 64'h55AA50AA11AA10AA;
defparam \VGA|blue[4]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N36
cyclonev_lcell_comb \VGA|blue[4]~53 (
// Equation(s):
// \VGA|blue[4]~53_combout  = ( \VGA|blue[4]~52_combout  & ( (!\VGA|blue[2]~26_combout  & ((!\VGA|blue[2]~23_combout ) # ((!\VGA|blue[2]~24_combout ) # (\VGA|blue[4]~51_combout )))) ) ) # ( !\VGA|blue[4]~52_combout  & ( (!\VGA|blue[2]~26_combout  & 
// ((!\VGA|blue[2]~24_combout ) # ((\VGA|blue[2]~23_combout  & \VGA|blue[4]~51_combout )))) ) )

	.dataa(!\VGA|blue[2]~23_combout ),
	.datab(!\VGA|blue[2]~24_combout ),
	.datac(!\VGA|blue[4]~51_combout ),
	.datad(!\VGA|blue[2]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~53 .extended_lut = "off";
defparam \VGA|blue[4]~53 .lut_mask = 64'hCD00CD00EF00EF00;
defparam \VGA|blue[4]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N0
cyclonev_lcell_comb \VGA|blue[4]~54 (
// Equation(s):
// \VGA|blue[4]~54_combout  = ( \VGA|blue[4]~50_combout  & ( \VGA|blue[4]~53_combout  & ( (\VGA|blue[2]~25_combout  & (\VGA|blue[2]~23_combout  & (!\VGA|blue[2]~18_combout  & !\VGA|blue[2]~24_combout ))) ) ) ) # ( \VGA|blue[4]~50_combout  & ( 
// !\VGA|blue[4]~53_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) ) # ( !\VGA|blue[4]~50_combout  & ( !\VGA|blue[4]~53_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) )

	.dataa(!\VGA|blue[2]~25_combout ),
	.datab(!\VGA|blue[2]~23_combout ),
	.datac(!\VGA|blue[2]~18_combout ),
	.datad(!\VGA|blue[2]~24_combout ),
	.datae(!\VGA|blue[4]~50_combout ),
	.dataf(!\VGA|blue[4]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~54 .extended_lut = "off";
defparam \VGA|blue[4]~54 .lut_mask = 64'h5050505000001000;
defparam \VGA|blue[4]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N54
cyclonev_lcell_comb \VGA|blue[4]~90 (
// Equation(s):
// \VGA|blue[4]~90_combout  = ( !\VGA|blue[2]~34_combout  & ( (((!\JUEGO|position_reg_unit|pos2 [1] & ((!\JUEGO|position_reg_unit|pos2 [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ))) # 
// (\JUEGO|position_reg_unit|pos2 [1] & (\JUEGO|position_reg_unit|pos2 [0])))) # (\VGA|blue[2]~33_combout ) ) ) # ( \VGA|blue[2]~34_combout  & ( (!\VGA|blue[2]~33_combout  & ((!\JUEGO|position_reg_unit|pos1 [0] & (!\JUEGO|position_reg_unit|pos1 [1])) # 
// (\JUEGO|position_reg_unit|pos1 [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout )) # (\JUEGO|position_reg_unit|pos1 [1]))))) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\JUEGO|position_reg_unit|pos1 [0]),
	.datac(!\JUEGO|position_reg_unit|pos1 [1]),
	.datad(!\JUEGO|position_reg_unit|pos2 [0]),
	.datae(!\VGA|blue[2]~34_combout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout ),
	.datag(!\JUEGO|position_reg_unit|pos2 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~90 .extended_lut = "on";
defparam \VGA|blue[4]~90 .lut_mask = 64'hF55F8282F5FFA2A2;
defparam \VGA|blue[4]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N12
cyclonev_lcell_comb \VGA|blue[4]~56 (
// Equation(s):
// \VGA|blue[4]~56_combout  = ( \VGA|blue[4]~90_combout  & ( \VGA|blue[2]~18_combout  ) ) # ( !\VGA|blue[4]~90_combout  & ( \VGA|blue[2]~18_combout  & ( (\VGA|blue[2]~33_combout  & ((!\VGA|blue[4]~55_combout ) # ((\VGA|blue[4]~54_combout ) # 
// (\VGA|blue[2]~16_combout )))) ) ) ) # ( \VGA|blue[4]~90_combout  & ( !\VGA|blue[2]~18_combout  ) ) # ( !\VGA|blue[4]~90_combout  & ( !\VGA|blue[2]~18_combout  & ( (\VGA|blue[2]~33_combout  & ((\VGA|blue[4]~54_combout ) # (\VGA|blue[2]~16_combout ))) ) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\VGA|blue[4]~55_combout ),
	.datac(!\VGA|blue[2]~16_combout ),
	.datad(!\VGA|blue[4]~54_combout ),
	.datae(!\VGA|blue[4]~90_combout ),
	.dataf(!\VGA|blue[2]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[4]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[4]~56 .extended_lut = "off";
defparam \VGA|blue[4]~56 .lut_mask = 64'h0555FFFF4555FFFF;
defparam \VGA|blue[4]~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFF8F7FFFFFFFFFFFFFFFFFFFFFCB9FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFFFFFFFFFFFFFFFFFFDFFBFFFFD7FFFFFFFFFFFFFFFDFFFFFFF13FFFFFFFFFFFFC7FDF8DFFFAF6FFFFFFFFFFFE313DF07FFF7FC7FFFFFFFFFFE7FC1E01FFFFFF7FFFFFFFFFEFBFFDE00FFEFFDFFFFFFFFFFCFDFFDC000DEFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "F9FEFF1C01867FF1FFFFFFFFFFBFEF01C00A2DFE1FFFFFFFFFF7FF401C000A6FE1FFFFFFFFFFFE1801C003497C1FFFFFFFFFF700003C00821BC1FFFFFFFFFF601003C01404587FFFFFFFFFEC03002C0000F287FFFFFFFFFE83E00FC0306BE83FFFFFFFFFF800017E020FFD0FFFFFFFFFF3884CB7AB63C5F04FFFCFFFFFBD07129D5E635BD91DE3F7FFFFD003FFA39F240C71DF747FFFC5017EF2536EE83B7DF2E7FFFFB1067D898454957AEB637FFE5A439F3E93ABD91AFDF0B9FFF7F7C79F833A4FEBEF7FFFFFFFFFFFFD8A37747BFFFFFFFFFFFFFFFFF8B1742E7FFFFFFFFFFFFFFFFF5F5FCA7F9FFFFFFFFFFFFFFFE47BFE07EFFFFFFFFFFFFFFFFF7D7FD2";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFF54FF07FF8FFBFFFFFFFFFFFFD55F21F9F9FFDFFFFFFFFFFFFDCFF3ADBF9FFFFFFFFFFFFFFFF8BE02DBFDF3FFFFFFFFFFFFFE97C004EF3F93FFFFFFFFFFFFE77C00FDD3FDBFFFFFFFFFFFFF1F804DBEBFC3FFFFFFFFFFFFFDF801897FF05FFFFFFFFFFFFFFF80C00A7C0FFFFFFFFFFFFFFFF000F01F0FFFFFFFFFFFFFFFFB003FE1E1FFFFFFFFFFFFFFFBB817FD855FFFFFFFFFFFFFFFEFF7FFFF0BFFFFFFFFFFFFFFFDF6BFFF007FFFFFFFFFFFFFFFEF3FFFFE02FFFFFFFFFFFFFFFED4FFFF800FFFFFFFFFFFFFFFF39FF2B800FFFFFFFFFFFFFFFFE3F3FD400FFFFFFFFFFFFFFFFB3CFFFC00FFFFFFFFFFFFFFFFA7BC73400FFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFA74E03C00FFFFFFFFFFFFFFFF9E6120803FFFFFFFFFFFFFFFF9C0142800FFFFFFFFFFFFFFFFC400C8805FFFFFFFFFFFFFFFF428FC7007FFFFFFFFFFFFFFFF0E1DE0009FFFFFFFFFFFFFFF8280162017FFFFFFFFFFFFFFF4100FE0873FFFFFFFFFFFFFFE00FBB82F9FFFFFFFFFFFFFFFF00C09B431FFFFFFFFFFFFFFFE000091C79FFFFFFFFFFFFFFFD0001973F97FFFFFFFFFFFFFFD00011903F7FFFFFFFFFFFFFFD0000725D07FFFFFFFFFFFFFFD00032635E5FFFFFFFFFFFFFFE00003C7701FFFFFFFFFFFFFFE0001F0D341FFFFFFFFFFFFFFF0000B8A683FFFFFFFFFFFFFFE0000384501FFFFFFFFFFFFFFF3002000400FFFFFFFFFFFFFFF00030";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "D0400FFFFFFFFFFFFFFFE011F91801FFFFFFFFFFFFFFFD10000E002FFFFFFFFFFFFFFFE807FC0C01FFFFFFFFFFFFFFFF40987F801FFFFFFFFFFFFFFFFF07F8400FFFFFFFFFFFFFFFFFC0007801FFFFFFFFFFFFFFFFFF8C01004FFFFFFFFFFFFFFFFFFE861217FFFFFFFFFFFFFFFFFFF1E039FFFFFFFFFFFFFFFFFFFFE6217FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N48
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout  ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout  ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout  ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N54
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout )) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N48
cyclonev_lcell_comb \VGA|blue[5]~62 (
// Equation(s):
// \VGA|blue[5]~62_combout  = ( \JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout  & (((!\JUEGO|position_reg_unit|pos4 [0])))) # (\VGA|blue[2]~25_combout  & (!\JUEGO|position_reg_unit|pos3 [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos4 [0]))) # 
// (\VGA|blue[2]~25_combout  & (\JUEGO|position_reg_unit|pos3 [1])) ) ) ) # ( \JUEGO|position_reg_unit|pos3 [0] & ( !\JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & 
// ((!\VGA|blue[2]~25_combout  & ((\JUEGO|position_reg_unit|pos4 [0]))) # (\VGA|blue[2]~25_combout  & (!\JUEGO|position_reg_unit|pos3 [1])))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 [0] & ( !\JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout  & \JUEGO|position_reg_unit|pos4 [0])))) # (\VGA|blue[2]~25_combout  & (\JUEGO|position_reg_unit|pos3 [1])) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos3 [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos4 [0]),
	.datad(!\VGA|blue[2]~25_combout ),
	.datae(!\JUEGO|position_reg_unit|pos3 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos4 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~62 .extended_lut = "off";
defparam \VGA|blue[5]~62 .lut_mask = 64'h0C550C88F055F088;
defparam \VGA|blue[5]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N0
cyclonev_lcell_comb \VGA|blue[5]~86 (
// Equation(s):
// \VGA|blue[5]~86_combout  = ( !\VGA|blue[2]~34_combout  & ( ((!\JUEGO|position_reg_unit|pos2 [1] & (((!\JUEGO|position_reg_unit|pos2 [0])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))) # 
// (\JUEGO|position_reg_unit|pos2 [1] & (((\JUEGO|position_reg_unit|pos2 [0]))))) # (\VGA|blue[2]~33_combout ) ) ) # ( \VGA|blue[2]~34_combout  & ( (!\VGA|blue[2]~33_combout  & ((!\JUEGO|position_reg_unit|pos1 [1] & (((!\JUEGO|position_reg_unit|pos1 [0])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ))) # (\JUEGO|position_reg_unit|pos1 [1] & (((\JUEGO|position_reg_unit|pos1 [0])))))) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout ),
	.datac(!\JUEGO|position_reg_unit|pos1 [1]),
	.datad(!\JUEGO|position_reg_unit|pos1 [0]),
	.datae(!\VGA|blue[2]~34_combout ),
	.dataf(!\JUEGO|position_reg_unit|pos2 [0]),
	.datag(!\JUEGO|position_reg_unit|pos2 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~86 .extended_lut = "on";
defparam \VGA|blue[5]~86 .lut_mask = 64'hF5F5A02A7F7FA02A;
defparam \VGA|blue[5]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N51
cyclonev_lcell_comb \VGA|Selector210~0 (
// Equation(s):
// \VGA|Selector210~0_combout  = ( !\JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos9 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos9 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector210~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector210~0 .extended_lut = "off";
defparam \VGA|Selector210~0 .lut_mask = 64'h0000FFFFF3A20000;
defparam \VGA|Selector210~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N48
cyclonev_lcell_comb \VGA|Selector162~0 (
// Equation(s):
// \VGA|Selector162~0_combout  = ( !\JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|position_reg_unit|pos7 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos7 [1] & ( !\JUEGO|position_reg_unit|pos7 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos7 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos7 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector162~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector162~0 .extended_lut = "off";
defparam \VGA|Selector162~0 .lut_mask = 64'h0000FFFFFA320000;
defparam \VGA|Selector162~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N42
cyclonev_lcell_comb \VGA|Selector186~0 (
// Equation(s):
// \VGA|Selector186~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos8 [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & (\JUEGO|position_reg_unit|pos8 [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]))) # (\JUEGO|position_reg_unit|pos8 [1] & 
// (((!\JUEGO|position_reg_unit|pos8 [0])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos8 [1] & 
// (\JUEGO|position_reg_unit|pos8 [0] & \VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])) # (\JUEGO|position_reg_unit|pos8 [1] & (!\JUEGO|position_reg_unit|pos8 [0])) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos8 [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \JUEGO|position_reg_unit|pos8 [0])) # (\JUEGO|position_reg_unit|pos8 [1] & ((!\JUEGO|position_reg_unit|pos8 [0]))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos8 [1] $ (!\JUEGO|position_reg_unit|pos8 [0]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\JUEGO|position_reg_unit|pos8 [1]),
	.datac(!\JUEGO|position_reg_unit|pos8 [0]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector186~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector186~0 .extended_lut = "off";
defparam \VGA|Selector186~0 .lut_mask = 64'h3C3C3838303C3038;
defparam \VGA|Selector186~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N0
cyclonev_lcell_comb \VGA|blue[5]~57 (
// Equation(s):
// \VGA|blue[5]~57_combout  = ( \VGA|blue[2]~20_combout  & ( \VGA|Selector186~0_combout  & ( (!\VGA|blue[2]~19_combout  & (!\VGA|Selector210~0_combout )) # (\VGA|blue[2]~19_combout  & ((!\VGA|Selector162~0_combout ))) ) ) ) # ( !\VGA|blue[2]~20_combout  & ( 
// \VGA|Selector186~0_combout  & ( (!\VGA|blue[2]~19_combout  & !\VGA|red[0]~52_combout ) ) ) ) # ( \VGA|blue[2]~20_combout  & ( !\VGA|Selector186~0_combout  & ( (!\VGA|blue[2]~19_combout  & (!\VGA|Selector210~0_combout )) # (\VGA|blue[2]~19_combout  & 
// ((!\VGA|Selector162~0_combout ))) ) ) ) # ( !\VGA|blue[2]~20_combout  & ( !\VGA|Selector186~0_combout  & ( (!\VGA|red[0]~52_combout ) # (\VGA|blue[2]~19_combout ) ) ) )

	.dataa(!\VGA|Selector210~0_combout ),
	.datab(!\VGA|blue[2]~19_combout ),
	.datac(!\VGA|Selector162~0_combout ),
	.datad(!\VGA|red[0]~52_combout ),
	.datae(!\VGA|blue[2]~20_combout ),
	.dataf(!\VGA|Selector186~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~57 .extended_lut = "off";
defparam \VGA|blue[5]~57 .lut_mask = 64'hFF33B8B8CC00B8B8;
defparam \VGA|blue[5]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N9
cyclonev_lcell_comb \VGA|blue[5]~59 (
// Equation(s):
// \VGA|blue[5]~59_combout  = ( !\JUEGO|position_reg_unit|pos6 [1] & ( \JUEGO|position_reg_unit|pos6 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos6 [1] & ( !\JUEGO|position_reg_unit|pos6 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos6 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos6 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~59 .extended_lut = "off";
defparam \VGA|blue[5]~59 .lut_mask = 64'h0000FFFFBBB00000;
defparam \VGA|blue[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N6
cyclonev_lcell_comb \VGA|blue[5]~58 (
// Equation(s):
// \VGA|blue[5]~58_combout  = ( !\JUEGO|position_reg_unit|pos5 [1] & ( \JUEGO|position_reg_unit|pos5 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos5 [1] & ( !\JUEGO|position_reg_unit|pos5 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(!\JUEGO|position_reg_unit|pos5 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos5 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~58 .extended_lut = "off";
defparam \VGA|blue[5]~58 .lut_mask = 64'h0000FFFFBBB00000;
defparam \VGA|blue[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N33
cyclonev_lcell_comb \VGA|blue[5]~60 (
// Equation(s):
// \VGA|blue[5]~60_combout  = ( \VGA|blue[5]~58_combout  & ( (!\VGA|blue[2]~26_combout  & (((!\VGA|blue[2]~24_combout ) # (\VGA|blue[5]~59_combout )) # (\VGA|blue[2]~23_combout ))) ) ) # ( !\VGA|blue[5]~58_combout  & ( (!\VGA|blue[2]~26_combout  & 
// ((!\VGA|blue[2]~24_combout ) # ((!\VGA|blue[2]~23_combout  & \VGA|blue[5]~59_combout )))) ) )

	.dataa(!\VGA|blue[2]~23_combout ),
	.datab(!\VGA|blue[2]~24_combout ),
	.datac(!\VGA|blue[5]~59_combout ),
	.datad(!\VGA|blue[2]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[5]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~60 .extended_lut = "off";
defparam \VGA|blue[5]~60 .lut_mask = 64'hCE00CE00DF00DF00;
defparam \VGA|blue[5]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N48
cyclonev_lcell_comb \VGA|blue[5]~61 (
// Equation(s):
// \VGA|blue[5]~61_combout  = ( \VGA|blue[5]~57_combout  & ( \VGA|blue[5]~60_combout  & ( (\VGA|blue[2]~25_combout  & (\VGA|blue[2]~23_combout  & (!\VGA|blue[2]~18_combout  & !\VGA|blue[2]~24_combout ))) ) ) ) # ( \VGA|blue[5]~57_combout  & ( 
// !\VGA|blue[5]~60_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) ) # ( !\VGA|blue[5]~57_combout  & ( !\VGA|blue[5]~60_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) )

	.dataa(!\VGA|blue[2]~25_combout ),
	.datab(!\VGA|blue[2]~23_combout ),
	.datac(!\VGA|blue[2]~18_combout ),
	.datad(!\VGA|blue[2]~24_combout ),
	.datae(!\VGA|blue[5]~57_combout ),
	.dataf(!\VGA|blue[5]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~61 .extended_lut = "off";
defparam \VGA|blue[5]~61 .lut_mask = 64'h5050505000001000;
defparam \VGA|blue[5]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N24
cyclonev_lcell_comb \VGA|blue[5]~63 (
// Equation(s):
// \VGA|blue[5]~63_combout  = ( \VGA|blue[2]~18_combout  & ( \VGA|blue[5]~61_combout  & ( (\VGA|blue[5]~86_combout ) # (\VGA|blue[2]~33_combout ) ) ) ) # ( !\VGA|blue[2]~18_combout  & ( \VGA|blue[5]~61_combout  & ( (\VGA|blue[5]~86_combout ) # 
// (\VGA|blue[2]~33_combout ) ) ) ) # ( \VGA|blue[2]~18_combout  & ( !\VGA|blue[5]~61_combout  & ( ((\VGA|blue[2]~33_combout  & ((!\VGA|blue[5]~62_combout ) # (\VGA|blue[2]~16_combout )))) # (\VGA|blue[5]~86_combout ) ) ) ) # ( !\VGA|blue[2]~18_combout  & ( 
// !\VGA|blue[5]~61_combout  & ( ((\VGA|blue[2]~33_combout  & \VGA|blue[2]~16_combout )) # (\VGA|blue[5]~86_combout ) ) ) )

	.dataa(!\VGA|blue[5]~62_combout ),
	.datab(!\VGA|blue[2]~33_combout ),
	.datac(!\VGA|blue[2]~16_combout ),
	.datad(!\VGA|blue[5]~86_combout ),
	.datae(!\VGA|blue[2]~18_combout ),
	.dataf(!\VGA|blue[5]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[5]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[5]~63 .extended_lut = "off";
defparam \VGA|blue[5]~63 .lut_mask = 64'h03FF23FF33FF33FF;
defparam \VGA|blue[5]~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FC0000C3FEFEC00FFFFFFFFFFF8000FC3FFFFC01FFFFFFFFFFF8003FC3FF7FE01FFFFFFFFFFF01E7FC3FF7FF03FFFFFFFFFFF0FFFFC3FFFFF83FFFFFFFFFFF1FEFFE3FEFFFC7BFFFFFFFFFF3FCFFC3FEFFFE7BFFFFFFFFFF7C1FFD3FDFEBE7FFFFFFFFFFF7FFFF91FBFFFDF7FFFFFFFFFF77B371047FC5F7FFFFFFFFFD1AE14F03C9BD56A8FF9967FFDDAE5AF02EFB349BFBF966FFFDFAE5CF03ECEFE713FF92F3FFDDCF59E0BEE57417F3D97FFFFD77B7FE066C75D63AFDD19FFFFFF83FE076FA4FE9FFFFFFFFFFFFFFFE076F747BDFFFFFFFFFFFFFFFC077042E7DFFFFFFFFFFFFFFFC0F400A7F9FFFFFFFFFFFFFFFC0780107EDFFFFFFFFFFFFFFFC060022";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFDFFFFFFFFFFFFFFFC0E00E7FF9007FFFFFFFFFFFFE0C0DFF9F8001FFFFFFFFFFFFE180C4DBF8001FFFFFFFFFFFFE181FCDBFC003FFFFFFFFFFFFF083FC4EF0007FFFFFFFFFFFFE003FCFDD0003FFFFFFFFFFFFE087F8DBE803DFFFFFFFFFFFFF087F871780FBFFFFFFFFFFFFF887F3FCA03FFFFFFFFFFFFFFF00FFF0E10F7FFFFFFFFFFFFFF80FFA0511EFFFFFFFFFFFFFFF847E80202BFFFFFFFFFFFFFFFC20A0000F3FFFFFFFFFFFFFFFC014000DF9FFFFFFFFFFFFFFFF1800001FDFFFFFFFFFFFFFFFF3B00007FEFFFFFFFFFFFFFFFF76010C3FEFFFFFFFFFFFFFFFFB807FEBFEFFFFFFFFFFFFFFFFEC1FFFBFEFFFFFFFFFFFFFFFFD07F8FBFEFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFD8F1FC3FEFFFFFFFFFFFFFFFFA09E077FCFFFFFFFFFFFFFFFFA2FCB97FDFFFFFFFFFFFFFFFFA3FB357F9FFFFFFFFFFFFFFFFBC7039FF9FFFFFFFFFFFFFFFE31E21EFF7FFFFFFFFFFFFFFFDC7EE9CFEBFFFFFFFFFFFFFFFBEFE01E797FFFFFFFFFFFFFFF7F0447C07FFFFFFFFFFFFFFFEFF3D64ACFFFFFFFFFFFFFFFFEFFFD6E287FFFFFFFFFFFFFFFEFFFC69C27FFFFFFFFFFFFFFFEFFFCE2D807FFFFFFFFFFFFFFEFFFD8D80DBFFFFFFFFFFFFFFEFFFCD98A1BFFFFFFFFFFFFFFEFFFEC308BDFFFFFFFFFFFFFFEFFFE0E2C3DFFFFFFFFFFFFFFEFFFF00587CFFFFFFFFFFFFFFF7FFFC738FEFFFFFFFFFFFFFFF6FFDFF83FEFFFFFFFFFFFFFFFBFFCF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "2FBFEFFFFFFFFFFFFFFF9FEE06E7FEFFFFFFFFFFFFFFFCCF7FF1FFDFFFFFFFFFFFFFFFE7F803F3FDFFFFFFFFFFFFFFFF3F67807FBFFFFFFFFFFFFFFFFAF807BFF3FFFFFFFFFFFFFFFFEFFF87FE7FFFFFFFFFFFFFFFFF3BFEFF9FFFFFFFFFFFFFFFFFFC79EDE3FFFFFFFFFFFFFFFFFFF81FC0FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFC003FFFFE7FFFFFFFFFFFFFFFC003FFFF84FFFFFFFFFFFFFFFC073FFFC01FFFFFFFFFFFF00FC0F9FFF0007FFFFFFFFFFC00001FDFFF000FFFFFFFFFFF000001FFFFF000FFFFFFFFFFE000003FE03E001FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N39
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout )))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N36
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N57
cyclonev_lcell_comb \VGA|blue[6]~69 (
// Equation(s):
// \VGA|blue[6]~69_combout  = ( \JUEGO|position_reg_unit|pos4 [0] & ( \JUEGO|position_reg_unit|pos4 [1] & ( (\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos3 [1] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout 
//  & \JUEGO|position_reg_unit|pos3 [0])) # (\JUEGO|position_reg_unit|pos3 [1] & ((!\JUEGO|position_reg_unit|pos3 [0]))))) ) ) ) # ( !\JUEGO|position_reg_unit|pos4 [0] & ( \JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout ) # 
// ((!\JUEGO|position_reg_unit|pos3 [1] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & \JUEGO|position_reg_unit|pos3 [0])) # (\JUEGO|position_reg_unit|pos3 [1] & ((!\JUEGO|position_reg_unit|pos3 [0])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos4 [0] & ( !\JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout  & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout )))) # (\VGA|blue[2]~25_combout  & 
// ((!\JUEGO|position_reg_unit|pos3 [1] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & \JUEGO|position_reg_unit|pos3 [0])) # (\JUEGO|position_reg_unit|pos3 [1] & ((!\JUEGO|position_reg_unit|pos3 [0]))))) ) ) ) # ( 
// !\JUEGO|position_reg_unit|pos4 [0] & ( !\JUEGO|position_reg_unit|pos4 [1] & ( (\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos3 [1] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout  & 
// \JUEGO|position_reg_unit|pos3 [0])) # (\JUEGO|position_reg_unit|pos3 [1] & ((!\JUEGO|position_reg_unit|pos3 [0]))))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos3 [1]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datac(!\VGA|blue[2]~25_combout ),
	.datad(!\JUEGO|position_reg_unit|pos3 [0]),
	.datae(!\JUEGO|position_reg_unit|pos4 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos4 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~69 .extended_lut = "off";
defparam \VGA|blue[6]~69 .lut_mask = 64'h0508C5C8F5F80508;
defparam \VGA|blue[6]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N33
cyclonev_lcell_comb \VGA|Selector209~0 (
// Equation(s):
// \VGA|Selector209~0_combout  = ( !\JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos9 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos9 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector209~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector209~0 .extended_lut = "off";
defparam \VGA|Selector209~0 .lut_mask = 64'h0000FFFFEE0E0000;
defparam \VGA|Selector209~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N45
cyclonev_lcell_comb \VGA|Selector185~0 (
// Equation(s):
// \VGA|Selector185~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos8 [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \JUEGO|position_reg_unit|pos8 [0]))) # (\JUEGO|position_reg_unit|pos8 [1] & 
// (((!\JUEGO|position_reg_unit|pos8 [0])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos8 [1] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & \JUEGO|position_reg_unit|pos8 [0])) # (\JUEGO|position_reg_unit|pos8 [1] & ((!\JUEGO|position_reg_unit|pos8 [0]))) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos8 [1] & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & \JUEGO|position_reg_unit|pos8 [0])) # (\JUEGO|position_reg_unit|pos8 [1] & ((!\JUEGO|position_reg_unit|pos8 [0]))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos8 [1] $ (!\JUEGO|position_reg_unit|pos8 [0]) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\JUEGO|position_reg_unit|pos8 [1]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\JUEGO|position_reg_unit|pos8 [0]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector185~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector185~0 .extended_lut = "off";
defparam \VGA|Selector185~0 .lut_mask = 64'h33CC3388330C3308;
defparam \VGA|Selector185~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N30
cyclonev_lcell_comb \VGA|Selector161~0 (
// Equation(s):
// \VGA|Selector161~0_combout  = ( !\JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|position_reg_unit|pos7 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos7 [1] & ( !\JUEGO|position_reg_unit|pos7 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\JUEGO|position_reg_unit|pos7 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos7 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector161~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector161~0 .extended_lut = "off";
defparam \VGA|Selector161~0 .lut_mask = 64'h0000FFFFE0EE0000;
defparam \VGA|Selector161~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y58_N42
cyclonev_lcell_comb \VGA|blue[6]~64 (
// Equation(s):
// \VGA|blue[6]~64_combout  = ( \VGA|red[0]~52_combout  & ( \VGA|Selector161~0_combout  & ( (!\VGA|blue[2]~19_combout  & (!\VGA|Selector209~0_combout  & ((\VGA|blue[2]~20_combout )))) # (\VGA|blue[2]~19_combout  & (((!\VGA|Selector185~0_combout  & 
// !\VGA|blue[2]~20_combout )))) ) ) ) # ( !\VGA|red[0]~52_combout  & ( \VGA|Selector161~0_combout  & ( (!\VGA|blue[2]~19_combout  & ((!\VGA|Selector209~0_combout ) # ((!\VGA|blue[2]~20_combout )))) # (\VGA|blue[2]~19_combout  & 
// (((!\VGA|Selector185~0_combout  & !\VGA|blue[2]~20_combout )))) ) ) ) # ( \VGA|red[0]~52_combout  & ( !\VGA|Selector161~0_combout  & ( (!\VGA|blue[2]~19_combout  & (!\VGA|Selector209~0_combout  & ((\VGA|blue[2]~20_combout )))) # (\VGA|blue[2]~19_combout  
// & (((!\VGA|Selector185~0_combout ) # (\VGA|blue[2]~20_combout )))) ) ) ) # ( !\VGA|red[0]~52_combout  & ( !\VGA|Selector161~0_combout  & ( (!\VGA|blue[2]~19_combout  & ((!\VGA|Selector209~0_combout ) # ((!\VGA|blue[2]~20_combout )))) # 
// (\VGA|blue[2]~19_combout  & (((!\VGA|Selector185~0_combout ) # (\VGA|blue[2]~20_combout )))) ) ) )

	.dataa(!\VGA|blue[2]~19_combout ),
	.datab(!\VGA|Selector209~0_combout ),
	.datac(!\VGA|Selector185~0_combout ),
	.datad(!\VGA|blue[2]~20_combout ),
	.datae(!\VGA|red[0]~52_combout ),
	.dataf(!\VGA|Selector161~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~64 .extended_lut = "off";
defparam \VGA|blue[6]~64 .lut_mask = 64'hFADD50DDFA885088;
defparam \VGA|blue[6]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N24
cyclonev_lcell_comb \VGA|blue[6]~65 (
// Equation(s):
// \VGA|blue[6]~65_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & 
// (((\JUEGO|position_reg_unit|pos5 [1])))) # (\JUEGO|position_reg_unit|pos5 [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// !\JUEGO|position_reg_unit|pos5 [1]))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & 
// ((\JUEGO|position_reg_unit|pos5 [1]))) # (\JUEGO|position_reg_unit|pos5 [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\JUEGO|position_reg_unit|pos5 [1])) ) ) ) # ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & ((\JUEGO|position_reg_unit|pos5 [1]))) # 
// (\JUEGO|position_reg_unit|pos5 [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & !\JUEGO|position_reg_unit|pos5 [1])) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos5 [0] $ (!\JUEGO|position_reg_unit|pos5 [1]) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos5 [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\JUEGO|position_reg_unit|pos5 [1]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~65 .extended_lut = "off";
defparam \VGA|blue[6]~65 .lut_mask = 64'h55AA50AA11AA10AA;
defparam \VGA|blue[6]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N9
cyclonev_lcell_comb \VGA|blue[6]~66 (
// Equation(s):
// \VGA|blue[6]~66_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & 
// (((\JUEGO|position_reg_unit|pos6 [1])))) # (\JUEGO|position_reg_unit|pos6 [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\JUEGO|position_reg_unit|pos6 [1] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & ((\JUEGO|position_reg_unit|pos6 [1]))) # (\JUEGO|position_reg_unit|pos6 [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\JUEGO|position_reg_unit|pos6 [1])) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos6 [0] & (\JUEGO|position_reg_unit|pos6 [1])) # (\JUEGO|position_reg_unit|pos6 [0] & (!\JUEGO|position_reg_unit|pos6 [1] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos6 [0] $ (!\JUEGO|position_reg_unit|pos6 [1]) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos6 [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\JUEGO|position_reg_unit|pos6 [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~66 .extended_lut = "off";
defparam \VGA|blue[6]~66 .lut_mask = 64'h5A5A5A0A1A1A1A0A;
defparam \VGA|blue[6]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N6
cyclonev_lcell_comb \VGA|blue[6]~67 (
// Equation(s):
// \VGA|blue[6]~67_combout  = ( \VGA|blue[6]~66_combout  & ( (!\VGA|blue[2]~26_combout  & ((!\VGA|blue[2]~23_combout ) # ((!\VGA|blue[2]~24_combout ) # (\VGA|blue[6]~65_combout )))) ) ) # ( !\VGA|blue[6]~66_combout  & ( (!\VGA|blue[2]~26_combout  & 
// ((!\VGA|blue[2]~24_combout ) # ((\VGA|blue[2]~23_combout  & \VGA|blue[6]~65_combout )))) ) )

	.dataa(!\VGA|blue[2]~23_combout ),
	.datab(!\VGA|blue[2]~24_combout ),
	.datac(!\VGA|blue[6]~65_combout ),
	.datad(!\VGA|blue[2]~26_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[6]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~67 .extended_lut = "off";
defparam \VGA|blue[6]~67 .lut_mask = 64'hCD00CD00EF00EF00;
defparam \VGA|blue[6]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N57
cyclonev_lcell_comb \VGA|blue[6]~68 (
// Equation(s):
// \VGA|blue[6]~68_combout  = ( \VGA|blue[6]~64_combout  & ( \VGA|blue[6]~67_combout  & ( (\VGA|blue[2]~25_combout  & (\VGA|blue[2]~23_combout  & (!\VGA|blue[2]~24_combout  & !\VGA|blue[2]~18_combout ))) ) ) ) # ( \VGA|blue[6]~64_combout  & ( 
// !\VGA|blue[6]~67_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) ) # ( !\VGA|blue[6]~64_combout  & ( !\VGA|blue[6]~67_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) )

	.dataa(!\VGA|blue[2]~25_combout ),
	.datab(!\VGA|blue[2]~23_combout ),
	.datac(!\VGA|blue[2]~24_combout ),
	.datad(!\VGA|blue[2]~18_combout ),
	.datae(!\VGA|blue[6]~64_combout ),
	.dataf(!\VGA|blue[6]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~68 .extended_lut = "off";
defparam \VGA|blue[6]~68 .lut_mask = 64'h5500550000001000;
defparam \VGA|blue[6]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N6
cyclonev_lcell_comb \VGA|blue[6]~82 (
// Equation(s):
// \VGA|blue[6]~82_combout  = ( !\VGA|blue[2]~34_combout  & ( (((!\JUEGO|position_reg_unit|pos2 [1] & ((!\JUEGO|position_reg_unit|pos2 [0]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ))) # 
// (\JUEGO|position_reg_unit|pos2 [1] & ((\JUEGO|position_reg_unit|pos2 [0]))))) # (\VGA|blue[2]~33_combout ) ) ) # ( \VGA|blue[2]~34_combout  & ( (!\VGA|blue[2]~33_combout  & ((!\JUEGO|position_reg_unit|pos1 [0] & (!\JUEGO|position_reg_unit|pos1 [1])) # 
// (\JUEGO|position_reg_unit|pos1 [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout )) # (\JUEGO|position_reg_unit|pos1 [1]))))) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\JUEGO|position_reg_unit|pos1 [0]),
	.datac(!\JUEGO|position_reg_unit|pos1 [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout ),
	.datae(!\VGA|blue[2]~34_combout ),
	.dataf(!\JUEGO|position_reg_unit|pos2 [0]),
	.datag(!\JUEGO|position_reg_unit|pos2 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~82 .extended_lut = "on";
defparam \VGA|blue[6]~82 .lut_mask = 64'hF5F582A25FFF82A2;
defparam \VGA|blue[6]~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y58_N42
cyclonev_lcell_comb \VGA|blue[6]~70 (
// Equation(s):
// \VGA|blue[6]~70_combout  = ( \VGA|blue[2]~16_combout  & ( \VGA|blue[6]~82_combout  ) ) # ( !\VGA|blue[2]~16_combout  & ( \VGA|blue[6]~82_combout  ) ) # ( \VGA|blue[2]~16_combout  & ( !\VGA|blue[6]~82_combout  & ( \VGA|blue[2]~33_combout  ) ) ) # ( 
// !\VGA|blue[2]~16_combout  & ( !\VGA|blue[6]~82_combout  & ( (\VGA|blue[2]~33_combout  & (((!\VGA|blue[6]~69_combout  & \VGA|blue[2]~18_combout )) # (\VGA|blue[6]~68_combout ))) ) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\VGA|blue[6]~69_combout ),
	.datac(!\VGA|blue[2]~18_combout ),
	.datad(!\VGA|blue[6]~68_combout ),
	.datae(!\VGA|blue[2]~16_combout ),
	.dataf(!\VGA|blue[6]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[6]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[6]~70 .extended_lut = "off";
defparam \VGA|blue[6]~70 .lut_mask = 64'h04555555FFFFFFFF;
defparam \VGA|blue[6]~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFDFFF0003FFFFFFFFFFFFFFFFFDFFF0001FFFFFFFFFFFFFFFFF8FFE0141FFFFFFFFFFFFFFFFF8FFC0002FFFFFFFFFFFFFFFFF8FF803A0FFFFFFFFFFEF77CB6082000A07F6DF6EFFFDD77DD60B000CB67BEDF7F7FFDD77C3608001010FFADF5DFFFDD76DF60301A8B6BBEDF7DBFFEB84C3001000020FD623EFBFFFFFFFFE07805B017FFFFFFFFFFFFFFFE07808B843FFFFFFFFFFFFFFFE078FBD183FFFFFFFFFFFFFFFE07BFF5807FFFFFFFFFFFFFFFE0F7FFF813FFFFFFFFFFFFFFFE0FFFFD";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "003FFFFFFFFFFFFFFFE0FFFF8007FFFFFFFFFFFFFFFE0FFFE0607FFFFFFFFFFFFFFFE0FFFF2407FFFFFFFFFFFFFFFE0FFFF2403FFFFFFFFFFFFFFFE0FFFFB10FFFFFFFFFFFFFFFFF0FFFF022FFFFFFFFFFFFFFFFF07FFF2417FFFFFFFFFFFFFFFF07FFFFE87FFFFFFFFFFFFFFFF07FFFFF5FFFFFFFFFFFFFFFFF87FFFFFEFFFFFFFFFFFFFFFFF87FFC03EFFFFFFFFFFFFFFFFFC3FF001FFFFFFFFFFFFFFFFFFC1FC000FFFFFFFFFFFFFFFFFFE3F80007FFFFFFFFFFFFFFFFFE3F00007FFFFFFFFFFFFFFFFFF3E00003FFFFFFFFFFFFFFFFFFBC00F07FFFFFFFFFFFFFFFFFFFC0FFF7FFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFCFFEFFFFFFFFFFFFFFFFFFFFFCFDEFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\VGA|vamo_r|memory_array_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\VGA|address [12],\VGA|address [11],\VGA|address [10],\VGA|address [9],\VGA|address [8],\VGA|address [7],\VGA|address [6],\VGA|address [5],\VGA|address [4],\VGA|address [3],\VGA|address [2],\VGA|address [1],\VGA|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/TicTacToe.ram0_sram_249830e5.hdl.mif";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "video_controller:VGA|sram:vamo_b|altsyncram:memory_array_rtl_0|altsyncram_83d1:auto_generated|ALTSYNCRAM";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40320;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N33
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )))) ) ) ) # ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & 
// (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout )))) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout  & ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0] & (((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout  & !\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0344CF440377CF77;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N39
cyclonev_lcell_comb \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  
// & ( (\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N12
cyclonev_lcell_comb \VGA|blue[7]~76 (
// Equation(s):
// \VGA|blue[7]~76_combout  = ( \JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout  & (!\JUEGO|position_reg_unit|pos4 [0])) # (\VGA|blue[2]~25_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & !\JUEGO|position_reg_unit|pos3 [1])))) ) ) ) # ( !\JUEGO|position_reg_unit|pos3 [0] & ( \JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout  & 
// (!\JUEGO|position_reg_unit|pos4 [0])) # (\VGA|blue[2]~25_combout  & ((\JUEGO|position_reg_unit|pos3 [1]))) ) ) ) # ( \JUEGO|position_reg_unit|pos3 [0] & ( !\JUEGO|position_reg_unit|pos4 [1] & ( 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout  & ((!\VGA|blue[2]~25_combout  & (\JUEGO|position_reg_unit|pos4 [0])) # (\VGA|blue[2]~25_combout  & ((!\JUEGO|position_reg_unit|pos3 [1]))))) ) ) ) # ( 
// !\JUEGO|position_reg_unit|pos3 [0] & ( !\JUEGO|position_reg_unit|pos4 [1] & ( (!\VGA|blue[2]~25_combout  & (\JUEGO|position_reg_unit|pos4 [0] & (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\VGA|blue[2]~25_combout  & (((\JUEGO|position_reg_unit|pos3 [1])))) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos4 [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\JUEGO|position_reg_unit|pos3 [1]),
	.datad(!\VGA|blue[2]~25_combout ),
	.datae(!\JUEGO|position_reg_unit|pos3 [0]),
	.dataf(!\JUEGO|position_reg_unit|pos4 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~76 .extended_lut = "off";
defparam \VGA|blue[7]~76 .lut_mask = 64'h440F44C0AA0FAAC0;
defparam \VGA|blue[7]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N21
cyclonev_lcell_comb \VGA|Selector160~0 (
// Equation(s):
// \VGA|Selector160~0_combout  = ( !\JUEGO|position_reg_unit|pos7 [1] & ( \JUEGO|position_reg_unit|pos7 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos7 [1] & ( !\JUEGO|position_reg_unit|pos7 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos7 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos7 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector160~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector160~0 .extended_lut = "off";
defparam \VGA|Selector160~0 .lut_mask = 64'h0000FFFFEE0E0000;
defparam \VGA|Selector160~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N36
cyclonev_lcell_comb \VGA|Selector184~0 (
// Equation(s):
// \VGA|Selector184~0_combout  = ( !\JUEGO|position_reg_unit|pos8 [1] & ( \JUEGO|position_reg_unit|pos8 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos8 [1] & ( !\JUEGO|position_reg_unit|pos8 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\JUEGO|position_reg_unit|pos8 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos8 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector184~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector184~0 .extended_lut = "off";
defparam \VGA|Selector184~0 .lut_mask = 64'h0000FFFFA8FC0000;
defparam \VGA|Selector184~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N39
cyclonev_lcell_comb \VGA|Selector208~0 (
// Equation(s):
// \VGA|Selector208~0_combout  = ( !\JUEGO|position_reg_unit|pos9 [1] & ( \JUEGO|position_reg_unit|pos9 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & 
// ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) # ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  
// & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ) # (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos9 [1] & ( !\JUEGO|position_reg_unit|pos9 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\JUEGO|position_reg_unit|pos9 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos9 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|Selector208~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|Selector208~0 .extended_lut = "off";
defparam \VGA|Selector208~0 .lut_mask = 64'h0000FFFFAF8C0000;
defparam \VGA|Selector208~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N54
cyclonev_lcell_comb \VGA|blue[7]~71 (
// Equation(s):
// \VGA|blue[7]~71_combout  = ( \VGA|Selector184~0_combout  & ( \VGA|Selector208~0_combout  & ( (!\VGA|blue[2]~20_combout  & (!\VGA|red[0]~52_combout  & ((!\VGA|blue[2]~19_combout )))) # (\VGA|blue[2]~20_combout  & (((!\VGA|Selector160~0_combout  & 
// \VGA|blue[2]~19_combout )))) ) ) ) # ( !\VGA|Selector184~0_combout  & ( \VGA|Selector208~0_combout  & ( (!\VGA|blue[2]~20_combout  & ((!\VGA|red[0]~52_combout ) # ((\VGA|blue[2]~19_combout )))) # (\VGA|blue[2]~20_combout  & (((!\VGA|Selector160~0_combout  
// & \VGA|blue[2]~19_combout )))) ) ) ) # ( \VGA|Selector184~0_combout  & ( !\VGA|Selector208~0_combout  & ( (!\VGA|blue[2]~20_combout  & (!\VGA|red[0]~52_combout  & ((!\VGA|blue[2]~19_combout )))) # (\VGA|blue[2]~20_combout  & (((!\VGA|Selector160~0_combout 
// ) # (!\VGA|blue[2]~19_combout )))) ) ) ) # ( !\VGA|Selector184~0_combout  & ( !\VGA|Selector208~0_combout  & ( (!\VGA|blue[2]~20_combout  & ((!\VGA|red[0]~52_combout ) # ((\VGA|blue[2]~19_combout )))) # (\VGA|blue[2]~20_combout  & 
// (((!\VGA|Selector160~0_combout ) # (!\VGA|blue[2]~19_combout )))) ) ) )

	.dataa(!\VGA|blue[2]~20_combout ),
	.datab(!\VGA|red[0]~52_combout ),
	.datac(!\VGA|Selector160~0_combout ),
	.datad(!\VGA|blue[2]~19_combout ),
	.datae(!\VGA|Selector184~0_combout ),
	.dataf(!\VGA|Selector208~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~71 .extended_lut = "off";
defparam \VGA|blue[7]~71 .lut_mask = 64'hDDFADD5088FA8850;
defparam \VGA|blue[7]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N18
cyclonev_lcell_comb \VGA|blue[7]~73 (
// Equation(s):
// \VGA|blue[7]~73_combout  = ( !\JUEGO|position_reg_unit|pos6 [1] & ( \JUEGO|position_reg_unit|pos6 [0] & ( (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout  & 
// (!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ((!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2])))) ) ) ) # ( 
// \JUEGO|position_reg_unit|pos6 [1] & ( !\JUEGO|position_reg_unit|pos6 [0] ) )

	.dataa(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\JUEGO|position_reg_unit|pos6 [1]),
	.dataf(!\JUEGO|position_reg_unit|pos6 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~73 .extended_lut = "off";
defparam \VGA|blue[7]~73 .lut_mask = 64'h0000FFFFE0EE0000;
defparam \VGA|blue[7]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N27
cyclonev_lcell_comb \VGA|blue[7]~72 (
// Equation(s):
// \VGA|blue[7]~72_combout  = ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & 
// (((\JUEGO|position_reg_unit|pos5 [1])))) # (\JUEGO|position_reg_unit|pos5 [0] & (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & (!\JUEGO|position_reg_unit|pos5 [1] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// \VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & ((\JUEGO|position_reg_unit|pos5 [1]))) # (\JUEGO|position_reg_unit|pos5 [0] & 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2] & !\JUEGO|position_reg_unit|pos5 [1])) ) ) ) # ( \VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\JUEGO|position_reg_unit|pos5 [0] & (\JUEGO|position_reg_unit|pos5 [1])) # (\JUEGO|position_reg_unit|pos5 [0] & (!\JUEGO|position_reg_unit|pos5 [1] & 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout )) ) ) ) # ( !\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// !\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\JUEGO|position_reg_unit|pos5 [0] $ (!\JUEGO|position_reg_unit|pos5 [1]) ) ) )

	.dataa(!\JUEGO|position_reg_unit|pos5 [0]),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\JUEGO|position_reg_unit|pos5 [1]),
	.datad(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout ),
	.datae(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~72 .extended_lut = "off";
defparam \VGA|blue[7]~72 .lut_mask = 64'h5A5A5A0A1A1A1A0A;
defparam \VGA|blue[7]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N48
cyclonev_lcell_comb \VGA|blue[7]~74 (
// Equation(s):
// \VGA|blue[7]~74_combout  = ( !\VGA|blue[2]~26_combout  & ( (!\VGA|blue[2]~24_combout ) # ((!\VGA|blue[2]~23_combout  & (\VGA|blue[7]~73_combout )) # (\VGA|blue[2]~23_combout  & ((\VGA|blue[7]~72_combout )))) ) )

	.dataa(!\VGA|blue[7]~73_combout ),
	.datab(!\VGA|blue[2]~24_combout ),
	.datac(!\VGA|blue[2]~23_combout ),
	.datad(!\VGA|blue[7]~72_combout ),
	.datae(gnd),
	.dataf(!\VGA|blue[2]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~74 .extended_lut = "off";
defparam \VGA|blue[7]~74 .lut_mask = 64'hDCDFDCDF00000000;
defparam \VGA|blue[7]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y58_N0
cyclonev_lcell_comb \VGA|blue[7]~75 (
// Equation(s):
// \VGA|blue[7]~75_combout  = ( \VGA|blue[7]~71_combout  & ( \VGA|blue[7]~74_combout  & ( (\VGA|blue[2]~25_combout  & (!\VGA|blue[2]~24_combout  & (\VGA|blue[2]~23_combout  & !\VGA|blue[2]~18_combout ))) ) ) ) # ( \VGA|blue[7]~71_combout  & ( 
// !\VGA|blue[7]~74_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) ) # ( !\VGA|blue[7]~71_combout  & ( !\VGA|blue[7]~74_combout  & ( (\VGA|blue[2]~25_combout  & !\VGA|blue[2]~18_combout ) ) ) )

	.dataa(!\VGA|blue[2]~25_combout ),
	.datab(!\VGA|blue[2]~24_combout ),
	.datac(!\VGA|blue[2]~23_combout ),
	.datad(!\VGA|blue[2]~18_combout ),
	.datae(!\VGA|blue[7]~71_combout ),
	.dataf(!\VGA|blue[7]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~75 .extended_lut = "off";
defparam \VGA|blue[7]~75 .lut_mask = 64'h5500550000000400;
defparam \VGA|blue[7]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N24
cyclonev_lcell_comb \VGA|blue[7]~78 (
// Equation(s):
// \VGA|blue[7]~78_combout  = ( !\VGA|blue[2]~34_combout  & ( ((!\JUEGO|position_reg_unit|pos2 [1] & (((!\JUEGO|position_reg_unit|pos2 [0])) # (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))) # 
// (\JUEGO|position_reg_unit|pos2 [1] & (((\JUEGO|position_reg_unit|pos2 [0]))))) # (\VGA|blue[2]~33_combout ) ) ) # ( \VGA|blue[2]~34_combout  & ( (!\VGA|blue[2]~33_combout  & ((!\JUEGO|position_reg_unit|pos1 [1] & (((!\JUEGO|position_reg_unit|pos1 [0])) # 
// (\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ))) # (\JUEGO|position_reg_unit|pos1 [1] & (((\JUEGO|position_reg_unit|pos1 [0])))))) ) )

	.dataa(!\VGA|blue[2]~33_combout ),
	.datab(!\VGA|vamo_b|memory_array_rtl_0|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\JUEGO|position_reg_unit|pos1 [1]),
	.datad(!\JUEGO|position_reg_unit|pos1 [0]),
	.datae(!\VGA|blue[2]~34_combout ),
	.dataf(!\JUEGO|position_reg_unit|pos2 [0]),
	.datag(!\JUEGO|position_reg_unit|pos2 [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~78 .extended_lut = "on";
defparam \VGA|blue[7]~78 .lut_mask = 64'hF5F5A02A7F7FA02A;
defparam \VGA|blue[7]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N30
cyclonev_lcell_comb \VGA|blue[7]~77 (
// Equation(s):
// \VGA|blue[7]~77_combout  = ( \VGA|blue[2]~33_combout  & ( \VGA|blue[2]~18_combout  & ( ((!\VGA|blue[7]~76_combout ) # ((\VGA|blue[7]~78_combout ) # (\VGA|blue[7]~75_combout ))) # (\VGA|blue[2]~16_combout ) ) ) ) # ( !\VGA|blue[2]~33_combout  & ( 
// \VGA|blue[2]~18_combout  & ( \VGA|blue[7]~78_combout  ) ) ) # ( \VGA|blue[2]~33_combout  & ( !\VGA|blue[2]~18_combout  & ( ((\VGA|blue[7]~78_combout ) # (\VGA|blue[7]~75_combout )) # (\VGA|blue[2]~16_combout ) ) ) ) # ( !\VGA|blue[2]~33_combout  & ( 
// !\VGA|blue[2]~18_combout  & ( \VGA|blue[7]~78_combout  ) ) )

	.dataa(!\VGA|blue[2]~16_combout ),
	.datab(!\VGA|blue[7]~76_combout ),
	.datac(!\VGA|blue[7]~75_combout ),
	.datad(!\VGA|blue[7]~78_combout ),
	.datae(!\VGA|blue[2]~33_combout ),
	.dataf(!\VGA|blue[2]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|blue[7]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|blue[7]~77 .extended_lut = "off";
defparam \VGA|blue[7]~77 .lut_mask = 64'h00FF5FFF00FFDFFF;
defparam \VGA|blue[7]~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N54
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
