
---------- Begin Simulation Statistics ----------
final_tick                                   36374910                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52085                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699856                       # Number of bytes of host memory used
host_op_rate                                   102812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              150542514                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12577                       # Number of instructions simulated
sim_ops                                         24840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    36374910                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     20174                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11979                       # number of cc regfile writes
system.cpu.committedInsts                       12577                       # Number of Instructions Simulated
system.cpu.committedOps                         24840                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              10.403594                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        10.403594                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      4821                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2159                       # number of floating regfile writes
system.cpu.idleCycles                           61931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  831                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3826                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.307782                       # Inst execution rate
system.cpu.iew.exec_refs                         7563                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2413                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10186                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  5977                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                82                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3052                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               48737                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  5150                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1268                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 40272                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     56                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3313                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    718                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3391                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          718                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            113                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     47404                       # num instructions consuming a value
system.cpu.iew.wb_count                         39270                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.608366                       # average fanout of values written-back
system.cpu.iew.wb_producers                     28839                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.300124                       # insts written-back per cycle
system.cpu.iew.wb_sent                          39699                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    56278                       # number of integer regfile reads
system.cpu.int_regfile_writes                   30792                       # number of integer regfile writes
system.cpu.ipc                               0.096121                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.096121                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               508      1.22%      1.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 31334     75.43%     76.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.05%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  67      0.16%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  158      0.38%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  464      1.12%     78.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   38      0.09%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  534      1.29%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 381      0.92%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                114      0.27%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4542     10.93%     91.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2168      5.22%     97.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             845      2.03%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            368      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  41540                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3086                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6109                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2734                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5956                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         678                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016322                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     531     78.32%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      2.51%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      1.33%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    16      2.36%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     44      6.49%     91.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    13      1.92%     92.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                29      4.28%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               19      2.80%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  38624                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             146737                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        36536                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             66677                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      48735                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     41540                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           23882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               173                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        31647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         68915                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.602772                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.573798                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               57126     82.89%     82.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2477      3.59%     86.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2131      3.09%     89.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1693      2.46%     92.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1668      2.42%     94.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1400      2.03%     96.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1286      1.87%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 738      1.07%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 396      0.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           68915                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.317472                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits           81                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses          538                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements          287                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses          619                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses         2341                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits           74                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses         2267                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads              361                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect           81                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted          538                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numPredictableLoads          650                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect          296                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect          159                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads                5977                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads                 7                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 5977                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3052                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   16719                       # number of misc regfile reads
system.cpu.numCycles                           130846                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           83                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          964                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    6786                       # Number of BP lookups
system.cpu.branchPred.condPredicted              5112                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               958                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2653                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1861                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             70.147003                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     384                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             398                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              377                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           23535                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               682                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples        65467                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.379428                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.293589                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           57421     87.71%     87.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            2495      3.81%     91.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            1816      2.77%     94.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            1370      2.09%     96.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             648      0.99%     97.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             322      0.49%     97.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             286      0.44%     98.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             187      0.29%     98.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             922      1.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total        65467                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                12577                       # Number of instructions committed
system.cpu.commit.opsCommitted                  24840                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        4607                       # Number of memory references committed
system.cpu.commit.loads                          2860                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       2725                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1642                       # Number of committed floating point instructions.
system.cpu.commit.integer                       23846                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   177                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          191      0.77%      0.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        19061     76.74%     77.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            9      0.04%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd           12      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           72      0.29%     77.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          238      0.96%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           30      0.12%     78.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          280      1.13%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          272      1.10%     81.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           68      0.27%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         2516     10.13%     91.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1443      5.81%     97.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead          344      1.38%     98.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          304      1.22%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        24840                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           922                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data         5695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         5695                       # number of overall hits
system.cpu.dcache.overall_hits::total            5695                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          688                       # number of overall misses
system.cpu.dcache.overall_misses::total           688                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43070262                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43070262                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43070262                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43070262                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         6383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6383                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         6383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6383                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.107786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.107786                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.107786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.107786                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62602.125000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62602.125000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62602.125000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62602.125000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2409                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           73                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          349                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          349                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          349                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          349                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     23787348                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23787348                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     23787348                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23787348                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.053110                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053110                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.053110                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053110                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70169.168142                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70169.168142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70169.168142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70169.168142                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31092632                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31092632                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.111423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.111423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60257.038760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60257.038760                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12062420                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12062420                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71375.266272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71375.266272                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     11977630                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11977630                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.098174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.098174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69637.383721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69637.383721                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11724928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11724928                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.097032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.097032                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68970.164706                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68970.164706                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           203.094222                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.799410                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            162074                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   203.094222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.396668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.396668                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             51403                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            51403                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    33242                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 26629                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      7462                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   864                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    718                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 1933                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   285                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                  55262                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1328                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        5056                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2419                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           150                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            62                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              35281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          31176                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        6786                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2266                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         32433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1988                       # Number of cycles fetch has spent squashing
system.cpu.fetch.pendingQuiesceStallCycles          207                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                      4385                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   495                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples              68915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.898658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.391325                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                    59225     85.94%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      621      0.90%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      512      0.74%     87.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      576      0.84%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      507      0.74%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      566      0.82%     89.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                      484      0.70%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      596      0.86%     91.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     5828      8.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total                68915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.051862                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.238265                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst         3652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3652                       # number of overall hits
system.cpu.icache.overall_hits::total            3652                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          733                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            733                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          733                       # number of overall misses
system.cpu.icache.overall_misses::total           733                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47081246                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47081246                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47081246                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47081246                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4385                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4385                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4385                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4385                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.167161                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.167161                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.167161                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.167161                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64230.894952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64230.894952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64230.894952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64230.894952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           82                       # number of writebacks
system.cpu.icache.writebacks::total                82                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          543                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36409382                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36409382                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36409382                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36409382                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.123831                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.123831                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.123831                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.123831                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67052.268877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67052.268877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67052.268877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67052.268877                       # average overall mshr miss latency
system.cpu.icache.replacements                     82                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3652                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          733                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           733                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47081246                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47081246                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.167161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.167161                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64230.894952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64230.894952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36409382                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36409382                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.123831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.123831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67052.268877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67052.268877                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           271.055773                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               543                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.725599                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   271.055773                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.529406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.529406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35623                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35623                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        4385                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            52                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         208                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    3117                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1305                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON     36374910                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    718                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    33935                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   15579                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2561                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                      7539                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  8583                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                  52973                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   438                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    578                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    398                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7426                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands               60912                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      133702                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                    73802                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      6584                       # Number of floating rename lookups
system.cpu.rename.committedMaps                 28776                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    32122                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3004                       # count of insts added to the skid buffer
system.cpu.rob.reads                           112608                       # The number of ROB reads
system.cpu.rob.writes                          100244                       # The number of ROB writes
system.cpu.thread_0.numInsts                    12577                       # Number of Instructions committed
system.cpu.thread_0.numOps                      24840                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        4                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                       4                       # number of overall hits
system.l2.demand_misses::.cpu.inst                540                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                338                       # number of demand (read+write) misses
system.l2.demand_misses::total                    878                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               540                       # number of overall misses
system.l2.overall_misses::.cpu.data               338                       # number of overall misses
system.l2.overall_misses::total                   878                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35935948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23497116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         59433064                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35935948                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23497116                       # number of overall miss cycles
system.l2.overall_miss_latency::total        59433064                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              339                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  882                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             339                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 882                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994475                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997050                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994475                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997050                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 66548.051852                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69518.094675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 67691.416856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 66548.051852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69518.094675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 67691.416856                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               878                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32858430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     21570468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54428898                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32858430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     21570468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54428898                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997050                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995465                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997050                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995465                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60848.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63817.952663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61991.911162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60848.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63817.952663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61991.911162                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           81                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               81                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           81                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           81                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 170                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     11583148                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11583148                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68136.164706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68136.164706                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            170                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10614482                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10614482                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62438.129412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62438.129412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35935948                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35935948                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994475                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994475                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 66548.051852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 66548.051852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32858430                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32858430                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994475                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994475                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60848.944444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60848.944444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11913968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11913968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.994083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.994083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70916.476190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70916.476190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10955986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10955986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.994083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.994083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65214.202381                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65214.202381                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   486.445145                       # Cycle average of tags in use
system.l2.tags.total_refs                         963                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       878                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.096811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       284.250756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       202.194389                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.069397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.049364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.118761                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          699                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.214355                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      8582                       # Number of tag accesses
system.l2.tags.data_accesses                     8582                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000525008                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       878                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   56192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1544.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      36307634                       # Total gap between requests
system.mem_ctrls.avgGap                      41352.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        34560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        21632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 950105443.559860467911                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 594695629.487468242645                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          540                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13032216                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      9163350                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24133.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27110.50                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        34560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        21632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         56192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          540                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            878                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    950105444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    594695629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1544801073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    950105444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    950105444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    950105444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    594695629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1544801073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  878                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           55                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           38                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5733066                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4390000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           22195566                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6529.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25279.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 735                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   406.616541                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   248.553600                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   363.680194                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           35     26.32%     26.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           30     22.56%     48.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           12      9.02%     57.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           11      8.27%     66.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            4      3.01%     69.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           10      7.52%     76.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      2.26%     78.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      4.51%     83.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           22     16.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 56192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1544.801073                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               12.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          728280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        4041240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     15566130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       859680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      24022005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   660.400397                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      2126150                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     33208760                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          292740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          136620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2227680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     14379960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      1858560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      21354120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   587.056298                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      4714240                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     30620670                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                708                       # Transaction distribution
system.membus.trans_dist::ReadExReq               170                       # Transaction distribution
system.membus.trans_dist::ReadExResp              170                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           708                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         1756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        56192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        56192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   56192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               878                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     878    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 878                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1235798                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4627332                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             170                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           543                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          169                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1168                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        40000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        21696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  61696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              882                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    880     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                882                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     36374910                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             313584                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452862                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            282726                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
