
;; Function do_command (do_command, funcdef_no=0, decl_uid=4478, cgraph_uid=1, symbol_order=1)



try_optimize_cfg iteration 1



do_command

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp]
;;  ref usage 	r0={3d,3u} r1={1d,1u} r2={4d,4u} r3={12d,11u} r11={3d,11u} r13={5d,11u} r14={1d,1u} r102={1d,1u} 
;;    total ref usage 73{30d,43u,0e} in 32{32 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
(note 6 1 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 33 6 34 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [2  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "sdc.c":70:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 34 33 35 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "sdc.c":70:1 -1
     (nil))
(insn/f 35 34 36 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) "sdc.c":70:1 -1
     (nil))
(insn 36 35 37 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "sdc.c":70:1 -1
     (nil))
(note 37 36 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 37 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 cmd+0 S4 A32])
        (reg:SI 0 r0 [ cmd ])) "sdc.c":70:1 253 {*arm_movsi_insn}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 arg+0 S4 A32])
        (reg:SI 1 r1 [ arg ])) "sdc.c":70:1 253 {*arm_movsi_insn}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 resp+0 S4 A32])
        (reg:SI 2 r2 [ resp ])) "sdc.c":70:1 253 {*arm_movsi_insn}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg/f:SI 3 r3 [125])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":71:17 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg:SI 3 r3 [orig:113 base.0_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [125]) [1 base+0 S4 A32])) "sdc.c":71:17 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (plus:SI (reg:SI 3 r3 [orig:113 base.0_1 ] [113])
            (const_int 8 [0x8]))) "sdc.c":71:17 7 {*arm_addsi3}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 2 r2 [orig:115 _3 ] [115])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "sdc.c":71:4 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg:SI 3 r3 [orig:116 arg.1_4 ] [116])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 arg+0 S4 A32])) "sdc.c":71:31 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (mem:SI (reg/f:SI 2 r2 [orig:115 _3 ] [115]) [1 *_3+0 S4 A32])
        (reg:SI 3 r3 [orig:116 arg.1_4 ] [116])) "sdc.c":71:29 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [126])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 resp+0 S4 A32])) "sdc.c":72:44 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (ashift:SI (reg:SI 3 r3 [126])
            (const_int 6 [0x6]))) "sdc.c":72:44 147 {*arm_shiftsi3}
     (nil))
(insn 16 15 17 2 (set (reg:SI 2 r2 [orig:118 _6 ] [118])
        (ior:SI (reg:SI 3 r3 [orig:117 _5 ] [117])
            (const_int 1024 [0x400]))) "sdc.c":72:37 106 {*iorsi3_insn}
     (nil))
(insn 17 16 18 2 (set (reg:SI 3 r3 [127])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 cmd+0 S4 A32])) "sdc.c":72:49 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (ior:SI (reg:SI 2 r2 [orig:118 _6 ] [118])
            (reg:SI 3 r3 [127]))) "sdc.c":72:49 106 {*iorsi3_insn}
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 3 r3 [128])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":72:17 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 21 2 (set (reg:SI 3 r3 [orig:120 base.2_8 ] [120])
        (mem/c:SI (reg/f:SI 3 r3 [128]) [1 base+0 S4 A32])) "sdc.c":72:17 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 24 2 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (plus:SI (reg:SI 3 r3 [orig:120 base.2_8 ] [120])
            (const_int 12 [0xc]))) "sdc.c":72:17 7 {*arm_addsi3}
     (nil))
(insn 24 21 27 2 (set (mem:SI (reg/f:SI 3 r3 [orig:122 _10 ] [122]) [1 *_10+0 S4 A32])
        (reg:SI 2 r2 [orig:123 _11 ] [123])) "sdc.c":72:29 253 {*arm_movsi_insn}
     (nil))
(insn 27 24 28 2 (clobber (reg/i:SI 0 r0)) "sdc.c":74:1 -1
     (nil))
(insn 28 27 31 2 (clobber (reg:SI 3 r3 [orig:124 <retval> ] [124])) "sdc.c":74:1 -1
     (nil))
(insn 31 28 26 2 (const_int 0 [0]) "sdc.c":74:1 311 {nop}
     (nil))
(insn 26 31 29 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:124 <retval> ] [124])) "sdc.c":74:1 253 {*arm_movsi_insn}
     (nil))
(insn 29 26 38 2 (use (reg/i:SI 0 r0)) "sdc.c":74:1 -1
     (nil))
(note 38 29 39 2 NOTE_INSN_EPILOGUE_BEG)
(insn 39 38 40 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "sdc.c":74:1 -1
     (nil))
(insn/f 40 39 41 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "sdc.c":74:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 41 40 42 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "sdc.c":74:1 -1
     (nil))
(insn/f 42 41 43 2 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [2  S4 A32])) "sdc.c":74:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 43 42 44 2 (simple_return) "sdc.c":74:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 44 43 32)
(note 32 44 0 NOTE_INSN_DELETED)

;; Function sdc_handler (sdc_handler, funcdef_no=1, decl_uid=4488, cgraph_uid=2, symbol_order=10)



try_optimize_cfg iteration 1



sdc_handler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,6u} r1={8d,3u} r2={24d,19u} r3={86d,81u} r11={3d,55u} r12={8d} r13={5d,36u} r14={5d,2u} r15={5d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={14d,10u} r101={4d} r102={1d,1u} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 735{522d,213u,0e} in 173{169 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 3 1 216 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 216 3 217 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [2  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "sdc.c":82:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [2  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 217 216 218 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "sdc.c":82:1 -1
     (nil))
(insn/f 218 217 219 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) "sdc.c":82:1 -1
     (nil))
(insn 219 218 220 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "sdc.c":82:1 -1
     (nil))
(note 220 219 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 220 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 3 r3 [154])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":94:26 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (reg:SI 3 r3 [orig:113 base.3_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [154]) [1 base+0 S4 A32])) "sdc.c":94:26 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 9 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (plus:SI (reg:SI 3 r3 [orig:113 base.3_1 ] [113])
            (const_int 52 [0x34]))) "sdc.c":94:26 7 {*arm_addsi3}
     (nil))
(insn 9 7 10 2 (set (reg:SI 3 r3 [155])
        (mem:SI (reg/f:SI 3 r3 [orig:115 _3 ] [115]) [1 *_3+0 S4 A32])) "sdc.c":94:10 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [1 status+0 S4 A64])
        (reg:SI 3 r3 [155])) "sdc.c":94:10 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 r3 [156])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f2801b4c480 color>)) "sdc.c":95:12 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg:SI 3 r3 [157])
        (mem/c:SI (reg/f:SI 3 r3 [156]) [1 color+0 S4 A32])) "sdc.c":95:12 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 oldcolor+0 S4 A32])
        (reg:SI 3 r3 [157])) "sdc.c":95:12 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [158])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [1 status+0 S4 A64])) "sdc.c":97:14 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (and:SI (reg:SI 3 r3 [158])
            (const_int 131072 [0x20000]))) "sdc.c":97:14 90 {*arm_andsi3_insn}
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:116 _4 ] [116])
            (const_int 0 [0]))) "sdc.c":97:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 104)
            (pc))) "sdc.c":97:6 273 {arm_cond_branch}
     (nil)
 -> 104)
;;  succ:       3 (FALLTHRU)
;;              11
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg/f:SI 3 r3 [159])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f2801b4c480 color>)) "sdc.c":98:12 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 21 3 (set (reg:SI 2 r2 [160])
        (const_int 2 [0x2])) "sdc.c":98:12 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 22 3 (set (mem/c:SI (reg/f:SI 3 r3 [159]) [1 color+0 S4 A32])
        (reg:SI 2 r2 [160])) "sdc.c":98:12 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 3 (set (reg/f:SI 3 r3 [161])
        (symbol_ref:SI ("rxbuf") [flags 0x2]  <var_decl 0x7f2800e6a360 rxbuf>)) "sdc.c":100:9 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 3 (set (reg/f:SI 3 r3 [162])
        (mem/f/c:SI (reg/f:SI 3 r3 [161]) [3 rxbuf+0 S4 A32])) "sdc.c":100:9 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 3 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 up+0 S4 A64])
        (reg/f:SI 3 r3 [162])) "sdc.c":100:9 253 {*arm_movsi_insn}
     (nil))
(insn 25 24 26 3 (set (reg:SI 3 r3 [164])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [1 status+0 S4 A64])) "sdc.c":101:17 253 {*arm_movsi_insn}
     (nil))
(insn 26 25 27 3 (set (reg:SI 3 r3 [163])
        (and:SI (reg:SI 3 r3 [164])
            (const_int 42 [0x2a]))) "sdc.c":101:17 90 {*arm_andsi3_insn}
     (nil))
(insn 27 26 28 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 status_err+0 S4 A32])
        (reg:SI 3 r3 [163])) "sdc.c":101:17 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 3 (set (reg:SI 3 r3 [165])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 status_err+0 S4 A32])) "sdc.c":102:9 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [165])
            (const_int 0 [0]))) "sdc.c":102:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) "sdc.c":102:9 273 {arm_cond_branch}
     (nil)
 -> 83)
;;  succ:       4 (FALLTHRU)
;;              9
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 4 (set (reg/f:SI 3 r3 [166])
        (symbol_ref:SI ("rxcount") [flags 0x2]  <var_decl 0x7f2800e6a480 rxcount>)) "sdc.c":102:22 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 4 (set (reg:SI 3 r3 [orig:117 rxcount.4_5 ] [117])
        (mem/c:SI (reg/f:SI 3 r3 [166]) [1 rxcount+0 S4 A32])) "sdc.c":102:22 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:117 rxcount.4_5 ] [117])
            (const_int 0 [0]))) "sdc.c":102:22 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) "sdc.c":102:22 273 {arm_cond_branch}
     (nil)
 -> 83)
;;  succ:       5 (FALLTHRU)
;;              9
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 5 (set (reg:SI 3 r3 [167])
        (const_int 0 [0])) "sdc.c":104:16 253 {*arm_movsi_insn}
     (nil))
(insn 38 37 209 5 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])
        (reg:SI 3 r3 [167])) "sdc.c":104:16 253 {*arm_movsi_insn}
     (nil))
(jump_insn 209 38 210 5 (set (pc)
        (label_ref 55)) "sdc.c":104:9 284 {*arm_jump}
     (nil)
 -> 55)
;;  succ:       7 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 210 209 57)
;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
(code_label 57 210 41 6 8 (nil) [1 uses])
(note 41 57 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg/f:SI 3 r3 [168])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":105:38 253 {*arm_movsi_insn}
     (nil))
(insn 43 42 44 6 (set (reg:SI 3 r3 [orig:118 base.5_6 ] [118])
        (mem/c:SI (reg/f:SI 3 r3 [168]) [1 base+0 S4 A32])) "sdc.c":105:38 253 {*arm_movsi_insn}
     (nil))
(insn 44 43 45 6 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (plus:SI (reg:SI 3 r3 [orig:118 base.5_6 ] [118])
            (const_int 128 [0x80]))) "sdc.c":105:38 7 {*arm_addsi3}
     (nil))
(insn 45 44 46 6 (set (reg/f:SI 1 r1 [orig:120 _8 ] [120])
        (reg:SI 3 r3 [orig:119 _7 ] [119])) "sdc.c":105:25 253 {*arm_movsi_insn}
     (nil))
(insn 46 45 47 6 (set (reg:SI 3 r3 [orig:121 i.6_9 ] [121])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])) "sdc.c":105:17 253 {*arm_movsi_insn}
     (nil))
(insn 47 46 48 6 (set (reg:SI 3 r3 [orig:122 _10 ] [122])
        (ashift:SI (reg:SI 3 r3 [orig:121 i.6_9 ] [121])
            (const_int 2 [0x2]))) "sdc.c":105:17 147 {*arm_shiftsi3}
     (nil))
(insn 48 47 49 6 (set (reg:SI 2 r2 [169])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 up+0 S4 A64])) "sdc.c":105:17 253 {*arm_movsi_insn}
     (nil))
(insn 49 48 50 6 (set (reg/f:SI 3 r3 [orig:123 _11 ] [123])
        (plus:SI (reg:SI 2 r2 [169])
            (reg:SI 3 r3 [orig:122 _10 ] [122]))) "sdc.c":105:17 7 {*arm_addsi3}
     (nil))
(insn 50 49 51 6 (set (reg:SI 2 r2 [orig:124 _12 ] [124])
        (mem:SI (reg/f:SI 1 r1 [orig:120 _8 ] [120]) [1 *_8+0 S4 A32])) "sdc.c":105:24 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 6 (set (mem:SI (reg/f:SI 3 r3 [orig:123 _11 ] [123]) [1 *_11+0 S4 A32])
        (reg:SI 2 r2 [orig:124 _12 ] [124])) "sdc.c":105:22 253 {*arm_movsi_insn}
     (nil))
(insn 52 51 53 6 (set (reg:SI 3 r3 [171])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])) "sdc.c":104:30 253 {*arm_movsi_insn}
     (nil))
(insn 53 52 54 6 (set (reg:SI 3 r3 [170])
        (plus:SI (reg:SI 3 r3 [171])
            (const_int 1 [0x1]))) "sdc.c":104:30 7 {*arm_addsi3}
     (nil))
(insn 54 53 55 6 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])
        (reg:SI 3 r3 [170])) "sdc.c":104:30 253 {*arm_movsi_insn}
     (nil))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              5 [always] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 55 54 56 7 7 (nil) [1 uses])
(note 56 55 60 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 60 56 61 7 (set (reg:SI 3 r3 [172])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])) "sdc.c":104:23 253 {*arm_movsi_insn}
     (nil))
(insn 61 60 62 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [172])
            (const_int 15 [0xf]))) "sdc.c":104:23 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 62 61 63 7 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) "sdc.c":104:23 273 {arm_cond_branch}
     (nil)
 -> 57)
;;  succ:       6
;;              8 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 8 (set (reg:SI 3 r3 [174])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 up+0 S4 A64])) "sdc.c":106:12 253 {*arm_movsi_insn}
     (nil))
(insn 65 64 66 8 (set (reg:SI 3 r3 [173])
        (plus:SI (reg:SI 3 r3 [174])
            (const_int 64 [0x40]))) "sdc.c":106:12 7 {*arm_addsi3}
     (nil))
(insn 66 65 67 8 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 up+0 S4 A64])
        (reg:SI 3 r3 [173])) "sdc.c":106:12 253 {*arm_movsi_insn}
     (nil))
(insn 67 66 68 8 (set (reg/f:SI 3 r3 [175])
        (symbol_ref:SI ("rxcount") [flags 0x2]  <var_decl 0x7f2800e6a480 rxcount>)) "sdc.c":107:17 253 {*arm_movsi_insn}
     (nil))
(insn 68 67 69 8 (set (reg:SI 3 r3 [orig:125 rxcount.7_13 ] [125])
        (mem/c:SI (reg/f:SI 3 r3 [175]) [1 rxcount+0 S4 A32])) "sdc.c":107:17 253 {*arm_movsi_insn}
     (nil))
(insn 69 68 70 8 (set (reg:SI 3 r3 [orig:126 _14 ] [126])
        (plus:SI (reg:SI 3 r3 [orig:125 rxcount.7_13 ] [125])
            (const_int -64 [0xffffffffffffffc0]))) "sdc.c":107:17 7 {*arm_addsi3}
     (nil))
(insn 70 69 71 8 (set (reg/f:SI 2 r2 [176])
        (symbol_ref:SI ("rxcount") [flags 0x2]  <var_decl 0x7f2800e6a480 rxcount>)) "sdc.c":107:17 253 {*arm_movsi_insn}
     (nil))
(insn 71 70 72 8 (set (mem/c:SI (reg/f:SI 2 r2 [176]) [1 rxcount+0 S4 A32])
        (reg:SI 3 r3 [orig:126 _14 ] [126])) "sdc.c":107:17 253 {*arm_movsi_insn}
     (nil))
(insn 72 71 73 8 (set (reg/f:SI 3 r3 [177])
        (symbol_ref:SI ("rxbuf") [flags 0x2]  <var_decl 0x7f2800e6a360 rxbuf>)) "sdc.c":108:15 253 {*arm_movsi_insn}
     (nil))
(insn 73 72 74 8 (set (reg/f:SI 3 r3 [orig:127 rxbuf.8_15 ] [127])
        (mem/f/c:SI (reg/f:SI 3 r3 [177]) [3 rxbuf+0 S4 A32])) "sdc.c":108:15 253 {*arm_movsi_insn}
     (nil))
(insn 74 73 75 8 (set (reg/f:SI 3 r3 [orig:128 _16 ] [128])
        (plus:SI (reg/f:SI 3 r3 [orig:127 rxbuf.8_15 ] [127])
            (const_int 64 [0x40]))) "sdc.c":108:15 7 {*arm_addsi3}
     (nil))
(insn 75 74 76 8 (set (reg/f:SI 2 r2 [178])
        (symbol_ref:SI ("rxbuf") [flags 0x2]  <var_decl 0x7f2800e6a360 rxbuf>)) "sdc.c":108:15 253 {*arm_movsi_insn}
     (nil))
(insn 76 75 77 8 (set (mem/f/c:SI (reg/f:SI 2 r2 [178]) [3 rxbuf+0 S4 A32])
        (reg/f:SI 3 r3 [orig:128 _16 ] [128])) "sdc.c":108:15 253 {*arm_movsi_insn}
     (nil))
(insn 77 76 78 8 (set (reg/f:SI 3 r3 [179])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":109:25 253 {*arm_movsi_insn}
     (nil))
(insn 78 77 79 8 (set (reg:SI 3 r3 [orig:129 base.9_17 ] [129])
        (mem/c:SI (reg/f:SI 3 r3 [179]) [1 base+0 S4 A32])) "sdc.c":109:25 253 {*arm_movsi_insn}
     (nil))
(insn 79 78 81 8 (set (reg:SI 3 r3 [orig:130 _18 ] [130])
        (plus:SI (reg:SI 3 r3 [orig:129 base.9_17 ] [129])
            (const_int 52 [0x34]))) "sdc.c":109:25 7 {*arm_addsi3}
     (nil))
(insn 81 79 82 8 (set (reg:SI 3 r3 [180])
        (mem:SI (reg/f:SI 3 r3 [orig:131 _19 ] [131]) [1 *_19+0 S4 A32])) "sdc.c":109:9 253 {*arm_movsi_insn}
     (nil))
(insn 82 81 83 8 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [1 status+0 S4 A64])
        (reg:SI 3 r3 [180])) "sdc.c":109:9 253 {*arm_movsi_insn}
     (nil))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3
;;              4
;;              8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 83 82 84 9 6 (nil) [2 uses])
(note 84 83 85 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 9 (set (reg/f:SI 2 r2 [181])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f2801b4c480 color>)) "sdc.c":111:12 253 {*arm_movsi_insn}
     (nil))
(insn 86 85 87 9 (set (reg:SI 3 r3 [182])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 oldcolor+0 S4 A32])) "sdc.c":111:12 253 {*arm_movsi_insn}
     (nil))
(insn 87 86 88 9 (set (mem/c:SI (reg/f:SI 2 r2 [181]) [1 color+0 S4 A32])
        (reg:SI 3 r3 [182])) "sdc.c":111:12 253 {*arm_movsi_insn}
     (nil))
(insn 88 87 89 9 (set (reg/f:SI 3 r3 [183])
        (symbol_ref:SI ("rxcount") [flags 0x2]  <var_decl 0x7f2800e6a480 rxcount>)) "sdc.c":112:18 253 {*arm_movsi_insn}
     (nil))
(insn 89 88 90 9 (set (reg:SI 3 r3 [orig:132 rxcount.10_20 ] [132])
        (mem/c:SI (reg/f:SI 3 r3 [183]) [1 rxcount+0 S4 A32])) "sdc.c":112:18 253 {*arm_movsi_insn}
     (nil))
(insn 90 89 91 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:132 rxcount.10_20 ] [132])
            (const_int 0 [0]))) "sdc.c":112:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 91 90 92 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) "sdc.c":112:9 273 {arm_cond_branch}
     (nil)
 -> 194)
;;  succ:       10 (FALLTHRU)
;;              20
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 92 91 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 10 (set (reg:SI 2 r2)
        (const_int 21 [0x15])) "sdc.c":113:9 253 {*arm_movsi_insn}
     (nil))
(insn 94 93 95 10 (set (reg:SI 1 r1)
        (const_int 0 [0])) "sdc.c":113:9 253 {*arm_movsi_insn}
     (nil))
(insn 95 94 96 10 (set (reg:SI 0 r0)
        (const_int 12 [0xc])) "sdc.c":113:9 253 {*arm_movsi_insn}
     (nil))
(call_insn 96 95 97 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":113:9 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 97 96 98 10 (set (reg/f:SI 3 r3 [184])
        (symbol_ref:SI ("rxdone") [flags 0x2]  <var_decl 0x7f2800e6a5a0 rxdone>)) "sdc.c":114:16 253 {*arm_movsi_insn}
     (nil))
(insn 98 97 99 10 (set (reg:SI 2 r2 [185])
        (const_int 1 [0x1])) "sdc.c":114:16 253 {*arm_movsi_insn}
     (nil))
(insn 99 98 100 10 (set (mem/c:SI (reg/f:SI 3 r3 [184]) [1 rxdone+0 S4 A32])
        (reg:SI 2 r2 [185])) "sdc.c":114:16 253 {*arm_movsi_insn}
     (nil))
(insn 100 99 101 10 (set (reg:SI 0 r0)
        (symbol_ref:SI ("rxsem") [flags 0x2]  <var_decl 0x7f2800e6a6c0 rxsem>)) "sdc.c":116:9 253 {*arm_movsi_insn}
     (nil))
(call_insn 101 100 211 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("V") [flags 0x41]  <function_decl 0x7f2800e73200 V>) [0 V S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":116:9 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 211 101 212 10 (set (pc)
        (label_ref 194)) 284 {*arm_jump}
     (nil)
 -> 194)
;;  succ:       20 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 212 211 104)
;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 104 212 105 11 5 (nil) [1 uses])
(note 105 104 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 107 11 (set (reg:SI 3 r3 [186])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [1 status+0 S4 A64])) "sdc.c":119:19 253 {*arm_movsi_insn}
     (nil))
(insn 107 106 108 11 (set (reg:SI 3 r3 [orig:133 _21 ] [133])
        (and:SI (reg:SI 3 r3 [186])
            (const_int 262144 [0x40000]))) "sdc.c":119:19 90 {*arm_andsi3_insn}
     (nil))
(insn 108 107 109 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:133 _21 ] [133])
            (const_int 0 [0]))) "sdc.c":119:11 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 109 108 110 11 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) "sdc.c":119:11 273 {arm_cond_branch}
     (nil)
 -> 194)
;;  succ:       12 (FALLTHRU)
;;              20
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(note 110 109 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 111 110 112 12 (set (reg/f:SI 3 r3 [187])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f2801b4c480 color>)) "sdc.c":120:11 253 {*arm_movsi_insn}
     (nil))
(insn 112 111 113 12 (set (reg:SI 2 r2 [188])
        (const_int 3 [0x3])) "sdc.c":120:11 253 {*arm_movsi_insn}
     (nil))
(insn 113 112 114 12 (set (mem/c:SI (reg/f:SI 3 r3 [187]) [1 color+0 S4 A32])
        (reg:SI 2 r2 [188])) "sdc.c":120:11 253 {*arm_movsi_insn}
     (nil))
(insn 114 113 115 12 (set (reg/f:SI 3 r3 [189])
        (symbol_ref:SI ("txbuf") [flags 0x2]  <var_decl 0x7f2800e6a3f0 txbuf>)) "sdc.c":122:8 253 {*arm_movsi_insn}
     (nil))
(insn 115 114 116 12 (set (reg/f:SI 3 r3 [190])
        (mem/f/c:SI (reg/f:SI 3 r3 [189]) [3 txbuf+0 S4 A32])) "sdc.c":122:8 253 {*arm_movsi_insn}
     (nil))
(insn 116 115 117 12 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 up+0 S4 A64])
        (reg/f:SI 3 r3 [190])) "sdc.c":122:8 253 {*arm_movsi_insn}
     (nil))
(insn 117 116 118 12 (set (reg:SI 3 r3 [192])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [1 status+0 S4 A64])) "sdc.c":123:16 253 {*arm_movsi_insn}
     (nil))
(insn 118 117 119 12 (set (reg:SI 3 r3 [191])
        (and:SI (reg:SI 3 r3 [192])
            (const_int 10 [0xa]))) "sdc.c":123:16 90 {*arm_andsi3_insn}
     (nil))
(insn 119 118 120 12 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 status_err+0 S4 A32])
        (reg:SI 3 r3 [191])) "sdc.c":123:16 253 {*arm_movsi_insn}
     (nil))
(insn 120 119 121 12 (set (reg:SI 3 r3 [193])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 status_err+0 S4 A32])) "sdc.c":125:8 253 {*arm_movsi_insn}
     (nil))
(insn 121 120 122 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [193])
            (const_int 0 [0]))) "sdc.c":125:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 122 121 123 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 175)
            (pc))) "sdc.c":125:8 273 {arm_cond_branch}
     (nil)
 -> 175)
;;  succ:       13 (FALLTHRU)
;;              18
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 123 122 124 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 124 123 125 13 (set (reg/f:SI 3 r3 [194])
        (symbol_ref:SI ("txcount") [flags 0x2]  <var_decl 0x7f2800e6a510 txcount>)) "sdc.c":125:21 253 {*arm_movsi_insn}
     (nil))
(insn 125 124 126 13 (set (reg:SI 3 r3 [orig:134 txcount.11_22 ] [134])
        (mem/c:SI (reg/f:SI 3 r3 [194]) [1 txcount+0 S4 A32])) "sdc.c":125:21 253 {*arm_movsi_insn}
     (nil))
(insn 126 125 127 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:134 txcount.11_22 ] [134])
            (const_int 0 [0]))) "sdc.c":125:21 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 127 126 128 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 175)
            (pc))) "sdc.c":125:21 273 {arm_cond_branch}
     (nil)
 -> 175)
;;  succ:       14 (FALLTHRU)
;;              18
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 128 127 129 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 14 (set (reg:SI 3 r3 [195])
        (const_int 0 [0])) "sdc.c":127:15 253 {*arm_movsi_insn}
     (nil))
(insn 130 129 213 14 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])
        (reg:SI 3 r3 [195])) "sdc.c":127:15 253 {*arm_movsi_insn}
     (nil))
(jump_insn 213 130 214 14 (set (pc)
        (label_ref 147)) "sdc.c":127:8 284 {*arm_jump}
     (nil)
 -> 147)
;;  succ:       16 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 214 213 149)
;; basic block 15, loop depth 0, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(code_label 149 214 133 15 12 (nil) [1 uses])
(note 133 149 134 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 134 133 135 15 (set (reg:SI 3 r3 [orig:135 i.12_23 ] [135])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])) "sdc.c":128:41 253 {*arm_movsi_insn}
     (nil))
(insn 135 134 136 15 (set (reg:SI 3 r3 [orig:136 _24 ] [136])
        (ashift:SI (reg:SI 3 r3 [orig:135 i.12_23 ] [135])
            (const_int 2 [0x2]))) "sdc.c":128:41 147 {*arm_shiftsi3}
     (nil))
(insn 136 135 137 15 (set (reg:SI 2 r2 [196])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 up+0 S4 A64])) "sdc.c":128:41 253 {*arm_movsi_insn}
     (nil))
(insn 137 136 138 15 (set (reg/f:SI 3 r3 [orig:137 _25 ] [137])
        (plus:SI (reg:SI 2 r2 [196])
            (reg:SI 3 r3 [orig:136 _24 ] [136]))) "sdc.c":128:41 7 {*arm_addsi3}
     (nil))
(insn 138 137 139 15 (set (reg/f:SI 2 r2 [197])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":128:26 253 {*arm_movsi_insn}
     (nil))
(insn 139 138 140 15 (set (reg:SI 2 r2 [orig:138 base.13_26 ] [138])
        (mem/c:SI (reg/f:SI 2 r2 [197]) [1 base+0 S4 A32])) "sdc.c":128:26 253 {*arm_movsi_insn}
     (nil))
(insn 140 139 142 15 (set (reg:SI 2 r2 [orig:139 _27 ] [139])
        (plus:SI (reg:SI 2 r2 [orig:138 base.13_26 ] [138])
            (const_int 128 [0x80]))) "sdc.c":128:26 7 {*arm_addsi3}
     (nil))
(insn 142 140 143 15 (set (reg:SI 3 r3 [orig:141 _29 ] [141])
        (mem:SI (reg/f:SI 3 r3 [orig:137 _25 ] [137]) [1 *_25+0 S4 A32])) "sdc.c":128:36 253 {*arm_movsi_insn}
     (nil))
(insn 143 142 144 15 (set (mem:SI (reg/f:SI 2 r2 [orig:140 _28 ] [140]) [1 *_28+0 S4 A32])
        (reg:SI 3 r3 [orig:141 _29 ] [141])) "sdc.c":128:34 253 {*arm_movsi_insn}
     (nil))
(insn 144 143 145 15 (set (reg:SI 3 r3 [199])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])) "sdc.c":127:29 253 {*arm_movsi_insn}
     (nil))
(insn 145 144 146 15 (set (reg:SI 3 r3 [198])
        (plus:SI (reg:SI 3 r3 [199])
            (const_int 1 [0x1]))) "sdc.c":127:29 7 {*arm_addsi3}
     (nil))
(insn 146 145 147 15 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])
        (reg:SI 3 r3 [198])) "sdc.c":127:29 253 {*arm_movsi_insn}
     (nil))
;;  succ:       16 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 16, loop depth 0, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 (FALLTHRU,DFS_BACK)
;;              14 [always] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 147 146 148 16 11 (nil) [1 uses])
(note 148 147 152 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 152 148 153 16 (set (reg:SI 3 r3 [200])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [1 i+0 S4 A32])) "sdc.c":127:22 253 {*arm_movsi_insn}
     (nil))
(insn 153 152 154 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [200])
            (const_int 15 [0xf]))) "sdc.c":127:22 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 154 153 155 16 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) "sdc.c":127:22 273 {arm_cond_branch}
     (nil)
 -> 149)
;;  succ:       15
;;              17 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 17, loop depth 0, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 155 154 156 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 156 155 157 17 (set (reg:SI 3 r3 [202])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 up+0 S4 A64])) "sdc.c":129:11 253 {*arm_movsi_insn}
     (nil))
(insn 157 156 158 17 (set (reg:SI 3 r3 [201])
        (plus:SI (reg:SI 3 r3 [202])
            (const_int 64 [0x40]))) "sdc.c":129:11 7 {*arm_addsi3}
     (nil))
(insn 158 157 159 17 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [6 up+0 S4 A64])
        (reg:SI 3 r3 [201])) "sdc.c":129:11 253 {*arm_movsi_insn}
     (nil))
(insn 159 158 160 17 (set (reg/f:SI 3 r3 [203])
        (symbol_ref:SI ("txcount") [flags 0x2]  <var_decl 0x7f2800e6a510 txcount>)) "sdc.c":130:16 253 {*arm_movsi_insn}
     (nil))
(insn 160 159 161 17 (set (reg:SI 3 r3 [orig:142 txcount.14_30 ] [142])
        (mem/c:SI (reg/f:SI 3 r3 [203]) [1 txcount+0 S4 A32])) "sdc.c":130:16 253 {*arm_movsi_insn}
     (nil))
(insn 161 160 162 17 (set (reg:SI 3 r3 [orig:143 _31 ] [143])
        (plus:SI (reg:SI 3 r3 [orig:142 txcount.14_30 ] [142])
            (const_int -64 [0xffffffffffffffc0]))) "sdc.c":130:16 7 {*arm_addsi3}
     (nil))
(insn 162 161 163 17 (set (reg/f:SI 2 r2 [204])
        (symbol_ref:SI ("txcount") [flags 0x2]  <var_decl 0x7f2800e6a510 txcount>)) "sdc.c":130:16 253 {*arm_movsi_insn}
     (nil))
(insn 163 162 164 17 (set (mem/c:SI (reg/f:SI 2 r2 [204]) [1 txcount+0 S4 A32])
        (reg:SI 3 r3 [orig:143 _31 ] [143])) "sdc.c":130:16 253 {*arm_movsi_insn}
     (nil))
(insn 164 163 165 17 (set (reg/f:SI 3 r3 [205])
        (symbol_ref:SI ("txbuf") [flags 0x2]  <var_decl 0x7f2800e6a3f0 txbuf>)) "sdc.c":131:14 253 {*arm_movsi_insn}
     (nil))
(insn 165 164 166 17 (set (reg/f:SI 3 r3 [orig:144 txbuf.15_32 ] [144])
        (mem/f/c:SI (reg/f:SI 3 r3 [205]) [3 txbuf+0 S4 A32])) "sdc.c":131:14 253 {*arm_movsi_insn}
     (nil))
(insn 166 165 167 17 (set (reg/f:SI 3 r3 [orig:145 _33 ] [145])
        (plus:SI (reg/f:SI 3 r3 [orig:144 txbuf.15_32 ] [144])
            (const_int 64 [0x40]))) "sdc.c":131:14 7 {*arm_addsi3}
     (nil))
(insn 167 166 168 17 (set (reg/f:SI 2 r2 [206])
        (symbol_ref:SI ("txbuf") [flags 0x2]  <var_decl 0x7f2800e6a3f0 txbuf>)) "sdc.c":131:14 253 {*arm_movsi_insn}
     (nil))
(insn 168 167 169 17 (set (mem/f/c:SI (reg/f:SI 2 r2 [206]) [3 txbuf+0 S4 A32])
        (reg/f:SI 3 r3 [orig:145 _33 ] [145])) "sdc.c":131:14 253 {*arm_movsi_insn}
     (nil))
(insn 169 168 170 17 (set (reg/f:SI 3 r3 [207])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":132:31 253 {*arm_movsi_insn}
     (nil))
(insn 170 169 171 17 (set (reg:SI 3 r3 [orig:146 base.16_34 ] [146])
        (mem/c:SI (reg/f:SI 3 r3 [207]) [1 base+0 S4 A32])) "sdc.c":132:31 253 {*arm_movsi_insn}
     (nil))
(insn 171 170 173 17 (set (reg:SI 3 r3 [orig:147 _35 ] [147])
        (plus:SI (reg:SI 3 r3 [orig:146 base.16_34 ] [146])
            (const_int 52 [0x34]))) "sdc.c":132:31 7 {*arm_addsi3}
     (nil))
(insn 173 171 174 17 (set (reg:SI 3 r3 [208])
        (mem:SI (reg/f:SI 3 r3 [orig:148 _36 ] [148]) [1 *_36+0 S4 A32])) "sdc.c":132:15 253 {*arm_movsi_insn}
     (nil))
(insn 174 173 175 17 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [1 status+0 S4 A64])
        (reg:SI 3 r3 [208])) "sdc.c":132:15 253 {*arm_movsi_insn}
     (nil))
;;  succ:       18 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 18, loop depth 0, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12
;;              13
;;              17 (FALLTHRU)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 175 174 176 18 10 (nil) [2 uses])
(note 176 175 177 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 177 176 178 18 (set (reg/f:SI 2 r2 [209])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7f2801b4c480 color>)) "sdc.c":134:11 253 {*arm_movsi_insn}
     (nil))
(insn 178 177 179 18 (set (reg:SI 3 r3 [210])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 oldcolor+0 S4 A32])) "sdc.c":134:11 253 {*arm_movsi_insn}
     (nil))
(insn 179 178 180 18 (set (mem/c:SI (reg/f:SI 2 r2 [209]) [1 color+0 S4 A32])
        (reg:SI 3 r3 [210])) "sdc.c":134:11 253 {*arm_movsi_insn}
     (nil))
(insn 180 179 181 18 (set (reg/f:SI 3 r3 [211])
        (symbol_ref:SI ("txcount") [flags 0x2]  <var_decl 0x7f2800e6a510 txcount>)) "sdc.c":135:17 253 {*arm_movsi_insn}
     (nil))
(insn 181 180 182 18 (set (reg:SI 3 r3 [orig:149 txcount.17_37 ] [149])
        (mem/c:SI (reg/f:SI 3 r3 [211]) [1 txcount+0 S4 A32])) "sdc.c":135:17 253 {*arm_movsi_insn}
     (nil))
(insn 182 181 183 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:149 txcount.17_37 ] [149])
            (const_int 0 [0]))) "sdc.c":135:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 183 182 184 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 194)
            (pc))) "sdc.c":135:8 273 {arm_cond_branch}
     (nil)
 -> 194)
;;  succ:       19 (FALLTHRU)
;;              20
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 19, loop depth 0, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       18 (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 184 183 185 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 185 184 186 19 (set (reg:SI 2 r2)
        (const_int 21 [0x15])) "sdc.c":136:8 253 {*arm_movsi_insn}
     (nil))
(insn 186 185 187 19 (set (reg:SI 1 r1)
        (const_int 0 [0])) "sdc.c":136:8 253 {*arm_movsi_insn}
     (nil))
(insn 187 186 188 19 (set (reg:SI 0 r0)
        (const_int 12 [0xc])) "sdc.c":136:8 253 {*arm_movsi_insn}
     (nil))
(call_insn 188 187 189 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":136:8 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 189 188 190 19 (set (reg/f:SI 3 r3 [212])
        (symbol_ref:SI ("txdone") [flags 0x2]  <var_decl 0x7f2800e6a630 txdone>)) "sdc.c":137:15 253 {*arm_movsi_insn}
     (nil))
(insn 190 189 191 19 (set (reg:SI 2 r2 [213])
        (const_int 1 [0x1])) "sdc.c":137:15 253 {*arm_movsi_insn}
     (nil))
(insn 191 190 192 19 (set (mem/c:SI (reg/f:SI 3 r3 [212]) [1 txdone+0 S4 A32])
        (reg:SI 2 r2 [213])) "sdc.c":137:15 253 {*arm_movsi_insn}
     (nil))
(insn 192 191 193 19 (set (reg:SI 0 r0)
        (symbol_ref:SI ("txsem") [flags 0x2]  <var_decl 0x7f2800e6a750 txsem>)) "sdc.c":138:8 253 {*arm_movsi_insn}
     (nil))
(call_insn 193 192 194 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("V") [flags 0x41]  <function_decl 0x7f2800e73200 V>) [0 V S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":138:8 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
;;  succ:       20 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 20, loop depth 0, maybe hot
;;  prev block 19, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9
;;              11
;;              18
;;              19 (FALLTHRU)
;;              10 [always] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
(code_label 194 193 195 20 9 (nil) [4 uses])
(note 195 194 196 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 196 195 197 20 (set (reg/f:SI 3 r3 [214])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":142:17 253 {*arm_movsi_insn}
     (nil))
(insn 197 196 198 20 (set (reg:SI 3 r3 [orig:150 base.18_38 ] [150])
        (mem/c:SI (reg/f:SI 3 r3 [214]) [1 base+0 S4 A32])) "sdc.c":142:17 253 {*arm_movsi_insn}
     (nil))
(insn 198 197 199 20 (set (reg:SI 3 r3 [orig:151 _39 ] [151])
        (plus:SI (reg:SI 3 r3 [orig:150 base.18_38 ] [150])
            (const_int 56 [0x38]))) "sdc.c":142:17 7 {*arm_addsi3}
     (nil))
(insn 199 198 200 20 (set (reg/f:SI 2 r2 [orig:152 _40 ] [152])
        (reg:SI 3 r3 [orig:151 _39 ] [151])) "sdc.c":142:4 253 {*arm_movsi_insn}
     (nil))
(insn 200 199 201 20 (set (reg:SI 3 r3 [215])
        (const_int -1 [0xffffffffffffffff])) "sdc.c":142:33 253 {*arm_movsi_insn}
     (nil))
(insn 201 200 204 20 (set (mem:SI (reg/f:SI 2 r2 [orig:152 _40 ] [152]) [1 *_40+0 S4 A32])
        (reg:SI 3 r3 [215])) "sdc.c":142:33 253 {*arm_movsi_insn}
     (nil))
(insn 204 201 205 20 (clobber (reg/i:SI 0 r0)) "sdc.c":144:1 -1
     (nil))
(insn 205 204 208 20 (clobber (reg:SI 3 r3 [orig:153 <retval> ] [153])) "sdc.c":144:1 -1
     (nil))
(insn 208 205 203 20 (const_int 0 [0]) "sdc.c":144:1 311 {nop}
     (nil))
(insn 203 208 206 20 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:153 <retval> ] [153])) "sdc.c":144:1 253 {*arm_movsi_insn}
     (nil))
(insn 206 203 221 20 (use (reg/i:SI 0 r0)) "sdc.c":144:1 -1
     (nil))
(note 221 206 222 20 NOTE_INSN_EPILOGUE_BEG)
(insn 222 221 223 20 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "sdc.c":144:1 -1
     (nil))
(insn/f 223 222 224 20 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "sdc.c":144:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 224 223 225 20 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "sdc.c":144:1 -1
     (nil))
(jump_insn 225 224 226 20 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [2  S4 A32]))
        ]) "sdc.c":144:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 226 225 215)
(note 215 226 0 NOTE_INSN_DELETED)

;; Function sdc_init (sdc_init, funcdef_no=2, decl_uid=4506, cgraph_uid=3, symbol_order=11)



try_optimize_cfg iteration 1



sdc_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={21d,11u} r1={17d,7u} r2={25d,15u} r3={30d,20u} r11={3d,8u} r12={18d} r13={5d,23u} r14={10d,2u} r15={10d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} r76={9d} r77={9d} r78={9d} r79={9d} r80={9d} r81={9d} r82={9d} r83={9d} r84={9d} r85={9d} r86={9d} r87={9d} r88={9d} r89={9d} r90={9d} r91={9d} r92={9d} r93={9d} r94={9d} r95={9d} r96={9d} r97={9d} r98={9d} r99={9d} r100={9d} r101={9d} r102={1d,1u} r104={9d} r105={9d} r106={9d} 
;;    total ref usage 1028{941d,87u,0e} in 81{72 regular + 9 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 3 1 84 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 84 3 85 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [2  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "sdc.c":147:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [2  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 85 84 86 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "sdc.c":147:1 -1
     (nil))
(insn/f 86 85 87 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "sdc.c":147:1 -1
     (nil))
(insn 87 86 88 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "sdc.c":147:1 -1
     (nil))
(note 88 87 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 88 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 3 r3 [124])
        (const_int 1164378112 [0x45670000])) "sdc.c":148:7 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 RCA+0 S4 A32])
        (reg:SI 3 r3 [124])) "sdc.c":148:7 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 3 r3 [125])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":149:11 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg:SI 2 r2 [126])
        (const_int 268455936 [0x10005000])) "sdc.c":149:11 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (mem/c:SI (reg/f:SI 3 r3 [125]) [1 base+0 S4 A32])
        (reg:SI 2 r2 [126])) "sdc.c":149:11 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC0") [flags 0x2]  <var_decl 0x7f2800e83480 *.LC0>)) "sdc.c":150:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 11 10 12 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f2800e73700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":150:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 12 11 13 2 (set (reg/f:SI 3 r3 [127])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":151:4 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg:SI 3 r3 [orig:113 base.19_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [127]) [1 base+0 S4 A32])) "sdc.c":151:4 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 2 r2 [orig:114 base.20_2 ] [114])
        (reg:SI 3 r3 [orig:113 base.19_1 ] [113])) "sdc.c":151:4 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3 [128])
        (const_int 191 [0xbf])) "sdc.c":151:26 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (mem:SI (reg/f:SI 2 r2 [orig:114 base.20_2 ] [114]) [1 *base.20_2+0 S4 A32])
        (reg:SI 3 r3 [128])) "sdc.c":151:26 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 3 r3 [129])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":152:17 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg:SI 3 r3 [orig:115 base.21_3 ] [115])
        (mem/c:SI (reg/f:SI 3 r3 [129]) [1 base+0 S4 A32])) "sdc.c":152:17 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (plus:SI (reg:SI 3 r3 [orig:115 base.21_3 ] [115])
            (const_int 4 [0x4]))) "sdc.c":152:17 7 {*arm_addsi3}
     (nil))
(insn 20 19 21 2 (set (reg/f:SI 2 r2 [orig:117 _5 ] [117])
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "sdc.c":152:4 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 22 2 (set (reg:SI 3 r3 [130])
        (const_int 198 [0xc6])) "sdc.c":152:26 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 2 (set (mem:SI (reg/f:SI 2 r2 [orig:117 _5 ] [117]) [1 *_5+0 S4 A32])
        (reg:SI 3 r3 [130])) "sdc.c":152:26 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 2 (set (reg:SI 2 r2)
        (const_int 0 [0])) "sdc.c":155:3 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "sdc.c":155:3 253 {*arm_movsi_insn}
     (nil))
(insn 25 24 26 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "sdc.c":155:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 26 25 27 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":155:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 27 26 28 2 (set (reg:SI 2 r2)
        (const_int 21 [0x15])) "sdc.c":156:3 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "sdc.c":156:3 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 2 (set (reg:SI 0 r0)
        (const_int 55 [0x37])) "sdc.c":156:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 30 29 31 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":156:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 31 30 32 2 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) "sdc.c":158:3 253 {*arm_movsi_insn}
     (nil))
(insn 32 31 33 2 (set (reg:SI 1 r1)
        (const_int 65535 [0xffff])) "sdc.c":158:3 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 2 (set (reg:SI 0 r0)
        (const_int 41 [0x29])) "sdc.c":158:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 34 33 35 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":158:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 35 34 36 2 (set (reg:SI 2 r2)
        (const_int 7 [0x7])) "sdc.c":159:3 253 {*arm_movsi_insn}
     (nil))
(insn 36 35 37 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "sdc.c":159:3 253 {*arm_movsi_insn}
     (nil))
(insn 37 36 38 2 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "sdc.c":159:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 38 37 39 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":159:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 39 38 40 2 (set (reg:SI 3 r3 [orig:118 RCA.22_6 ] [118])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 RCA+0 S4 A32])) "sdc.c":160:3 253 {*arm_movsi_insn}
     (nil))
(insn 40 39 41 2 (set (reg:SI 2 r2)
        (const_int 21 [0x15])) "sdc.c":160:3 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 42 2 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:118 RCA.22_6 ] [118])) "sdc.c":160:3 253 {*arm_movsi_insn}
     (nil))
(insn 42 41 43 2 (set (reg:SI 0 r0)
        (const_int 3 [0x3])) "sdc.c":160:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 43 42 44 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":160:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 44 43 45 2 (set (reg:SI 3 r3 [orig:119 RCA.23_7 ] [119])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 RCA+0 S4 A32])) "sdc.c":161:3 253 {*arm_movsi_insn}
     (nil))
(insn 45 44 46 2 (set (reg:SI 2 r2)
        (const_int 21 [0x15])) "sdc.c":161:3 253 {*arm_movsi_insn}
     (nil))
(insn 46 45 47 2 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:119 RCA.23_7 ] [119])) "sdc.c":161:3 253 {*arm_movsi_insn}
     (nil))
(insn 47 46 48 2 (set (reg:SI 0 r0)
        (const_int 7 [0x7])) "sdc.c":161:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 48 47 49 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":161:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 49 48 50 2 (set (reg:SI 2 r2)
        (const_int 21 [0x15])) "sdc.c":162:3 253 {*arm_movsi_insn}
     (nil))
(insn 50 49 51 2 (set (reg:SI 1 r1)
        (const_int 512 [0x200])) "sdc.c":162:3 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 2 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) "sdc.c":162:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 52 51 53 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":162:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 53 52 54 2 (set (reg/f:SI 3 r3 [131])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":165:17 253 {*arm_movsi_insn}
     (nil))
(insn 54 53 55 2 (set (reg:SI 3 r3 [orig:120 base.24_8 ] [120])
        (mem/c:SI (reg/f:SI 3 r3 [131]) [1 base+0 S4 A32])) "sdc.c":165:17 253 {*arm_movsi_insn}
     (nil))
(insn 55 54 56 2 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (plus:SI (reg:SI 3 r3 [orig:120 base.24_8 ] [120])
            (const_int 60 [0x3c]))) "sdc.c":165:17 7 {*arm_addsi3}
     (nil))
(insn 56 55 57 2 (set (reg/f:SI 2 r2 [orig:122 _10 ] [122])
        (reg:SI 3 r3 [orig:121 _9 ] [121])) "sdc.c":165:4 253 {*arm_movsi_insn}
     (nil))
(insn 57 56 58 2 (set (reg:SI 3 r3 [132])
        (const_int 393216 [0x60000])) "sdc.c":165:26 253 {*arm_movsi_insn}
     (nil))
(insn 58 57 59 2 (set (mem:SI (reg/f:SI 2 r2 [orig:122 _10 ] [122]) [1 *_10+0 S4 A32])
        (reg:SI 3 r3 [132])) "sdc.c":165:26 253 {*arm_movsi_insn}
     (nil))
(insn 59 58 60 2 (set (reg/f:SI 3 r3 [133])
        (symbol_ref:SI ("rxsem") [flags 0x2]  <var_decl 0x7f2800e6a6c0 rxsem>)) "sdc.c":167:15 253 {*arm_movsi_insn}
     (nil))
(insn 60 59 61 2 (set (reg:SI 2 r2 [134])
        (const_int 0 [0])) "sdc.c":167:15 253 {*arm_movsi_insn}
     (nil))
(insn 61 60 62 2 (set (mem/c:SI (reg/f:SI 3 r3 [133]) [1 rxsem.value+0 S4 A32])
        (reg:SI 2 r2 [134])) "sdc.c":167:15 253 {*arm_movsi_insn}
     (nil))
(insn 62 61 63 2 (set (reg/f:SI 3 r3 [135])
        (symbol_ref:SI ("rxsem") [flags 0x2]  <var_decl 0x7f2800e6a6c0 rxsem>)) "sdc.c":168:15 253 {*arm_movsi_insn}
     (nil))
(insn 63 62 64 2 (set (reg:SI 2 r2 [136])
        (const_int 0 [0])) "sdc.c":168:15 253 {*arm_movsi_insn}
     (nil))
(insn 64 63 65 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 3 r3 [135])
                (const_int 4 [0x4])) [5 rxsem.queue+0 S4 A32])
        (reg:SI 2 r2 [136])) "sdc.c":168:15 253 {*arm_movsi_insn}
     (nil))
(insn 65 64 66 2 (set (reg/f:SI 3 r3 [137])
        (symbol_ref:SI ("txsem") [flags 0x2]  <var_decl 0x7f2800e6a750 txsem>)) "sdc.c":169:15 253 {*arm_movsi_insn}
     (nil))
(insn 66 65 67 2 (set (reg:SI 2 r2 [138])
        (const_int 0 [0])) "sdc.c":169:15 253 {*arm_movsi_insn}
     (nil))
(insn 67 66 68 2 (set (mem/c:SI (reg/f:SI 3 r3 [137]) [1 txsem.value+0 S4 A32])
        (reg:SI 2 r2 [138])) "sdc.c":169:15 253 {*arm_movsi_insn}
     (nil))
(insn 68 67 69 2 (set (reg/f:SI 3 r3 [139])
        (symbol_ref:SI ("txsem") [flags 0x2]  <var_decl 0x7f2800e6a750 txsem>)) "sdc.c":170:15 253 {*arm_movsi_insn}
     (nil))
(insn 69 68 70 2 (set (reg:SI 2 r2 [140])
        (const_int 0 [0])) "sdc.c":170:15 253 {*arm_movsi_insn}
     (nil))
(insn 70 69 71 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 3 r3 [139])
                (const_int 4 [0x4])) [5 txsem.queue+0 S4 A32])
        (reg:SI 2 r2 [140])) "sdc.c":170:15 253 {*arm_movsi_insn}
     (nil))
(insn 71 70 72 2 (set (reg:SI 0 r0)
        (symbol_ref/f:SI ("*.LC1") [flags 0x2]  <var_decl 0x7f2800e83510 *.LC1>)) "sdc.c":172:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 72 71 75 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintf") [flags 0x41]  <function_decl 0x7f2800e73700 kprintf>) [0 kprintf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":172:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 75 72 76 2 (clobber (reg/i:SI 0 r0)) "sdc.c":173:1 -1
     (nil))
(insn 76 75 79 2 (clobber (reg:SI 3 r3 [orig:123 <retval> ] [123])) "sdc.c":173:1 -1
     (nil))
(insn 79 76 74 2 (const_int 0 [0]) "sdc.c":173:1 311 {nop}
     (nil))
(insn 74 79 77 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:123 <retval> ] [123])) "sdc.c":173:1 253 {*arm_movsi_insn}
     (nil))
(insn 77 74 89 2 (use (reg/i:SI 0 r0)) "sdc.c":173:1 -1
     (nil))
(note 89 77 90 2 NOTE_INSN_EPILOGUE_BEG)
(insn 90 89 91 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "sdc.c":173:1 -1
     (nil))
(insn/f 91 90 92 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "sdc.c":173:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 92 91 93 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "sdc.c":173:1 -1
     (nil))
(jump_insn 93 92 94 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [2  S4 A32]))
        ]) "sdc.c":173:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 94 93 83)
(note 83 94 0 NOTE_INSN_DELETED)

;; Function getblock (getblock, funcdef_no=3, decl_uid=4513, cgraph_uid=4, symbol_order=12)



try_optimize_cfg iteration 1



getblock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={4d,2u} r2={12d,9u} r3={30d,27u} r11={3d,17u} r12={4d} r13={5d,20u} r14={3d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,1u} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 337{252d,85u,0e} in 71{69 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 5 1 84 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 84 5 85 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [2  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "sdc.c":176:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [2  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 85 84 86 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "sdc.c":176:1 -1
     (nil))
(insn/f 86 85 87 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) "sdc.c":176:1 -1
     (nil))
(insn 87 86 88 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "sdc.c":176:1 -1
     (nil))
(note 88 87 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 88 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 blk+0 S4 A32])
        (reg:SI 0 r0 [ blk ])) "sdc.c":176:1 253 {*arm_movsi_insn}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 buf+0 S4 A32])
        (reg:SI 1 r1 [ buf ])) "sdc.c":176:1 253 {*arm_movsi_insn}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 2 r2 [129])
        (symbol_ref:SI ("rxbuf") [flags 0x2]  <var_decl 0x7f2800e6a360 rxbuf>)) "sdc.c":180:9 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [130])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 buf+0 S4 A32])) "sdc.c":180:9 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (mem/f/c:SI (reg/f:SI 2 r2 [129]) [3 rxbuf+0 S4 A32])
        (reg/f:SI 3 r3 [130])) "sdc.c":180:9 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [131])
        (symbol_ref:SI ("rxcount") [flags 0x2]  <var_decl 0x7f2800e6a480 rxcount>)) "sdc.c":180:24 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 2 r2 [132])
        (const_int 1024 [0x400])) "sdc.c":180:24 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (reg/f:SI 3 r3 [131]) [1 rxcount+0 S4 A32])
        (reg:SI 2 r2 [132])) "sdc.c":180:24 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 3 r3 [133])
        (symbol_ref:SI ("rxsem") [flags 0x2]  <var_decl 0x7f2800e6a6c0 rxsem>)) "sdc.c":181:15 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 2 r2 [134])
        (const_int 0 [0])) "sdc.c":181:15 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (reg/f:SI 3 r3 [133]) [1 rxsem.value+0 S4 A32])
        (reg:SI 2 r2 [134])) "sdc.c":181:15 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 3 r3 [135])
        (symbol_ref:SI ("rxsem") [flags 0x2]  <var_decl 0x7f2800e6a6c0 rxsem>)) "sdc.c":182:15 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg:SI 2 r2 [136])
        (const_int 0 [0])) "sdc.c":182:15 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 3 r3 [135])
                (const_int 4 [0x4])) [5 rxsem.queue+0 S4 A32])
        (reg:SI 2 r2 [136])) "sdc.c":182:15 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 3 r3 [137])
        (symbol_ref:SI ("rxdone") [flags 0x2]  <var_decl 0x7f2800e6a5a0 rxdone>)) "sdc.c":183:10 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 21 2 (set (reg:SI 2 r2 [138])
        (const_int 0 [0])) "sdc.c":183:10 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 22 2 (set (mem/c:SI (reg/f:SI 3 r3 [137]) [1 rxdone+0 S4 A32])
        (reg:SI 2 r2 [138])) "sdc.c":183:10 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 2 (set (reg/f:SI 3 r3 [139])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":185:17 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 2 (set (reg:SI 3 r3 [orig:113 base.25_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [139]) [1 base+0 S4 A32])) "sdc.c":185:17 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (plus:SI (reg:SI 3 r3 [orig:113 base.25_1 ] [113])
            (const_int 36 [0x24]))) "sdc.c":185:17 7 {*arm_addsi3}
     (nil))
(insn 25 24 26 2 (set (reg/f:SI 2 r2 [orig:115 _3 ] [115])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "sdc.c":185:4 253 {*arm_movsi_insn}
     (nil))
(insn 26 25 27 2 (set (reg:SI 3 r3 [140])
        (const_int -65536 [0xffffffffffff0000])) "sdc.c":185:30 253 {*arm_movsi_insn}
     (nil))
(insn 27 26 28 2 (set (mem:SI (reg/f:SI 2 r2 [orig:115 _3 ] [115]) [1 *_3+0 S4 A32])
        (reg:SI 3 r3 [140])) "sdc.c":185:30 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 2 (set (reg/f:SI 3 r3 [141])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":187:17 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 2 (set (reg:SI 3 r3 [orig:116 base.26_4 ] [116])
        (mem/c:SI (reg/f:SI 3 r3 [141]) [1 base+0 S4 A32])) "sdc.c":187:17 253 {*arm_movsi_insn}
     (nil))
(insn 30 29 31 2 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (plus:SI (reg:SI 3 r3 [orig:116 base.26_4 ] [116])
            (const_int 40 [0x28]))) "sdc.c":187:17 7 {*arm_addsi3}
     (nil))
(insn 31 30 32 2 (set (reg/f:SI 2 r2 [orig:118 _6 ] [118])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "sdc.c":187:4 253 {*arm_movsi_insn}
     (nil))
(insn 32 31 33 2 (set (reg:SI 3 r3 [142])
        (const_int 1024 [0x400])) "sdc.c":187:31 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 2 (set (mem:SI (reg/f:SI 2 r2 [orig:118 _6 ] [118]) [1 *_6+0 S4 A32])
        (reg:SI 3 r3 [142])) "sdc.c":187:31 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 35 2 (set (reg:SI 3 r3 [143])
        (const_int 18 [0x12])) "sdc.c":189:7 253 {*arm_movsi_insn}
     (nil))
(insn 35 34 36 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 cmd+0 S4 A64])
        (reg:SI 3 r3 [143])) "sdc.c":189:7 253 {*arm_movsi_insn}
     (nil))
(insn 36 35 37 2 (set (reg:SI 3 r3 [144])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 blk+0 S4 A32])) "sdc.c":190:17 253 {*arm_movsi_insn}
     (nil))
(insn 37 36 38 2 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (ashift:SI (reg:SI 3 r3 [144])
            (const_int 10 [0xa]))) "sdc.c":190:17 147 {*arm_shiftsi3}
     (nil))
(insn 38 37 39 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 arg+0 S4 A32])
        (reg:SI 3 r3 [orig:119 _7 ] [119])) "sdc.c":190:7 253 {*arm_movsi_insn}
     (nil))
(insn 39 38 40 2 (set (reg:SI 3 r3 [orig:120 cmd.27_8 ] [120])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 cmd+0 S4 A64])) "sdc.c":191:3 253 {*arm_movsi_insn}
     (nil))
(insn 40 39 41 2 (set (reg:SI 1 r1 [orig:121 arg.28_9 ] [121])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 arg+0 S4 A32])) "sdc.c":191:3 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 43 2 (set (reg:SI 2 r2)
        (const_int 21 [0x15])) "sdc.c":191:3 253 {*arm_movsi_insn}
     (nil))
(insn 43 41 44 2 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:120 cmd.27_8 ] [120])) "sdc.c":191:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 44 43 45 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":191:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 45 44 46 2 (set (reg/f:SI 3 r3 [145])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":195:17 253 {*arm_movsi_insn}
     (nil))
(insn 46 45 47 2 (set (reg:SI 3 r3 [orig:122 base.29_10 ] [122])
        (mem/c:SI (reg/f:SI 3 r3 [145]) [1 base+0 S4 A32])) "sdc.c":195:17 253 {*arm_movsi_insn}
     (nil))
(insn 47 46 48 2 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (plus:SI (reg:SI 3 r3 [orig:122 base.29_10 ] [122])
            (const_int 44 [0x2c]))) "sdc.c":195:17 7 {*arm_addsi3}
     (nil))
(insn 48 47 49 2 (set (reg/f:SI 2 r2 [orig:124 _12 ] [124])
        (reg:SI 3 r3 [orig:123 _11 ] [123])) "sdc.c":195:4 253 {*arm_movsi_insn}
     (nil))
(insn 49 48 50 2 (set (reg:SI 3 r3 [146])
        (const_int 147 [0x93])) "sdc.c":195:29 253 {*arm_movsi_insn}
     (nil))
(insn 50 49 51 2 (set (mem:SI (reg/f:SI 2 r2 [orig:124 _12 ] [124]) [1 *_12+0 S4 A32])
        (reg:SI 3 r3 [146])) "sdc.c":195:29 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 2 (set (reg/f:SI 3 r3 [147])
        (symbol_ref:SI ("running") [flags 0x40]  <var_decl 0x7f2801b4c7e0 running>)) "sdc.c":198:14 253 {*arm_movsi_insn}
     (nil))
(insn 52 51 53 2 (set (reg/f:SI 3 r3 [orig:125 running.30_13 ] [125])
        (mem/f/c:SI (reg/f:SI 3 r3 [147]) [5 running+0 S4 A32])) "sdc.c":198:14 253 {*arm_movsi_insn}
     (nil))
(insn 53 52 54 2 (set (reg:SI 3 r3 [orig:126 _14 ] [126])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:125 running.30_13 ] [125])
                (const_int 24 [0x18])) [1 running.30_13->pid+0 S4 A32])) "sdc.c":198:14 253 {*arm_movsi_insn}
     (nil))
(insn 54 53 55 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:126 _14 ] [126])
            (const_int 0 [0]))) "sdc.c":198:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 55 54 56 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "sdc.c":198:6 273 {arm_cond_branch}
     (nil)
 -> 95)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 56 55 57 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 3 (set (reg:SI 0 r0)
        (symbol_ref:SI ("rxsem") [flags 0x2]  <var_decl 0x7f2800e6a6c0 rxsem>)) "sdc.c":199:6 253 {*arm_movsi_insn}
     (nil))
(call_insn 58 57 78 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("P") [flags 0x41]  <function_decl 0x7f2800e73b00 P>) [0 P S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":199:6 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 78 58 79 3 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
;;  succ:       6 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 79 78 95)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(code_label 95 79 80 4 22 (nil) [1 uses])
(note 80 95 81 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 66 4 (const_int 0 [0]) "sdc.c":201:10 311 {nop}
     (nil))
;;  succ:       5 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [always]  (FALLTHRU)
;;              5 (DFS_BACK)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 66 81 63 5 21 (nil) [1 uses])
(note 63 66 64 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 5 (set (reg/f:SI 3 r3 [148])
        (symbol_ref:SI ("rxdone") [flags 0x2]  <var_decl 0x7f2800e6a5a0 rxdone>)) "sdc.c":201:17 253 {*arm_movsi_insn}
     (nil))
(insn 65 64 67 5 (set (reg:SI 3 r3 [orig:127 rxdone.31_15 ] [127])
        (mem/c:SI (reg/f:SI 3 r3 [148]) [1 rxdone+0 S4 A32])) "sdc.c":201:17 253 {*arm_movsi_insn}
     (nil))
(insn 67 65 68 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:127 rxdone.31_15 ] [127])
            (const_int 0 [0]))) "sdc.c":201:17 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 69 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "sdc.c":201:17 273 {arm_cond_branch}
     (nil)
 -> 66)
;;  succ:       5 (DFS_BACK)
;;              6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;;              3 [always] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(code_label 69 68 70 6 20 (nil) [1 uses])
(note 70 69 73 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 73 70 74 6 (clobber (reg/i:SI 0 r0)) "sdc.c":204:1 -1
     (nil))
(insn 74 73 77 6 (clobber (reg:SI 3 r3 [orig:128 <retval> ] [128])) "sdc.c":204:1 -1
     (nil))
(insn 77 74 72 6 (const_int 0 [0]) "sdc.c":204:1 311 {nop}
     (nil))
(insn 72 77 75 6 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:128 <retval> ] [128])) "sdc.c":204:1 253 {*arm_movsi_insn}
     (nil))
(insn 75 72 89 6 (use (reg/i:SI 0 r0)) "sdc.c":204:1 -1
     (nil))
(note 89 75 90 6 NOTE_INSN_EPILOGUE_BEG)
(insn 90 89 91 6 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "sdc.c":204:1 -1
     (nil))
(insn/f 91 90 92 6 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "sdc.c":204:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 92 91 93 6 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "sdc.c":204:1 -1
     (nil))
(jump_insn 93 92 94 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [2  S4 A32]))
        ]) "sdc.c":204:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 94 93 83)
(note 83 94 0 NOTE_INSN_DELETED)

;; Function putblock (putblock, funcdef_no=4, decl_uid=4524, cgraph_uid=5, symbol_order=13)



try_optimize_cfg iteration 1



putblock

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={4d,2u} r2={12d,9u} r3={30d,27u} r11={3d,17u} r12={4d} r13={5d,20u} r14={3d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,1u} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 337{252d,85u,0e} in 71{69 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 5 1 84 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 84 5 85 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [2  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "sdc.c":207:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [2  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 85 84 86 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "sdc.c":207:1 -1
     (nil))
(insn/f 86 85 87 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) "sdc.c":207:1 -1
     (nil))
(insn 87 86 88 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "sdc.c":207:1 -1
     (nil))
(note 88 87 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 88 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 blk+0 S4 A32])
        (reg:SI 0 r0 [ blk ])) "sdc.c":207:1 253 {*arm_movsi_insn}
     (nil))
(insn 3 2 4 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 buf+0 S4 A32])
        (reg:SI 1 r1 [ buf ])) "sdc.c":207:1 253 {*arm_movsi_insn}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 2 r2 [129])
        (symbol_ref:SI ("txbuf") [flags 0x2]  <var_decl 0x7f2800e6a3f0 txbuf>)) "sdc.c":211:9 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [130])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 buf+0 S4 A32])) "sdc.c":211:9 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (mem/f/c:SI (reg/f:SI 2 r2 [129]) [3 txbuf+0 S4 A32])
        (reg/f:SI 3 r3 [130])) "sdc.c":211:9 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [131])
        (symbol_ref:SI ("txcount") [flags 0x2]  <var_decl 0x7f2800e6a510 txcount>)) "sdc.c":211:24 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 2 r2 [132])
        (const_int 1024 [0x400])) "sdc.c":211:24 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (reg/f:SI 3 r3 [131]) [1 txcount+0 S4 A32])
        (reg:SI 2 r2 [132])) "sdc.c":211:24 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 3 r3 [133])
        (symbol_ref:SI ("txsem") [flags 0x2]  <var_decl 0x7f2800e6a750 txsem>)) "sdc.c":212:15 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 2 r2 [134])
        (const_int 0 [0])) "sdc.c":212:15 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (reg/f:SI 3 r3 [133]) [1 txsem.value+0 S4 A32])
        (reg:SI 2 r2 [134])) "sdc.c":212:15 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (reg/f:SI 3 r3 [135])
        (symbol_ref:SI ("txsem") [flags 0x2]  <var_decl 0x7f2800e6a750 txsem>)) "sdc.c":213:15 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg:SI 2 r2 [136])
        (const_int 0 [0])) "sdc.c":213:15 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 3 r3 [135])
                (const_int 4 [0x4])) [5 txsem.queue+0 S4 A32])
        (reg:SI 2 r2 [136])) "sdc.c":213:15 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 3 r3 [137])
        (symbol_ref:SI ("txdone") [flags 0x2]  <var_decl 0x7f2800e6a630 txdone>)) "sdc.c":214:10 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 21 2 (set (reg:SI 2 r2 [138])
        (const_int 0 [0])) "sdc.c":214:10 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 22 2 (set (mem/c:SI (reg/f:SI 3 r3 [137]) [1 txdone+0 S4 A32])
        (reg:SI 2 r2 [138])) "sdc.c":214:10 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 2 (set (reg/f:SI 3 r3 [139])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":216:17 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 2 (set (reg:SI 3 r3 [orig:113 base.32_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [139]) [1 base+0 S4 A32])) "sdc.c":216:17 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 2 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (plus:SI (reg:SI 3 r3 [orig:113 base.32_1 ] [113])
            (const_int 36 [0x24]))) "sdc.c":216:17 7 {*arm_addsi3}
     (nil))
(insn 25 24 26 2 (set (reg/f:SI 2 r2 [orig:115 _3 ] [115])
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "sdc.c":216:4 253 {*arm_movsi_insn}
     (nil))
(insn 26 25 27 2 (set (reg:SI 3 r3 [140])
        (const_int -65536 [0xffffffffffff0000])) "sdc.c":216:30 253 {*arm_movsi_insn}
     (nil))
(insn 27 26 28 2 (set (mem:SI (reg/f:SI 2 r2 [orig:115 _3 ] [115]) [1 *_3+0 S4 A32])
        (reg:SI 3 r3 [140])) "sdc.c":216:30 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 2 (set (reg/f:SI 3 r3 [141])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":217:17 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 2 (set (reg:SI 3 r3 [orig:116 base.33_4 ] [116])
        (mem/c:SI (reg/f:SI 3 r3 [141]) [1 base+0 S4 A32])) "sdc.c":217:17 253 {*arm_movsi_insn}
     (nil))
(insn 30 29 31 2 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (plus:SI (reg:SI 3 r3 [orig:116 base.33_4 ] [116])
            (const_int 40 [0x28]))) "sdc.c":217:17 7 {*arm_addsi3}
     (nil))
(insn 31 30 32 2 (set (reg/f:SI 2 r2 [orig:118 _6 ] [118])
        (reg:SI 3 r3 [orig:117 _5 ] [117])) "sdc.c":217:4 253 {*arm_movsi_insn}
     (nil))
(insn 32 31 33 2 (set (reg:SI 3 r3 [142])
        (const_int 1024 [0x400])) "sdc.c":217:31 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 2 (set (mem:SI (reg/f:SI 2 r2 [orig:118 _6 ] [118]) [1 *_6+0 S4 A32])
        (reg:SI 3 r3 [142])) "sdc.c":217:31 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 35 2 (set (reg:SI 3 r3 [143])
        (const_int 25 [0x19])) "sdc.c":219:7 253 {*arm_movsi_insn}
     (nil))
(insn 35 34 36 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 cmd+0 S4 A64])
        (reg:SI 3 r3 [143])) "sdc.c":219:7 253 {*arm_movsi_insn}
     (nil))
(insn 36 35 37 2 (set (reg:SI 3 r3 [144])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [1 blk+0 S4 A32])) "sdc.c":220:22 253 {*arm_movsi_insn}
     (nil))
(insn 37 36 38 2 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (ashift:SI (reg:SI 3 r3 [144])
            (const_int 10 [0xa]))) "sdc.c":220:22 147 {*arm_shiftsi3}
     (nil))
(insn 38 37 39 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 arg+0 S4 A32])
        (reg:SI 3 r3 [orig:119 _7 ] [119])) "sdc.c":220:7 253 {*arm_movsi_insn}
     (nil))
(insn 39 38 40 2 (set (reg:SI 3 r3 [orig:120 cmd.34_8 ] [120])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 cmd+0 S4 A64])) "sdc.c":221:3 253 {*arm_movsi_insn}
     (nil))
(insn 40 39 41 2 (set (reg:SI 1 r1 [orig:121 arg.35_9 ] [121])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [1 arg+0 S4 A32])) "sdc.c":221:3 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 43 2 (set (reg:SI 2 r2)
        (const_int 21 [0x15])) "sdc.c":221:3 253 {*arm_movsi_insn}
     (nil))
(insn 43 41 44 2 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:120 cmd.34_8 ] [120])) "sdc.c":221:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 44 43 45 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_command") [flags 0x3]  <function_decl 0x7f2800e61e00 do_command>) [0 do_command S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":221:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 45 44 46 2 (set (reg/f:SI 3 r3 [145])
        (symbol_ref:SI ("base") [flags 0x2]  <var_decl 0x7f2800e6a2d0 base>)) "sdc.c":225:17 253 {*arm_movsi_insn}
     (nil))
(insn 46 45 47 2 (set (reg:SI 3 r3 [orig:122 base.36_10 ] [122])
        (mem/c:SI (reg/f:SI 3 r3 [145]) [1 base+0 S4 A32])) "sdc.c":225:17 253 {*arm_movsi_insn}
     (nil))
(insn 47 46 48 2 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (plus:SI (reg:SI 3 r3 [orig:122 base.36_10 ] [122])
            (const_int 44 [0x2c]))) "sdc.c":225:17 7 {*arm_addsi3}
     (nil))
(insn 48 47 49 2 (set (reg/f:SI 2 r2 [orig:124 _12 ] [124])
        (reg:SI 3 r3 [orig:123 _11 ] [123])) "sdc.c":225:4 253 {*arm_movsi_insn}
     (nil))
(insn 49 48 50 2 (set (reg:SI 3 r3 [146])
        (const_int 145 [0x91])) "sdc.c":225:29 253 {*arm_movsi_insn}
     (nil))
(insn 50 49 51 2 (set (mem:SI (reg/f:SI 2 r2 [orig:124 _12 ] [124]) [1 *_12+0 S4 A32])
        (reg:SI 3 r3 [146])) "sdc.c":225:29 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 2 (set (reg/f:SI 3 r3 [147])
        (symbol_ref:SI ("running") [flags 0x40]  <var_decl 0x7f2801b4c7e0 running>)) "sdc.c":228:14 253 {*arm_movsi_insn}
     (nil))
(insn 52 51 53 2 (set (reg/f:SI 3 r3 [orig:125 running.37_13 ] [125])
        (mem/f/c:SI (reg/f:SI 3 r3 [147]) [5 running+0 S4 A32])) "sdc.c":228:14 253 {*arm_movsi_insn}
     (nil))
(insn 53 52 54 2 (set (reg:SI 3 r3 [orig:126 _14 ] [126])
        (mem:SI (plus:SI (reg/f:SI 3 r3 [orig:125 running.37_13 ] [125])
                (const_int 24 [0x18])) [1 running.37_13->pid+0 S4 A32])) "sdc.c":228:14 253 {*arm_movsi_insn}
     (nil))
(insn 54 53 55 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:126 _14 ] [126])
            (const_int 0 [0]))) "sdc.c":228:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 55 54 56 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) "sdc.c":228:6 273 {arm_cond_branch}
     (nil)
 -> 95)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 56 55 57 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 3 (set (reg:SI 0 r0)
        (symbol_ref:SI ("txsem") [flags 0x2]  <var_decl 0x7f2800e6a750 txsem>)) "sdc.c":229:6 253 {*arm_movsi_insn}
     (nil))
(call_insn 58 57 78 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("P") [flags 0x41]  <function_decl 0x7f2800e73b00 P>) [0 P S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "sdc.c":229:6 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 78 58 79 3 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
;;  succ:       6 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 79 78 95)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(code_label 95 79 80 4 29 (nil) [1 uses])
(note 80 95 81 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 66 4 (const_int 0 [0]) "sdc.c":231:10 311 {nop}
     (nil))
;;  succ:       5 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [always]  (FALLTHRU)
;;              5 (DFS_BACK)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 66 81 63 5 28 (nil) [1 uses])
(note 63 66 64 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 5 (set (reg/f:SI 3 r3 [148])
        (symbol_ref:SI ("txdone") [flags 0x2]  <var_decl 0x7f2800e6a630 txdone>)) "sdc.c":231:17 253 {*arm_movsi_insn}
     (nil))
(insn 65 64 67 5 (set (reg:SI 3 r3 [orig:127 txdone.38_15 ] [127])
        (mem/c:SI (reg/f:SI 3 r3 [148]) [1 txdone+0 S4 A32])) "sdc.c":231:17 253 {*arm_movsi_insn}
     (nil))
(insn 67 65 68 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:127 txdone.38_15 ] [127])
            (const_int 0 [0]))) "sdc.c":231:17 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 68 67 69 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) "sdc.c":231:17 273 {arm_cond_branch}
     (nil)
 -> 66)
;;  succ:       5 (DFS_BACK)
;;              6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;;              3 [always] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(code_label 69 68 70 6 27 (nil) [1 uses])
(note 70 69 73 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 73 70 74 6 (clobber (reg/i:SI 0 r0)) "sdc.c":233:1 -1
     (nil))
(insn 74 73 77 6 (clobber (reg:SI 3 r3 [orig:128 <retval> ] [128])) "sdc.c":233:1 -1
     (nil))
(insn 77 74 72 6 (const_int 0 [0]) "sdc.c":233:1 311 {nop}
     (nil))
(insn 72 77 75 6 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:128 <retval> ] [128])) "sdc.c":233:1 253 {*arm_movsi_insn}
     (nil))
(insn 75 72 89 6 (use (reg/i:SI 0 r0)) "sdc.c":233:1 -1
     (nil))
(note 89 75 90 6 NOTE_INSN_EPILOGUE_BEG)
(insn 90 89 91 6 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "sdc.c":233:1 -1
     (nil))
(insn/f 91 90 92 6 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "sdc.c":233:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 92 91 93 6 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "sdc.c":233:1 -1
     (nil))
(jump_insn 93 92 94 6 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [2  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [2  S4 A32]))
        ]) "sdc.c":233:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 94 93 83)
(note 83 94 0 NOTE_INSN_DELETED)
