<dec f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='93' type='llvm::ScheduleDAGSDNodes * llvm::createVLIWDAGScheduler(llvm::SelectionDAGISel * IS, CodeGenOpt::Level OptLevel)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SchedulerRegistry.h' l='90'>/// createVLIWDAGScheduler - Scheduler for VLIW targets. This creates top down
/// DFA driven list scheduler with clustering heuristic to control
/// register pressure.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='44' u='r'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='274' ll='277' type='llvm::ScheduleDAGSDNodes * llvm::createVLIWDAGScheduler(llvm::SelectionDAGISel * IS, CodeGenOpt::Level )'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='269'>//===----------------------------------------------------------------------===//
//                         Public Constructor Functions
//===----------------------------------------------------------------------===//

/// createVLIWDAGScheduler - This creates a top-down list scheduler.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='268' u='c' c='_ZN4llvm22createDefaultSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='48' u='c' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
