{"vcs1":{"timestamp_begin":1768396600.876349917, "rt":3.36, "ut":2.51, "st":0.32}}
{"vcselab":{"timestamp_begin":1768396604.338855956, "rt":0.85, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1768396605.282829962, "rt":0.54, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768396600.249447344}
{"VCS_COMP_START_TIME": 1768396600.249447344}
{"VCS_COMP_END_TIME": 1768397981.003344788}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331716}}
{"stitch_vcselab": {"peak_mem": 231536}}
