// Seed: 1281692177
module module_0 #(
    parameter id_2 = 32'd9,
    parameter id_4 = 32'd53
) ();
  logic [7:0][-1 : -1 'h0] id_1;
  assign module_1.id_10 = 0;
  wire _id_2, id_3, _id_4;
  logic id_5;
  assign id_1[id_4] = id_5;
  logic id_6;
  wire [id_2 : 1  +  -1] id_7;
  logic id_8;
  always
    if (-1'b0) begin : LABEL_0
      id_8 <= 1;
    end
  assign id_3 = !id_5;
  assign id_8 = -1;
  assign id_6[1'h0] = 1'h0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    output wand id_3,
    input wire id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input wire id_8[-1 'b0 : 1],
    input tri0 id_9,
    output wand id_10,
    input tri0 id_11,
    input tri id_12
);
  module_0 modCall_1 ();
endmodule
