// Seed: 4252865773
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  always @(1) id_2 <= |id_4;
  assign id_2 = id_2;
  logic id_4;
  assign id_2 = ~id_2;
  assign id_3 = id_1 + 1 ? 1 : id_4;
endmodule
