<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='20' type='1165'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='20'>// llvm.amdgcn.ballot</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp' l='457' u='r' c='_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS1_13AtomicRMWInst5BinOpEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='694' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='927' c='_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3020' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4211' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='969' c='_ZNK4llvm10GCNTTIImpl15isAlwaysUniformEPKNS_5ValueE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='6527' c='_ZNK4llvm16SITargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
