{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511901441203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511901441219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 15:37:21 2017 " "Processing started: Tue Nov 28 15:37:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511901441219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511901441219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pointer -c pointer " "Command: quartus_map --read_settings_files=on --write_settings_files=off pointer -c pointer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511901441219 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511901441970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511901441971 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(58) " "Verilog HDL syntax error at pointer.v(58) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453790 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "x pointer.v(58) " "Verilog HDL Port Declaration error at pointer.v(58): cannot redeclare port \"x\" because it is already fully declared" {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 58 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" pointer.v(58) " "Verilog HDL syntax error at pointer.v(58) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 58 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(59) " "Verilog HDL syntax error at pointer.v(59) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "y pointer.v(59) " "Verilog HDL Port Declaration error at pointer.v(59): cannot redeclare port \"y\" because it is already fully declared" {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 59 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" pointer.v(59) " "Verilog HDL syntax error at pointer.v(59) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(69) " "Verilog HDL syntax error at pointer.v(69) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" pointer.v(69) " "Verilog HDL syntax error at pointer.v(69) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(70) " "Verilog HDL syntax error at pointer.v(70) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(74) " "Verilog HDL syntax error at pointer.v(74) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453791 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" pointer.v(74) " "Verilog HDL syntax error at pointer.v(74) near text: \"'\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(75) " "Verilog HDL syntax error at pointer.v(75) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(80) " "Verilog HDL syntax error at pointer.v(80) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 80 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \"<=\", or \"=\" pointer.v(80) " "Verilog HDL syntax error at pointer.v(80) near text: \"'\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 80 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(82) " "Verilog HDL syntax error at pointer.v(82) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \"<=\", or \"=\" pointer.v(82) " "Verilog HDL syntax error at pointer.v(82) near text: \"'\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(85) " "Verilog HDL syntax error at pointer.v(85) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 85 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \"<=\", or \"=\" pointer.v(85) " "Verilog HDL syntax error at pointer.v(85) near text: \"'\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 85 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' pointer.v(88) " "Verilog HDL syntax error at pointer.v(88) near text: '. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pointer.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab7/p4/pointer.v" 88 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1511901453792 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "945 " "Peak virtual memory: 945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511901454016 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 28 15:37:34 2017 " "Processing ended: Tue Nov 28 15:37:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511901454016 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511901454016 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511901454016 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511901454016 ""}
