#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x55630ca62480 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55630c9fd790 .scope module, "z_monocicle_tb" "z_monocicle_tb" 3 3;
 .timescale -9 -12;
v0x55630ca89300_0 .var "CLK", 0 0;
v0x55630ca893c0_0 .var "RST", 0 0;
S_0x55630ca185f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 38, 3 38 0, S_0x55630c9fd790;
 .timescale -9 -12;
v0x55630ca56e00_0 .var/i "i", 31 0;
S_0x55630ca7de00 .scope module, "monocicle_prueba" "monocicle" 3 7, 4 12 0, S_0x55630c9fd790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
v0x55630ca86840_0 .net "ALUtoAND", 0 0, v0x55630ca7e490_0;  1 drivers
v0x55630ca86930_0 .net "ALUtodata_mem", 63 0, v0x55630ca7e2f0_0;  1 drivers
v0x55630ca869f0_0 .net "ANDtomux2", 0 0, L_0x55630ca9a1e0;  1 drivers
v0x55630ca86ae0_0 .net "CLK", 0 0, v0x55630ca89300_0;  1 drivers
v0x55630ca86b80_0 .net "PCtoInst_mem", 63 0, v0x55630ca7e960_0;  1 drivers
v0x55630ca86cb0_0 .net "RST", 0 0, v0x55630ca893c0_0;  1 drivers
v0x55630ca86de0_0 .net *"_ivl_11", 2 0, L_0x55630ca9a420;  1 drivers
v0x55630ca86ec0_0 .net *"_ivl_13", 6 0, L_0x55630ca9a4c0;  1 drivers
v0x55630ca86fa0_0 .net *"_ivl_9", 0 0, L_0x55630ca9a380;  1 drivers
v0x55630ca87110_0 .net "adder1tomux2", 63 0, L_0x55630ca9a140;  1 drivers
v0x55630ca871d0_0 .net "adder2tomux2", 63 0, L_0x55630ca9a250;  1 drivers
v0x55630ca87290_0 .net "data_memtomux3", 63 0, v0x55630ca811f0_0;  1 drivers
v0x55630ca87350_0 .net "decotoALU", 3 0, v0x55630ca7fb70_0;  1 drivers
v0x55630ca87460_0 .net "decotoAND", 0 0, v0x55630ca7fcf0_0;  1 drivers
v0x55630ca87550_0 .net "decotodatamem", 0 0, v0x55630ca7fd90_0;  1 drivers
v0x55630ca87640_0 .net "decotomux1", 0 0, v0x55630ca7fc50_0;  1 drivers
v0x55630ca87730_0 .net "decotomux3", 0 0, v0x55630ca7fe50_0;  1 drivers
v0x55630ca87930_0 .net "decotoreg", 0 0, v0x55630ca7ff60_0;  1 drivers
v0x55630ca87a20_0 .net "immgentomux1", 63 0, v0x55630ca866f0_0;  1 drivers
v0x55630ca87ae0_0 .net "instruction", 31 0, v0x55630ca82430_0;  1 drivers
v0x55630ca87bf0_0 .net "mux1toALU", 63 0, v0x55630ca838d0_0;  1 drivers
v0x55630ca87d00_0 .net "mux2toPC", 63 0, v0x55630ca83ee0_0;  1 drivers
v0x55630ca87e10_0 .net "mux3toreg", 63 0, v0x55630ca845c0_0;  1 drivers
v0x55630ca87f20_0 .net "regtoALU", 63 0, L_0x55630ca99800;  1 drivers
v0x55630ca88030_0 .net "regtomux1", 63 0, L_0x55630ca99d40;  1 drivers
L_0x55630ca99ed0 .part v0x55630ca82430_0, 15, 5;
L_0x55630ca99f70 .part v0x55630ca82430_0, 20, 5;
L_0x55630ca9a0a0 .part v0x55630ca82430_0, 7, 5;
L_0x55630ca9a380 .part v0x55630ca82430_0, 30, 1;
L_0x55630ca9a420 .part v0x55630ca82430_0, 12, 3;
L_0x55630ca9a4c0 .part v0x55630ca82430_0, 0, 7;
L_0x55630ca9a6b0 .concat [ 7 3 1 0], L_0x55630ca9a4c0, L_0x55630ca9a420, L_0x55630ca9a380;
S_0x55630ca7e000 .scope module, "ALU_mono" "ALU" 4 24, 5 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALU_operation";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
v0x55630ca58500_0 .net "A", 63 0, L_0x55630ca99800;  alias, 1 drivers
v0x55630ca4a830_0 .net "ALU_operation", 3 0, v0x55630ca7fb70_0;  alias, 1 drivers
v0x55630ca7e2f0_0 .var "ALU_result", 63 0;
v0x55630ca7e3b0_0 .net "B", 63 0, v0x55630ca838d0_0;  alias, 1 drivers
v0x55630ca7e490_0 .var "zero", 0 0;
E_0x55630ca0a730 .event anyedge, v0x55630ca4a830_0, v0x55630ca58500_0, v0x55630ca7e3b0_0, v0x55630ca7e2f0_0;
S_0x55630ca7e640 .scope module, "PC_mono" "PC" 4 41, 6 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "IN";
    .port_info 3 /OUTPUT 64 "OUT";
v0x55630ca7e860_0 .net "IN", 63 0, v0x55630ca83ee0_0;  alias, 1 drivers
v0x55630ca7e960_0 .var "OUT", 63 0;
v0x55630ca7ea40_0 .net "clk", 0 0, v0x55630ca89300_0;  alias, 1 drivers
v0x55630ca7eae0_0 .net "rst", 0 0, v0x55630ca893c0_0;  alias, 1 drivers
E_0x55630ca0abc0 .event posedge, v0x55630ca7ea40_0;
S_0x55630ca7ec20 .scope module, "adder1" "adder" 4 43, 7 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v0x55630ca7ee50_0 .net "A", 63 0, v0x55630ca7e960_0;  alias, 1 drivers
L_0x7fbbb21a41c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55630ca7ef30_0 .net "B", 63 0, L_0x7fbbb21a41c8;  1 drivers
v0x55630ca7eff0_0 .net "Q", 63 0, L_0x55630ca9a140;  alias, 1 drivers
L_0x55630ca9a140 .arith/sum 64, v0x55630ca7e960_0, L_0x7fbbb21a41c8;
S_0x55630ca7f130 .scope module, "adder2" "adder" 4 45, 7 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "Q";
v0x55630ca7f360_0 .net "A", 63 0, v0x55630ca7e960_0;  alias, 1 drivers
v0x55630ca7f490_0 .net "B", 63 0, v0x55630ca866f0_0;  alias, 1 drivers
v0x55630ca7f570_0 .net "Q", 63 0, L_0x55630ca9a250;  alias, 1 drivers
L_0x55630ca9a250 .arith/sum 64, v0x55630ca7e960_0, v0x55630ca866f0_0;
S_0x55630ca7f6b0 .scope module, "control_mono" "control" 4 47, 8 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 4 "ALUOp";
P_0x55630ca5cf90 .param/l "arit_op" 1 8 10, C4<0110011>;
P_0x55630ca5cfd0 .param/l "beq_op" 1 8 9, C4<1100011>;
P_0x55630ca5d010 .param/l "lw_op" 1 8 12, C4<0000011>;
P_0x55630ca5d050 .param/l "sw_op" 1 8 11, C4<0100011>;
v0x55630ca7fb70_0 .var "ALUOp", 3 0;
v0x55630ca7fc50_0 .var "ALUSrc", 0 0;
v0x55630ca7fcf0_0 .var "Branch", 0 0;
v0x55630ca7fd90_0 .var "MemWrite", 0 0;
v0x55630ca7fe50_0 .var "MemtoReg", 0 0;
v0x55630ca7ff60_0 .var "RegWrite", 0 0;
v0x55630ca80020_0 .net "instruction", 10 0, L_0x55630ca9a6b0;  1 drivers
E_0x55630ca0aee0 .event anyedge, v0x55630ca80020_0;
S_0x55630ca801e0 .scope module, "data_mono" "data_mem" 4 26, 9 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt_en";
    .port_info 3 /INPUT 64 "address";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /OUTPUT 64 "read_data";
v0x55630ca806d0_0 .net "address", 63 0, v0x55630ca7e2f0_0;  alias, 1 drivers
v0x55630ca807b0_0 .net "clk", 0 0, v0x55630ca89300_0;  alias, 1 drivers
v0x55630ca80880_0 .var/i "i", 31 0;
v0x55630ca80950 .array "memory", 0 63, 7 0;
v0x55630ca811f0_0 .var "read_data", 63 0;
v0x55630ca81320_0 .net "rst", 0 0, v0x55630ca893c0_0;  alias, 1 drivers
v0x55630ca813c0_0 .net "write_data", 63 0, L_0x55630ca99d40;  alias, 1 drivers
v0x55630ca81480_0 .net "wrt_en", 0 0, v0x55630ca7fd90_0;  alias, 1 drivers
v0x55630ca80950_0 .array/port v0x55630ca80950, 0;
v0x55630ca80950_1 .array/port v0x55630ca80950, 1;
v0x55630ca80950_2 .array/port v0x55630ca80950, 2;
E_0x55630ca80460/0 .event anyedge, v0x55630ca7e2f0_0, v0x55630ca80950_0, v0x55630ca80950_1, v0x55630ca80950_2;
v0x55630ca80950_3 .array/port v0x55630ca80950, 3;
v0x55630ca80950_4 .array/port v0x55630ca80950, 4;
v0x55630ca80950_5 .array/port v0x55630ca80950, 5;
v0x55630ca80950_6 .array/port v0x55630ca80950, 6;
E_0x55630ca80460/1 .event anyedge, v0x55630ca80950_3, v0x55630ca80950_4, v0x55630ca80950_5, v0x55630ca80950_6;
v0x55630ca80950_7 .array/port v0x55630ca80950, 7;
v0x55630ca80950_8 .array/port v0x55630ca80950, 8;
v0x55630ca80950_9 .array/port v0x55630ca80950, 9;
v0x55630ca80950_10 .array/port v0x55630ca80950, 10;
E_0x55630ca80460/2 .event anyedge, v0x55630ca80950_7, v0x55630ca80950_8, v0x55630ca80950_9, v0x55630ca80950_10;
v0x55630ca80950_11 .array/port v0x55630ca80950, 11;
v0x55630ca80950_12 .array/port v0x55630ca80950, 12;
v0x55630ca80950_13 .array/port v0x55630ca80950, 13;
v0x55630ca80950_14 .array/port v0x55630ca80950, 14;
E_0x55630ca80460/3 .event anyedge, v0x55630ca80950_11, v0x55630ca80950_12, v0x55630ca80950_13, v0x55630ca80950_14;
v0x55630ca80950_15 .array/port v0x55630ca80950, 15;
v0x55630ca80950_16 .array/port v0x55630ca80950, 16;
v0x55630ca80950_17 .array/port v0x55630ca80950, 17;
v0x55630ca80950_18 .array/port v0x55630ca80950, 18;
E_0x55630ca80460/4 .event anyedge, v0x55630ca80950_15, v0x55630ca80950_16, v0x55630ca80950_17, v0x55630ca80950_18;
v0x55630ca80950_19 .array/port v0x55630ca80950, 19;
v0x55630ca80950_20 .array/port v0x55630ca80950, 20;
v0x55630ca80950_21 .array/port v0x55630ca80950, 21;
v0x55630ca80950_22 .array/port v0x55630ca80950, 22;
E_0x55630ca80460/5 .event anyedge, v0x55630ca80950_19, v0x55630ca80950_20, v0x55630ca80950_21, v0x55630ca80950_22;
v0x55630ca80950_23 .array/port v0x55630ca80950, 23;
v0x55630ca80950_24 .array/port v0x55630ca80950, 24;
v0x55630ca80950_25 .array/port v0x55630ca80950, 25;
v0x55630ca80950_26 .array/port v0x55630ca80950, 26;
E_0x55630ca80460/6 .event anyedge, v0x55630ca80950_23, v0x55630ca80950_24, v0x55630ca80950_25, v0x55630ca80950_26;
v0x55630ca80950_27 .array/port v0x55630ca80950, 27;
v0x55630ca80950_28 .array/port v0x55630ca80950, 28;
v0x55630ca80950_29 .array/port v0x55630ca80950, 29;
v0x55630ca80950_30 .array/port v0x55630ca80950, 30;
E_0x55630ca80460/7 .event anyedge, v0x55630ca80950_27, v0x55630ca80950_28, v0x55630ca80950_29, v0x55630ca80950_30;
v0x55630ca80950_31 .array/port v0x55630ca80950, 31;
v0x55630ca80950_32 .array/port v0x55630ca80950, 32;
v0x55630ca80950_33 .array/port v0x55630ca80950, 33;
v0x55630ca80950_34 .array/port v0x55630ca80950, 34;
E_0x55630ca80460/8 .event anyedge, v0x55630ca80950_31, v0x55630ca80950_32, v0x55630ca80950_33, v0x55630ca80950_34;
v0x55630ca80950_35 .array/port v0x55630ca80950, 35;
v0x55630ca80950_36 .array/port v0x55630ca80950, 36;
v0x55630ca80950_37 .array/port v0x55630ca80950, 37;
v0x55630ca80950_38 .array/port v0x55630ca80950, 38;
E_0x55630ca80460/9 .event anyedge, v0x55630ca80950_35, v0x55630ca80950_36, v0x55630ca80950_37, v0x55630ca80950_38;
v0x55630ca80950_39 .array/port v0x55630ca80950, 39;
v0x55630ca80950_40 .array/port v0x55630ca80950, 40;
v0x55630ca80950_41 .array/port v0x55630ca80950, 41;
v0x55630ca80950_42 .array/port v0x55630ca80950, 42;
E_0x55630ca80460/10 .event anyedge, v0x55630ca80950_39, v0x55630ca80950_40, v0x55630ca80950_41, v0x55630ca80950_42;
v0x55630ca80950_43 .array/port v0x55630ca80950, 43;
v0x55630ca80950_44 .array/port v0x55630ca80950, 44;
v0x55630ca80950_45 .array/port v0x55630ca80950, 45;
v0x55630ca80950_46 .array/port v0x55630ca80950, 46;
E_0x55630ca80460/11 .event anyedge, v0x55630ca80950_43, v0x55630ca80950_44, v0x55630ca80950_45, v0x55630ca80950_46;
v0x55630ca80950_47 .array/port v0x55630ca80950, 47;
v0x55630ca80950_48 .array/port v0x55630ca80950, 48;
v0x55630ca80950_49 .array/port v0x55630ca80950, 49;
v0x55630ca80950_50 .array/port v0x55630ca80950, 50;
E_0x55630ca80460/12 .event anyedge, v0x55630ca80950_47, v0x55630ca80950_48, v0x55630ca80950_49, v0x55630ca80950_50;
v0x55630ca80950_51 .array/port v0x55630ca80950, 51;
v0x55630ca80950_52 .array/port v0x55630ca80950, 52;
v0x55630ca80950_53 .array/port v0x55630ca80950, 53;
v0x55630ca80950_54 .array/port v0x55630ca80950, 54;
E_0x55630ca80460/13 .event anyedge, v0x55630ca80950_51, v0x55630ca80950_52, v0x55630ca80950_53, v0x55630ca80950_54;
v0x55630ca80950_55 .array/port v0x55630ca80950, 55;
v0x55630ca80950_56 .array/port v0x55630ca80950, 56;
v0x55630ca80950_57 .array/port v0x55630ca80950, 57;
v0x55630ca80950_58 .array/port v0x55630ca80950, 58;
E_0x55630ca80460/14 .event anyedge, v0x55630ca80950_55, v0x55630ca80950_56, v0x55630ca80950_57, v0x55630ca80950_58;
v0x55630ca80950_59 .array/port v0x55630ca80950, 59;
v0x55630ca80950_60 .array/port v0x55630ca80950, 60;
v0x55630ca80950_61 .array/port v0x55630ca80950, 61;
v0x55630ca80950_62 .array/port v0x55630ca80950, 62;
E_0x55630ca80460/15 .event anyedge, v0x55630ca80950_59, v0x55630ca80950_60, v0x55630ca80950_61, v0x55630ca80950_62;
v0x55630ca80950_63 .array/port v0x55630ca80950, 63;
E_0x55630ca80460/16 .event anyedge, v0x55630ca80950_63;
E_0x55630ca80460 .event/or E_0x55630ca80460/0, E_0x55630ca80460/1, E_0x55630ca80460/2, E_0x55630ca80460/3, E_0x55630ca80460/4, E_0x55630ca80460/5, E_0x55630ca80460/6, E_0x55630ca80460/7, E_0x55630ca80460/8, E_0x55630ca80460/9, E_0x55630ca80460/10, E_0x55630ca80460/11, E_0x55630ca80460/12, E_0x55630ca80460/13, E_0x55630ca80460/14, E_0x55630ca80460/15, E_0x55630ca80460/16;
S_0x55630ca81630 .scope module, "gate" "and1" 4 50, 10 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "q";
L_0x55630ca9a1e0 .functor AND 1, v0x55630ca7fcf0_0, v0x55630ca7e490_0, C4<1>, C4<1>;
v0x55630ca81880_0 .net "a", 0 0, v0x55630ca7fcf0_0;  alias, 1 drivers
v0x55630ca81970_0 .net "b", 0 0, v0x55630ca7e490_0;  alias, 1 drivers
v0x55630ca81a40_0 .net "q", 0 0, L_0x55630ca9a1e0;  alias, 1 drivers
S_0x55630ca81b50 .scope module, "inst_mono" "inst_mem" 4 39, 11 6 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 64 "read_adr";
    .port_info 3 /OUTPUT 32 "instruction";
P_0x55630ca81d30 .param/l "adr_in" 0 11 6, +C4<00000000000000000000000001000000>;
P_0x55630ca81d70 .param/l "depth" 0 11 6, +C4<00000000000000000000000001010000>;
P_0x55630ca81db0 .param/l "width" 0 11 6, +C4<00000000000000000000000000100000>;
v0x55630ca82240_0 .net "clk", 0 0, v0x55630ca89300_0;  alias, 1 drivers
v0x55630ca82350_0 .var/i "i", 31 0;
v0x55630ca82430_0 .var "instruction", 31 0;
v0x55630ca824f0 .array "memory", 0 79, 31 0;
v0x55630ca83240_0 .net "read_adr", 63 0, v0x55630ca7e960_0;  alias, 1 drivers
v0x55630ca83350_0 .net "rst", 0 0, v0x55630ca893c0_0;  alias, 1 drivers
v0x55630ca824f0_0 .array/port v0x55630ca824f0, 0;
v0x55630ca824f0_1 .array/port v0x55630ca824f0, 1;
v0x55630ca824f0_2 .array/port v0x55630ca824f0, 2;
E_0x55630ca0a2e0/0 .event anyedge, v0x55630ca7e960_0, v0x55630ca824f0_0, v0x55630ca824f0_1, v0x55630ca824f0_2;
v0x55630ca824f0_3 .array/port v0x55630ca824f0, 3;
v0x55630ca824f0_4 .array/port v0x55630ca824f0, 4;
v0x55630ca824f0_5 .array/port v0x55630ca824f0, 5;
v0x55630ca824f0_6 .array/port v0x55630ca824f0, 6;
E_0x55630ca0a2e0/1 .event anyedge, v0x55630ca824f0_3, v0x55630ca824f0_4, v0x55630ca824f0_5, v0x55630ca824f0_6;
v0x55630ca824f0_7 .array/port v0x55630ca824f0, 7;
v0x55630ca824f0_8 .array/port v0x55630ca824f0, 8;
v0x55630ca824f0_9 .array/port v0x55630ca824f0, 9;
v0x55630ca824f0_10 .array/port v0x55630ca824f0, 10;
E_0x55630ca0a2e0/2 .event anyedge, v0x55630ca824f0_7, v0x55630ca824f0_8, v0x55630ca824f0_9, v0x55630ca824f0_10;
v0x55630ca824f0_11 .array/port v0x55630ca824f0, 11;
v0x55630ca824f0_12 .array/port v0x55630ca824f0, 12;
v0x55630ca824f0_13 .array/port v0x55630ca824f0, 13;
v0x55630ca824f0_14 .array/port v0x55630ca824f0, 14;
E_0x55630ca0a2e0/3 .event anyedge, v0x55630ca824f0_11, v0x55630ca824f0_12, v0x55630ca824f0_13, v0x55630ca824f0_14;
v0x55630ca824f0_15 .array/port v0x55630ca824f0, 15;
v0x55630ca824f0_16 .array/port v0x55630ca824f0, 16;
v0x55630ca824f0_17 .array/port v0x55630ca824f0, 17;
v0x55630ca824f0_18 .array/port v0x55630ca824f0, 18;
E_0x55630ca0a2e0/4 .event anyedge, v0x55630ca824f0_15, v0x55630ca824f0_16, v0x55630ca824f0_17, v0x55630ca824f0_18;
v0x55630ca824f0_19 .array/port v0x55630ca824f0, 19;
v0x55630ca824f0_20 .array/port v0x55630ca824f0, 20;
v0x55630ca824f0_21 .array/port v0x55630ca824f0, 21;
v0x55630ca824f0_22 .array/port v0x55630ca824f0, 22;
E_0x55630ca0a2e0/5 .event anyedge, v0x55630ca824f0_19, v0x55630ca824f0_20, v0x55630ca824f0_21, v0x55630ca824f0_22;
v0x55630ca824f0_23 .array/port v0x55630ca824f0, 23;
v0x55630ca824f0_24 .array/port v0x55630ca824f0, 24;
v0x55630ca824f0_25 .array/port v0x55630ca824f0, 25;
v0x55630ca824f0_26 .array/port v0x55630ca824f0, 26;
E_0x55630ca0a2e0/6 .event anyedge, v0x55630ca824f0_23, v0x55630ca824f0_24, v0x55630ca824f0_25, v0x55630ca824f0_26;
v0x55630ca824f0_27 .array/port v0x55630ca824f0, 27;
v0x55630ca824f0_28 .array/port v0x55630ca824f0, 28;
v0x55630ca824f0_29 .array/port v0x55630ca824f0, 29;
v0x55630ca824f0_30 .array/port v0x55630ca824f0, 30;
E_0x55630ca0a2e0/7 .event anyedge, v0x55630ca824f0_27, v0x55630ca824f0_28, v0x55630ca824f0_29, v0x55630ca824f0_30;
v0x55630ca824f0_31 .array/port v0x55630ca824f0, 31;
v0x55630ca824f0_32 .array/port v0x55630ca824f0, 32;
v0x55630ca824f0_33 .array/port v0x55630ca824f0, 33;
v0x55630ca824f0_34 .array/port v0x55630ca824f0, 34;
E_0x55630ca0a2e0/8 .event anyedge, v0x55630ca824f0_31, v0x55630ca824f0_32, v0x55630ca824f0_33, v0x55630ca824f0_34;
v0x55630ca824f0_35 .array/port v0x55630ca824f0, 35;
v0x55630ca824f0_36 .array/port v0x55630ca824f0, 36;
v0x55630ca824f0_37 .array/port v0x55630ca824f0, 37;
v0x55630ca824f0_38 .array/port v0x55630ca824f0, 38;
E_0x55630ca0a2e0/9 .event anyedge, v0x55630ca824f0_35, v0x55630ca824f0_36, v0x55630ca824f0_37, v0x55630ca824f0_38;
v0x55630ca824f0_39 .array/port v0x55630ca824f0, 39;
v0x55630ca824f0_40 .array/port v0x55630ca824f0, 40;
v0x55630ca824f0_41 .array/port v0x55630ca824f0, 41;
v0x55630ca824f0_42 .array/port v0x55630ca824f0, 42;
E_0x55630ca0a2e0/10 .event anyedge, v0x55630ca824f0_39, v0x55630ca824f0_40, v0x55630ca824f0_41, v0x55630ca824f0_42;
v0x55630ca824f0_43 .array/port v0x55630ca824f0, 43;
v0x55630ca824f0_44 .array/port v0x55630ca824f0, 44;
v0x55630ca824f0_45 .array/port v0x55630ca824f0, 45;
v0x55630ca824f0_46 .array/port v0x55630ca824f0, 46;
E_0x55630ca0a2e0/11 .event anyedge, v0x55630ca824f0_43, v0x55630ca824f0_44, v0x55630ca824f0_45, v0x55630ca824f0_46;
v0x55630ca824f0_47 .array/port v0x55630ca824f0, 47;
v0x55630ca824f0_48 .array/port v0x55630ca824f0, 48;
v0x55630ca824f0_49 .array/port v0x55630ca824f0, 49;
v0x55630ca824f0_50 .array/port v0x55630ca824f0, 50;
E_0x55630ca0a2e0/12 .event anyedge, v0x55630ca824f0_47, v0x55630ca824f0_48, v0x55630ca824f0_49, v0x55630ca824f0_50;
v0x55630ca824f0_51 .array/port v0x55630ca824f0, 51;
v0x55630ca824f0_52 .array/port v0x55630ca824f0, 52;
v0x55630ca824f0_53 .array/port v0x55630ca824f0, 53;
v0x55630ca824f0_54 .array/port v0x55630ca824f0, 54;
E_0x55630ca0a2e0/13 .event anyedge, v0x55630ca824f0_51, v0x55630ca824f0_52, v0x55630ca824f0_53, v0x55630ca824f0_54;
v0x55630ca824f0_55 .array/port v0x55630ca824f0, 55;
v0x55630ca824f0_56 .array/port v0x55630ca824f0, 56;
v0x55630ca824f0_57 .array/port v0x55630ca824f0, 57;
v0x55630ca824f0_58 .array/port v0x55630ca824f0, 58;
E_0x55630ca0a2e0/14 .event anyedge, v0x55630ca824f0_55, v0x55630ca824f0_56, v0x55630ca824f0_57, v0x55630ca824f0_58;
v0x55630ca824f0_59 .array/port v0x55630ca824f0, 59;
v0x55630ca824f0_60 .array/port v0x55630ca824f0, 60;
v0x55630ca824f0_61 .array/port v0x55630ca824f0, 61;
v0x55630ca824f0_62 .array/port v0x55630ca824f0, 62;
E_0x55630ca0a2e0/15 .event anyedge, v0x55630ca824f0_59, v0x55630ca824f0_60, v0x55630ca824f0_61, v0x55630ca824f0_62;
v0x55630ca824f0_63 .array/port v0x55630ca824f0, 63;
v0x55630ca824f0_64 .array/port v0x55630ca824f0, 64;
v0x55630ca824f0_65 .array/port v0x55630ca824f0, 65;
v0x55630ca824f0_66 .array/port v0x55630ca824f0, 66;
E_0x55630ca0a2e0/16 .event anyedge, v0x55630ca824f0_63, v0x55630ca824f0_64, v0x55630ca824f0_65, v0x55630ca824f0_66;
v0x55630ca824f0_67 .array/port v0x55630ca824f0, 67;
v0x55630ca824f0_68 .array/port v0x55630ca824f0, 68;
v0x55630ca824f0_69 .array/port v0x55630ca824f0, 69;
v0x55630ca824f0_70 .array/port v0x55630ca824f0, 70;
E_0x55630ca0a2e0/17 .event anyedge, v0x55630ca824f0_67, v0x55630ca824f0_68, v0x55630ca824f0_69, v0x55630ca824f0_70;
v0x55630ca824f0_71 .array/port v0x55630ca824f0, 71;
v0x55630ca824f0_72 .array/port v0x55630ca824f0, 72;
v0x55630ca824f0_73 .array/port v0x55630ca824f0, 73;
v0x55630ca824f0_74 .array/port v0x55630ca824f0, 74;
E_0x55630ca0a2e0/18 .event anyedge, v0x55630ca824f0_71, v0x55630ca824f0_72, v0x55630ca824f0_73, v0x55630ca824f0_74;
v0x55630ca824f0_75 .array/port v0x55630ca824f0, 75;
v0x55630ca824f0_76 .array/port v0x55630ca824f0, 76;
v0x55630ca824f0_77 .array/port v0x55630ca824f0, 77;
v0x55630ca824f0_78 .array/port v0x55630ca824f0, 78;
E_0x55630ca0a2e0/19 .event anyedge, v0x55630ca824f0_75, v0x55630ca824f0_76, v0x55630ca824f0_77, v0x55630ca824f0_78;
v0x55630ca824f0_79 .array/port v0x55630ca824f0, 79;
E_0x55630ca0a2e0/20 .event anyedge, v0x55630ca824f0_79;
E_0x55630ca0a2e0 .event/or E_0x55630ca0a2e0/0, E_0x55630ca0a2e0/1, E_0x55630ca0a2e0/2, E_0x55630ca0a2e0/3, E_0x55630ca0a2e0/4, E_0x55630ca0a2e0/5, E_0x55630ca0a2e0/6, E_0x55630ca0a2e0/7, E_0x55630ca0a2e0/8, E_0x55630ca0a2e0/9, E_0x55630ca0a2e0/10, E_0x55630ca0a2e0/11, E_0x55630ca0a2e0/12, E_0x55630ca0a2e0/13, E_0x55630ca0a2e0/14, E_0x55630ca0a2e0/15, E_0x55630ca0a2e0/16, E_0x55630ca0a2e0/17, E_0x55630ca0a2e0/18, E_0x55630ca0a2e0/19, E_0x55630ca0a2e0/20;
S_0x55630ca834c0 .scope module, "mux1" "mux21" 4 32, 12 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v0x55630ca83720_0 .net "IN0", 63 0, L_0x55630ca99d40;  alias, 1 drivers
v0x55630ca83800_0 .net "IN1", 63 0, v0x55630ca866f0_0;  alias, 1 drivers
v0x55630ca838d0_0 .var "OUT", 63 0;
v0x55630ca839d0_0 .net "SEL", 0 0, v0x55630ca7fc50_0;  alias, 1 drivers
E_0x55630ca836a0 .event anyedge, v0x55630ca7fc50_0, v0x55630ca813c0_0, v0x55630ca7f490_0;
S_0x55630ca83af0 .scope module, "mux2" "mux21" 4 30, 12 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v0x55630ca83d00_0 .net "IN0", 63 0, L_0x55630ca9a140;  alias, 1 drivers
v0x55630ca83e10_0 .net "IN1", 63 0, L_0x55630ca9a250;  alias, 1 drivers
v0x55630ca83ee0_0 .var "OUT", 63 0;
v0x55630ca83fe0_0 .net "SEL", 0 0, L_0x55630ca9a1e0;  alias, 1 drivers
E_0x55630ca83c80 .event anyedge, v0x55630ca81a40_0, v0x55630ca7eff0_0, v0x55630ca7f570_0;
S_0x55630ca84100 .scope module, "mux3" "mux21" 4 28, 12 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 64 "IN0";
    .port_info 2 /INPUT 64 "IN1";
    .port_info 3 /OUTPUT 64 "OUT";
v0x55630ca843d0_0 .net "IN0", 63 0, v0x55630ca7e2f0_0;  alias, 1 drivers
v0x55630ca84500_0 .net "IN1", 63 0, v0x55630ca811f0_0;  alias, 1 drivers
v0x55630ca845c0_0 .var "OUT", 63 0;
v0x55630ca84690_0 .net "SEL", 0 0, v0x55630ca7fe50_0;  alias, 1 drivers
E_0x55630ca84350 .event anyedge, v0x55630ca7fe50_0, v0x55630ca7e2f0_0, v0x55630ca811f0_0;
S_0x55630ca847f0 .scope module, "register_mono" "register" 4 36, 13 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "regwrite";
    .port_info 3 /INPUT 5 "adr_reg1";
    .port_info 4 /INPUT 5 "adr_reg2";
    .port_info 5 /INPUT 5 "adr_wr_reg";
    .port_info 6 /INPUT 64 "wr_data";
    .port_info 7 /OUTPUT 64 "reg_data1";
    .port_info 8 /OUTPUT 64 "reg_data2";
P_0x55630ca849d0 .param/l "depth" 0 13 1, +C4<00000000000000000000000000100000>;
P_0x55630ca84a10 .param/l "width" 0 13 1, +C4<00000000000000000000000001000000>;
L_0x7fbbb21a4018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55630ca84ff0_0 .net/2u *"_ivl_0", 4 0, L_0x7fbbb21a4018;  1 drivers
L_0x7fbbb21a40a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55630ca850f0_0 .net/2u *"_ivl_10", 63 0, L_0x7fbbb21a40a8;  1 drivers
L_0x7fbbb21a40f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55630ca851d0_0 .net/2u *"_ivl_14", 4 0, L_0x7fbbb21a40f0;  1 drivers
v0x55630ca852c0_0 .net *"_ivl_16", 0 0, L_0x55630ca99990;  1 drivers
v0x55630ca85380_0 .net *"_ivl_18", 63 0, L_0x55630ca99a80;  1 drivers
v0x55630ca854b0_0 .net *"_ivl_2", 0 0, L_0x55630ca89480;  1 drivers
v0x55630ca85570_0 .net *"_ivl_20", 6 0, L_0x55630ca99b60;  1 drivers
L_0x7fbbb21a4138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55630ca85650_0 .net *"_ivl_23", 1 0, L_0x7fbbb21a4138;  1 drivers
L_0x7fbbb21a4180 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55630ca85730_0 .net/2u *"_ivl_24", 63 0, L_0x7fbbb21a4180;  1 drivers
v0x55630ca85810_0 .net *"_ivl_4", 63 0, L_0x55630ca89570;  1 drivers
v0x55630ca858f0_0 .net *"_ivl_6", 6 0, L_0x55630ca89610;  1 drivers
L_0x7fbbb21a4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55630ca859d0_0 .net *"_ivl_9", 1 0, L_0x7fbbb21a4060;  1 drivers
v0x55630ca85ab0_0 .net "adr_reg1", 4 0, L_0x55630ca99ed0;  1 drivers
v0x55630ca85b90_0 .net "adr_reg2", 4 0, L_0x55630ca99f70;  1 drivers
v0x55630ca85c70_0 .net "adr_wr_reg", 4 0, L_0x55630ca9a0a0;  1 drivers
v0x55630ca85d50_0 .net "clk", 0 0, v0x55630ca89300_0;  alias, 1 drivers
v0x55630ca85df0_0 .net "reg_data1", 63 0, L_0x55630ca99800;  alias, 1 drivers
v0x55630ca85eb0_0 .net "reg_data2", 63 0, L_0x55630ca99d40;  alias, 1 drivers
v0x55630ca85f50 .array "registers", 0 31, 63 0;
v0x55630ca86010_0 .net "regwrite", 0 0, v0x55630ca7ff60_0;  alias, 1 drivers
v0x55630ca860b0_0 .net "rst", 0 0, v0x55630ca893c0_0;  alias, 1 drivers
v0x55630ca86150_0 .net "wr_data", 63 0, v0x55630ca845c0_0;  alias, 1 drivers
L_0x55630ca89480 .cmp/ne 5, L_0x55630ca99ed0, L_0x7fbbb21a4018;
L_0x55630ca89570 .array/port v0x55630ca85f50, L_0x55630ca89610;
L_0x55630ca89610 .concat [ 5 2 0 0], L_0x55630ca99ed0, L_0x7fbbb21a4060;
L_0x55630ca99800 .functor MUXZ 64, L_0x7fbbb21a40a8, L_0x55630ca89570, L_0x55630ca89480, C4<>;
L_0x55630ca99990 .cmp/ne 5, L_0x55630ca99f70, L_0x7fbbb21a40f0;
L_0x55630ca99a80 .array/port v0x55630ca85f50, L_0x55630ca99b60;
L_0x55630ca99b60 .concat [ 5 2 0 0], L_0x55630ca99f70, L_0x7fbbb21a4138;
L_0x55630ca99d40 .functor MUXZ 64, L_0x7fbbb21a4180, L_0x55630ca99a80, L_0x55630ca99990, C4<>;
S_0x55630ca84cf0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 13 22, 13 22 0, S_0x55630ca847f0;
 .timescale -9 -12;
v0x55630ca84ef0_0 .var/i "i", 31 0;
S_0x55630ca86370 .scope module, "signextend_mono" "signextend" 4 34, 14 1 0, S_0x55630ca7de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 64 "OUT";
v0x55630ca865e0_0 .net "IN", 31 0, v0x55630ca82430_0;  alias, 1 drivers
v0x55630ca866f0_0 .var "OUT", 63 0;
E_0x55630ca86560 .event anyedge, v0x55630ca82430_0;
S_0x55630ca88150 .scope autotask, "mostrar_data_mem" "mostrar_data_mem" 3 63, 3 63 0, S_0x55630c9fd790;
 .timescale -9 -12;
v0x55630ca885f0_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_data_mem ;
    %fork t_1, S_0x55630ca88330;
    %jmp t_0;
    .scope S_0x55630ca88330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55630ca88510_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55630ca88510_0;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x55630ca885f0_0;
    %pow/s;
    %addi 1, 0, 32;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55630ca88510_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %load/vec4 v0x55630ca88510_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55630ca88510_0;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 7, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %load/vec4 v0x55630ca88510_0;
    %addi 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca88510_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55630ca88510_0;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 65 "$display", "Data_Mem[%d]:(h)|%h|(d)|%d|", v0x55630ca88510_0, S<1,vec4,u64>, S<0,vec4,u64> {2 0 0};
    %load/vec4 v0x55630ca88510_0;
    %addi 8, 0, 32;
    %store/vec4 v0x55630ca88510_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x55630ca88150;
t_0 %join;
    %end;
S_0x55630ca88330 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 3 64, 3 64 0, S_0x55630ca88150;
 .timescale -9 -12;
v0x55630ca88510_0 .var/i "a", 31 0;
S_0x55630ca886f0 .scope autotask, "mostrar_inst_mem" "mostrar_inst_mem" 3 50, 3 50 0, S_0x55630c9fd790;
 .timescale -9 -12;
v0x55630ca88bd0_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_inst_mem ;
    %fork t_3, S_0x55630ca888d0;
    %jmp t_2;
    .scope S_0x55630ca888d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55630ca88ad0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x55630ca88ad0_0;
    %load/vec4 v0x55630ca88bd0_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %vpi_call/w 3 52 "$display", "Inst_Mem[%d]:|%b|", v0x55630ca88ad0_0, &A<v0x55630ca824f0, v0x55630ca88ad0_0 > {0 0 0};
    %load/vec4 v0x55630ca88ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55630ca88ad0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x55630ca886f0;
t_2 %join;
    %end;
S_0x55630ca888d0 .scope autobegin, "$ivl_for_loop2" "$ivl_for_loop2" 3 51, 3 51 0, S_0x55630ca886f0;
 .timescale -9 -12;
v0x55630ca88ad0_0 .var/i "a", 31 0;
S_0x55630ca88cd0 .scope autotask, "mostrar_regs" "mostrar_regs" 3 56, 3 56 0, S_0x55630c9fd790;
 .timescale -9 -12;
v0x55630ca89200_0 .var/i "b", 31 0;
TD_z_monocicle_tb.mostrar_regs ;
    %fork t_5, S_0x55630ca88f00;
    %jmp t_4;
    .scope S_0x55630ca88f00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55630ca89100_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x55630ca89100_0;
    %load/vec4 v0x55630ca89200_0;
    %cmp/s;
    %jmp/0xz T_2.5, 5;
    %vpi_call/w 3 58 "$display", "Reg[%d]:(h)|%h|(d)|%d|", v0x55630ca89100_0, &A<v0x55630ca85f50, v0x55630ca89100_0 >, &A<v0x55630ca85f50, v0x55630ca89100_0 > {0 0 0};
    %load/vec4 v0x55630ca89100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55630ca89100_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x55630ca88cd0;
t_4 %join;
    %end;
S_0x55630ca88f00 .scope autobegin, "$ivl_for_loop3" "$ivl_for_loop3" 3 57, 3 57 0, S_0x55630ca88cd0;
 .timescale -9 -12;
v0x55630ca89100_0 .var/i "a", 31 0;
    .scope S_0x55630ca7e000;
T_3 ;
    %wait E_0x55630ca0a730;
    %load/vec4 v0x55630ca4a830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x55630ca7e2f0_0, 0, 64;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55630ca58500_0;
    %load/vec4 v0x55630ca7e3b0_0;
    %and;
    %store/vec4 v0x55630ca7e2f0_0, 0, 64;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x55630ca58500_0;
    %load/vec4 v0x55630ca7e3b0_0;
    %or;
    %store/vec4 v0x55630ca7e2f0_0, 0, 64;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x55630ca58500_0;
    %load/vec4 v0x55630ca7e3b0_0;
    %add;
    %store/vec4 v0x55630ca7e2f0_0, 0, 64;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x55630ca58500_0;
    %load/vec4 v0x55630ca7e3b0_0;
    %sub;
    %store/vec4 v0x55630ca7e2f0_0, 0, 64;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55630ca7e2f0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55630ca7e490_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55630ca7e490_0, 0, 1;
T_3.7 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55630ca801e0;
T_4 ;
    %wait E_0x55630ca0abc0;
    %load/vec4 v0x55630ca81320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55630ca80880_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55630ca80880_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55630ca80880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
    %load/vec4 v0x55630ca80880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55630ca80880_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %load/vec4 v0x55630ca81480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55630ca813c0_0;
    %split/vec4 8;
    %ix/getv 3, v0x55630ca806d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55630ca806d0_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55630ca806d0_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55630ca806d0_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55630ca806d0_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55630ca806d0_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55630ca806d0_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
    %load/vec4 v0x55630ca806d0_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca80950, 0, 4;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55630ca801e0;
T_5 ;
    %wait E_0x55630ca80460;
    %load/vec4 v0x55630ca806d0_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55630ca80950, 4;
    %load/vec4 v0x55630ca806d0_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca806d0_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca806d0_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca806d0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca806d0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca806d0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x55630ca806d0_0;
    %load/vec4a v0x55630ca80950, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55630ca811f0_0, 0, 64;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55630ca84100;
T_6 ;
Ewait_0 .event/or E_0x55630ca84350, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55630ca84690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55630ca843d0_0;
    %store/vec4 v0x55630ca845c0_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55630ca84500_0;
    %store/vec4 v0x55630ca845c0_0, 0, 64;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55630ca83af0;
T_7 ;
Ewait_1 .event/or E_0x55630ca83c80, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55630ca83fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55630ca83d00_0;
    %store/vec4 v0x55630ca83ee0_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55630ca83e10_0;
    %store/vec4 v0x55630ca83ee0_0, 0, 64;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55630ca834c0;
T_8 ;
Ewait_2 .event/or E_0x55630ca836a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55630ca839d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55630ca83720_0;
    %store/vec4 v0x55630ca838d0_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55630ca83800_0;
    %store/vec4 v0x55630ca838d0_0, 0, 64;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55630ca86370;
T_9 ;
    %wait E_0x55630ca86560;
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v0x55630ca866f0_0, 0, 64;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55630ca866f0_0, 0, 64;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55630ca866f0_0, 0, 64;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55630ca865e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55630ca866f0_0, 0, 64;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55630ca847f0;
T_10 ;
    %wait E_0x55630ca0abc0;
    %load/vec4 v0x55630ca86010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x55630ca85c70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55630ca86150_0;
    %load/vec4 v0x55630ca85c70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca85f50, 0, 4;
T_10.0 ;
    %load/vec4 v0x55630ca860b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.3, 8;
    %fork t_7, S_0x55630ca84cf0;
    %jmp t_6;
    .scope S_0x55630ca84cf0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55630ca84ef0_0, 0, 32;
T_10.5 ;
    %load/vec4 v0x55630ca84ef0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.6, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x55630ca84ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca85f50, 0, 4;
    %load/vec4 v0x55630ca84ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55630ca84ef0_0, 0, 32;
    %jmp T_10.5;
T_10.6 ;
    %end;
    .scope S_0x55630ca847f0;
t_6 %join;
T_10.3 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55630ca81b50;
T_11 ;
    %wait E_0x55630ca0abc0;
    %load/vec4 v0x55630ca83350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55630ca82350_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x55630ca82350_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55630ca82350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55630ca824f0, 0, 4;
    %load/vec4 v0x55630ca82350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55630ca82350_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55630ca81b50;
T_12 ;
    %wait E_0x55630ca0a2e0;
    %ix/getv 4, v0x55630ca83240_0;
    %load/vec4a v0x55630ca824f0, 4;
    %store/vec4 v0x55630ca82430_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55630ca7e640;
T_13 ;
    %wait E_0x55630ca0abc0;
    %load/vec4 v0x55630ca7eae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55630ca7e960_0, 0, 64;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55630ca7e860_0;
    %store/vec4 v0x55630ca7e960_0, 0, 64;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55630ca7f6b0;
T_14 ;
    %wait E_0x55630ca0aee0;
    %load/vec4 v0x55630ca80020_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.5;
T_14.0 ;
    %pushi/vec4 16, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.5;
T_14.1 ;
    %pushi/vec4 6, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.5;
T_14.2 ;
    %pushi/vec4 11, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x55630ca80020_0;
    %parti/s 4, 7, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 15, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 1, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x55630ca7ff60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fc50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fd90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55630ca7fe50_0, 0, 1;
    %store/vec4 v0x55630ca7fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55630ca7fb70_0, 0, 4;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55630c9fd790;
T_15 ;
T_15.0 ;
    %delay 1000, 0;
    %load/vec4 v0x55630ca89300_0;
    %inv;
    %store/vec4 v0x55630ca89300_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_0x55630c9fd790;
T_16 ;
    %vpi_call/w 3 13 "$dumpfile", "prueba_monocicle" {0 0 0};
    %vpi_call/w 3 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55630c9fd790 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55630ca89300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55630ca893c0_0, 0;
    %vpi_call/w 3 20 "$display", "PC:", v0x55630ca7e960_0 {0 0 0};
    %alloc S_0x55630ca886f0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55630ca88bd0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_0x55630ca886f0;
    %join;
    %free S_0x55630ca886f0;
    %alloc S_0x55630ca88cd0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55630ca89200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_0x55630ca88cd0;
    %join;
    %free S_0x55630ca88cd0;
    %alloc S_0x55630ca88150;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55630ca885f0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_0x55630ca88150;
    %join;
    %free S_0x55630ca88150;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55630ca893c0_0, 0;
    %delay 1000, 0;
    %vpi_call/w 3 27 "$readmemh", "data_initial", v0x55630ca80950 {0 0 0};
    %vpi_call/w 3 28 "$readmemb", "inst_initial", v0x55630ca824f0 {0 0 0};
    %vpi_call/w 3 30 "$display", "\012ACTIVACION DE RESET\012" {0 0 0};
    %vpi_call/w 3 31 "$display", "----------------" {0 0 0};
    %vpi_call/w 3 32 "$display", "PC:", v0x55630ca7e960_0 {0 0 0};
    %alloc S_0x55630ca886f0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55630ca88bd0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_inst_mem, S_0x55630ca886f0;
    %join;
    %free S_0x55630ca886f0;
    %alloc S_0x55630ca88cd0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55630ca89200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_0x55630ca88cd0;
    %join;
    %free S_0x55630ca88cd0;
    %alloc S_0x55630ca88150;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55630ca885f0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_0x55630ca88150;
    %join;
    %free S_0x55630ca88150;
    %vpi_call/w 3 36 "$display", "----------------" {0 0 0};
    %fork t_9, S_0x55630ca185f0;
    %jmp t_8;
    .scope S_0x55630ca185f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55630ca56e00_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55630ca56e00_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_16.1, 5;
    %delay 2000, 0;
    %vpi_call/w 3 40 "$display", "-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-" {0 0 0};
    %vpi_call/w 3 41 "$display", "PC:", v0x55630ca7e960_0 {0 0 0};
    %alloc S_0x55630ca88cd0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55630ca89200_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_regs, S_0x55630ca88cd0;
    %join;
    %free S_0x55630ca88cd0;
    %alloc S_0x55630ca88150;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x55630ca885f0_0, 0, 32;
    %fork TD_z_monocicle_tb.mostrar_data_mem, S_0x55630ca88150;
    %join;
    %free S_0x55630ca88150;
    %load/vec4 v0x55630ca56e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55630ca56e00_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0x55630c9fd790;
t_8 %join;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "Z_monocicle_tb.sv";
    "./monocicle.sv";
    "./ALU.sv";
    "./PC.sv";
    "./adder.sv";
    "./control.sv";
    "./data_mem.sv";
    "./and1.sv";
    "./inst_mem.sv";
    "./mux21.sv";
    "./register.sv";
    "./signextend.sv";
