=========================================================
Power report file
Generated by stratus_hls 23.02-s002  (100118.310516)
On:          Wed Nov 12 22:15:56 2025
Project Dir: /nfs/pool0/devansol/simple_p2p
Module:      dut
HLS Config:  BASIC
=========================================================
========================
FSM optimization details
------------------------
  State vector: global_state
  States: 3
  State vector flops: 2 (Added 0 bits)
  Original switching metric: 2.000
  New switching metric: 1.000

Clock gating summary:
=====================
# of gated clocks: 5
# of gated registers (flops): 5 (16)
Total # registers (flops): 7 (18)

Gating condition: !stall0 & (global_state == 1ULL)
# of gated registers (bits): 2 (12)
  dout_data (11)
  dout_m_req_m_trig_req (1)

Gating condition: !stall0 & ( (global_state == 0ULL) | (global_state == 2ULL) | (global_state == 
1ULL) )
# of gated registers (bits): 1 (1)
  din_m_busy_req_0 (1)

Gating condition: !stall0
# of gated registers (bits): 1 (2)
  global_state (2)

Gating condition: !din_m_busy_req_0
# of gated registers (bits): 1 (1)
  din_m_unvalidated_req (1)

Gating condition: <none>
# of ungated registers (bits): 2 (2)
  dout_m_unacked_req (1)
  dout_m_req_m_prev_trig_req (1)
