

================================================================
== Vitis HLS Report for 'InvShiftRows'
================================================================
* Date:           Thu Apr 17 13:41:38 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 9, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 13" [source/AESfunctions.cpp:51]   --->   Operation 10 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:51]   --->   Operation 11 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_addr_57 = getelementptr i8 %state, i64 0, i64 10" [source/AESfunctions.cpp:52]   --->   Operation 12 'getelementptr' 'state_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%state_load_57 = load i4 %state_addr_57" [source/AESfunctions.cpp:52]   --->   Operation 13 'load' 'state_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 14 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [source/AESfunctions.cpp:51]   --->   Operation 14 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 15 [1/2] (2.32ns)   --->   "%state_load_57 = load i4 %state_addr_57" [source/AESfunctions.cpp:52]   --->   Operation 15 'load' 'state_load_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%state_addr_58 = getelementptr i8 %state, i64 0, i64 7" [source/AESfunctions.cpp:53]   --->   Operation 16 'getelementptr' 'state_addr_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%state_load_58 = load i4 %state_addr_58" [source/AESfunctions.cpp:53]   --->   Operation 17 'load' 'state_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%state_addr_59 = getelementptr i8 %state, i64 0, i64 1" [source/AESfunctions.cpp:56]   --->   Operation 18 'getelementptr' 'state_addr_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%state_load_59 = load i4 %state_addr_59" [source/AESfunctions.cpp:56]   --->   Operation 19 'load' 'state_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load, i4 %state_addr_59" [source/AESfunctions.cpp:70]   --->   Operation 20 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%state_load_58 = load i4 %state_addr_58" [source/AESfunctions.cpp:53]   --->   Operation 21 'load' 'state_load_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/2] (2.32ns)   --->   "%state_load_59 = load i4 %state_addr_59" [source/AESfunctions.cpp:56]   --->   Operation 22 'load' 'state_load_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_60 = getelementptr i8 %state, i64 0, i64 14" [source/AESfunctions.cpp:57]   --->   Operation 23 'getelementptr' 'state_addr_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%state_load_60 = load i4 %state_addr_60" [source/AESfunctions.cpp:57]   --->   Operation 24 'load' 'state_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%state_addr_61 = getelementptr i8 %state, i64 0, i64 11" [source/AESfunctions.cpp:58]   --->   Operation 25 'getelementptr' 'state_addr_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.32ns)   --->   "%state_load_61 = load i4 %state_addr_61" [source/AESfunctions.cpp:58]   --->   Operation 26 'load' 'state_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 27 [1/2] (2.32ns)   --->   "%state_load_60 = load i4 %state_addr_60" [source/AESfunctions.cpp:57]   --->   Operation 27 'load' 'state_load_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 28 [1/2] (2.32ns)   --->   "%state_load_61 = load i4 %state_addr_61" [source/AESfunctions.cpp:58]   --->   Operation 28 'load' 'state_load_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%state_addr_62 = getelementptr i8 %state, i64 0, i64 5" [source/AESfunctions.cpp:61]   --->   Operation 29 'getelementptr' 'state_addr_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (2.32ns)   --->   "%state_load_62 = load i4 %state_addr_62" [source/AESfunctions.cpp:61]   --->   Operation 30 'load' 'state_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%state_addr_63 = getelementptr i8 %state, i64 0, i64 2" [source/AESfunctions.cpp:62]   --->   Operation 31 'getelementptr' 'state_addr_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (2.32ns)   --->   "%state_load_63 = load i4 %state_addr_63" [source/AESfunctions.cpp:62]   --->   Operation 32 'load' 'state_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_57, i4 %state_addr_63" [source/AESfunctions.cpp:70]   --->   Operation 33 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_59, i4 %state_addr_62" [source/AESfunctions.cpp:70]   --->   Operation 34 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 35 [1/2] (2.32ns)   --->   "%state_load_62 = load i4 %state_addr_62" [source/AESfunctions.cpp:61]   --->   Operation 35 'load' 'state_load_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%state_load_63 = load i4 %state_addr_63" [source/AESfunctions.cpp:62]   --->   Operation 36 'load' 'state_load_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%state_addr_64 = getelementptr i8 %state, i64 0, i64 15" [source/AESfunctions.cpp:63]   --->   Operation 37 'getelementptr' 'state_addr_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (2.32ns)   --->   "%state_load_64 = load i4 %state_addr_64" [source/AESfunctions.cpp:63]   --->   Operation 38 'load' 'state_load_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%state_addr_65 = getelementptr i8 %state, i64 0, i64 9" [source/AESfunctions.cpp:66]   --->   Operation 39 'getelementptr' 'state_addr_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (2.32ns)   --->   "%state_load_65 = load i4 %state_addr_65" [source/AESfunctions.cpp:66]   --->   Operation 40 'load' 'state_load_65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 41 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_62, i4 %state_addr_65" [source/AESfunctions.cpp:70]   --->   Operation 41 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 42 [1/2] (2.32ns)   --->   "%state_load_64 = load i4 %state_addr_64" [source/AESfunctions.cpp:63]   --->   Operation 42 'load' 'state_load_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 43 [1/2] (2.32ns)   --->   "%state_load_65 = load i4 %state_addr_65" [source/AESfunctions.cpp:66]   --->   Operation 43 'load' 'state_load_65' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%state_addr_66 = getelementptr i8 %state, i64 0, i64 6" [source/AESfunctions.cpp:67]   --->   Operation 44 'getelementptr' 'state_addr_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (2.32ns)   --->   "%state_load_66 = load i4 %state_addr_66" [source/AESfunctions.cpp:67]   --->   Operation 45 'load' 'state_load_66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%state_addr_67 = getelementptr i8 %state, i64 0, i64 3" [source/AESfunctions.cpp:68]   --->   Operation 46 'getelementptr' 'state_addr_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [2/2] (2.32ns)   --->   "%state_load_67 = load i4 %state_addr_67" [source/AESfunctions.cpp:68]   --->   Operation 47 'load' 'state_load_67' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_58, i4 %state_addr_67" [source/AESfunctions.cpp:70]   --->   Operation 48 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_60, i4 %state_addr_66" [source/AESfunctions.cpp:70]   --->   Operation 49 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 50 [1/2] (2.32ns)   --->   "%state_load_66 = load i4 %state_addr_66" [source/AESfunctions.cpp:67]   --->   Operation 50 'load' 'state_load_66' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 51 [1/2] (2.32ns)   --->   "%state_load_67 = load i4 %state_addr_67" [source/AESfunctions.cpp:68]   --->   Operation 51 'load' 'state_load_67' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_61, i4 %state_addr_58" [source/AESfunctions.cpp:70]   --->   Operation 52 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_63, i4 %state_addr_57" [source/AESfunctions.cpp:70]   --->   Operation 53 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_64, i4 %state_addr_61" [source/AESfunctions.cpp:70]   --->   Operation 54 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_65, i4 %state_addr" [source/AESfunctions.cpp:70]   --->   Operation 55 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_66, i4 %state_addr_60" [source/AESfunctions.cpp:70]   --->   Operation 56 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln70 = store i8 %state_load_67, i4 %state_addr_64" [source/AESfunctions.cpp:70]   --->   Operation 57 'store' 'store_ln70' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [source/AESfunctions.cpp:72]   --->   Operation 58 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr', source/AESfunctions.cpp:51) [2]  (0 ns)
	'load' operation ('state_load', source/AESfunctions.cpp:51) on array 'state' [3]  (2.32 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load', source/AESfunctions.cpp:51) on array 'state' [3]  (2.32 ns)
	'store' operation ('store_ln70', source/AESfunctions.cpp:70) of variable 'state_load', source/AESfunctions.cpp:51 on array 'state' [26]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_58', source/AESfunctions.cpp:53) on array 'state' [7]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_60', source/AESfunctions.cpp:57) on array 'state' [11]  (2.32 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'load' operation ('state_load_62', source/AESfunctions.cpp:61) on array 'state' [15]  (2.32 ns)
	'store' operation ('store_ln70', source/AESfunctions.cpp:70) of variable 'state_load_62', source/AESfunctions.cpp:61 on array 'state' [32]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_64', source/AESfunctions.cpp:63) on array 'state' [19]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_load_66', source/AESfunctions.cpp:67) on array 'state' [23]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln70', source/AESfunctions.cpp:70) of variable 'state_load_64', source/AESfunctions.cpp:63 on array 'state' [34]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln70', source/AESfunctions.cpp:70) of variable 'state_load_66', source/AESfunctions.cpp:67 on array 'state' [36]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
