strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f7ffd1b71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="17:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7ffd1a3d10>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7ffd1b7090>",
		fillcolor=turquoise,
		label="20:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ffd1a3210>]",
		style=filled,
		typ=Block];
	"Leaf_17:AL"	[def_var="['q']",
		label="Leaf_17:AL"];
	"20:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ffd058d10>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7ffd058810>",
		fillcolor=turquoise,
		label="38:BL
q <= q >> 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ffd058bd0>]",
		style=filled,
		typ=Block];
	"37:IF" -> "38:BL"	[cond="['amount']",
		label="(amount == 2'b11)",
		lineno=37];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ffece8ad0>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "37:IF"	[cond="['amount']",
		label="!((amount == 2'b10))",
		lineno=33];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7ffd460450>",
		fillcolor=turquoise,
		label="34:BL
q <= q >> 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ffd1c6510>]",
		style=filled,
		typ=Block];
	"33:IF" -> "34:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=33];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7ffd1a6150>",
		fillcolor=turquoise,
		label="30:BL
q <= q << 8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ffd5c1610>]",
		style=filled,
		typ=Block];
	"30:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7ffd14e550>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ffd1bdc50>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ffd1a3ed0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['load']",
		label=load,
		lineno=19];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ffd14ecd0>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "23:IF"	[cond="['load']",
		label="!(load)",
		lineno=19];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"38:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7ffd1a6450>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:IF" -> "29:IF"	[cond="['amount']",
		label="!((amount == 2'b00))",
		lineno=25];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f7ffd1b1390>",
		fillcolor=turquoise,
		label="26:BL
q <= q << 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7ffd1bdd10>]",
		style=filled,
		typ=Block];
	"25:IF" -> "26:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=25];
	"34:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"23:IF" -> "24:BL"	[cond="['ena']",
		label=ena,
		lineno=23];
	"29:IF" -> "33:IF"	[cond="['amount']",
		label="!((amount == 2'b01))",
		lineno=29];
	"29:IF" -> "30:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=29];
	"26:BL" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"Leaf_17:AL" -> "17:AL";
}
