F:\Verilog projects\BETA\BETA_ISE_WORKS\BETA_ISE\BETA_TOP.ngc 1488521439
ipcore_dir/MAIN_DIST_MEM.ngc 1486864775
ipcore_dir/DRAM32x32.ngc 1486864024
OK
