
Audio_classcification.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022cc0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e334  08022ea0  08022ea0  00023ea0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080311d4  080311d4  00033ae4  2**0
                  CONTENTS
  4 .ARM          00000008  080311d4  080311d4  000321d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080311dc  080311dc  00033ae4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080311dc  080311dc  000321dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080311e0  080311e0  000321e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009a4  20000000  080311e4  00033000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200009a4  08031b88  000339a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000a44  08031c28  00033a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000178ec  20000ae4  08031cc8  00033ae4  2**2
                  ALLOC
 12 ._user_heap_stack 00001000  200183d0  08031cc8  000343d0  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00033ae4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0004c297  00000000  00000000  00033b14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a85d  00000000  00000000  0007fdab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003c20  00000000  00000000  0008a608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002e53  00000000  00000000  0008e228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003bba0  00000000  00000000  0009107b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00053692  00000000  00000000  000ccc1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0013e0fc  00000000  00000000  001202ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000086  00000000  00000000  0025e3a9  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00010df8  00000000  00000000  0025e430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000064  00000000  00000000  0026f228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000ae4 	.word	0x20000ae4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08022e78 	.word	0x08022e78

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000ae8 	.word	0x20000ae8
 800020c:	08022e78 	.word	0x08022e78

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <LCD_Config>:
#include "stm32746g_discovery_lcd.h"
#include "stm32746g_discovery_ts.h"


void LCD_Config(void)
{
 80005dc:	b598      	push	{r3, r4, r7, lr}
 80005de:	af00      	add	r7, sp, #0
  /* LCD Initialization */
  BSP_LCD_Init();
 80005e0:	f006 fce2 	bl	8006fa8 <BSP_LCD_Init>

  /* LCD Initialization */
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 80005e4:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 80005e8:	2000      	movs	r0, #0
 80005ea:	f006 fd75 	bl	80070d8 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+(BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4));
 80005ee:	f006 fd4b 	bl	8007088 <BSP_LCD_GetXSize>
 80005f2:	4604      	mov	r4, r0
 80005f4:	f006 fd5c 	bl	80070b0 <BSP_LCD_GetYSize>
 80005f8:	4603      	mov	r3, r0
 80005fa:	fb04 f303 	mul.w	r3, r4, r3
 80005fe:	f103 5340 	add.w	r3, r3, #805306368	@ 0x30000000
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	4619      	mov	r1, r3
 8000606:	2001      	movs	r0, #1
 8000608:	f006 fd66 	bl	80070d8 <BSP_LCD_LayerDefaultInit>

  /* Enable the LCD */
  BSP_LCD_DisplayOn();
 800060c:	f006 ffb2 	bl	8007574 <BSP_LCD_DisplayOn>

  /* Select the LCD Background Layer  */
  BSP_LCD_SelectLayer(0);
 8000610:	2000      	movs	r0, #0
 8000612:	f006 fdc1 	bl	8007198 <BSP_LCD_SelectLayer>

  /* Clear the Background Layer */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000616:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 800061a:	f006 fe2f 	bl	800727c <BSP_LCD_Clear>

  /* Select the LCD Foreground Layer  */
  BSP_LCD_SelectLayer(1);
 800061e:	2001      	movs	r0, #1
 8000620:	f006 fdba 	bl	8007198 <BSP_LCD_SelectLayer>

  /* Clear the Foreground Layer */
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000624:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000628:	f006 fe28 	bl	800727c <BSP_LCD_Clear>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800062c:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000630:	f006 fdda 	bl	80071e8 <BSP_LCD_SetBackColor>
  /* Configure the transparency for foreground and background :
     Increase the transparency */
}
 8000634:	bf00      	nop
 8000636:	bd98      	pop	{r3, r4, r7, pc}

08000638 <text>:
    }
}


void text(int x, int y, char ps, char text_str[], char text_color, char scr_color)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b096      	sub	sp, #88	@ 0x58
 800063c:	af00      	add	r7, sp, #0
 800063e:	60f8      	str	r0, [r7, #12]
 8000640:	60b9      	str	r1, [r7, #8]
 8000642:	603b      	str	r3, [r7, #0]
 8000644:	4613      	mov	r3, r2
 8000646:	71fb      	strb	r3, [r7, #7]
    char buf[64]; // temporary text buffer

    // Convert inputs to lowercase so it works with small or capital letters
    ps = tolower(ps);
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800064e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000652:	3301      	adds	r3, #1
 8000654:	4a50      	ldr	r2, [pc, #320]	@ (8000798 <text+0x160>)
 8000656:	4413      	add	r3, r2
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	f003 0303 	and.w	r3, r3, #3
 800065e:	2b01      	cmp	r3, #1
 8000660:	d103      	bne.n	800066a <text+0x32>
 8000662:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000666:	3320      	adds	r3, #32
 8000668:	e001      	b.n	800066e <text+0x36>
 800066a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800066e:	71fb      	strb	r3, [r7, #7]
    text_color = tolower(text_color);
 8000670:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000674:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 8000678:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 800067c:	3301      	adds	r3, #1
 800067e:	4a46      	ldr	r2, [pc, #280]	@ (8000798 <text+0x160>)
 8000680:	4413      	add	r3, r2
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	f003 0303 	and.w	r3, r3, #3
 8000688:	2b01      	cmp	r3, #1
 800068a:	d103      	bne.n	8000694 <text+0x5c>
 800068c:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000690:	3320      	adds	r3, #32
 8000692:	e001      	b.n	8000698 <text+0x60>
 8000694:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000698:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
    scr_color = tolower(scr_color);
 800069c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80006a0:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 80006a4:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80006a8:	3301      	adds	r3, #1
 80006aa:	4a3b      	ldr	r2, [pc, #236]	@ (8000798 <text+0x160>)
 80006ac:	4413      	add	r3, r2
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	f003 0303 	and.w	r3, r3, #3
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d103      	bne.n	80006c0 <text+0x88>
 80006b8:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80006bc:	3320      	adds	r3, #32
 80006be:	e001      	b.n	80006c4 <text+0x8c>
 80006c0:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 80006c4:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

    // ----- Clear Screen -----
    if (scr_color == 'b')
 80006c8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80006cc:	2b62      	cmp	r3, #98	@ 0x62
 80006ce:	d103      	bne.n	80006d8 <text+0xa0>
        BSP_LCD_Clear(LCD_COLOR_BLUE);
 80006d0:	4832      	ldr	r0, [pc, #200]	@ (800079c <text+0x164>)
 80006d2:	f006 fdd3 	bl	800727c <BSP_LCD_Clear>
 80006d6:	e014      	b.n	8000702 <text+0xca>
    else if (scr_color == 'r')
 80006d8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80006dc:	2b72      	cmp	r3, #114	@ 0x72
 80006de:	d103      	bne.n	80006e8 <text+0xb0>
        BSP_LCD_Clear(LCD_COLOR_RED);
 80006e0:	482f      	ldr	r0, [pc, #188]	@ (80007a0 <text+0x168>)
 80006e2:	f006 fdcb 	bl	800727c <BSP_LCD_Clear>
 80006e6:	e00c      	b.n	8000702 <text+0xca>
    else if (scr_color == 'g')
 80006e8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80006ec:	2b67      	cmp	r3, #103	@ 0x67
 80006ee:	d104      	bne.n	80006fa <text+0xc2>
        BSP_LCD_Clear(LCD_COLOR_GREEN);
 80006f0:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 80006f4:	f006 fdc2 	bl	800727c <BSP_LCD_Clear>
 80006f8:	e003      	b.n	8000702 <text+0xca>
    else
        BSP_LCD_Clear(LCD_COLOR_BLACK);
 80006fa:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80006fe:	f006 fdbd 	bl	800727c <BSP_LCD_Clear>

    // ----- Set Text Color -----
    if (text_color == 'b')
 8000702:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000706:	2b62      	cmp	r3, #98	@ 0x62
 8000708:	d103      	bne.n	8000712 <text+0xda>
        BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 800070a:	4824      	ldr	r0, [pc, #144]	@ (800079c <text+0x164>)
 800070c:	f006 fd54 	bl	80071b8 <BSP_LCD_SetTextColor>
 8000710:	e014      	b.n	800073c <text+0x104>
    else if (text_color == 'r')
 8000712:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000716:	2b72      	cmp	r3, #114	@ 0x72
 8000718:	d103      	bne.n	8000722 <text+0xea>
        BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800071a:	4821      	ldr	r0, [pc, #132]	@ (80007a0 <text+0x168>)
 800071c:	f006 fd4c 	bl	80071b8 <BSP_LCD_SetTextColor>
 8000720:	e00c      	b.n	800073c <text+0x104>
    else if (text_color == 'g')
 8000722:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000726:	2b67      	cmp	r3, #103	@ 0x67
 8000728:	d104      	bne.n	8000734 <text+0xfc>
        BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 800072a:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 800072e:	f006 fd43 	bl	80071b8 <BSP_LCD_SetTextColor>
 8000732:	e003      	b.n	800073c <text+0x104>
    else
        BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000734:	f04f 30ff 	mov.w	r0, #4294967295
 8000738:	f006 fd3e 	bl	80071b8 <BSP_LCD_SetTextColor>

    // ----- Copy and Display Text -----
    snprintf(buf, sizeof(buf), "%s", text_str);
 800073c:	f107 0014 	add.w	r0, r7, #20
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	4a18      	ldr	r2, [pc, #96]	@ (80007a4 <text+0x16c>)
 8000744:	2140      	movs	r1, #64	@ 0x40
 8000746:	f020 f83b 	bl	80207c0 <sniprintf>

    if (ps == 'l')
 800074a:	79fb      	ldrb	r3, [r7, #7]
 800074c:	2b6c      	cmp	r3, #108	@ 0x6c
 800074e:	d109      	bne.n	8000764 <text+0x12c>
        BSP_LCD_DisplayStringAt(x, y, (uint8_t*)buf, LEFT_MODE);
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	b298      	uxth	r0, r3
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	b299      	uxth	r1, r3
 8000758:	f107 0214 	add.w	r2, r7, #20
 800075c:	2303      	movs	r3, #3
 800075e:	f006 fdf9 	bl	8007354 <BSP_LCD_DisplayStringAt>
    else if (ps == 'r')
        BSP_LCD_DisplayStringAt(x, y, (uint8_t*)buf, RIGHT_MODE);
    else
        BSP_LCD_DisplayStringAt(x, y, (uint8_t*)buf, CENTER_MODE);
}
 8000762:	e015      	b.n	8000790 <text+0x158>
    else if (ps == 'r')
 8000764:	79fb      	ldrb	r3, [r7, #7]
 8000766:	2b72      	cmp	r3, #114	@ 0x72
 8000768:	d109      	bne.n	800077e <text+0x146>
        BSP_LCD_DisplayStringAt(x, y, (uint8_t*)buf, RIGHT_MODE);
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	b298      	uxth	r0, r3
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	b299      	uxth	r1, r3
 8000772:	f107 0214 	add.w	r2, r7, #20
 8000776:	2302      	movs	r3, #2
 8000778:	f006 fdec 	bl	8007354 <BSP_LCD_DisplayStringAt>
}
 800077c:	e008      	b.n	8000790 <text+0x158>
        BSP_LCD_DisplayStringAt(x, y, (uint8_t*)buf, CENTER_MODE);
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	b298      	uxth	r0, r3
 8000782:	68bb      	ldr	r3, [r7, #8]
 8000784:	b299      	uxth	r1, r3
 8000786:	f107 0214 	add.w	r2, r7, #20
 800078a:	2301      	movs	r3, #1
 800078c:	f006 fde2 	bl	8007354 <BSP_LCD_DisplayStringAt>
}
 8000790:	bf00      	nop
 8000792:	3758      	adds	r7, #88	@ 0x58
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	08030c08 	.word	0x08030c08
 800079c:	ff0000ff 	.word	0xff0000ff
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	08022ea0 	.word	0x08022ea0

080007a8 <multitext>:




void multitext(int x, int y, char ps, char text_str[], char text_color)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b098      	sub	sp, #96	@ 0x60
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	60f8      	str	r0, [r7, #12]
 80007b0:	60b9      	str	r1, [r7, #8]
 80007b2:	603b      	str	r3, [r7, #0]
 80007b4:	4613      	mov	r3, r2
 80007b6:	71fb      	strb	r3, [r7, #7]
    char buf[64];
    ps = tolower(ps);
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80007be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80007c2:	3301      	adds	r3, #1
 80007c4:	4a43      	ldr	r2, [pc, #268]	@ (80008d4 <multitext+0x12c>)
 80007c6:	4413      	add	r3, r2
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	f003 0303 	and.w	r3, r3, #3
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	d103      	bne.n	80007da <multitext+0x32>
 80007d2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80007d6:	3320      	adds	r3, #32
 80007d8:	e001      	b.n	80007de <multitext+0x36>
 80007da:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80007de:	71fb      	strb	r3, [r7, #7]
    text_color = tolower(text_color);
 80007e0:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 80007e4:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 80007e8:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 80007ec:	3301      	adds	r3, #1
 80007ee:	4a39      	ldr	r2, [pc, #228]	@ (80008d4 <multitext+0x12c>)
 80007f0:	4413      	add	r3, r2
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	f003 0303 	and.w	r3, r3, #3
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d103      	bne.n	8000804 <multitext+0x5c>
 80007fc:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000800:	3320      	adds	r3, #32
 8000802:	e001      	b.n	8000808 <multitext+0x60>
 8000804:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000808:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

    // ----- Set Text Color -----
    if (text_color == 'b')
 800080c:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8000810:	2b62      	cmp	r3, #98	@ 0x62
 8000812:	d103      	bne.n	800081c <multitext+0x74>
        BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8000814:	4830      	ldr	r0, [pc, #192]	@ (80008d8 <multitext+0x130>)
 8000816:	f006 fccf 	bl	80071b8 <BSP_LCD_SetTextColor>
 800081a:	e014      	b.n	8000846 <multitext+0x9e>
    else if (text_color == 'r')
 800081c:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8000820:	2b72      	cmp	r3, #114	@ 0x72
 8000822:	d103      	bne.n	800082c <multitext+0x84>
        BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000824:	482d      	ldr	r0, [pc, #180]	@ (80008dc <multitext+0x134>)
 8000826:	f006 fcc7 	bl	80071b8 <BSP_LCD_SetTextColor>
 800082a:	e00c      	b.n	8000846 <multitext+0x9e>
    else if (text_color == 'g')
 800082c:	f897 3068 	ldrb.w	r3, [r7, #104]	@ 0x68
 8000830:	2b67      	cmp	r3, #103	@ 0x67
 8000832:	d104      	bne.n	800083e <multitext+0x96>
        BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000834:	f04f 20ff 	mov.w	r0, #4278255360	@ 0xff00ff00
 8000838:	f006 fcbe 	bl	80071b8 <BSP_LCD_SetTextColor>
 800083c:	e003      	b.n	8000846 <multitext+0x9e>
    else
        BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800083e:	f04f 30ff 	mov.w	r0, #4294967295
 8000842:	f006 fcb9 	bl	80071b8 <BSP_LCD_SetTextColor>

    // ----- Display each line -----
    int line_y = y; // starting y position
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	65fb      	str	r3, [r7, #92]	@ 0x5c
    char *line = strtok(text_str, "\n"); // split by \n
 800084a:	4925      	ldr	r1, [pc, #148]	@ (80008e0 <multitext+0x138>)
 800084c:	6838      	ldr	r0, [r7, #0]
 800084e:	f020 f875 	bl	802093c <strtok>
 8000852:	65b8      	str	r0, [r7, #88]	@ 0x58

    while(line != NULL)
 8000854:	e036      	b.n	80008c4 <multitext+0x11c>
    {
        snprintf(buf, sizeof(buf), "%s", line);
 8000856:	f107 0014 	add.w	r0, r7, #20
 800085a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800085c:	4a21      	ldr	r2, [pc, #132]	@ (80008e4 <multitext+0x13c>)
 800085e:	2140      	movs	r1, #64	@ 0x40
 8000860:	f01f ffae 	bl	80207c0 <sniprintf>

        if(ps == 'l')
 8000864:	79fb      	ldrb	r3, [r7, #7]
 8000866:	2b6c      	cmp	r3, #108	@ 0x6c
 8000868:	d109      	bne.n	800087e <multitext+0xd6>
            BSP_LCD_DisplayStringAt(x, line_y, (uint8_t*)buf, LEFT_MODE);
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	b298      	uxth	r0, r3
 800086e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000870:	b299      	uxth	r1, r3
 8000872:	f107 0214 	add.w	r2, r7, #20
 8000876:	2303      	movs	r3, #3
 8000878:	f006 fd6c 	bl	8007354 <BSP_LCD_DisplayStringAt>
 800087c:	e015      	b.n	80008aa <multitext+0x102>
        else if(ps == 'r')
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	2b72      	cmp	r3, #114	@ 0x72
 8000882:	d109      	bne.n	8000898 <multitext+0xf0>
            BSP_LCD_DisplayStringAt(x, line_y, (uint8_t*)buf, RIGHT_MODE);
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	b298      	uxth	r0, r3
 8000888:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800088a:	b299      	uxth	r1, r3
 800088c:	f107 0214 	add.w	r2, r7, #20
 8000890:	2302      	movs	r3, #2
 8000892:	f006 fd5f 	bl	8007354 <BSP_LCD_DisplayStringAt>
 8000896:	e008      	b.n	80008aa <multitext+0x102>
        else
            BSP_LCD_DisplayStringAt(x, line_y, (uint8_t*)buf, CENTER_MODE);
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	b298      	uxth	r0, r3
 800089c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800089e:	b299      	uxth	r1, r3
 80008a0:	f107 0214 	add.w	r2, r7, #20
 80008a4:	2301      	movs	r3, #1
 80008a6:	f006 fd55 	bl	8007354 <BSP_LCD_DisplayStringAt>

        line_y += BSP_LCD_GetFont()->Height; // move down for next line
 80008aa:	f006 fcd1 	bl	8007250 <BSP_LCD_GetFont>
 80008ae:	4603      	mov	r3, r0
 80008b0:	88db      	ldrh	r3, [r3, #6]
 80008b2:	461a      	mov	r2, r3
 80008b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80008b6:	4413      	add	r3, r2
 80008b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
        line = strtok(NULL, "\n");
 80008ba:	4909      	ldr	r1, [pc, #36]	@ (80008e0 <multitext+0x138>)
 80008bc:	2000      	movs	r0, #0
 80008be:	f020 f83d 	bl	802093c <strtok>
 80008c2:	65b8      	str	r0, [r7, #88]	@ 0x58
    while(line != NULL)
 80008c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d1c5      	bne.n	8000856 <multitext+0xae>
    }
}
 80008ca:	bf00      	nop
 80008cc:	bf00      	nop
 80008ce:	3760      	adds	r7, #96	@ 0x60
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	08030c08 	.word	0x08030c08
 80008d8:	ff0000ff 	.word	0xff0000ff
 80008dc:	ffff0000 	.word	0xffff0000
 80008e0:	08022ea4 	.word	0x08022ea4
 80008e4:	08022ea0 	.word	0x08022ea0

080008e8 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80008ec:	bf00      	nop
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr

080008f6 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80008f6:	b480      	push	{r7}
 80008f8:	b083      	sub	sp, #12
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	6078      	str	r0, [r7, #4]
 80008fe:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000900:	bf00      	nop
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
	...

0800091c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800091c:	b480      	push	{r7}
 800091e:	b085      	sub	sp, #20
 8000920:	af00      	add	r7, sp, #0
 8000922:	60f8      	str	r0, [r7, #12]
 8000924:	60b9      	str	r1, [r7, #8]
 8000926:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	4a07      	ldr	r2, [pc, #28]	@ (8000948 <vApplicationGetIdleTaskMemory+0x2c>)
 800092c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	4a06      	ldr	r2, [pc, #24]	@ (800094c <vApplicationGetIdleTaskMemory+0x30>)
 8000932:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2280      	movs	r2, #128	@ 0x80
 8000938:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800093a:	bf00      	nop
 800093c:	3714      	adds	r7, #20
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	20000b00 	.word	0x20000b00
 800094c:	20000b58 	.word	0x20000b58

08000950 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000954:	f3bf 8f4f 	dsb	sy
}
 8000958:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800095a:	f3bf 8f6f 	isb	sy
}
 800095e:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000960:	4b0d      	ldr	r3, [pc, #52]	@ (8000998 <SCB_EnableICache+0x48>)
 8000962:	2200      	movs	r2, #0
 8000964:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000968:	f3bf 8f4f 	dsb	sy
}
 800096c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800096e:	f3bf 8f6f 	isb	sy
}
 8000972:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000974:	4b08      	ldr	r3, [pc, #32]	@ (8000998 <SCB_EnableICache+0x48>)
 8000976:	695b      	ldr	r3, [r3, #20]
 8000978:	4a07      	ldr	r2, [pc, #28]	@ (8000998 <SCB_EnableICache+0x48>)
 800097a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800097e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000980:	f3bf 8f4f 	dsb	sy
}
 8000984:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000986:	f3bf 8f6f 	isb	sy
}
 800098a:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 800098c:	bf00      	nop
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	e000ed00 	.word	0xe000ed00

0800099c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80009a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a20 <SCB_EnableDCache+0x84>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80009aa:	f3bf 8f4f 	dsb	sy
}
 80009ae:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80009b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a20 <SCB_EnableDCache+0x84>)
 80009b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80009b6:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	0b5b      	lsrs	r3, r3, #13
 80009bc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80009c0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80009ca:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	015a      	lsls	r2, r3, #5
 80009d0:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80009d4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80009d6:	68ba      	ldr	r2, [r7, #8]
 80009d8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009da:	4911      	ldr	r1, [pc, #68]	@ (8000a20 <SCB_EnableDCache+0x84>)
 80009dc:	4313      	orrs	r3, r2
 80009de:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	1e5a      	subs	r2, r3, #1
 80009e6:	60ba      	str	r2, [r7, #8]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d1ef      	bne.n	80009cc <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	1e5a      	subs	r2, r3, #1
 80009f0:	60fa      	str	r2, [r7, #12]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d1e5      	bne.n	80009c2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80009f6:	f3bf 8f4f 	dsb	sy
}
 80009fa:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80009fc:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <SCB_EnableDCache+0x84>)
 80009fe:	695b      	ldr	r3, [r3, #20]
 8000a00:	4a07      	ldr	r2, [pc, #28]	@ (8000a20 <SCB_EnableDCache+0x84>)
 8000a02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a06:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a08:	f3bf 8f4f 	dsb	sy
}
 8000a0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a0e:	f3bf 8f6f 	isb	sy
}
 8000a12:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000a14:	bf00      	nop
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a24:	b5b0      	push	{r4, r5, r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000a2a:	f7ff ff91 	bl	8000950 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000a2e:	f7ff ffb5 	bl	800099c <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a32:	f007 f96d 	bl	8007d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a36:	f000 f84d 	bl	8000ad4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000a3a:	f000 f8bd 	bl	8000bb8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a3e:	f001 f871 	bl	8001b24 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a42:	f000 ffe9 	bl	8001a18 <MX_DMA_Init>
  MX_ADC3_Init();
 8000a46:	f000 f8e9 	bl	8000c1c <MX_ADC3_Init>
  MX_CRC_Init();
 8000a4a:	f000 f939 	bl	8000cc0 <MX_CRC_Init>
  MX_DCMI_Init();
 8000a4e:	f000 f959 	bl	8000d04 <MX_DCMI_Init>
  MX_DMA2D_Init();
 8000a52:	f000 f98b 	bl	8000d6c <MX_DMA2D_Init>
  MX_ETH_Init();
 8000a56:	f000 f9bb 	bl	8000dd0 <MX_ETH_Init>
  MX_FMC_Init();
 8000a5a:	f001 f813 	bl	8001a84 <MX_FMC_Init>
  MX_I2C1_Init();
 8000a5e:	f000 fa05 	bl	8000e6c <MX_I2C1_Init>
  MX_I2C3_Init();
 8000a62:	f000 fa43 	bl	8000eec <MX_I2C3_Init>
  MX_LTDC_Init();
 8000a66:	f000 fa81 	bl	8000f6c <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8000a6a:	f000 fb01 	bl	8001070 <MX_QUADSPI_Init>
  MX_RTC_Init();
 8000a6e:	f000 fb2b 	bl	80010c8 <MX_RTC_Init>
  MX_SAI2_Init();
 8000a72:	f000 fbcd 	bl	8001210 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8000a76:	f000 fc73 	bl	8001360 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8000a7a:	f000 fc91 	bl	80013a0 <MX_SPDIFRX_Init>
  MX_TIM1_Init();
 8000a7e:	f000 fcbf 	bl	8001400 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000a82:	f000 fd69 	bl	8001558 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000a86:	f000 fddd 	bl	8001644 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000a8a:	f000 fe53 	bl	8001734 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000a8e:	f000 fec9 	bl	8001824 <MX_TIM8_Init>
  MX_TIM12_Init();
 8000a92:	f000 ff1b 	bl	80018cc <MX_TIM12_Init>
  MX_USART1_UART_Init();
 8000a96:	f000 ff5f 	bl	8001958 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000a9a:	f000 ff8d 	bl	80019b8 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 8000a9e:	f013 fed5 	bl	801484c <MX_FATFS_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8000aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <main+0xa8>)
 8000aa4:	1d3c      	adds	r4, r7, #4
 8000aa6:	461d      	mov	r5, r3
 8000aa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000aaa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000aac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ab0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f019 fa3b 	bl	8019f34 <osThreadCreate>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	4a03      	ldr	r2, [pc, #12]	@ (8000ad0 <main+0xac>)
 8000ac2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000ac4:	f019 fa13 	bl	8019eee <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <main+0xa4>
 8000acc:	08022eb4 	.word	0x08022eb4
 8000ad0:	2000175c 	.word	0x2000175c

08000ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b094      	sub	sp, #80	@ 0x50
 8000ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ada:	f107 0320 	add.w	r3, r7, #32
 8000ade:	2230      	movs	r2, #48	@ 0x30
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f01f ff22 	bl	802092c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae8:	f107 030c 	add.w	r3, r7, #12
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000af8:	f00c fb36 	bl	800d168 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000afc:	4b2c      	ldr	r3, [pc, #176]	@ (8000bb0 <SystemClock_Config+0xdc>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b00:	4a2b      	ldr	r2, [pc, #172]	@ (8000bb0 <SystemClock_Config+0xdc>)
 8000b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b06:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b08:	4b29      	ldr	r3, [pc, #164]	@ (8000bb0 <SystemClock_Config+0xdc>)
 8000b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b14:	4b27      	ldr	r3, [pc, #156]	@ (8000bb4 <SystemClock_Config+0xe0>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a26      	ldr	r2, [pc, #152]	@ (8000bb4 <SystemClock_Config+0xe0>)
 8000b1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b1e:	6013      	str	r3, [r2, #0]
 8000b20:	4b24      	ldr	r3, [pc, #144]	@ (8000bb4 <SystemClock_Config+0xe0>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b28:	607b      	str	r3, [r7, #4]
 8000b2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000b2c:	2309      	movs	r3, #9
 8000b2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b30:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b34:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b36:	2301      	movs	r3, #1
 8000b38:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b3e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000b44:	2319      	movs	r3, #25
 8000b46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000b48:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8000b4c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000b52:	2309      	movs	r3, #9
 8000b54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b56:	f107 0320 	add.w	r3, r7, #32
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f00c fc26 	bl	800d3ac <HAL_RCC_OscConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b66:	f001 f9d1 	bl	8001f0c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b6a:	f00c fb0d 	bl	800d188 <HAL_PWREx_EnableOverDrive>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000b74:	f001 f9ca 	bl	8001f0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b78:	230f      	movs	r3, #15
 8000b7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b84:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b8e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000b90:	f107 030c 	add.w	r3, r7, #12
 8000b94:	2107      	movs	r1, #7
 8000b96:	4618      	mov	r0, r3
 8000b98:	f00c feac 	bl	800d8f4 <HAL_RCC_ClockConfig>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000ba2:	f001 f9b3 	bl	8001f0c <Error_Handler>
  }
}
 8000ba6:	bf00      	nop
 8000ba8:	3750      	adds	r7, #80	@ 0x50
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40007000 	.word	0x40007000

08000bb8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b0a2      	sub	sp, #136	@ 0x88
 8000bbc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	2284      	movs	r2, #132	@ 0x84
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f01f feb1 	bl	802092c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 8000bca:	4b13      	ldr	r3, [pc, #76]	@ (8000c18 <PeriphCommonClock_Config+0x60>)
 8000bcc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000bce:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000bd2:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000bd4:	2305      	movs	r3, #5
 8000bd6:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000bdc:	2303      	movs	r3, #3
 8000bde:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000be0:	2301      	movs	r3, #1
 8000be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000be4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000be8:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8000bea:	2300      	movs	r3, #0
 8000bec:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8000bee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000bf2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f00d f890 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000c0a:	f001 f97f 	bl	8001f0c <Error_Handler>
  }
}
 8000c0e:	bf00      	nop
 8000c10:	3788      	adds	r7, #136	@ 0x88
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	00b00008 	.word	0x00b00008

08000c1c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c22:	463b      	mov	r3, r7
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000c2e:	4b21      	ldr	r3, [pc, #132]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c30:	4a21      	ldr	r2, [pc, #132]	@ (8000cb8 <MX_ADC3_Init+0x9c>)
 8000c32:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c34:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c36:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c3a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c42:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000c48:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000c4e:	4b19      	ldr	r3, [pc, #100]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c56:	4b17      	ldr	r3, [pc, #92]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c5c:	4b15      	ldr	r3, [pc, #84]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c5e:	4a17      	ldr	r2, [pc, #92]	@ (8000cbc <MX_ADC3_Init+0xa0>)
 8000c60:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c62:	4b14      	ldr	r3, [pc, #80]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000c68:	4b12      	ldr	r3, [pc, #72]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000c6e:	4b11      	ldr	r3, [pc, #68]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c76:	4b0f      	ldr	r3, [pc, #60]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c7c:	480d      	ldr	r0, [pc, #52]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c7e:	f007 f899 	bl	8007db4 <HAL_ADC_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000c88:	f001 f940 	bl	8001f0c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c8c:	2304      	movs	r3, #4
 8000c8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c90:	2301      	movs	r3, #1
 8000c92:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4805      	ldr	r0, [pc, #20]	@ (8000cb4 <MX_ADC3_Init+0x98>)
 8000c9e:	f007 f8cd 	bl	8007e3c <HAL_ADC_ConfigChannel>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000ca8:	f001 f930 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000cac:	bf00      	nop
 8000cae:	3710      	adds	r7, #16
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20000d90 	.word	0x20000d90
 8000cb8:	40012200 	.word	0x40012200
 8000cbc:	0f000001 	.word	0x0f000001

08000cc0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <MX_CRC_Init+0x3c>)
 8000cc6:	4a0e      	ldr	r2, [pc, #56]	@ (8000d00 <MX_CRC_Init+0x40>)
 8000cc8:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <MX_CRC_Init+0x3c>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <MX_CRC_Init+0x3c>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000cd6:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <MX_CRC_Init+0x3c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000cdc:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <MX_CRC_Init+0x3c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000ce2:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <MX_CRC_Init+0x3c>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000ce8:	4804      	ldr	r0, [pc, #16]	@ (8000cfc <MX_CRC_Init+0x3c>)
 8000cea:	f007 fbd9 	bl	80084a0 <HAL_CRC_Init>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000cf4:	f001 f90a 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	20000dd8 	.word	0x20000dd8
 8000d00:	40023000 	.word	0x40023000

08000d04 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000d08:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d0a:	4a17      	ldr	r2, [pc, #92]	@ (8000d68 <MX_DCMI_Init+0x64>)
 8000d0c:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000d0e:	4b15      	ldr	r3, [pc, #84]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000d14:	4b13      	ldr	r3, [pc, #76]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8000d1a:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8000d20:	4b10      	ldr	r3, [pc, #64]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000d26:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000d32:	4b0c      	ldr	r3, [pc, #48]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000d38:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000d3e:	4b09      	ldr	r3, [pc, #36]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000d44:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000d4a:	4b06      	ldr	r3, [pc, #24]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000d50:	4804      	ldr	r0, [pc, #16]	@ (8000d64 <MX_DCMI_Init+0x60>)
 8000d52:	f007 fc8f 	bl	8008674 <HAL_DCMI_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8000d5c:	f001 f8d6 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000dfc 	.word	0x20000dfc
 8000d68:	50050000 	.word	0x50050000

08000d6c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000d70:	4b15      	ldr	r3, [pc, #84]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000d72:	4a16      	ldr	r2, [pc, #88]	@ (8000dcc <MX_DMA2D_Init+0x60>)
 8000d74:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000d76:	4b14      	ldr	r3, [pc, #80]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000d7c:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000d82:	4b11      	ldr	r3, [pc, #68]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000d88:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000d94:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000da0:	4809      	ldr	r0, [pc, #36]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000da2:	f008 f955 	bl	8009050 <HAL_DMA2D_Init>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000dac:	f001 f8ae 	bl	8001f0c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000db0:	2101      	movs	r1, #1
 8000db2:	4805      	ldr	r0, [pc, #20]	@ (8000dc8 <MX_DMA2D_Init+0x5c>)
 8000db4:	f008 fbba 	bl	800952c <HAL_DMA2D_ConfigLayer>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000dbe:	f001 f8a5 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20000e4c 	.word	0x20000e4c
 8000dcc:	4002b000 	.word	0x4002b000

08000dd0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e54 <MX_ETH_Init+0x84>)
 8000dd6:	4a20      	ldr	r2, [pc, #128]	@ (8000e58 <MX_ETH_Init+0x88>)
 8000dd8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000dda:	4b20      	ldr	r3, [pc, #128]	@ (8000e5c <MX_ETH_Init+0x8c>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000de0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e5c <MX_ETH_Init+0x8c>)
 8000de2:	2280      	movs	r2, #128	@ 0x80
 8000de4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000de6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e5c <MX_ETH_Init+0x8c>)
 8000de8:	22e1      	movs	r2, #225	@ 0xe1
 8000dea:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000dec:	4b1b      	ldr	r3, [pc, #108]	@ (8000e5c <MX_ETH_Init+0x8c>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000df2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <MX_ETH_Init+0x8c>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000df8:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <MX_ETH_Init+0x8c>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000dfe:	4b15      	ldr	r3, [pc, #84]	@ (8000e54 <MX_ETH_Init+0x84>)
 8000e00:	4a16      	ldr	r2, [pc, #88]	@ (8000e5c <MX_ETH_Init+0x8c>)
 8000e02:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000e04:	4b13      	ldr	r3, [pc, #76]	@ (8000e54 <MX_ETH_Init+0x84>)
 8000e06:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000e0a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000e0c:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_ETH_Init+0x84>)
 8000e0e:	4a14      	ldr	r2, [pc, #80]	@ (8000e60 <MX_ETH_Init+0x90>)
 8000e10:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000e12:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <MX_ETH_Init+0x84>)
 8000e14:	4a13      	ldr	r2, [pc, #76]	@ (8000e64 <MX_ETH_Init+0x94>)
 8000e16:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000e18:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <MX_ETH_Init+0x84>)
 8000e1a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000e1e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000e20:	480c      	ldr	r0, [pc, #48]	@ (8000e54 <MX_ETH_Init+0x84>)
 8000e22:	f008 fcb1 	bl	8009788 <HAL_ETH_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000e2c:	f001 f86e 	bl	8001f0c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000e30:	2238      	movs	r2, #56	@ 0x38
 8000e32:	2100      	movs	r1, #0
 8000e34:	480c      	ldr	r0, [pc, #48]	@ (8000e68 <MX_ETH_Init+0x98>)
 8000e36:	f01f fd79 	bl	802092c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e68 <MX_ETH_Init+0x98>)
 8000e3c:	2221      	movs	r2, #33	@ 0x21
 8000e3e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000e40:	4b09      	ldr	r3, [pc, #36]	@ (8000e68 <MX_ETH_Init+0x98>)
 8000e42:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000e46:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000e48:	4b07      	ldr	r3, [pc, #28]	@ (8000e68 <MX_ETH_Init+0x98>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000e8c 	.word	0x20000e8c
 8000e58:	40028000 	.word	0x40028000
 8000e5c:	20001760 	.word	0x20001760
 8000e60:	20000a44 	.word	0x20000a44
 8000e64:	200009a4 	.word	0x200009a4
 8000e68:	20000d58 	.word	0x20000d58

08000e6c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e70:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000e72:	4a1c      	ldr	r2, [pc, #112]	@ (8000ee4 <MX_I2C1_Init+0x78>)
 8000e74:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000e76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000e78:	4a1b      	ldr	r2, [pc, #108]	@ (8000ee8 <MX_I2C1_Init+0x7c>)
 8000e7a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e82:	4b17      	ldr	r3, [pc, #92]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e88:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e94:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ea6:	480e      	ldr	r0, [pc, #56]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000ea8:	f00a ffb8 	bl	800be1c <HAL_I2C_Init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000eb2:	f001 f82b 	bl	8001f0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	4809      	ldr	r0, [pc, #36]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000eba:	f00b fd45 	bl	800c948 <HAL_I2CEx_ConfigAnalogFilter>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ec4:	f001 f822 	bl	8001f0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4805      	ldr	r0, [pc, #20]	@ (8000ee0 <MX_I2C1_Init+0x74>)
 8000ecc:	f00b fd87 	bl	800c9de <HAL_I2CEx_ConfigDigitalFilter>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000ed6:	f001 f819 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000f3c 	.word	0x20000f3c
 8000ee4:	40005400 	.word	0x40005400
 8000ee8:	00c0eaff 	.word	0x00c0eaff

08000eec <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8000f64 <MX_I2C3_Init+0x78>)
 8000ef4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000ef8:	4a1b      	ldr	r2, [pc, #108]	@ (8000f68 <MX_I2C3_Init+0x7c>)
 8000efa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000efc:	4b18      	ldr	r3, [pc, #96]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f02:	4b17      	ldr	r3, [pc, #92]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f08:	4b15      	ldr	r3, [pc, #84]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000f0e:	4b14      	ldr	r3, [pc, #80]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f14:	4b12      	ldr	r3, [pc, #72]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f1a:	4b11      	ldr	r3, [pc, #68]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000f26:	480e      	ldr	r0, [pc, #56]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f28:	f00a ff78 	bl	800be1c <HAL_I2C_Init>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000f32:	f000 ffeb 	bl	8001f0c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f36:	2100      	movs	r1, #0
 8000f38:	4809      	ldr	r0, [pc, #36]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f3a:	f00b fd05 	bl	800c948 <HAL_I2CEx_ConfigAnalogFilter>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000f44:	f000 ffe2 	bl	8001f0c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4805      	ldr	r0, [pc, #20]	@ (8000f60 <MX_I2C3_Init+0x74>)
 8000f4c:	f00b fd47 	bl	800c9de <HAL_I2CEx_ConfigDigitalFilter>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000f56:	f000 ffd9 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000f90 	.word	0x20000f90
 8000f64:	40005c00 	.word	0x40005c00
 8000f68:	00c0eaff 	.word	0x00c0eaff

08000f6c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08e      	sub	sp, #56	@ 0x38
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	2234      	movs	r2, #52	@ 0x34
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f01f fcd7 	bl	802092c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000f7e:	4b3a      	ldr	r3, [pc, #232]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000f80:	4a3a      	ldr	r2, [pc, #232]	@ (800106c <MX_LTDC_Init+0x100>)
 8000f82:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000f84:	4b38      	ldr	r3, [pc, #224]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000f8a:	4b37      	ldr	r3, [pc, #220]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000f90:	4b35      	ldr	r3, [pc, #212]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000f96:	4b34      	ldr	r3, [pc, #208]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000f9c:	4b32      	ldr	r3, [pc, #200]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000f9e:	2228      	movs	r2, #40	@ 0x28
 8000fa0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000fa2:	4b31      	ldr	r3, [pc, #196]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fa4:	2209      	movs	r2, #9
 8000fa6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000fa8:	4b2f      	ldr	r3, [pc, #188]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000faa:	2235      	movs	r2, #53	@ 0x35
 8000fac:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000fae:	4b2e      	ldr	r3, [pc, #184]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fb0:	220b      	movs	r2, #11
 8000fb2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fb6:	f240 2215 	movw	r2, #533	@ 0x215
 8000fba:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000fbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fbe:	f240 121b 	movw	r2, #283	@ 0x11b
 8000fc2:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000fc4:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fc6:	f240 2235 	movw	r2, #565	@ 0x235
 8000fca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000fcc:	4b26      	ldr	r3, [pc, #152]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fce:	f240 121d 	movw	r2, #285	@ 0x11d
 8000fd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000fd4:	4b24      	ldr	r3, [pc, #144]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000fdc:	4b22      	ldr	r3, [pc, #136]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000fe4:	4b20      	ldr	r3, [pc, #128]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000fec:	481e      	ldr	r0, [pc, #120]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8000fee:	f00b fd43 	bl	800ca78 <HAL_LTDC_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000ff8:	f000 ff88 	bl	8001f0c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001000:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001004:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 800100a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800100e:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001010:	2302      	movs	r3, #2
 8001012:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001014:	23ff      	movs	r3, #255	@ 0xff
 8001016:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800101c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001020:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001022:	2307      	movs	r3, #7
 8001024:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8001026:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 800102a:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 800102c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001030:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8001032:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001036:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	2200      	movs	r2, #0
 800104e:	4619      	mov	r1, r3
 8001050:	4805      	ldr	r0, [pc, #20]	@ (8001068 <MX_LTDC_Init+0xfc>)
 8001052:	f00b fea3 	bl	800cd9c <HAL_LTDC_ConfigLayer>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 800105c:	f000 ff56 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001060:	bf00      	nop
 8001062:	3738      	adds	r7, #56	@ 0x38
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000fe4 	.word	0x20000fe4
 800106c:	40016800 	.word	0x40016800

08001070 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8001074:	4b12      	ldr	r3, [pc, #72]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 8001076:	4a13      	ldr	r2, [pc, #76]	@ (80010c4 <MX_QUADSPI_Init+0x54>)
 8001078:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 800107a:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 800107c:	2201      	movs	r2, #1
 800107e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001080:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 8001082:	2204      	movs	r2, #4
 8001084:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001086:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 8001088:	2210      	movs	r2, #16
 800108a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 800108c:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 800108e:	2218      	movs	r2, #24
 8001090:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8001092:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 8001094:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8001098:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800109a:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80010a0:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80010a6:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80010ac:	4804      	ldr	r0, [pc, #16]	@ (80010c0 <MX_QUADSPI_Init+0x50>)
 80010ae:	f00c f8bb 	bl	800d228 <HAL_QSPI_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80010b8:	f000 ff28 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	2000108c 	.word	0x2000108c
 80010c4:	a0001000 	.word	0xa0001000

080010c8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b090      	sub	sp, #64	@ 0x40
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80010ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
 80010dc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80010de:	2300      	movs	r3, #0
 80010e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 80010e2:	463b      	mov	r3, r7
 80010e4:	2228      	movs	r2, #40	@ 0x28
 80010e6:	2100      	movs	r1, #0
 80010e8:	4618      	mov	r0, r3
 80010ea:	f01f fc1f 	bl	802092c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010ee:	4b46      	ldr	r3, [pc, #280]	@ (8001208 <MX_RTC_Init+0x140>)
 80010f0:	4a46      	ldr	r2, [pc, #280]	@ (800120c <MX_RTC_Init+0x144>)
 80010f2:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010f4:	4b44      	ldr	r3, [pc, #272]	@ (8001208 <MX_RTC_Init+0x140>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80010fa:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <MX_RTC_Init+0x140>)
 80010fc:	227f      	movs	r2, #127	@ 0x7f
 80010fe:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001100:	4b41      	ldr	r3, [pc, #260]	@ (8001208 <MX_RTC_Init+0x140>)
 8001102:	22ff      	movs	r2, #255	@ 0xff
 8001104:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001106:	4b40      	ldr	r3, [pc, #256]	@ (8001208 <MX_RTC_Init+0x140>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800110c:	4b3e      	ldr	r3, [pc, #248]	@ (8001208 <MX_RTC_Init+0x140>)
 800110e:	2200      	movs	r2, #0
 8001110:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001112:	4b3d      	ldr	r3, [pc, #244]	@ (8001208 <MX_RTC_Init+0x140>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001118:	483b      	ldr	r0, [pc, #236]	@ (8001208 <MX_RTC_Init+0x140>)
 800111a:	f00d fc3f 	bl	800e99c <HAL_RTC_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001124:	f000 fef2 	bl	8001f0c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001128:	2300      	movs	r3, #0
 800112a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 800112e:	2300      	movs	r3, #0
 8001130:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8001134:	2300      	movs	r3, #0
 8001136:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800113a:	2300      	movs	r3, #0
 800113c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800113e:	2300      	movs	r3, #0
 8001140:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001142:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001146:	2201      	movs	r2, #1
 8001148:	4619      	mov	r1, r3
 800114a:	482f      	ldr	r0, [pc, #188]	@ (8001208 <MX_RTC_Init+0x140>)
 800114c:	f00d fcaa 	bl	800eaa4 <HAL_RTC_SetTime>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001156:	f000 fed9 	bl	8001f0c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800115a:	2301      	movs	r3, #1
 800115c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001160:	2301      	movs	r3, #1
 8001162:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8001166:	2301      	movs	r3, #1
 8001168:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 800116c:	2300      	movs	r3, #0
 800116e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001172:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001176:	2201      	movs	r2, #1
 8001178:	4619      	mov	r1, r3
 800117a:	4823      	ldr	r0, [pc, #140]	@ (8001208 <MX_RTC_Init+0x140>)
 800117c:	f00d fd2c 	bl	800ebd8 <HAL_RTC_SetDate>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001186:	f000 fec1 	bl	8001f0c <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800118a:	2300      	movs	r3, #0
 800118c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800118e:	2300      	movs	r3, #0
 8001190:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001192:	2300      	movs	r3, #0
 8001194:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80011ae:	2301      	movs	r3, #1
 80011b0:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80011b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80011ba:	463b      	mov	r3, r7
 80011bc:	2201      	movs	r2, #1
 80011be:	4619      	mov	r1, r3
 80011c0:	4811      	ldr	r0, [pc, #68]	@ (8001208 <MX_RTC_Init+0x140>)
 80011c2:	f00d fd8d 	bl	800ece0 <HAL_RTC_SetAlarm>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 80011cc:	f000 fe9e 	bl	8001f0c <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 80011d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011d4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80011d6:	463b      	mov	r3, r7
 80011d8:	2201      	movs	r2, #1
 80011da:	4619      	mov	r1, r3
 80011dc:	480a      	ldr	r0, [pc, #40]	@ (8001208 <MX_RTC_Init+0x140>)
 80011de:	f00d fd7f 	bl	800ece0 <HAL_RTC_SetAlarm>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_RTC_Init+0x124>
  {
    Error_Handler();
 80011e8:	f000 fe90 	bl	8001f0c <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 80011ec:	2202      	movs	r2, #2
 80011ee:	2100      	movs	r1, #0
 80011f0:	4805      	ldr	r0, [pc, #20]	@ (8001208 <MX_RTC_Init+0x140>)
 80011f2:	f00d ff41 	bl	800f078 <HAL_RTCEx_SetTimeStamp>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 80011fc:	f000 fe86 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001200:	bf00      	nop
 8001202:	3740      	adds	r7, #64	@ 0x40
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200010d8 	.word	0x200010d8
 800120c:	40002800 	.word	0x40002800

08001210 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8001214:	4b4d      	ldr	r3, [pc, #308]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001216:	4a4e      	ldr	r2, [pc, #312]	@ (8001350 <MX_SAI2_Init+0x140>)
 8001218:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 800121a:	4b4c      	ldr	r3, [pc, #304]	@ (800134c <MX_SAI2_Init+0x13c>)
 800121c:	2200      	movs	r2, #0
 800121e:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001220:	4b4a      	ldr	r3, [pc, #296]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001222:	2200      	movs	r2, #0
 8001224:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8001226:	4b49      	ldr	r3, [pc, #292]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001228:	2240      	movs	r2, #64	@ 0x40
 800122a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800122c:	4b47      	ldr	r3, [pc, #284]	@ (800134c <MX_SAI2_Init+0x13c>)
 800122e:	2200      	movs	r2, #0
 8001230:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001232:	4b46      	ldr	r3, [pc, #280]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001234:	2200      	movs	r2, #0
 8001236:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001238:	4b44      	ldr	r3, [pc, #272]	@ (800134c <MX_SAI2_Init+0x13c>)
 800123a:	2200      	movs	r2, #0
 800123c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800123e:	4b43      	ldr	r3, [pc, #268]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001244:	4b41      	ldr	r3, [pc, #260]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001246:	2200      	movs	r2, #0
 8001248:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800124a:	4b40      	ldr	r3, [pc, #256]	@ (800134c <MX_SAI2_Init+0x13c>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001250:	4b3e      	ldr	r3, [pc, #248]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001252:	4a40      	ldr	r2, [pc, #256]	@ (8001354 <MX_SAI2_Init+0x144>)
 8001254:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8001256:	4b3d      	ldr	r3, [pc, #244]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001258:	2200      	movs	r2, #0
 800125a:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 800125c:	4b3b      	ldr	r3, [pc, #236]	@ (800134c <MX_SAI2_Init+0x13c>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001262:	4b3a      	ldr	r3, [pc, #232]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001264:	2200      	movs	r2, #0
 8001266:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001268:	4b38      	ldr	r3, [pc, #224]	@ (800134c <MX_SAI2_Init+0x13c>)
 800126a:	2200      	movs	r2, #0
 800126c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 800126e:	4b37      	ldr	r3, [pc, #220]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001270:	2208      	movs	r2, #8
 8001272:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 8001274:	4b35      	ldr	r3, [pc, #212]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001276:	2201      	movs	r2, #1
 8001278:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800127a:	4b34      	ldr	r3, [pc, #208]	@ (800134c <MX_SAI2_Init+0x13c>)
 800127c:	2200      	movs	r2, #0
 800127e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001280:	4b32      	ldr	r3, [pc, #200]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001282:	2200      	movs	r2, #0
 8001284:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8001286:	4b31      	ldr	r3, [pc, #196]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001288:	2200      	movs	r2, #0
 800128a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 800128c:	4b2f      	ldr	r3, [pc, #188]	@ (800134c <MX_SAI2_Init+0x13c>)
 800128e:	2200      	movs	r2, #0
 8001290:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001292:	4b2e      	ldr	r3, [pc, #184]	@ (800134c <MX_SAI2_Init+0x13c>)
 8001294:	2200      	movs	r2, #0
 8001296:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 8001298:	4b2c      	ldr	r3, [pc, #176]	@ (800134c <MX_SAI2_Init+0x13c>)
 800129a:	2201      	movs	r2, #1
 800129c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 800129e:	4b2b      	ldr	r3, [pc, #172]	@ (800134c <MX_SAI2_Init+0x13c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 80012a4:	4829      	ldr	r0, [pc, #164]	@ (800134c <MX_SAI2_Init+0x13c>)
 80012a6:	f00d ff4f 	bl	800f148 <HAL_SAI_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_SAI2_Init+0xa4>
  {
    Error_Handler();
 80012b0:	f000 fe2c 	bl	8001f0c <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 80012b4:	4b28      	ldr	r3, [pc, #160]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012b6:	4a29      	ldr	r2, [pc, #164]	@ (800135c <MX_SAI2_Init+0x14c>)
 80012b8:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 80012ba:	4b27      	ldr	r3, [pc, #156]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012bc:	2200      	movs	r2, #0
 80012be:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 80012c0:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012c2:	2203      	movs	r2, #3
 80012c4:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 80012c6:	4b24      	ldr	r3, [pc, #144]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012c8:	2240      	movs	r2, #64	@ 0x40
 80012ca:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80012cc:	4b22      	ldr	r3, [pc, #136]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80012d2:	4b21      	ldr	r3, [pc, #132]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 80012d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012da:	2201      	movs	r2, #1
 80012dc:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80012de:	4b1e      	ldr	r3, [pc, #120]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80012e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80012ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80012f0:	4b19      	ldr	r3, [pc, #100]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80012f6:	4b18      	ldr	r3, [pc, #96]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80012fc:	4b16      	ldr	r3, [pc, #88]	@ (8001358 <MX_SAI2_Init+0x148>)
 80012fe:	2200      	movs	r2, #0
 8001300:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8001302:	4b15      	ldr	r3, [pc, #84]	@ (8001358 <MX_SAI2_Init+0x148>)
 8001304:	2208      	movs	r2, #8
 8001306:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8001308:	4b13      	ldr	r3, [pc, #76]	@ (8001358 <MX_SAI2_Init+0x148>)
 800130a:	2201      	movs	r2, #1
 800130c:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 800130e:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <MX_SAI2_Init+0x148>)
 8001310:	2200      	movs	r2, #0
 8001312:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001314:	4b10      	ldr	r3, [pc, #64]	@ (8001358 <MX_SAI2_Init+0x148>)
 8001316:	2200      	movs	r2, #0
 8001318:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800131a:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <MX_SAI2_Init+0x148>)
 800131c:	2200      	movs	r2, #0
 800131e:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8001320:	4b0d      	ldr	r3, [pc, #52]	@ (8001358 <MX_SAI2_Init+0x148>)
 8001322:	2200      	movs	r2, #0
 8001324:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8001326:	4b0c      	ldr	r3, [pc, #48]	@ (8001358 <MX_SAI2_Init+0x148>)
 8001328:	2200      	movs	r2, #0
 800132a:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 800132c:	4b0a      	ldr	r3, [pc, #40]	@ (8001358 <MX_SAI2_Init+0x148>)
 800132e:	2201      	movs	r2, #1
 8001330:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <MX_SAI2_Init+0x148>)
 8001334:	2200      	movs	r2, #0
 8001336:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8001338:	4807      	ldr	r0, [pc, #28]	@ (8001358 <MX_SAI2_Init+0x148>)
 800133a:	f00d ff05 	bl	800f148 <HAL_SAI_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_SAI2_Init+0x138>
  {
    Error_Handler();
 8001344:	f000 fde2 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	200010f8 	.word	0x200010f8
 8001350:	40015c04 	.word	0x40015c04
 8001354:	0002ee00 	.word	0x0002ee00
 8001358:	2000117c 	.word	0x2000117c
 800135c:	40015c24 	.word	0x40015c24

08001360 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001364:	4b0c      	ldr	r3, [pc, #48]	@ (8001398 <MX_SDMMC1_SD_Init+0x38>)
 8001366:	4a0d      	ldr	r2, [pc, #52]	@ (800139c <MX_SDMMC1_SD_Init+0x3c>)
 8001368:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800136a:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <MX_SDMMC1_SD_Init+0x38>)
 800136c:	2200      	movs	r2, #0
 800136e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8001370:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <MX_SDMMC1_SD_Init+0x38>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001376:	4b08      	ldr	r3, [pc, #32]	@ (8001398 <MX_SDMMC1_SD_Init+0x38>)
 8001378:	2200      	movs	r2, #0
 800137a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800137c:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <MX_SDMMC1_SD_Init+0x38>)
 800137e:	2200      	movs	r2, #0
 8001380:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001382:	4b05      	ldr	r3, [pc, #20]	@ (8001398 <MX_SDMMC1_SD_Init+0x38>)
 8001384:	2200      	movs	r2, #0
 8001386:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001388:	4b03      	ldr	r3, [pc, #12]	@ (8001398 <MX_SDMMC1_SD_Init+0x38>)
 800138a:	2200      	movs	r2, #0
 800138c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	200012c0 	.word	0x200012c0
 800139c:	40012c00 	.word	0x40012c00

080013a0 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 80013a4:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013a6:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80013aa:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 80013ac:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 80013b2:	4b12      	ldr	r3, [pc, #72]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 80013b8:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 80013be:	4b0f      	ldr	r3, [pc, #60]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 80013c4:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 80013ca:	4b0c      	ldr	r3, [pc, #48]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 80013d0:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 80013d6:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013d8:	2200      	movs	r2, #0
 80013da:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 80013dc:	4b07      	ldr	r3, [pc, #28]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 80013e8:	4804      	ldr	r0, [pc, #16]	@ (80013fc <MX_SPDIFRX_Init+0x5c>)
 80013ea:	f00f fe0b 	bl	8011004 <HAL_SPDIFRX_Init>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 80013f4:	f000 fd8a 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 80013f8:	bf00      	nop
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20001404 	.word	0x20001404

08001400 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b09a      	sub	sp, #104	@ 0x68
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001406:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	605a      	str	r2, [r3, #4]
 8001410:	609a      	str	r2, [r3, #8]
 8001412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001414:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001420:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
 8001430:	615a      	str	r2, [r3, #20]
 8001432:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001434:	1d3b      	adds	r3, r7, #4
 8001436:	222c      	movs	r2, #44	@ 0x2c
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f01f fa76 	bl	802092c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001440:	4b43      	ldr	r3, [pc, #268]	@ (8001550 <MX_TIM1_Init+0x150>)
 8001442:	4a44      	ldr	r2, [pc, #272]	@ (8001554 <MX_TIM1_Init+0x154>)
 8001444:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001446:	4b42      	ldr	r3, [pc, #264]	@ (8001550 <MX_TIM1_Init+0x150>)
 8001448:	2200      	movs	r2, #0
 800144a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144c:	4b40      	ldr	r3, [pc, #256]	@ (8001550 <MX_TIM1_Init+0x150>)
 800144e:	2200      	movs	r2, #0
 8001450:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001452:	4b3f      	ldr	r3, [pc, #252]	@ (8001550 <MX_TIM1_Init+0x150>)
 8001454:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001458:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800145a:	4b3d      	ldr	r3, [pc, #244]	@ (8001550 <MX_TIM1_Init+0x150>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001460:	4b3b      	ldr	r3, [pc, #236]	@ (8001550 <MX_TIM1_Init+0x150>)
 8001462:	2200      	movs	r2, #0
 8001464:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001466:	4b3a      	ldr	r3, [pc, #232]	@ (8001550 <MX_TIM1_Init+0x150>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800146c:	4838      	ldr	r0, [pc, #224]	@ (8001550 <MX_TIM1_Init+0x150>)
 800146e:	f00f fe25 	bl	80110bc <HAL_TIM_Base_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001478:	f000 fd48 	bl	8001f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800147c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001480:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001482:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001486:	4619      	mov	r1, r3
 8001488:	4831      	ldr	r0, [pc, #196]	@ (8001550 <MX_TIM1_Init+0x150>)
 800148a:	f010 f971 	bl	8011770 <HAL_TIM_ConfigClockSource>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001494:	f000 fd3a 	bl	8001f0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001498:	482d      	ldr	r0, [pc, #180]	@ (8001550 <MX_TIM1_Init+0x150>)
 800149a:	f00f fedf 	bl	801125c <HAL_TIM_PWM_Init>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80014a4:	f000 fd32 	bl	8001f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a8:	2300      	movs	r3, #0
 80014aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014ac:	2300      	movs	r3, #0
 80014ae:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014b4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80014b8:	4619      	mov	r1, r3
 80014ba:	4825      	ldr	r0, [pc, #148]	@ (8001550 <MX_TIM1_Init+0x150>)
 80014bc:	f010 fde2 	bl	8012084 <HAL_TIMEx_MasterConfigSynchronization>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80014c6:	f000 fd21 	bl	8001f0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ca:	2360      	movs	r3, #96	@ 0x60
 80014cc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d2:	2300      	movs	r3, #0
 80014d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014d6:	2300      	movs	r3, #0
 80014d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014da:	2300      	movs	r3, #0
 80014dc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014de:	2300      	movs	r3, #0
 80014e0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014e6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014ea:	2200      	movs	r2, #0
 80014ec:	4619      	mov	r1, r3
 80014ee:	4818      	ldr	r0, [pc, #96]	@ (8001550 <MX_TIM1_Init+0x150>)
 80014f0:	f010 f82a 	bl	8011548 <HAL_TIM_PWM_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80014fa:	f000 fd07 	bl	8001f0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001502:	2300      	movs	r3, #0
 8001504:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001512:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001516:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001520:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001526:	2300      	movs	r3, #0
 8001528:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800152a:	2300      	movs	r3, #0
 800152c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	4619      	mov	r1, r3
 8001532:	4807      	ldr	r0, [pc, #28]	@ (8001550 <MX_TIM1_Init+0x150>)
 8001534:	f010 fe34 	bl	80121a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800153e:	f000 fce5 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001542:	4803      	ldr	r0, [pc, #12]	@ (8001550 <MX_TIM1_Init+0x150>)
 8001544:	f002 ffd0 	bl	80044e8 <HAL_TIM_MspPostInit>

}
 8001548:	bf00      	nop
 800154a:	3768      	adds	r7, #104	@ 0x68
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20001450 	.word	0x20001450
 8001554:	40010000 	.word	0x40010000

08001558 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08e      	sub	sp, #56	@ 0x38
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800156c:	f107 031c 	add.w	r3, r7, #28
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001578:	463b      	mov	r3, r7
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
 8001586:	615a      	str	r2, [r3, #20]
 8001588:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800158a:	4b2d      	ldr	r3, [pc, #180]	@ (8001640 <MX_TIM2_Init+0xe8>)
 800158c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001590:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001592:	4b2b      	ldr	r3, [pc, #172]	@ (8001640 <MX_TIM2_Init+0xe8>)
 8001594:	2200      	movs	r2, #0
 8001596:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001598:	4b29      	ldr	r3, [pc, #164]	@ (8001640 <MX_TIM2_Init+0xe8>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800159e:	4b28      	ldr	r3, [pc, #160]	@ (8001640 <MX_TIM2_Init+0xe8>)
 80015a0:	f04f 32ff 	mov.w	r2, #4294967295
 80015a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a6:	4b26      	ldr	r3, [pc, #152]	@ (8001640 <MX_TIM2_Init+0xe8>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ac:	4b24      	ldr	r3, [pc, #144]	@ (8001640 <MX_TIM2_Init+0xe8>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015b2:	4823      	ldr	r0, [pc, #140]	@ (8001640 <MX_TIM2_Init+0xe8>)
 80015b4:	f00f fd82 	bl	80110bc <HAL_TIM_Base_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80015be:	f000 fca5 	bl	8001f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015cc:	4619      	mov	r1, r3
 80015ce:	481c      	ldr	r0, [pc, #112]	@ (8001640 <MX_TIM2_Init+0xe8>)
 80015d0:	f010 f8ce 	bl	8011770 <HAL_TIM_ConfigClockSource>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80015da:	f000 fc97 	bl	8001f0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015de:	4818      	ldr	r0, [pc, #96]	@ (8001640 <MX_TIM2_Init+0xe8>)
 80015e0:	f00f fe3c 	bl	801125c <HAL_TIM_PWM_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80015ea:	f000 fc8f 	bl	8001f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015f6:	f107 031c 	add.w	r3, r7, #28
 80015fa:	4619      	mov	r1, r3
 80015fc:	4810      	ldr	r0, [pc, #64]	@ (8001640 <MX_TIM2_Init+0xe8>)
 80015fe:	f010 fd41 	bl	8012084 <HAL_TIMEx_MasterConfigSynchronization>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001608:	f000 fc80 	bl	8001f0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800160c:	2360      	movs	r3, #96	@ 0x60
 800160e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001610:	2300      	movs	r3, #0
 8001612:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001614:	2300      	movs	r3, #0
 8001616:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001618:	2300      	movs	r3, #0
 800161a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800161c:	463b      	mov	r3, r7
 800161e:	2200      	movs	r2, #0
 8001620:	4619      	mov	r1, r3
 8001622:	4807      	ldr	r0, [pc, #28]	@ (8001640 <MX_TIM2_Init+0xe8>)
 8001624:	f00f ff90 	bl	8011548 <HAL_TIM_PWM_ConfigChannel>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800162e:	f000 fc6d 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001632:	4803      	ldr	r0, [pc, #12]	@ (8001640 <MX_TIM2_Init+0xe8>)
 8001634:	f002 ff58 	bl	80044e8 <HAL_TIM_MspPostInit>

}
 8001638:	bf00      	nop
 800163a:	3738      	adds	r7, #56	@ 0x38
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	2000149c 	.word	0x2000149c

08001644 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08e      	sub	sp, #56	@ 0x38
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001658:	f107 031c 	add.w	r3, r7, #28
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001664:	463b      	mov	r3, r7
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
 8001670:	611a      	str	r2, [r3, #16]
 8001672:	615a      	str	r2, [r3, #20]
 8001674:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001676:	4b2d      	ldr	r3, [pc, #180]	@ (800172c <MX_TIM3_Init+0xe8>)
 8001678:	4a2d      	ldr	r2, [pc, #180]	@ (8001730 <MX_TIM3_Init+0xec>)
 800167a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800167c:	4b2b      	ldr	r3, [pc, #172]	@ (800172c <MX_TIM3_Init+0xe8>)
 800167e:	2200      	movs	r2, #0
 8001680:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001682:	4b2a      	ldr	r3, [pc, #168]	@ (800172c <MX_TIM3_Init+0xe8>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001688:	4b28      	ldr	r3, [pc, #160]	@ (800172c <MX_TIM3_Init+0xe8>)
 800168a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800168e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001690:	4b26      	ldr	r3, [pc, #152]	@ (800172c <MX_TIM3_Init+0xe8>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001696:	4b25      	ldr	r3, [pc, #148]	@ (800172c <MX_TIM3_Init+0xe8>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800169c:	4823      	ldr	r0, [pc, #140]	@ (800172c <MX_TIM3_Init+0xe8>)
 800169e:	f00f fd0d 	bl	80110bc <HAL_TIM_Base_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80016a8:	f000 fc30 	bl	8001f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016b6:	4619      	mov	r1, r3
 80016b8:	481c      	ldr	r0, [pc, #112]	@ (800172c <MX_TIM3_Init+0xe8>)
 80016ba:	f010 f859 	bl	8011770 <HAL_TIM_ConfigClockSource>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80016c4:	f000 fc22 	bl	8001f0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016c8:	4818      	ldr	r0, [pc, #96]	@ (800172c <MX_TIM3_Init+0xe8>)
 80016ca:	f00f fdc7 	bl	801125c <HAL_TIM_PWM_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80016d4:	f000 fc1a 	bl	8001f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d8:	2300      	movs	r3, #0
 80016da:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016dc:	2300      	movs	r3, #0
 80016de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016e0:	f107 031c 	add.w	r3, r7, #28
 80016e4:	4619      	mov	r1, r3
 80016e6:	4811      	ldr	r0, [pc, #68]	@ (800172c <MX_TIM3_Init+0xe8>)
 80016e8:	f010 fccc 	bl	8012084 <HAL_TIMEx_MasterConfigSynchronization>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80016f2:	f000 fc0b 	bl	8001f0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016f6:	2360      	movs	r3, #96	@ 0x60
 80016f8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001706:	463b      	mov	r3, r7
 8001708:	2200      	movs	r2, #0
 800170a:	4619      	mov	r1, r3
 800170c:	4807      	ldr	r0, [pc, #28]	@ (800172c <MX_TIM3_Init+0xe8>)
 800170e:	f00f ff1b 	bl	8011548 <HAL_TIM_PWM_ConfigChannel>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001718:	f000 fbf8 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800171c:	4803      	ldr	r0, [pc, #12]	@ (800172c <MX_TIM3_Init+0xe8>)
 800171e:	f002 fee3 	bl	80044e8 <HAL_TIM_MspPostInit>

}
 8001722:	bf00      	nop
 8001724:	3738      	adds	r7, #56	@ 0x38
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200014e8 	.word	0x200014e8
 8001730:	40000400 	.word	0x40000400

08001734 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08e      	sub	sp, #56	@ 0x38
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800173a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]
 8001744:	609a      	str	r2, [r3, #8]
 8001746:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001748:	f107 031c 	add.w	r3, r7, #28
 800174c:	2200      	movs	r2, #0
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	605a      	str	r2, [r3, #4]
 8001752:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001754:	463b      	mov	r3, r7
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]
 800175a:	605a      	str	r2, [r3, #4]
 800175c:	609a      	str	r2, [r3, #8]
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	611a      	str	r2, [r3, #16]
 8001762:	615a      	str	r2, [r3, #20]
 8001764:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001766:	4b2d      	ldr	r3, [pc, #180]	@ (800181c <MX_TIM5_Init+0xe8>)
 8001768:	4a2d      	ldr	r2, [pc, #180]	@ (8001820 <MX_TIM5_Init+0xec>)
 800176a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800176c:	4b2b      	ldr	r3, [pc, #172]	@ (800181c <MX_TIM5_Init+0xe8>)
 800176e:	2200      	movs	r2, #0
 8001770:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001772:	4b2a      	ldr	r3, [pc, #168]	@ (800181c <MX_TIM5_Init+0xe8>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001778:	4b28      	ldr	r3, [pc, #160]	@ (800181c <MX_TIM5_Init+0xe8>)
 800177a:	f04f 32ff 	mov.w	r2, #4294967295
 800177e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001780:	4b26      	ldr	r3, [pc, #152]	@ (800181c <MX_TIM5_Init+0xe8>)
 8001782:	2200      	movs	r2, #0
 8001784:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001786:	4b25      	ldr	r3, [pc, #148]	@ (800181c <MX_TIM5_Init+0xe8>)
 8001788:	2200      	movs	r2, #0
 800178a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800178c:	4823      	ldr	r0, [pc, #140]	@ (800181c <MX_TIM5_Init+0xe8>)
 800178e:	f00f fc95 	bl	80110bc <HAL_TIM_Base_Init>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001798:	f000 fbb8 	bl	8001f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800179c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80017a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017a6:	4619      	mov	r1, r3
 80017a8:	481c      	ldr	r0, [pc, #112]	@ (800181c <MX_TIM5_Init+0xe8>)
 80017aa:	f00f ffe1 	bl	8011770 <HAL_TIM_ConfigClockSource>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80017b4:	f000 fbaa 	bl	8001f0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80017b8:	4818      	ldr	r0, [pc, #96]	@ (800181c <MX_TIM5_Init+0xe8>)
 80017ba:	f00f fd4f 	bl	801125c <HAL_TIM_PWM_Init>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80017c4:	f000 fba2 	bl	8001f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017cc:	2300      	movs	r3, #0
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80017d0:	f107 031c 	add.w	r3, r7, #28
 80017d4:	4619      	mov	r1, r3
 80017d6:	4811      	ldr	r0, [pc, #68]	@ (800181c <MX_TIM5_Init+0xe8>)
 80017d8:	f010 fc54 	bl	8012084 <HAL_TIMEx_MasterConfigSynchronization>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80017e2:	f000 fb93 	bl	8001f0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017e6:	2360      	movs	r3, #96	@ 0x60
 80017e8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017ee:	2300      	movs	r3, #0
 80017f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017f2:	2300      	movs	r3, #0
 80017f4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017f6:	463b      	mov	r3, r7
 80017f8:	220c      	movs	r2, #12
 80017fa:	4619      	mov	r1, r3
 80017fc:	4807      	ldr	r0, [pc, #28]	@ (800181c <MX_TIM5_Init+0xe8>)
 80017fe:	f00f fea3 	bl	8011548 <HAL_TIM_PWM_ConfigChannel>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001808:	f000 fb80 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800180c:	4803      	ldr	r0, [pc, #12]	@ (800181c <MX_TIM5_Init+0xe8>)
 800180e:	f002 fe6b 	bl	80044e8 <HAL_TIM_MspPostInit>

}
 8001812:	bf00      	nop
 8001814:	3738      	adds	r7, #56	@ 0x38
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20001534 	.word	0x20001534
 8001820:	40000c00 	.word	0x40000c00

08001824 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b088      	sub	sp, #32
 8001828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800182a:	f107 0310 	add.w	r3, r7, #16
 800182e:	2200      	movs	r2, #0
 8001830:	601a      	str	r2, [r3, #0]
 8001832:	605a      	str	r2, [r3, #4]
 8001834:	609a      	str	r2, [r3, #8]
 8001836:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001838:	1d3b      	adds	r3, r7, #4
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
 800183e:	605a      	str	r2, [r3, #4]
 8001840:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001842:	4b20      	ldr	r3, [pc, #128]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 8001844:	4a20      	ldr	r2, [pc, #128]	@ (80018c8 <MX_TIM8_Init+0xa4>)
 8001846:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001848:	4b1e      	ldr	r3, [pc, #120]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 800184a:	2200      	movs	r2, #0
 800184c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800184e:	4b1d      	ldr	r3, [pc, #116]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 8001850:	2200      	movs	r2, #0
 8001852:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001854:	4b1b      	ldr	r3, [pc, #108]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 8001856:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800185a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800185c:	4b19      	ldr	r3, [pc, #100]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 800185e:	2200      	movs	r2, #0
 8001860:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001862:	4b18      	ldr	r3, [pc, #96]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 8001864:	2200      	movs	r2, #0
 8001866:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001868:	4b16      	ldr	r3, [pc, #88]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 800186a:	2200      	movs	r2, #0
 800186c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800186e:	4815      	ldr	r0, [pc, #84]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 8001870:	f00f fc24 	bl	80110bc <HAL_TIM_Base_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 800187a:	f000 fb47 	bl	8001f0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800187e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001882:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001884:	f107 0310 	add.w	r3, r7, #16
 8001888:	4619      	mov	r1, r3
 800188a:	480e      	ldr	r0, [pc, #56]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 800188c:	f00f ff70 	bl	8011770 <HAL_TIM_ConfigClockSource>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001896:	f000 fb39 	bl	8001f0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800189a:	2300      	movs	r3, #0
 800189c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800189e:	2300      	movs	r3, #0
 80018a0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80018a6:	1d3b      	adds	r3, r7, #4
 80018a8:	4619      	mov	r1, r3
 80018aa:	4806      	ldr	r0, [pc, #24]	@ (80018c4 <MX_TIM8_Init+0xa0>)
 80018ac:	f010 fbea 	bl	8012084 <HAL_TIMEx_MasterConfigSynchronization>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80018b6:	f000 fb29 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80018ba:	bf00      	nop
 80018bc:	3720      	adds	r7, #32
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20001580 	.word	0x20001580
 80018c8:	40010400 	.word	0x40010400

080018cc <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b088      	sub	sp, #32
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80018d2:	1d3b      	adds	r3, r7, #4
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
 80018e0:	615a      	str	r2, [r3, #20]
 80018e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80018e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001950 <MX_TIM12_Init+0x84>)
 80018e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001954 <MX_TIM12_Init+0x88>)
 80018e8:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80018ea:	4b19      	ldr	r3, [pc, #100]	@ (8001950 <MX_TIM12_Init+0x84>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f0:	4b17      	ldr	r3, [pc, #92]	@ (8001950 <MX_TIM12_Init+0x84>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 80018f6:	4b16      	ldr	r3, [pc, #88]	@ (8001950 <MX_TIM12_Init+0x84>)
 80018f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018fc:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018fe:	4b14      	ldr	r3, [pc, #80]	@ (8001950 <MX_TIM12_Init+0x84>)
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <MX_TIM12_Init+0x84>)
 8001906:	2200      	movs	r2, #0
 8001908:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800190a:	4811      	ldr	r0, [pc, #68]	@ (8001950 <MX_TIM12_Init+0x84>)
 800190c:	f00f fca6 	bl	801125c <HAL_TIM_PWM_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8001916:	f000 faf9 	bl	8001f0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800191a:	2360      	movs	r3, #96	@ 0x60
 800191c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800192a:	1d3b      	adds	r3, r7, #4
 800192c:	2200      	movs	r2, #0
 800192e:	4619      	mov	r1, r3
 8001930:	4807      	ldr	r0, [pc, #28]	@ (8001950 <MX_TIM12_Init+0x84>)
 8001932:	f00f fe09 	bl	8011548 <HAL_TIM_PWM_ConfigChannel>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 800193c:	f000 fae6 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001940:	4803      	ldr	r0, [pc, #12]	@ (8001950 <MX_TIM12_Init+0x84>)
 8001942:	f002 fdd1 	bl	80044e8 <HAL_TIM_MspPostInit>

}
 8001946:	bf00      	nop
 8001948:	3720      	adds	r7, #32
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200015cc 	.word	0x200015cc
 8001954:	40001800 	.word	0x40001800

08001958 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800195c:	4b14      	ldr	r3, [pc, #80]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 800195e:	4a15      	ldr	r2, [pc, #84]	@ (80019b4 <MX_USART1_UART_Init+0x5c>)
 8001960:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001962:	4b13      	ldr	r3, [pc, #76]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 8001964:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001968:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800196a:	4b11      	ldr	r3, [pc, #68]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001970:	4b0f      	ldr	r3, [pc, #60]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001976:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800197c:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 800197e:	220c      	movs	r2, #12
 8001980:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001982:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 8001984:	2200      	movs	r2, #0
 8001986:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001988:	4b09      	ldr	r3, [pc, #36]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 800198a:	2200      	movs	r2, #0
 800198c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800198e:	4b08      	ldr	r3, [pc, #32]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 8001990:	2200      	movs	r2, #0
 8001992:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001994:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 8001996:	2200      	movs	r2, #0
 8001998:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800199a:	4805      	ldr	r0, [pc, #20]	@ (80019b0 <MX_USART1_UART_Init+0x58>)
 800199c:	f010 fc9c 	bl	80122d8 <HAL_UART_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80019a6:	f000 fab1 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20001618 	.word	0x20001618
 80019b4:	40011000 	.word	0x40011000

080019b8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80019bc:	4b14      	ldr	r3, [pc, #80]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019be:	4a15      	ldr	r2, [pc, #84]	@ (8001a14 <MX_USART6_UART_Init+0x5c>)
 80019c0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80019c2:	4b13      	ldr	r3, [pc, #76]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019c8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80019ca:	4b11      	ldr	r3, [pc, #68]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80019d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80019d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019d8:	2200      	movs	r2, #0
 80019da:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80019dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019de:	220c      	movs	r2, #12
 80019e0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e8:	4b09      	ldr	r3, [pc, #36]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019ee:	4b08      	ldr	r3, [pc, #32]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019f4:	4b06      	ldr	r3, [pc, #24]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80019fa:	4805      	ldr	r0, [pc, #20]	@ (8001a10 <MX_USART6_UART_Init+0x58>)
 80019fc:	f010 fc6c 	bl	80122d8 <HAL_UART_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001a06:	f000 fa81 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	200016a0 	.word	0x200016a0
 8001a14:	40011400 	.word	0x40011400

08001a18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a1e:	4b18      	ldr	r3, [pc, #96]	@ (8001a80 <MX_DMA_Init+0x68>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	4a17      	ldr	r2, [pc, #92]	@ (8001a80 <MX_DMA_Init+0x68>)
 8001a24:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2a:	4b15      	ldr	r3, [pc, #84]	@ (8001a80 <MX_DMA_Init+0x68>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a32:	607b      	str	r3, [r7, #4]
 8001a34:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001a36:	2200      	movs	r2, #0
 8001a38:	2105      	movs	r1, #5
 8001a3a:	203b      	movs	r0, #59	@ 0x3b
 8001a3c:	f006 fd06 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001a40:	203b      	movs	r0, #59	@ 0x3b
 8001a42:	f006 fd1f 	bl	8008484 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2105      	movs	r1, #5
 8001a4a:	203c      	movs	r0, #60	@ 0x3c
 8001a4c:	f006 fcfe 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001a50:	203c      	movs	r0, #60	@ 0x3c
 8001a52:	f006 fd17 	bl	8008484 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2105      	movs	r1, #5
 8001a5a:	2045      	movs	r0, #69	@ 0x45
 8001a5c:	f006 fcf6 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001a60:	2045      	movs	r0, #69	@ 0x45
 8001a62:	f006 fd0f 	bl	8008484 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2105      	movs	r1, #5
 8001a6a:	2046      	movs	r0, #70	@ 0x46
 8001a6c:	f006 fcee 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001a70:	2046      	movs	r0, #70	@ 0x46
 8001a72:	f006 fd07 	bl	8008484 <HAL_NVIC_EnableIRQ>

}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800

08001a84 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b088      	sub	sp, #32
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
 8001a98:	615a      	str	r2, [r3, #20]
 8001a9a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001a9e:	4a20      	ldr	r2, [pc, #128]	@ (8001b20 <MX_FMC_Init+0x9c>)
 8001aa0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001aa8:	4b1c      	ldr	r3, [pc, #112]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001aae:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001ab0:	2204      	movs	r2, #4
 8001ab2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001ab4:	4b19      	ldr	r3, [pc, #100]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001ab6:	2210      	movs	r2, #16
 8001ab8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001aba:	4b18      	ldr	r3, [pc, #96]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001abc:	2240      	movs	r2, #64	@ 0x40
 8001abe:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001ac0:	4b16      	ldr	r3, [pc, #88]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001ac2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001ac6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001ac8:	4b14      	ldr	r3, [pc, #80]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001ace:	4b13      	ldr	r3, [pc, #76]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001ad0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ad4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001ad6:	4b11      	ldr	r3, [pc, #68]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001ad8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001adc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001ade:	4b0f      	ldr	r3, [pc, #60]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001ae8:	2307      	movs	r3, #7
 8001aea:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001aec:	2304      	movs	r3, #4
 8001aee:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001af0:	2307      	movs	r3, #7
 8001af2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001af4:	2303      	movs	r3, #3
 8001af6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001af8:	2302      	movs	r3, #2
 8001afa:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001afc:	2302      	movs	r3, #2
 8001afe:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001b00:	1d3b      	adds	r3, r7, #4
 8001b02:	4619      	mov	r1, r3
 8001b04:	4805      	ldr	r0, [pc, #20]	@ (8001b1c <MX_FMC_Init+0x98>)
 8001b06:	f00f f9ec 	bl	8010ee2 <HAL_SDRAM_Init>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001b10:	f000 f9fc 	bl	8001f0c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001b14:	bf00      	nop
 8001b16:	3720      	adds	r7, #32
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20001728 	.word	0x20001728
 8001b20:	a0000140 	.word	0xa0000140

08001b24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b090      	sub	sp, #64	@ 0x40
 8001b28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	605a      	str	r2, [r3, #4]
 8001b34:	609a      	str	r2, [r3, #8]
 8001b36:	60da      	str	r2, [r3, #12]
 8001b38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b3a:	4bb0      	ldr	r3, [pc, #704]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4aaf      	ldr	r2, [pc, #700]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b40:	f043 0310 	orr.w	r3, r3, #16
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4bad      	ldr	r3, [pc, #692]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0310 	and.w	r3, r3, #16
 8001b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b52:	4baa      	ldr	r3, [pc, #680]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	4aa9      	ldr	r2, [pc, #676]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5e:	4ba7      	ldr	r3, [pc, #668]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6a:	4ba4      	ldr	r3, [pc, #656]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	4aa3      	ldr	r2, [pc, #652]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b70:	f043 0302 	orr.w	r3, r3, #2
 8001b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b76:	4ba1      	ldr	r3, [pc, #644]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	623b      	str	r3, [r7, #32]
 8001b80:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b82:	4b9e      	ldr	r3, [pc, #632]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b86:	4a9d      	ldr	r2, [pc, #628]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b88:	f043 0308 	orr.w	r3, r3, #8
 8001b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b8e:	4b9b      	ldr	r3, [pc, #620]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	f003 0308 	and.w	r3, r3, #8
 8001b96:	61fb      	str	r3, [r7, #28]
 8001b98:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b9a:	4b98      	ldr	r3, [pc, #608]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9e:	4a97      	ldr	r2, [pc, #604]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001ba0:	f043 0304 	orr.w	r3, r3, #4
 8001ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba6:	4b95      	ldr	r3, [pc, #596]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	f003 0304 	and.w	r3, r3, #4
 8001bae:	61bb      	str	r3, [r7, #24]
 8001bb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb2:	4b92      	ldr	r3, [pc, #584]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	4a91      	ldr	r2, [pc, #580]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001bb8:	f043 0301 	orr.w	r3, r3, #1
 8001bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bbe:	4b8f      	ldr	r3, [pc, #572]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001bca:	4b8c      	ldr	r3, [pc, #560]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	4a8b      	ldr	r2, [pc, #556]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001bd0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd6:	4b89      	ldr	r3, [pc, #548]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001be2:	4b86      	ldr	r3, [pc, #536]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a85      	ldr	r2, [pc, #532]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b83      	ldr	r3, [pc, #524]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001bfa:	4b80      	ldr	r3, [pc, #512]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	4a7f      	ldr	r2, [pc, #508]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001c00:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c06:	4b7d      	ldr	r3, [pc, #500]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c12:	4b7a      	ldr	r3, [pc, #488]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	4a79      	ldr	r2, [pc, #484]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001c18:	f043 0320 	orr.w	r3, r3, #32
 8001c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1e:	4b77      	ldr	r3, [pc, #476]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	f003 0320 	and.w	r3, r3, #32
 8001c26:	607b      	str	r3, [r7, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c2a:	4b74      	ldr	r3, [pc, #464]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	4a73      	ldr	r2, [pc, #460]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c36:	4b71      	ldr	r3, [pc, #452]	@ (8001dfc <MX_GPIO_Init+0x2d8>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c3e:	603b      	str	r3, [r7, #0]
 8001c40:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001c42:	2201      	movs	r2, #1
 8001c44:	2120      	movs	r1, #32
 8001c46:	486e      	ldr	r0, [pc, #440]	@ (8001e00 <MX_GPIO_Init+0x2dc>)
 8001c48:	f008 fb94 	bl	800a374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1, GPIO_PIN_RESET);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	210e      	movs	r1, #14
 8001c50:	486c      	ldr	r0, [pc, #432]	@ (8001e04 <MX_GPIO_Init+0x2e0>)
 8001c52:	f008 fb8f 	bl	800a374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001c56:	2201      	movs	r2, #1
 8001c58:	2108      	movs	r1, #8
 8001c5a:	486b      	ldr	r0, [pc, #428]	@ (8001e08 <MX_GPIO_Init+0x2e4>)
 8001c5c:	f008 fb8a 	bl	800a374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001c60:	2201      	movs	r2, #1
 8001c62:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c66:	4867      	ldr	r0, [pc, #412]	@ (8001e04 <MX_GPIO_Init+0x2e0>)
 8001c68:	f008 fb84 	bl	800a374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c72:	4866      	ldr	r0, [pc, #408]	@ (8001e0c <MX_GPIO_Init+0x2e8>)
 8001c74:	f008 fb7e 	bl	800a374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001c78:	2200      	movs	r2, #0
 8001c7a:	21c8      	movs	r1, #200	@ 0xc8
 8001c7c:	4864      	ldr	r0, [pc, #400]	@ (8001e10 <MX_GPIO_Init+0x2ec>)
 8001c7e:	f008 fb79 	bl	800a374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001c82:	2308      	movs	r3, #8
 8001c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c86:	2300      	movs	r3, #0
 8001c88:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c8e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c92:	4619      	mov	r1, r3
 8001c94:	485f      	ldr	r0, [pc, #380]	@ (8001e14 <MX_GPIO_Init+0x2f0>)
 8001c96:	f008 f89d 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001c9a:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8001c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001cac:	230a      	movs	r3, #10
 8001cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cb0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4858      	ldr	r0, [pc, #352]	@ (8001e18 <MX_GPIO_Init+0x2f4>)
 8001cb8:	f008 f88c 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001cbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001cca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4852      	ldr	r0, [pc, #328]	@ (8001e1c <MX_GPIO_Init+0x2f8>)
 8001cd2:	f008 f87f 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001cd6:	2340      	movs	r3, #64	@ 0x40
 8001cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cda:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001cde:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001ce4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4845      	ldr	r0, [pc, #276]	@ (8001e00 <MX_GPIO_Init+0x2dc>)
 8001cec:	f008 f872 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001cf0:	2320      	movs	r3, #32
 8001cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001d00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d04:	4619      	mov	r1, r3
 8001d06:	483e      	ldr	r0, [pc, #248]	@ (8001e00 <MX_GPIO_Init+0x2dc>)
 8001d08:	f008 f864 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin PI1 LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|GPIO_PIN_1|LCD_DISP_Pin;
 8001d0c:	f241 030e 	movw	r3, #4110	@ 0x100e
 8001d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d12:	2301      	movs	r3, #1
 8001d14:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001d1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d22:	4619      	mov	r1, r3
 8001d24:	4837      	ldr	r0, [pc, #220]	@ (8001e04 <MX_GPIO_Init+0x2e0>)
 8001d26:	f008 f855 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001d2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d30:	2300      	movs	r3, #0
 8001d32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001d38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4838      	ldr	r0, [pc, #224]	@ (8001e20 <MX_GPIO_Init+0x2fc>)
 8001d40:	f008 f848 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001d44:	2308      	movs	r3, #8
 8001d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2300      	movs	r3, #0
 8001d52:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001d54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d58:	4619      	mov	r1, r3
 8001d5a:	482b      	ldr	r0, [pc, #172]	@ (8001e08 <MX_GPIO_Init+0x2e4>)
 8001d5c:	f008 f83a 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001d60:	2310      	movs	r3, #16
 8001d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d64:	2300      	movs	r3, #0
 8001d66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001d6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d70:	4619      	mov	r1, r3
 8001d72:	4823      	ldr	r0, [pc, #140]	@ (8001e00 <MX_GPIO_Init+0x2dc>)
 8001d74:	f008 f82e 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001d78:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001d86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	481f      	ldr	r0, [pc, #124]	@ (8001e0c <MX_GPIO_Init+0x2e8>)
 8001d8e:	f008 f821 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8001d92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da0:	2300      	movs	r3, #0
 8001da2:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001da4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001da8:	4619      	mov	r1, r3
 8001daa:	4818      	ldr	r0, [pc, #96]	@ (8001e0c <MX_GPIO_Init+0x2e8>)
 8001dac:	f008 f812 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001db0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001db6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001dba:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001dc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	480f      	ldr	r0, [pc, #60]	@ (8001e04 <MX_GPIO_Init+0x2e0>)
 8001dc8:	f008 f804 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001dcc:	2310      	movs	r3, #16
 8001dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001ddc:	230a      	movs	r3, #10
 8001dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001de0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001de4:	4619      	mov	r1, r3
 8001de6:	4809      	ldr	r0, [pc, #36]	@ (8001e0c <MX_GPIO_Init+0x2e8>)
 8001de8:	f007 fff4 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001dec:	23c8      	movs	r3, #200	@ 0xc8
 8001dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df0:	2301      	movs	r3, #1
 8001df2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df4:	2300      	movs	r3, #0
 8001df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8001df8:	e014      	b.n	8001e24 <MX_GPIO_Init+0x300>
 8001dfa:	bf00      	nop
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020c00 	.word	0x40020c00
 8001e04:	40022000 	.word	0x40022000
 8001e08:	40022800 	.word	0x40022800
 8001e0c:	40021c00 	.word	0x40021c00
 8001e10:	40021800 	.word	0x40021800
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40020400 	.word	0x40020400
 8001e1c:	40022400 	.word	0x40022400
 8001e20:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4822      	ldr	r0, [pc, #136]	@ (8001eb8 <MX_GPIO_Init+0x394>)
 8001e30:	f007 ffd0 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001e34:	2305      	movs	r3, #5
 8001e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e40:	2303      	movs	r3, #3
 8001e42:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001e44:	230a      	movs	r3, #10
 8001e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	481b      	ldr	r0, [pc, #108]	@ (8001ebc <MX_GPIO_Init+0x398>)
 8001e50:	f007 ffc0 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001e54:	2304      	movs	r3, #4
 8001e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001e60:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e64:	4619      	mov	r1, r3
 8001e66:	4814      	ldr	r0, [pc, #80]	@ (8001eb8 <MX_GPIO_Init+0x394>)
 8001e68:	f007 ffb4 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001e6c:	2328      	movs	r3, #40	@ 0x28
 8001e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001e7c:	230a      	movs	r3, #10
 8001e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e84:	4619      	mov	r1, r3
 8001e86:	480e      	ldr	r0, [pc, #56]	@ (8001ec0 <MX_GPIO_Init+0x39c>)
 8001e88:	f007 ffa4 	bl	8009dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8001e8c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e92:	2302      	movs	r3, #2
 8001e94:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e9e:	2305      	movs	r3, #5
 8001ea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4806      	ldr	r0, [pc, #24]	@ (8001ec4 <MX_GPIO_Init+0x3a0>)
 8001eaa:	f007 ff93 	bl	8009dd4 <HAL_GPIO_Init>

}
 8001eae:	bf00      	nop
 8001eb0:	3740      	adds	r7, #64	@ 0x40
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40021800 	.word	0x40021800
 8001ebc:	40020800 	.word	0x40020800
 8001ec0:	40020000 	.word	0x40020000
 8001ec4:	40020400 	.word	0x40020400

08001ec8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001ed0:	f01a ffc0 	bl	801ce54 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */

  //qq
  /* Infinite loop */

  roleInit();
 8001ed4:	f000 ffde 	bl	8002e94 <roleInit>
  for(;;)
  {
	  roleNode();
 8001ed8:	f001 f812 	bl	8002f00 <roleNode>
    osDelay(1);
 8001edc:	2001      	movs	r0, #1
 8001ede:	f018 f875 	bl	8019fcc <osDelay>
	  roleNode();
 8001ee2:	bf00      	nop
 8001ee4:	e7f8      	b.n	8001ed8 <StartDefaultTask+0x10>
	...

08001ee8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a04      	ldr	r2, [pc, #16]	@ (8001f08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d101      	bne.n	8001efe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001efa:	f005 ff17 	bl	8007d2c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40001000 	.word	0x40001000

08001f0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f10:	b672      	cpsid	i
}
 8001f12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <Error_Handler+0x8>

08001f18 <hz_to_mel>:
#define PI 3.14159265358979323846f
#define EPS 1e-10f

/* Convert frequency (Hz) to Mel scale */
static float hz_to_mel(float hz)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	ed87 0a01 	vstr	s0, [r7, #4]
    return 2595.0f * log10f(1.0f + hz / 700.0f);
 8001f22:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f26:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001f54 <hz_to_mel+0x3c>
 8001f2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f32:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f36:	eeb0 0a67 	vmov.f32	s0, s15
 8001f3a:	f01f fceb 	bl	8021914 <log10f>
 8001f3e:	eef0 7a40 	vmov.f32	s15, s0
 8001f42:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001f58 <hz_to_mel+0x40>
 8001f46:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001f4a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	442f0000 	.word	0x442f0000
 8001f58:	45223000 	.word	0x45223000

08001f5c <mel_to_hz>:

/* Convert Mel to frequency (Hz) */
static float mel_to_hz(float mel)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	ed87 0a01 	vstr	s0, [r7, #4]
    return 700.0f * (powf(10.0f, mel / 2595.0f) - 1.0f);
 8001f66:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f6a:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001f9c <mel_to_hz+0x40>
 8001f6e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001f72:	eef0 0a47 	vmov.f32	s1, s14
 8001f76:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8001f7a:	f01f fcf9 	bl	8021970 <powf>
 8001f7e:	eef0 7a40 	vmov.f32	s15, s0
 8001f82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001f86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f8a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001fa0 <mel_to_hz+0x44>
 8001f8e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001f92:	eeb0 0a67 	vmov.f32	s0, s15
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	45223000 	.word	0x45223000
 8001fa0:	442f0000 	.word	0x442f0000

08001fa4 <next_pow2>:

/* Next power of two >= v */
static uint32_t next_pow2(uint32_t v)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b085      	sub	sp, #20
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
    uint32_t p = 1;
 8001fac:	2301      	movs	r3, #1
 8001fae:	60fb      	str	r3, [r7, #12]
    while (p < v) p <<= 1;
 8001fb0:	e002      	b.n	8001fb8 <next_pow2+0x14>
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d3f8      	bcc.n	8001fb2 <next_pow2+0xe>
    return p;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3714      	adds	r7, #20
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fcc:	4770      	bx	lr
	...

08001fd0 <mfcc_compute_logmel>:
}


int mfcc_compute_logmel(const int16_t *pcm_frame, uint32_t frame_len, uint32_t sample_rate,
                        uint32_t num_mel, float *logmel_out)
{
 8001fd0:	b590      	push	{r4, r7, lr}
 8001fd2:	ed2d 8b02 	vpush	{d8}
 8001fd6:	b0a3      	sub	sp, #140	@ 0x8c
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
 8001fe0:	603b      	str	r3, [r7, #0]
    if (!pcm_frame || !logmel_out || frame_len == 0 || num_mel == 0) return -1;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d009      	beq.n	8001ffc <mfcc_compute_logmel+0x2c>
 8001fe8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d005      	beq.n	8001ffc <mfcc_compute_logmel+0x2c>
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d002      	beq.n	8001ffc <mfcc_compute_logmel+0x2c>
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d102      	bne.n	8002002 <mfcc_compute_logmel+0x32>
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8002000:	e250      	b.n	80024a4 <mfcc_compute_logmel+0x4d4>

    uint32_t N = next_pow2(frame_len);
 8002002:	68b8      	ldr	r0, [r7, #8]
 8002004:	f7ff ffce 	bl	8001fa4 <next_pow2>
 8002008:	6578      	str	r0, [r7, #84]	@ 0x54
    uint32_t fft_bins = (N / 2) + 1;
 800200a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800200c:	085b      	lsrs	r3, r3, #1
 800200e:	3301      	adds	r3, #1
 8002010:	653b      	str	r3, [r7, #80]	@ 0x50

    /* allocate working buffers */
    float *x = (float*)malloc(sizeof(float) * N);
 8002012:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4618      	mov	r0, r3
 8002018:	f01e fa24 	bl	8020464 <malloc>
 800201c:	4603      	mov	r3, r0
 800201e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float *power = (float*)malloc(sizeof(float) * fft_bins);
 8002020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4618      	mov	r0, r3
 8002026:	f01e fa1d 	bl	8020464 <malloc>
 800202a:	4603      	mov	r3, r0
 800202c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (!x || !power) { free(x); free(power); return -2; }
 800202e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002030:	2b00      	cmp	r3, #0
 8002032:	d002      	beq.n	800203a <mfcc_compute_logmel+0x6a>
 8002034:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002036:	2b00      	cmp	r3, #0
 8002038:	d108      	bne.n	800204c <mfcc_compute_logmel+0x7c>
 800203a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800203c:	f01e fa1a 	bl	8020474 <free>
 8002040:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002042:	f01e fa17 	bl	8020474 <free>
 8002046:	f06f 0301 	mvn.w	r3, #1
 800204a:	e22b      	b.n	80024a4 <mfcc_compute_logmel+0x4d4>

    /* Hamming window + convert to float */
    for (uint32_t n = 0; n < frame_len; n++)
 800204c:	2300      	movs	r3, #0
 800204e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002052:	e03c      	b.n	80020ce <mfcc_compute_logmel+0xfe>
    {
        float w = 0.54f - 0.46f * cosf((2.0f * PI * n) / (frame_len - 1));
 8002054:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002058:	ee07 3a90 	vmov	s15, r3
 800205c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002060:	ed9f 7abf 	vldr	s14, [pc, #764]	@ 8002360 <mfcc_compute_logmel+0x390>
 8002064:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	3b01      	subs	r3, #1
 800206c:	ee07 3a90 	vmov	s15, r3
 8002070:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002074:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002078:	eeb0 0a66 	vmov.f32	s0, s13
 800207c:	f01f fcd0 	bl	8021a20 <cosf>
 8002080:	eef0 7a40 	vmov.f32	s15, s0
 8002084:	ed9f 7ab7 	vldr	s14, [pc, #732]	@ 8002364 <mfcc_compute_logmel+0x394>
 8002088:	ee67 7a87 	vmul.f32	s15, s15, s14
 800208c:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 8002368 <mfcc_compute_logmel+0x398>
 8002090:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002094:	edc7 7a04 	vstr	s15, [r7, #16]
        x[n] = ((float)pcm_frame[n]) * w;
 8002098:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	4413      	add	r3, r2
 80020a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020a6:	ee07 3a90 	vmov	s15, r3
 80020aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020b6:	4413      	add	r3, r2
 80020b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80020bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020c0:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t n = 0; n < frame_len; n++)
 80020c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020c8:	3301      	adds	r3, #1
 80020ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80020ce:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d3bd      	bcc.n	8002054 <mfcc_compute_logmel+0x84>
    }
    for (uint32_t n = frame_len; n < N; n++) x[n] = 0.0f;
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80020de:	e00c      	b.n	80020fa <mfcc_compute_logmel+0x12a>
 80020e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80020e8:	4413      	add	r3, r2
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80020f4:	3301      	adds	r3, #1
 80020f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80020fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80020fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002100:	429a      	cmp	r2, r3
 8002102:	d3ed      	bcc.n	80020e0 <mfcc_compute_logmel+0x110>

    /* Compute DFT (naive) and power spectrum */
    for (uint32_t k = 0; k < fft_bins; k++)
 8002104:	2300      	movs	r3, #0
 8002106:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002108:	e063      	b.n	80021d2 <mfcc_compute_logmel+0x202>
    {
        float re = 0.0f, im = 0.0f;
 800210a:	f04f 0300 	mov.w	r3, #0
 800210e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002110:	f04f 0300 	mov.w	r3, #0
 8002114:	677b      	str	r3, [r7, #116]	@ 0x74
        for (uint32_t n = 0; n < N; n++)
 8002116:	2300      	movs	r3, #0
 8002118:	673b      	str	r3, [r7, #112]	@ 0x70
 800211a:	e043      	b.n	80021a4 <mfcc_compute_logmel+0x1d4>
        {
            float angle = 2.0f * PI * ((float)k * (float)n) / (float)N;
 800211c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800211e:	ee07 3a90 	vmov	s15, r3
 8002122:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002126:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002128:	ee07 3a90 	vmov	s15, r3
 800212c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002134:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8002360 <mfcc_compute_logmel+0x390>
 8002138:	ee67 6a87 	vmul.f32	s13, s15, s14
 800213c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800213e:	ee07 3a90 	vmov	s15, r3
 8002142:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002146:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800214a:	edc7 7a05 	vstr	s15, [r7, #20]
            re += x[n] * cosf(angle);
 800214e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002154:	4413      	add	r3, r2
 8002156:	ed93 8a00 	vldr	s16, [r3]
 800215a:	ed97 0a05 	vldr	s0, [r7, #20]
 800215e:	f01f fc5f 	bl	8021a20 <cosf>
 8002162:	eef0 7a40 	vmov.f32	s15, s0
 8002166:	ee68 7a27 	vmul.f32	s15, s16, s15
 800216a:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 800216e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002172:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
            im -= x[n] * sinf(angle);
 8002176:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800217c:	4413      	add	r3, r2
 800217e:	ed93 8a00 	vldr	s16, [r3]
 8002182:	ed97 0a05 	vldr	s0, [r7, #20]
 8002186:	f01f fc8f 	bl	8021aa8 <sinf>
 800218a:	eef0 7a40 	vmov.f32	s15, s0
 800218e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002192:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8002196:	ee77 7a67 	vsub.f32	s15, s14, s15
 800219a:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
        for (uint32_t n = 0; n < N; n++)
 800219e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80021a0:	3301      	adds	r3, #1
 80021a2:	673b      	str	r3, [r7, #112]	@ 0x70
 80021a4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80021a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d3b7      	bcc.n	800211c <mfcc_compute_logmel+0x14c>
        }
        power[k] = re * re + im * im;
 80021ac:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80021b0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80021b4:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80021b8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80021bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80021c2:	4413      	add	r3, r2
 80021c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021c8:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t k = 0; k < fft_bins; k++)
 80021cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80021ce:	3301      	adds	r3, #1
 80021d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80021d2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80021d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d397      	bcc.n	800210a <mfcc_compute_logmel+0x13a>
    }

    /* Build mel bin centers */
    float f_min = 0.0f;
 80021da:	f04f 0300 	mov.w	r3, #0
 80021de:	647b      	str	r3, [r7, #68]	@ 0x44
    float f_max = (float)sample_rate / 2.0f;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	ee07 3a90 	vmov	s15, r3
 80021e6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021ea:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80021ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021f2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float mel_min = hz_to_mel(f_min);
 80021f6:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80021fa:	f7ff fe8d 	bl	8001f18 <hz_to_mel>
 80021fe:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
    float mel_max = hz_to_mel(f_max);
 8002202:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8002206:	f7ff fe87 	bl	8001f18 <hz_to_mel>
 800220a:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38

    float *mel_hz = (float*)malloc(sizeof(float) * (num_mel + 2));
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	3302      	adds	r3, #2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4618      	mov	r0, r3
 8002216:	f01e f925 	bl	8020464 <malloc>
 800221a:	4603      	mov	r3, r0
 800221c:	637b      	str	r3, [r7, #52]	@ 0x34
    uint32_t *bin = (uint32_t*)malloc(sizeof(uint32_t) * (num_mel + 2));
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	3302      	adds	r3, #2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4618      	mov	r0, r3
 8002226:	f01e f91d 	bl	8020464 <malloc>
 800222a:	4603      	mov	r3, r0
 800222c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!mel_hz || !bin) { free(x); free(power); free(mel_hz); free(bin); return -3; }
 800222e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002230:	2b00      	cmp	r3, #0
 8002232:	d002      	beq.n	800223a <mfcc_compute_logmel+0x26a>
 8002234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10e      	bne.n	8002258 <mfcc_compute_logmel+0x288>
 800223a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800223c:	f01e f91a 	bl	8020474 <free>
 8002240:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002242:	f01e f917 	bl	8020474 <free>
 8002246:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002248:	f01e f914 	bl	8020474 <free>
 800224c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800224e:	f01e f911 	bl	8020474 <free>
 8002252:	f06f 0302 	mvn.w	r3, #2
 8002256:	e125      	b.n	80024a4 <mfcc_compute_logmel+0x4d4>

    for (uint32_t i = 0; i < num_mel + 2; i++)
 8002258:	2300      	movs	r3, #0
 800225a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800225c:	e057      	b.n	800230e <mfcc_compute_logmel+0x33e>
    {
        float m = mel_min + ((float)i) * (mel_max - mel_min) / (float)(num_mel + 1);
 800225e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002260:	ee07 3a90 	vmov	s15, r3
 8002264:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002268:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 800226c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002270:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002274:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	3301      	adds	r3, #1
 800227c:	ee07 3a90 	vmov	s15, r3
 8002280:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002284:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002288:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800228c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002290:	edc7 7a06 	vstr	s15, [r7, #24]
        mel_hz[i] = mel_to_hz(m);
 8002294:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800229a:	18d4      	adds	r4, r2, r3
 800229c:	ed97 0a06 	vldr	s0, [r7, #24]
 80022a0:	f7ff fe5c 	bl	8001f5c <mel_to_hz>
 80022a4:	eef0 7a40 	vmov.f32	s15, s0
 80022a8:	edc4 7a00 	vstr	s15, [r4]
        uint32_t b = (uint32_t)floorf((mel_hz[i] / f_max) * (float)(fft_bins - 1) + 0.5f);
 80022ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022b2:	4413      	add	r3, r2
 80022b4:	edd3 6a00 	vldr	s13, [r3]
 80022b8:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80022bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022c2:	3b01      	subs	r3, #1
 80022c4:	ee07 3a90 	vmov	s15, r3
 80022c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022d0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022d8:	eeb0 0a67 	vmov.f32	s0, s15
 80022dc:	f01f fc3a 	bl	8021b54 <floorf>
 80022e0:	eef0 7a40 	vmov.f32	s15, s0
 80022e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022e8:	ee17 3a90 	vmov	r3, s15
 80022ec:	66bb      	str	r3, [r7, #104]	@ 0x68
        if (b >= fft_bins) b = fft_bins - 1;
 80022ee:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80022f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d302      	bcc.n	80022fc <mfcc_compute_logmel+0x32c>
 80022f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80022f8:	3b01      	subs	r3, #1
 80022fa:	66bb      	str	r3, [r7, #104]	@ 0x68
        bin[i] = b;
 80022fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002302:	4413      	add	r3, r2
 8002304:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002306:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < num_mel + 2; i++)
 8002308:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800230a:	3301      	adds	r3, #1
 800230c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	3302      	adds	r3, #2
 8002312:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002314:	429a      	cmp	r2, r3
 8002316:	d3a2      	bcc.n	800225e <mfcc_compute_logmel+0x28e>
    }

    /* For each mel filter, compute triangular-weighted energy from power spectrum */
    for (uint32_t m = 1; m <= num_mel; m++)
 8002318:	2301      	movs	r3, #1
 800231a:	667b      	str	r3, [r7, #100]	@ 0x64
 800231c:	e0b0      	b.n	8002480 <mfcc_compute_logmel+0x4b0>
    {
        uint32_t start = bin[m - 1];
 800231e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002320:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8002324:	4413      	add	r3, r2
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800232a:	4413      	add	r3, r2
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t center = bin[m];
 8002330:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002336:	4413      	add	r3, r2
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	62bb      	str	r3, [r7, #40]	@ 0x28
        uint32_t end = bin[m + 1];
 800233c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800233e:	3301      	adds	r3, #1
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002344:	4413      	add	r3, r2
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	627b      	str	r3, [r7, #36]	@ 0x24
        float sum = 0.0f;
 800234a:	f04f 0300 	mov.w	r3, #0
 800234e:	663b      	str	r3, [r7, #96]	@ 0x60

        /* ascending slope */
        if (center > start)
 8002350:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002354:	429a      	cmp	r2, r3
 8002356:	d935      	bls.n	80023c4 <mfcc_compute_logmel+0x3f4>
        {
            for (uint32_t k = start; k <= center; k++)
 8002358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800235a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800235c:	e02d      	b.n	80023ba <mfcc_compute_logmel+0x3ea>
 800235e:	bf00      	nop
 8002360:	40c90fdb 	.word	0x40c90fdb
 8002364:	3eeb851f 	.word	0x3eeb851f
 8002368:	3f0a3d71 	.word	0x3f0a3d71
 800236c:	2edbe6ff 	.word	0x2edbe6ff
            {
                float w = ((float)(k - start)) / ((float)(center - start));
 8002370:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	ee07 3a90 	vmov	s15, r3
 800237a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800237e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	ee07 3a90 	vmov	s15, r3
 8002388:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800238c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002390:	edc7 7a08 	vstr	s15, [r7, #32]
                sum += power[k] * w;
 8002394:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800239a:	4413      	add	r3, r2
 800239c:	ed93 7a00 	vldr	s14, [r3]
 80023a0:	edd7 7a08 	vldr	s15, [r7, #32]
 80023a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023a8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80023ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023b0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
            for (uint32_t k = start; k <= center; k++)
 80023b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023b6:	3301      	adds	r3, #1
 80023b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80023ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80023bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023be:	429a      	cmp	r2, r3
 80023c0:	d9d6      	bls.n	8002370 <mfcc_compute_logmel+0x3a0>
 80023c2:	e00f      	b.n	80023e4 <mfcc_compute_logmel+0x414>
            }
        }
        else if (center == start)
 80023c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80023c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d10b      	bne.n	80023e4 <mfcc_compute_logmel+0x414>
        {
            /* single bin center */
            sum += power[center];
 80023cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023d2:	4413      	add	r3, r2
 80023d4:	edd3 7a00 	vldr	s15, [r3]
 80023d8:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80023dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023e0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
        }

        /* descending slope */
        if (end > center)
 80023e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d92b      	bls.n	8002444 <mfcc_compute_logmel+0x474>
        {
            for (uint32_t k = center; k <= end; k++)
 80023ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80023f0:	e024      	b.n	800243c <mfcc_compute_logmel+0x46c>
            {
                float w = ((float)(end - k)) / ((float)(end - center));
 80023f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	ee07 3a90 	vmov	s15, r3
 80023fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002400:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	ee07 3a90 	vmov	s15, r3
 800240a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800240e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002412:	edc7 7a07 	vstr	s15, [r7, #28]
                sum += power[k] * w;
 8002416:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800241c:	4413      	add	r3, r2
 800241e:	ed93 7a00 	vldr	s14, [r3]
 8002422:	edd7 7a07 	vldr	s15, [r7, #28]
 8002426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800242a:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800242e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002432:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
            for (uint32_t k = center; k <= end; k++)
 8002436:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002438:	3301      	adds	r3, #1
 800243a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800243c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	429a      	cmp	r2, r3
 8002442:	d9d6      	bls.n	80023f2 <mfcc_compute_logmel+0x422>
            }
        }

        if (sum < EPS) sum = EPS;
 8002444:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002448:	ed1f 7a38 	vldr	s14, [pc, #-224]	@ 800236c <mfcc_compute_logmel+0x39c>
 800244c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002454:	d501      	bpl.n	800245a <mfcc_compute_logmel+0x48a>
 8002456:	4b16      	ldr	r3, [pc, #88]	@ (80024b0 <mfcc_compute_logmel+0x4e0>)
 8002458:	663b      	str	r3, [r7, #96]	@ 0x60
        logmel_out[m - 1] = logf(sum);
 800245a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800245c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8002460:	4413      	add	r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8002468:	18d4      	adds	r4, r2, r3
 800246a:	ed97 0a18 	vldr	s0, [r7, #96]	@ 0x60
 800246e:	f01f fa23 	bl	80218b8 <logf>
 8002472:	eef0 7a40 	vmov.f32	s15, s0
 8002476:	edc4 7a00 	vstr	s15, [r4]
    for (uint32_t m = 1; m <= num_mel; m++)
 800247a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800247c:	3301      	adds	r3, #1
 800247e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002480:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	429a      	cmp	r2, r3
 8002486:	f67f af4a 	bls.w	800231e <mfcc_compute_logmel+0x34e>
    }

    free(x);
 800248a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800248c:	f01d fff2 	bl	8020474 <free>
    free(power);
 8002490:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002492:	f01d ffef 	bl	8020474 <free>
    free(mel_hz);
 8002496:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002498:	f01d ffec 	bl	8020474 <free>
    free(bin);
 800249c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800249e:	f01d ffe9 	bl	8020474 <free>

    return 0;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	378c      	adds	r7, #140	@ 0x8c
 80024a8:	46bd      	mov	sp, r7
 80024aa:	ecbd 8b02 	vpop	{d8}
 80024ae:	bd90      	pop	{r4, r7, pc}
 80024b0:	2edbe6ff 	.word	0x2edbe6ff

080024b4 <RECORD_GetSDRAMPtr>:
static uint32_t sdram_rec_pos = 0; /* position in half-words (uint16_t) */
static uint8_t recording_to_sdram = 0;

/* Accessor functions for other modules (playback) */
uint16_t* RECORD_GetSDRAMPtr(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  return (uint16_t*)SDRAM_BASE_ADDR;
 80024b8:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
}
 80024bc:	4618      	mov	r0, r3
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
	...

080024c8 <RECORD_GetSDRAMSizeHalfWords>:

uint32_t RECORD_GetSDRAMSizeHalfWords(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
  return sdram_rec_pos;
 80024cc:	4b03      	ldr	r3, [pc, #12]	@ (80024dc <RECORD_GetSDRAMSizeHalfWords+0x14>)
 80024ce:	681b      	ldr	r3, [r3, #0]
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	2000efd0 	.word	0x2000efd0

080024e0 <WavProcess_HeaderInit>:
              pWaveFormatStruct: Pointer to the wave structure to be filled.
              0 if passed, !0 if failed.
              */

static uint32_t WavProcess_HeaderInit(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
  pHeader[0] = 'R';
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2252      	movs	r2, #82	@ 0x52
 80024ee:	701a      	strb	r2, [r3, #0]
  pHeader[1] = 'I';
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3301      	adds	r3, #1
 80024f4:	2249      	movs	r2, #73	@ 0x49
 80024f6:	701a      	strb	r2, [r3, #0]
  pHeader[2] = 'F';
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3302      	adds	r3, #2
 80024fc:	2246      	movs	r2, #70	@ 0x46
 80024fe:	701a      	strb	r2, [r3, #0]
  pHeader[3] = 'F';
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3303      	adds	r3, #3
 8002504:	2246      	movs	r2, #70	@ 0x46
 8002506:	701a      	strb	r2, [r3, #0]

  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the
     recording operation.  Example: 661500 Btyes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = 0x00;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3304      	adds	r3, #4
 800250c:	2200      	movs	r2, #0
 800250e:	701a      	strb	r2, [r3, #0]
  pHeader[5] = 0x4C;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	3305      	adds	r3, #5
 8002514:	224c      	movs	r2, #76	@ 0x4c
 8002516:	701a      	strb	r2, [r3, #0]
  pHeader[6] = 0x1D;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	3306      	adds	r3, #6
 800251c:	221d      	movs	r2, #29
 800251e:	701a      	strb	r2, [r3, #0]
  pHeader[7] = 0x00;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3307      	adds	r3, #7
 8002524:	2200      	movs	r2, #0
 8002526:	701a      	strb	r2, [r3, #0]
  /* Write the file format, must be 'WAVE' -----------------------------------*/
  pHeader[8]  = 'W';
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3308      	adds	r3, #8
 800252c:	2257      	movs	r2, #87	@ 0x57
 800252e:	701a      	strb	r2, [r3, #0]
  pHeader[9]  = 'A';
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3309      	adds	r3, #9
 8002534:	2241      	movs	r2, #65	@ 0x41
 8002536:	701a      	strb	r2, [r3, #0]
  pHeader[10] = 'V';
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	330a      	adds	r3, #10
 800253c:	2256      	movs	r2, #86	@ 0x56
 800253e:	701a      	strb	r2, [r3, #0]
  pHeader[11] = 'E';
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	330b      	adds	r3, #11
 8002544:	2245      	movs	r2, #69	@ 0x45
 8002546:	701a      	strb	r2, [r3, #0]

  /* Write the format chunk, must be'fmt ' -----------------------------------*/
  pHeader[12]  = 'f';
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	330c      	adds	r3, #12
 800254c:	2266      	movs	r2, #102	@ 0x66
 800254e:	701a      	strb	r2, [r3, #0]
  pHeader[13]  = 'm';
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	330d      	adds	r3, #13
 8002554:	226d      	movs	r2, #109	@ 0x6d
 8002556:	701a      	strb	r2, [r3, #0]
  pHeader[14]  = 't';
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	330e      	adds	r3, #14
 800255c:	2274      	movs	r2, #116	@ 0x74
 800255e:	701a      	strb	r2, [r3, #0]
  pHeader[15]  = ' ';
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	330f      	adds	r3, #15
 8002564:	2220      	movs	r2, #32
 8002566:	701a      	strb	r2, [r3, #0]

  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
  pHeader[16]  = 0x10;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3310      	adds	r3, #16
 800256c:	2210      	movs	r2, #16
 800256e:	701a      	strb	r2, [r3, #0]
  pHeader[17]  = 0x00;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3311      	adds	r3, #17
 8002574:	2200      	movs	r2, #0
 8002576:	701a      	strb	r2, [r3, #0]
  pHeader[18]  = 0x00;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3312      	adds	r3, #18
 800257c:	2200      	movs	r2, #0
 800257e:	701a      	strb	r2, [r3, #0]
  pHeader[19]  = 0x00;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3313      	adds	r3, #19
 8002584:	2200      	movs	r2, #0
 8002586:	701a      	strb	r2, [r3, #0]

  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
  pHeader[20]  = 0x01;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3314      	adds	r3, #20
 800258c:	2201      	movs	r2, #1
 800258e:	701a      	strb	r2, [r3, #0]
  pHeader[21]  = 0x00;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3315      	adds	r3, #21
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]

  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
  pHeader[22]  = pWaveFormatStruct->NbrChannels;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	8ada      	ldrh	r2, [r3, #22]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3316      	adds	r3, #22
 80025a0:	b2d2      	uxtb	r2, r2
 80025a2:	701a      	strb	r2, [r3, #0]
  pHeader[23]  = 0x00;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3317      	adds	r3, #23
 80025a8:	2200      	movs	r2, #0
 80025aa:	701a      	strb	r2, [r3, #0]

  /* Write the Sample Rate in Hz ---------------------------------------------*/
  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
  pHeader[24]  = (uint8_t)((pWaveFormatStruct->SampleRate & 0xFF));
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	699a      	ldr	r2, [r3, #24]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3318      	adds	r3, #24
 80025b4:	b2d2      	uxtb	r2, r2
 80025b6:	701a      	strb	r2, [r3, #0]
  pHeader[25]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 8) & 0xFF);
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	0a1a      	lsrs	r2, r3, #8
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	3319      	adds	r3, #25
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	701a      	strb	r2, [r3, #0]
  pHeader[26]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 16) & 0xFF);
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	0c1a      	lsrs	r2, r3, #16
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	331a      	adds	r3, #26
 80025d0:	b2d2      	uxtb	r2, r2
 80025d2:	701a      	strb	r2, [r3, #0]
  pHeader[27]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 24) & 0xFF);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	0e1a      	lsrs	r2, r3, #24
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	331b      	adds	r3, #27
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	701a      	strb	r2, [r3, #0]

  /* Write the Byte Rate -----------------------------------------------------*/
  pHeader[28]  = (uint8_t)((pWaveFormatStruct->ByteRate & 0xFF));
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	69da      	ldr	r2, [r3, #28]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	331c      	adds	r3, #28
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	701a      	strb	r2, [r3, #0]
  pHeader[29]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 8) & 0xFF);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	0a1a      	lsrs	r2, r3, #8
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	331d      	adds	r3, #29
 80025f8:	b2d2      	uxtb	r2, r2
 80025fa:	701a      	strb	r2, [r3, #0]
  pHeader[30]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 16) & 0xFF);
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	69db      	ldr	r3, [r3, #28]
 8002600:	0c1a      	lsrs	r2, r3, #16
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	331e      	adds	r3, #30
 8002606:	b2d2      	uxtb	r2, r2
 8002608:	701a      	strb	r2, [r3, #0]
  pHeader[31]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 24) & 0xFF);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	69db      	ldr	r3, [r3, #28]
 800260e:	0e1a      	lsrs	r2, r3, #24
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	331f      	adds	r3, #31
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	701a      	strb	r2, [r3, #0]

  /* Write the block alignment -----------------------------------------------*/
  pHeader[32]  = pWaveFormatStruct->BlockAlign;
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	8c1a      	ldrh	r2, [r3, #32]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3320      	adds	r3, #32
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	701a      	strb	r2, [r3, #0]
  pHeader[33]  = 0x00;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3321      	adds	r3, #33	@ 0x21
 8002628:	2200      	movs	r2, #0
 800262a:	701a      	strb	r2, [r3, #0]

  /* Write the number of bits per sample -------------------------------------*/
  pHeader[34]  = pWaveFormatStruct->BitPerSample;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	3322      	adds	r3, #34	@ 0x22
 8002634:	b2d2      	uxtb	r2, r2
 8002636:	701a      	strb	r2, [r3, #0]
  pHeader[35]  = 0x00;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3323      	adds	r3, #35	@ 0x23
 800263c:	2200      	movs	r2, #0
 800263e:	701a      	strb	r2, [r3, #0]

  /* Write the Data chunk, must be 'data' ------------------------------------*/
  pHeader[36]  = 'd';
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3324      	adds	r3, #36	@ 0x24
 8002644:	2264      	movs	r2, #100	@ 0x64
 8002646:	701a      	strb	r2, [r3, #0]
  pHeader[37]  = 'a';
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3325      	adds	r3, #37	@ 0x25
 800264c:	2261      	movs	r2, #97	@ 0x61
 800264e:	701a      	strb	r2, [r3, #0]
  pHeader[38]  = 't';
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3326      	adds	r3, #38	@ 0x26
 8002654:	2274      	movs	r2, #116	@ 0x74
 8002656:	701a      	strb	r2, [r3, #0]
  pHeader[39]  = 'a';
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3327      	adds	r3, #39	@ 0x27
 800265c:	2261      	movs	r2, #97	@ 0x61
 800265e:	701a      	strb	r2, [r3, #0]

  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  pHeader[40]  = 0x00;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3328      	adds	r3, #40	@ 0x28
 8002664:	2200      	movs	r2, #0
 8002666:	701a      	strb	r2, [r3, #0]
  pHeader[41]  = 0x4C;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	3329      	adds	r3, #41	@ 0x29
 800266c:	224c      	movs	r2, #76	@ 0x4c
 800266e:	701a      	strb	r2, [r3, #0]
  pHeader[42]  = 0x1D;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	332a      	adds	r3, #42	@ 0x2a
 8002674:	221d      	movs	r2, #29
 8002676:	701a      	strb	r2, [r3, #0]
  pHeader[43]  = 0x00;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	332b      	adds	r3, #43	@ 0x2b
 800267c:	2200      	movs	r2, #0
 800267e:	701a      	strb	r2, [r3, #0]

  /* Return 0 if all operations are OK */
  return 0;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
	...

08002690 <WavProcess_EncInit>:
            pHeader: Pointer to the WAV file header to be written.
            0 if success, !0 else.
  */

static uint32_t WavProcess_EncInit(uint32_t Freq, uint8_t *pHeader)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  /* Initialize the encoder structure */
  WaveFormat.SampleRate = Freq;        /* Audio sampling frequency */
 800269a:	4a1b      	ldr	r2, [pc, #108]	@ (8002708 <WavProcess_EncInit+0x78>)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6193      	str	r3, [r2, #24]
  WaveFormat.NbrChannels = 1;          /* Number of channels: 1:Mono or 2:Stereo */
 80026a0:	4b19      	ldr	r3, [pc, #100]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	82da      	strh	r2, [r3, #22]
  WaveFormat.BitPerSample = 16;        /* Number of bits per sample (16, 24 or 32) */
 80026a6:	4b18      	ldr	r3, [pc, #96]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026a8:	2210      	movs	r2, #16
 80026aa:	845a      	strh	r2, [r3, #34]	@ 0x22
  WaveFormat.FileSize = 0x001D4C00;    /* Total length of useful audio data (payload)  0x001D4C00= 1920000 bytes */
 80026ac:	4b16      	ldr	r3, [pc, #88]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026ae:	4a17      	ldr	r2, [pc, #92]	@ (800270c <WavProcess_EncInit+0x7c>)
 80026b0:	605a      	str	r2, [r3, #4]
  WaveFormat.SubChunk1Size = 44;       /* The file header chunk size */
 80026b2:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026b4:	222c      	movs	r2, #44	@ 0x2c
 80026b6:	611a      	str	r2, [r3, #16]
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 80026b8:	4b13      	ldr	r3, [pc, #76]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026ba:	699b      	ldr	r3, [r3, #24]
                        (WaveFormat.BitPerSample/8) * \
 80026bc:	4a12      	ldr	r2, [pc, #72]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026be:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 80026c0:	08d2      	lsrs	r2, r2, #3
 80026c2:	b292      	uxth	r2, r2
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 80026c4:	fb02 f303 	mul.w	r3, r2, r3
                         WaveFormat.NbrChannels);     /* Number of bytes per second  (sample rate * block align)  */
 80026c8:	4a0f      	ldr	r2, [pc, #60]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026ca:	8ad2      	ldrh	r2, [r2, #22]
                        (WaveFormat.BitPerSample/8) * \
 80026cc:	fb02 f303 	mul.w	r3, r2, r3
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 80026d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026d2:	61d3      	str	r3, [r2, #28]
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 80026d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026d6:	8ada      	ldrh	r2, [r3, #22]
                         (WaveFormat.BitPerSample/8); /* channels * bits/sample / 8 */
 80026d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026da:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 80026dc:	08db      	lsrs	r3, r3, #3
 80026de:	b29b      	uxth	r3, r3
 80026e0:	fb12 f303 	smulbb	r3, r2, r3
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	4b08      	ldr	r3, [pc, #32]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026e8:	841a      	strh	r2, [r3, #32]

  /* Parse the wav file header and extract required information */
  if(WavProcess_HeaderInit(pHeader, &WaveFormat))
 80026ea:	4907      	ldr	r1, [pc, #28]	@ (8002708 <WavProcess_EncInit+0x78>)
 80026ec:	6838      	ldr	r0, [r7, #0]
 80026ee:	f7ff fef7 	bl	80024e0 <WavProcess_HeaderInit>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <WavProcess_EncInit+0x6c>
  {
    return 1;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e000      	b.n	80026fe <WavProcess_EncInit+0x6e>
  }
  return 0;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	2000efa4 	.word	0x2000efa4
 800270c:	001d4c00 	.word	0x001d4c00

08002710 <WavProcess_HeaderUpdate>:
            pWaveFormatStruct: Pointer to the wave structure to be filled.
            0 if passed, !0 if failed.
*/

static uint32_t WavProcess_HeaderUpdate(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	6039      	str	r1, [r7, #0]
  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the
     recording operation.  Example: 661500 Btyes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = (uint8_t)(BufferCtl.fptr);
 800271a:	4b2b      	ldr	r3, [pc, #172]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 800271c:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	3304      	adds	r3, #4
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	701a      	strb	r2, [r3, #0]
  pHeader[5] = (uint8_t)(BufferCtl.fptr >> 8);
 800272a:	4b27      	ldr	r3, [pc, #156]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 800272c:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	0a1a      	lsrs	r2, r3, #8
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3305      	adds	r3, #5
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	701a      	strb	r2, [r3, #0]
  pHeader[6] = (uint8_t)(BufferCtl.fptr >> 16);
 800273c:	4b22      	ldr	r3, [pc, #136]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 800273e:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	0c1a      	lsrs	r2, r3, #16
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	3306      	adds	r3, #6
 800274a:	b2d2      	uxtb	r2, r2
 800274c:	701a      	strb	r2, [r3, #0]
  pHeader[7] = (uint8_t)(BufferCtl.fptr >> 24);
 800274e:	4b1e      	ldr	r3, [pc, #120]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 8002750:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	0e1a      	lsrs	r2, r3, #24
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3307      	adds	r3, #7
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	701a      	strb	r2, [r3, #0]
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  BufferCtl.fptr -=44;
 8002760:	4b19      	ldr	r3, [pc, #100]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 8002762:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	3b2c      	subs	r3, #44	@ 0x2c
 800276a:	4a17      	ldr	r2, [pc, #92]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 800276c:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 8002770:	60d3      	str	r3, [r2, #12]
  pHeader[40] = (uint8_t)(BufferCtl.fptr);
 8002772:	4b15      	ldr	r3, [pc, #84]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 8002774:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002778:	68da      	ldr	r2, [r3, #12]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	3328      	adds	r3, #40	@ 0x28
 800277e:	b2d2      	uxtb	r2, r2
 8002780:	701a      	strb	r2, [r3, #0]
  pHeader[41] = (uint8_t)(BufferCtl.fptr >> 8);
 8002782:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 8002784:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002788:	68db      	ldr	r3, [r3, #12]
 800278a:	0a1a      	lsrs	r2, r3, #8
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3329      	adds	r3, #41	@ 0x29
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	701a      	strb	r2, [r3, #0]
  pHeader[42] = (uint8_t)(BufferCtl.fptr >> 16);
 8002794:	4b0c      	ldr	r3, [pc, #48]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 8002796:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	0c1a      	lsrs	r2, r3, #16
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	332a      	adds	r3, #42	@ 0x2a
 80027a2:	b2d2      	uxtb	r2, r2
 80027a4:	701a      	strb	r2, [r3, #0]
  pHeader[43] = (uint8_t)(BufferCtl.fptr >> 24);
 80027a6:	4b08      	ldr	r3, [pc, #32]	@ (80027c8 <WavProcess_HeaderUpdate+0xb8>)
 80027a8:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	0e1a      	lsrs	r2, r3, #24
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	332b      	adds	r3, #43	@ 0x2b
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	701a      	strb	r2, [r3, #0]

  /* Return 0 if all operations are OK */
  return 0;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	20005f94 	.word	0x20005f94

080027cc <recordStart>:




AUDIO_ErrorTypeDef recordStart()
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b08c      	sub	sp, #48	@ 0x30
 80027d0:	af02      	add	r7, sp, #8
	FRESULT res; /* FatFs function common result code */
	uint32_t byteswritten = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	623b      	str	r3, [r7, #32]
	uwVolume = 100;
 80027d6:	4b5e      	ldr	r3, [pc, #376]	@ (8002950 <recordStart+0x184>)
 80027d8:	2264      	movs	r2, #100	@ 0x64
 80027da:	601a      	str	r2, [r3, #0]
  /* If SD card is present try to open file and record directly to SD
     otherwise record to SDRAM temporary buffer and flush later */
  if (BSP_SD_IsDetected())
 80027dc:	f012 f8ed 	bl	80149ba <BSP_SD_IsDetected>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d067      	beq.n	80028b6 <recordStart+0xea>
  {
    res = f_open(&SDFile, REC_WAVE_NAME, FA_CREATE_ALWAYS | FA_WRITE);
 80027e6:	220a      	movs	r2, #10
 80027e8:	495a      	ldr	r1, [pc, #360]	@ (8002954 <recordStart+0x188>)
 80027ea:	485b      	ldr	r0, [pc, #364]	@ (8002958 <recordStart+0x18c>)
 80027ec:	f016 fad0 	bl	8018d90 <f_open>
 80027f0:	4603      	mov	r3, r0
 80027f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( res != FR_OK)
 80027f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d017      	beq.n	800282e <recordStart+0x62>
    {
      serialPrintln(&vcp, "cannot open file, code error : %d", res);
 80027fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002802:	461a      	mov	r2, r3
 8002804:	4955      	ldr	r1, [pc, #340]	@ (800295c <recordStart+0x190>)
 8002806:	4856      	ldr	r0, [pc, #344]	@ (8002960 <recordStart+0x194>)
 8002808:	f000 ffdb 	bl	80037c2 <serialPrintln>
      text(0, 120, 'c', "SD open ERR", 'r', 'k');
 800280c:	236b      	movs	r3, #107	@ 0x6b
 800280e:	9301      	str	r3, [sp, #4]
 8002810:	2372      	movs	r3, #114	@ 0x72
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	4b53      	ldr	r3, [pc, #332]	@ (8002964 <recordStart+0x198>)
 8002816:	2263      	movs	r2, #99	@ 0x63
 8002818:	2178      	movs	r1, #120	@ 0x78
 800281a:	2000      	movs	r0, #0
 800281c:	f7fd ff0c 	bl	8000638 <text>
      /* fallback to SDRAM */
      recording_to_sdram = 1;
 8002820:	4b51      	ldr	r3, [pc, #324]	@ (8002968 <recordStart+0x19c>)
 8002822:	2201      	movs	r2, #1
 8002824:	701a      	strb	r2, [r3, #0]
      sdram_rec_pos = 0;
 8002826:	4b51      	ldr	r3, [pc, #324]	@ (800296c <recordStart+0x1a0>)
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	e08a      	b.n	8002944 <recordStart+0x178>
    }
    else
    {
      serialPrintln(&vcp,"open file");
 800282e:	4950      	ldr	r1, [pc, #320]	@ (8002970 <recordStart+0x1a4>)
 8002830:	484b      	ldr	r0, [pc, #300]	@ (8002960 <recordStart+0x194>)
 8002832:	f000 ffc6 	bl	80037c2 <serialPrintln>
      WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);                  // Initialize header file
 8002836:	494f      	ldr	r1, [pc, #316]	@ (8002974 <recordStart+0x1a8>)
 8002838:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 800283c:	f7ff ff28 	bl	8002690 <WavProcess_EncInit>

      if(f_write(&SDFile, pHeaderBuff, 44, (void*)&byteswritten) == FR_OK)            //Write header file
 8002840:	f107 0320 	add.w	r3, r7, #32
 8002844:	222c      	movs	r2, #44	@ 0x2c
 8002846:	494b      	ldr	r1, [pc, #300]	@ (8002974 <recordStart+0x1a8>)
 8002848:	4843      	ldr	r0, [pc, #268]	@ (8002958 <recordStart+0x18c>)
 800284a:	f016 fdd0 	bl	80193ee <f_write>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d177      	bne.n	8002944 <recordStart+0x178>
      {
        if(byteswritten != 0)
 8002854:	6a3b      	ldr	r3, [r7, #32]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d074      	beq.n	8002944 <recordStart+0x178>
        {
          serialPrintln(&vcp,"start record to SD");
 800285a:	4947      	ldr	r1, [pc, #284]	@ (8002978 <recordStart+0x1ac>)
 800285c:	4840      	ldr	r0, [pc, #256]	@ (8002960 <recordStart+0x194>)
 800285e:	f000 ffb0 	bl	80037c2 <serialPrintln>
          recording_to_sdram = 0;
 8002862:	4b41      	ldr	r3, [pc, #260]	@ (8002968 <recordStart+0x19c>)
 8002864:	2200      	movs	r2, #0
 8002866:	701a      	strb	r2, [r3, #0]
          BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, 1);
 8002868:	2201      	movs	r2, #1
 800286a:	2110      	movs	r1, #16
 800286c:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 8002870:	f004 f948 	bl	8006b04 <BSP_AUDIO_IN_Init>
          BSP_AUDIO_IN_Record((uint16_t*)&BufferCtl.pcm_buff[0], AUDIO_IN_PCM_BUFFER_SIZE);
 8002874:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8002878:	4840      	ldr	r0, [pc, #256]	@ (800297c <recordStart+0x1b0>)
 800287a:	f004 f9c1 	bl	8006c00 <BSP_AUDIO_IN_Record>
          BufferCtl.fptr = byteswritten;
 800287e:	6a3b      	ldr	r3, [r7, #32]
 8002880:	4a3e      	ldr	r2, [pc, #248]	@ (800297c <recordStart+0x1b0>)
 8002882:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 8002886:	60d3      	str	r3, [r2, #12]
          BufferCtl.pcm_ptr = 0;
 8002888:	4b3c      	ldr	r3, [pc, #240]	@ (800297c <recordStart+0x1b0>)
 800288a:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800288e:	461a      	mov	r2, r3
 8002890:	2300      	movs	r3, #0
 8002892:	6013      	str	r3, [r2, #0]
          BufferCtl.offset = 0;
 8002894:	4b39      	ldr	r3, [pc, #228]	@ (800297c <recordStart+0x1b0>)
 8002896:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800289a:	461a      	mov	r2, r3
 800289c:	2300      	movs	r3, #0
 800289e:	6093      	str	r3, [r2, #8]
          BufferCtl.wr_state = BUFFER_EMPTY;
 80028a0:	4b36      	ldr	r3, [pc, #216]	@ (800297c <recordStart+0x1b0>)
 80028a2:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80028a6:	2200      	movs	r2, #0
 80028a8:	711a      	strb	r2, [r3, #4]
          HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, SET);
 80028aa:	2201      	movs	r2, #1
 80028ac:	2102      	movs	r1, #2
 80028ae:	4834      	ldr	r0, [pc, #208]	@ (8002980 <recordStart+0x1b4>)
 80028b0:	f007 fd60 	bl	800a374 <HAL_GPIO_WritePin>
 80028b4:	e046      	b.n	8002944 <recordStart+0x178>
    }
  }
  else
  {
    /* SD not present: record into SDRAM temporary area */
    serialPrintln(&vcp, "SD not present: recording to SDRAM (%d s)", TEMP_REC_SECONDS);
 80028b6:	220a      	movs	r2, #10
 80028b8:	4932      	ldr	r1, [pc, #200]	@ (8002984 <recordStart+0x1b8>)
 80028ba:	4829      	ldr	r0, [pc, #164]	@ (8002960 <recordStart+0x194>)
 80028bc:	f000 ff81 	bl	80037c2 <serialPrintln>
    recording_to_sdram = 1;
 80028c0:	4b29      	ldr	r3, [pc, #164]	@ (8002968 <recordStart+0x19c>)
 80028c2:	2201      	movs	r2, #1
 80028c4:	701a      	strb	r2, [r3, #0]
    sdram_rec_pos = 0;
 80028c6:	4b29      	ldr	r3, [pc, #164]	@ (800296c <recordStart+0x1a0>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]
    WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff); /* prepare header metadata */
 80028cc:	4929      	ldr	r1, [pc, #164]	@ (8002974 <recordStart+0x1a8>)
 80028ce:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 80028d2:	f7ff fedd 	bl	8002690 <WavProcess_EncInit>
    BSP_AUDIO_IN_Init(DEFAULT_AUDIO_IN_FREQ, DEFAULT_AUDIO_IN_BIT_RESOLUTION, 1);
 80028d6:	2201      	movs	r2, #1
 80028d8:	2110      	movs	r1, #16
 80028da:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 80028de:	f004 f911 	bl	8006b04 <BSP_AUDIO_IN_Init>
    BSP_AUDIO_IN_Record((uint16_t*)&BufferCtl.pcm_buff[0], AUDIO_IN_PCM_BUFFER_SIZE);
 80028e2:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 80028e6:	4825      	ldr	r0, [pc, #148]	@ (800297c <recordStart+0x1b0>)
 80028e8:	f004 f98a 	bl	8006c00 <BSP_AUDIO_IN_Record>
    BufferCtl.fptr = 44; /* we'll simulate header size already written */
 80028ec:	4b23      	ldr	r3, [pc, #140]	@ (800297c <recordStart+0x1b0>)
 80028ee:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80028f2:	461a      	mov	r2, r3
 80028f4:	232c      	movs	r3, #44	@ 0x2c
 80028f6:	60d3      	str	r3, [r2, #12]
    BufferCtl.pcm_ptr = 0;
 80028f8:	4b20      	ldr	r3, [pc, #128]	@ (800297c <recordStart+0x1b0>)
 80028fa:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80028fe:	461a      	mov	r2, r3
 8002900:	2300      	movs	r3, #0
 8002902:	6013      	str	r3, [r2, #0]
    BufferCtl.offset = 0;
 8002904:	4b1d      	ldr	r3, [pc, #116]	@ (800297c <recordStart+0x1b0>)
 8002906:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800290a:	461a      	mov	r2, r3
 800290c:	2300      	movs	r3, #0
 800290e:	6093      	str	r3, [r2, #8]
    BufferCtl.wr_state = BUFFER_EMPTY;
 8002910:	4b1a      	ldr	r3, [pc, #104]	@ (800297c <recordStart+0x1b0>)
 8002912:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002916:	2200      	movs	r2, #0
 8002918:	711a      	strb	r2, [r3, #4]
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, SET);
 800291a:	2201      	movs	r2, #1
 800291c:	2102      	movs	r1, #2
 800291e:	4818      	ldr	r0, [pc, #96]	@ (8002980 <recordStart+0x1b4>)
 8002920:	f007 fd28 	bl	800a374 <HAL_GPIO_WritePin>

    /* show LCD indicator and initial remaining seconds */
    char info[32];
    snprintf(info, sizeof(info), "Recording (SDRAM) %ds", TEMP_REC_SECONDS);
 8002924:	4638      	mov	r0, r7
 8002926:	230a      	movs	r3, #10
 8002928:	4a17      	ldr	r2, [pc, #92]	@ (8002988 <recordStart+0x1bc>)
 800292a:	2120      	movs	r1, #32
 800292c:	f01d ff48 	bl	80207c0 <sniprintf>
    text(0, 120, 'c', info, 'g', 'k');
 8002930:	463b      	mov	r3, r7
 8002932:	226b      	movs	r2, #107	@ 0x6b
 8002934:	9201      	str	r2, [sp, #4]
 8002936:	2267      	movs	r2, #103	@ 0x67
 8002938:	9200      	str	r2, [sp, #0]
 800293a:	2263      	movs	r2, #99	@ 0x63
 800293c:	2178      	movs	r1, #120	@ 0x78
 800293e:	2000      	movs	r0, #0
 8002940:	f7fd fe7a 	bl	8000638 <text>
  }

	return (AUDIO_ERROR_NONE);
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3728      	adds	r7, #40	@ 0x28
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20000000 	.word	0x20000000
 8002954:	08022ed0 	.word	0x08022ed0
 8002958:	2000f730 	.word	0x2000f730
 800295c:	08022edc 	.word	0x08022edc
 8002960:	2000f01c 	.word	0x2000f01c
 8002964:	08022f00 	.word	0x08022f00
 8002968:	2000efd4 	.word	0x2000efd4
 800296c:	2000efd0 	.word	0x2000efd0
 8002970:	08022f0c 	.word	0x08022f0c
 8002974:	20005f68 	.word	0x20005f68
 8002978:	08022f18 	.word	0x08022f18
 800297c:	20005f94 	.word	0x20005f94
 8002980:	40022000 	.word	0x40022000
 8002984:	08022f2c 	.word	0x08022f2c
 8002988:	08022f58 	.word	0x08022f58

0800298c <recordProcess>:




AUDIO_ErrorTypeDef recordProcess()
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b096      	sub	sp, #88	@ 0x58
 8002990:	af02      	add	r7, sp, #8
	uint32_t elapsed_time;
	static uint32_t prev_elapsed_time = 0xFFFFFFFF;

	FRESULT res;                                       // FatFs function common result code
	uint32_t byteswritten = 0;
 8002992:	2300      	movs	r3, #0
 8002994:	627b      	str	r3, [r7, #36]	@ 0x24

	if(BufferCtl.fptr >= REC_SAMPLE_LENGTH)            // MAX Recording time reached, so stop audio interface and close file
 8002996:	4b77      	ldr	r3, [pc, #476]	@ (8002b74 <recordProcess+0x1e8>)
 8002998:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	4a76      	ldr	r2, [pc, #472]	@ (8002b78 <recordProcess+0x1ec>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d901      	bls.n	80029a8 <recordProcess+0x1c>
	{
	  return (AUDIO_ERROR_EOF);                        //signaling end of recording
 80029a4:	2302      	movs	r3, #2
 80029a6:	e0e0      	b.n	8002b6a <recordProcess+0x1de>
	}

	if (BufferCtl.wr_state == BUFFER_FULL)
 80029a8:	4b72      	ldr	r3, [pc, #456]	@ (8002b74 <recordProcess+0x1e8>)
 80029aa:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80029ae:	791b      	ldrb	r3, [r3, #4]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	f040 8098 	bne.w	8002ae6 <recordProcess+0x15a>
	{
		for(int i = 0; i < AUDIO_IN_PCM_BUFFER_SIZE/2; i ++)
 80029b6:	2300      	movs	r3, #0
 80029b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029ba:	e010      	b.n	80029de <recordProcess+0x52>
		{
			buffer[i] =  BufferCtl.pcm_buff[BufferCtl.offset + i*4];
 80029bc:	4b6d      	ldr	r3, [pc, #436]	@ (8002b74 <recordProcess+0x1e8>)
 80029be:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80029c6:	0092      	lsls	r2, r2, #2
 80029c8:	4413      	add	r3, r2
 80029ca:	4a6a      	ldr	r2, [pc, #424]	@ (8002b74 <recordProcess+0x1e8>)
 80029cc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80029d0:	4a6a      	ldr	r2, [pc, #424]	@ (8002b7c <recordProcess+0x1f0>)
 80029d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029d4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < AUDIO_IN_PCM_BUFFER_SIZE/2; i ++)
 80029d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029da:	3301      	adds	r3, #1
 80029dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029e0:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 80029e4:	dbea      	blt.n	80029bc <recordProcess+0x30>
		}

    if (recording_to_sdram)
 80029e6:	4b66      	ldr	r3, [pc, #408]	@ (8002b80 <recordProcess+0x1f4>)
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d056      	beq.n	8002a9c <recordProcess+0x110>
    {
      /* copy converted samples into SDRAM temporary buffer */
      uint32_t copy_count = AUDIO_IN_PCM_BUFFER_SIZE/2; /* number of half-words */
 80029ee:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 80029f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      /* check overflow */
      if ((sdram_rec_pos + copy_count) > TEMP_REC_HALFWORDS)
 80029f4:	4b63      	ldr	r3, [pc, #396]	@ (8002b84 <recordProcess+0x1f8>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029fa:	4413      	add	r3, r2
 80029fc:	4a62      	ldr	r2, [pc, #392]	@ (8002b88 <recordProcess+0x1fc>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d90b      	bls.n	8002a1a <recordProcess+0x8e>
      {
        /* cannot store all; clamp and signal EOF after writing what fits */
        copy_count = (TEMP_REC_HALFWORDS > sdram_rec_pos) ? (TEMP_REC_HALFWORDS - sdram_rec_pos) : 0;
 8002a02:	4b60      	ldr	r3, [pc, #384]	@ (8002b84 <recordProcess+0x1f8>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a61      	ldr	r2, [pc, #388]	@ (8002b8c <recordProcess+0x200>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d804      	bhi.n	8002a16 <recordProcess+0x8a>
 8002a0c:	4b5d      	ldr	r3, [pc, #372]	@ (8002b84 <recordProcess+0x1f8>)
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4b5d      	ldr	r3, [pc, #372]	@ (8002b88 <recordProcess+0x1fc>)
 8002a12:	1a9b      	subs	r3, r3, r2
 8002a14:	e000      	b.n	8002a18 <recordProcess+0x8c>
 8002a16:	2300      	movs	r3, #0
 8002a18:	64bb      	str	r3, [r7, #72]	@ 0x48
      }
      if (copy_count > 0)
 8002a1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d02b      	beq.n	8002a78 <recordProcess+0xec>
      {
        uint16_t *dst = (uint16_t*)(SDRAM_BASE_ADDR + sdram_rec_pos * 2);
 8002a20:	4b58      	ldr	r3, [pc, #352]	@ (8002b84 <recordProcess+0x1f8>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f103 43c0 	add.w	r3, r3, #1610612736	@ 0x60000000
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (uint32_t k = 0; k < copy_count; k++) dst[k] = buffer[k];
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a30:	e00b      	b.n	8002a4a <recordProcess+0xbe>
 8002a32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002a38:	4413      	add	r3, r2
 8002a3a:	4950      	ldr	r1, [pc, #320]	@ (8002b7c <recordProcess+0x1f0>)
 8002a3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a3e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002a42:	801a      	strh	r2, [r3, #0]
 8002a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a46:	3301      	adds	r3, #1
 8002a48:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d3ef      	bcc.n	8002a32 <recordProcess+0xa6>
        sdram_rec_pos += copy_count;
 8002a52:	4b4c      	ldr	r3, [pc, #304]	@ (8002b84 <recordProcess+0x1f8>)
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a58:	4413      	add	r3, r2
 8002a5a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b84 <recordProcess+0x1f8>)
 8002a5c:	6013      	str	r3, [r2, #0]
        byteswritten = copy_count; /* keep same unit as original (half-words) */
 8002a5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a60:	627b      	str	r3, [r7, #36]	@ 0x24
        BufferCtl.fptr += byteswritten * 2; /* bytes */
 8002a62:	4b44      	ldr	r3, [pc, #272]	@ (8002b74 <recordProcess+0x1e8>)
 8002a64:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002a68:	68da      	ldr	r2, [r3, #12]
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	4413      	add	r3, r2
 8002a70:	4a40      	ldr	r2, [pc, #256]	@ (8002b74 <recordProcess+0x1e8>)
 8002a72:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 8002a76:	60d3      	str	r3, [r2, #12]
      }
      if (sdram_rec_pos >= TEMP_REC_HALFWORDS)
 8002a78:	4b42      	ldr	r3, [pc, #264]	@ (8002b84 <recordProcess+0x1f8>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a43      	ldr	r2, [pc, #268]	@ (8002b8c <recordProcess+0x200>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d906      	bls.n	8002a90 <recordProcess+0x104>
      {
        /* reached SDRAM capacity */
        BufferCtl.wr_state = BUFFER_EMPTY;
 8002a82:	4b3c      	ldr	r3, [pc, #240]	@ (8002b74 <recordProcess+0x1e8>)
 8002a84:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002a88:	2200      	movs	r2, #0
 8002a8a:	711a      	strb	r2, [r3, #4]
        return AUDIO_ERROR_EOF;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	e06c      	b.n	8002b6a <recordProcess+0x1de>
      }
      BufferCtl.wr_state = BUFFER_EMPTY;
 8002a90:	4b38      	ldr	r3, [pc, #224]	@ (8002b74 <recordProcess+0x1e8>)
 8002a92:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002a96:	2200      	movs	r2, #0
 8002a98:	711a      	strb	r2, [r3, #4]
 8002a9a:	e024      	b.n	8002ae6 <recordProcess+0x15a>
    }
    else
    {
      res = f_write(&SDFile, (uint16_t*)(buffer),AUDIO_IN_PCM_BUFFER_SIZE/2,(void*)&byteswritten);        // write buffer in file
 8002a9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002aa0:	f44f 5290 	mov.w	r2, #4608	@ 0x1200
 8002aa4:	4935      	ldr	r1, [pc, #212]	@ (8002b7c <recordProcess+0x1f0>)
 8002aa6:	483a      	ldr	r0, [pc, #232]	@ (8002b90 <recordProcess+0x204>)
 8002aa8:	f016 fca1 	bl	80193ee <f_write>
 8002aac:	4603      	mov	r3, r0
 8002aae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      if(res != FR_OK)
 8002ab2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d006      	beq.n	8002ac8 <recordProcess+0x13c>
      {
        serialPrintln(&vcp, "cannot store data, code error : %d",res);
 8002aba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002abe:	461a      	mov	r2, r3
 8002ac0:	4934      	ldr	r1, [pc, #208]	@ (8002b94 <recordProcess+0x208>)
 8002ac2:	4835      	ldr	r0, [pc, #212]	@ (8002b98 <recordProcess+0x20c>)
 8002ac4:	f000 fe7d 	bl	80037c2 <serialPrintln>
      }
      BufferCtl.fptr += byteswritten;
 8002ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b74 <recordProcess+0x1e8>)
 8002aca:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ad2:	4413      	add	r3, r2
 8002ad4:	4a27      	ldr	r2, [pc, #156]	@ (8002b74 <recordProcess+0x1e8>)
 8002ad6:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 8002ada:	60d3      	str	r3, [r2, #12]
      BufferCtl.wr_state = BUFFER_EMPTY;
 8002adc:	4b25      	ldr	r3, [pc, #148]	@ (8002b74 <recordProcess+0x1e8>)
 8002ade:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	711a      	strb	r2, [r3, #4]
    }
	}

    elapsed_time = BufferCtl.fptr / (DEFAULT_AUDIO_IN_FREQ * DEFAULT_AUDIO_IN_CHANNEL_NBR * 2);                // Display elapsed time
 8002ae6:	4b23      	ldr	r3, [pc, #140]	@ (8002b74 <recordProcess+0x1e8>)
 8002ae8:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	4a2b      	ldr	r2, [pc, #172]	@ (8002b9c <recordProcess+0x210>)
 8002af0:	fba2 2303 	umull	r2, r3, r2, r3
 8002af4:	0b1b      	lsrs	r3, r3, #12
 8002af6:	637b      	str	r3, [r7, #52]	@ 0x34
    if(prev_elapsed_time != elapsed_time)
 8002af8:	4b29      	ldr	r3, [pc, #164]	@ (8002ba0 <recordProcess+0x214>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d032      	beq.n	8002b68 <recordProcess+0x1dc>
    {
      /* update elapsed_time and optionally LCD when recording to SDRAM */
      prev_elapsed_time = elapsed_time;
 8002b02:	4a27      	ldr	r2, [pc, #156]	@ (8002ba0 <recordProcess+0x214>)
 8002b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b06:	6013      	str	r3, [r2, #0]
      if (recording_to_sdram)
 8002b08:	4b1d      	ldr	r3, [pc, #116]	@ (8002b80 <recordProcess+0x1f4>)
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d02b      	beq.n	8002b68 <recordProcess+0x1dc>
      {
        /* compute remaining seconds */
        uint32_t bytes_written = BufferCtl.fptr - 44; /* subtract fake header */
 8002b10:	4b18      	ldr	r3, [pc, #96]	@ (8002b74 <recordProcess+0x1e8>)
 8002b12:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	3b2c      	subs	r3, #44	@ 0x2c
 8002b1a:	633b      	str	r3, [r7, #48]	@ 0x30
        uint32_t bytes_per_sec = DEFAULT_AUDIO_IN_FREQ * DEFAULT_AUDIO_IN_CHANNEL_NBR * (AUDIODATA_SIZE);
 8002b1c:	f44f 437a 	mov.w	r3, #64000	@ 0xfa00
 8002b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint32_t elapsed_sec = (bytes_per_sec > 0) ? (bytes_written / bytes_per_sec) : 0;
 8002b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d004      	beq.n	8002b32 <recordProcess+0x1a6>
 8002b28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b30:	e000      	b.n	8002b34 <recordProcess+0x1a8>
 8002b32:	2300      	movs	r3, #0
 8002b34:	62bb      	str	r3, [r7, #40]	@ 0x28
        int32_t sec_left = (int32_t)TEMP_REC_SECONDS - (int32_t)elapsed_sec;
 8002b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b38:	f1c3 030a 	rsb	r3, r3, #10
 8002b3c:	643b      	str	r3, [r7, #64]	@ 0x40
        if (sec_left < 0) sec_left = 0;
 8002b3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	da01      	bge.n	8002b48 <recordProcess+0x1bc>
 8002b44:	2300      	movs	r3, #0
 8002b46:	643b      	str	r3, [r7, #64]	@ 0x40
        char info[32];
        snprintf(info, sizeof(info), "Recording (SDRAM) %lds", (long)sec_left);
 8002b48:	1d38      	adds	r0, r7, #4
 8002b4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b4c:	4a15      	ldr	r2, [pc, #84]	@ (8002ba4 <recordProcess+0x218>)
 8002b4e:	2120      	movs	r1, #32
 8002b50:	f01d fe36 	bl	80207c0 <sniprintf>
        text(0, 120, 'c', info, 'g', 'k');
 8002b54:	1d3b      	adds	r3, r7, #4
 8002b56:	226b      	movs	r2, #107	@ 0x6b
 8002b58:	9201      	str	r2, [sp, #4]
 8002b5a:	2267      	movs	r2, #103	@ 0x67
 8002b5c:	9200      	str	r2, [sp, #0]
 8002b5e:	2263      	movs	r2, #99	@ 0x63
 8002b60:	2178      	movs	r1, #120	@ 0x78
 8002b62:	2000      	movs	r0, #0
 8002b64:	f7fd fd68 	bl	8000638 <text>
      }
    }

	return (AUDIO_ERROR_NONE);
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3750      	adds	r7, #80	@ 0x50
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20005f94 	.word	0x20005f94
 8002b78:	0009c3ff 	.word	0x0009c3ff
 8002b7c:	20001768 	.word	0x20001768
 8002b80:	2000efd4 	.word	0x2000efd4
 8002b84:	2000efd0 	.word	0x2000efd0
 8002b88:	0004e200 	.word	0x0004e200
 8002b8c:	0004e1ff 	.word	0x0004e1ff
 8002b90:	2000f730 	.word	0x2000f730
 8002b94:	08022f70 	.word	0x08022f70
 8002b98:	2000f01c 	.word	0x2000f01c
 8002b9c:	10624dd3 	.word	0x10624dd3
 8002ba0:	20000004 	.word	0x20000004
 8002ba4:	08022f94 	.word	0x08022f94

08002ba8 <recordStop>:



AUDIO_ErrorTypeDef recordStop()
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b096      	sub	sp, #88	@ 0x58
 8002bac:	af02      	add	r7, sp, #8
	FRESULT res;                                             // FatFs function common result code
	uint32_t byteswritten = 0;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	633b      	str	r3, [r7, #48]	@ 0x30


    BSP_AUDIO_IN_Stop(CODEC_PDWN_SW);                        // Stop recorder
 8002bb2:	2002      	movs	r0, #2
 8002bb4:	f004 f83c 	bl	8006c30 <BSP_AUDIO_IN_Stop>
    HAL_Delay(150);
 8002bb8:	2096      	movs	r0, #150	@ 0x96
 8002bba:	f005 f8d7 	bl	8007d6c <HAL_Delay>

  if (recording_to_sdram)
 8002bbe:	4b8b      	ldr	r3, [pc, #556]	@ (8002dec <recordStop+0x244>)
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f000 80cd 	beq.w	8002d62 <recordStop+0x1ba>
  {
    /* Try to flush SDRAM contents to SD if available */
    uint8_t flushed_ok = 0;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    if (BSP_SD_IsDetected())
 8002bce:	f011 fef4 	bl	80149ba <BSP_SD_IsDetected>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 8094 	beq.w	8002d02 <recordStop+0x15a>
    {
      /* create file and write header placeholder */
      res = f_open(&SDFile, REC_WAVE_NAME, FA_CREATE_ALWAYS | FA_WRITE);
 8002bda:	220a      	movs	r2, #10
 8002bdc:	4984      	ldr	r1, [pc, #528]	@ (8002df0 <recordStop+0x248>)
 8002bde:	4885      	ldr	r0, [pc, #532]	@ (8002df4 <recordStop+0x24c>)
 8002be0:	f016 f8d6 	bl	8018d90 <f_open>
 8002be4:	4603      	mov	r3, r0
 8002be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
      if (res != FR_OK)
 8002bea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d007      	beq.n	8002c02 <recordStop+0x5a>
      {
        serialPrintln(&vcp, "cannot create file to flush SDRAM: %d", res);
 8002bf2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	497f      	ldr	r1, [pc, #508]	@ (8002df8 <recordStop+0x250>)
 8002bfa:	4880      	ldr	r0, [pc, #512]	@ (8002dfc <recordStop+0x254>)
 8002bfc:	f000 fde1 	bl	80037c2 <serialPrintln>
 8002c00:	e086      	b.n	8002d10 <recordStop+0x168>
      }
      else
      {
        /* write placeholder header */
        WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);
 8002c02:	497f      	ldr	r1, [pc, #508]	@ (8002e00 <recordStop+0x258>)
 8002c04:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 8002c08:	f7ff fd42 	bl	8002690 <WavProcess_EncInit>
        if (f_write(&SDFile, pHeaderBuff, 44, (void*)&byteswritten) != FR_OK)
 8002c0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002c10:	222c      	movs	r2, #44	@ 0x2c
 8002c12:	497b      	ldr	r1, [pc, #492]	@ (8002e00 <recordStop+0x258>)
 8002c14:	4877      	ldr	r0, [pc, #476]	@ (8002df4 <recordStop+0x24c>)
 8002c16:	f016 fbea 	bl	80193ee <f_write>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d007      	beq.n	8002c30 <recordStop+0x88>
        {
          serialPrintln(&vcp, "cannot write header when flushing: %d", res);
 8002c20:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002c24:	461a      	mov	r2, r3
 8002c26:	4977      	ldr	r1, [pc, #476]	@ (8002e04 <recordStop+0x25c>)
 8002c28:	4874      	ldr	r0, [pc, #464]	@ (8002dfc <recordStop+0x254>)
 8002c2a:	f000 fdca 	bl	80037c2 <serialPrintln>
 8002c2e:	e06f      	b.n	8002d10 <recordStop+0x168>
        }
        else
        {
          /* write SDRAM buffer in chunks */
          uint16_t *src = (uint16_t*)SDRAM_BASE_ADDR;
 8002c30:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8002c34:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint32_t remaining = sdram_rec_pos; /* half-words */
 8002c36:	4b74      	ldr	r3, [pc, #464]	@ (8002e08 <recordStop+0x260>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	64bb      	str	r3, [r7, #72]	@ 0x48
          uint32_t pos = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	647b      	str	r3, [r7, #68]	@ 0x44
          while (remaining > 0)
 8002c40:	e029      	b.n	8002c96 <recordStop+0xee>
          {
            uint32_t write_count = (remaining > (AUDIO_IN_PCM_BUFFER_SIZE/2)) ? (AUDIO_IN_PCM_BUFFER_SIZE/2) : remaining;
 8002c42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c44:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8002c48:	bf28      	it	cs
 8002c4a:	f44f 5390 	movcs.w	r3, #4608	@ 0x1200
 8002c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
            UINT bw = 0;
 8002c50:	2300      	movs	r3, #0
 8002c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
            FRESULT r = f_write(&SDFile, &src[pos], write_count, &bw);
 8002c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002c5a:	18d1      	adds	r1, r2, r3
 8002c5c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c62:	4864      	ldr	r0, [pc, #400]	@ (8002df4 <recordStop+0x24c>)
 8002c64:	f016 fbc3 	bl	80193ee <f_write>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            if (r != FR_OK)
 8002c6e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d007      	beq.n	8002c86 <recordStop+0xde>
            {
              serialPrintln(&vcp, "SD write error during flush: %d", r);
 8002c76:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	4963      	ldr	r1, [pc, #396]	@ (8002e0c <recordStop+0x264>)
 8002c7e:	485f      	ldr	r0, [pc, #380]	@ (8002dfc <recordStop+0x254>)
 8002c80:	f000 fd9f 	bl	80037c2 <serialPrintln>
 8002c84:	e00a      	b.n	8002c9c <recordStop+0xf4>
              break;
            }
            pos += write_count;
 8002c86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c8a:	4413      	add	r3, r2
 8002c8c:	647b      	str	r3, [r7, #68]	@ 0x44
            remaining -= write_count;
 8002c8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	64bb      	str	r3, [r7, #72]	@ 0x48
          while (remaining > 0)
 8002c96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d1d2      	bne.n	8002c42 <recordStop+0x9a>
          }
          /* set fptr to header + data bytes for header update */
          BufferCtl.fptr = 44 + (sdram_rec_pos * 2);
 8002c9c:	4b5a      	ldr	r3, [pc, #360]	@ (8002e08 <recordStop+0x260>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	3316      	adds	r3, #22
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	4a5a      	ldr	r2, [pc, #360]	@ (8002e10 <recordStop+0x268>)
 8002ca6:	f502 4210 	add.w	r2, r2, #36864	@ 0x9000
 8002caa:	60d3      	str	r3, [r2, #12]
          /* update header */
          res = f_lseek(&SDFile, 0);
 8002cac:	2100      	movs	r1, #0
 8002cae:	4851      	ldr	r0, [pc, #324]	@ (8002df4 <recordStop+0x24c>)
 8002cb0:	f016 fdf9 	bl	80198a6 <f_lseek>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
          if (res == FR_OK)
 8002cba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d118      	bne.n	8002cf4 <recordStop+0x14c>
          {
            WavProcess_HeaderUpdate(pHeaderBuff, &WaveFormat);
 8002cc2:	4954      	ldr	r1, [pc, #336]	@ (8002e14 <recordStop+0x26c>)
 8002cc4:	484e      	ldr	r0, [pc, #312]	@ (8002e00 <recordStop+0x258>)
 8002cc6:	f7ff fd23 	bl	8002710 <WavProcess_HeaderUpdate>
            res = f_write(&SDFile, pHeaderBuff, sizeof(WAVE_FormatTypeDef), (void*)&byteswritten);
 8002cca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002cce:	222c      	movs	r2, #44	@ 0x2c
 8002cd0:	494b      	ldr	r1, [pc, #300]	@ (8002e00 <recordStop+0x258>)
 8002cd2:	4848      	ldr	r0, [pc, #288]	@ (8002df4 <recordStop+0x24c>)
 8002cd4:	f016 fb8b 	bl	80193ee <f_write>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
            if (res != FR_OK)
 8002cde:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d006      	beq.n	8002cf4 <recordStop+0x14c>
            {
              serialPrintln(&vcp, "cannot finalize header after flush: %d", res);
 8002ce6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002cea:	461a      	mov	r2, r3
 8002cec:	494a      	ldr	r1, [pc, #296]	@ (8002e18 <recordStop+0x270>)
 8002cee:	4843      	ldr	r0, [pc, #268]	@ (8002dfc <recordStop+0x254>)
 8002cf0:	f000 fd67 	bl	80037c2 <serialPrintln>
            }
          }
          f_close(&SDFile);
 8002cf4:	483f      	ldr	r0, [pc, #252]	@ (8002df4 <recordStop+0x24c>)
 8002cf6:	f016 fda7 	bl	8019848 <f_close>
          flushed_ok = 1;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8002d00:	e006      	b.n	8002d10 <recordStop+0x168>
      }
    }
    else
    {
      /* SD still not present: keep data in SDRAM */
      serialPrintln(&vcp, "SD not present: recording saved in SDRAM (%lu half-words)", sdram_rec_pos);
 8002d02:	4b41      	ldr	r3, [pc, #260]	@ (8002e08 <recordStop+0x260>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	461a      	mov	r2, r3
 8002d08:	4944      	ldr	r1, [pc, #272]	@ (8002e1c <recordStop+0x274>)
 8002d0a:	483c      	ldr	r0, [pc, #240]	@ (8002dfc <recordStop+0x254>)
 8002d0c:	f000 fd59 	bl	80037c2 <serialPrintln>
    }
    /* show LCD message about where data was saved */
    if (flushed_ok)
 8002d10:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00a      	beq.n	8002d2e <recordStop+0x186>
    {
      text(0, 120, 'c', "Recording saved to SD", 'g', 'k');
 8002d18:	236b      	movs	r3, #107	@ 0x6b
 8002d1a:	9301      	str	r3, [sp, #4]
 8002d1c:	2367      	movs	r3, #103	@ 0x67
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	4b3f      	ldr	r3, [pc, #252]	@ (8002e20 <recordStop+0x278>)
 8002d22:	2263      	movs	r2, #99	@ 0x63
 8002d24:	2178      	movs	r1, #120	@ 0x78
 8002d26:	2000      	movs	r0, #0
 8002d28:	f7fd fc86 	bl	8000638 <text>
 8002d2c:	e015      	b.n	8002d5a <recordStop+0x1b2>
    }
    else
    {
      char info2[40];
      snprintf(info2, sizeof(info2), "Saved in SDRAM (%lus)", (unsigned long)( (sdram_rec_pos*2) / (DEFAULT_AUDIO_IN_FREQ * DEFAULT_AUDIO_IN_CHANNEL_NBR * (AUDIODATA_SIZE)) ));
 8002d2e:	4b36      	ldr	r3, [pc, #216]	@ (8002e08 <recordStop+0x260>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4a3b      	ldr	r2, [pc, #236]	@ (8002e24 <recordStop+0x27c>)
 8002d36:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3a:	0b1b      	lsrs	r3, r3, #12
 8002d3c:	1d38      	adds	r0, r7, #4
 8002d3e:	4a3a      	ldr	r2, [pc, #232]	@ (8002e28 <recordStop+0x280>)
 8002d40:	2128      	movs	r1, #40	@ 0x28
 8002d42:	f01d fd3d 	bl	80207c0 <sniprintf>
      text(0, 120, 'c', info2, 'r', 'k');
 8002d46:	1d3b      	adds	r3, r7, #4
 8002d48:	226b      	movs	r2, #107	@ 0x6b
 8002d4a:	9201      	str	r2, [sp, #4]
 8002d4c:	2272      	movs	r2, #114	@ 0x72
 8002d4e:	9200      	str	r2, [sp, #0]
 8002d50:	2263      	movs	r2, #99	@ 0x63
 8002d52:	2178      	movs	r1, #120	@ 0x78
 8002d54:	2000      	movs	r0, #0
 8002d56:	f7fd fc6f 	bl	8000638 <text>
    }
    recording_to_sdram = 0;
 8002d5a:	4b24      	ldr	r3, [pc, #144]	@ (8002dec <recordStop+0x244>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	701a      	strb	r2, [r3, #0]
 8002d60:	e036      	b.n	8002dd0 <recordStop+0x228>
  }
  else
  {
    /* original SD-based flow: finalize header and close file */
    res = f_lseek(&SDFile, 0);                                // Move file pointer of the file object
 8002d62:	2100      	movs	r1, #0
 8002d64:	4823      	ldr	r0, [pc, #140]	@ (8002df4 <recordStop+0x24c>)
 8002d66:	f016 fd9e 	bl	80198a6 <f_lseek>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    if(res != FR_OK)
 8002d70:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d007      	beq.n	8002d88 <recordStop+0x1e0>
    {
      serialPrintln(&vcp, "f_lseek error, code error : %d",res);
 8002d78:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	492b      	ldr	r1, [pc, #172]	@ (8002e2c <recordStop+0x284>)
 8002d80:	481e      	ldr	r0, [pc, #120]	@ (8002dfc <recordStop+0x254>)
 8002d82:	f000 fd1e 	bl	80037c2 <serialPrintln>
 8002d86:	e020      	b.n	8002dca <recordStop+0x222>
    }
    else
    {
      WavProcess_HeaderUpdate(pHeaderBuff, &WaveFormat);                      //Update the wav file header save it into wav file
 8002d88:	4922      	ldr	r1, [pc, #136]	@ (8002e14 <recordStop+0x26c>)
 8002d8a:	481d      	ldr	r0, [pc, #116]	@ (8002e00 <recordStop+0x258>)
 8002d8c:	f7ff fcc0 	bl	8002710 <WavProcess_HeaderUpdate>

      res = f_write(&SDFile, pHeaderBuff, sizeof(WAVE_FormatTypeDef), (void*)&byteswritten);
 8002d90:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d94:	222c      	movs	r2, #44	@ 0x2c
 8002d96:	491a      	ldr	r1, [pc, #104]	@ (8002e00 <recordStop+0x258>)
 8002d98:	4816      	ldr	r0, [pc, #88]	@ (8002df4 <recordStop+0x24c>)
 8002d9a:	f016 fb28 	bl	80193ee <f_write>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
      if(res != FR_OK)
 8002da4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d007      	beq.n	8002dbc <recordStop+0x214>
      {
        serialPrintln(&vcp, "cannot end file, code error : %d",res);
 8002dac:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002db0:	461a      	mov	r2, r3
 8002db2:	491f      	ldr	r1, [pc, #124]	@ (8002e30 <recordStop+0x288>)
 8002db4:	4811      	ldr	r0, [pc, #68]	@ (8002dfc <recordStop+0x254>)
 8002db6:	f000 fd04 	bl	80037c2 <serialPrintln>
 8002dba:	e006      	b.n	8002dca <recordStop+0x222>
      }
      else
      {
        serialPrintln(&vcp, "end of file",res);
 8002dbc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	491c      	ldr	r1, [pc, #112]	@ (8002e34 <recordStop+0x28c>)
 8002dc4:	480d      	ldr	r0, [pc, #52]	@ (8002dfc <recordStop+0x254>)
 8002dc6:	f000 fcfc 	bl	80037c2 <serialPrintln>
      }
    }
    f_close(&SDFile);                                                       // Close file
 8002dca:	480a      	ldr	r0, [pc, #40]	@ (8002df4 <recordStop+0x24c>)
 8002dcc:	f016 fd3c 	bl	8019848 <f_close>
  }

  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_1, RESET);
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	2102      	movs	r1, #2
 8002dd4:	4818      	ldr	r0, [pc, #96]	@ (8002e38 <recordStop+0x290>)
 8002dd6:	f007 facd 	bl	800a374 <HAL_GPIO_WritePin>

  serialPrintln(&vcp, "recording success");
 8002dda:	4918      	ldr	r1, [pc, #96]	@ (8002e3c <recordStop+0x294>)
 8002ddc:	4807      	ldr	r0, [pc, #28]	@ (8002dfc <recordStop+0x254>)
 8002dde:	f000 fcf0 	bl	80037c2 <serialPrintln>

  return (AUDIO_ERROR_NONE);
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3750      	adds	r7, #80	@ 0x50
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	2000efd4 	.word	0x2000efd4
 8002df0:	08022ed0 	.word	0x08022ed0
 8002df4:	2000f730 	.word	0x2000f730
 8002df8:	08022fac 	.word	0x08022fac
 8002dfc:	2000f01c 	.word	0x2000f01c
 8002e00:	20005f68 	.word	0x20005f68
 8002e04:	08022fd4 	.word	0x08022fd4
 8002e08:	2000efd0 	.word	0x2000efd0
 8002e0c:	08022ffc 	.word	0x08022ffc
 8002e10:	20005f94 	.word	0x20005f94
 8002e14:	2000efa4 	.word	0x2000efa4
 8002e18:	0802301c 	.word	0x0802301c
 8002e1c:	08023044 	.word	0x08023044
 8002e20:	08023080 	.word	0x08023080
 8002e24:	10624dd3 	.word	0x10624dd3
 8002e28:	08023098 	.word	0x08023098
 8002e2c:	080230b0 	.word	0x080230b0
 8002e30:	080230d0 	.word	0x080230d0
 8002e34:	080230f4 	.word	0x080230f4
 8002e38:	40022000 	.word	0x40022000
 8002e3c:	08023100 	.word	0x08023100

08002e40 <BSP_AUDIO_IN_HalfTransfer_CallBack>:


void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
	BufferCtl.wr_state = BUFFER_FULL;
 8002e44:	4b07      	ldr	r3, [pc, #28]	@ (8002e64 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x24>)
 8002e46:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	711a      	strb	r2, [r3, #4]
	BufferCtl.offset = 0;
 8002e4e:	4b05      	ldr	r3, [pc, #20]	@ (8002e64 <BSP_AUDIO_IN_HalfTransfer_CallBack+0x24>)
 8002e50:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002e54:	461a      	mov	r2, r3
 8002e56:	2300      	movs	r3, #0
 8002e58:	6093      	str	r3, [r2, #8]

}
 8002e5a:	bf00      	nop
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr
 8002e64:	20005f94 	.word	0x20005f94

08002e68 <BSP_AUDIO_IN_TransferComplete_CallBack>:


void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
	BufferCtl.wr_state = BUFFER_FULL;
 8002e6c:	4b08      	ldr	r3, [pc, #32]	@ (8002e90 <BSP_AUDIO_IN_TransferComplete_CallBack+0x28>)
 8002e6e:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002e72:	2201      	movs	r2, #1
 8002e74:	711a      	strb	r2, [r3, #4]
	BufferCtl.offset = AUDIO_IN_PCM_BUFFER_SIZE;
 8002e76:	4b06      	ldr	r3, [pc, #24]	@ (8002e90 <BSP_AUDIO_IN_TransferComplete_CallBack+0x28>)
 8002e78:	f503 4310 	add.w	r3, r3, #36864	@ 0x9000
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8002e82:	6093      	str	r3, [r2, #8]
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	20005f94 	.word	0x20005f94

08002e94 <roleInit>:
#define SONG_NUMBER 0



void roleInit()
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
	FRESULT res; /* FatFs function common result code */


	/*init library serial*/
	serialInit(&vcp,USART1,usart1_buffer, sizeof(usart1_buffer));
 8002e9a:	2340      	movs	r3, #64	@ 0x40
 8002e9c:	4a11      	ldr	r2, [pc, #68]	@ (8002ee4 <roleInit+0x50>)
 8002e9e:	4912      	ldr	r1, [pc, #72]	@ (8002ee8 <roleInit+0x54>)
 8002ea0:	4812      	ldr	r0, [pc, #72]	@ (8002eec <roleInit+0x58>)
 8002ea2:	f000 fc51 	bl	8003748 <serialInit>

	serialPrintln(&vcp,"mount logical drive and create a FAT volume");
 8002ea6:	4912      	ldr	r1, [pc, #72]	@ (8002ef0 <roleInit+0x5c>)
 8002ea8:	4810      	ldr	r0, [pc, #64]	@ (8002eec <roleInit+0x58>)
 8002eaa:	f000 fc8a 	bl	80037c2 <serialPrintln>
	/*Mount a logical drive*/
	res = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	4910      	ldr	r1, [pc, #64]	@ (8002ef4 <roleInit+0x60>)
 8002eb2:	4811      	ldr	r0, [pc, #68]	@ (8002ef8 <roleInit+0x64>)
 8002eb4:	f015 ff08 	bl	8018cc8 <f_mount>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	71fb      	strb	r3, [r7, #7]
	if(res != FR_OK)
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d005      	beq.n	8002ece <roleInit+0x3a>
	{
	  serialPrintln(&vcp,"error mount, code error : %d",res);
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	490d      	ldr	r1, [pc, #52]	@ (8002efc <roleInit+0x68>)
 8002ec8:	4808      	ldr	r0, [pc, #32]	@ (8002eec <roleInit+0x58>)
 8002eca:	f000 fc7a 	bl	80037c2 <serialPrintln>
//		{
//			serialPrintln(&vcp,"error mkfs, code error : %d",res);
//		}
//	}

	LCD_Config();
 8002ece:	f7fd fb85 	bl	80005dc <LCD_Config>
//	BSP_TS_Init(480,272);
	HAL_Delay(500);
 8002ed2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002ed6:	f004 ff49 	bl	8007d6c <HAL_Delay>

}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	2000efdc 	.word	0x2000efdc
 8002ee8:	40011000 	.word	0x40011000
 8002eec:	2000f01c 	.word	0x2000f01c
 8002ef0:	08023114 	.word	0x08023114
 8002ef4:	2000f4f8 	.word	0x2000f4f8
 8002ef8:	2000f4fc 	.word	0x2000f4fc
 8002efc:	08023140 	.word	0x08023140

08002f00 <roleNode>:


void roleNode()
{
 8002f00:	b5b0      	push	{r4, r5, r7, lr}
 8002f02:	f5ad 6dc8 	sub.w	sp, sp, #1600	@ 0x640
 8002f06:	af02      	add	r7, sp, #8
//	char buf[25];
	switch(role)
 8002f08:	4ba0      	ldr	r3, [pc, #640]	@ (800318c <roleNode+0x28c>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d021      	beq.n	8002f54 <roleNode+0x54>
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	f300 8403 	bgt.w	800371c <roleNode+0x81c>
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d002      	beq.n	8002f20 <roleNode+0x20>
 8002f1a:	2b01      	cmp	r3, #1
 8002f1c:	d010      	beq.n	8002f40 <roleNode+0x40>
	// case AUDIO_GRAPH:
	// 	BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
	// 	BSP_LCD_DrawHLine(0, 136, 480);
	// 	break;
	}
}
 8002f1e:	e3fd      	b.n	800371c <roleNode+0x81c>
		recordStart();
 8002f20:	f7ff fc54 	bl	80027cc <recordStart>
		text(0,120, 'c', "Recording...", 'r', 'k');
 8002f24:	236b      	movs	r3, #107	@ 0x6b
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	2372      	movs	r3, #114	@ 0x72
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	4b98      	ldr	r3, [pc, #608]	@ (8003190 <roleNode+0x290>)
 8002f2e:	2263      	movs	r2, #99	@ 0x63
 8002f30:	2178      	movs	r1, #120	@ 0x78
 8002f32:	2000      	movs	r0, #0
 8002f34:	f7fd fb80 	bl	8000638 <text>
		role = RECORD_PROCESS;
 8002f38:	4b94      	ldr	r3, [pc, #592]	@ (800318c <roleNode+0x28c>)
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	701a      	strb	r2, [r3, #0]
		break;
 8002f3e:	e3ed      	b.n	800371c <roleNode+0x81c>
		if(recordProcess() == AUDIO_ERROR_EOF)
 8002f40:	f7ff fd24 	bl	800298c <recordProcess>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	f040 83e5 	bne.w	8003716 <roleNode+0x816>
			role = RECORD_STOP;
 8002f4c:	4b8f      	ldr	r3, [pc, #572]	@ (800318c <roleNode+0x28c>)
 8002f4e:	2202      	movs	r2, #2
 8002f50:	701a      	strb	r2, [r3, #0]
		break;
 8002f52:	e3e0      	b.n	8003716 <roleNode+0x816>
		recordStop();
 8002f54:	f7ff fe28 	bl	8002ba8 <recordStop>
		text(100, 120, 'c', "Recording stopped", 'r', 'b');
 8002f58:	2362      	movs	r3, #98	@ 0x62
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	2372      	movs	r3, #114	@ 0x72
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	4b8c      	ldr	r3, [pc, #560]	@ (8003194 <roleNode+0x294>)
 8002f62:	2263      	movs	r2, #99	@ 0x63
 8002f64:	2178      	movs	r1, #120	@ 0x78
 8002f66:	2064      	movs	r0, #100	@ 0x64
 8002f68:	f7fd fb66 	bl	8000638 <text>
		HAL_Delay(1000);
 8002f6c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002f70:	f004 fefc 	bl	8007d6c <HAL_Delay>
			const float ai_input_scale = 2.7867205142974854f;
 8002f74:	4b88      	ldr	r3, [pc, #544]	@ (8003198 <roleNode+0x298>)
 8002f76:	f507 62bf 	add.w	r2, r7, #1528	@ 0x5f8
 8002f7a:	6013      	str	r3, [r2, #0]
			const int ai_input_zp = 99;
 8002f7c:	2363      	movs	r3, #99	@ 0x63
 8002f7e:	f8c7 35f4 	str.w	r3, [r7, #1524]	@ 0x5f4
			const float ai_output_scale = 0.00390625f; /* from audio.c */
 8002f82:	f04f 536e 	mov.w	r3, #998244352	@ 0x3b800000
 8002f86:	f507 62be 	add.w	r2, r7, #1520	@ 0x5f0
 8002f8a:	6013      	str	r3, [r2, #0]
			const int ai_output_zp = -128;
 8002f8c:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8002f90:	f8c7 35ec 	str.w	r3, [r7, #1516]	@ 0x5ec
			uint32_t sdram_size = RECORD_GetSDRAMSizeHalfWords();
 8002f94:	f7ff fa98 	bl	80024c8 <RECORD_GetSDRAMSizeHalfWords>
 8002f98:	f8c7 05e8 	str.w	r0, [r7, #1512]	@ 0x5e8
			if (sdram_size >= 512)
 8002f9c:	f8d7 35e8 	ldr.w	r3, [r7, #1512]	@ 0x5e8
 8002fa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fa4:	f0c0 81e0 	bcc.w	8003368 <roleNode+0x468>
				uint16_t *src = RECORD_GetSDRAMPtr();
 8002fa8:	f7ff fa84 	bl	80024b4 <RECORD_GetSDRAMPtr>
 8002fac:	f8c7 05d0 	str.w	r0, [r7, #1488]	@ 0x5d0
				for (int i=0;i<512;i++) pcm_frame[i] = (int16_t)src[i];
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	f8c7 3634 	str.w	r3, [r7, #1588]	@ 0x634
 8002fb6:	e014      	b.n	8002fe2 <roleNode+0xe2>
 8002fb8:	f8d7 3634 	ldr.w	r3, [r7, #1588]	@ 0x634
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	f8d7 25d0 	ldr.w	r2, [r7, #1488]	@ 0x5d0
 8002fc2:	4413      	add	r3, r2
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	b219      	sxth	r1, r3
 8002fc8:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8002fcc:	f2a3 532c 	subw	r3, r3, #1324	@ 0x52c
 8002fd0:	f8d7 2634 	ldr.w	r2, [r7, #1588]	@ 0x634
 8002fd4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002fd8:	f8d7 3634 	ldr.w	r3, [r7, #1588]	@ 0x634
 8002fdc:	3301      	adds	r3, #1
 8002fde:	f8c7 3634 	str.w	r3, [r7, #1588]	@ 0x634
 8002fe2:	f8d7 3634 	ldr.w	r3, [r7, #1588]	@ 0x634
 8002fe6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fea:	dbe5      	blt.n	8002fb8 <roleNode+0xb8>
					if (mfcc_compute_logmel(pcm_frame, 512, DEFAULT_AUDIO_IN_FREQ, 40, logmel) == 0)
 8002fec:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 8002ff0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002ff4:	9300      	str	r3, [sp, #0]
 8002ff6:	2328      	movs	r3, #40	@ 0x28
 8002ff8:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8002ffc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003000:	f7fe ffe6 	bl	8001fd0 <mfcc_compute_logmel>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	f040 8387 	bne.w	800371a <roleNode+0x81a>
					for (int i=0;i<40;i++)
 800300c:	2300      	movs	r3, #0
 800300e:	f8c7 3630 	str.w	r3, [r7, #1584]	@ 0x630
 8003012:	e03f      	b.n	8003094 <roleNode+0x194>
						int q = (int)roundf(logmel[i] / ai_input_scale) + ai_input_zp;
 8003014:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8003018:	f2a3 52cc 	subw	r2, r3, #1484	@ 0x5cc
 800301c:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4413      	add	r3, r2
 8003024:	ed93 7a00 	vldr	s14, [r3]
 8003028:	f507 63bf 	add.w	r3, r7, #1528	@ 0x5f8
 800302c:	edd3 7a00 	vldr	s15, [r3]
 8003030:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003034:	eeb0 0a66 	vmov.f32	s0, s13
 8003038:	f01e fdd0 	bl	8021bdc <roundf>
 800303c:	eef0 7a40 	vmov.f32	s15, s0
 8003040:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003044:	ee17 2a90 	vmov	r2, s15
 8003048:	f8d7 35f4 	ldr.w	r3, [r7, #1524]	@ 0x5f4
 800304c:	4413      	add	r3, r2
 800304e:	f8c7 362c 	str.w	r3, [r7, #1580]	@ 0x62c
						if (q > 127) {
 8003052:	f8d7 362c 	ldr.w	r3, [r7, #1580]	@ 0x62c
 8003056:	2b7f      	cmp	r3, #127	@ 0x7f
 8003058:	dd02      	ble.n	8003060 <roleNode+0x160>
							q = 127;
 800305a:	237f      	movs	r3, #127	@ 0x7f
 800305c:	f8c7 362c 	str.w	r3, [r7, #1580]	@ 0x62c
						if (q < -128) {
 8003060:	f8d7 362c 	ldr.w	r3, [r7, #1580]	@ 0x62c
 8003064:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8003068:	da03      	bge.n	8003072 <roleNode+0x172>
							q = -128;
 800306a:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 800306e:	f8c7 362c 	str.w	r3, [r7, #1580]	@ 0x62c
						qin[i] = (int8_t)q;
 8003072:	f8d7 362c 	ldr.w	r3, [r7, #1580]	@ 0x62c
 8003076:	b259      	sxtb	r1, r3
 8003078:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 800307c:	f2a3 6234 	subw	r2, r3, #1588	@ 0x634
 8003080:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8003084:	4413      	add	r3, r2
 8003086:	460a      	mov	r2, r1
 8003088:	701a      	strb	r2, [r3, #0]
					for (int i=0;i<40;i++)
 800308a:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 800308e:	3301      	adds	r3, #1
 8003090:	f8c7 3630 	str.w	r3, [r7, #1584]	@ 0x630
 8003094:	f8d7 3630 	ldr.w	r3, [r7, #1584]	@ 0x630
 8003098:	2b27      	cmp	r3, #39	@ 0x27
 800309a:	ddbb      	ble.n	8003014 <roleNode+0x114>
					if (audio_net == AI_HANDLE_NULL)
 800309c:	4b3f      	ldr	r3, [pc, #252]	@ (800319c <roleNode+0x29c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d117      	bne.n	80030d4 <roleNode+0x1d4>
						ai_error err = ai_audio_create_and_init(&audio_net,
 80030a4:	4a3e      	ldr	r2, [pc, #248]	@ (80031a0 <roleNode+0x2a0>)
 80030a6:	493f      	ldr	r1, [pc, #252]	@ (80031a4 <roleNode+0x2a4>)
 80030a8:	483c      	ldr	r0, [pc, #240]	@ (800319c <roleNode+0x29c>)
 80030aa:	f01a fb51 	bl	801d750 <ai_audio_create_and_init>
 80030ae:	4603      	mov	r3, r0
 80030b0:	f8c7 3578 	str.w	r3, [r7, #1400]	@ 0x578
						if (err.type != AI_ERROR_NONE)
 80030b4:	f897 3578 	ldrb.w	r3, [r7, #1400]	@ 0x578
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00b      	beq.n	80030d4 <roleNode+0x1d4>
							serialPrintln(&vcp, "AI init error: type=%d code=%d", err.type, err.code);
 80030bc:	f897 3578 	ldrb.w	r3, [r7, #1400]	@ 0x578
 80030c0:	461a      	mov	r2, r3
 80030c2:	f8d7 3578 	ldr.w	r3, [r7, #1400]	@ 0x578
 80030c6:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80030ca:	4937      	ldr	r1, [pc, #220]	@ (80031a8 <roleNode+0x2a8>)
 80030cc:	4837      	ldr	r0, [pc, #220]	@ (80031ac <roleNode+0x2ac>)
 80030ce:	f000 fb78 	bl	80037c2 <serialPrintln>
 80030d2:	e11b      	b.n	800330c <roleNode+0x40c>
					ai_u16 n_in = 0; ai_u16 n_out = 0;
 80030d4:	2300      	movs	r3, #0
 80030d6:	f8a7 357e 	strh.w	r3, [r7, #1406]	@ 0x57e
 80030da:	2300      	movs	r3, #0
 80030dc:	f8a7 357c 	strh.w	r3, [r7, #1404]	@ 0x57c
					ai_buffer* pin = ai_audio_inputs_get(audio_net, &n_in);
 80030e0:	4b2e      	ldr	r3, [pc, #184]	@ (800319c <roleNode+0x29c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f207 527e 	addw	r2, r7, #1406	@ 0x57e
 80030e8:	4611      	mov	r1, r2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f01a fbae 	bl	801d84c <ai_audio_inputs_get>
 80030f0:	f8c7 05cc 	str.w	r0, [r7, #1484]	@ 0x5cc
					ai_buffer* pout = ai_audio_outputs_get(audio_net, &n_out);
 80030f4:	4b29      	ldr	r3, [pc, #164]	@ (800319c <roleNode+0x29c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f207 527c 	addw	r2, r7, #1404	@ 0x57c
 80030fc:	4611      	mov	r1, r2
 80030fe:	4618      	mov	r0, r3
 8003100:	f01a fbbe 	bl	801d880 <ai_audio_outputs_get>
 8003104:	f8c7 05c8 	str.w	r0, [r7, #1480]	@ 0x5c8
					if (!pin || !pout) { serialPrintln(&vcp, "AI buffers unavailable"); goto skip_ai_sdram; }
 8003108:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <roleNode+0x218>
 8003110:	f8d7 35c8 	ldr.w	r3, [r7, #1480]	@ 0x5c8
 8003114:	2b00      	cmp	r3, #0
 8003116:	d104      	bne.n	8003122 <roleNode+0x222>
 8003118:	4925      	ldr	r1, [pc, #148]	@ (80031b0 <roleNode+0x2b0>)
 800311a:	4824      	ldr	r0, [pc, #144]	@ (80031ac <roleNode+0x2ac>)
 800311c:	f000 fb51 	bl	80037c2 <serialPrintln>
 8003120:	e0f4      	b.n	800330c <roleNode+0x40c>
					inb[0] = pin[0]; outb[0] = pout[0];
 8003122:	f8d7 35cc 	ldr.w	r3, [r7, #1484]	@ 0x5cc
 8003126:	f207 549c 	addw	r4, r7, #1436	@ 0x59c
 800312a:	461d      	mov	r5, r3
 800312c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800312e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003130:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003134:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003138:	f8d7 35c8 	ldr.w	r3, [r7, #1480]	@ 0x5c8
 800313c:	f507 64b0 	add.w	r4, r7, #1408	@ 0x580
 8003140:	461d      	mov	r5, r3
 8003142:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003144:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003146:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800314a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					inb[0].data = AI_HANDLE_PTR(qin);
 800314e:	1d3b      	adds	r3, r7, #4
 8003150:	f8c7 35a0 	str.w	r3, [r7, #1440]	@ 0x5a0
					outb[0].data = AI_HANDLE_PTR(qout);
 8003154:	f507 63b7 	add.w	r3, r7, #1464	@ 0x5b8
 8003158:	f8c7 3584 	str.w	r3, [r7, #1412]	@ 0x584
						if (ai_audio_run(audio_net, inb, outb) > 0)
 800315c:	4b0f      	ldr	r3, [pc, #60]	@ (800319c <roleNode+0x29c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f507 62b0 	add.w	r2, r7, #1408	@ 0x580
 8003164:	f207 519c 	addw	r1, r7, #1436	@ 0x59c
 8003168:	4618      	mov	r0, r3
 800316a:	f01a fbdf 	bl	801d92c <ai_audio_run>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	f340 80ca 	ble.w	800330a <roleNode+0x40a>
							int best = 0; float bestv = -1e30f;
 8003176:	2300      	movs	r3, #0
 8003178:	f8c7 3628 	str.w	r3, [r7, #1576]	@ 0x628
 800317c:	4b0d      	ldr	r3, [pc, #52]	@ (80031b4 <roleNode+0x2b4>)
 800317e:	f207 6224 	addw	r2, r7, #1572	@ 0x624
 8003182:	6013      	str	r3, [r2, #0]
							for (int k=0;k<AI_AUDIO_OUT_1_SIZE;k++)
 8003184:	2300      	movs	r3, #0
 8003186:	f8c7 3620 	str.w	r3, [r7, #1568]	@ 0x620
 800318a:	e04d      	b.n	8003228 <roleNode+0x328>
 800318c:	2000efd5 	.word	0x2000efd5
 8003190:	08023160 	.word	0x08023160
 8003194:	08023170 	.word	0x08023170
 8003198:	403259a1 	.word	0x403259a1
 800319c:	2000efd8 	.word	0x2000efd8
 80031a0:	20000940 	.word	0x20000940
 80031a4:	20000934 	.word	0x20000934
 80031a8:	08023184 	.word	0x08023184
 80031ac:	2000f01c 	.word	0x2000f01c
 80031b0:	080231a4 	.word	0x080231a4
 80031b4:	f149f2ca 	.word	0xf149f2ca
								int q = (int)qout[k];
 80031b8:	f507 62b7 	add.w	r2, r7, #1464	@ 0x5b8
 80031bc:	f8d7 3620 	ldr.w	r3, [r7, #1568]	@ 0x620
 80031c0:	4413      	add	r3, r2
 80031c2:	f993 3000 	ldrsb.w	r3, [r3]
 80031c6:	f8c7 35c4 	str.w	r3, [r7, #1476]	@ 0x5c4
								float f = ((float)(q - ai_output_zp)) * ai_output_scale;
 80031ca:	f8d7 25c4 	ldr.w	r2, [r7, #1476]	@ 0x5c4
 80031ce:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	ee07 3a90 	vmov	s15, r3
 80031d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031dc:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80031e0:	ed93 7a00 	vldr	s14, [r3]
 80031e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e8:	f507 63b8 	add.w	r3, r7, #1472	@ 0x5c0
 80031ec:	edc3 7a00 	vstr	s15, [r3]
								if (f > bestv) { bestv = f; best = k; }
 80031f0:	f507 63b8 	add.w	r3, r7, #1472	@ 0x5c0
 80031f4:	ed93 7a00 	vldr	s14, [r3]
 80031f8:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 80031fc:	edd3 7a00 	vldr	s15, [r3]
 8003200:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003208:	dd09      	ble.n	800321e <roleNode+0x31e>
 800320a:	f507 63b8 	add.w	r3, r7, #1472	@ 0x5c0
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f207 6224 	addw	r2, r7, #1572	@ 0x624
 8003214:	6013      	str	r3, [r2, #0]
 8003216:	f8d7 3620 	ldr.w	r3, [r7, #1568]	@ 0x620
 800321a:	f8c7 3628 	str.w	r3, [r7, #1576]	@ 0x628
							for (int k=0;k<AI_AUDIO_OUT_1_SIZE;k++)
 800321e:	f8d7 3620 	ldr.w	r3, [r7, #1568]	@ 0x620
 8003222:	3301      	adds	r3, #1
 8003224:	f8c7 3620 	str.w	r3, [r7, #1568]	@ 0x620
 8003228:	f8d7 3620 	ldr.w	r3, [r7, #1568]	@ 0x620
 800322c:	2b04      	cmp	r3, #4
 800322e:	ddc3      	ble.n	80031b8 <roleNode+0x2b8>
								const char *labels[] = {"fahim", "talukdar", "nayeem","Fa_him","imran"};
 8003230:	4bcd      	ldr	r3, [pc, #820]	@ (8003568 <roleNode+0x668>)
 8003232:	f207 5464 	addw	r4, r7, #1380	@ 0x564
 8003236:	461d      	mov	r5, r3
 8003238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800323a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800323c:	682b      	ldr	r3, [r5, #0]
 800323e:	6023      	str	r3, [r4, #0]
								const char *pred_lbl = "unknown";
 8003240:	4bca      	ldr	r3, [pc, #808]	@ (800356c <roleNode+0x66c>)
 8003242:	f8c7 361c 	str.w	r3, [r7, #1564]	@ 0x61c
								if (best >= 0 && best < (int)(sizeof(labels)/sizeof(labels[0]))) pred_lbl = labels[best];
 8003246:	f8d7 3628 	ldr.w	r3, [r7, #1576]	@ 0x628
 800324a:	2b00      	cmp	r3, #0
 800324c:	db0d      	blt.n	800326a <roleNode+0x36a>
 800324e:	f8d7 3628 	ldr.w	r3, [r7, #1576]	@ 0x628
 8003252:	2b04      	cmp	r3, #4
 8003254:	dc09      	bgt.n	800326a <roleNode+0x36a>
 8003256:	f8d7 3628 	ldr.w	r3, [r7, #1576]	@ 0x628
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8003260:	443b      	add	r3, r7
 8003262:	f853 3cd4 	ldr.w	r3, [r3, #-212]
 8003266:	f8c7 361c 	str.w	r3, [r7, #1564]	@ 0x61c
										serialPrintln(&vcp, "AI predicted=%d (%s) score=%d", best, pred_lbl, (int)(bestv*1000.0f));
 800326a:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 800326e:	edd3 7a00 	vldr	s15, [r3]
 8003272:	ed9f 7abf 	vldr	s14, [pc, #764]	@ 8003570 <roleNode+0x670>
 8003276:	ee67 7a87 	vmul.f32	s15, s15, s14
 800327a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800327e:	ee17 3a90 	vmov	r3, s15
 8003282:	9300      	str	r3, [sp, #0]
 8003284:	f8d7 361c 	ldr.w	r3, [r7, #1564]	@ 0x61c
 8003288:	f8d7 2628 	ldr.w	r2, [r7, #1576]	@ 0x628
 800328c:	49b9      	ldr	r1, [pc, #740]	@ (8003574 <roleNode+0x674>)
 800328e:	48ba      	ldr	r0, [pc, #744]	@ (8003578 <roleNode+0x678>)
 8003290:	f000 fa97 	bl	80037c2 <serialPrintln>
											snprintf(idxbuf, sizeof(idxbuf), "Idx:%d", best);
 8003294:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8003298:	f8d7 3628 	ldr.w	r3, [r7, #1576]	@ 0x628
 800329c:	4ab7      	ldr	r2, [pc, #732]	@ (800357c <roleNode+0x67c>)
 800329e:	2120      	movs	r1, #32
 80032a0:	f01d fa8e 	bl	80207c0 <sniprintf>
											text(100, 40, 'c', idxbuf, 'g', 'k');
 80032a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80032a8:	226b      	movs	r2, #107	@ 0x6b
 80032aa:	9201      	str	r2, [sp, #4]
 80032ac:	2267      	movs	r2, #103	@ 0x67
 80032ae:	9200      	str	r2, [sp, #0]
 80032b0:	2263      	movs	r2, #99	@ 0x63
 80032b2:	2128      	movs	r1, #40	@ 0x28
 80032b4:	2064      	movs	r0, #100	@ 0x64
 80032b6:	f7fd f9bf 	bl	8000638 <text>
								snprintf(lbl, sizeof(lbl), "Idx:%d %s Score:%d", best, pred_lbl, (int)(bestv*1000.0f));
 80032ba:	f207 6324 	addw	r3, r7, #1572	@ 0x624
 80032be:	edd3 7a00 	vldr	s15, [r3]
 80032c2:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 8003570 <roleNode+0x670>
 80032c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032ce:	ee17 3a90 	vmov	r3, s15
 80032d2:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80032d6:	9301      	str	r3, [sp, #4]
 80032d8:	f8d7 361c 	ldr.w	r3, [r7, #1564]	@ 0x61c
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	f8d7 3628 	ldr.w	r3, [r7, #1576]	@ 0x628
 80032e2:	4aa7      	ldr	r2, [pc, #668]	@ (8003580 <roleNode+0x680>)
 80032e4:	2140      	movs	r1, #64	@ 0x40
 80032e6:	f01d fa6b 	bl	80207c0 <sniprintf>
								text(0, 40, 'c', lbl, 'g', 'k');
 80032ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80032ee:	226b      	movs	r2, #107	@ 0x6b
 80032f0:	9201      	str	r2, [sp, #4]
 80032f2:	2267      	movs	r2, #103	@ 0x67
 80032f4:	9200      	str	r2, [sp, #0]
 80032f6:	2263      	movs	r2, #99	@ 0x63
 80032f8:	2128      	movs	r1, #40	@ 0x28
 80032fa:	2000      	movs	r0, #0
 80032fc:	f7fd f99c 	bl	8000638 <text>
								HAL_Delay(10000);
 8003300:	f242 7010 	movw	r0, #10000	@ 0x2710
 8003304:	f004 fd32 	bl	8007d6c <HAL_Delay>
 8003308:	e000      	b.n	800330c <roleNode+0x40c>
				skip_ai_sdram: ;
 800330a:	bf00      	nop
				multitext(0, 60, 'c', "Computed log-mel (40)", 'g');
 800330c:	2367      	movs	r3, #103	@ 0x67
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	4b9c      	ldr	r3, [pc, #624]	@ (8003584 <roleNode+0x684>)
 8003312:	2263      	movs	r2, #99	@ 0x63
 8003314:	213c      	movs	r1, #60	@ 0x3c
 8003316:	2000      	movs	r0, #0
 8003318:	f7fd fa46 	bl	80007a8 <multitext>
								for (int i=0;i<40;i++) serialPrintln(&vcp, "logmel[%d]=%d", i, (int)(logmel[i]*1000.0f));
 800331c:	2300      	movs	r3, #0
 800331e:	f8c7 3618 	str.w	r3, [r7, #1560]	@ 0x618
 8003322:	e01c      	b.n	800335e <roleNode+0x45e>
 8003324:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8003328:	f2a3 52cc 	subw	r2, r3, #1484	@ 0x5cc
 800332c:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	edd3 7a00 	vldr	s15, [r3]
 8003338:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8003570 <roleNode+0x670>
 800333c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003340:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003344:	ee17 3a90 	vmov	r3, s15
 8003348:	f8d7 2618 	ldr.w	r2, [r7, #1560]	@ 0x618
 800334c:	498e      	ldr	r1, [pc, #568]	@ (8003588 <roleNode+0x688>)
 800334e:	488a      	ldr	r0, [pc, #552]	@ (8003578 <roleNode+0x678>)
 8003350:	f000 fa37 	bl	80037c2 <serialPrintln>
 8003354:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 8003358:	3301      	adds	r3, #1
 800335a:	f8c7 3618 	str.w	r3, [r7, #1560]	@ 0x618
 800335e:	f8d7 3618 	ldr.w	r3, [r7, #1560]	@ 0x618
 8003362:	2b27      	cmp	r3, #39	@ 0x27
 8003364:	ddde      	ble.n	8003324 <roleNode+0x424>
		break;
 8003366:	e1d8      	b.n	800371a <roleNode+0x81a>
				res = f_open(&SDFile, REC_WAVE_NAME, FA_OPEN_EXISTING | FA_READ);
 8003368:	2201      	movs	r2, #1
 800336a:	4988      	ldr	r1, [pc, #544]	@ (800358c <roleNode+0x68c>)
 800336c:	4888      	ldr	r0, [pc, #544]	@ (8003590 <roleNode+0x690>)
 800336e:	f015 fd0f 	bl	8018d90 <f_open>
 8003372:	4603      	mov	r3, r0
 8003374:	f887 35e7 	strb.w	r3, [r7, #1511]	@ 0x5e7
				if (res == FR_OK)
 8003378:	f897 35e7 	ldrb.w	r3, [r7, #1511]	@ 0x5e7
 800337c:	2b00      	cmp	r3, #0
 800337e:	f040 81cc 	bne.w	800371a <roleNode+0x81a>
					f_lseek(&SDFile, 44);
 8003382:	212c      	movs	r1, #44	@ 0x2c
 8003384:	4882      	ldr	r0, [pc, #520]	@ (8003590 <roleNode+0x690>)
 8003386:	f016 fa8e 	bl	80198a6 <f_lseek>
					if (f_read(&SDFile, pcm_frame, sizeof(int16_t)*512, &br) == FR_OK)
 800338a:	f507 63ac 	add.w	r3, r7, #1376	@ 0x560
 800338e:	f507 7186 	add.w	r1, r7, #268	@ 0x10c
 8003392:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003396:	487e      	ldr	r0, [pc, #504]	@ (8003590 <roleNode+0x690>)
 8003398:	f015 febb 	bl	8019112 <f_read>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f040 81b5 	bne.w	800370e <roleNode+0x80e>
						if (mfcc_compute_logmel(pcm_frame, 512, DEFAULT_AUDIO_IN_FREQ, 40, logmel) == 0)
 80033a4:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 80033a8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	2328      	movs	r3, #40	@ 0x28
 80033b0:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80033b4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80033b8:	f7fe fe0a 	bl	8001fd0 <mfcc_compute_logmel>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f040 81a5 	bne.w	800370e <roleNode+0x80e>
							for (int i=0;i<40;i++)
 80033c4:	2300      	movs	r3, #0
 80033c6:	f8c7 3614 	str.w	r3, [r7, #1556]	@ 0x614
 80033ca:	e03f      	b.n	800344c <roleNode+0x54c>
								int q = (int)roundf(logmel[i] / ai_input_scale) + ai_input_zp;
 80033cc:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 80033d0:	f2a3 52cc 	subw	r2, r3, #1484	@ 0x5cc
 80033d4:	f8d7 3614 	ldr.w	r3, [r7, #1556]	@ 0x614
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	4413      	add	r3, r2
 80033dc:	ed93 7a00 	vldr	s14, [r3]
 80033e0:	f507 63bf 	add.w	r3, r7, #1528	@ 0x5f8
 80033e4:	edd3 7a00 	vldr	s15, [r3]
 80033e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80033ec:	eeb0 0a66 	vmov.f32	s0, s13
 80033f0:	f01e fbf4 	bl	8021bdc <roundf>
 80033f4:	eef0 7a40 	vmov.f32	s15, s0
 80033f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033fc:	ee17 2a90 	vmov	r2, s15
 8003400:	f8d7 35f4 	ldr.w	r3, [r7, #1524]	@ 0x5f4
 8003404:	4413      	add	r3, r2
 8003406:	f8c7 3610 	str.w	r3, [r7, #1552]	@ 0x610
								if (q > 127) { q = 127; }
 800340a:	f8d7 3610 	ldr.w	r3, [r7, #1552]	@ 0x610
 800340e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003410:	dd02      	ble.n	8003418 <roleNode+0x518>
 8003412:	237f      	movs	r3, #127	@ 0x7f
 8003414:	f8c7 3610 	str.w	r3, [r7, #1552]	@ 0x610
								if (q < -128) { q = -128; }
 8003418:	f8d7 3610 	ldr.w	r3, [r7, #1552]	@ 0x610
 800341c:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8003420:	da03      	bge.n	800342a <roleNode+0x52a>
 8003422:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8003426:	f8c7 3610 	str.w	r3, [r7, #1552]	@ 0x610
								qin[i] = (int8_t)q;
 800342a:	f8d7 3610 	ldr.w	r3, [r7, #1552]	@ 0x610
 800342e:	b259      	sxtb	r1, r3
 8003430:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8003434:	f2a3 6234 	subw	r2, r3, #1588	@ 0x634
 8003438:	f8d7 3614 	ldr.w	r3, [r7, #1556]	@ 0x614
 800343c:	4413      	add	r3, r2
 800343e:	460a      	mov	r2, r1
 8003440:	701a      	strb	r2, [r3, #0]
							for (int i=0;i<40;i++)
 8003442:	f8d7 3614 	ldr.w	r3, [r7, #1556]	@ 0x614
 8003446:	3301      	adds	r3, #1
 8003448:	f8c7 3614 	str.w	r3, [r7, #1556]	@ 0x614
 800344c:	f8d7 3614 	ldr.w	r3, [r7, #1556]	@ 0x614
 8003450:	2b27      	cmp	r3, #39	@ 0x27
 8003452:	ddbb      	ble.n	80033cc <roleNode+0x4cc>
							if (audio_net == AI_HANDLE_NULL)
 8003454:	4b4f      	ldr	r3, [pc, #316]	@ (8003594 <roleNode+0x694>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d123      	bne.n	80034a4 <roleNode+0x5a4>
								ai_error err = ai_audio_create_and_init(&audio_net,
 800345c:	4a4e      	ldr	r2, [pc, #312]	@ (8003598 <roleNode+0x698>)
 800345e:	494f      	ldr	r1, [pc, #316]	@ (800359c <roleNode+0x69c>)
 8003460:	484c      	ldr	r0, [pc, #304]	@ (8003594 <roleNode+0x694>)
 8003462:	f01a f975 	bl	801d750 <ai_audio_create_and_init>
 8003466:	4602      	mov	r2, r0
 8003468:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 800346c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003470:	601a      	str	r2, [r3, #0]
								if (err.type != AI_ERROR_NONE)
 8003472:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8003476:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d011      	beq.n	80034a4 <roleNode+0x5a4>
									serialPrintln(&vcp, "AI init error: type=%d code=%d", err.type, err.code);
 8003480:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8003484:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	461a      	mov	r2, r3
 800348c:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8003490:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800349a:	4941      	ldr	r1, [pc, #260]	@ (80035a0 <roleNode+0x6a0>)
 800349c:	4836      	ldr	r0, [pc, #216]	@ (8003578 <roleNode+0x678>)
 800349e:	f000 f990 	bl	80037c2 <serialPrintln>
 80034a2:	e10f      	b.n	80036c4 <roleNode+0x7c4>
							ai_u16 n_in = 0; ai_u16 n_out = 0;
 80034a4:	2300      	movs	r3, #0
 80034a6:	f8a7 355e 	strh.w	r3, [r7, #1374]	@ 0x55e
 80034aa:	2300      	movs	r3, #0
 80034ac:	f8a7 355c 	strh.w	r3, [r7, #1372]	@ 0x55c
							ai_buffer* pin = ai_audio_inputs_get(audio_net, &n_in);
 80034b0:	4b38      	ldr	r3, [pc, #224]	@ (8003594 <roleNode+0x694>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f207 525e 	addw	r2, r7, #1374	@ 0x55e
 80034b8:	4611      	mov	r1, r2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f01a f9c6 	bl	801d84c <ai_audio_inputs_get>
 80034c0:	f8c7 05e0 	str.w	r0, [r7, #1504]	@ 0x5e0
							ai_buffer* pout = ai_audio_outputs_get(audio_net, &n_out);
 80034c4:	4b33      	ldr	r3, [pc, #204]	@ (8003594 <roleNode+0x694>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f207 525c 	addw	r2, r7, #1372	@ 0x55c
 80034cc:	4611      	mov	r1, r2
 80034ce:	4618      	mov	r0, r3
 80034d0:	f01a f9d6 	bl	801d880 <ai_audio_outputs_get>
 80034d4:	f8c7 05dc 	str.w	r0, [r7, #1500]	@ 0x5dc
							if (!pin || !pout) { serialPrintln(&vcp, "AI buffers unavailable"); goto skip_ai_sd; }
 80034d8:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <roleNode+0x5e8>
 80034e0:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <roleNode+0x5f2>
 80034e8:	492e      	ldr	r1, [pc, #184]	@ (80035a4 <roleNode+0x6a4>)
 80034ea:	4823      	ldr	r0, [pc, #140]	@ (8003578 <roleNode+0x678>)
 80034ec:	f000 f969 	bl	80037c2 <serialPrintln>
 80034f0:	e0e8      	b.n	80036c4 <roleNode+0x7c4>
							ai_buffer inb0 = pin[0]; ai_buffer outb0 = pout[0];
 80034f2:	f8d7 35e0 	ldr.w	r3, [r7, #1504]	@ 0x5e0
 80034f6:	f507 64a8 	add.w	r4, r7, #1344	@ 0x540
 80034fa:	461d      	mov	r5, r3
 80034fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003500:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003504:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003508:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 800350c:	f5a3 728a 	sub.w	r2, r3, #276	@ 0x114
 8003510:	f8d7 35dc 	ldr.w	r3, [r7, #1500]	@ 0x5dc
 8003514:	4614      	mov	r4, r2
 8003516:	461d      	mov	r5, r3
 8003518:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800351a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800351c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003520:	e884 0007 	stmia.w	r4, {r0, r1, r2}
							inb0.data = AI_HANDLE_PTR(qin);
 8003524:	1d3b      	adds	r3, r7, #4
 8003526:	f8c7 3544 	str.w	r3, [r7, #1348]	@ 0x544
							outb0.data = AI_HANDLE_PTR(qout);
 800352a:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 800352e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003532:	f507 62b7 	add.w	r2, r7, #1464	@ 0x5b8
 8003536:	605a      	str	r2, [r3, #4]
							if (ai_audio_run(audio_net, &inb0, &outb0) > 0)
 8003538:	4b16      	ldr	r3, [pc, #88]	@ (8003594 <roleNode+0x694>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f207 5224 	addw	r2, r7, #1316	@ 0x524
 8003540:	f507 61a8 	add.w	r1, r7, #1344	@ 0x540
 8003544:	4618      	mov	r0, r3
 8003546:	f01a f9f1 	bl	801d92c <ai_audio_run>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	f340 80b8 	ble.w	80036c2 <roleNode+0x7c2>
									int best = 0; float bestv = -1e30f;
 8003552:	2300      	movs	r3, #0
 8003554:	f8c7 360c 	str.w	r3, [r7, #1548]	@ 0x60c
 8003558:	4b13      	ldr	r3, [pc, #76]	@ (80035a8 <roleNode+0x6a8>)
 800355a:	f507 62c1 	add.w	r2, r7, #1544	@ 0x608
 800355e:	6013      	str	r3, [r2, #0]
									for (int k=0;k<AI_AUDIO_OUT_1_SIZE;k++)
 8003560:	2300      	movs	r3, #0
 8003562:	f8c7 3604 	str.w	r3, [r7, #1540]	@ 0x604
 8003566:	e059      	b.n	800361c <roleNode+0x71c>
 8003568:	08023268 	.word	0x08023268
 800356c:	080231bc 	.word	0x080231bc
 8003570:	447a0000 	.word	0x447a0000
 8003574:	080231c4 	.word	0x080231c4
 8003578:	2000f01c 	.word	0x2000f01c
 800357c:	080231e4 	.word	0x080231e4
 8003580:	080231ec 	.word	0x080231ec
 8003584:	08023200 	.word	0x08023200
 8003588:	08023218 	.word	0x08023218
 800358c:	08023228 	.word	0x08023228
 8003590:	2000f730 	.word	0x2000f730
 8003594:	2000efd8 	.word	0x2000efd8
 8003598:	20000940 	.word	0x20000940
 800359c:	20000934 	.word	0x20000934
 80035a0:	08023184 	.word	0x08023184
 80035a4:	080231a4 	.word	0x080231a4
 80035a8:	f149f2ca 	.word	0xf149f2ca
										int q = (int)qout[k];
 80035ac:	f507 62b7 	add.w	r2, r7, #1464	@ 0x5b8
 80035b0:	f8d7 3604 	ldr.w	r3, [r7, #1540]	@ 0x604
 80035b4:	4413      	add	r3, r2
 80035b6:	f993 3000 	ldrsb.w	r3, [r3]
 80035ba:	f8c7 35d8 	str.w	r3, [r7, #1496]	@ 0x5d8
										float f = ((float)(q - ai_output_zp)) * ai_output_scale;
 80035be:	f8d7 25d8 	ldr.w	r2, [r7, #1496]	@ 0x5d8
 80035c2:	f8d7 35ec 	ldr.w	r3, [r7, #1516]	@ 0x5ec
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	ee07 3a90 	vmov	s15, r3
 80035cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035d0:	f507 63be 	add.w	r3, r7, #1520	@ 0x5f0
 80035d4:	ed93 7a00 	vldr	s14, [r3]
 80035d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035dc:	f207 53d4 	addw	r3, r7, #1492	@ 0x5d4
 80035e0:	edc3 7a00 	vstr	s15, [r3]
										if (f > bestv) { bestv = f; best = k; }
 80035e4:	f207 53d4 	addw	r3, r7, #1492	@ 0x5d4
 80035e8:	ed93 7a00 	vldr	s14, [r3]
 80035ec:	f507 63c1 	add.w	r3, r7, #1544	@ 0x608
 80035f0:	edd3 7a00 	vldr	s15, [r3]
 80035f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fc:	dd09      	ble.n	8003612 <roleNode+0x712>
 80035fe:	f207 53d4 	addw	r3, r7, #1492	@ 0x5d4
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f507 62c1 	add.w	r2, r7, #1544	@ 0x608
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	f8d7 3604 	ldr.w	r3, [r7, #1540]	@ 0x604
 800360e:	f8c7 360c 	str.w	r3, [r7, #1548]	@ 0x60c
									for (int k=0;k<AI_AUDIO_OUT_1_SIZE;k++)
 8003612:	f8d7 3604 	ldr.w	r3, [r7, #1540]	@ 0x604
 8003616:	3301      	adds	r3, #1
 8003618:	f8c7 3604 	str.w	r3, [r7, #1540]	@ 0x604
 800361c:	f8d7 3604 	ldr.w	r3, [r7, #1540]	@ 0x604
 8003620:	2b04      	cmp	r3, #4
 8003622:	ddc3      	ble.n	80035ac <roleNode+0x6ac>
										const char *labels[] = {"fahim", "talukdar", "nayeem","s","imran"};
 8003624:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8003628:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800362c:	4a3e      	ldr	r2, [pc, #248]	@ (8003728 <roleNode+0x828>)
 800362e:	461c      	mov	r4, r3
 8003630:	4615      	mov	r5, r2
 8003632:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003634:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003636:	682b      	ldr	r3, [r5, #0]
 8003638:	6023      	str	r3, [r4, #0]
										const char *pred_lbl = "unknown";
 800363a:	4b3c      	ldr	r3, [pc, #240]	@ (800372c <roleNode+0x82c>)
 800363c:	f8c7 3600 	str.w	r3, [r7, #1536]	@ 0x600
										if (best >= 0 && best < (int)(sizeof(labels)/sizeof(labels[0]))) pred_lbl = labels[best];
 8003640:	f8d7 360c 	ldr.w	r3, [r7, #1548]	@ 0x60c
 8003644:	2b00      	cmp	r3, #0
 8003646:	db0d      	blt.n	8003664 <roleNode+0x764>
 8003648:	f8d7 360c 	ldr.w	r3, [r7, #1548]	@ 0x60c
 800364c:	2b04      	cmp	r3, #4
 800364e:	dc09      	bgt.n	8003664 <roleNode+0x764>
 8003650:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 8003654:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003658:	f8d7 260c 	ldr.w	r2, [r7, #1548]	@ 0x60c
 800365c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003660:	f8c7 3600 	str.w	r3, [r7, #1536]	@ 0x600
										serialPrintln(&vcp, "AI predicted=%d (%s) score=%d", best, pred_lbl, (int)(bestv*1000.0f));
 8003664:	f507 63c1 	add.w	r3, r7, #1544	@ 0x608
 8003668:	edd3 7a00 	vldr	s15, [r3]
 800366c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8003730 <roleNode+0x830>
 8003670:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003674:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003678:	ee17 3a90 	vmov	r3, s15
 800367c:	9300      	str	r3, [sp, #0]
 800367e:	f8d7 3600 	ldr.w	r3, [r7, #1536]	@ 0x600
 8003682:	f8d7 260c 	ldr.w	r2, [r7, #1548]	@ 0x60c
 8003686:	492b      	ldr	r1, [pc, #172]	@ (8003734 <roleNode+0x834>)
 8003688:	482b      	ldr	r0, [pc, #172]	@ (8003738 <roleNode+0x838>)
 800368a:	f000 f89a 	bl	80037c2 <serialPrintln>
										snprintf(lbl, sizeof(lbl), "%s (%d)", pred_lbl, (int)(bestv*1000.0f));
 800368e:	f507 63c1 	add.w	r3, r7, #1544	@ 0x608
 8003692:	edd3 7a00 	vldr	s15, [r3]
 8003696:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8003730 <roleNode+0x830>
 800369a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800369e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036a2:	ee17 3a90 	vmov	r3, s15
 80036a6:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80036aa:	9300      	str	r3, [sp, #0]
 80036ac:	f8d7 3600 	ldr.w	r3, [r7, #1536]	@ 0x600
 80036b0:	4a22      	ldr	r2, [pc, #136]	@ (800373c <roleNode+0x83c>)
 80036b2:	2140      	movs	r1, #64	@ 0x40
 80036b4:	f01d f884 	bl	80207c0 <sniprintf>
										HAL_Delay(10000);
 80036b8:	f242 7010 	movw	r0, #10000	@ 0x2710
 80036bc:	f004 fb56 	bl	8007d6c <HAL_Delay>
 80036c0:	e000      	b.n	80036c4 <roleNode+0x7c4>
						skip_ai_sd: ;
 80036c2:	bf00      	nop
							for (int i=0;i<40;i++) serialPrintln(&vcp, "logmel[%d]=%d", i, (int)(logmel[i]*1000.0f));
 80036c4:	2300      	movs	r3, #0
 80036c6:	f8c7 35fc 	str.w	r3, [r7, #1532]	@ 0x5fc
 80036ca:	e01c      	b.n	8003706 <roleNode+0x806>
 80036cc:	f507 63c7 	add.w	r3, r7, #1592	@ 0x638
 80036d0:	f2a3 52cc 	subw	r2, r3, #1484	@ 0x5cc
 80036d4:	f8d7 35fc 	ldr.w	r3, [r7, #1532]	@ 0x5fc
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	4413      	add	r3, r2
 80036dc:	edd3 7a00 	vldr	s15, [r3]
 80036e0:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003730 <roleNode+0x830>
 80036e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036ec:	ee17 3a90 	vmov	r3, s15
 80036f0:	f8d7 25fc 	ldr.w	r2, [r7, #1532]	@ 0x5fc
 80036f4:	4912      	ldr	r1, [pc, #72]	@ (8003740 <roleNode+0x840>)
 80036f6:	4810      	ldr	r0, [pc, #64]	@ (8003738 <roleNode+0x838>)
 80036f8:	f000 f863 	bl	80037c2 <serialPrintln>
 80036fc:	f8d7 35fc 	ldr.w	r3, [r7, #1532]	@ 0x5fc
 8003700:	3301      	adds	r3, #1
 8003702:	f8c7 35fc 	str.w	r3, [r7, #1532]	@ 0x5fc
 8003706:	f8d7 35fc 	ldr.w	r3, [r7, #1532]	@ 0x5fc
 800370a:	2b27      	cmp	r3, #39	@ 0x27
 800370c:	ddde      	ble.n	80036cc <roleNode+0x7cc>
					f_close(&SDFile);
 800370e:	480d      	ldr	r0, [pc, #52]	@ (8003744 <roleNode+0x844>)
 8003710:	f016 f89a 	bl	8019848 <f_close>
		break;
 8003714:	e001      	b.n	800371a <roleNode+0x81a>
		break;
 8003716:	bf00      	nop
 8003718:	e000      	b.n	800371c <roleNode+0x81c>
		break;
 800371a:	bf00      	nop
}
 800371c:	bf00      	nop
 800371e:	f507 67c7 	add.w	r7, r7, #1592	@ 0x638
 8003722:	46bd      	mov	sp, r7
 8003724:	bdb0      	pop	{r4, r5, r7, pc}
 8003726:	bf00      	nop
 8003728:	08023280 	.word	0x08023280
 800372c:	080231bc 	.word	0x080231bc
 8003730:	447a0000 	.word	0x447a0000
 8003734:	080231c4 	.word	0x080231c4
 8003738:	2000f01c 	.word	0x2000f01c
 800373c:	08023234 	.word	0x08023234
 8003740:	08023218 	.word	0x08023218
 8003744:	2000f730 	.word	0x2000f730

08003748 <serialInit>:
#include "serial.h"


void serialInit(Serial *serial,USART_TypeDef *USARTx,uint8_t *buffer,uint16_t size)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
 8003754:	807b      	strh	r3, [r7, #2]
	serial->port_name = USARTx;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	68ba      	ldr	r2, [r7, #8]
 800375a:	601a      	str	r2, [r3, #0]
	serial->buffer = buffer;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	605a      	str	r2, [r3, #4]
	serial->buffer_size = size;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	887a      	ldrh	r2, [r7, #2]
 8003766:	811a      	strh	r2, [r3, #8]
	serial->current_index= 0;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	815a      	strh	r2, [r3, #10]
}
 800376e:	bf00      	nop
 8003770:	3714      	adds	r7, #20
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr

0800377a <serialFlush>:

void serialFlush(Serial *serial)
{
 800377a:	b480      	push	{r7}
 800377c:	b083      	sub	sp, #12
 800377e:	af00      	add	r7, sp, #0
 8003780:	6078      	str	r0, [r7, #4]
	while(!(serial->port_name->ISR & USART_ISR_TXE));
 8003782:	bf00      	nop
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	69db      	ldr	r3, [r3, #28]
 800378a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f8      	beq.n	8003784 <serialFlush+0xa>
		// serial->port_name->SR &= ~USART_SR_TXE;
}
 8003792:	bf00      	nop
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <serialWrite>:

void serialWrite(Serial *serial,uint8_t value)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	70fb      	strb	r3, [r7, #3]
	serial->port_name->TDR = value;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	78fa      	ldrb	r2, [r7, #3]
 80037b2:	629a      	str	r2, [r3, #40]	@ 0x28
	serialFlush(serial);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f7ff ffe0 	bl	800377a <serialFlush>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <serialPrintln>:
    	serialWrite(serial,(uint8_t)buffer[i]);
	}
}

void serialPrintln(Serial *serial,const char *fmt, ...)
{
 80037c2:	b40e      	push	{r1, r2, r3}
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b097      	sub	sp, #92	@ 0x5c
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
    char buffer[64];
    va_list args;
    va_start(args, fmt);
 80037cc:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80037d0:	60fb      	str	r3, [r7, #12]
    int length = vsnprintf(buffer, sizeof(buffer), fmt, args);
 80037d2:	f107 0010 	add.w	r0, r7, #16
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80037da:	2140      	movs	r1, #64	@ 0x40
 80037dc:	f01d f898 	bl	8020910 <vsniprintf>
 80037e0:	6538      	str	r0, [r7, #80]	@ 0x50
    va_end(args);
    for(int i = 0;i < length;i++)
 80037e2:	2300      	movs	r3, #0
 80037e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80037e6:	e00b      	b.n	8003800 <serialPrintln+0x3e>
	{
    	serialWrite(serial,(uint8_t)buffer[i]);
 80037e8:	f107 0210 	add.w	r2, r7, #16
 80037ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ee:	4413      	add	r3, r2
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	4619      	mov	r1, r3
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff ffd3 	bl	80037a0 <serialWrite>
    for(int i = 0;i < length;i++)
 80037fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037fc:	3301      	adds	r3, #1
 80037fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8003800:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003804:	429a      	cmp	r2, r3
 8003806:	dbef      	blt.n	80037e8 <serialPrintln+0x26>
	}
    serialWrite(serial,'\n');
 8003808:	210a      	movs	r1, #10
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7ff ffc8 	bl	80037a0 <serialWrite>
}
 8003810:	bf00      	nop
 8003812:	375c      	adds	r7, #92	@ 0x5c
 8003814:	46bd      	mov	sp, r7
 8003816:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800381a:	b003      	add	sp, #12
 800381c:	4770      	bx	lr
	...

08003820 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003826:	4b11      	ldr	r3, [pc, #68]	@ (800386c <HAL_MspInit+0x4c>)
 8003828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382a:	4a10      	ldr	r2, [pc, #64]	@ (800386c <HAL_MspInit+0x4c>)
 800382c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003830:	6413      	str	r3, [r2, #64]	@ 0x40
 8003832:	4b0e      	ldr	r3, [pc, #56]	@ (800386c <HAL_MspInit+0x4c>)
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383a:	607b      	str	r3, [r7, #4]
 800383c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800383e:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <HAL_MspInit+0x4c>)
 8003840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003842:	4a0a      	ldr	r2, [pc, #40]	@ (800386c <HAL_MspInit+0x4c>)
 8003844:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003848:	6453      	str	r3, [r2, #68]	@ 0x44
 800384a:	4b08      	ldr	r3, [pc, #32]	@ (800386c <HAL_MspInit+0x4c>)
 800384c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800384e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003852:	603b      	str	r3, [r7, #0]
 8003854:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003856:	2200      	movs	r2, #0
 8003858:	210f      	movs	r1, #15
 800385a:	f06f 0001 	mvn.w	r0, #1
 800385e:	f004 fdf5 	bl	800844c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003862:	bf00      	nop
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	40023800 	.word	0x40023800

08003870 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	@ 0x28
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003878:	f107 0314 	add.w	r3, r7, #20
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]
 8003880:	605a      	str	r2, [r3, #4]
 8003882:	609a      	str	r2, [r3, #8]
 8003884:	60da      	str	r2, [r3, #12]
 8003886:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a21      	ldr	r2, [pc, #132]	@ (8003914 <HAL_ADC_MspInit+0xa4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d13c      	bne.n	800390c <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003892:	4b21      	ldr	r3, [pc, #132]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 8003894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003896:	4a20      	ldr	r2, [pc, #128]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 8003898:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800389c:	6453      	str	r3, [r2, #68]	@ 0x44
 800389e:	4b1e      	ldr	r3, [pc, #120]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 80038a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038a6:	613b      	str	r3, [r7, #16]
 80038a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80038aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 80038ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 80038b0:	f043 0320 	orr.w	r3, r3, #32
 80038b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80038b6:	4b18      	ldr	r3, [pc, #96]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 80038b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ba:	f003 0320 	and.w	r3, r3, #32
 80038be:	60fb      	str	r3, [r7, #12]
 80038c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038c2:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c6:	4a14      	ldr	r2, [pc, #80]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 80038c8:	f043 0301 	orr.w	r3, r3, #1
 80038cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80038ce:	4b12      	ldr	r3, [pc, #72]	@ (8003918 <HAL_ADC_MspInit+0xa8>)
 80038d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	60bb      	str	r3, [r7, #8]
 80038d8:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 80038da:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 80038de:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038e0:	2303      	movs	r3, #3
 80038e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e4:	2300      	movs	r3, #0
 80038e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80038e8:	f107 0314 	add.w	r3, r7, #20
 80038ec:	4619      	mov	r1, r3
 80038ee:	480b      	ldr	r0, [pc, #44]	@ (800391c <HAL_ADC_MspInit+0xac>)
 80038f0:	f006 fa70 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 80038f4:	2301      	movs	r3, #1
 80038f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038f8:	2303      	movs	r3, #3
 80038fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fc:	2300      	movs	r3, #0
 80038fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8003900:	f107 0314 	add.w	r3, r7, #20
 8003904:	4619      	mov	r1, r3
 8003906:	4806      	ldr	r0, [pc, #24]	@ (8003920 <HAL_ADC_MspInit+0xb0>)
 8003908:	f006 fa64 	bl	8009dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800390c:	bf00      	nop
 800390e:	3728      	adds	r7, #40	@ 0x28
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}
 8003914:	40012200 	.word	0x40012200
 8003918:	40023800 	.word	0x40023800
 800391c:	40021400 	.word	0x40021400
 8003920:	40020000 	.word	0x40020000

08003924 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003924:	b480      	push	{r7}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a0a      	ldr	r2, [pc, #40]	@ (800395c <HAL_CRC_MspInit+0x38>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d10b      	bne.n	800394e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003936:	4b0a      	ldr	r3, [pc, #40]	@ (8003960 <HAL_CRC_MspInit+0x3c>)
 8003938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393a:	4a09      	ldr	r2, [pc, #36]	@ (8003960 <HAL_CRC_MspInit+0x3c>)
 800393c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003940:	6313      	str	r3, [r2, #48]	@ 0x30
 8003942:	4b07      	ldr	r3, [pc, #28]	@ (8003960 <HAL_CRC_MspInit+0x3c>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003946:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800394e:	bf00      	nop
 8003950:	3714      	adds	r7, #20
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40023000 	.word	0x40023000
 8003960:	40023800 	.word	0x40023800

08003964 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b08e      	sub	sp, #56	@ 0x38
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800396c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003970:	2200      	movs	r2, #0
 8003972:	601a      	str	r2, [r3, #0]
 8003974:	605a      	str	r2, [r3, #4]
 8003976:	609a      	str	r2, [r3, #8]
 8003978:	60da      	str	r2, [r3, #12]
 800397a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a50      	ldr	r2, [pc, #320]	@ (8003ac4 <HAL_DCMI_MspInit+0x160>)
 8003982:	4293      	cmp	r3, r2
 8003984:	f040 809a 	bne.w	8003abc <HAL_DCMI_MspInit+0x158>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8003988:	4b4f      	ldr	r3, [pc, #316]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 800398a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398c:	4a4e      	ldr	r2, [pc, #312]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 800398e:	f043 0301 	orr.w	r3, r3, #1
 8003992:	6353      	str	r3, [r2, #52]	@ 0x34
 8003994:	4b4c      	ldr	r3, [pc, #304]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 8003996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003998:	f003 0301 	and.w	r3, r3, #1
 800399c:	623b      	str	r3, [r7, #32]
 800399e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80039a0:	4b49      	ldr	r3, [pc, #292]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a4:	4a48      	ldr	r2, [pc, #288]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039a6:	f043 0310 	orr.w	r3, r3, #16
 80039aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80039ac:	4b46      	ldr	r3, [pc, #280]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	61fb      	str	r3, [r7, #28]
 80039b6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039b8:	4b43      	ldr	r3, [pc, #268]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039bc:	4a42      	ldr	r2, [pc, #264]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039be:	f043 0308 	orr.w	r3, r3, #8
 80039c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80039c4:	4b40      	ldr	r3, [pc, #256]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c8:	f003 0308 	and.w	r3, r3, #8
 80039cc:	61bb      	str	r3, [r7, #24]
 80039ce:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80039d0:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d4:	4a3c      	ldr	r2, [pc, #240]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039da:	6313      	str	r3, [r2, #48]	@ 0x30
 80039dc:	4b3a      	ldr	r3, [pc, #232]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039e4:	617b      	str	r3, [r7, #20]
 80039e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80039e8:	4b37      	ldr	r3, [pc, #220]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ec:	4a36      	ldr	r2, [pc, #216]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80039f4:	4b34      	ldr	r3, [pc, #208]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 80039f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039fc:	613b      	str	r3, [r7, #16]
 80039fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a00:	4b31      	ldr	r3, [pc, #196]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 8003a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a04:	4a30      	ldr	r2, [pc, #192]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 8003a06:	f043 0301 	orr.w	r3, r3, #1
 8003a0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a0c:	4b2e      	ldr	r3, [pc, #184]	@ (8003ac8 <HAL_DCMI_MspInit+0x164>)
 8003a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a10:	f003 0301 	and.w	r3, r3, #1
 8003a14:	60fb      	str	r3, [r7, #12]
 8003a16:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8003a18:	2360      	movs	r3, #96	@ 0x60
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a20:	2300      	movs	r3, #0
 8003a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a24:	2300      	movs	r3, #0
 8003a26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8003a28:	230d      	movs	r3, #13
 8003a2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a30:	4619      	mov	r1, r3
 8003a32:	4826      	ldr	r0, [pc, #152]	@ (8003acc <HAL_DCMI_MspInit+0x168>)
 8003a34:	f006 f9ce 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8003a38:	2308      	movs	r3, #8
 8003a3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a40:	2300      	movs	r3, #0
 8003a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a44:	2300      	movs	r3, #0
 8003a46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8003a48:	230d      	movs	r3, #13
 8003a4a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8003a4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a50:	4619      	mov	r1, r3
 8003a52:	481f      	ldr	r0, [pc, #124]	@ (8003ad0 <HAL_DCMI_MspInit+0x16c>)
 8003a54:	f006 f9be 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8003a58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a5e:	2302      	movs	r3, #2
 8003a60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a62:	2300      	movs	r3, #0
 8003a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a66:	2300      	movs	r3, #0
 8003a68:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8003a6a:	230d      	movs	r3, #13
 8003a6c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8003a6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a72:	4619      	mov	r1, r3
 8003a74:	4817      	ldr	r0, [pc, #92]	@ (8003ad4 <HAL_DCMI_MspInit+0x170>)
 8003a76:	f006 f9ad 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8003a7a:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8003a7e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a80:	2302      	movs	r3, #2
 8003a82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a84:	2300      	movs	r3, #0
 8003a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8003a8c:	230d      	movs	r3, #13
 8003a8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003a90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003a94:	4619      	mov	r1, r3
 8003a96:	4810      	ldr	r0, [pc, #64]	@ (8003ad8 <HAL_DCMI_MspInit+0x174>)
 8003a98:	f006 f99c 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8003a9c:	2350      	movs	r3, #80	@ 0x50
 8003a9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8003aac:	230d      	movs	r3, #13
 8003aae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	4809      	ldr	r0, [pc, #36]	@ (8003adc <HAL_DCMI_MspInit+0x178>)
 8003ab8:	f006 f98c 	bl	8009dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8003abc:	bf00      	nop
 8003abe:	3738      	adds	r7, #56	@ 0x38
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	50050000 	.word	0x50050000
 8003ac8:	40023800 	.word	0x40023800
 8003acc:	40021000 	.word	0x40021000
 8003ad0:	40020c00 	.word	0x40020c00
 8003ad4:	40021800 	.word	0x40021800
 8003ad8:	40021c00 	.word	0x40021c00
 8003adc:	40020000 	.word	0x40020000

08003ae0 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a0d      	ldr	r2, [pc, #52]	@ (8003b24 <HAL_DMA2D_MspInit+0x44>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d113      	bne.n	8003b1a <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003af2:	4b0d      	ldr	r3, [pc, #52]	@ (8003b28 <HAL_DMA2D_MspInit+0x48>)
 8003af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af6:	4a0c      	ldr	r2, [pc, #48]	@ (8003b28 <HAL_DMA2D_MspInit+0x48>)
 8003af8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003afe:	4b0a      	ldr	r3, [pc, #40]	@ (8003b28 <HAL_DMA2D_MspInit+0x48>)
 8003b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003b06:	60fb      	str	r3, [r7, #12]
 8003b08:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2105      	movs	r1, #5
 8003b0e:	205a      	movs	r0, #90	@ 0x5a
 8003b10:	f004 fc9c 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8003b14:	205a      	movs	r0, #90	@ 0x5a
 8003b16:	f004 fcb5 	bl	8008484 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8003b1a:	bf00      	nop
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	4002b000 	.word	0x4002b000
 8003b28:	40023800 	.word	0x40023800

08003b2c <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b08e      	sub	sp, #56	@ 0x38
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	605a      	str	r2, [r3, #4]
 8003b3e:	609a      	str	r2, [r3, #8]
 8003b40:	60da      	str	r2, [r3, #12]
 8003b42:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a3f      	ldr	r2, [pc, #252]	@ (8003c48 <HAL_ETH_MspInit+0x11c>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d178      	bne.n	8003c40 <HAL_ETH_MspInit+0x114>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8003b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b52:	4a3e      	ldr	r2, [pc, #248]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b62:	623b      	str	r3, [r7, #32]
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	4b39      	ldr	r3, [pc, #228]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	4a38      	ldr	r2, [pc, #224]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b6c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b72:	4b36      	ldr	r3, [pc, #216]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b76:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003b7a:	61fb      	str	r3, [r7, #28]
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	4b33      	ldr	r3, [pc, #204]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b82:	4a32      	ldr	r2, [pc, #200]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b84:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003b88:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b8a:	4b30      	ldr	r3, [pc, #192]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b92:	61bb      	str	r3, [r7, #24]
 8003b94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003b96:	4b2d      	ldr	r3, [pc, #180]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9a:	4a2c      	ldr	r2, [pc, #176]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bae:	4b27      	ldr	r3, [pc, #156]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bb2:	4a26      	ldr	r2, [pc, #152]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003bb4:	f043 0304 	orr.w	r3, r3, #4
 8003bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bba:	4b24      	ldr	r3, [pc, #144]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bbe:	f003 0304 	and.w	r3, r3, #4
 8003bc2:	613b      	str	r3, [r7, #16]
 8003bc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc6:	4b21      	ldr	r3, [pc, #132]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bca:	4a20      	ldr	r2, [pc, #128]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003bcc:	f043 0301 	orr.w	r3, r3, #1
 8003bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8003c4c <HAL_ETH_MspInit+0x120>)
 8003bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd6:	f003 0301 	and.w	r3, r3, #1
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8003bde:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8003be2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be4:	2302      	movs	r3, #2
 8003be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be8:	2300      	movs	r3, #0
 8003bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bec:	2303      	movs	r3, #3
 8003bee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003bf0:	230b      	movs	r3, #11
 8003bf2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003bf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003bf8:	4619      	mov	r1, r3
 8003bfa:	4815      	ldr	r0, [pc, #84]	@ (8003c50 <HAL_ETH_MspInit+0x124>)
 8003bfc:	f006 f8ea 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003c00:	2332      	movs	r3, #50	@ 0x32
 8003c02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c04:	2302      	movs	r3, #2
 8003c06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003c10:	230b      	movs	r3, #11
 8003c12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003c14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c18:	4619      	mov	r1, r3
 8003c1a:	480e      	ldr	r0, [pc, #56]	@ (8003c54 <HAL_ETH_MspInit+0x128>)
 8003c1c:	f006 f8da 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003c20:	2386      	movs	r3, #134	@ 0x86
 8003c22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c24:	2302      	movs	r3, #2
 8003c26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003c30:	230b      	movs	r3, #11
 8003c32:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4807      	ldr	r0, [pc, #28]	@ (8003c58 <HAL_ETH_MspInit+0x12c>)
 8003c3c:	f006 f8ca 	bl	8009dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8003c40:	bf00      	nop
 8003c42:	3738      	adds	r7, #56	@ 0x38
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40028000 	.word	0x40028000
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	40021800 	.word	0x40021800
 8003c54:	40020800 	.word	0x40020800
 8003c58:	40020000 	.word	0x40020000

08003c5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b0ac      	sub	sp, #176	@ 0xb0
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c64:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	605a      	str	r2, [r3, #4]
 8003c6e:	609a      	str	r2, [r3, #8]
 8003c70:	60da      	str	r2, [r3, #12]
 8003c72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c74:	f107 0318 	add.w	r3, r7, #24
 8003c78:	2284      	movs	r2, #132	@ 0x84
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f01c fe55 	bl	802092c <memset>
  if(hi2c->Instance==I2C1)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a44      	ldr	r2, [pc, #272]	@ (8003d98 <HAL_I2C_MspInit+0x13c>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d13d      	bne.n	8003d08 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003c8c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003c90:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003c92:	2300      	movs	r3, #0
 8003c94:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c96:	f107 0318 	add.w	r3, r7, #24
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f00a f842 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003ca6:	f7fe f931 	bl	8001f0c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003caa:	4b3c      	ldr	r3, [pc, #240]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cae:	4a3b      	ldr	r2, [pc, #236]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003cb0:	f043 0302 	orr.w	r3, r3, #2
 8003cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cb6:	4b39      	ldr	r3, [pc, #228]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	617b      	str	r3, [r7, #20]
 8003cc0:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8003cc2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003cc6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003cca:	2312      	movs	r3, #18
 8003ccc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003cdc:	2304      	movs	r3, #4
 8003cde:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ce2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003ce6:	4619      	mov	r1, r3
 8003ce8:	482d      	ldr	r0, [pc, #180]	@ (8003da0 <HAL_I2C_MspInit+0x144>)
 8003cea:	f006 f873 	bl	8009dd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003cee:	4b2b      	ldr	r3, [pc, #172]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003cf4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003cf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cfa:	4b28      	ldr	r3, [pc, #160]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d02:	613b      	str	r3, [r7, #16]
 8003d04:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003d06:	e042      	b.n	8003d8e <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a25      	ldr	r2, [pc, #148]	@ (8003da4 <HAL_I2C_MspInit+0x148>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d13d      	bne.n	8003d8e <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8003d12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d16:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d1e:	f107 0318 	add.w	r3, r7, #24
 8003d22:	4618      	mov	r0, r3
 8003d24:	f009 fffe 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8003d2e:	f7fe f8ed 	bl	8001f0c <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d32:	4b1a      	ldr	r3, [pc, #104]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d36:	4a19      	ldr	r2, [pc, #100]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d3e:	4b17      	ldr	r3, [pc, #92]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d46:	60fb      	str	r3, [r7, #12]
 8003d48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8003d4a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003d4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d52:	2312      	movs	r3, #18
 8003d54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003d64:	2304      	movs	r3, #4
 8003d66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003d6a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003d6e:	4619      	mov	r1, r3
 8003d70:	480d      	ldr	r0, [pc, #52]	@ (8003da8 <HAL_I2C_MspInit+0x14c>)
 8003d72:	f006 f82f 	bl	8009dd4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003d76:	4b09      	ldr	r3, [pc, #36]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7a:	4a08      	ldr	r2, [pc, #32]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003d7c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d82:	4b06      	ldr	r3, [pc, #24]	@ (8003d9c <HAL_I2C_MspInit+0x140>)
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d8a:	60bb      	str	r3, [r7, #8]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
}
 8003d8e:	bf00      	nop
 8003d90:	37b0      	adds	r7, #176	@ 0xb0
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	40005400 	.word	0x40005400
 8003d9c:	40023800 	.word	0x40023800
 8003da0:	40020400 	.word	0x40020400
 8003da4:	40005c00 	.word	0x40005c00
 8003da8:	40021c00 	.word	0x40021c00

08003dac <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a15      	ldr	r2, [pc, #84]	@ (8003e10 <HAL_I2C_MspDeInit+0x64>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d110      	bne.n	8003de0 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003dbe:	4b15      	ldr	r3, [pc, #84]	@ (8003e14 <HAL_I2C_MspDeInit+0x68>)
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc2:	4a14      	ldr	r2, [pc, #80]	@ (8003e14 <HAL_I2C_MspDeInit+0x68>)
 8003dc4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003dc8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8003dca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003dce:	4812      	ldr	r0, [pc, #72]	@ (8003e18 <HAL_I2C_MspDeInit+0x6c>)
 8003dd0:	f006 f9ac 	bl	800a12c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8003dd4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003dd8:	480f      	ldr	r0, [pc, #60]	@ (8003e18 <HAL_I2C_MspDeInit+0x6c>)
 8003dda:	f006 f9a7 	bl	800a12c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8003dde:	e013      	b.n	8003e08 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a0d      	ldr	r2, [pc, #52]	@ (8003e1c <HAL_I2C_MspDeInit+0x70>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d10e      	bne.n	8003e08 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8003dea:	4b0a      	ldr	r3, [pc, #40]	@ (8003e14 <HAL_I2C_MspDeInit+0x68>)
 8003dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dee:	4a09      	ldr	r2, [pc, #36]	@ (8003e14 <HAL_I2C_MspDeInit+0x68>)
 8003df0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003df4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8003df6:	2180      	movs	r1, #128	@ 0x80
 8003df8:	4809      	ldr	r0, [pc, #36]	@ (8003e20 <HAL_I2C_MspDeInit+0x74>)
 8003dfa:	f006 f997 	bl	800a12c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8003dfe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003e02:	4807      	ldr	r0, [pc, #28]	@ (8003e20 <HAL_I2C_MspDeInit+0x74>)
 8003e04:	f006 f992 	bl	800a12c <HAL_GPIO_DeInit>
}
 8003e08:	bf00      	nop
 8003e0a:	3708      	adds	r7, #8
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}
 8003e10:	40005400 	.word	0x40005400
 8003e14:	40023800 	.word	0x40023800
 8003e18:	40020400 	.word	0x40020400
 8003e1c:	40005c00 	.word	0x40005c00
 8003e20:	40021c00 	.word	0x40021c00

08003e24 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08e      	sub	sp, #56	@ 0x38
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	605a      	str	r2, [r3, #4]
 8003e36:	609a      	str	r2, [r3, #8]
 8003e38:	60da      	str	r2, [r3, #12]
 8003e3a:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a55      	ldr	r2, [pc, #340]	@ (8003f98 <HAL_LTDC_MspInit+0x174>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	f040 80a3 	bne.w	8003f8e <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8003e48:	4b54      	ldr	r3, [pc, #336]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4c:	4a53      	ldr	r2, [pc, #332]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e4e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e52:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e54:	4b51      	ldr	r3, [pc, #324]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e58:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e5c:	623b      	str	r3, [r7, #32]
 8003e5e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e60:	4b4e      	ldr	r3, [pc, #312]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e64:	4a4d      	ldr	r2, [pc, #308]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e66:	f043 0310 	orr.w	r3, r3, #16
 8003e6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e6c:	4b4b      	ldr	r3, [pc, #300]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e70:	f003 0310 	and.w	r3, r3, #16
 8003e74:	61fb      	str	r3, [r7, #28]
 8003e76:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003e78:	4b48      	ldr	r3, [pc, #288]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7c:	4a47      	ldr	r2, [pc, #284]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e82:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e84:	4b45      	ldr	r3, [pc, #276]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e8c:	61bb      	str	r3, [r7, #24]
 8003e8e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8003e90:	4b42      	ldr	r3, [pc, #264]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e94:	4a41      	ldr	r2, [pc, #260]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e9c:	4b3f      	ldr	r3, [pc, #252]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ea4:	617b      	str	r3, [r7, #20]
 8003ea6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003ea8:	4b3c      	ldr	r3, [pc, #240]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eac:	4a3b      	ldr	r2, [pc, #236]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003eb4:	4b39      	ldr	r3, [pc, #228]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ebc:	613b      	str	r3, [r7, #16]
 8003ebe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003ec0:	4b36      	ldr	r3, [pc, #216]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ec4:	4a35      	ldr	r2, [pc, #212]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eca:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ecc:	4b33      	ldr	r3, [pc, #204]	@ (8003f9c <HAL_LTDC_MspInit+0x178>)
 8003ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed4:	60fb      	str	r3, [r7, #12]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8003ed8:	2310      	movs	r3, #16
 8003eda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003edc:	2302      	movs	r3, #2
 8003ede:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003ee8:	230e      	movs	r3, #14
 8003eea:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8003eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	482b      	ldr	r0, [pc, #172]	@ (8003fa0 <HAL_LTDC_MspInit+0x17c>)
 8003ef4:	f005 ff6e 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8003ef8:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003efe:	2302      	movs	r3, #2
 8003f00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f06:	2300      	movs	r3, #0
 8003f08:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003f0a:	230e      	movs	r3, #14
 8003f0c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8003f0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f12:	4619      	mov	r1, r3
 8003f14:	4823      	ldr	r0, [pc, #140]	@ (8003fa4 <HAL_LTDC_MspInit+0x180>)
 8003f16:	f005 ff5d 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8003f1a:	23f7      	movs	r3, #247	@ 0xf7
 8003f1c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f1e:	2302      	movs	r3, #2
 8003f20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f22:	2300      	movs	r3, #0
 8003f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f26:	2300      	movs	r3, #0
 8003f28:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003f2a:	230e      	movs	r3, #14
 8003f2c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8003f2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f32:	4619      	mov	r1, r3
 8003f34:	481c      	ldr	r0, [pc, #112]	@ (8003fa8 <HAL_LTDC_MspInit+0x184>)
 8003f36:	f005 ff4d 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8003f3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f40:	2302      	movs	r3, #2
 8003f42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f44:	2300      	movs	r3, #0
 8003f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003f4c:	2309      	movs	r3, #9
 8003f4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8003f50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f54:	4619      	mov	r1, r3
 8003f56:	4815      	ldr	r0, [pc, #84]	@ (8003fac <HAL_LTDC_MspInit+0x188>)
 8003f58:	f005 ff3c 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8003f5c:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8003f60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f62:	2302      	movs	r3, #2
 8003f64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f66:	2300      	movs	r3, #0
 8003f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003f6e:	230e      	movs	r3, #14
 8003f70:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003f72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003f76:	4619      	mov	r1, r3
 8003f78:	480d      	ldr	r0, [pc, #52]	@ (8003fb0 <HAL_LTDC_MspInit+0x18c>)
 8003f7a:	f005 ff2b 	bl	8009dd4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2105      	movs	r1, #5
 8003f82:	2058      	movs	r0, #88	@ 0x58
 8003f84:	f004 fa62 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8003f88:	2058      	movs	r0, #88	@ 0x58
 8003f8a:	f004 fa7b 	bl	8008484 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8003f8e:	bf00      	nop
 8003f90:	3738      	adds	r7, #56	@ 0x38
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	40016800 	.word	0x40016800
 8003f9c:	40023800 	.word	0x40023800
 8003fa0:	40021000 	.word	0x40021000
 8003fa4:	40022400 	.word	0x40022400
 8003fa8:	40022800 	.word	0x40022800
 8003fac:	40021800 	.word	0x40021800
 8003fb0:	40022000 	.word	0x40022000

08003fb4 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08c      	sub	sp, #48	@ 0x30
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fbc:	f107 031c 	add.w	r3, r7, #28
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
 8003fc6:	609a      	str	r2, [r3, #8]
 8003fc8:	60da      	str	r2, [r3, #12]
 8003fca:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a3b      	ldr	r2, [pc, #236]	@ (80040c0 <HAL_QSPI_MspInit+0x10c>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d170      	bne.n	80040b8 <HAL_QSPI_MspInit+0x104>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8003fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fda:	4a3a      	ldr	r2, [pc, #232]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8003fdc:	f043 0302 	orr.w	r3, r3, #2
 8003fe0:	6393      	str	r3, [r2, #56]	@ 0x38
 8003fe2:	4b38      	ldr	r3, [pc, #224]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8003fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	61bb      	str	r3, [r7, #24]
 8003fec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003fee:	4b35      	ldr	r3, [pc, #212]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff2:	4a34      	ldr	r2, [pc, #208]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8003ff4:	f043 0310 	orr.w	r3, r3, #16
 8003ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ffa:	4b32      	ldr	r3, [pc, #200]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffe:	f003 0310 	and.w	r3, r3, #16
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004006:	4b2f      	ldr	r3, [pc, #188]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8004008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400a:	4a2e      	ldr	r2, [pc, #184]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 800400c:	f043 0302 	orr.w	r3, r3, #2
 8004010:	6313      	str	r3, [r2, #48]	@ 0x30
 8004012:	4b2c      	ldr	r3, [pc, #176]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8004014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004016:	f003 0302 	and.w	r3, r3, #2
 800401a:	613b      	str	r3, [r7, #16]
 800401c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800401e:	4b29      	ldr	r3, [pc, #164]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004022:	4a28      	ldr	r2, [pc, #160]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 8004024:	f043 0308 	orr.w	r3, r3, #8
 8004028:	6313      	str	r3, [r2, #48]	@ 0x30
 800402a:	4b26      	ldr	r3, [pc, #152]	@ (80040c4 <HAL_QSPI_MspInit+0x110>)
 800402c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402e:	f003 0308 	and.w	r3, r3, #8
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8004036:	2304      	movs	r3, #4
 8004038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800403a:	2302      	movs	r3, #2
 800403c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800403e:	2300      	movs	r3, #0
 8004040:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004042:	2303      	movs	r3, #3
 8004044:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004046:	2309      	movs	r3, #9
 8004048:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800404a:	f107 031c 	add.w	r3, r7, #28
 800404e:	4619      	mov	r1, r3
 8004050:	481d      	ldr	r0, [pc, #116]	@ (80040c8 <HAL_QSPI_MspInit+0x114>)
 8004052:	f005 febf 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8004056:	2340      	movs	r3, #64	@ 0x40
 8004058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800405a:	2302      	movs	r3, #2
 800405c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800405e:	2300      	movs	r3, #0
 8004060:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004062:	2303      	movs	r3, #3
 8004064:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8004066:	230a      	movs	r3, #10
 8004068:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800406a:	f107 031c 	add.w	r3, r7, #28
 800406e:	4619      	mov	r1, r3
 8004070:	4816      	ldr	r0, [pc, #88]	@ (80040cc <HAL_QSPI_MspInit+0x118>)
 8004072:	f005 feaf 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004076:	2304      	movs	r3, #4
 8004078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407a:	2302      	movs	r3, #2
 800407c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800407e:	2300      	movs	r3, #0
 8004080:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004082:	2303      	movs	r3, #3
 8004084:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8004086:	2309      	movs	r3, #9
 8004088:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800408a:	f107 031c 	add.w	r3, r7, #28
 800408e:	4619      	mov	r1, r3
 8004090:	480e      	ldr	r0, [pc, #56]	@ (80040cc <HAL_QSPI_MspInit+0x118>)
 8004092:	f005 fe9f 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8004096:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800409a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800409c:	2302      	movs	r3, #2
 800409e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a0:	2300      	movs	r3, #0
 80040a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040a4:	2303      	movs	r3, #3
 80040a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80040a8:	2309      	movs	r3, #9
 80040aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040ac:	f107 031c 	add.w	r3, r7, #28
 80040b0:	4619      	mov	r1, r3
 80040b2:	4807      	ldr	r0, [pc, #28]	@ (80040d0 <HAL_QSPI_MspInit+0x11c>)
 80040b4:	f005 fe8e 	bl	8009dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80040b8:	bf00      	nop
 80040ba:	3730      	adds	r7, #48	@ 0x30
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	a0001000 	.word	0xa0001000
 80040c4:	40023800 	.word	0x40023800
 80040c8:	40021000 	.word	0x40021000
 80040cc:	40020400 	.word	0x40020400
 80040d0:	40020c00 	.word	0x40020c00

080040d4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b0a4      	sub	sp, #144	@ 0x90
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80040dc:	f107 030c 	add.w	r3, r7, #12
 80040e0:	2284      	movs	r2, #132	@ 0x84
 80040e2:	2100      	movs	r1, #0
 80040e4:	4618      	mov	r0, r3
 80040e6:	f01c fc21 	bl	802092c <memset>
  if(hrtc->Instance==RTC)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a0e      	ldr	r2, [pc, #56]	@ (8004128 <HAL_RTC_MspInit+0x54>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d114      	bne.n	800411e <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80040f4:	2320      	movs	r3, #32
 80040f6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80040f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80040fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040fe:	f107 030c 	add.w	r3, r7, #12
 8004102:	4618      	mov	r0, r3
 8004104:	f009 fe0e 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800410e:	f7fd fefd 	bl	8001f0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004112:	4b06      	ldr	r3, [pc, #24]	@ (800412c <HAL_RTC_MspInit+0x58>)
 8004114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004116:	4a05      	ldr	r2, [pc, #20]	@ (800412c <HAL_RTC_MspInit+0x58>)
 8004118:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800411c:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800411e:	bf00      	nop
 8004120:	3790      	adds	r7, #144	@ 0x90
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	40002800 	.word	0x40002800
 800412c:	40023800 	.word	0x40023800

08004130 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b08a      	sub	sp, #40	@ 0x28
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004138:	f107 0314 	add.w	r3, r7, #20
 800413c:	2200      	movs	r2, #0
 800413e:	601a      	str	r2, [r3, #0]
 8004140:	605a      	str	r2, [r3, #4]
 8004142:	609a      	str	r2, [r3, #8]
 8004144:	60da      	str	r2, [r3, #12]
 8004146:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a65      	ldr	r2, [pc, #404]	@ (80042e4 <HAL_SD_MspInit+0x1b4>)
 800414e:	4293      	cmp	r3, r2
 8004150:	f040 80c3 	bne.w	80042da <HAL_SD_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004154:	4b64      	ldr	r3, [pc, #400]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 8004156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004158:	4a63      	ldr	r2, [pc, #396]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 800415a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800415e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004160:	4b61      	ldr	r3, [pc, #388]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 8004162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004168:	613b      	str	r3, [r7, #16]
 800416a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800416c:	4b5e      	ldr	r3, [pc, #376]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 800416e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004170:	4a5d      	ldr	r2, [pc, #372]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 8004172:	f043 0304 	orr.w	r3, r3, #4
 8004176:	6313      	str	r3, [r2, #48]	@ 0x30
 8004178:	4b5b      	ldr	r3, [pc, #364]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 800417a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004184:	4b58      	ldr	r3, [pc, #352]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 8004186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004188:	4a57      	ldr	r2, [pc, #348]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 800418a:	f043 0308 	orr.w	r3, r3, #8
 800418e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004190:	4b55      	ldr	r3, [pc, #340]	@ (80042e8 <HAL_SD_MspInit+0x1b8>)
 8004192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004194:	f003 0308 	and.w	r3, r3, #8
 8004198:	60bb      	str	r3, [r7, #8]
 800419a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800419c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80041a0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a2:	2302      	movs	r3, #2
 80041a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a6:	2300      	movs	r3, #0
 80041a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041aa:	2303      	movs	r3, #3
 80041ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80041ae:	230c      	movs	r3, #12
 80041b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041b2:	f107 0314 	add.w	r3, r7, #20
 80041b6:	4619      	mov	r1, r3
 80041b8:	484c      	ldr	r0, [pc, #304]	@ (80042ec <HAL_SD_MspInit+0x1bc>)
 80041ba:	f005 fe0b 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80041be:	2304      	movs	r3, #4
 80041c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c2:	2302      	movs	r3, #2
 80041c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c6:	2300      	movs	r3, #0
 80041c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041ca:	2303      	movs	r3, #3
 80041cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80041ce:	230c      	movs	r3, #12
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80041d2:	f107 0314 	add.w	r3, r7, #20
 80041d6:	4619      	mov	r1, r3
 80041d8:	4845      	ldr	r0, [pc, #276]	@ (80042f0 <HAL_SD_MspInit+0x1c0>)
 80041da:	f005 fdfb 	bl	8009dd4 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream6;
 80041de:	4b45      	ldr	r3, [pc, #276]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 80041e0:	4a45      	ldr	r2, [pc, #276]	@ (80042f8 <HAL_SD_MspInit+0x1c8>)
 80041e2:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 80041e4:	4b43      	ldr	r3, [pc, #268]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 80041e6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80041ea:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041ec:	4b41      	ldr	r3, [pc, #260]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041f2:	4b40      	ldr	r3, [pc, #256]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041f8:	4b3e      	ldr	r3, [pc, #248]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 80041fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041fe:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004200:	4b3c      	ldr	r3, [pc, #240]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 8004202:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004206:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004208:	4b3a      	ldr	r3, [pc, #232]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 800420a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800420e:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8004210:	4b38      	ldr	r3, [pc, #224]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 8004212:	2220      	movs	r2, #32
 8004214:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004216:	4b37      	ldr	r3, [pc, #220]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 8004218:	2200      	movs	r2, #0
 800421a:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800421c:	4b35      	ldr	r3, [pc, #212]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 800421e:	2204      	movs	r2, #4
 8004220:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004222:	4b34      	ldr	r3, [pc, #208]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 8004224:	2203      	movs	r2, #3
 8004226:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8004228:	4b32      	ldr	r3, [pc, #200]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 800422a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800422e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004230:	4b30      	ldr	r3, [pc, #192]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 8004232:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8004236:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8004238:	482e      	ldr	r0, [pc, #184]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 800423a:	f004 fa95 	bl	8008768 <HAL_DMA_Init>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d001      	beq.n	8004248 <HAL_SD_MspInit+0x118>
    {
      Error_Handler();
 8004244:	f7fd fe62 	bl	8001f0c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a2a      	ldr	r2, [pc, #168]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 800424c:	641a      	str	r2, [r3, #64]	@ 0x40
 800424e:	4a29      	ldr	r2, [pc, #164]	@ (80042f4 <HAL_SD_MspInit+0x1c4>)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream3;
 8004254:	4b29      	ldr	r3, [pc, #164]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 8004256:	4a2a      	ldr	r2, [pc, #168]	@ (8004300 <HAL_SD_MspInit+0x1d0>)
 8004258:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 800425a:	4b28      	ldr	r3, [pc, #160]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 800425c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004260:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004262:	4b26      	ldr	r3, [pc, #152]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 8004264:	2240      	movs	r2, #64	@ 0x40
 8004266:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004268:	4b24      	ldr	r3, [pc, #144]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 800426a:	2200      	movs	r2, #0
 800426c:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800426e:	4b23      	ldr	r3, [pc, #140]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 8004270:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004274:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004276:	4b21      	ldr	r3, [pc, #132]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 8004278:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800427c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800427e:	4b1f      	ldr	r3, [pc, #124]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 8004280:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004284:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8004286:	4b1d      	ldr	r3, [pc, #116]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 8004288:	2220      	movs	r2, #32
 800428a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800428c:	4b1b      	ldr	r3, [pc, #108]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 800428e:	2200      	movs	r2, #0
 8004290:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004292:	4b1a      	ldr	r3, [pc, #104]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 8004294:	2204      	movs	r2, #4
 8004296:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004298:	4b18      	ldr	r3, [pc, #96]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 800429a:	2203      	movs	r2, #3
 800429c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800429e:	4b17      	ldr	r3, [pc, #92]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 80042a0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80042a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80042a6:	4b15      	ldr	r3, [pc, #84]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 80042a8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80042ac:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 80042ae:	4813      	ldr	r0, [pc, #76]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 80042b0:	f004 fa5a 	bl	8008768 <HAL_DMA_Init>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <HAL_SD_MspInit+0x18e>
    {
      Error_Handler();
 80042ba:	f7fd fe27 	bl	8001f0c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a0e      	ldr	r2, [pc, #56]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 80042c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80042c4:	4a0d      	ldr	r2, [pc, #52]	@ (80042fc <HAL_SD_MspInit+0x1cc>)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 80042ca:	2200      	movs	r2, #0
 80042cc:	2105      	movs	r1, #5
 80042ce:	2031      	movs	r0, #49	@ 0x31
 80042d0:	f004 f8bc 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80042d4:	2031      	movs	r0, #49	@ 0x31
 80042d6:	f004 f8d5 	bl	8008484 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 80042da:	bf00      	nop
 80042dc:	3728      	adds	r7, #40	@ 0x28
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	40012c00 	.word	0x40012c00
 80042e8:	40023800 	.word	0x40023800
 80042ec:	40020800 	.word	0x40020800
 80042f0:	40020c00 	.word	0x40020c00
 80042f4:	20001344 	.word	0x20001344
 80042f8:	400264a0 	.word	0x400264a0
 80042fc:	200013a4 	.word	0x200013a4
 8004300:	40026458 	.word	0x40026458

08004304 <HAL_SPDIFRX_MspInit>:
* This function configures the hardware resources used in this example
* @param hspdifrx: SPDIFRX handle pointer
* @retval None
*/
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b0aa      	sub	sp, #168	@ 0xa8
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800430c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8004310:	2200      	movs	r2, #0
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	605a      	str	r2, [r3, #4]
 8004316:	609a      	str	r2, [r3, #8]
 8004318:	60da      	str	r2, [r3, #12]
 800431a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800431c:	f107 0310 	add.w	r3, r7, #16
 8004320:	2284      	movs	r2, #132	@ 0x84
 8004322:	2100      	movs	r1, #0
 8004324:	4618      	mov	r0, r3
 8004326:	f01c fb01 	bl	802092c <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8004332:	d143      	bne.n	80043bc <HAL_SPDIFRX_MspInit+0xb8>

  /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8004334:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004338:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800433a:	2364      	movs	r3, #100	@ 0x64
 800433c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 800433e:	2302      	movs	r3, #2
 8004340:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8004342:	2302      	movs	r3, #2
 8004344:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8004346:	2302      	movs	r3, #2
 8004348:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800434a:	2301      	movs	r3, #1
 800434c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800434e:	f107 0310 	add.w	r3, r7, #16
 8004352:	4618      	mov	r0, r3
 8004354:	f009 fce6 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
 8004358:	4603      	mov	r3, r0
 800435a:	2b00      	cmp	r3, #0
 800435c:	d001      	beq.n	8004362 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 800435e:	f7fd fdd5 	bl	8001f0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8004362:	4b18      	ldr	r3, [pc, #96]	@ (80043c4 <HAL_SPDIFRX_MspInit+0xc0>)
 8004364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004366:	4a17      	ldr	r2, [pc, #92]	@ (80043c4 <HAL_SPDIFRX_MspInit+0xc0>)
 8004368:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800436c:	6413      	str	r3, [r2, #64]	@ 0x40
 800436e:	4b15      	ldr	r3, [pc, #84]	@ (80043c4 <HAL_SPDIFRX_MspInit+0xc0>)
 8004370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004372:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800437a:	4b12      	ldr	r3, [pc, #72]	@ (80043c4 <HAL_SPDIFRX_MspInit+0xc0>)
 800437c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800437e:	4a11      	ldr	r2, [pc, #68]	@ (80043c4 <HAL_SPDIFRX_MspInit+0xc0>)
 8004380:	f043 0308 	orr.w	r3, r3, #8
 8004384:	6313      	str	r3, [r2, #48]	@ 0x30
 8004386:	4b0f      	ldr	r3, [pc, #60]	@ (80043c4 <HAL_SPDIFRX_MspInit+0xc0>)
 8004388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438a:	f003 0308 	and.w	r3, r3, #8
 800438e:	60bb      	str	r3, [r7, #8]
 8004390:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8004392:	2380      	movs	r3, #128	@ 0x80
 8004394:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004398:	2302      	movs	r3, #2
 800439a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800439e:	2300      	movs	r3, #0
 80043a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043a4:	2300      	movs	r3, #0
 80043a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80043aa:	2308      	movs	r3, #8
 80043ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80043b0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80043b4:	4619      	mov	r1, r3
 80043b6:	4804      	ldr	r0, [pc, #16]	@ (80043c8 <HAL_SPDIFRX_MspInit+0xc4>)
 80043b8:	f005 fd0c 	bl	8009dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }

}
 80043bc:	bf00      	nop
 80043be:	37a8      	adds	r7, #168	@ 0xa8
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	40023800 	.word	0x40023800
 80043c8:	40020c00 	.word	0x40020c00

080043cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b089      	sub	sp, #36	@ 0x24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a2e      	ldr	r2, [pc, #184]	@ (8004494 <HAL_TIM_Base_MspInit+0xc8>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d10c      	bne.n	80043f8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80043de:	4b2e      	ldr	r3, [pc, #184]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 80043e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e2:	4a2d      	ldr	r2, [pc, #180]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 80043e4:	f043 0301 	orr.w	r3, r3, #1
 80043e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80043ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 80043ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	61fb      	str	r3, [r7, #28]
 80043f4:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80043f6:	e046      	b.n	8004486 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004400:	d10c      	bne.n	800441c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004402:	4b25      	ldr	r3, [pc, #148]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	4a24      	ldr	r2, [pc, #144]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004408:	f043 0301 	orr.w	r3, r3, #1
 800440c:	6413      	str	r3, [r2, #64]	@ 0x40
 800440e:	4b22      	ldr	r3, [pc, #136]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004412:	f003 0301 	and.w	r3, r3, #1
 8004416:	61bb      	str	r3, [r7, #24]
 8004418:	69bb      	ldr	r3, [r7, #24]
}
 800441a:	e034      	b.n	8004486 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a1e      	ldr	r2, [pc, #120]	@ (800449c <HAL_TIM_Base_MspInit+0xd0>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d10c      	bne.n	8004440 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004426:	4b1c      	ldr	r3, [pc, #112]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442a:	4a1b      	ldr	r2, [pc, #108]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 800442c:	f043 0302 	orr.w	r3, r3, #2
 8004430:	6413      	str	r3, [r2, #64]	@ 0x40
 8004432:	4b19      	ldr	r3, [pc, #100]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	617b      	str	r3, [r7, #20]
 800443c:	697b      	ldr	r3, [r7, #20]
}
 800443e:	e022      	b.n	8004486 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a16      	ldr	r2, [pc, #88]	@ (80044a0 <HAL_TIM_Base_MspInit+0xd4>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d10c      	bne.n	8004464 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800444a:	4b13      	ldr	r3, [pc, #76]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 800444c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444e:	4a12      	ldr	r2, [pc, #72]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004450:	f043 0308 	orr.w	r3, r3, #8
 8004454:	6413      	str	r3, [r2, #64]	@ 0x40
 8004456:	4b10      	ldr	r3, [pc, #64]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445a:	f003 0308 	and.w	r3, r3, #8
 800445e:	613b      	str	r3, [r7, #16]
 8004460:	693b      	ldr	r3, [r7, #16]
}
 8004462:	e010      	b.n	8004486 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a0e      	ldr	r2, [pc, #56]	@ (80044a4 <HAL_TIM_Base_MspInit+0xd8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d10b      	bne.n	8004486 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800446e:	4b0a      	ldr	r3, [pc, #40]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004472:	4a09      	ldr	r2, [pc, #36]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 8004474:	f043 0302 	orr.w	r3, r3, #2
 8004478:	6453      	str	r3, [r2, #68]	@ 0x44
 800447a:	4b07      	ldr	r3, [pc, #28]	@ (8004498 <HAL_TIM_Base_MspInit+0xcc>)
 800447c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	68fb      	ldr	r3, [r7, #12]
}
 8004486:	bf00      	nop
 8004488:	3724      	adds	r7, #36	@ 0x24
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40010000 	.word	0x40010000
 8004498:	40023800 	.word	0x40023800
 800449c:	40000400 	.word	0x40000400
 80044a0:	40000c00 	.word	0x40000c00
 80044a4:	40010400 	.word	0x40010400

080044a8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a0a      	ldr	r2, [pc, #40]	@ (80044e0 <HAL_TIM_PWM_MspInit+0x38>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d10b      	bne.n	80044d2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 80044ba:	4b0a      	ldr	r3, [pc, #40]	@ (80044e4 <HAL_TIM_PWM_MspInit+0x3c>)
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	4a09      	ldr	r2, [pc, #36]	@ (80044e4 <HAL_TIM_PWM_MspInit+0x3c>)
 80044c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80044c6:	4b07      	ldr	r3, [pc, #28]	@ (80044e4 <HAL_TIM_PWM_MspInit+0x3c>)
 80044c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80044d2:	bf00      	nop
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40001800 	.word	0x40001800
 80044e4:	40023800 	.word	0x40023800

080044e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b08c      	sub	sp, #48	@ 0x30
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044f0:	f107 031c 	add.w	r3, r7, #28
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]
 80044f8:	605a      	str	r2, [r3, #4]
 80044fa:	609a      	str	r2, [r3, #8]
 80044fc:	60da      	str	r2, [r3, #12]
 80044fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a56      	ldr	r2, [pc, #344]	@ (8004660 <HAL_TIM_MspPostInit+0x178>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d11d      	bne.n	8004546 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800450a:	4b56      	ldr	r3, [pc, #344]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 800450c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800450e:	4a55      	ldr	r2, [pc, #340]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 8004510:	f043 0301 	orr.w	r3, r3, #1
 8004514:	6313      	str	r3, [r2, #48]	@ 0x30
 8004516:	4b53      	ldr	r3, [pc, #332]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 8004518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	61bb      	str	r3, [r7, #24]
 8004520:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8004522:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004528:	2302      	movs	r3, #2
 800452a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452c:	2300      	movs	r3, #0
 800452e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004530:	2300      	movs	r3, #0
 8004532:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004534:	2301      	movs	r3, #1
 8004536:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8004538:	f107 031c 	add.w	r3, r7, #28
 800453c:	4619      	mov	r1, r3
 800453e:	484a      	ldr	r0, [pc, #296]	@ (8004668 <HAL_TIM_MspPostInit+0x180>)
 8004540:	f005 fc48 	bl	8009dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004544:	e087      	b.n	8004656 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800454e:	d11d      	bne.n	800458c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004550:	4b44      	ldr	r3, [pc, #272]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 8004552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004554:	4a43      	ldr	r2, [pc, #268]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	6313      	str	r3, [r2, #48]	@ 0x30
 800455c:	4b41      	ldr	r3, [pc, #260]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 800455e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	617b      	str	r3, [r7, #20]
 8004566:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8004568:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800456c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800456e:	2302      	movs	r3, #2
 8004570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004572:	2300      	movs	r3, #0
 8004574:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004576:	2300      	movs	r3, #0
 8004578:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800457a:	2301      	movs	r3, #1
 800457c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800457e:	f107 031c 	add.w	r3, r7, #28
 8004582:	4619      	mov	r1, r3
 8004584:	4838      	ldr	r0, [pc, #224]	@ (8004668 <HAL_TIM_MspPostInit+0x180>)
 8004586:	f005 fc25 	bl	8009dd4 <HAL_GPIO_Init>
}
 800458a:	e064      	b.n	8004656 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a36      	ldr	r2, [pc, #216]	@ (800466c <HAL_TIM_MspPostInit+0x184>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d11c      	bne.n	80045d0 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004596:	4b33      	ldr	r3, [pc, #204]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 8004598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459a:	4a32      	ldr	r2, [pc, #200]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 800459c:	f043 0302 	orr.w	r3, r3, #2
 80045a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80045a2:	4b30      	ldr	r3, [pc, #192]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	613b      	str	r3, [r7, #16]
 80045ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80045ae:	2310      	movs	r3, #16
 80045b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b2:	2302      	movs	r3, #2
 80045b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b6:	2300      	movs	r3, #0
 80045b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ba:	2300      	movs	r3, #0
 80045bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045be:	2302      	movs	r3, #2
 80045c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80045c2:	f107 031c 	add.w	r3, r7, #28
 80045c6:	4619      	mov	r1, r3
 80045c8:	4829      	ldr	r0, [pc, #164]	@ (8004670 <HAL_TIM_MspPostInit+0x188>)
 80045ca:	f005 fc03 	bl	8009dd4 <HAL_GPIO_Init>
}
 80045ce:	e042      	b.n	8004656 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a27      	ldr	r2, [pc, #156]	@ (8004674 <HAL_TIM_MspPostInit+0x18c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d11c      	bne.n	8004614 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80045da:	4b22      	ldr	r3, [pc, #136]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 80045dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045de:	4a21      	ldr	r2, [pc, #132]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 80045e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80045e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 80045e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ee:	60fb      	str	r3, [r7, #12]
 80045f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 80045f2:	2301      	movs	r3, #1
 80045f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045f6:	2302      	movs	r3, #2
 80045f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045fa:	2300      	movs	r3, #0
 80045fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045fe:	2300      	movs	r3, #0
 8004600:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004602:	2302      	movs	r3, #2
 8004604:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8004606:	f107 031c 	add.w	r3, r7, #28
 800460a:	4619      	mov	r1, r3
 800460c:	481a      	ldr	r0, [pc, #104]	@ (8004678 <HAL_TIM_MspPostInit+0x190>)
 800460e:	f005 fbe1 	bl	8009dd4 <HAL_GPIO_Init>
}
 8004612:	e020      	b.n	8004656 <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a18      	ldr	r2, [pc, #96]	@ (800467c <HAL_TIM_MspPostInit+0x194>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d11b      	bne.n	8004656 <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800461e:	4b11      	ldr	r3, [pc, #68]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 8004620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004622:	4a10      	ldr	r2, [pc, #64]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 8004624:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004628:	6313      	str	r3, [r2, #48]	@ 0x30
 800462a:	4b0e      	ldr	r3, [pc, #56]	@ (8004664 <HAL_TIM_MspPostInit+0x17c>)
 800462c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004632:	60bb      	str	r3, [r7, #8]
 8004634:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8004636:	2340      	movs	r3, #64	@ 0x40
 8004638:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800463a:	2302      	movs	r3, #2
 800463c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463e:	2300      	movs	r3, #0
 8004640:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004642:	2300      	movs	r3, #0
 8004644:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004646:	2309      	movs	r3, #9
 8004648:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 800464a:	f107 031c 	add.w	r3, r7, #28
 800464e:	4619      	mov	r1, r3
 8004650:	480b      	ldr	r0, [pc, #44]	@ (8004680 <HAL_TIM_MspPostInit+0x198>)
 8004652:	f005 fbbf 	bl	8009dd4 <HAL_GPIO_Init>
}
 8004656:	bf00      	nop
 8004658:	3730      	adds	r7, #48	@ 0x30
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	40010000 	.word	0x40010000
 8004664:	40023800 	.word	0x40023800
 8004668:	40020000 	.word	0x40020000
 800466c:	40000400 	.word	0x40000400
 8004670:	40020400 	.word	0x40020400
 8004674:	40000c00 	.word	0x40000c00
 8004678:	40022000 	.word	0x40022000
 800467c:	40001800 	.word	0x40001800
 8004680:	40021c00 	.word	0x40021c00

08004684 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b0ae      	sub	sp, #184	@ 0xb8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800468c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004690:	2200      	movs	r2, #0
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	605a      	str	r2, [r3, #4]
 8004696:	609a      	str	r2, [r3, #8]
 8004698:	60da      	str	r2, [r3, #12]
 800469a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800469c:	f107 0320 	add.w	r3, r7, #32
 80046a0:	2284      	movs	r2, #132	@ 0x84
 80046a2:	2100      	movs	r1, #0
 80046a4:	4618      	mov	r0, r3
 80046a6:	f01c f941 	bl	802092c <memset>
  if(huart->Instance==USART1)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a53      	ldr	r2, [pc, #332]	@ (80047fc <HAL_UART_MspInit+0x178>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d15d      	bne.n	8004770 <HAL_UART_MspInit+0xec>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80046b4:	2340      	movs	r3, #64	@ 0x40
 80046b6:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80046b8:	2300      	movs	r3, #0
 80046ba:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80046bc:	f107 0320 	add.w	r3, r7, #32
 80046c0:	4618      	mov	r0, r3
 80046c2:	f009 fb2f 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d001      	beq.n	80046d0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80046cc:	f7fd fc1e 	bl	8001f0c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80046d0:	4b4b      	ldr	r3, [pc, #300]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80046d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d4:	4a4a      	ldr	r2, [pc, #296]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80046d6:	f043 0310 	orr.w	r3, r3, #16
 80046da:	6453      	str	r3, [r2, #68]	@ 0x44
 80046dc:	4b48      	ldr	r3, [pc, #288]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80046de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e0:	f003 0310 	and.w	r3, r3, #16
 80046e4:	61fb      	str	r3, [r7, #28]
 80046e6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046e8:	4b45      	ldr	r3, [pc, #276]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80046ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ec:	4a44      	ldr	r2, [pc, #272]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80046ee:	f043 0302 	orr.w	r3, r3, #2
 80046f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80046f4:	4b42      	ldr	r3, [pc, #264]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80046f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	61bb      	str	r3, [r7, #24]
 80046fe:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004700:	4b3f      	ldr	r3, [pc, #252]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 8004702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004704:	4a3e      	ldr	r2, [pc, #248]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 8004706:	f043 0301 	orr.w	r3, r3, #1
 800470a:	6313      	str	r3, [r2, #48]	@ 0x30
 800470c:	4b3c      	ldr	r3, [pc, #240]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 800470e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	617b      	str	r3, [r7, #20]
 8004716:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004718:	2380      	movs	r3, #128	@ 0x80
 800471a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471e:	2302      	movs	r3, #2
 8004720:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004724:	2300      	movs	r3, #0
 8004726:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800472a:	2300      	movs	r3, #0
 800472c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004730:	2307      	movs	r3, #7
 8004732:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004736:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800473a:	4619      	mov	r1, r3
 800473c:	4831      	ldr	r0, [pc, #196]	@ (8004804 <HAL_UART_MspInit+0x180>)
 800473e:	f005 fb49 	bl	8009dd4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004742:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004746:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800474a:	2302      	movs	r3, #2
 800474c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004750:	2300      	movs	r3, #0
 8004752:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004756:	2300      	movs	r3, #0
 8004758:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800475c:	2307      	movs	r3, #7
 800475e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004762:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8004766:	4619      	mov	r1, r3
 8004768:	4827      	ldr	r0, [pc, #156]	@ (8004808 <HAL_UART_MspInit+0x184>)
 800476a:	f005 fb33 	bl	8009dd4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800476e:	e040      	b.n	80047f2 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a25      	ldr	r2, [pc, #148]	@ (800480c <HAL_UART_MspInit+0x188>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d13b      	bne.n	80047f2 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800477a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800477e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004780:	2300      	movs	r3, #0
 8004782:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004784:	f107 0320 	add.w	r3, r7, #32
 8004788:	4618      	mov	r0, r3
 800478a:	f009 facb 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d001      	beq.n	8004798 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8004794:	f7fd fbba 	bl	8001f0c <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004798:	4b19      	ldr	r3, [pc, #100]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 800479a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800479c:	4a18      	ldr	r2, [pc, #96]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 800479e:	f043 0320 	orr.w	r3, r3, #32
 80047a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80047a4:	4b16      	ldr	r3, [pc, #88]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80047a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047a8:	f003 0320 	and.w	r3, r3, #32
 80047ac:	613b      	str	r3, [r7, #16]
 80047ae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047b0:	4b13      	ldr	r3, [pc, #76]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80047b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047b4:	4a12      	ldr	r2, [pc, #72]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80047b6:	f043 0304 	orr.w	r3, r3, #4
 80047ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80047bc:	4b10      	ldr	r3, [pc, #64]	@ (8004800 <HAL_UART_MspInit+0x17c>)
 80047be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c0:	f003 0304 	and.w	r3, r3, #4
 80047c4:	60fb      	str	r3, [r7, #12]
 80047c6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 80047c8:	23c0      	movs	r3, #192	@ 0xc0
 80047ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047ce:	2302      	movs	r3, #2
 80047d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d4:	2300      	movs	r3, #0
 80047d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047da:	2303      	movs	r3, #3
 80047dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80047e0:	2308      	movs	r3, #8
 80047e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80047e6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80047ea:	4619      	mov	r1, r3
 80047ec:	4808      	ldr	r0, [pc, #32]	@ (8004810 <HAL_UART_MspInit+0x18c>)
 80047ee:	f005 faf1 	bl	8009dd4 <HAL_GPIO_Init>
}
 80047f2:	bf00      	nop
 80047f4:	37b8      	adds	r7, #184	@ 0xb8
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	40011000 	.word	0x40011000
 8004800:	40023800 	.word	0x40023800
 8004804:	40020400 	.word	0x40020400
 8004808:	40020000 	.word	0x40020000
 800480c:	40011400 	.word	0x40011400
 8004810:	40020800 	.word	0x40020800

08004814 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800481a:	1d3b      	adds	r3, r7, #4
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	605a      	str	r2, [r3, #4]
 8004822:	609a      	str	r2, [r3, #8]
 8004824:	60da      	str	r2, [r3, #12]
 8004826:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004828:	4b3a      	ldr	r3, [pc, #232]	@ (8004914 <HAL_FMC_MspInit+0x100>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d16d      	bne.n	800490c <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8004830:	4b38      	ldr	r3, [pc, #224]	@ (8004914 <HAL_FMC_MspInit+0x100>)
 8004832:	2201      	movs	r2, #1
 8004834:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004836:	4b38      	ldr	r3, [pc, #224]	@ (8004918 <HAL_FMC_MspInit+0x104>)
 8004838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483a:	4a37      	ldr	r2, [pc, #220]	@ (8004918 <HAL_FMC_MspInit+0x104>)
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	6393      	str	r3, [r2, #56]	@ 0x38
 8004842:	4b35      	ldr	r3, [pc, #212]	@ (8004918 <HAL_FMC_MspInit+0x104>)
 8004844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	603b      	str	r3, [r7, #0]
 800484c:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 800484e:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8004852:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004854:	2302      	movs	r3, #2
 8004856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004858:	2300      	movs	r3, #0
 800485a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800485c:	2303      	movs	r3, #3
 800485e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004860:	230c      	movs	r3, #12
 8004862:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004864:	1d3b      	adds	r3, r7, #4
 8004866:	4619      	mov	r1, r3
 8004868:	482c      	ldr	r0, [pc, #176]	@ (800491c <HAL_FMC_MspInit+0x108>)
 800486a:	f005 fab3 	bl	8009dd4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 800486e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8004872:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004874:	2302      	movs	r3, #2
 8004876:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004878:	2300      	movs	r3, #0
 800487a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800487c:	2303      	movs	r3, #3
 800487e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004880:	230c      	movs	r3, #12
 8004882:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004884:	1d3b      	adds	r3, r7, #4
 8004886:	4619      	mov	r1, r3
 8004888:	4825      	ldr	r0, [pc, #148]	@ (8004920 <HAL_FMC_MspInit+0x10c>)
 800488a:	f005 faa3 	bl	8009dd4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 800488e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8004892:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004894:	2302      	movs	r3, #2
 8004896:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004898:	2300      	movs	r3, #0
 800489a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800489c:	2303      	movs	r3, #3
 800489e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80048a0:	230c      	movs	r3, #12
 80048a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80048a4:	1d3b      	adds	r3, r7, #4
 80048a6:	4619      	mov	r1, r3
 80048a8:	481e      	ldr	r0, [pc, #120]	@ (8004924 <HAL_FMC_MspInit+0x110>)
 80048aa:	f005 fa93 	bl	8009dd4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80048ae:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80048b2:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048b4:	2302      	movs	r3, #2
 80048b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048b8:	2300      	movs	r3, #0
 80048ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048bc:	2303      	movs	r3, #3
 80048be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80048c0:	230c      	movs	r3, #12
 80048c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80048c4:	1d3b      	adds	r3, r7, #4
 80048c6:	4619      	mov	r1, r3
 80048c8:	4817      	ldr	r0, [pc, #92]	@ (8004928 <HAL_FMC_MspInit+0x114>)
 80048ca:	f005 fa83 	bl	8009dd4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 80048ce:	2328      	movs	r3, #40	@ 0x28
 80048d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048d2:	2302      	movs	r3, #2
 80048d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048d6:	2300      	movs	r3, #0
 80048d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048da:	2303      	movs	r3, #3
 80048dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80048de:	230c      	movs	r3, #12
 80048e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80048e2:	1d3b      	adds	r3, r7, #4
 80048e4:	4619      	mov	r1, r3
 80048e6:	4811      	ldr	r0, [pc, #68]	@ (800492c <HAL_FMC_MspInit+0x118>)
 80048e8:	f005 fa74 	bl	8009dd4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 80048ec:	2308      	movs	r3, #8
 80048ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048f0:	2302      	movs	r3, #2
 80048f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f4:	2300      	movs	r3, #0
 80048f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048f8:	2303      	movs	r3, #3
 80048fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80048fc:	230c      	movs	r3, #12
 80048fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8004900:	1d3b      	adds	r3, r7, #4
 8004902:	4619      	mov	r1, r3
 8004904:	480a      	ldr	r0, [pc, #40]	@ (8004930 <HAL_FMC_MspInit+0x11c>)
 8004906:	f005 fa65 	bl	8009dd4 <HAL_GPIO_Init>
 800490a:	e000      	b.n	800490e <HAL_FMC_MspInit+0xfa>
    return;
 800490c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800490e:	3718      	adds	r7, #24
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	2000f028 	.word	0x2000f028
 8004918:	40023800 	.word	0x40023800
 800491c:	40021000 	.word	0x40021000
 8004920:	40021800 	.word	0x40021800
 8004924:	40020c00 	.word	0x40020c00
 8004928:	40021400 	.word	0x40021400
 800492c:	40021c00 	.word	0x40021c00
 8004930:	40020800 	.word	0x40020800

08004934 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800493c:	f7ff ff6a 	bl	8004814 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8004940:	bf00      	nop
 8004942:	3708      	adds	r7, #8
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08a      	sub	sp, #40	@ 0x28
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a61      	ldr	r2, [pc, #388]	@ (8004adc <HAL_SAI_MspInit+0x194>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d15b      	bne.n	8004a12 <HAL_SAI_MspInit+0xca>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 800495a:	4b61      	ldr	r3, [pc, #388]	@ (8004ae0 <HAL_SAI_MspInit+0x198>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10b      	bne.n	800497a <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8004962:	4b60      	ldr	r3, [pc, #384]	@ (8004ae4 <HAL_SAI_MspInit+0x19c>)
 8004964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004966:	4a5f      	ldr	r2, [pc, #380]	@ (8004ae4 <HAL_SAI_MspInit+0x19c>)
 8004968:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800496c:	6453      	str	r3, [r2, #68]	@ 0x44
 800496e:	4b5d      	ldr	r3, [pc, #372]	@ (8004ae4 <HAL_SAI_MspInit+0x19c>)
 8004970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004972:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004976:	613b      	str	r3, [r7, #16]
 8004978:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 800497a:	4b59      	ldr	r3, [pc, #356]	@ (8004ae0 <HAL_SAI_MspInit+0x198>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3301      	adds	r3, #1
 8004980:	4a57      	ldr	r2, [pc, #348]	@ (8004ae0 <HAL_SAI_MspInit+0x198>)
 8004982:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8004984:	23f0      	movs	r3, #240	@ 0xf0
 8004986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004988:	2302      	movs	r3, #2
 800498a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498c:	2300      	movs	r3, #0
 800498e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004990:	2300      	movs	r3, #0
 8004992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8004994:	230a      	movs	r3, #10
 8004996:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004998:	f107 0314 	add.w	r3, r7, #20
 800499c:	4619      	mov	r1, r3
 800499e:	4852      	ldr	r0, [pc, #328]	@ (8004ae8 <HAL_SAI_MspInit+0x1a0>)
 80049a0:	f005 fa18 	bl	8009dd4 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 80049a4:	4b51      	ldr	r3, [pc, #324]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049a6:	4a52      	ldr	r2, [pc, #328]	@ (8004af0 <HAL_SAI_MspInit+0x1a8>)
 80049a8:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 80049aa:	4b50      	ldr	r3, [pc, #320]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049ac:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80049b0:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80049b2:	4b4e      	ldr	r3, [pc, #312]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049b4:	2240      	movs	r2, #64	@ 0x40
 80049b6:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 80049b8:	4b4c      	ldr	r3, [pc, #304]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049ba:	2200      	movs	r2, #0
 80049bc:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 80049be:	4b4b      	ldr	r3, [pc, #300]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049c4:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80049c6:	4b49      	ldr	r3, [pc, #292]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80049cc:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80049ce:	4b47      	ldr	r3, [pc, #284]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049d0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80049d4:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 80049d6:	4b45      	ldr	r3, [pc, #276]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049dc:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 80049de:	4b43      	ldr	r3, [pc, #268]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80049e4:	4b41      	ldr	r3, [pc, #260]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 80049ea:	4840      	ldr	r0, [pc, #256]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049ec:	f003 febc 	bl	8008768 <HAL_DMA_Init>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d001      	beq.n	80049fa <HAL_SAI_MspInit+0xb2>
    {
      Error_Handler();
 80049f6:	f7fd fa89 	bl	8001f0c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a3b      	ldr	r2, [pc, #236]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 80049fe:	671a      	str	r2, [r3, #112]	@ 0x70
 8004a00:	4a3a      	ldr	r2, [pc, #232]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a38      	ldr	r2, [pc, #224]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 8004a0a:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004a0c:	4a37      	ldr	r2, [pc, #220]	@ (8004aec <HAL_SAI_MspInit+0x1a4>)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a37      	ldr	r2, [pc, #220]	@ (8004af4 <HAL_SAI_MspInit+0x1ac>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d15b      	bne.n	8004ad4 <HAL_SAI_MspInit+0x18c>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8004a1c:	4b30      	ldr	r3, [pc, #192]	@ (8004ae0 <HAL_SAI_MspInit+0x198>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d10b      	bne.n	8004a3c <HAL_SAI_MspInit+0xf4>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8004a24:	4b2f      	ldr	r3, [pc, #188]	@ (8004ae4 <HAL_SAI_MspInit+0x19c>)
 8004a26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a28:	4a2e      	ldr	r2, [pc, #184]	@ (8004ae4 <HAL_SAI_MspInit+0x19c>)
 8004a2a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004a2e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a30:	4b2c      	ldr	r3, [pc, #176]	@ (8004ae4 <HAL_SAI_MspInit+0x19c>)
 8004a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a38:	60fb      	str	r3, [r7, #12]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8004a3c:	4b28      	ldr	r3, [pc, #160]	@ (8004ae0 <HAL_SAI_MspInit+0x198>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	3301      	adds	r3, #1
 8004a42:	4a27      	ldr	r2, [pc, #156]	@ (8004ae0 <HAL_SAI_MspInit+0x198>)
 8004a44:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8004a46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a50:	2300      	movs	r3, #0
 8004a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a54:	2300      	movs	r3, #0
 8004a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8004a58:	230a      	movs	r3, #10
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8004a5c:	f107 0314 	add.w	r3, r7, #20
 8004a60:	4619      	mov	r1, r3
 8004a62:	4825      	ldr	r0, [pc, #148]	@ (8004af8 <HAL_SAI_MspInit+0x1b0>)
 8004a64:	f005 f9b6 	bl	8009dd4 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream7;
 8004a68:	4b24      	ldr	r3, [pc, #144]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004a6a:	4a25      	ldr	r2, [pc, #148]	@ (8004b00 <HAL_SAI_MspInit+0x1b8>)
 8004a6c:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_0;
 8004a6e:	4b23      	ldr	r3, [pc, #140]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a74:	4b21      	ldr	r3, [pc, #132]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a7a:	4b20      	ldr	r3, [pc, #128]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8004a80:	4b1e      	ldr	r3, [pc, #120]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004a82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004a86:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004a88:	4b1c      	ldr	r3, [pc, #112]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004a8a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004a8e:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004a90:	4b1a      	ldr	r3, [pc, #104]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004a92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004a96:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8004a98:	4b18      	ldr	r3, [pc, #96]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004a9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a9e:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8004aa0:	4b16      	ldr	r3, [pc, #88]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004aa6:	4b15      	ldr	r3, [pc, #84]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8004aac:	4813      	ldr	r0, [pc, #76]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004aae:	f003 fe5b 	bl	8008768 <HAL_DMA_Init>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <HAL_SAI_MspInit+0x174>
    {
      Error_Handler();
 8004ab8:	f7fd fa28 	bl	8001f0c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	4a0f      	ldr	r2, [pc, #60]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004ac0:	671a      	str	r2, [r3, #112]	@ 0x70
 8004ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a0c      	ldr	r2, [pc, #48]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004acc:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004ace:	4a0b      	ldr	r2, [pc, #44]	@ (8004afc <HAL_SAI_MspInit+0x1b4>)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8004ad4:	bf00      	nop
 8004ad6:	3728      	adds	r7, #40	@ 0x28
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	40015c04 	.word	0x40015c04
 8004ae0:	2000f02c 	.word	0x2000f02c
 8004ae4:	40023800 	.word	0x40023800
 8004ae8:	40022000 	.word	0x40022000
 8004aec:	20001200 	.word	0x20001200
 8004af0:	40026470 	.word	0x40026470
 8004af4:	40015c24 	.word	0x40015c24
 8004af8:	40021800 	.word	0x40021800
 8004afc:	20001260 	.word	0x20001260
 8004b00:	400264b8 	.word	0x400264b8

08004b04 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a23      	ldr	r2, [pc, #140]	@ (8004ba0 <HAL_SAI_MspDeInit+0x9c>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d11c      	bne.n	8004b50 <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 8004b16:	4b23      	ldr	r3, [pc, #140]	@ (8004ba4 <HAL_SAI_MspDeInit+0xa0>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	4a21      	ldr	r2, [pc, #132]	@ (8004ba4 <HAL_SAI_MspDeInit+0xa0>)
 8004b1e:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 8004b20:	4b20      	ldr	r3, [pc, #128]	@ (8004ba4 <HAL_SAI_MspDeInit+0xa0>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d105      	bne.n	8004b34 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 8004b28:	4b1f      	ldr	r3, [pc, #124]	@ (8004ba8 <HAL_SAI_MspDeInit+0xa4>)
 8004b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2c:	4a1e      	ldr	r2, [pc, #120]	@ (8004ba8 <HAL_SAI_MspDeInit+0xa4>)
 8004b2e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004b32:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 8004b34:	21f0      	movs	r1, #240	@ 0xf0
 8004b36:	481d      	ldr	r0, [pc, #116]	@ (8004bac <HAL_SAI_MspDeInit+0xa8>)
 8004b38:	f005 faf8 	bl	800a12c <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b40:	4618      	mov	r0, r3
 8004b42:	f003 febf 	bl	80088c4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f003 feba 	bl	80088c4 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a16      	ldr	r2, [pc, #88]	@ (8004bb0 <HAL_SAI_MspDeInit+0xac>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d11d      	bne.n	8004b96 <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 8004b5a:	4b12      	ldr	r3, [pc, #72]	@ (8004ba4 <HAL_SAI_MspDeInit+0xa0>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	4a10      	ldr	r2, [pc, #64]	@ (8004ba4 <HAL_SAI_MspDeInit+0xa0>)
 8004b62:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8004b64:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba4 <HAL_SAI_MspDeInit+0xa0>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d105      	bne.n	8004b78 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8004b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8004ba8 <HAL_SAI_MspDeInit+0xa4>)
 8004b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b70:	4a0d      	ldr	r2, [pc, #52]	@ (8004ba8 <HAL_SAI_MspDeInit+0xa4>)
 8004b72:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004b76:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8004b78:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004b7c:	480d      	ldr	r0, [pc, #52]	@ (8004bb4 <HAL_SAI_MspDeInit+0xb0>)
 8004b7e:	f005 fad5 	bl	800a12c <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b86:	4618      	mov	r0, r3
 8004b88:	f003 fe9c 	bl	80088c4 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b90:	4618      	mov	r0, r3
 8004b92:	f003 fe97 	bl	80088c4 <HAL_DMA_DeInit>
    }
}
 8004b96:	bf00      	nop
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	40015c04 	.word	0x40015c04
 8004ba4:	2000f02c 	.word	0x2000f02c
 8004ba8:	40023800 	.word	0x40023800
 8004bac:	40022000 	.word	0x40022000
 8004bb0:	40015c24 	.word	0x40015c24
 8004bb4:	40021800 	.word	0x40021800

08004bb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b08e      	sub	sp, #56	@ 0x38
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004bc8:	4b33      	ldr	r3, [pc, #204]	@ (8004c98 <HAL_InitTick+0xe0>)
 8004bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bcc:	4a32      	ldr	r2, [pc, #200]	@ (8004c98 <HAL_InitTick+0xe0>)
 8004bce:	f043 0310 	orr.w	r3, r3, #16
 8004bd2:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bd4:	4b30      	ldr	r3, [pc, #192]	@ (8004c98 <HAL_InitTick+0xe0>)
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd8:	f003 0310 	and.w	r3, r3, #16
 8004bdc:	60fb      	str	r3, [r7, #12]
 8004bde:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004be0:	f107 0210 	add.w	r2, r7, #16
 8004be4:	f107 0314 	add.w	r3, r7, #20
 8004be8:	4611      	mov	r1, r2
 8004bea:	4618      	mov	r0, r3
 8004bec:	f009 f868 	bl	800dcc0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004bf0:	6a3b      	ldr	r3, [r7, #32]
 8004bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d103      	bne.n	8004c02 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004bfa:	f009 f839 	bl	800dc70 <HAL_RCC_GetPCLK1Freq>
 8004bfe:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c00:	e004      	b.n	8004c0c <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004c02:	f009 f835 	bl	800dc70 <HAL_RCC_GetPCLK1Freq>
 8004c06:	4603      	mov	r3, r0
 8004c08:	005b      	lsls	r3, r3, #1
 8004c0a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c0e:	4a23      	ldr	r2, [pc, #140]	@ (8004c9c <HAL_InitTick+0xe4>)
 8004c10:	fba2 2303 	umull	r2, r3, r2, r3
 8004c14:	0c9b      	lsrs	r3, r3, #18
 8004c16:	3b01      	subs	r3, #1
 8004c18:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004c1a:	4b21      	ldr	r3, [pc, #132]	@ (8004ca0 <HAL_InitTick+0xe8>)
 8004c1c:	4a21      	ldr	r2, [pc, #132]	@ (8004ca4 <HAL_InitTick+0xec>)
 8004c1e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004c20:	4b1f      	ldr	r3, [pc, #124]	@ (8004ca0 <HAL_InitTick+0xe8>)
 8004c22:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004c26:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004c28:	4a1d      	ldr	r2, [pc, #116]	@ (8004ca0 <HAL_InitTick+0xe8>)
 8004c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c2c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ca0 <HAL_InitTick+0xe8>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c34:	4b1a      	ldr	r3, [pc, #104]	@ (8004ca0 <HAL_InitTick+0xe8>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c3a:	4b19      	ldr	r3, [pc, #100]	@ (8004ca0 <HAL_InitTick+0xe8>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004c40:	4817      	ldr	r0, [pc, #92]	@ (8004ca0 <HAL_InitTick+0xe8>)
 8004c42:	f00c fa3b 	bl	80110bc <HAL_TIM_Base_Init>
 8004c46:	4603      	mov	r3, r0
 8004c48:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8004c4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d11b      	bne.n	8004c8c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004c54:	4812      	ldr	r0, [pc, #72]	@ (8004ca0 <HAL_InitTick+0xe8>)
 8004c56:	f00c fa89 	bl	801116c <HAL_TIM_Base_Start_IT>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8004c60:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d111      	bne.n	8004c8c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004c68:	2036      	movs	r0, #54	@ 0x36
 8004c6a:	f003 fc0b 	bl	8008484 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b0f      	cmp	r3, #15
 8004c72:	d808      	bhi.n	8004c86 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8004c74:	2200      	movs	r2, #0
 8004c76:	6879      	ldr	r1, [r7, #4]
 8004c78:	2036      	movs	r0, #54	@ 0x36
 8004c7a:	f003 fbe7 	bl	800844c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ca8 <HAL_InitTick+0xf0>)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6013      	str	r3, [r2, #0]
 8004c84:	e002      	b.n	8004c8c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004c8c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3738      	adds	r7, #56	@ 0x38
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	431bde83 	.word	0x431bde83
 8004ca0:	2000f030 	.word	0x2000f030
 8004ca4:	40001000 	.word	0x40001000
 8004ca8:	2000004c 	.word	0x2000004c

08004cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004cb0:	bf00      	nop
 8004cb2:	e7fd      	b.n	8004cb0 <NMI_Handler+0x4>

08004cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cb8:	bf00      	nop
 8004cba:	e7fd      	b.n	8004cb8 <HardFault_Handler+0x4>

08004cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cc0:	bf00      	nop
 8004cc2:	e7fd      	b.n	8004cc0 <MemManage_Handler+0x4>

08004cc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cc8:	bf00      	nop
 8004cca:	e7fd      	b.n	8004cc8 <BusFault_Handler+0x4>

08004ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cd0:	bf00      	nop
 8004cd2:	e7fd      	b.n	8004cd0 <UsageFault_Handler+0x4>

08004cd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004cd8:	bf00      	nop
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
	...

08004ce4 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8004ce8:	4802      	ldr	r0, [pc, #8]	@ (8004cf4 <SDMMC1_IRQHandler+0x10>)
 8004cea:	f00b f84f 	bl	800fd8c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8004cee:	bf00      	nop
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	200012c0 	.word	0x200012c0

08004cf8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004cfc:	4802      	ldr	r0, [pc, #8]	@ (8004d08 <TIM6_DAC_IRQHandler+0x10>)
 8004cfe:	f00c fb04 	bl	801130a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004d02:	bf00      	nop
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	2000f030 	.word	0x2000f030

08004d0c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8004d10:	4802      	ldr	r0, [pc, #8]	@ (8004d1c <DMA2_Stream3_IRQHandler+0x10>)
 8004d12:	f003 ff27 	bl	8008b64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004d16:	bf00      	nop
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	bf00      	nop
 8004d1c:	200013a4 	.word	0x200013a4

08004d20 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8004d24:	4802      	ldr	r0, [pc, #8]	@ (8004d30 <DMA2_Stream4_IRQHandler+0x10>)
 8004d26:	f003 ff1d 	bl	8008b64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8004d2a:	bf00      	nop
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	20001200 	.word	0x20001200

08004d34 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8004d38:	4802      	ldr	r0, [pc, #8]	@ (8004d44 <OTG_FS_IRQHandler+0x10>)
 8004d3a:	f005 fd9f 	bl	800a87c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004d3e:	bf00      	nop
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	20017f0c 	.word	0x20017f0c

08004d48 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8004d4c:	4802      	ldr	r0, [pc, #8]	@ (8004d58 <DMA2_Stream6_IRQHandler+0x10>)
 8004d4e:	f003 ff09 	bl	8008b64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004d52:	bf00      	nop
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	20001344 	.word	0x20001344

08004d5c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8004d60:	4802      	ldr	r0, [pc, #8]	@ (8004d6c <DMA2_Stream7_IRQHandler+0x10>)
 8004d62:	f003 feff 	bl	8008b64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8004d66:	bf00      	nop
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	20001260 	.word	0x20001260

08004d70 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8004d74:	4802      	ldr	r0, [pc, #8]	@ (8004d80 <LTDC_IRQHandler+0x10>)
 8004d76:	f007 ff4f 	bl	800cc18 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8004d7a:	bf00      	nop
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	20000fe4 	.word	0x20000fe4

08004d84 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8004d88:	4802      	ldr	r0, [pc, #8]	@ (8004d94 <DMA2D_IRQHandler+0x10>)
 8004d8a:	f004 fabf 	bl	800930c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8004d8e:	bf00      	nop
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	20000e4c 	.word	0x20000e4c

08004d98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b086      	sub	sp, #24
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004da0:	4a14      	ldr	r2, [pc, #80]	@ (8004df4 <_sbrk+0x5c>)
 8004da2:	4b15      	ldr	r3, [pc, #84]	@ (8004df8 <_sbrk+0x60>)
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004dac:	4b13      	ldr	r3, [pc, #76]	@ (8004dfc <_sbrk+0x64>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d102      	bne.n	8004dba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004db4:	4b11      	ldr	r3, [pc, #68]	@ (8004dfc <_sbrk+0x64>)
 8004db6:	4a12      	ldr	r2, [pc, #72]	@ (8004e00 <_sbrk+0x68>)
 8004db8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004dba:	4b10      	ldr	r3, [pc, #64]	@ (8004dfc <_sbrk+0x64>)
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d207      	bcs.n	8004dd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004dc8:	f01b fe6a 	bl	8020aa0 <__errno>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	220c      	movs	r2, #12
 8004dd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8004dd6:	e009      	b.n	8004dec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004dd8:	4b08      	ldr	r3, [pc, #32]	@ (8004dfc <_sbrk+0x64>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004dde:	4b07      	ldr	r3, [pc, #28]	@ (8004dfc <_sbrk+0x64>)
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4413      	add	r3, r2
 8004de6:	4a05      	ldr	r2, [pc, #20]	@ (8004dfc <_sbrk+0x64>)
 8004de8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004dea:	68fb      	ldr	r3, [r7, #12]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	20050000 	.word	0x20050000
 8004df8:	00000800 	.word	0x00000800
 8004dfc:	2000f07c 	.word	0x2000f07c
 8004e00:	200183d0 	.word	0x200183d0

08004e04 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e08:	4b06      	ldr	r3, [pc, #24]	@ (8004e24 <SystemInit+0x20>)
 8004e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e0e:	4a05      	ldr	r2, [pc, #20]	@ (8004e24 <SystemInit+0x20>)
 8004e10:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e14:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e18:	bf00      	nop
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	e000ed00 	.word	0xe000ed00

08004e28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004e28:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004e2c:	480d      	ldr	r0, [pc, #52]	@ (8004e64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004e2e:	490e      	ldr	r1, [pc, #56]	@ (8004e68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004e30:	4a0e      	ldr	r2, [pc, #56]	@ (8004e6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e34:	e002      	b.n	8004e3c <LoopCopyDataInit>

08004e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e3a:	3304      	adds	r3, #4

08004e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e40:	d3f9      	bcc.n	8004e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e42:	4a0b      	ldr	r2, [pc, #44]	@ (8004e70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004e44:	4c0b      	ldr	r4, [pc, #44]	@ (8004e74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e48:	e001      	b.n	8004e4e <LoopFillZerobss>

08004e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e4c:	3204      	adds	r2, #4

08004e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e50:	d3fb      	bcc.n	8004e4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e52:	f7ff ffd7 	bl	8004e04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e56:	f01b fe29 	bl	8020aac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e5a:	f7fb fde3 	bl	8000a24 <main>
  bx  lr    
 8004e5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004e60:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004e64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e68:	200009a4 	.word	0x200009a4
  ldr r2, =_sidata
 8004e6c:	080311e4 	.word	0x080311e4
  ldr r2, =_sbss
 8004e70:	20000ae4 	.word	0x20000ae4
  ldr r4, =_ebss
 8004e74:	200183d0 	.word	0x200183d0

08004e78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e78:	e7fe      	b.n	8004e78 <ADC_IRQHandler>
	...

08004e7c <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b088      	sub	sp, #32
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	607b      	str	r3, [r7, #4]
 8004e84:	4603      	mov	r3, r0
 8004e86:	81fb      	strh	r3, [r7, #14]
 8004e88:	460b      	mov	r3, r1
 8004e8a:	81bb      	strh	r3, [r7, #12]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8004e90:	2300      	movs	r3, #0
 8004e92:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8004e94:	89bb      	ldrh	r3, [r7, #12]
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 8004e9a:	89bb      	ldrh	r3, [r7, #12]
 8004e9c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004ea0:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8004ea6:	f001 fc71 	bl	800678c <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 8004eaa:	89fb      	ldrh	r3, [r7, #14]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2203      	movs	r2, #3
 8004eb0:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f001 fafb 	bl	80064b0 <CODEC_IO_Write>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8004ec4:	89fb      	ldrh	r3, [r7, #14]
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f640 0117 	movw	r1, #2071	@ 0x817
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f001 faee 	bl	80064b0 <CODEC_IO_Write>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	4413      	add	r3, r2
 8004edc:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 8004ede:	89fb      	ldrh	r3, [r7, #14]
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f001 fae1 	bl	80064b0 <CODEC_IO_Write>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8004ef8:	89fb      	ldrh	r3, [r7, #14]
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	226c      	movs	r2, #108	@ 0x6c
 8004efe:	2139      	movs	r1, #57	@ 0x39
 8004f00:	4618      	mov	r0, r3
 8004f02:	f001 fad5 	bl	80064b0 <CODEC_IO_Write>
 8004f06:	4603      	mov	r3, r0
 8004f08:	461a      	mov	r2, r3
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 8004f10:	8afb      	ldrh	r3, [r7, #22]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00c      	beq.n	8004f30 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 8004f16:	89fb      	ldrh	r3, [r7, #14]
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2213      	movs	r2, #19
 8004f1c:	2101      	movs	r1, #1
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f001 fac6 	bl	80064b0 <CODEC_IO_Write>
 8004f24:	4603      	mov	r3, r0
 8004f26:	461a      	mov	r2, r3
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	4413      	add	r3, r2
 8004f2c:	61fb      	str	r3, [r7, #28]
 8004f2e:	e00b      	b.n	8004f48 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 8004f30:	89fb      	ldrh	r3, [r7, #14]
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2203      	movs	r2, #3
 8004f36:	2101      	movs	r1, #1
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f001 fab9 	bl	80064b0 <CODEC_IO_Write>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	461a      	mov	r2, r3
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	4413      	add	r3, r2
 8004f46:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 8004f48:	2032      	movs	r0, #50	@ 0x32
 8004f4a:	f001 fc87 	bl	800685c <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 8004f4e:	8b3b      	ldrh	r3, [r7, #24]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f000 815f 	beq.w	8005214 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 8004f56:	4bae      	ldr	r3, [pc, #696]	@ (8005210 <wm8994_Init+0x394>)
 8004f58:	2201      	movs	r2, #1
 8004f5a:	601a      	str	r2, [r3, #0]

    switch (output_device)
 8004f5c:	8b3b      	ldrh	r3, [r7, #24]
 8004f5e:	2b03      	cmp	r3, #3
 8004f60:	f000 808c 	beq.w	800507c <wm8994_Init+0x200>
 8004f64:	2b03      	cmp	r3, #3
 8004f66:	f300 8111 	bgt.w	800518c <wm8994_Init+0x310>
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d002      	beq.n	8004f74 <wm8994_Init+0xf8>
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d042      	beq.n	8004ff8 <wm8994_Init+0x17c>
 8004f72:	e10b      	b.n	800518c <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8004f74:	89fb      	ldrh	r3, [r7, #14]
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8004f7c:	2105      	movs	r1, #5
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f001 fa96 	bl	80064b0 <CODEC_IO_Write>
 8004f84:	4603      	mov	r3, r0
 8004f86:	461a      	mov	r2, r3
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8004f8e:	89fb      	ldrh	r3, [r7, #14]
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2200      	movs	r2, #0
 8004f94:	f240 6101 	movw	r1, #1537	@ 0x601
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f001 fa89 	bl	80064b0 <CODEC_IO_Write>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8004fa8:	89fb      	ldrh	r3, [r7, #14]
 8004faa:	b2db      	uxtb	r3, r3
 8004fac:	2200      	movs	r2, #0
 8004fae:	f240 6102 	movw	r1, #1538	@ 0x602
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f001 fa7c 	bl	80064b0 <CODEC_IO_Write>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	461a      	mov	r2, r3
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8004fc2:	89fb      	ldrh	r3, [r7, #14]
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f240 6104 	movw	r1, #1540	@ 0x604
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f001 fa6f 	bl	80064b0 <CODEC_IO_Write>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	4413      	add	r3, r2
 8004fda:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8004fdc:	89fb      	ldrh	r3, [r7, #14]
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	f240 6105 	movw	r1, #1541	@ 0x605
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f001 fa62 	bl	80064b0 <CODEC_IO_Write>
 8004fec:	4603      	mov	r3, r0
 8004fee:	461a      	mov	r2, r3
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	61fb      	str	r3, [r7, #28]
      break;
 8004ff6:	e110      	b.n	800521a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8004ff8:	89fb      	ldrh	r3, [r7, #14]
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	f240 3203 	movw	r2, #771	@ 0x303
 8005000:	2105      	movs	r1, #5
 8005002:	4618      	mov	r0, r3
 8005004:	f001 fa54 	bl	80064b0 <CODEC_IO_Write>
 8005008:	4603      	mov	r3, r0
 800500a:	461a      	mov	r2, r3
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	4413      	add	r3, r2
 8005010:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8005012:	89fb      	ldrh	r3, [r7, #14]
 8005014:	b2db      	uxtb	r3, r3
 8005016:	2201      	movs	r2, #1
 8005018:	f240 6101 	movw	r1, #1537	@ 0x601
 800501c:	4618      	mov	r0, r3
 800501e:	f001 fa47 	bl	80064b0 <CODEC_IO_Write>
 8005022:	4603      	mov	r3, r0
 8005024:	461a      	mov	r2, r3
 8005026:	69fb      	ldr	r3, [r7, #28]
 8005028:	4413      	add	r3, r2
 800502a:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800502c:	89fb      	ldrh	r3, [r7, #14]
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2201      	movs	r2, #1
 8005032:	f240 6102 	movw	r1, #1538	@ 0x602
 8005036:	4618      	mov	r0, r3
 8005038:	f001 fa3a 	bl	80064b0 <CODEC_IO_Write>
 800503c:	4603      	mov	r3, r0
 800503e:	461a      	mov	r2, r3
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	4413      	add	r3, r2
 8005044:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8005046:	89fb      	ldrh	r3, [r7, #14]
 8005048:	b2db      	uxtb	r3, r3
 800504a:	2200      	movs	r2, #0
 800504c:	f240 6104 	movw	r1, #1540	@ 0x604
 8005050:	4618      	mov	r0, r3
 8005052:	f001 fa2d 	bl	80064b0 <CODEC_IO_Write>
 8005056:	4603      	mov	r3, r0
 8005058:	461a      	mov	r2, r3
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	4413      	add	r3, r2
 800505e:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8005060:	89fb      	ldrh	r3, [r7, #14]
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2200      	movs	r2, #0
 8005066:	f240 6105 	movw	r1, #1541	@ 0x605
 800506a:	4618      	mov	r0, r3
 800506c:	f001 fa20 	bl	80064b0 <CODEC_IO_Write>
 8005070:	4603      	mov	r3, r0
 8005072:	461a      	mov	r2, r3
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	4413      	add	r3, r2
 8005078:	61fb      	str	r3, [r7, #28]
      break;
 800507a:	e0ce      	b.n	800521a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800507c:	8afb      	ldrh	r3, [r7, #22]
 800507e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005082:	d141      	bne.n	8005108 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8005084:	89fb      	ldrh	r3, [r7, #14]
 8005086:	b2db      	uxtb	r3, r3
 8005088:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800508c:	2105      	movs	r1, #5
 800508e:	4618      	mov	r0, r3
 8005090:	f001 fa0e 	bl	80064b0 <CODEC_IO_Write>
 8005094:	4603      	mov	r3, r0
 8005096:	461a      	mov	r2, r3
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	4413      	add	r3, r2
 800509c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 800509e:	89fb      	ldrh	r3, [r7, #14]
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2203      	movs	r2, #3
 80050a4:	f240 6101 	movw	r1, #1537	@ 0x601
 80050a8:	4618      	mov	r0, r3
 80050aa:	f001 fa01 	bl	80064b0 <CODEC_IO_Write>
 80050ae:	4603      	mov	r3, r0
 80050b0:	461a      	mov	r2, r3
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	4413      	add	r3, r2
 80050b6:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 80050b8:	89fb      	ldrh	r3, [r7, #14]
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	2203      	movs	r2, #3
 80050be:	f240 6102 	movw	r1, #1538	@ 0x602
 80050c2:	4618      	mov	r0, r3
 80050c4:	f001 f9f4 	bl	80064b0 <CODEC_IO_Write>
 80050c8:	4603      	mov	r3, r0
 80050ca:	461a      	mov	r2, r3
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	4413      	add	r3, r2
 80050d0:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 80050d2:	89fb      	ldrh	r3, [r7, #14]
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2203      	movs	r2, #3
 80050d8:	f240 6104 	movw	r1, #1540	@ 0x604
 80050dc:	4618      	mov	r0, r3
 80050de:	f001 f9e7 	bl	80064b0 <CODEC_IO_Write>
 80050e2:	4603      	mov	r3, r0
 80050e4:	461a      	mov	r2, r3
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	4413      	add	r3, r2
 80050ea:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 80050ec:	89fb      	ldrh	r3, [r7, #14]
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	2203      	movs	r2, #3
 80050f2:	f240 6105 	movw	r1, #1541	@ 0x605
 80050f6:	4618      	mov	r0, r3
 80050f8:	f001 f9da 	bl	80064b0 <CODEC_IO_Write>
 80050fc:	4603      	mov	r3, r0
 80050fe:	461a      	mov	r2, r3
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	4413      	add	r3, r2
 8005104:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 8005106:	e088      	b.n	800521a <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8005108:	89fb      	ldrh	r3, [r7, #14]
 800510a:	b2db      	uxtb	r3, r3
 800510c:	f640 720f 	movw	r2, #3855	@ 0xf0f
 8005110:	2105      	movs	r1, #5
 8005112:	4618      	mov	r0, r3
 8005114:	f001 f9cc 	bl	80064b0 <CODEC_IO_Write>
 8005118:	4603      	mov	r3, r0
 800511a:	461a      	mov	r2, r3
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	4413      	add	r3, r2
 8005120:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8005122:	89fb      	ldrh	r3, [r7, #14]
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2201      	movs	r2, #1
 8005128:	f240 6101 	movw	r1, #1537	@ 0x601
 800512c:	4618      	mov	r0, r3
 800512e:	f001 f9bf 	bl	80064b0 <CODEC_IO_Write>
 8005132:	4603      	mov	r3, r0
 8005134:	461a      	mov	r2, r3
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	4413      	add	r3, r2
 800513a:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800513c:	89fb      	ldrh	r3, [r7, #14]
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2201      	movs	r2, #1
 8005142:	f240 6102 	movw	r1, #1538	@ 0x602
 8005146:	4618      	mov	r0, r3
 8005148:	f001 f9b2 	bl	80064b0 <CODEC_IO_Write>
 800514c:	4603      	mov	r3, r0
 800514e:	461a      	mov	r2, r3
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	4413      	add	r3, r2
 8005154:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8005156:	89fb      	ldrh	r3, [r7, #14]
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2202      	movs	r2, #2
 800515c:	f240 6104 	movw	r1, #1540	@ 0x604
 8005160:	4618      	mov	r0, r3
 8005162:	f001 f9a5 	bl	80064b0 <CODEC_IO_Write>
 8005166:	4603      	mov	r3, r0
 8005168:	461a      	mov	r2, r3
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	4413      	add	r3, r2
 800516e:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 8005170:	89fb      	ldrh	r3, [r7, #14]
 8005172:	b2db      	uxtb	r3, r3
 8005174:	2202      	movs	r2, #2
 8005176:	f240 6105 	movw	r1, #1541	@ 0x605
 800517a:	4618      	mov	r0, r3
 800517c:	f001 f998 	bl	80064b0 <CODEC_IO_Write>
 8005180:	4603      	mov	r3, r0
 8005182:	461a      	mov	r2, r3
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	4413      	add	r3, r2
 8005188:	61fb      	str	r3, [r7, #28]
      break;
 800518a:	e046      	b.n	800521a <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800518c:	89fb      	ldrh	r3, [r7, #14]
 800518e:	b2db      	uxtb	r3, r3
 8005190:	f240 3203 	movw	r2, #771	@ 0x303
 8005194:	2105      	movs	r1, #5
 8005196:	4618      	mov	r0, r3
 8005198:	f001 f98a 	bl	80064b0 <CODEC_IO_Write>
 800519c:	4603      	mov	r3, r0
 800519e:	461a      	mov	r2, r3
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	4413      	add	r3, r2
 80051a4:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80051a6:	89fb      	ldrh	r3, [r7, #14]
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2201      	movs	r2, #1
 80051ac:	f240 6101 	movw	r1, #1537	@ 0x601
 80051b0:	4618      	mov	r0, r3
 80051b2:	f001 f97d 	bl	80064b0 <CODEC_IO_Write>
 80051b6:	4603      	mov	r3, r0
 80051b8:	461a      	mov	r2, r3
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	4413      	add	r3, r2
 80051be:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80051c0:	89fb      	ldrh	r3, [r7, #14]
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	2201      	movs	r2, #1
 80051c6:	f240 6102 	movw	r1, #1538	@ 0x602
 80051ca:	4618      	mov	r0, r3
 80051cc:	f001 f970 	bl	80064b0 <CODEC_IO_Write>
 80051d0:	4603      	mov	r3, r0
 80051d2:	461a      	mov	r2, r3
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	4413      	add	r3, r2
 80051d8:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80051da:	89fb      	ldrh	r3, [r7, #14]
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	2200      	movs	r2, #0
 80051e0:	f240 6104 	movw	r1, #1540	@ 0x604
 80051e4:	4618      	mov	r0, r3
 80051e6:	f001 f963 	bl	80064b0 <CODEC_IO_Write>
 80051ea:	4603      	mov	r3, r0
 80051ec:	461a      	mov	r2, r3
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	4413      	add	r3, r2
 80051f2:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80051f4:	89fb      	ldrh	r3, [r7, #14]
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2200      	movs	r2, #0
 80051fa:	f240 6105 	movw	r1, #1541	@ 0x605
 80051fe:	4618      	mov	r0, r3
 8005200:	f001 f956 	bl	80064b0 <CODEC_IO_Write>
 8005204:	4603      	mov	r3, r0
 8005206:	461a      	mov	r2, r3
 8005208:	69fb      	ldr	r3, [r7, #28]
 800520a:	4413      	add	r3, r2
 800520c:	61fb      	str	r3, [r7, #28]
      break;
 800520e:	e004      	b.n	800521a <wm8994_Init+0x39e>
 8005210:	2000f080 	.word	0x2000f080
    }
  }
  else
  {
    outputEnabled = 0;
 8005214:	4b99      	ldr	r3, [pc, #612]	@ (800547c <wm8994_Init+0x600>)
 8005216:	2200      	movs	r2, #0
 8005218:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 800521a:	8afb      	ldrh	r3, [r7, #22]
 800521c:	2b00      	cmp	r3, #0
 800521e:	f000 81ab 	beq.w	8005578 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 8005222:	4b97      	ldr	r3, [pc, #604]	@ (8005480 <wm8994_Init+0x604>)
 8005224:	2201      	movs	r2, #1
 8005226:	601a      	str	r2, [r3, #0]
    switch (input_device)
 8005228:	8afb      	ldrh	r3, [r7, #22]
 800522a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800522e:	f000 8129 	beq.w	8005484 <wm8994_Init+0x608>
 8005232:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005236:	f300 819b 	bgt.w	8005570 <wm8994_Init+0x6f4>
 800523a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800523e:	d05a      	beq.n	80052f6 <wm8994_Init+0x47a>
 8005240:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005244:	f300 8194 	bgt.w	8005570 <wm8994_Init+0x6f4>
 8005248:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800524c:	f000 80c6 	beq.w	80053dc <wm8994_Init+0x560>
 8005250:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005254:	f040 818c 	bne.w	8005570 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 8005258:	89fb      	ldrh	r3, [r7, #14]
 800525a:	b2db      	uxtb	r3, r3
 800525c:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 8005260:	2104      	movs	r1, #4
 8005262:	4618      	mov	r0, r3
 8005264:	f001 f924 	bl	80064b0 <CODEC_IO_Write>
 8005268:	4603      	mov	r3, r0
 800526a:	461a      	mov	r2, r3
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	4413      	add	r3, r2
 8005270:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8005272:	89fb      	ldrh	r3, [r7, #14]
 8005274:	b2db      	uxtb	r3, r3
 8005276:	22db      	movs	r2, #219	@ 0xdb
 8005278:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 800527c:	4618      	mov	r0, r3
 800527e:	f001 f917 	bl	80064b0 <CODEC_IO_Write>
 8005282:	4603      	mov	r3, r0
 8005284:	461a      	mov	r2, r3
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	4413      	add	r3, r2
 800528a:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 800528c:	89fb      	ldrh	r3, [r7, #14]
 800528e:	b2db      	uxtb	r3, r3
 8005290:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8005294:	2102      	movs	r1, #2
 8005296:	4618      	mov	r0, r3
 8005298:	f001 f90a 	bl	80064b0 <CODEC_IO_Write>
 800529c:	4603      	mov	r3, r0
 800529e:	461a      	mov	r2, r3
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	4413      	add	r3, r2
 80052a4:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80052a6:	89fb      	ldrh	r3, [r7, #14]
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2202      	movs	r2, #2
 80052ac:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 80052b0:	4618      	mov	r0, r3
 80052b2:	f001 f8fd 	bl	80064b0 <CODEC_IO_Write>
 80052b6:	4603      	mov	r3, r0
 80052b8:	461a      	mov	r2, r3
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	4413      	add	r3, r2
 80052be:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80052c0:	89fb      	ldrh	r3, [r7, #14]
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2202      	movs	r2, #2
 80052c6:	f240 6109 	movw	r1, #1545	@ 0x609
 80052ca:	4618      	mov	r0, r3
 80052cc:	f001 f8f0 	bl	80064b0 <CODEC_IO_Write>
 80052d0:	4603      	mov	r3, r0
 80052d2:	461a      	mov	r2, r3
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	4413      	add	r3, r2
 80052d8:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 80052da:	89fb      	ldrh	r3, [r7, #14]
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	220e      	movs	r2, #14
 80052e0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80052e4:	4618      	mov	r0, r3
 80052e6:	f001 f8e3 	bl	80064b0 <CODEC_IO_Write>
 80052ea:	4603      	mov	r3, r0
 80052ec:	461a      	mov	r2, r3
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	4413      	add	r3, r2
 80052f2:	61fb      	str	r3, [r7, #28]
      break;
 80052f4:	e143      	b.n	800557e <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 80052f6:	89fb      	ldrh	r3, [r7, #14]
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2211      	movs	r2, #17
 80052fc:	2128      	movs	r1, #40	@ 0x28
 80052fe:	4618      	mov	r0, r3
 8005300:	f001 f8d6 	bl	80064b0 <CODEC_IO_Write>
 8005304:	4603      	mov	r3, r0
 8005306:	461a      	mov	r2, r3
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	4413      	add	r3, r2
 800530c:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 800530e:	89fb      	ldrh	r3, [r7, #14]
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2235      	movs	r2, #53	@ 0x35
 8005314:	2129      	movs	r1, #41	@ 0x29
 8005316:	4618      	mov	r0, r3
 8005318:	f001 f8ca 	bl	80064b0 <CODEC_IO_Write>
 800531c:	4603      	mov	r3, r0
 800531e:	461a      	mov	r2, r3
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	4413      	add	r3, r2
 8005324:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 8005326:	89fb      	ldrh	r3, [r7, #14]
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2235      	movs	r2, #53	@ 0x35
 800532c:	212a      	movs	r1, #42	@ 0x2a
 800532e:	4618      	mov	r0, r3
 8005330:	f001 f8be 	bl	80064b0 <CODEC_IO_Write>
 8005334:	4603      	mov	r3, r0
 8005336:	461a      	mov	r2, r3
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	4413      	add	r3, r2
 800533c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 800533e:	89fb      	ldrh	r3, [r7, #14]
 8005340:	b2db      	uxtb	r3, r3
 8005342:	f240 3203 	movw	r2, #771	@ 0x303
 8005346:	2104      	movs	r1, #4
 8005348:	4618      	mov	r0, r3
 800534a:	f001 f8b1 	bl	80064b0 <CODEC_IO_Write>
 800534e:	4603      	mov	r3, r0
 8005350:	461a      	mov	r2, r3
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	4413      	add	r3, r2
 8005356:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8005358:	89fb      	ldrh	r3, [r7, #14]
 800535a:	b2db      	uxtb	r3, r3
 800535c:	22db      	movs	r2, #219	@ 0xdb
 800535e:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8005362:	4618      	mov	r0, r3
 8005364:	f001 f8a4 	bl	80064b0 <CODEC_IO_Write>
 8005368:	4603      	mov	r3, r0
 800536a:	461a      	mov	r2, r3
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	4413      	add	r3, r2
 8005370:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8005372:	89fb      	ldrh	r3, [r7, #14]
 8005374:	b2db      	uxtb	r3, r3
 8005376:	f246 3250 	movw	r2, #25424	@ 0x6350
 800537a:	2102      	movs	r1, #2
 800537c:	4618      	mov	r0, r3
 800537e:	f001 f897 	bl	80064b0 <CODEC_IO_Write>
 8005382:	4603      	mov	r3, r0
 8005384:	461a      	mov	r2, r3
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	4413      	add	r3, r2
 800538a:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800538c:	89fb      	ldrh	r3, [r7, #14]
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2202      	movs	r2, #2
 8005392:	f240 6106 	movw	r1, #1542	@ 0x606
 8005396:	4618      	mov	r0, r3
 8005398:	f001 f88a 	bl	80064b0 <CODEC_IO_Write>
 800539c:	4603      	mov	r3, r0
 800539e:	461a      	mov	r2, r3
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	4413      	add	r3, r2
 80053a4:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80053a6:	89fb      	ldrh	r3, [r7, #14]
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	2202      	movs	r2, #2
 80053ac:	f240 6107 	movw	r1, #1543	@ 0x607
 80053b0:	4618      	mov	r0, r3
 80053b2:	f001 f87d 	bl	80064b0 <CODEC_IO_Write>
 80053b6:	4603      	mov	r3, r0
 80053b8:	461a      	mov	r2, r3
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	4413      	add	r3, r2
 80053be:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80053c0:	89fb      	ldrh	r3, [r7, #14]
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	220d      	movs	r2, #13
 80053c6:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80053ca:	4618      	mov	r0, r3
 80053cc:	f001 f870 	bl	80064b0 <CODEC_IO_Write>
 80053d0:	4603      	mov	r3, r0
 80053d2:	461a      	mov	r2, r3
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	4413      	add	r3, r2
 80053d8:	61fb      	str	r3, [r7, #28]
      break;
 80053da:	e0d0      	b.n	800557e <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 80053dc:	89fb      	ldrh	r3, [r7, #14]
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 80053e4:	2104      	movs	r1, #4
 80053e6:	4618      	mov	r0, r3
 80053e8:	f001 f862 	bl	80064b0 <CODEC_IO_Write>
 80053ec:	4603      	mov	r3, r0
 80053ee:	461a      	mov	r2, r3
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	4413      	add	r3, r2
 80053f4:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80053f6:	89fb      	ldrh	r3, [r7, #14]
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	22db      	movs	r2, #219	@ 0xdb
 80053fc:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8005400:	4618      	mov	r0, r3
 8005402:	f001 f855 	bl	80064b0 <CODEC_IO_Write>
 8005406:	4603      	mov	r3, r0
 8005408:	461a      	mov	r2, r3
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	4413      	add	r3, r2
 800540e:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8005410:	89fb      	ldrh	r3, [r7, #14]
 8005412:	b2db      	uxtb	r3, r3
 8005414:	f246 3250 	movw	r2, #25424	@ 0x6350
 8005418:	2102      	movs	r1, #2
 800541a:	4618      	mov	r0, r3
 800541c:	f001 f848 	bl	80064b0 <CODEC_IO_Write>
 8005420:	4603      	mov	r3, r0
 8005422:	461a      	mov	r2, r3
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	4413      	add	r3, r2
 8005428:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800542a:	89fb      	ldrh	r3, [r7, #14]
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2202      	movs	r2, #2
 8005430:	f240 6106 	movw	r1, #1542	@ 0x606
 8005434:	4618      	mov	r0, r3
 8005436:	f001 f83b 	bl	80064b0 <CODEC_IO_Write>
 800543a:	4603      	mov	r3, r0
 800543c:	461a      	mov	r2, r3
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	4413      	add	r3, r2
 8005442:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8005444:	89fb      	ldrh	r3, [r7, #14]
 8005446:	b2db      	uxtb	r3, r3
 8005448:	2202      	movs	r2, #2
 800544a:	f240 6107 	movw	r1, #1543	@ 0x607
 800544e:	4618      	mov	r0, r3
 8005450:	f001 f82e 	bl	80064b0 <CODEC_IO_Write>
 8005454:	4603      	mov	r3, r0
 8005456:	461a      	mov	r2, r3
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	4413      	add	r3, r2
 800545c:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 800545e:	89fb      	ldrh	r3, [r7, #14]
 8005460:	b2db      	uxtb	r3, r3
 8005462:	220d      	movs	r2, #13
 8005464:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8005468:	4618      	mov	r0, r3
 800546a:	f001 f821 	bl	80064b0 <CODEC_IO_Write>
 800546e:	4603      	mov	r3, r0
 8005470:	461a      	mov	r2, r3
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	4413      	add	r3, r2
 8005476:	61fb      	str	r3, [r7, #28]
      break; 
 8005478:	e081      	b.n	800557e <wm8994_Init+0x702>
 800547a:	bf00      	nop
 800547c:	2000f080 	.word	0x2000f080
 8005480:	2000f084 	.word	0x2000f084
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8005484:	89fb      	ldrh	r3, [r7, #14]
 8005486:	b2db      	uxtb	r3, r3
 8005488:	f640 723c 	movw	r2, #3900	@ 0xf3c
 800548c:	2104      	movs	r1, #4
 800548e:	4618      	mov	r0, r3
 8005490:	f001 f80e 	bl	80064b0 <CODEC_IO_Write>
 8005494:	4603      	mov	r3, r0
 8005496:	461a      	mov	r2, r3
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	4413      	add	r3, r2
 800549c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800549e:	89fb      	ldrh	r3, [r7, #14]
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	22db      	movs	r2, #219	@ 0xdb
 80054a4:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 80054a8:	4618      	mov	r0, r3
 80054aa:	f001 f801 	bl	80064b0 <CODEC_IO_Write>
 80054ae:	4603      	mov	r3, r0
 80054b0:	461a      	mov	r2, r3
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	4413      	add	r3, r2
 80054b6:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80054b8:	89fb      	ldrh	r3, [r7, #14]
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	22db      	movs	r2, #219	@ 0xdb
 80054be:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80054c2:	4618      	mov	r0, r3
 80054c4:	f000 fff4 	bl	80064b0 <CODEC_IO_Write>
 80054c8:	4603      	mov	r3, r0
 80054ca:	461a      	mov	r2, r3
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	4413      	add	r3, r2
 80054d0:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 80054d2:	89fb      	ldrh	r3, [r7, #14]
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 80054da:	2102      	movs	r1, #2
 80054dc:	4618      	mov	r0, r3
 80054de:	f000 ffe7 	bl	80064b0 <CODEC_IO_Write>
 80054e2:	4603      	mov	r3, r0
 80054e4:	461a      	mov	r2, r3
 80054e6:	69fb      	ldr	r3, [r7, #28]
 80054e8:	4413      	add	r3, r2
 80054ea:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80054ec:	89fb      	ldrh	r3, [r7, #14]
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	2202      	movs	r2, #2
 80054f2:	f240 6106 	movw	r1, #1542	@ 0x606
 80054f6:	4618      	mov	r0, r3
 80054f8:	f000 ffda 	bl	80064b0 <CODEC_IO_Write>
 80054fc:	4603      	mov	r3, r0
 80054fe:	461a      	mov	r2, r3
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	4413      	add	r3, r2
 8005504:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8005506:	89fb      	ldrh	r3, [r7, #14]
 8005508:	b2db      	uxtb	r3, r3
 800550a:	2202      	movs	r2, #2
 800550c:	f240 6107 	movw	r1, #1543	@ 0x607
 8005510:	4618      	mov	r0, r3
 8005512:	f000 ffcd 	bl	80064b0 <CODEC_IO_Write>
 8005516:	4603      	mov	r3, r0
 8005518:	461a      	mov	r2, r3
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	4413      	add	r3, r2
 800551e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8005520:	89fb      	ldrh	r3, [r7, #14]
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2202      	movs	r2, #2
 8005526:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 800552a:	4618      	mov	r0, r3
 800552c:	f000 ffc0 	bl	80064b0 <CODEC_IO_Write>
 8005530:	4603      	mov	r3, r0
 8005532:	461a      	mov	r2, r3
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	4413      	add	r3, r2
 8005538:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 800553a:	89fb      	ldrh	r3, [r7, #14]
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2202      	movs	r2, #2
 8005540:	f240 6109 	movw	r1, #1545	@ 0x609
 8005544:	4618      	mov	r0, r3
 8005546:	f000 ffb3 	bl	80064b0 <CODEC_IO_Write>
 800554a:	4603      	mov	r3, r0
 800554c:	461a      	mov	r2, r3
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	4413      	add	r3, r2
 8005552:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8005554:	89fb      	ldrh	r3, [r7, #14]
 8005556:	b2db      	uxtb	r3, r3
 8005558:	220d      	movs	r2, #13
 800555a:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800555e:	4618      	mov	r0, r3
 8005560:	f000 ffa6 	bl	80064b0 <CODEC_IO_Write>
 8005564:	4603      	mov	r3, r0
 8005566:	461a      	mov	r2, r3
 8005568:	69fb      	ldr	r3, [r7, #28]
 800556a:	4413      	add	r3, r2
 800556c:	61fb      	str	r3, [r7, #28]
      break;    
 800556e:	e006      	b.n	800557e <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8005570:	69fb      	ldr	r3, [r7, #28]
 8005572:	3301      	adds	r3, #1
 8005574:	61fb      	str	r3, [r7, #28]
      break;
 8005576:	e002      	b.n	800557e <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8005578:	4ba4      	ldr	r3, [pc, #656]	@ (800580c <wm8994_Init+0x990>)
 800557a:	2200      	movs	r2, #0
 800557c:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4aa3      	ldr	r2, [pc, #652]	@ (8005810 <wm8994_Init+0x994>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d079      	beq.n	800567a <wm8994_Init+0x7fe>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4aa1      	ldr	r2, [pc, #644]	@ (8005810 <wm8994_Init+0x994>)
 800558a:	4293      	cmp	r3, r2
 800558c:	f200 80ad 	bhi.w	80056ea <wm8994_Init+0x86e>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8005596:	4293      	cmp	r3, r2
 8005598:	d061      	beq.n	800565e <wm8994_Init+0x7e2>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80055a0:	4293      	cmp	r3, r2
 80055a2:	f200 80a2 	bhi.w	80056ea <wm8994_Init+0x86e>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80055ac:	4293      	cmp	r3, r2
 80055ae:	f000 808e 	beq.w	80056ce <wm8994_Init+0x852>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80055b8:	4293      	cmp	r3, r2
 80055ba:	f200 8096 	bhi.w	80056ea <wm8994_Init+0x86e>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80055c4:	d03d      	beq.n	8005642 <wm8994_Init+0x7c6>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80055cc:	f200 808d 	bhi.w	80056ea <wm8994_Init+0x86e>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f245 6222 	movw	r2, #22050	@ 0x5622
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d06b      	beq.n	80056b2 <wm8994_Init+0x836>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f245 6222 	movw	r2, #22050	@ 0x5622
 80055e0:	4293      	cmp	r3, r2
 80055e2:	f200 8082 	bhi.w	80056ea <wm8994_Init+0x86e>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80055ec:	d01b      	beq.n	8005626 <wm8994_Init+0x7aa>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80055f4:	d879      	bhi.n	80056ea <wm8994_Init+0x86e>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80055fc:	d005      	beq.n	800560a <wm8994_Init+0x78e>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8005604:	4293      	cmp	r3, r2
 8005606:	d046      	beq.n	8005696 <wm8994_Init+0x81a>
 8005608:	e06f      	b.n	80056ea <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 800560a:	89fb      	ldrh	r3, [r7, #14]
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2203      	movs	r2, #3
 8005610:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8005614:	4618      	mov	r0, r3
 8005616:	f000 ff4b 	bl	80064b0 <CODEC_IO_Write>
 800561a:	4603      	mov	r3, r0
 800561c:	461a      	mov	r2, r3
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	4413      	add	r3, r2
 8005622:	61fb      	str	r3, [r7, #28]
    break;
 8005624:	e06f      	b.n	8005706 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8005626:	89fb      	ldrh	r3, [r7, #14]
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2233      	movs	r2, #51	@ 0x33
 800562c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8005630:	4618      	mov	r0, r3
 8005632:	f000 ff3d 	bl	80064b0 <CODEC_IO_Write>
 8005636:	4603      	mov	r3, r0
 8005638:	461a      	mov	r2, r3
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	4413      	add	r3, r2
 800563e:	61fb      	str	r3, [r7, #28]
    break;
 8005640:	e061      	b.n	8005706 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 8005642:	89fb      	ldrh	r3, [r7, #14]
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2263      	movs	r2, #99	@ 0x63
 8005648:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800564c:	4618      	mov	r0, r3
 800564e:	f000 ff2f 	bl	80064b0 <CODEC_IO_Write>
 8005652:	4603      	mov	r3, r0
 8005654:	461a      	mov	r2, r3
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	4413      	add	r3, r2
 800565a:	61fb      	str	r3, [r7, #28]
    break;
 800565c:	e053      	b.n	8005706 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 800565e:	89fb      	ldrh	r3, [r7, #14]
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2283      	movs	r2, #131	@ 0x83
 8005664:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8005668:	4618      	mov	r0, r3
 800566a:	f000 ff21 	bl	80064b0 <CODEC_IO_Write>
 800566e:	4603      	mov	r3, r0
 8005670:	461a      	mov	r2, r3
 8005672:	69fb      	ldr	r3, [r7, #28]
 8005674:	4413      	add	r3, r2
 8005676:	61fb      	str	r3, [r7, #28]
    break;
 8005678:	e045      	b.n	8005706 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 800567a:	89fb      	ldrh	r3, [r7, #14]
 800567c:	b2db      	uxtb	r3, r3
 800567e:	22a3      	movs	r2, #163	@ 0xa3
 8005680:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8005684:	4618      	mov	r0, r3
 8005686:	f000 ff13 	bl	80064b0 <CODEC_IO_Write>
 800568a:	4603      	mov	r3, r0
 800568c:	461a      	mov	r2, r3
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	4413      	add	r3, r2
 8005692:	61fb      	str	r3, [r7, #28]
    break;
 8005694:	e037      	b.n	8005706 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8005696:	89fb      	ldrh	r3, [r7, #14]
 8005698:	b2db      	uxtb	r3, r3
 800569a:	2213      	movs	r2, #19
 800569c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 ff05 	bl	80064b0 <CODEC_IO_Write>
 80056a6:	4603      	mov	r3, r0
 80056a8:	461a      	mov	r2, r3
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	4413      	add	r3, r2
 80056ae:	61fb      	str	r3, [r7, #28]
    break;
 80056b0:	e029      	b.n	8005706 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80056b2:	89fb      	ldrh	r3, [r7, #14]
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2243      	movs	r2, #67	@ 0x43
 80056b8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 fef7 	bl	80064b0 <CODEC_IO_Write>
 80056c2:	4603      	mov	r3, r0
 80056c4:	461a      	mov	r2, r3
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	4413      	add	r3, r2
 80056ca:	61fb      	str	r3, [r7, #28]
    break;
 80056cc:	e01b      	b.n	8005706 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 80056ce:	89fb      	ldrh	r3, [r7, #14]
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2273      	movs	r2, #115	@ 0x73
 80056d4:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80056d8:	4618      	mov	r0, r3
 80056da:	f000 fee9 	bl	80064b0 <CODEC_IO_Write>
 80056de:	4603      	mov	r3, r0
 80056e0:	461a      	mov	r2, r3
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	4413      	add	r3, r2
 80056e6:	61fb      	str	r3, [r7, #28]
    break; 
 80056e8:	e00d      	b.n	8005706 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80056ea:	89fb      	ldrh	r3, [r7, #14]
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	2283      	movs	r2, #131	@ 0x83
 80056f0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 fedb 	bl	80064b0 <CODEC_IO_Write>
 80056fa:	4603      	mov	r3, r0
 80056fc:	461a      	mov	r2, r3
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	4413      	add	r3, r2
 8005702:	61fb      	str	r3, [r7, #28]
    break; 
 8005704:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8005706:	8afb      	ldrh	r3, [r7, #22]
 8005708:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800570c:	d10e      	bne.n	800572c <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 800570e:	89fb      	ldrh	r3, [r7, #14]
 8005710:	b2db      	uxtb	r3, r3
 8005712:	f244 0218 	movw	r2, #16408	@ 0x4018
 8005716:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800571a:	4618      	mov	r0, r3
 800571c:	f000 fec8 	bl	80064b0 <CODEC_IO_Write>
 8005720:	4603      	mov	r3, r0
 8005722:	461a      	mov	r2, r3
 8005724:	69fb      	ldr	r3, [r7, #28]
 8005726:	4413      	add	r3, r2
 8005728:	61fb      	str	r3, [r7, #28]
 800572a:	e00d      	b.n	8005748 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 800572c:	89fb      	ldrh	r3, [r7, #14]
 800572e:	b2db      	uxtb	r3, r3
 8005730:	f244 0210 	movw	r2, #16400	@ 0x4010
 8005734:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8005738:	4618      	mov	r0, r3
 800573a:	f000 feb9 	bl	80064b0 <CODEC_IO_Write>
 800573e:	4603      	mov	r3, r0
 8005740:	461a      	mov	r2, r3
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	4413      	add	r3, r2
 8005746:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8005748:	89fb      	ldrh	r3, [r7, #14]
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2200      	movs	r2, #0
 800574e:	f240 3102 	movw	r1, #770	@ 0x302
 8005752:	4618      	mov	r0, r3
 8005754:	f000 feac 	bl	80064b0 <CODEC_IO_Write>
 8005758:	4603      	mov	r3, r0
 800575a:	461a      	mov	r2, r3
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	4413      	add	r3, r2
 8005760:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8005762:	89fb      	ldrh	r3, [r7, #14]
 8005764:	b2db      	uxtb	r3, r3
 8005766:	220a      	movs	r2, #10
 8005768:	f44f 7102 	mov.w	r1, #520	@ 0x208
 800576c:	4618      	mov	r0, r3
 800576e:	f000 fe9f 	bl	80064b0 <CODEC_IO_Write>
 8005772:	4603      	mov	r3, r0
 8005774:	461a      	mov	r2, r3
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	4413      	add	r3, r2
 800577a:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 800577c:	89fb      	ldrh	r3, [r7, #14]
 800577e:	b2db      	uxtb	r3, r3
 8005780:	2201      	movs	r2, #1
 8005782:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005786:	4618      	mov	r0, r3
 8005788:	f000 fe92 	bl	80064b0 <CODEC_IO_Write>
 800578c:	4603      	mov	r3, r0
 800578e:	461a      	mov	r2, r3
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	4413      	add	r3, r2
 8005794:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8005796:	8b3b      	ldrh	r3, [r7, #24]
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 817b 	beq.w	8005a94 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 800579e:	8b3b      	ldrh	r3, [r7, #24]
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d157      	bne.n	8005854 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 80057a4:	89fb      	ldrh	r3, [r7, #14]
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057ac:	212d      	movs	r1, #45	@ 0x2d
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 fe7e 	bl	80064b0 <CODEC_IO_Write>
 80057b4:	4603      	mov	r3, r0
 80057b6:	461a      	mov	r2, r3
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	4413      	add	r3, r2
 80057bc:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 80057be:	89fb      	ldrh	r3, [r7, #14]
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80057c6:	212e      	movs	r1, #46	@ 0x2e
 80057c8:	4618      	mov	r0, r3
 80057ca:	f000 fe71 	bl	80064b0 <CODEC_IO_Write>
 80057ce:	4603      	mov	r3, r0
 80057d0:	461a      	mov	r2, r3
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	4413      	add	r3, r2
 80057d6:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 80057d8:	4b0e      	ldr	r3, [pc, #56]	@ (8005814 <wm8994_Init+0x998>)
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01b      	beq.n	8005818 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 80057e0:	89fb      	ldrh	r3, [r7, #14]
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 80057e8:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80057ec:	4618      	mov	r0, r3
 80057ee:	f000 fe5f 	bl	80064b0 <CODEC_IO_Write>
 80057f2:	4603      	mov	r3, r0
 80057f4:	461a      	mov	r2, r3
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	4413      	add	r3, r2
 80057fa:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 80057fc:	4b05      	ldr	r3, [pc, #20]	@ (8005814 <wm8994_Init+0x998>)
 80057fe:	2200      	movs	r2, #0
 8005800:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8005802:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005806:	f001 f829 	bl	800685c <AUDIO_IO_Delay>
 800580a:	e016      	b.n	800583a <wm8994_Init+0x9be>
 800580c:	2000f084 	.word	0x2000f084
 8005810:	00017700 	.word	0x00017700
 8005814:	2000003c 	.word	0x2000003c
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8005818:	89fb      	ldrh	r3, [r7, #14]
 800581a:	b2db      	uxtb	r3, r3
 800581c:	f248 1208 	movw	r2, #33032	@ 0x8108
 8005820:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fe43 	bl	80064b0 <CODEC_IO_Write>
 800582a:	4603      	mov	r3, r0
 800582c:	461a      	mov	r2, r3
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	4413      	add	r3, r2
 8005832:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8005834:	2032      	movs	r0, #50	@ 0x32
 8005836:	f001 f811 	bl	800685c <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 800583a:	89fb      	ldrh	r3, [r7, #14]
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2200      	movs	r2, #0
 8005840:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8005844:	4618      	mov	r0, r3
 8005846:	f000 fe33 	bl	80064b0 <CODEC_IO_Write>
 800584a:	4603      	mov	r3, r0
 800584c:	461a      	mov	r2, r3
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	4413      	add	r3, r2
 8005852:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8005854:	89fb      	ldrh	r3, [r7, #14]
 8005856:	b2db      	uxtb	r3, r3
 8005858:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800585c:	2103      	movs	r1, #3
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fe26 	bl	80064b0 <CODEC_IO_Write>
 8005864:	4603      	mov	r3, r0
 8005866:	461a      	mov	r2, r3
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	4413      	add	r3, r2
 800586c:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 800586e:	89fb      	ldrh	r3, [r7, #14]
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2200      	movs	r2, #0
 8005874:	2122      	movs	r1, #34	@ 0x22
 8005876:	4618      	mov	r0, r3
 8005878:	f000 fe1a 	bl	80064b0 <CODEC_IO_Write>
 800587c:	4603      	mov	r3, r0
 800587e:	461a      	mov	r2, r3
 8005880:	69fb      	ldr	r3, [r7, #28]
 8005882:	4413      	add	r3, r2
 8005884:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8005886:	89fb      	ldrh	r3, [r7, #14]
 8005888:	b2db      	uxtb	r3, r3
 800588a:	2200      	movs	r2, #0
 800588c:	2123      	movs	r1, #35	@ 0x23
 800588e:	4618      	mov	r0, r3
 8005890:	f000 fe0e 	bl	80064b0 <CODEC_IO_Write>
 8005894:	4603      	mov	r3, r0
 8005896:	461a      	mov	r2, r3
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	4413      	add	r3, r2
 800589c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 800589e:	89fb      	ldrh	r3, [r7, #14]
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80058a6:	2136      	movs	r1, #54	@ 0x36
 80058a8:	4618      	mov	r0, r3
 80058aa:	f000 fe01 	bl	80064b0 <CODEC_IO_Write>
 80058ae:	4603      	mov	r3, r0
 80058b0:	461a      	mov	r2, r3
 80058b2:	69fb      	ldr	r3, [r7, #28]
 80058b4:	4413      	add	r3, r2
 80058b6:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 80058b8:	89fb      	ldrh	r3, [r7, #14]
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	f243 0203 	movw	r2, #12291	@ 0x3003
 80058c0:	2101      	movs	r1, #1
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 fdf4 	bl	80064b0 <CODEC_IO_Write>
 80058c8:	4603      	mov	r3, r0
 80058ca:	461a      	mov	r2, r3
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	4413      	add	r3, r2
 80058d0:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 80058d2:	8afb      	ldrh	r3, [r7, #22]
 80058d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058d8:	d10d      	bne.n	80058f6 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 80058da:	89fb      	ldrh	r3, [r7, #14]
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	f240 2205 	movw	r2, #517	@ 0x205
 80058e2:	2151      	movs	r1, #81	@ 0x51
 80058e4:	4618      	mov	r0, r3
 80058e6:	f000 fde3 	bl	80064b0 <CODEC_IO_Write>
 80058ea:	4603      	mov	r3, r0
 80058ec:	461a      	mov	r2, r3
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	4413      	add	r3, r2
 80058f2:	61fb      	str	r3, [r7, #28]
 80058f4:	e00b      	b.n	800590e <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 80058f6:	89fb      	ldrh	r3, [r7, #14]
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	2205      	movs	r2, #5
 80058fc:	2151      	movs	r1, #81	@ 0x51
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 fdd6 	bl	80064b0 <CODEC_IO_Write>
 8005904:	4603      	mov	r3, r0
 8005906:	461a      	mov	r2, r3
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	4413      	add	r3, r2
 800590c:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 800590e:	8b7b      	ldrh	r3, [r7, #26]
 8005910:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8005914:	f043 0303 	orr.w	r3, r3, #3
 8005918:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 800591a:	89fb      	ldrh	r3, [r7, #14]
 800591c:	b2db      	uxtb	r3, r3
 800591e:	8b7a      	ldrh	r2, [r7, #26]
 8005920:	2101      	movs	r1, #1
 8005922:	4618      	mov	r0, r3
 8005924:	f000 fdc4 	bl	80064b0 <CODEC_IO_Write>
 8005928:	4603      	mov	r3, r0
 800592a:	461a      	mov	r2, r3
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	4413      	add	r3, r2
 8005930:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8005932:	89fb      	ldrh	r3, [r7, #14]
 8005934:	b2db      	uxtb	r3, r3
 8005936:	2222      	movs	r2, #34	@ 0x22
 8005938:	2160      	movs	r1, #96	@ 0x60
 800593a:	4618      	mov	r0, r3
 800593c:	f000 fdb8 	bl	80064b0 <CODEC_IO_Write>
 8005940:	4603      	mov	r3, r0
 8005942:	461a      	mov	r2, r3
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	4413      	add	r3, r2
 8005948:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 800594a:	89fb      	ldrh	r3, [r7, #14]
 800594c:	b2db      	uxtb	r3, r3
 800594e:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8005952:	214c      	movs	r1, #76	@ 0x4c
 8005954:	4618      	mov	r0, r3
 8005956:	f000 fdab 	bl	80064b0 <CODEC_IO_Write>
 800595a:	4603      	mov	r3, r0
 800595c:	461a      	mov	r2, r3
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	4413      	add	r3, r2
 8005962:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8005964:	200f      	movs	r0, #15
 8005966:	f000 ff79 	bl	800685c <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 800596a:	89fb      	ldrh	r3, [r7, #14]
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2201      	movs	r2, #1
 8005970:	212d      	movs	r1, #45	@ 0x2d
 8005972:	4618      	mov	r0, r3
 8005974:	f000 fd9c 	bl	80064b0 <CODEC_IO_Write>
 8005978:	4603      	mov	r3, r0
 800597a:	461a      	mov	r2, r3
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	4413      	add	r3, r2
 8005980:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8005982:	89fb      	ldrh	r3, [r7, #14]
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2201      	movs	r2, #1
 8005988:	212e      	movs	r1, #46	@ 0x2e
 800598a:	4618      	mov	r0, r3
 800598c:	f000 fd90 	bl	80064b0 <CODEC_IO_Write>
 8005990:	4603      	mov	r3, r0
 8005992:	461a      	mov	r2, r3
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	4413      	add	r3, r2
 8005998:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 800599a:	89fb      	ldrh	r3, [r7, #14]
 800599c:	b2db      	uxtb	r3, r3
 800599e:	f44f 724c 	mov.w	r2, #816	@ 0x330
 80059a2:	2103      	movs	r1, #3
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fd83 	bl	80064b0 <CODEC_IO_Write>
 80059aa:	4603      	mov	r3, r0
 80059ac:	461a      	mov	r2, r3
 80059ae:	69fb      	ldr	r3, [r7, #28]
 80059b0:	4413      	add	r3, r2
 80059b2:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 80059b4:	89fb      	ldrh	r3, [r7, #14]
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	2233      	movs	r2, #51	@ 0x33
 80059ba:	2154      	movs	r1, #84	@ 0x54
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 fd77 	bl	80064b0 <CODEC_IO_Write>
 80059c2:	4603      	mov	r3, r0
 80059c4:	461a      	mov	r2, r3
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	4413      	add	r3, r2
 80059ca:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 80059cc:	f240 1001 	movw	r0, #257	@ 0x101
 80059d0:	f000 ff44 	bl	800685c <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 80059d4:	89fb      	ldrh	r3, [r7, #14]
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	22ee      	movs	r2, #238	@ 0xee
 80059da:	2160      	movs	r1, #96	@ 0x60
 80059dc:	4618      	mov	r0, r3
 80059de:	f000 fd67 	bl	80064b0 <CODEC_IO_Write>
 80059e2:	4603      	mov	r3, r0
 80059e4:	461a      	mov	r2, r3
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	4413      	add	r3, r2
 80059ea:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 80059ec:	89fb      	ldrh	r3, [r7, #14]
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	22c0      	movs	r2, #192	@ 0xc0
 80059f2:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fd5a 	bl	80064b0 <CODEC_IO_Write>
 80059fc:	4603      	mov	r3, r0
 80059fe:	461a      	mov	r2, r3
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	4413      	add	r3, r2
 8005a04:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8005a06:	89fb      	ldrh	r3, [r7, #14]
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	22c0      	movs	r2, #192	@ 0xc0
 8005a0c:	f240 6111 	movw	r1, #1553	@ 0x611
 8005a10:	4618      	mov	r0, r3
 8005a12:	f000 fd4d 	bl	80064b0 <CODEC_IO_Write>
 8005a16:	4603      	mov	r3, r0
 8005a18:	461a      	mov	r2, r3
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8005a20:	89fb      	ldrh	r3, [r7, #14]
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2210      	movs	r2, #16
 8005a26:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f000 fd40 	bl	80064b0 <CODEC_IO_Write>
 8005a30:	4603      	mov	r3, r0
 8005a32:	461a      	mov	r2, r3
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	4413      	add	r3, r2
 8005a38:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8005a3a:	89fb      	ldrh	r3, [r7, #14]
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	22c0      	movs	r2, #192	@ 0xc0
 8005a40:	f240 6112 	movw	r1, #1554	@ 0x612
 8005a44:	4618      	mov	r0, r3
 8005a46:	f000 fd33 	bl	80064b0 <CODEC_IO_Write>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	4413      	add	r3, r2
 8005a52:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8005a54:	89fb      	ldrh	r3, [r7, #14]
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	22c0      	movs	r2, #192	@ 0xc0
 8005a5a:	f240 6113 	movw	r1, #1555	@ 0x613
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 fd26 	bl	80064b0 <CODEC_IO_Write>
 8005a64:	4603      	mov	r3, r0
 8005a66:	461a      	mov	r2, r3
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8005a6e:	89fb      	ldrh	r3, [r7, #14]
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2210      	movs	r2, #16
 8005a74:	f240 4122 	movw	r1, #1058	@ 0x422
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f000 fd19 	bl	80064b0 <CODEC_IO_Write>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	461a      	mov	r2, r3
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	4413      	add	r3, r2
 8005a86:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8005a88:	7afa      	ldrb	r2, [r7, #11]
 8005a8a:	89fb      	ldrh	r3, [r7, #14]
 8005a8c:	4611      	mov	r1, r2
 8005a8e:	4618      	mov	r0, r3
 8005a90:	f000 f984 	bl	8005d9c <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8005a94:	8afb      	ldrh	r3, [r7, #22]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	f000 80a6 	beq.w	8005be8 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8005a9c:	8afb      	ldrh	r3, [r7, #22]
 8005a9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005aa2:	d003      	beq.n	8005aac <wm8994_Init+0xc30>
 8005aa4:	8afb      	ldrh	r3, [r7, #22]
 8005aa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005aaa:	d12b      	bne.n	8005b04 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8005aac:	8b7b      	ldrh	r3, [r7, #26]
 8005aae:	f043 0313 	orr.w	r3, r3, #19
 8005ab2:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8005ab4:	89fb      	ldrh	r3, [r7, #14]
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	8b7a      	ldrh	r2, [r7, #26]
 8005aba:	2101      	movs	r1, #1
 8005abc:	4618      	mov	r0, r3
 8005abe:	f000 fcf7 	bl	80064b0 <CODEC_IO_Write>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	4413      	add	r3, r2
 8005aca:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8005acc:	89fb      	ldrh	r3, [r7, #14]
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2202      	movs	r2, #2
 8005ad2:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f000 fcea 	bl	80064b0 <CODEC_IO_Write>
 8005adc:	4603      	mov	r3, r0
 8005ade:	461a      	mov	r2, r3
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8005ae6:	89fb      	ldrh	r3, [r7, #14]
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005aee:	f240 4111 	movw	r1, #1041	@ 0x411
 8005af2:	4618      	mov	r0, r3
 8005af4:	f000 fcdc 	bl	80064b0 <CODEC_IO_Write>
 8005af8:	4603      	mov	r3, r0
 8005afa:	461a      	mov	r2, r3
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	4413      	add	r3, r2
 8005b00:	61fb      	str	r3, [r7, #28]
 8005b02:	e06b      	b.n	8005bdc <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8005b04:	8afb      	ldrh	r3, [r7, #22]
 8005b06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b0a:	d139      	bne.n	8005b80 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8005b0c:	8b7b      	ldrh	r3, [r7, #26]
 8005b0e:	f043 0313 	orr.w	r3, r3, #19
 8005b12:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8005b14:	89fb      	ldrh	r3, [r7, #14]
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	8b7a      	ldrh	r2, [r7, #26]
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f000 fcc7 	bl	80064b0 <CODEC_IO_Write>
 8005b22:	4603      	mov	r3, r0
 8005b24:	461a      	mov	r2, r3
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	4413      	add	r3, r2
 8005b2a:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8005b2c:	89fb      	ldrh	r3, [r7, #14]
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2202      	movs	r2, #2
 8005b32:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8005b36:	4618      	mov	r0, r3
 8005b38:	f000 fcba 	bl	80064b0 <CODEC_IO_Write>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	461a      	mov	r2, r3
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	4413      	add	r3, r2
 8005b44:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8005b46:	89fb      	ldrh	r3, [r7, #14]
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8005b4e:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8005b52:	4618      	mov	r0, r3
 8005b54:	f000 fcac 	bl	80064b0 <CODEC_IO_Write>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	4413      	add	r3, r2
 8005b60:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8005b62:	89fb      	ldrh	r3, [r7, #14]
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8005b6a:	f240 4111 	movw	r1, #1041	@ 0x411
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f000 fc9e 	bl	80064b0 <CODEC_IO_Write>
 8005b74:	4603      	mov	r3, r0
 8005b76:	461a      	mov	r2, r3
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	61fb      	str	r3, [r7, #28]
 8005b7e:	e02d      	b.n	8005bdc <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8005b80:	8afb      	ldrh	r3, [r7, #22]
 8005b82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b86:	d003      	beq.n	8005b90 <wm8994_Init+0xd14>
 8005b88:	8afb      	ldrh	r3, [r7, #22]
 8005b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b8e:	d125      	bne.n	8005bdc <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8005b90:	89fb      	ldrh	r3, [r7, #14]
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	220b      	movs	r2, #11
 8005b96:	2118      	movs	r1, #24
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 fc89 	bl	80064b0 <CODEC_IO_Write>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8005ba8:	89fb      	ldrh	r3, [r7, #14]
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	220b      	movs	r2, #11
 8005bae:	211a      	movs	r1, #26
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f000 fc7d 	bl	80064b0 <CODEC_IO_Write>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	461a      	mov	r2, r3
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8005bc0:	89fb      	ldrh	r3, [r7, #14]
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8005bc8:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f000 fc6f 	bl	80064b0 <CODEC_IO_Write>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	4413      	add	r3, r2
 8005bda:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8005bdc:	7afa      	ldrb	r2, [r7, #11]
 8005bde:	89fb      	ldrh	r3, [r7, #14]
 8005be0:	4611      	mov	r1, r2
 8005be2:	4618      	mov	r0, r3
 8005be4:	f000 f8da 	bl	8005d9c <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8005be8:	69fb      	ldr	r3, [r7, #28]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3720      	adds	r7, #32
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop

08005bf4 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8005bf8:	f000 fdd2 	bl	80067a0 <AUDIO_IO_DeInit>
}
 8005bfc:	bf00      	nop
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	4603      	mov	r3, r0
 8005c08:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8005c0a:	f000 fdbf 	bl	800678c <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8005c0e:	88fb      	ldrh	r3, [r7, #6]
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2100      	movs	r1, #0
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 fdf5 	bl	8006804 <AUDIO_IO_Read>
 8005c1a:	4603      	mov	r3, r0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3708      	adds	r7, #8
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	6039      	str	r1, [r7, #0]
 8005c2e:	80fb      	strh	r3, [r7, #6]
 8005c30:	4613      	mov	r3, r2
 8005c32:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8005c34:	2300      	movs	r3, #0
 8005c36:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8005c38:	88fb      	ldrh	r3, [r7, #6]
 8005c3a:	2100      	movs	r1, #0
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f000 f9d1 	bl	8005fe4 <wm8994_SetMute>
 8005c42:	4602      	mov	r2, r0
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	4413      	add	r3, r2
 8005c48:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b084      	sub	sp, #16
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8005c62:	88fb      	ldrh	r3, [r7, #6]
 8005c64:	2101      	movs	r1, #1
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 f9bc 	bl	8005fe4 <wm8994_SetMute>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	4413      	add	r3, r2
 8005c72:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8005c74:	88fb      	ldrh	r3, [r7, #6]
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	2201      	movs	r2, #1
 8005c7a:	2102      	movs	r1, #2
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f000 fc17 	bl	80064b0 <CODEC_IO_Write>
 8005c82:	4603      	mov	r3, r0
 8005c84:	461a      	mov	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	4413      	add	r3, r2
 8005c8a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b084      	sub	sp, #16
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8005ca4:	88fb      	ldrh	r3, [r7, #6]
 8005ca6:	2100      	movs	r1, #0
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 f99b 	bl	8005fe4 <wm8994_SetMute>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3710      	adds	r7, #16
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	6039      	str	r1, [r7, #0]
 8005cca:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8005cd0:	4b31      	ldr	r3, [pc, #196]	@ (8005d98 <wm8994_Stop+0xd8>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d05a      	beq.n	8005d8e <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8005cd8:	88fb      	ldrh	r3, [r7, #6]
 8005cda:	2101      	movs	r1, #1
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f000 f981 	bl	8005fe4 <wm8994_SetMute>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d04e      	beq.n	8005d8e <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8005cf0:	88fb      	ldrh	r3, [r7, #6]
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cf8:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 fbd7 	bl	80064b0 <CODEC_IO_Write>
 8005d02:	4603      	mov	r3, r0
 8005d04:	461a      	mov	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4413      	add	r3, r2
 8005d0a:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 8005d0c:	88fb      	ldrh	r3, [r7, #6]
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d14:	f240 4122 	movw	r1, #1058	@ 0x422
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f000 fbc9 	bl	80064b0 <CODEC_IO_Write>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	461a      	mov	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	4413      	add	r3, r2
 8005d26:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 8005d28:	88fb      	ldrh	r3, [r7, #6]
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	212d      	movs	r1, #45	@ 0x2d
 8005d30:	4618      	mov	r0, r3
 8005d32:	f000 fbbd 	bl	80064b0 <CODEC_IO_Write>
 8005d36:	4603      	mov	r3, r0
 8005d38:	461a      	mov	r2, r3
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 8005d40:	88fb      	ldrh	r3, [r7, #6]
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2200      	movs	r2, #0
 8005d46:	212e      	movs	r1, #46	@ 0x2e
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f000 fbb1 	bl	80064b0 <CODEC_IO_Write>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	461a      	mov	r2, r3
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	4413      	add	r3, r2
 8005d56:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 8005d58:	88fb      	ldrh	r3, [r7, #6]
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	2105      	movs	r1, #5
 8005d60:	4618      	mov	r0, r3
 8005d62:	f000 fba5 	bl	80064b0 <CODEC_IO_Write>
 8005d66:	4603      	mov	r3, r0
 8005d68:	461a      	mov	r2, r3
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	4413      	add	r3, r2
 8005d6e:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8005d70:	88fb      	ldrh	r3, [r7, #6]
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	2200      	movs	r2, #0
 8005d76:	2100      	movs	r1, #0
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 fb99 	bl	80064b0 <CODEC_IO_Write>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	461a      	mov	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	4413      	add	r3, r2
 8005d86:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8005d88:	4b03      	ldr	r3, [pc, #12]	@ (8005d98 <wm8994_Stop+0xd8>)
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3710      	adds	r7, #16
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	2000f080 	.word	0x2000f080

08005d9c <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	4603      	mov	r3, r0
 8005da4:	460a      	mov	r2, r1
 8005da6:	80fb      	strh	r3, [r7, #6]
 8005da8:	4613      	mov	r3, r2
 8005daa:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8005dac:	2300      	movs	r3, #0
 8005dae:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8005db0:	797b      	ldrb	r3, [r7, #5]
 8005db2:	2b64      	cmp	r3, #100	@ 0x64
 8005db4:	d80b      	bhi.n	8005dce <wm8994_SetVolume+0x32>
 8005db6:	797a      	ldrb	r2, [r7, #5]
 8005db8:	4613      	mov	r3, r2
 8005dba:	019b      	lsls	r3, r3, #6
 8005dbc:	1a9b      	subs	r3, r3, r2
 8005dbe:	4a86      	ldr	r2, [pc, #536]	@ (8005fd8 <wm8994_SetVolume+0x23c>)
 8005dc0:	fb82 1203 	smull	r1, r2, r2, r3
 8005dc4:	1152      	asrs	r2, r2, #5
 8005dc6:	17db      	asrs	r3, r3, #31
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	e000      	b.n	8005dd0 <wm8994_SetVolume+0x34>
 8005dce:	2364      	movs	r3, #100	@ 0x64
 8005dd0:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8005dd2:	4b82      	ldr	r3, [pc, #520]	@ (8005fdc <wm8994_SetVolume+0x240>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	f000 809b 	beq.w	8005f12 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 8005ddc:	7afb      	ldrb	r3, [r7, #11]
 8005dde:	2b3e      	cmp	r3, #62	@ 0x3e
 8005de0:	d93d      	bls.n	8005e5e <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8005de2:	88fb      	ldrh	r3, [r7, #6]
 8005de4:	2100      	movs	r1, #0
 8005de6:	4618      	mov	r0, r3
 8005de8:	f000 f8fc 	bl	8005fe4 <wm8994_SetMute>
 8005dec:	4602      	mov	r2, r0
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	4413      	add	r3, r2
 8005df2:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8005df4:	88fb      	ldrh	r3, [r7, #6]
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	f240 127f 	movw	r2, #383	@ 0x17f
 8005dfc:	211c      	movs	r1, #28
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f000 fb56 	bl	80064b0 <CODEC_IO_Write>
 8005e04:	4603      	mov	r3, r0
 8005e06:	461a      	mov	r2, r3
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 8005e0e:	88fb      	ldrh	r3, [r7, #6]
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	f240 127f 	movw	r2, #383	@ 0x17f
 8005e16:	211d      	movs	r1, #29
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f000 fb49 	bl	80064b0 <CODEC_IO_Write>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	461a      	mov	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	4413      	add	r3, r2
 8005e26:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 8005e28:	88fb      	ldrh	r3, [r7, #6]
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	f240 127f 	movw	r2, #383	@ 0x17f
 8005e30:	2126      	movs	r1, #38	@ 0x26
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fb3c 	bl	80064b0 <CODEC_IO_Write>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	4413      	add	r3, r2
 8005e40:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 8005e42:	88fb      	ldrh	r3, [r7, #6]
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	f240 127f 	movw	r2, #383	@ 0x17f
 8005e4a:	2127      	movs	r1, #39	@ 0x27
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 fb2f 	bl	80064b0 <CODEC_IO_Write>
 8005e52:	4603      	mov	r3, r0
 8005e54:	461a      	mov	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	4413      	add	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]
 8005e5c:	e059      	b.n	8005f12 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 8005e5e:	797b      	ldrb	r3, [r7, #5]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d109      	bne.n	8005e78 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8005e64:	88fb      	ldrh	r3, [r7, #6]
 8005e66:	2101      	movs	r1, #1
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f000 f8bb 	bl	8005fe4 <wm8994_SetMute>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	4413      	add	r3, r2
 8005e74:	60fb      	str	r3, [r7, #12]
 8005e76:	e04c      	b.n	8005f12 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8005e78:	88fb      	ldrh	r3, [r7, #6]
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f000 f8b1 	bl	8005fe4 <wm8994_SetMute>
 8005e82:	4602      	mov	r2, r0
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4413      	add	r3, r2
 8005e88:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 8005e8a:	88fb      	ldrh	r3, [r7, #6]
 8005e8c:	b2d8      	uxtb	r0, r3
 8005e8e:	7afb      	ldrb	r3, [r7, #11]
 8005e90:	b21b      	sxth	r3, r3
 8005e92:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8005e96:	b21b      	sxth	r3, r3
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	211c      	movs	r1, #28
 8005e9e:	f000 fb07 	bl	80064b0 <CODEC_IO_Write>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	461a      	mov	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	4413      	add	r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 8005eac:	88fb      	ldrh	r3, [r7, #6]
 8005eae:	b2d8      	uxtb	r0, r3
 8005eb0:	7afb      	ldrb	r3, [r7, #11]
 8005eb2:	b21b      	sxth	r3, r3
 8005eb4:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8005eb8:	b21b      	sxth	r3, r3
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	211d      	movs	r1, #29
 8005ec0:	f000 faf6 	bl	80064b0 <CODEC_IO_Write>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	4413      	add	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 8005ece:	88fb      	ldrh	r3, [r7, #6]
 8005ed0:	b2d8      	uxtb	r0, r3
 8005ed2:	7afb      	ldrb	r3, [r7, #11]
 8005ed4:	b21b      	sxth	r3, r3
 8005ed6:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8005eda:	b21b      	sxth	r3, r3
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	461a      	mov	r2, r3
 8005ee0:	2126      	movs	r1, #38	@ 0x26
 8005ee2:	f000 fae5 	bl	80064b0 <CODEC_IO_Write>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	461a      	mov	r2, r3
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	4413      	add	r3, r2
 8005eee:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8005ef0:	88fb      	ldrh	r3, [r7, #6]
 8005ef2:	b2d8      	uxtb	r0, r3
 8005ef4:	7afb      	ldrb	r3, [r7, #11]
 8005ef6:	b21b      	sxth	r3, r3
 8005ef8:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8005efc:	b21b      	sxth	r3, r3
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	461a      	mov	r2, r3
 8005f02:	2127      	movs	r1, #39	@ 0x27
 8005f04:	f000 fad4 	bl	80064b0 <CODEC_IO_Write>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	4413      	add	r3, r2
 8005f10:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 8005f12:	4b33      	ldr	r3, [pc, #204]	@ (8005fe0 <wm8994_SetVolume+0x244>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d059      	beq.n	8005fce <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 8005f1a:	797b      	ldrb	r3, [r7, #5]
 8005f1c:	2b63      	cmp	r3, #99	@ 0x63
 8005f1e:	d80c      	bhi.n	8005f3a <wm8994_SetVolume+0x19e>
 8005f20:	797a      	ldrb	r2, [r7, #5]
 8005f22:	4613      	mov	r3, r2
 8005f24:	011b      	lsls	r3, r3, #4
 8005f26:	1a9b      	subs	r3, r3, r2
 8005f28:	011b      	lsls	r3, r3, #4
 8005f2a:	4a2b      	ldr	r2, [pc, #172]	@ (8005fd8 <wm8994_SetVolume+0x23c>)
 8005f2c:	fb82 1203 	smull	r1, r2, r2, r3
 8005f30:	1152      	asrs	r2, r2, #5
 8005f32:	17db      	asrs	r3, r3, #31
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	e000      	b.n	8005f3c <wm8994_SetVolume+0x1a0>
 8005f3a:	23ef      	movs	r3, #239	@ 0xef
 8005f3c:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 8005f3e:	88fb      	ldrh	r3, [r7, #6]
 8005f40:	b2d8      	uxtb	r0, r3
 8005f42:	7afb      	ldrb	r3, [r7, #11]
 8005f44:	b21b      	sxth	r3, r3
 8005f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f4a:	b21b      	sxth	r3, r3
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	461a      	mov	r2, r3
 8005f50:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005f54:	f000 faac 	bl	80064b0 <CODEC_IO_Write>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4413      	add	r3, r2
 8005f60:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8005f62:	88fb      	ldrh	r3, [r7, #6]
 8005f64:	b2d8      	uxtb	r0, r3
 8005f66:	7afb      	ldrb	r3, [r7, #11]
 8005f68:	b21b      	sxth	r3, r3
 8005f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f6e:	b21b      	sxth	r3, r3
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	461a      	mov	r2, r3
 8005f74:	f240 4101 	movw	r1, #1025	@ 0x401
 8005f78:	f000 fa9a 	bl	80064b0 <CODEC_IO_Write>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	461a      	mov	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	4413      	add	r3, r2
 8005f84:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8005f86:	88fb      	ldrh	r3, [r7, #6]
 8005f88:	b2d8      	uxtb	r0, r3
 8005f8a:	7afb      	ldrb	r3, [r7, #11]
 8005f8c:	b21b      	sxth	r3, r3
 8005f8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f92:	b21b      	sxth	r3, r3
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	461a      	mov	r2, r3
 8005f98:	f240 4104 	movw	r1, #1028	@ 0x404
 8005f9c:	f000 fa88 	bl	80064b0 <CODEC_IO_Write>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	4413      	add	r3, r2
 8005fa8:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 8005faa:	88fb      	ldrh	r3, [r7, #6]
 8005fac:	b2d8      	uxtb	r0, r3
 8005fae:	7afb      	ldrb	r3, [r7, #11]
 8005fb0:	b21b      	sxth	r3, r3
 8005fb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fb6:	b21b      	sxth	r3, r3
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	461a      	mov	r2, r3
 8005fbc:	f240 4105 	movw	r1, #1029	@ 0x405
 8005fc0:	f000 fa76 	bl	80064b0 <CODEC_IO_Write>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	4413      	add	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8005fce:	68fb      	ldr	r3, [r7, #12]
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}
 8005fd8:	51eb851f 	.word	0x51eb851f
 8005fdc:	2000f080 	.word	0x2000f080
 8005fe0:	2000f084 	.word	0x2000f084

08005fe4 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	4603      	mov	r3, r0
 8005fec:	6039      	str	r1, [r7, #0]
 8005fee:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8005ff4:	4b21      	ldr	r3, [pc, #132]	@ (800607c <wm8994_SetMute+0x98>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d039      	beq.n	8006070 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d11c      	bne.n	800603c <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8006002:	88fb      	ldrh	r3, [r7, #6]
 8006004:	b2db      	uxtb	r3, r3
 8006006:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800600a:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800600e:	4618      	mov	r0, r3
 8006010:	f000 fa4e 	bl	80064b0 <CODEC_IO_Write>
 8006014:	4603      	mov	r3, r0
 8006016:	461a      	mov	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	4413      	add	r3, r2
 800601c:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 800601e:	88fb      	ldrh	r3, [r7, #6]
 8006020:	b2db      	uxtb	r3, r3
 8006022:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006026:	f240 4122 	movw	r1, #1058	@ 0x422
 800602a:	4618      	mov	r0, r3
 800602c:	f000 fa40 	bl	80064b0 <CODEC_IO_Write>
 8006030:	4603      	mov	r3, r0
 8006032:	461a      	mov	r2, r3
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	4413      	add	r3, r2
 8006038:	60fb      	str	r3, [r7, #12]
 800603a:	e019      	b.n	8006070 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 800603c:	88fb      	ldrh	r3, [r7, #6]
 800603e:	b2db      	uxtb	r3, r3
 8006040:	2210      	movs	r2, #16
 8006042:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8006046:	4618      	mov	r0, r3
 8006048:	f000 fa32 	bl	80064b0 <CODEC_IO_Write>
 800604c:	4603      	mov	r3, r0
 800604e:	461a      	mov	r2, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	4413      	add	r3, r2
 8006054:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8006056:	88fb      	ldrh	r3, [r7, #6]
 8006058:	b2db      	uxtb	r3, r3
 800605a:	2210      	movs	r2, #16
 800605c:	f240 4122 	movw	r1, #1058	@ 0x422
 8006060:	4618      	mov	r0, r3
 8006062:	f000 fa25 	bl	80064b0 <CODEC_IO_Write>
 8006066:	4603      	mov	r3, r0
 8006068:	461a      	mov	r2, r3
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	4413      	add	r3, r2
 800606e:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8006070:	68fb      	ldr	r3, [r7, #12]
}
 8006072:	4618      	mov	r0, r3
 8006074:	3710      	adds	r7, #16
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	2000f080 	.word	0x2000f080

08006080 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	4603      	mov	r3, r0
 8006088:	460a      	mov	r2, r1
 800608a:	80fb      	strh	r3, [r7, #6]
 800608c:	4613      	mov	r3, r2
 800608e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8006090:	2300      	movs	r3, #0
 8006092:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8006094:	797b      	ldrb	r3, [r7, #5]
 8006096:	2b03      	cmp	r3, #3
 8006098:	f000 808c 	beq.w	80061b4 <wm8994_SetOutputMode+0x134>
 800609c:	2b03      	cmp	r3, #3
 800609e:	f300 80cb 	bgt.w	8006238 <wm8994_SetOutputMode+0x1b8>
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d002      	beq.n	80060ac <wm8994_SetOutputMode+0x2c>
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d042      	beq.n	8006130 <wm8994_SetOutputMode+0xb0>
 80060aa:	e0c5      	b.n	8006238 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 80060ac:	88fb      	ldrh	r3, [r7, #6]
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80060b4:	2105      	movs	r1, #5
 80060b6:	4618      	mov	r0, r3
 80060b8:	f000 f9fa 	bl	80064b0 <CODEC_IO_Write>
 80060bc:	4603      	mov	r3, r0
 80060be:	461a      	mov	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4413      	add	r3, r2
 80060c4:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 80060c6:	88fb      	ldrh	r3, [r7, #6]
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	2200      	movs	r2, #0
 80060cc:	f240 6101 	movw	r1, #1537	@ 0x601
 80060d0:	4618      	mov	r0, r3
 80060d2:	f000 f9ed 	bl	80064b0 <CODEC_IO_Write>
 80060d6:	4603      	mov	r3, r0
 80060d8:	461a      	mov	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	4413      	add	r3, r2
 80060de:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 80060e0:	88fb      	ldrh	r3, [r7, #6]
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	2200      	movs	r2, #0
 80060e6:	f240 6102 	movw	r1, #1538	@ 0x602
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 f9e0 	bl	80064b0 <CODEC_IO_Write>
 80060f0:	4603      	mov	r3, r0
 80060f2:	461a      	mov	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	4413      	add	r3, r2
 80060f8:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80060fa:	88fb      	ldrh	r3, [r7, #6]
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2202      	movs	r2, #2
 8006100:	f240 6104 	movw	r1, #1540	@ 0x604
 8006104:	4618      	mov	r0, r3
 8006106:	f000 f9d3 	bl	80064b0 <CODEC_IO_Write>
 800610a:	4603      	mov	r3, r0
 800610c:	461a      	mov	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	4413      	add	r3, r2
 8006112:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 8006114:	88fb      	ldrh	r3, [r7, #6]
 8006116:	b2db      	uxtb	r3, r3
 8006118:	2202      	movs	r2, #2
 800611a:	f240 6105 	movw	r1, #1541	@ 0x605
 800611e:	4618      	mov	r0, r3
 8006120:	f000 f9c6 	bl	80064b0 <CODEC_IO_Write>
 8006124:	4603      	mov	r3, r0
 8006126:	461a      	mov	r2, r3
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	4413      	add	r3, r2
 800612c:	60fb      	str	r3, [r7, #12]
    break;
 800612e:	e0c5      	b.n	80062bc <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8006130:	88fb      	ldrh	r3, [r7, #6]
 8006132:	b2db      	uxtb	r3, r3
 8006134:	f240 3203 	movw	r2, #771	@ 0x303
 8006138:	2105      	movs	r1, #5
 800613a:	4618      	mov	r0, r3
 800613c:	f000 f9b8 	bl	80064b0 <CODEC_IO_Write>
 8006140:	4603      	mov	r3, r0
 8006142:	461a      	mov	r2, r3
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	4413      	add	r3, r2
 8006148:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800614a:	88fb      	ldrh	r3, [r7, #6]
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2201      	movs	r2, #1
 8006150:	f240 6101 	movw	r1, #1537	@ 0x601
 8006154:	4618      	mov	r0, r3
 8006156:	f000 f9ab 	bl	80064b0 <CODEC_IO_Write>
 800615a:	4603      	mov	r3, r0
 800615c:	461a      	mov	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	4413      	add	r3, r2
 8006162:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8006164:	88fb      	ldrh	r3, [r7, #6]
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2201      	movs	r2, #1
 800616a:	f240 6102 	movw	r1, #1538	@ 0x602
 800616e:	4618      	mov	r0, r3
 8006170:	f000 f99e 	bl	80064b0 <CODEC_IO_Write>
 8006174:	4603      	mov	r3, r0
 8006176:	461a      	mov	r2, r3
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	4413      	add	r3, r2
 800617c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800617e:	88fb      	ldrh	r3, [r7, #6]
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2200      	movs	r2, #0
 8006184:	f240 6104 	movw	r1, #1540	@ 0x604
 8006188:	4618      	mov	r0, r3
 800618a:	f000 f991 	bl	80064b0 <CODEC_IO_Write>
 800618e:	4603      	mov	r3, r0
 8006190:	461a      	mov	r2, r3
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4413      	add	r3, r2
 8006196:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8006198:	88fb      	ldrh	r3, [r7, #6]
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2200      	movs	r2, #0
 800619e:	f240 6105 	movw	r1, #1541	@ 0x605
 80061a2:	4618      	mov	r0, r3
 80061a4:	f000 f984 	bl	80064b0 <CODEC_IO_Write>
 80061a8:	4603      	mov	r3, r0
 80061aa:	461a      	mov	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	4413      	add	r3, r2
 80061b0:	60fb      	str	r3, [r7, #12]
    break;
 80061b2:	e083      	b.n	80062bc <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80061b4:	88fb      	ldrh	r3, [r7, #6]
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80061bc:	2105      	movs	r1, #5
 80061be:	4618      	mov	r0, r3
 80061c0:	f000 f976 	bl	80064b0 <CODEC_IO_Write>
 80061c4:	4603      	mov	r3, r0
 80061c6:	461a      	mov	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	4413      	add	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80061ce:	88fb      	ldrh	r3, [r7, #6]
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	2201      	movs	r2, #1
 80061d4:	f240 6101 	movw	r1, #1537	@ 0x601
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 f969 	bl	80064b0 <CODEC_IO_Write>
 80061de:	4603      	mov	r3, r0
 80061e0:	461a      	mov	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4413      	add	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80061e8:	88fb      	ldrh	r3, [r7, #6]
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2201      	movs	r2, #1
 80061ee:	f240 6102 	movw	r1, #1538	@ 0x602
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 f95c 	bl	80064b0 <CODEC_IO_Write>
 80061f8:	4603      	mov	r3, r0
 80061fa:	461a      	mov	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	4413      	add	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8006202:	88fb      	ldrh	r3, [r7, #6]
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2202      	movs	r2, #2
 8006208:	f240 6104 	movw	r1, #1540	@ 0x604
 800620c:	4618      	mov	r0, r3
 800620e:	f000 f94f 	bl	80064b0 <CODEC_IO_Write>
 8006212:	4603      	mov	r3, r0
 8006214:	461a      	mov	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	4413      	add	r3, r2
 800621a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800621c:	88fb      	ldrh	r3, [r7, #6]
 800621e:	b2db      	uxtb	r3, r3
 8006220:	2202      	movs	r2, #2
 8006222:	f240 6105 	movw	r1, #1541	@ 0x605
 8006226:	4618      	mov	r0, r3
 8006228:	f000 f942 	bl	80064b0 <CODEC_IO_Write>
 800622c:	4603      	mov	r3, r0
 800622e:	461a      	mov	r2, r3
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	4413      	add	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]
    break;
 8006236:	e041      	b.n	80062bc <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8006238:	88fb      	ldrh	r3, [r7, #6]
 800623a:	b2db      	uxtb	r3, r3
 800623c:	f240 3203 	movw	r2, #771	@ 0x303
 8006240:	2105      	movs	r1, #5
 8006242:	4618      	mov	r0, r3
 8006244:	f000 f934 	bl	80064b0 <CODEC_IO_Write>
 8006248:	4603      	mov	r3, r0
 800624a:	461a      	mov	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	4413      	add	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8006252:	88fb      	ldrh	r3, [r7, #6]
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2201      	movs	r2, #1
 8006258:	f240 6101 	movw	r1, #1537	@ 0x601
 800625c:	4618      	mov	r0, r3
 800625e:	f000 f927 	bl	80064b0 <CODEC_IO_Write>
 8006262:	4603      	mov	r3, r0
 8006264:	461a      	mov	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4413      	add	r3, r2
 800626a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800626c:	88fb      	ldrh	r3, [r7, #6]
 800626e:	b2db      	uxtb	r3, r3
 8006270:	2201      	movs	r2, #1
 8006272:	f240 6102 	movw	r1, #1538	@ 0x602
 8006276:	4618      	mov	r0, r3
 8006278:	f000 f91a 	bl	80064b0 <CODEC_IO_Write>
 800627c:	4603      	mov	r3, r0
 800627e:	461a      	mov	r2, r3
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	4413      	add	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8006286:	88fb      	ldrh	r3, [r7, #6]
 8006288:	b2db      	uxtb	r3, r3
 800628a:	2200      	movs	r2, #0
 800628c:	f240 6104 	movw	r1, #1540	@ 0x604
 8006290:	4618      	mov	r0, r3
 8006292:	f000 f90d 	bl	80064b0 <CODEC_IO_Write>
 8006296:	4603      	mov	r3, r0
 8006298:	461a      	mov	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	4413      	add	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 80062a0:	88fb      	ldrh	r3, [r7, #6]
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2200      	movs	r2, #0
 80062a6:	f240 6105 	movw	r1, #1541	@ 0x605
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 f900 	bl	80064b0 <CODEC_IO_Write>
 80062b0:	4603      	mov	r3, r0
 80062b2:	461a      	mov	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	4413      	add	r3, r2
 80062b8:	60fb      	str	r3, [r7, #12]
    break;    
 80062ba:	bf00      	nop
  }  
  return counter;
 80062bc:	68fb      	ldr	r3, [r7, #12]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
	...

080062c8 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	4603      	mov	r3, r0
 80062d0:	6039      	str	r1, [r7, #0]
 80062d2:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80062d4:	2300      	movs	r3, #0
 80062d6:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	4a64      	ldr	r2, [pc, #400]	@ (800646c <wm8994_SetFrequency+0x1a4>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d079      	beq.n	80063d4 <wm8994_SetFrequency+0x10c>
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	4a62      	ldr	r2, [pc, #392]	@ (800646c <wm8994_SetFrequency+0x1a4>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	f200 80ad 	bhi.w	8006444 <wm8994_SetFrequency+0x17c>
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d061      	beq.n	80063b8 <wm8994_SetFrequency+0xf0>
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80062fa:	4293      	cmp	r3, r2
 80062fc:	f200 80a2 	bhi.w	8006444 <wm8994_SetFrequency+0x17c>
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8006306:	4293      	cmp	r3, r2
 8006308:	f000 808e 	beq.w	8006428 <wm8994_SetFrequency+0x160>
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8006312:	4293      	cmp	r3, r2
 8006314:	f200 8096 	bhi.w	8006444 <wm8994_SetFrequency+0x17c>
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800631e:	d03d      	beq.n	800639c <wm8994_SetFrequency+0xd4>
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8006326:	f200 808d 	bhi.w	8006444 <wm8994_SetFrequency+0x17c>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	f245 6222 	movw	r2, #22050	@ 0x5622
 8006330:	4293      	cmp	r3, r2
 8006332:	d06b      	beq.n	800640c <wm8994_SetFrequency+0x144>
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	f245 6222 	movw	r2, #22050	@ 0x5622
 800633a:	4293      	cmp	r3, r2
 800633c:	f200 8082 	bhi.w	8006444 <wm8994_SetFrequency+0x17c>
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8006346:	d01b      	beq.n	8006380 <wm8994_SetFrequency+0xb8>
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800634e:	d879      	bhi.n	8006444 <wm8994_SetFrequency+0x17c>
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8006356:	d005      	beq.n	8006364 <wm8994_SetFrequency+0x9c>
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	f642 3211 	movw	r2, #11025	@ 0x2b11
 800635e:	4293      	cmp	r3, r2
 8006360:	d046      	beq.n	80063f0 <wm8994_SetFrequency+0x128>
 8006362:	e06f      	b.n	8006444 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8006364:	88fb      	ldrh	r3, [r7, #6]
 8006366:	b2db      	uxtb	r3, r3
 8006368:	2203      	movs	r2, #3
 800636a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800636e:	4618      	mov	r0, r3
 8006370:	f000 f89e 	bl	80064b0 <CODEC_IO_Write>
 8006374:	4603      	mov	r3, r0
 8006376:	461a      	mov	r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	4413      	add	r3, r2
 800637c:	60fb      	str	r3, [r7, #12]
    break;
 800637e:	e06f      	b.n	8006460 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8006380:	88fb      	ldrh	r3, [r7, #6]
 8006382:	b2db      	uxtb	r3, r3
 8006384:	2233      	movs	r2, #51	@ 0x33
 8006386:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800638a:	4618      	mov	r0, r3
 800638c:	f000 f890 	bl	80064b0 <CODEC_IO_Write>
 8006390:	4603      	mov	r3, r0
 8006392:	461a      	mov	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4413      	add	r3, r2
 8006398:	60fb      	str	r3, [r7, #12]
    break;
 800639a:	e061      	b.n	8006460 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800639c:	88fb      	ldrh	r3, [r7, #6]
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	2263      	movs	r2, #99	@ 0x63
 80063a2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 f882 	bl	80064b0 <CODEC_IO_Write>
 80063ac:	4603      	mov	r3, r0
 80063ae:	461a      	mov	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	4413      	add	r3, r2
 80063b4:	60fb      	str	r3, [r7, #12]
    break;
 80063b6:	e053      	b.n	8006460 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80063b8:	88fb      	ldrh	r3, [r7, #6]
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	2283      	movs	r2, #131	@ 0x83
 80063be:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80063c2:	4618      	mov	r0, r3
 80063c4:	f000 f874 	bl	80064b0 <CODEC_IO_Write>
 80063c8:	4603      	mov	r3, r0
 80063ca:	461a      	mov	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4413      	add	r3, r2
 80063d0:	60fb      	str	r3, [r7, #12]
    break;
 80063d2:	e045      	b.n	8006460 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 80063d4:	88fb      	ldrh	r3, [r7, #6]
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	22a3      	movs	r2, #163	@ 0xa3
 80063da:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 f866 	bl	80064b0 <CODEC_IO_Write>
 80063e4:	4603      	mov	r3, r0
 80063e6:	461a      	mov	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	4413      	add	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]
    break;
 80063ee:	e037      	b.n	8006460 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 80063f0:	88fb      	ldrh	r3, [r7, #6]
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2213      	movs	r2, #19
 80063f6:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 f858 	bl	80064b0 <CODEC_IO_Write>
 8006400:	4603      	mov	r3, r0
 8006402:	461a      	mov	r2, r3
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	4413      	add	r3, r2
 8006408:	60fb      	str	r3, [r7, #12]
    break;
 800640a:	e029      	b.n	8006460 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 800640c:	88fb      	ldrh	r3, [r7, #6]
 800640e:	b2db      	uxtb	r3, r3
 8006410:	2243      	movs	r2, #67	@ 0x43
 8006412:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8006416:	4618      	mov	r0, r3
 8006418:	f000 f84a 	bl	80064b0 <CODEC_IO_Write>
 800641c:	4603      	mov	r3, r0
 800641e:	461a      	mov	r2, r3
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	4413      	add	r3, r2
 8006424:	60fb      	str	r3, [r7, #12]
    break;
 8006426:	e01b      	b.n	8006460 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8006428:	88fb      	ldrh	r3, [r7, #6]
 800642a:	b2db      	uxtb	r3, r3
 800642c:	2273      	movs	r2, #115	@ 0x73
 800642e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8006432:	4618      	mov	r0, r3
 8006434:	f000 f83c 	bl	80064b0 <CODEC_IO_Write>
 8006438:	4603      	mov	r3, r0
 800643a:	461a      	mov	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4413      	add	r3, r2
 8006440:	60fb      	str	r3, [r7, #12]
    break; 
 8006442:	e00d      	b.n	8006460 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8006444:	88fb      	ldrh	r3, [r7, #6]
 8006446:	b2db      	uxtb	r3, r3
 8006448:	2283      	movs	r2, #131	@ 0x83
 800644a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800644e:	4618      	mov	r0, r3
 8006450:	f000 f82e 	bl	80064b0 <CODEC_IO_Write>
 8006454:	4603      	mov	r3, r0
 8006456:	461a      	mov	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4413      	add	r3, r2
 800645c:	60fb      	str	r3, [r7, #12]
    break; 
 800645e:	bf00      	nop
  }
  return counter;
 8006460:	68fb      	ldr	r3, [r7, #12]
}
 8006462:	4618      	mov	r0, r3
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	00017700 	.word	0x00017700

08006470 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	4603      	mov	r3, r0
 8006478:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800647a:	2300      	movs	r3, #0
 800647c:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800647e:	88fb      	ldrh	r3, [r7, #6]
 8006480:	b2db      	uxtb	r3, r3
 8006482:	2200      	movs	r2, #0
 8006484:	2100      	movs	r1, #0
 8006486:	4618      	mov	r0, r3
 8006488:	f000 f812 	bl	80064b0 <CODEC_IO_Write>
 800648c:	4603      	mov	r3, r0
 800648e:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8006490:	4b05      	ldr	r3, [pc, #20]	@ (80064a8 <wm8994_Reset+0x38>)
 8006492:	2200      	movs	r2, #0
 8006494:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8006496:	4b05      	ldr	r3, [pc, #20]	@ (80064ac <wm8994_Reset+0x3c>)
 8006498:	2200      	movs	r2, #0
 800649a:	601a      	str	r2, [r3, #0]

  return counter;
 800649c:	68fb      	ldr	r3, [r7, #12]
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3710      	adds	r7, #16
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	2000f080 	.word	0x2000f080
 80064ac:	2000f084 	.word	0x2000f084

080064b0 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	4603      	mov	r3, r0
 80064b8:	71fb      	strb	r3, [r7, #7]
 80064ba:	460b      	mov	r3, r1
 80064bc:	80bb      	strh	r3, [r7, #4]
 80064be:	4613      	mov	r3, r2
 80064c0:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 80064c2:	2300      	movs	r3, #0
 80064c4:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 80064c6:	887a      	ldrh	r2, [r7, #2]
 80064c8:	88b9      	ldrh	r1, [r7, #4]
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f000 f96f 	bl	80067b0 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	b2db      	uxtb	r3, r3
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3710      	adds	r7, #16
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
	...

080064e0 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b08c      	sub	sp, #48	@ 0x30
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4a51      	ldr	r2, [pc, #324]	@ (8006630 <I2Cx_MspInit+0x150>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d14d      	bne.n	800658c <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80064f0:	4b50      	ldr	r3, [pc, #320]	@ (8006634 <I2Cx_MspInit+0x154>)
 80064f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064f4:	4a4f      	ldr	r2, [pc, #316]	@ (8006634 <I2Cx_MspInit+0x154>)
 80064f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80064fc:	4b4d      	ldr	r3, [pc, #308]	@ (8006634 <I2Cx_MspInit+0x154>)
 80064fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006504:	61bb      	str	r3, [r7, #24]
 8006506:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8006508:	2380      	movs	r3, #128	@ 0x80
 800650a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800650c:	2312      	movs	r3, #18
 800650e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8006510:	2300      	movs	r3, #0
 8006512:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8006514:	2302      	movs	r3, #2
 8006516:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8006518:	2304      	movs	r3, #4
 800651a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800651c:	f107 031c 	add.w	r3, r7, #28
 8006520:	4619      	mov	r1, r3
 8006522:	4845      	ldr	r0, [pc, #276]	@ (8006638 <I2Cx_MspInit+0x158>)
 8006524:	f003 fc56 	bl	8009dd4 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8006528:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800652c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800652e:	f107 031c 	add.w	r3, r7, #28
 8006532:	4619      	mov	r1, r3
 8006534:	4840      	ldr	r0, [pc, #256]	@ (8006638 <I2Cx_MspInit+0x158>)
 8006536:	f003 fc4d 	bl	8009dd4 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800653a:	4b3e      	ldr	r3, [pc, #248]	@ (8006634 <I2Cx_MspInit+0x154>)
 800653c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653e:	4a3d      	ldr	r2, [pc, #244]	@ (8006634 <I2Cx_MspInit+0x154>)
 8006540:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006544:	6413      	str	r3, [r2, #64]	@ 0x40
 8006546:	4b3b      	ldr	r3, [pc, #236]	@ (8006634 <I2Cx_MspInit+0x154>)
 8006548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8006552:	4b38      	ldr	r3, [pc, #224]	@ (8006634 <I2Cx_MspInit+0x154>)
 8006554:	6a1b      	ldr	r3, [r3, #32]
 8006556:	4a37      	ldr	r2, [pc, #220]	@ (8006634 <I2Cx_MspInit+0x154>)
 8006558:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800655c:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800655e:	4b35      	ldr	r3, [pc, #212]	@ (8006634 <I2Cx_MspInit+0x154>)
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	4a34      	ldr	r2, [pc, #208]	@ (8006634 <I2Cx_MspInit+0x154>)
 8006564:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006568:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800656a:	2200      	movs	r2, #0
 800656c:	210f      	movs	r1, #15
 800656e:	2048      	movs	r0, #72	@ 0x48
 8006570:	f001 ff6c 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8006574:	2048      	movs	r0, #72	@ 0x48
 8006576:	f001 ff85 	bl	8008484 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800657a:	2200      	movs	r2, #0
 800657c:	210f      	movs	r1, #15
 800657e:	2049      	movs	r0, #73	@ 0x49
 8006580:	f001 ff64 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8006584:	2049      	movs	r0, #73	@ 0x49
 8006586:	f001 ff7d 	bl	8008484 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800658a:	e04d      	b.n	8006628 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800658c:	4b29      	ldr	r3, [pc, #164]	@ (8006634 <I2Cx_MspInit+0x154>)
 800658e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006590:	4a28      	ldr	r2, [pc, #160]	@ (8006634 <I2Cx_MspInit+0x154>)
 8006592:	f043 0302 	orr.w	r3, r3, #2
 8006596:	6313      	str	r3, [r2, #48]	@ 0x30
 8006598:	4b26      	ldr	r3, [pc, #152]	@ (8006634 <I2Cx_MspInit+0x154>)
 800659a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800659c:	f003 0302 	and.w	r3, r3, #2
 80065a0:	613b      	str	r3, [r7, #16]
 80065a2:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80065a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80065a8:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80065aa:	2312      	movs	r3, #18
 80065ac:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80065ae:	2300      	movs	r3, #0
 80065b0:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80065b2:	2302      	movs	r3, #2
 80065b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80065b6:	2304      	movs	r3, #4
 80065b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80065ba:	f107 031c 	add.w	r3, r7, #28
 80065be:	4619      	mov	r1, r3
 80065c0:	481e      	ldr	r0, [pc, #120]	@ (800663c <I2Cx_MspInit+0x15c>)
 80065c2:	f003 fc07 	bl	8009dd4 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 80065c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80065ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80065cc:	f107 031c 	add.w	r3, r7, #28
 80065d0:	4619      	mov	r1, r3
 80065d2:	481a      	ldr	r0, [pc, #104]	@ (800663c <I2Cx_MspInit+0x15c>)
 80065d4:	f003 fbfe 	bl	8009dd4 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 80065d8:	4b16      	ldr	r3, [pc, #88]	@ (8006634 <I2Cx_MspInit+0x154>)
 80065da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065dc:	4a15      	ldr	r2, [pc, #84]	@ (8006634 <I2Cx_MspInit+0x154>)
 80065de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80065e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80065e4:	4b13      	ldr	r3, [pc, #76]	@ (8006634 <I2Cx_MspInit+0x154>)
 80065e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065ec:	60fb      	str	r3, [r7, #12]
 80065ee:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80065f0:	4b10      	ldr	r3, [pc, #64]	@ (8006634 <I2Cx_MspInit+0x154>)
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	4a0f      	ldr	r2, [pc, #60]	@ (8006634 <I2Cx_MspInit+0x154>)
 80065f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80065fa:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80065fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006634 <I2Cx_MspInit+0x154>)
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	4a0c      	ldr	r2, [pc, #48]	@ (8006634 <I2Cx_MspInit+0x154>)
 8006602:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006606:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8006608:	2200      	movs	r2, #0
 800660a:	210f      	movs	r1, #15
 800660c:	201f      	movs	r0, #31
 800660e:	f001 ff1d 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8006612:	201f      	movs	r0, #31
 8006614:	f001 ff36 	bl	8008484 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8006618:	2200      	movs	r2, #0
 800661a:	210f      	movs	r1, #15
 800661c:	2020      	movs	r0, #32
 800661e:	f001 ff15 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8006622:	2020      	movs	r0, #32
 8006624:	f001 ff2e 	bl	8008484 <HAL_NVIC_EnableIRQ>
}
 8006628:	bf00      	nop
 800662a:	3730      	adds	r7, #48	@ 0x30
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}
 8006630:	2000f088 	.word	0x2000f088
 8006634:	40023800 	.word	0x40023800
 8006638:	40021c00 	.word	0x40021c00
 800663c:	40020400 	.word	0x40020400

08006640 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f005 fed5 	bl	800c3f8 <HAL_I2C_GetState>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d125      	bne.n	80066a0 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a14      	ldr	r2, [pc, #80]	@ (80066a8 <I2Cx_Init+0x68>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d103      	bne.n	8006664 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a13      	ldr	r2, [pc, #76]	@ (80066ac <I2Cx_Init+0x6c>)
 8006660:	601a      	str	r2, [r3, #0]
 8006662:	e002      	b.n	800666a <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a12      	ldr	r2, [pc, #72]	@ (80066b0 <I2Cx_Init+0x70>)
 8006668:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a11      	ldr	r2, [pc, #68]	@ (80066b4 <I2Cx_Init+0x74>)
 800666e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2201      	movs	r2, #1
 800667a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f7ff ff23 	bl	80064e0 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f005 fbbe 	bl	800be1c <HAL_I2C_Init>
  }
}
 80066a0:	bf00      	nop
 80066a2:	3708      	adds	r7, #8
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	2000f088 	.word	0x2000f088
 80066ac:	40005c00 	.word	0x40005c00
 80066b0:	40005400 	.word	0x40005400
 80066b4:	40912732 	.word	0x40912732

080066b8 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b08a      	sub	sp, #40	@ 0x28
 80066bc:	af04      	add	r7, sp, #16
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	4608      	mov	r0, r1
 80066c2:	4611      	mov	r1, r2
 80066c4:	461a      	mov	r2, r3
 80066c6:	4603      	mov	r3, r0
 80066c8:	72fb      	strb	r3, [r7, #11]
 80066ca:	460b      	mov	r3, r1
 80066cc:	813b      	strh	r3, [r7, #8]
 80066ce:	4613      	mov	r3, r2
 80066d0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80066d2:	2300      	movs	r3, #0
 80066d4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80066d6:	7afb      	ldrb	r3, [r7, #11]
 80066d8:	b299      	uxth	r1, r3
 80066da:	88f8      	ldrh	r0, [r7, #6]
 80066dc:	893a      	ldrh	r2, [r7, #8]
 80066de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80066e2:	9302      	str	r3, [sp, #8]
 80066e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80066e6:	9301      	str	r3, [sp, #4]
 80066e8:	6a3b      	ldr	r3, [r7, #32]
 80066ea:	9300      	str	r3, [sp, #0]
 80066ec:	4603      	mov	r3, r0
 80066ee:	68f8      	ldr	r0, [r7, #12]
 80066f0:	f005 fd68 	bl	800c1c4 <HAL_I2C_Mem_Read>
 80066f4:	4603      	mov	r3, r0
 80066f6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80066f8:	7dfb      	ldrb	r3, [r7, #23]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d004      	beq.n	8006708 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80066fe:	7afb      	ldrb	r3, [r7, #11]
 8006700:	4619      	mov	r1, r3
 8006702:	68f8      	ldr	r0, [r7, #12]
 8006704:	f000 f832 	bl	800676c <I2Cx_Error>
  }
  return status;    
 8006708:	7dfb      	ldrb	r3, [r7, #23]
}
 800670a:	4618      	mov	r0, r3
 800670c:	3718      	adds	r7, #24
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8006712:	b580      	push	{r7, lr}
 8006714:	b08a      	sub	sp, #40	@ 0x28
 8006716:	af04      	add	r7, sp, #16
 8006718:	60f8      	str	r0, [r7, #12]
 800671a:	4608      	mov	r0, r1
 800671c:	4611      	mov	r1, r2
 800671e:	461a      	mov	r2, r3
 8006720:	4603      	mov	r3, r0
 8006722:	72fb      	strb	r3, [r7, #11]
 8006724:	460b      	mov	r3, r1
 8006726:	813b      	strh	r3, [r7, #8]
 8006728:	4613      	mov	r3, r2
 800672a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800672c:	2300      	movs	r3, #0
 800672e:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8006730:	7afb      	ldrb	r3, [r7, #11]
 8006732:	b299      	uxth	r1, r3
 8006734:	88f8      	ldrh	r0, [r7, #6]
 8006736:	893a      	ldrh	r2, [r7, #8]
 8006738:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800673c:	9302      	str	r3, [sp, #8]
 800673e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006740:	9301      	str	r3, [sp, #4]
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	9300      	str	r3, [sp, #0]
 8006746:	4603      	mov	r3, r0
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f005 fc27 	bl	800bf9c <HAL_I2C_Mem_Write>
 800674e:	4603      	mov	r3, r0
 8006750:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8006752:	7dfb      	ldrb	r3, [r7, #23]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d004      	beq.n	8006762 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8006758:	7afb      	ldrb	r3, [r7, #11]
 800675a:	4619      	mov	r1, r3
 800675c:	68f8      	ldr	r0, [r7, #12]
 800675e:	f000 f805 	bl	800676c <I2Cx_Error>
  }
  return status;
 8006762:	7dfb      	ldrb	r3, [r7, #23]
}
 8006764:	4618      	mov	r0, r3
 8006766:	3718      	adds	r7, #24
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	460b      	mov	r3, r1
 8006776:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f005 fbdf 	bl	800bf3c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f7ff ff5e 	bl	8006640 <I2Cx_Init>
}
 8006784:	bf00      	nop
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 800678c:	b580      	push	{r7, lr}
 800678e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8006790:	4802      	ldr	r0, [pc, #8]	@ (800679c <AUDIO_IO_Init+0x10>)
 8006792:	f7ff ff55 	bl	8006640 <I2Cx_Init>
}
 8006796:	bf00      	nop
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	2000f088 	.word	0x2000f088

080067a0 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 80067a0:	b480      	push	{r7}
 80067a2:	af00      	add	r7, sp, #0
}
 80067a4:	bf00      	nop
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
	...

080067b0 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af02      	add	r7, sp, #8
 80067b6:	4603      	mov	r3, r0
 80067b8:	71fb      	strb	r3, [r7, #7]
 80067ba:	460b      	mov	r3, r1
 80067bc:	80bb      	strh	r3, [r7, #4]
 80067be:	4613      	mov	r3, r2
 80067c0:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 80067c2:	887b      	ldrh	r3, [r7, #2]
 80067c4:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 80067c6:	89fb      	ldrh	r3, [r7, #14]
 80067c8:	0a1b      	lsrs	r3, r3, #8
 80067ca:	b29b      	uxth	r3, r3
 80067cc:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 80067ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80067d2:	021b      	lsls	r3, r3, #8
 80067d4:	b21a      	sxth	r2, r3
 80067d6:	887b      	ldrh	r3, [r7, #2]
 80067d8:	b21b      	sxth	r3, r3
 80067da:	4313      	orrs	r3, r2
 80067dc:	b21b      	sxth	r3, r3
 80067de:	b29b      	uxth	r3, r3
 80067e0:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 80067e2:	88ba      	ldrh	r2, [r7, #4]
 80067e4:	79f9      	ldrb	r1, [r7, #7]
 80067e6:	2302      	movs	r3, #2
 80067e8:	9301      	str	r3, [sp, #4]
 80067ea:	1cbb      	adds	r3, r7, #2
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	2302      	movs	r3, #2
 80067f0:	4803      	ldr	r0, [pc, #12]	@ (8006800 <AUDIO_IO_Write+0x50>)
 80067f2:	f7ff ff8e 	bl	8006712 <I2Cx_WriteMultiple>
}
 80067f6:	bf00      	nop
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	2000f088 	.word	0x2000f088

08006804 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af02      	add	r7, sp, #8
 800680a:	4603      	mov	r3, r0
 800680c:	460a      	mov	r2, r1
 800680e:	71fb      	strb	r3, [r7, #7]
 8006810:	4613      	mov	r3, r2
 8006812:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8006814:	2300      	movs	r3, #0
 8006816:	81bb      	strh	r3, [r7, #12]
 8006818:	2300      	movs	r3, #0
 800681a:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 800681c:	88ba      	ldrh	r2, [r7, #4]
 800681e:	79f9      	ldrb	r1, [r7, #7]
 8006820:	2302      	movs	r3, #2
 8006822:	9301      	str	r3, [sp, #4]
 8006824:	f107 030c 	add.w	r3, r7, #12
 8006828:	9300      	str	r3, [sp, #0]
 800682a:	2302      	movs	r3, #2
 800682c:	480a      	ldr	r0, [pc, #40]	@ (8006858 <AUDIO_IO_Read+0x54>)
 800682e:	f7ff ff43 	bl	80066b8 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8006832:	89bb      	ldrh	r3, [r7, #12]
 8006834:	0a1b      	lsrs	r3, r3, #8
 8006836:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8006838:	89bb      	ldrh	r3, [r7, #12]
 800683a:	b21b      	sxth	r3, r3
 800683c:	021b      	lsls	r3, r3, #8
 800683e:	b21a      	sxth	r2, r3
 8006840:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006844:	4313      	orrs	r3, r2
 8006846:	b21b      	sxth	r3, r3
 8006848:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 800684a:	89fb      	ldrh	r3, [r7, #14]
 800684c:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 800684e:	89bb      	ldrh	r3, [r7, #12]
}
 8006850:	4618      	mov	r0, r3
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	2000f088 	.word	0x2000f088

0800685c <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b082      	sub	sp, #8
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f001 fa81 	bl	8007d6c <HAL_Delay>
}
 800686a:	bf00      	nop
 800686c:	3708      	adds	r7, #8
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
	...

08006874 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 800687c:	480e      	ldr	r0, [pc, #56]	@ (80068b8 <HAL_SAI_ErrorCallback+0x44>)
 800687e:	f008 ff17 	bl	800f6b0 <HAL_SAI_GetState>
 8006882:	4603      	mov	r3, r0
 8006884:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8006886:	480d      	ldr	r0, [pc, #52]	@ (80068bc <HAL_SAI_ErrorCallback+0x48>)
 8006888:	f008 ff12 	bl	800f6b0 <HAL_SAI_GetState>
 800688c:	4603      	mov	r3, r0
 800688e:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8006890:	7bfb      	ldrb	r3, [r7, #15]
 8006892:	2b02      	cmp	r3, #2
 8006894:	d002      	beq.n	800689c <HAL_SAI_ErrorCallback+0x28>
 8006896:	7bfb      	ldrb	r3, [r7, #15]
 8006898:	2b12      	cmp	r3, #18
 800689a:	d101      	bne.n	80068a0 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 800689c:	f000 f810 	bl	80068c0 <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 80068a0:	7bbb      	ldrb	r3, [r7, #14]
 80068a2:	2b02      	cmp	r3, #2
 80068a4:	d002      	beq.n	80068ac <HAL_SAI_ErrorCallback+0x38>
 80068a6:	7bbb      	ldrb	r3, [r7, #14]
 80068a8:	2b22      	cmp	r3, #34	@ 0x22
 80068aa:	d101      	bne.n	80068b0 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 80068ac:	f000 f9f6 	bl	8006c9c <BSP_AUDIO_IN_Error_CallBack>
  }
}
 80068b0:	bf00      	nop
 80068b2:	3710      	adds	r7, #16
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	2000f0e0 	.word	0x2000f0e0
 80068bc:	2000f164 	.word	0x2000f164

080068c0 <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 80068c0:	b480      	push	{r7}
 80068c2:	af00      	add	r7, sp, #0
}
 80068c4:	bf00      	nop
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
	...

080068d0 <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b08c      	sub	sp, #48	@ 0x30
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 80068da:	4b63      	ldr	r3, [pc, #396]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 80068dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068de:	4a62      	ldr	r2, [pc, #392]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 80068e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80068e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80068e6:	4b60      	ldr	r3, [pc, #384]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 80068e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068ee:	61bb      	str	r3, [r7, #24]
 80068f0:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 80068f2:	4b5d      	ldr	r3, [pc, #372]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 80068f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f6:	4a5c      	ldr	r2, [pc, #368]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 80068f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80068fe:	4b5a      	ldr	r3, [pc, #360]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006906:	617b      	str	r3, [r7, #20]
 8006908:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 800690a:	4b57      	ldr	r3, [pc, #348]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 800690c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800690e:	4a56      	ldr	r2, [pc, #344]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006910:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006914:	6313      	str	r3, [r2, #48]	@ 0x30
 8006916:	4b54      	ldr	r3, [pc, #336]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800691a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800691e:	613b      	str	r3, [r7, #16]
 8006920:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8006922:	4b51      	ldr	r3, [pc, #324]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006926:	4a50      	ldr	r2, [pc, #320]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800692c:	6313      	str	r3, [r2, #48]	@ 0x30
 800692e:	4b4e      	ldr	r3, [pc, #312]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 8006930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006932:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006936:	60fb      	str	r3, [r7, #12]
 8006938:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 800693a:	2380      	movs	r3, #128	@ 0x80
 800693c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800693e:	2302      	movs	r3, #2
 8006940:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8006942:	2300      	movs	r3, #0
 8006944:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8006946:	2303      	movs	r3, #3
 8006948:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800694a:	230a      	movs	r3, #10
 800694c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 800694e:	f107 031c 	add.w	r3, r7, #28
 8006952:	4619      	mov	r1, r3
 8006954:	4845      	ldr	r0, [pc, #276]	@ (8006a6c <BSP_AUDIO_OUT_MspInit+0x19c>)
 8006956:	f003 fa3d 	bl	8009dd4 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 800695a:	2320      	movs	r3, #32
 800695c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800695e:	2302      	movs	r3, #2
 8006960:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8006962:	2300      	movs	r3, #0
 8006964:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8006966:	2303      	movs	r3, #3
 8006968:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 800696a:	230a      	movs	r3, #10
 800696c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 800696e:	f107 031c 	add.w	r3, r7, #28
 8006972:	4619      	mov	r1, r3
 8006974:	483d      	ldr	r0, [pc, #244]	@ (8006a6c <BSP_AUDIO_OUT_MspInit+0x19c>)
 8006976:	f003 fa2d 	bl	8009dd4 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 800697a:	2340      	movs	r3, #64	@ 0x40
 800697c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800697e:	2302      	movs	r3, #2
 8006980:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8006982:	2300      	movs	r3, #0
 8006984:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8006986:	2303      	movs	r3, #3
 8006988:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 800698a:	230a      	movs	r3, #10
 800698c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 800698e:	f107 031c 	add.w	r3, r7, #28
 8006992:	4619      	mov	r1, r3
 8006994:	4835      	ldr	r0, [pc, #212]	@ (8006a6c <BSP_AUDIO_OUT_MspInit+0x19c>)
 8006996:	f003 fa1d 	bl	8009dd4 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 800699a:	2310      	movs	r3, #16
 800699c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800699e:	2302      	movs	r3, #2
 80069a0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80069a2:	2300      	movs	r3, #0
 80069a4:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 80069a6:	2303      	movs	r3, #3
 80069a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 80069aa:	230a      	movs	r3, #10
 80069ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 80069ae:	f107 031c 	add.w	r3, r7, #28
 80069b2:	4619      	mov	r1, r3
 80069b4:	482d      	ldr	r0, [pc, #180]	@ (8006a6c <BSP_AUDIO_OUT_MspInit+0x19c>)
 80069b6:	f003 fa0d 	bl	8009dd4 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 80069ba:	4b2b      	ldr	r3, [pc, #172]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 80069bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069be:	4a2a      	ldr	r2, [pc, #168]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 80069c0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80069c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80069c6:	4b28      	ldr	r3, [pc, #160]	@ (8006a68 <BSP_AUDIO_OUT_MspInit+0x198>)
 80069c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80069ce:	60bb      	str	r3, [r7, #8]
 80069d0:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a26      	ldr	r2, [pc, #152]	@ (8006a70 <BSP_AUDIO_OUT_MspInit+0x1a0>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d138      	bne.n	8006a4e <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 80069dc:	4b25      	ldr	r3, [pc, #148]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80069de:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80069e2:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 80069e4:	4b23      	ldr	r3, [pc, #140]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80069e6:	2240      	movs	r2, #64	@ 0x40
 80069e8:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80069ea:	4b22      	ldr	r3, [pc, #136]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 80069f0:	4b20      	ldr	r3, [pc, #128]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80069f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80069f6:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 80069f8:	4b1e      	ldr	r3, [pc, #120]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 80069fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069fe:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8006a00:	4b1c      	ldr	r3, [pc, #112]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a02:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006a06:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8006a08:	4b1a      	ldr	r3, [pc, #104]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a0e:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8006a10:	4b18      	ldr	r3, [pc, #96]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006a16:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8006a18:	4b16      	ldr	r3, [pc, #88]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a1a:	2204      	movs	r2, #4
 8006a1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8006a1e:	4b15      	ldr	r3, [pc, #84]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a20:	2203      	movs	r2, #3
 8006a22:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8006a24:	4b13      	ldr	r3, [pc, #76]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a26:	2200      	movs	r2, #0
 8006a28:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8006a2a:	4b12      	ldr	r3, [pc, #72]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8006a30:	4b10      	ldr	r3, [pc, #64]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a32:	4a11      	ldr	r2, [pc, #68]	@ (8006a78 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8006a34:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a0e      	ldr	r2, [pc, #56]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a3a:	66da      	str	r2, [r3, #108]	@ 0x6c
 8006a3c:	4a0d      	ldr	r2, [pc, #52]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8006a42:	480c      	ldr	r0, [pc, #48]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a44:	f001 ff3e 	bl	80088c4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8006a48:	480a      	ldr	r0, [pc, #40]	@ (8006a74 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8006a4a:	f001 fe8d 	bl	8008768 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8006a4e:	2200      	movs	r2, #0
 8006a50:	210e      	movs	r1, #14
 8006a52:	203c      	movs	r0, #60	@ 0x3c
 8006a54:	f001 fcfa 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8006a58:	203c      	movs	r0, #60	@ 0x3c
 8006a5a:	f001 fd13 	bl	8008484 <HAL_NVIC_EnableIRQ>
}
 8006a5e:	bf00      	nop
 8006a60:	3730      	adds	r7, #48	@ 0x30
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	40023800 	.word	0x40023800
 8006a6c:	40022000 	.word	0x40022000
 8006a70:	40015c04 	.word	0x40015c04
 8006a74:	2000f1e8 	.word	0x2000f1e8
 8006a78:	40026470 	.word	0x40026470

08006a7c <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b0a6      	sub	sp, #152	@ 0x98
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8006a88:	f107 0314 	add.w	r3, r7, #20
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f007 fd39 	bl	800e504 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d009      	beq.n	8006ab0 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	f245 6222 	movw	r2, #22050	@ 0x5622
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d004      	beq.n	8006ab0 <BSP_AUDIO_OUT_ClockConfig+0x34>
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d112      	bne.n	8006ad6 <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8006ab0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006ab4:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8006ab6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006aba:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8006abc:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8006ac0:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8006ac2:	2302      	movs	r3, #2
 8006ac4:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8006ac6:	2313      	movs	r3, #19
 8006ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8006aca:	f107 0314 	add.w	r3, r7, #20
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f007 f928 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
 8006ad4:	e012      	b.n	8006afc <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8006ad6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006ada:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8006adc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006ae0:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8006ae2:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8006ae6:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8006ae8:	2307      	movs	r3, #7
 8006aea:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8006aec:	2301      	movs	r3, #1
 8006aee:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8006af0:	f107 0314 	add.w	r3, r7, #20
 8006af4:	4618      	mov	r0, r3
 8006af6:	f007 f915 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8006afa:	bf00      	nop
 8006afc:	bf00      	nop
 8006afe:	3798      	adds	r7, #152	@ 0x98
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	68f9      	ldr	r1, [r7, #12]
 8006b16:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006b1a:	f000 f805 	bl	8006b28 <BSP_AUDIO_IN_InitEx>
 8006b1e:	4603      	mov	r3, r0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3710      	adds	r7, #16
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 8006b28:	b590      	push	{r4, r7, lr}
 8006b2a:	b089      	sub	sp, #36	@ 0x24
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60b9      	str	r1, [r7, #8]
 8006b30:	607a      	str	r2, [r7, #4]
 8006b32:	603b      	str	r3, [r7, #0]
 8006b34:	4603      	mov	r3, r0
 8006b36:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8006b40:	89fb      	ldrh	r3, [r7, #14]
 8006b42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b46:	d006      	beq.n	8006b56 <BSP_AUDIO_IN_InitEx+0x2e>
 8006b48:	89fb      	ldrh	r3, [r7, #14]
 8006b4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b4e:	d002      	beq.n	8006b56 <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	77fb      	strb	r3, [r7, #31]
 8006b54:	e046      	b.n	8006be4 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 8006b56:	f000 fa11 	bl	8006f7c <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	68b9      	ldr	r1, [r7, #8]
 8006b5e:	4824      	ldr	r0, [pc, #144]	@ (8006bf0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8006b60:	f7ff ff8c 	bl	8006a7c <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8006b64:	4b22      	ldr	r3, [pc, #136]	@ (8006bf0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8006b66:	4a23      	ldr	r2, [pc, #140]	@ (8006bf4 <BSP_AUDIO_IN_InitEx+0xcc>)
 8006b68:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 8006b6a:	4821      	ldr	r0, [pc, #132]	@ (8006bf0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8006b6c:	f008 fda0 	bl	800f6b0 <HAL_SAI_GetState>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d107      	bne.n	8006b86 <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 8006b76:	2100      	movs	r1, #0
 8006b78:	481d      	ldr	r0, [pc, #116]	@ (8006bf0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8006b7a:	f7ff fea9 	bl	80068d0 <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8006b7e:	2100      	movs	r1, #0
 8006b80:	481b      	ldr	r0, [pc, #108]	@ (8006bf0 <BSP_AUDIO_IN_InitEx+0xc8>)
 8006b82:	f000 f893 	bl	8006cac <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 8006b86:	89fb      	ldrh	r3, [r7, #14]
 8006b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b8c:	d102      	bne.n	8006b94 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8006b8e:	230a      	movs	r3, #10
 8006b90:	61bb      	str	r3, [r7, #24]
 8006b92:	e001      	b.n	8006b98 <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8006b94:	2305      	movs	r3, #5
 8006b96:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 8006b98:	68ba      	ldr	r2, [r7, #8]
 8006b9a:	69b9      	ldr	r1, [r7, #24]
 8006b9c:	2001      	movs	r0, #1
 8006b9e:	f000 f937 	bl	8006e10 <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8006ba2:	4b15      	ldr	r3, [pc, #84]	@ (8006bf8 <BSP_AUDIO_IN_InitEx+0xd0>)
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	2034      	movs	r0, #52	@ 0x34
 8006ba8:	4798      	blx	r3
 8006baa:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	f648 1294 	movw	r2, #35220	@ 0x8994
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d109      	bne.n	8006bca <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8006bb6:	4b10      	ldr	r3, [pc, #64]	@ (8006bf8 <BSP_AUDIO_IN_InitEx+0xd0>)
 8006bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bba:	2034      	movs	r0, #52	@ 0x34
 8006bbc:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 8006bbe:	4b0f      	ldr	r3, [pc, #60]	@ (8006bfc <BSP_AUDIO_IN_InitEx+0xd4>)
 8006bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8006bf8 <BSP_AUDIO_IN_InitEx+0xd0>)
 8006bc2:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	77fb      	strb	r3, [r7, #31]
 8006bc8:	e001      	b.n	8006bce <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 8006bce:	7ffb      	ldrb	r3, [r7, #31]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d107      	bne.n	8006be4 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 8006bd4:	4b09      	ldr	r3, [pc, #36]	@ (8006bfc <BSP_AUDIO_IN_InitEx+0xd4>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681c      	ldr	r4, [r3, #0]
 8006bda:	89f9      	ldrh	r1, [r7, #14]
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	2264      	movs	r2, #100	@ 0x64
 8006be0:	2034      	movs	r0, #52	@ 0x34
 8006be2:	47a0      	blx	r4
    }
  }
  return ret;
 8006be4:	7ffb      	ldrb	r3, [r7, #31]
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3724      	adds	r7, #36	@ 0x24
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd90      	pop	{r4, r7, pc}
 8006bee:	bf00      	nop
 8006bf0:	2000f164 	.word	0x2000f164
 8006bf4:	40015c24 	.word	0x40015c24
 8006bf8:	2000000c 	.word	0x2000000c
 8006bfc:	2000f0dc 	.word	0x2000f0dc

08006c00 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	461a      	mov	r2, r3
 8006c14:	6879      	ldr	r1, [r7, #4]
 8006c16:	4805      	ldr	r0, [pc, #20]	@ (8006c2c <BSP_AUDIO_IN_Record+0x2c>)
 8006c18:	f008 fcbc 	bl	800f594 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	b2db      	uxtb	r3, r3
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3710      	adds	r7, #16
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	2000f164 	.word	0x2000f164

08006c30 <BSP_AUDIO_IN_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically).
  *                            Then need to reconfigure the Codec after power on.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Stop(uint32_t Option)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b082      	sub	sp, #8
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  /* Call the Media layer stop function */
  HAL_SAI_DMAStop(&haudio_in_sai);
 8006c38:	480c      	ldr	r0, [pc, #48]	@ (8006c6c <BSP_AUDIO_IN_Stop+0x3c>)
 8006c3a:	f008 fc38 	bl	800f4ae <HAL_SAI_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(audio_drv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 8006c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c70 <BSP_AUDIO_IN_Stop+0x40>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	6879      	ldr	r1, [r7, #4]
 8006c46:	2034      	movs	r0, #52	@ 0x34
 8006c48:	4798      	blx	r3
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d001      	beq.n	8006c54 <BSP_AUDIO_IN_Stop+0x24>
  {
    return AUDIO_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e006      	b.n	8006c62 <BSP_AUDIO_IN_Stop+0x32>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d102      	bne.n	8006c60 <BSP_AUDIO_IN_Stop+0x30>
    {
      /* Wait at least 100us */
      HAL_Delay(1);
 8006c5a:	2001      	movs	r0, #1
 8006c5c:	f001 f886 	bl	8007d6c <HAL_Delay>
    }
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8006c60:	2300      	movs	r3, #0
  }
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	2000f164 	.word	0x2000f164
 8006c70:	2000f0dc 	.word	0x2000f0dc

08006c74 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 8006c7c:	f7fc f8f4 	bl	8002e68 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8006c80:	bf00      	nop
 8006c82:	3708      	adds	r7, #8
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b082      	sub	sp, #8
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8006c90:	f7fc f8d6 	bl	8002e40 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8006c94:	bf00      	nop
 8006c96:	3708      	adds	r7, #8
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 8006c9c:	b480      	push	{r7}
 8006c9e:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8006ca0:	bf00      	nop
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr
	...

08006cac <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b08c      	sub	sp, #48	@ 0x30
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8006cb6:	4b50      	ldr	r3, [pc, #320]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cba:	4a4f      	ldr	r2, [pc, #316]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006cbc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8006cc2:	4b4d      	ldr	r3, [pc, #308]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006cca:	61bb      	str	r3, [r7, #24]
 8006ccc:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 8006cce:	4b4a      	ldr	r3, [pc, #296]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd2:	4a49      	ldr	r2, [pc, #292]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006cd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8006cda:	4b47      	ldr	r3, [pc, #284]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ce2:	617b      	str	r3, [r7, #20]
 8006ce4:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8006ce6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006cea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8006cec:	2302      	movs	r3, #2
 8006cee:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 8006cf8:	230a      	movs	r3, #10
 8006cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8006cfc:	f107 031c 	add.w	r3, r7, #28
 8006d00:	4619      	mov	r1, r3
 8006d02:	483e      	ldr	r0, [pc, #248]	@ (8006dfc <BSP_AUDIO_IN_MspInit+0x150>)
 8006d04:	f003 f866 	bl	8009dd4 <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 8006d08:	4b3b      	ldr	r3, [pc, #236]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d0c:	4a3a      	ldr	r2, [pc, #232]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006d0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d12:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d14:	4b38      	ldr	r3, [pc, #224]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d1c:	613b      	str	r3, [r7, #16]
 8006d1e:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 8006d20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d24:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8006d26:	2300      	movs	r3, #0
 8006d28:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8006d2e:	2302      	movs	r3, #2
 8006d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 8006d32:	f107 031c 	add.w	r3, r7, #28
 8006d36:	4619      	mov	r1, r3
 8006d38:	4831      	ldr	r0, [pc, #196]	@ (8006e00 <BSP_AUDIO_IN_MspInit+0x154>)
 8006d3a:	f003 f84b 	bl	8009dd4 <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 8006d3e:	4b2e      	ldr	r3, [pc, #184]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d42:	4a2d      	ldr	r2, [pc, #180]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006d44:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d48:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8006df8 <BSP_AUDIO_IN_MspInit+0x14c>)
 8006d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d52:	60fb      	str	r3, [r7, #12]
 8006d54:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a2a      	ldr	r2, [pc, #168]	@ (8006e04 <BSP_AUDIO_IN_MspInit+0x158>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d137      	bne.n	8006dd0 <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 8006d60:	4b29      	ldr	r3, [pc, #164]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d62:	2200      	movs	r2, #0
 8006d64:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8006d66:	4b28      	ldr	r3, [pc, #160]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d68:	2200      	movs	r2, #0
 8006d6a:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8006d6c:	4b26      	ldr	r3, [pc, #152]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d6e:	2200      	movs	r2, #0
 8006d70:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8006d72:	4b25      	ldr	r3, [pc, #148]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006d78:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8006d7a:	4b23      	ldr	r3, [pc, #140]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d80:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 8006d82:	4b21      	ldr	r3, [pc, #132]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006d88:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8006d8a:	4b1f      	ldr	r3, [pc, #124]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d90:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8006d92:	4b1d      	ldr	r3, [pc, #116]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d94:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006d98:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8006d9a:	4b1b      	ldr	r3, [pc, #108]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8006da0:	4b19      	ldr	r3, [pc, #100]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006da2:	2203      	movs	r2, #3
 8006da4:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8006da6:	4b18      	ldr	r3, [pc, #96]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006da8:	2200      	movs	r2, #0
 8006daa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8006dac:	4b16      	ldr	r3, [pc, #88]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006dae:	2200      	movs	r2, #0
 8006db0:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 8006db2:	4b15      	ldr	r3, [pc, #84]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006db4:	4a15      	ldr	r2, [pc, #84]	@ (8006e0c <BSP_AUDIO_IN_MspInit+0x160>)
 8006db6:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	4a13      	ldr	r2, [pc, #76]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006dbc:	671a      	str	r2, [r3, #112]	@ 0x70
 8006dbe:	4a12      	ldr	r2, [pc, #72]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8006dc4:	4810      	ldr	r0, [pc, #64]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006dc6:	f001 fd7d 	bl	80088c4 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8006dca:	480f      	ldr	r0, [pc, #60]	@ (8006e08 <BSP_AUDIO_IN_MspInit+0x15c>)
 8006dcc:	f001 fccc 	bl	8008768 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	210f      	movs	r1, #15
 8006dd4:	2046      	movs	r0, #70	@ 0x46
 8006dd6:	f001 fb39 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8006dda:	2046      	movs	r0, #70	@ 0x46
 8006ddc:	f001 fb52 	bl	8008484 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 8006de0:	2200      	movs	r2, #0
 8006de2:	210f      	movs	r1, #15
 8006de4:	2028      	movs	r0, #40	@ 0x28
 8006de6:	f001 fb31 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8006dea:	2028      	movs	r0, #40	@ 0x28
 8006dec:	f001 fb4a 	bl	8008484 <HAL_NVIC_EnableIRQ>
}
 8006df0:	bf00      	nop
 8006df2:	3730      	adds	r7, #48	@ 0x30
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	40021800 	.word	0x40021800
 8006e00:	40021c00 	.word	0x40021c00
 8006e04:	40015c24 	.word	0x40015c24
 8006e08:	2000f248 	.word	0x2000f248
 8006e0c:	400264b8 	.word	0x400264b8

08006e10 <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8006e1c:	4b53      	ldr	r3, [pc, #332]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e1e:	4a54      	ldr	r2, [pc, #336]	@ (8006f70 <SAIx_In_Init+0x160>)
 8006e20:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 8006e22:	4b52      	ldr	r3, [pc, #328]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	681a      	ldr	r2, [r3, #0]
 8006e28:	4b50      	ldr	r3, [pc, #320]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006e30:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 8006e32:	4a4e      	ldr	r2, [pc, #312]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 8006e38:	4a4c      	ldr	r2, [pc, #304]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8006e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e40:	2200      	movs	r2, #0
 8006e42:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8006e44:	4b49      	ldr	r3, [pc, #292]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e46:	2200      	movs	r2, #0
 8006e48:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8006e4a:	4b48      	ldr	r3, [pc, #288]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e4c:	2280      	movs	r2, #128	@ 0x80
 8006e4e:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8006e50:	4b46      	ldr	r3, [pc, #280]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8006e56:	4b45      	ldr	r3, [pc, #276]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e58:	2201      	movs	r2, #1
 8006e5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8006e5c:	4b43      	ldr	r3, [pc, #268]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 8006e62:	4b42      	ldr	r3, [pc, #264]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006e68:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8006e6a:	4b40      	ldr	r3, [pc, #256]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 8006e70:	4b3e      	ldr	r3, [pc, #248]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e72:	2240      	movs	r2, #64	@ 0x40
 8006e74:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8006e76:	4b3d      	ldr	r3, [pc, #244]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e78:	2220      	movs	r2, #32
 8006e7a:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8006e7c:	4b3b      	ldr	r3, [pc, #236]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e7e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006e82:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8006e84:	4b39      	ldr	r3, [pc, #228]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e86:	2200      	movs	r2, #0
 8006e88:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8006e8a:	4b38      	ldr	r3, [pc, #224]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e8c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006e90:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 8006e92:	4b36      	ldr	r3, [pc, #216]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e94:	2200      	movs	r2, #0
 8006e96:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8006e98:	4b34      	ldr	r3, [pc, #208]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 8006e9e:	4b33      	ldr	r3, [pc, #204]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006ea0:	2204      	movs	r2, #4
 8006ea2:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8006ea4:	4a31      	ldr	r2, [pc, #196]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8006eaa:	4830      	ldr	r0, [pc, #192]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006eac:	f008 f94c 	bl	800f148 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8006eb0:	4b30      	ldr	r3, [pc, #192]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006eb2:	4a31      	ldr	r2, [pc, #196]	@ (8006f78 <SAIx_In_Init+0x168>)
 8006eb4:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8006eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	4b2d      	ldr	r3, [pc, #180]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006ec4:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8006ec6:	4a2b      	ldr	r2, [pc, #172]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8006ecc:	4b29      	ldr	r3, [pc, #164]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006ece:	2203      	movs	r2, #3
 8006ed0:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 8006ed2:	4b28      	ldr	r3, [pc, #160]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8006ed8:	4b26      	ldr	r3, [pc, #152]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006eda:	2200      	movs	r2, #0
 8006edc:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 8006ede:	4b25      	ldr	r3, [pc, #148]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006ee0:	2280      	movs	r2, #128	@ 0x80
 8006ee2:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8006ee4:	4b23      	ldr	r3, [pc, #140]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8006eea:	4b22      	ldr	r3, [pc, #136]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006eec:	2201      	movs	r2, #1
 8006eee:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 8006ef0:	4b20      	ldr	r3, [pc, #128]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 8006ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006ef8:	2200      	movs	r2, #0
 8006efa:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8006efc:	4b1d      	ldr	r3, [pc, #116]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006efe:	2201      	movs	r2, #1
 8006f00:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 8006f02:	4b1c      	ldr	r3, [pc, #112]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f04:	2240      	movs	r2, #64	@ 0x40
 8006f06:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 8006f08:	4b1a      	ldr	r3, [pc, #104]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f0a:	2220      	movs	r2, #32
 8006f0c:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8006f0e:	4b19      	ldr	r3, [pc, #100]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f10:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006f14:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8006f16:	4b17      	ldr	r3, [pc, #92]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f18:	2200      	movs	r2, #0
 8006f1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8006f1c:	4b15      	ldr	r3, [pc, #84]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f1e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006f22:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 8006f24:	4b13      	ldr	r3, [pc, #76]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f26:	2200      	movs	r2, #0
 8006f28:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8006f2a:	4b12      	ldr	r3, [pc, #72]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 8006f30:	4b10      	ldr	r3, [pc, #64]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f32:	2204      	movs	r2, #4
 8006f34:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 8006f36:	4a0f      	ldr	r2, [pc, #60]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 8006f3c:	480d      	ldr	r0, [pc, #52]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f3e:	f008 f903 	bl	800f148 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 8006f42:	4b0a      	ldr	r3, [pc, #40]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	4b08      	ldr	r3, [pc, #32]	@ (8006f6c <SAIx_In_Init+0x15c>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006f50:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 8006f52:	4b08      	ldr	r3, [pc, #32]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	4b06      	ldr	r3, [pc, #24]	@ (8006f74 <SAIx_In_Init+0x164>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006f60:	601a      	str	r2, [r3, #0]
}
 8006f62:	bf00      	nop
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	2000f0e0 	.word	0x2000f0e0
 8006f70:	40015c04 	.word	0x40015c04
 8006f74:	2000f164 	.word	0x2000f164
 8006f78:	40015c24 	.word	0x40015c24

08006f7c <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8006f80:	4b07      	ldr	r3, [pc, #28]	@ (8006fa0 <SAIx_In_DeInit+0x24>)
 8006f82:	4a08      	ldr	r2, [pc, #32]	@ (8006fa4 <SAIx_In_DeInit+0x28>)
 8006f84:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8006f86:	4b06      	ldr	r3, [pc, #24]	@ (8006fa0 <SAIx_In_DeInit+0x24>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	4b04      	ldr	r3, [pc, #16]	@ (8006fa0 <SAIx_In_DeInit+0x24>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006f94:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8006f96:	4802      	ldr	r0, [pc, #8]	@ (8006fa0 <SAIx_In_DeInit+0x24>)
 8006f98:	f008 fa54 	bl	800f444 <HAL_SAI_DeInit>
}
 8006f9c:	bf00      	nop
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	2000f164 	.word	0x2000f164
 8006fa4:	40015c24 	.word	0x40015c24

08006fa8 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8006fac:	4b31      	ldr	r3, [pc, #196]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fae:	2228      	movs	r2, #40	@ 0x28
 8006fb0:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8006fb2:	4b30      	ldr	r3, [pc, #192]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fb4:	2209      	movs	r2, #9
 8006fb6:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8006fb8:	4b2e      	ldr	r3, [pc, #184]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fba:	2235      	movs	r2, #53	@ 0x35
 8006fbc:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8006fbe:	4b2d      	ldr	r3, [pc, #180]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fc0:	220b      	movs	r2, #11
 8006fc2:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8006fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fc6:	f240 121b 	movw	r2, #283	@ 0x11b
 8006fca:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8006fcc:	4b29      	ldr	r3, [pc, #164]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fce:	f240 2215 	movw	r2, #533	@ 0x215
 8006fd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8006fd4:	4b27      	ldr	r3, [pc, #156]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fd6:	f240 121d 	movw	r2, #285	@ 0x11d
 8006fda:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8006fdc:	4b25      	ldr	r3, [pc, #148]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fde:	f240 2235 	movw	r2, #565	@ 0x235
 8006fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8006fe4:	2100      	movs	r1, #0
 8006fe6:	4823      	ldr	r0, [pc, #140]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fe8:	f000 fbbc 	bl	8007764 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8006fec:	4b21      	ldr	r3, [pc, #132]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006fee:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8006ff2:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8006ff4:	4b1f      	ldr	r3, [pc, #124]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006ff6:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8006ffa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8006ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8007004:	4b1b      	ldr	r3, [pc, #108]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8007006:	2200      	movs	r2, #0
 8007008:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 800700c:	4b19      	ldr	r3, [pc, #100]	@ (8007074 <BSP_LCD_Init+0xcc>)
 800700e:	2200      	movs	r2, #0
 8007010:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8007014:	4b17      	ldr	r3, [pc, #92]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8007016:	2200      	movs	r2, #0
 8007018:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 800701a:	4b16      	ldr	r3, [pc, #88]	@ (8007074 <BSP_LCD_Init+0xcc>)
 800701c:	2200      	movs	r2, #0
 800701e:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8007020:	4b14      	ldr	r3, [pc, #80]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8007022:	2200      	movs	r2, #0
 8007024:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8007026:	4b13      	ldr	r3, [pc, #76]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8007028:	2200      	movs	r2, #0
 800702a:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 800702c:	4b11      	ldr	r3, [pc, #68]	@ (8007074 <BSP_LCD_Init+0xcc>)
 800702e:	4a12      	ldr	r2, [pc, #72]	@ (8007078 <BSP_LCD_Init+0xd0>)
 8007030:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8007032:	4810      	ldr	r0, [pc, #64]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8007034:	f005 fef0 	bl	800ce18 <HAL_LTDC_GetState>
 8007038:	4603      	mov	r3, r0
 800703a:	2b00      	cmp	r3, #0
 800703c:	d103      	bne.n	8007046 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 800703e:	2100      	movs	r1, #0
 8007040:	480c      	ldr	r0, [pc, #48]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8007042:	f000 fab5 	bl	80075b0 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8007046:	480b      	ldr	r0, [pc, #44]	@ (8007074 <BSP_LCD_Init+0xcc>)
 8007048:	f005 fd16 	bl	800ca78 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 800704c:	2201      	movs	r2, #1
 800704e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007052:	480a      	ldr	r0, [pc, #40]	@ (800707c <BSP_LCD_Init+0xd4>)
 8007054:	f003 f98e 	bl	800a374 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8007058:	2201      	movs	r2, #1
 800705a:	2108      	movs	r1, #8
 800705c:	4808      	ldr	r0, [pc, #32]	@ (8007080 <BSP_LCD_Init+0xd8>)
 800705e:	f003 f989 	bl	800a374 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8007062:	f000 fc9f 	bl	80079a4 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8007066:	4807      	ldr	r0, [pc, #28]	@ (8007084 <BSP_LCD_Init+0xdc>)
 8007068:	f000 f8d8 	bl	800721c <BSP_LCD_SetFont>
  
  return LCD_OK;
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	2000f2a8 	.word	0x2000f2a8
 8007078:	40016800 	.word	0x40016800
 800707c:	40022000 	.word	0x40022000
 8007080:	40022800 	.word	0x40022800
 8007084:	20000040 	.word	0x20000040

08007088 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8007088:	b480      	push	{r7}
 800708a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 800708c:	4b06      	ldr	r3, [pc, #24]	@ (80070a8 <BSP_LCD_GetXSize+0x20>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a06      	ldr	r2, [pc, #24]	@ (80070ac <BSP_LCD_GetXSize+0x24>)
 8007092:	2134      	movs	r1, #52	@ 0x34
 8007094:	fb01 f303 	mul.w	r3, r1, r3
 8007098:	4413      	add	r3, r2
 800709a:	3360      	adds	r3, #96	@ 0x60
 800709c:	681b      	ldr	r3, [r3, #0]
}
 800709e:	4618      	mov	r0, r3
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr
 80070a8:	2000f390 	.word	0x2000f390
 80070ac:	2000f2a8 	.word	0x2000f2a8

080070b0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80070b0:	b480      	push	{r7}
 80070b2:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 80070b4:	4b06      	ldr	r3, [pc, #24]	@ (80070d0 <BSP_LCD_GetYSize+0x20>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a06      	ldr	r2, [pc, #24]	@ (80070d4 <BSP_LCD_GetYSize+0x24>)
 80070ba:	2134      	movs	r1, #52	@ 0x34
 80070bc:	fb01 f303 	mul.w	r3, r1, r3
 80070c0:	4413      	add	r3, r2
 80070c2:	3364      	adds	r3, #100	@ 0x64
 80070c4:	681b      	ldr	r3, [r3, #0]
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr
 80070d0:	2000f390 	.word	0x2000f390
 80070d4:	2000f2a8 	.word	0x2000f2a8

080070d8 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80070d8:	b580      	push	{r7, lr}
 80070da:	b090      	sub	sp, #64	@ 0x40
 80070dc:	af00      	add	r7, sp, #0
 80070de:	4603      	mov	r3, r0
 80070e0:	6039      	str	r1, [r7, #0]
 80070e2:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80070e4:	2300      	movs	r3, #0
 80070e6:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80070e8:	f7ff ffce 	bl	8007088 <BSP_LCD_GetXSize>
 80070ec:	4603      	mov	r3, r0
 80070ee:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 80070f0:	2300      	movs	r3, #0
 80070f2:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 80070f4:	f7ff ffdc 	bl	80070b0 <BSP_LCD_GetYSize>
 80070f8:	4603      	mov	r3, r0
 80070fa:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80070fc:	2300      	movs	r3, #0
 80070fe:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 8007104:	23ff      	movs	r3, #255	@ 0xff
 8007106:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8007108:	2300      	movs	r3, #0
 800710a:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 800710c:	2300      	movs	r3, #0
 800710e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 8007112:	2300      	movs	r3, #0
 8007114:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 8007118:	2300      	movs	r3, #0
 800711a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800711e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8007122:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8007124:	2307      	movs	r3, #7
 8007126:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8007128:	f7ff ffae 	bl	8007088 <BSP_LCD_GetXSize>
 800712c:	4603      	mov	r3, r0
 800712e:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8007130:	f7ff ffbe 	bl	80070b0 <BSP_LCD_GetYSize>
 8007134:	4603      	mov	r3, r0
 8007136:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8007138:	88fa      	ldrh	r2, [r7, #6]
 800713a:	f107 030c 	add.w	r3, r7, #12
 800713e:	4619      	mov	r1, r3
 8007140:	4812      	ldr	r0, [pc, #72]	@ (800718c <BSP_LCD_LayerDefaultInit+0xb4>)
 8007142:	f005 fe2b 	bl	800cd9c <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8007146:	88fa      	ldrh	r2, [r7, #6]
 8007148:	4911      	ldr	r1, [pc, #68]	@ (8007190 <BSP_LCD_LayerDefaultInit+0xb8>)
 800714a:	4613      	mov	r3, r2
 800714c:	005b      	lsls	r3, r3, #1
 800714e:	4413      	add	r3, r2
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	440b      	add	r3, r1
 8007154:	3304      	adds	r3, #4
 8007156:	f04f 32ff 	mov.w	r2, #4294967295
 800715a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800715c:	88fa      	ldrh	r2, [r7, #6]
 800715e:	490c      	ldr	r1, [pc, #48]	@ (8007190 <BSP_LCD_LayerDefaultInit+0xb8>)
 8007160:	4613      	mov	r3, r2
 8007162:	005b      	lsls	r3, r3, #1
 8007164:	4413      	add	r3, r2
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	440b      	add	r3, r1
 800716a:	3308      	adds	r3, #8
 800716c:	4a09      	ldr	r2, [pc, #36]	@ (8007194 <BSP_LCD_LayerDefaultInit+0xbc>)
 800716e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8007170:	88fa      	ldrh	r2, [r7, #6]
 8007172:	4907      	ldr	r1, [pc, #28]	@ (8007190 <BSP_LCD_LayerDefaultInit+0xb8>)
 8007174:	4613      	mov	r3, r2
 8007176:	005b      	lsls	r3, r3, #1
 8007178:	4413      	add	r3, r2
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	440b      	add	r3, r1
 800717e:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8007182:	601a      	str	r2, [r3, #0]
}
 8007184:	bf00      	nop
 8007186:	3740      	adds	r7, #64	@ 0x40
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}
 800718c:	2000f2a8 	.word	0x2000f2a8
 8007190:	2000f394 	.word	0x2000f394
 8007194:	20000040 	.word	0x20000040

08007198 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80071a0:	4a04      	ldr	r2, [pc, #16]	@ (80071b4 <BSP_LCD_SelectLayer+0x1c>)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6013      	str	r3, [r2, #0]
} 
 80071a6:	bf00      	nop
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr
 80071b2:	bf00      	nop
 80071b4:	2000f390 	.word	0x2000f390

080071b8 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b083      	sub	sp, #12
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80071c0:	4b07      	ldr	r3, [pc, #28]	@ (80071e0 <BSP_LCD_SetTextColor+0x28>)
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	4907      	ldr	r1, [pc, #28]	@ (80071e4 <BSP_LCD_SetTextColor+0x2c>)
 80071c6:	4613      	mov	r3, r2
 80071c8:	005b      	lsls	r3, r3, #1
 80071ca:	4413      	add	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	440b      	add	r3, r1
 80071d0:	687a      	ldr	r2, [r7, #4]
 80071d2:	601a      	str	r2, [r3, #0]
}
 80071d4:	bf00      	nop
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr
 80071e0:	2000f390 	.word	0x2000f390
 80071e4:	2000f394 	.word	0x2000f394

080071e8 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80071f0:	4b08      	ldr	r3, [pc, #32]	@ (8007214 <BSP_LCD_SetBackColor+0x2c>)
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	4908      	ldr	r1, [pc, #32]	@ (8007218 <BSP_LCD_SetBackColor+0x30>)
 80071f6:	4613      	mov	r3, r2
 80071f8:	005b      	lsls	r3, r3, #1
 80071fa:	4413      	add	r3, r2
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	440b      	add	r3, r1
 8007200:	3304      	adds	r3, #4
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	601a      	str	r2, [r3, #0]
}
 8007206:	bf00      	nop
 8007208:	370c      	adds	r7, #12
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	2000f390 	.word	0x2000f390
 8007218:	2000f394 	.word	0x2000f394

0800721c <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8007224:	4b08      	ldr	r3, [pc, #32]	@ (8007248 <BSP_LCD_SetFont+0x2c>)
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	4908      	ldr	r1, [pc, #32]	@ (800724c <BSP_LCD_SetFont+0x30>)
 800722a:	4613      	mov	r3, r2
 800722c:	005b      	lsls	r3, r3, #1
 800722e:	4413      	add	r3, r2
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	440b      	add	r3, r1
 8007234:	3308      	adds	r3, #8
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	601a      	str	r2, [r3, #0]
}
 800723a:	bf00      	nop
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	2000f390 	.word	0x2000f390
 800724c:	2000f394 	.word	0x2000f394

08007250 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8007250:	b480      	push	{r7}
 8007252:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8007254:	4b07      	ldr	r3, [pc, #28]	@ (8007274 <BSP_LCD_GetFont+0x24>)
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	4907      	ldr	r1, [pc, #28]	@ (8007278 <BSP_LCD_GetFont+0x28>)
 800725a:	4613      	mov	r3, r2
 800725c:	005b      	lsls	r3, r3, #1
 800725e:	4413      	add	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	440b      	add	r3, r1
 8007264:	3308      	adds	r3, #8
 8007266:	681b      	ldr	r3, [r3, #0]
}
 8007268:	4618      	mov	r0, r3
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	2000f390 	.word	0x2000f390
 8007278:	2000f394 	.word	0x2000f394

0800727c <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 800727c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800727e:	b085      	sub	sp, #20
 8007280:	af02      	add	r7, sp, #8
 8007282:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8007284:	4b0f      	ldr	r3, [pc, #60]	@ (80072c4 <BSP_LCD_Clear+0x48>)
 8007286:	681c      	ldr	r4, [r3, #0]
 8007288:	4b0e      	ldr	r3, [pc, #56]	@ (80072c4 <BSP_LCD_Clear+0x48>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a0e      	ldr	r2, [pc, #56]	@ (80072c8 <BSP_LCD_Clear+0x4c>)
 800728e:	2134      	movs	r1, #52	@ 0x34
 8007290:	fb01 f303 	mul.w	r3, r1, r3
 8007294:	4413      	add	r3, r2
 8007296:	335c      	adds	r3, #92	@ 0x5c
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	461e      	mov	r6, r3
 800729c:	f7ff fef4 	bl	8007088 <BSP_LCD_GetXSize>
 80072a0:	4605      	mov	r5, r0
 80072a2:	f7ff ff05 	bl	80070b0 <BSP_LCD_GetYSize>
 80072a6:	4602      	mov	r2, r0
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	9301      	str	r3, [sp, #4]
 80072ac:	2300      	movs	r3, #0
 80072ae:	9300      	str	r3, [sp, #0]
 80072b0:	4613      	mov	r3, r2
 80072b2:	462a      	mov	r2, r5
 80072b4:	4631      	mov	r1, r6
 80072b6:	4620      	mov	r0, r4
 80072b8:	f000 fb28 	bl	800790c <LL_FillBuffer>
}
 80072bc:	bf00      	nop
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072c4:	2000f390 	.word	0x2000f390
 80072c8:	2000f2a8 	.word	0x2000f2a8

080072cc <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80072cc:	b590      	push	{r4, r7, lr}
 80072ce:	b083      	sub	sp, #12
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	4603      	mov	r3, r0
 80072d4:	80fb      	strh	r3, [r7, #6]
 80072d6:	460b      	mov	r3, r1
 80072d8:	80bb      	strh	r3, [r7, #4]
 80072da:	4613      	mov	r3, r2
 80072dc:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80072de:	4b1b      	ldr	r3, [pc, #108]	@ (800734c <BSP_LCD_DisplayChar+0x80>)
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	491b      	ldr	r1, [pc, #108]	@ (8007350 <BSP_LCD_DisplayChar+0x84>)
 80072e4:	4613      	mov	r3, r2
 80072e6:	005b      	lsls	r3, r3, #1
 80072e8:	4413      	add	r3, r2
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	440b      	add	r3, r1
 80072ee:	3308      	adds	r3, #8
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	6819      	ldr	r1, [r3, #0]
 80072f4:	78fb      	ldrb	r3, [r7, #3]
 80072f6:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80072fa:	4b14      	ldr	r3, [pc, #80]	@ (800734c <BSP_LCD_DisplayChar+0x80>)
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	4c14      	ldr	r4, [pc, #80]	@ (8007350 <BSP_LCD_DisplayChar+0x84>)
 8007300:	4613      	mov	r3, r2
 8007302:	005b      	lsls	r3, r3, #1
 8007304:	4413      	add	r3, r2
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	4423      	add	r3, r4
 800730a:	3308      	adds	r3, #8
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8007310:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8007314:	4b0d      	ldr	r3, [pc, #52]	@ (800734c <BSP_LCD_DisplayChar+0x80>)
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	4c0d      	ldr	r4, [pc, #52]	@ (8007350 <BSP_LCD_DisplayChar+0x84>)
 800731a:	4613      	mov	r3, r2
 800731c:	005b      	lsls	r3, r3, #1
 800731e:	4413      	add	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	4423      	add	r3, r4
 8007324:	3308      	adds	r3, #8
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	889b      	ldrh	r3, [r3, #4]
 800732a:	3307      	adds	r3, #7
 800732c:	2b00      	cmp	r3, #0
 800732e:	da00      	bge.n	8007332 <BSP_LCD_DisplayChar+0x66>
 8007330:	3307      	adds	r3, #7
 8007332:	10db      	asrs	r3, r3, #3
 8007334:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8007338:	18ca      	adds	r2, r1, r3
 800733a:	88b9      	ldrh	r1, [r7, #4]
 800733c:	88fb      	ldrh	r3, [r7, #6]
 800733e:	4618      	mov	r0, r3
 8007340:	f000 fa2c 	bl	800779c <DrawChar>
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	bd90      	pop	{r4, r7, pc}
 800734c:	2000f390 	.word	0x2000f390
 8007350:	2000f394 	.word	0x2000f394

08007354 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8007354:	b5b0      	push	{r4, r5, r7, lr}
 8007356:	b088      	sub	sp, #32
 8007358:	af00      	add	r7, sp, #0
 800735a:	60ba      	str	r2, [r7, #8]
 800735c:	461a      	mov	r2, r3
 800735e:	4603      	mov	r3, r0
 8007360:	81fb      	strh	r3, [r7, #14]
 8007362:	460b      	mov	r3, r1
 8007364:	81bb      	strh	r3, [r7, #12]
 8007366:	4613      	mov	r3, r2
 8007368:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 800736a:	2301      	movs	r3, #1
 800736c:	83fb      	strh	r3, [r7, #30]
 800736e:	2300      	movs	r3, #0
 8007370:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8007372:	2300      	movs	r3, #0
 8007374:	61bb      	str	r3, [r7, #24]
 8007376:	2300      	movs	r3, #0
 8007378:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800737e:	e002      	b.n	8007386 <BSP_LCD_DisplayStringAt+0x32>
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	3301      	adds	r3, #1
 8007384:	61bb      	str	r3, [r7, #24]
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	1c5a      	adds	r2, r3, #1
 800738a:	617a      	str	r2, [r7, #20]
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1f6      	bne.n	8007380 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8007392:	f7ff fe79 	bl	8007088 <BSP_LCD_GetXSize>
 8007396:	4601      	mov	r1, r0
 8007398:	4b50      	ldr	r3, [pc, #320]	@ (80074dc <BSP_LCD_DisplayStringAt+0x188>)
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	4850      	ldr	r0, [pc, #320]	@ (80074e0 <BSP_LCD_DisplayStringAt+0x18c>)
 800739e:	4613      	mov	r3, r2
 80073a0:	005b      	lsls	r3, r3, #1
 80073a2:	4413      	add	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4403      	add	r3, r0
 80073a8:	3308      	adds	r3, #8
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	889b      	ldrh	r3, [r3, #4]
 80073ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80073b2:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 80073b4:	79fb      	ldrb	r3, [r7, #7]
 80073b6:	2b03      	cmp	r3, #3
 80073b8:	d01c      	beq.n	80073f4 <BSP_LCD_DisplayStringAt+0xa0>
 80073ba:	2b03      	cmp	r3, #3
 80073bc:	dc33      	bgt.n	8007426 <BSP_LCD_DisplayStringAt+0xd2>
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d002      	beq.n	80073c8 <BSP_LCD_DisplayStringAt+0x74>
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d019      	beq.n	80073fa <BSP_LCD_DisplayStringAt+0xa6>
 80073c6:	e02e      	b.n	8007426 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	69bb      	ldr	r3, [r7, #24]
 80073cc:	1ad1      	subs	r1, r2, r3
 80073ce:	4b43      	ldr	r3, [pc, #268]	@ (80074dc <BSP_LCD_DisplayStringAt+0x188>)
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	4843      	ldr	r0, [pc, #268]	@ (80074e0 <BSP_LCD_DisplayStringAt+0x18c>)
 80073d4:	4613      	mov	r3, r2
 80073d6:	005b      	lsls	r3, r3, #1
 80073d8:	4413      	add	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4403      	add	r3, r0
 80073de:	3308      	adds	r3, #8
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	889b      	ldrh	r3, [r3, #4]
 80073e4:	fb01 f303 	mul.w	r3, r1, r3
 80073e8:	085b      	lsrs	r3, r3, #1
 80073ea:	b29a      	uxth	r2, r3
 80073ec:	89fb      	ldrh	r3, [r7, #14]
 80073ee:	4413      	add	r3, r2
 80073f0:	83fb      	strh	r3, [r7, #30]
      break;
 80073f2:	e01b      	b.n	800742c <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 80073f4:	89fb      	ldrh	r3, [r7, #14]
 80073f6:	83fb      	strh	r3, [r7, #30]
      break;
 80073f8:	e018      	b.n	800742c <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80073fa:	693a      	ldr	r2, [r7, #16]
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	1ad3      	subs	r3, r2, r3
 8007400:	b299      	uxth	r1, r3
 8007402:	4b36      	ldr	r3, [pc, #216]	@ (80074dc <BSP_LCD_DisplayStringAt+0x188>)
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	4836      	ldr	r0, [pc, #216]	@ (80074e0 <BSP_LCD_DisplayStringAt+0x18c>)
 8007408:	4613      	mov	r3, r2
 800740a:	005b      	lsls	r3, r3, #1
 800740c:	4413      	add	r3, r2
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	4403      	add	r3, r0
 8007412:	3308      	adds	r3, #8
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	889b      	ldrh	r3, [r3, #4]
 8007418:	fb11 f303 	smulbb	r3, r1, r3
 800741c:	b29a      	uxth	r2, r3
 800741e:	89fb      	ldrh	r3, [r7, #14]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	83fb      	strh	r3, [r7, #30]
      break;
 8007424:	e002      	b.n	800742c <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8007426:	89fb      	ldrh	r3, [r7, #14]
 8007428:	83fb      	strh	r3, [r7, #30]
      break;
 800742a:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 800742c:	8bfb      	ldrh	r3, [r7, #30]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d003      	beq.n	800743a <BSP_LCD_DisplayStringAt+0xe6>
 8007432:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8007436:	2b00      	cmp	r3, #0
 8007438:	da1d      	bge.n	8007476 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 800743a:	2301      	movs	r3, #1
 800743c:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800743e:	e01a      	b.n	8007476 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	781a      	ldrb	r2, [r3, #0]
 8007444:	89b9      	ldrh	r1, [r7, #12]
 8007446:	8bfb      	ldrh	r3, [r7, #30]
 8007448:	4618      	mov	r0, r3
 800744a:	f7ff ff3f 	bl	80072cc <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 800744e:	4b23      	ldr	r3, [pc, #140]	@ (80074dc <BSP_LCD_DisplayStringAt+0x188>)
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	4923      	ldr	r1, [pc, #140]	@ (80074e0 <BSP_LCD_DisplayStringAt+0x18c>)
 8007454:	4613      	mov	r3, r2
 8007456:	005b      	lsls	r3, r3, #1
 8007458:	4413      	add	r3, r2
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	440b      	add	r3, r1
 800745e:	3308      	adds	r3, #8
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	889a      	ldrh	r2, [r3, #4]
 8007464:	8bfb      	ldrh	r3, [r7, #30]
 8007466:	4413      	add	r3, r2
 8007468:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	3301      	adds	r3, #1
 800746e:	60bb      	str	r3, [r7, #8]
    i++;
 8007470:	8bbb      	ldrh	r3, [r7, #28]
 8007472:	3301      	adds	r3, #1
 8007474:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	781b      	ldrb	r3, [r3, #0]
 800747a:	2b00      	cmp	r3, #0
 800747c:	bf14      	ite	ne
 800747e:	2301      	movne	r3, #1
 8007480:	2300      	moveq	r3, #0
 8007482:	b2dc      	uxtb	r4, r3
 8007484:	f7ff fe00 	bl	8007088 <BSP_LCD_GetXSize>
 8007488:	8bb9      	ldrh	r1, [r7, #28]
 800748a:	4b14      	ldr	r3, [pc, #80]	@ (80074dc <BSP_LCD_DisplayStringAt+0x188>)
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	4d14      	ldr	r5, [pc, #80]	@ (80074e0 <BSP_LCD_DisplayStringAt+0x18c>)
 8007490:	4613      	mov	r3, r2
 8007492:	005b      	lsls	r3, r3, #1
 8007494:	4413      	add	r3, r2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	442b      	add	r3, r5
 800749a:	3308      	adds	r3, #8
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	889b      	ldrh	r3, [r3, #4]
 80074a0:	fb01 f303 	mul.w	r3, r1, r3
 80074a4:	1ac3      	subs	r3, r0, r3
 80074a6:	b299      	uxth	r1, r3
 80074a8:	4b0c      	ldr	r3, [pc, #48]	@ (80074dc <BSP_LCD_DisplayStringAt+0x188>)
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	480c      	ldr	r0, [pc, #48]	@ (80074e0 <BSP_LCD_DisplayStringAt+0x18c>)
 80074ae:	4613      	mov	r3, r2
 80074b0:	005b      	lsls	r3, r3, #1
 80074b2:	4413      	add	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	4403      	add	r3, r0
 80074b8:	3308      	adds	r3, #8
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	889b      	ldrh	r3, [r3, #4]
 80074be:	4299      	cmp	r1, r3
 80074c0:	bf2c      	ite	cs
 80074c2:	2301      	movcs	r3, #1
 80074c4:	2300      	movcc	r3, #0
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	4023      	ands	r3, r4
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1b7      	bne.n	8007440 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 80074d0:	bf00      	nop
 80074d2:	bf00      	nop
 80074d4:	3720      	adds	r7, #32
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bdb0      	pop	{r4, r5, r7, pc}
 80074da:	bf00      	nop
 80074dc:	2000f390 	.word	0x2000f390
 80074e0:	2000f394 	.word	0x2000f394

080074e4 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80074e4:	b5b0      	push	{r4, r5, r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	4603      	mov	r3, r0
 80074ec:	603a      	str	r2, [r7, #0]
 80074ee:	80fb      	strh	r3, [r7, #6]
 80074f0:	460b      	mov	r3, r1
 80074f2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80074f4:	4b1d      	ldr	r3, [pc, #116]	@ (800756c <BSP_LCD_DrawPixel+0x88>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007570 <BSP_LCD_DrawPixel+0x8c>)
 80074fa:	2134      	movs	r1, #52	@ 0x34
 80074fc:	fb01 f303 	mul.w	r3, r1, r3
 8007500:	4413      	add	r3, r2
 8007502:	3348      	adds	r3, #72	@ 0x48
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2b02      	cmp	r3, #2
 8007508:	d116      	bne.n	8007538 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 800750a:	4b18      	ldr	r3, [pc, #96]	@ (800756c <BSP_LCD_DrawPixel+0x88>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a18      	ldr	r2, [pc, #96]	@ (8007570 <BSP_LCD_DrawPixel+0x8c>)
 8007510:	2134      	movs	r1, #52	@ 0x34
 8007512:	fb01 f303 	mul.w	r3, r1, r3
 8007516:	4413      	add	r3, r2
 8007518:	335c      	adds	r3, #92	@ 0x5c
 800751a:	681c      	ldr	r4, [r3, #0]
 800751c:	88bd      	ldrh	r5, [r7, #4]
 800751e:	f7ff fdb3 	bl	8007088 <BSP_LCD_GetXSize>
 8007522:	4603      	mov	r3, r0
 8007524:	fb03 f205 	mul.w	r2, r3, r5
 8007528:	88fb      	ldrh	r3, [r7, #6]
 800752a:	4413      	add	r3, r2
 800752c:	005b      	lsls	r3, r3, #1
 800752e:	4423      	add	r3, r4
 8007530:	683a      	ldr	r2, [r7, #0]
 8007532:	b292      	uxth	r2, r2
 8007534:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8007536:	e015      	b.n	8007564 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8007538:	4b0c      	ldr	r3, [pc, #48]	@ (800756c <BSP_LCD_DrawPixel+0x88>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a0c      	ldr	r2, [pc, #48]	@ (8007570 <BSP_LCD_DrawPixel+0x8c>)
 800753e:	2134      	movs	r1, #52	@ 0x34
 8007540:	fb01 f303 	mul.w	r3, r1, r3
 8007544:	4413      	add	r3, r2
 8007546:	335c      	adds	r3, #92	@ 0x5c
 8007548:	681c      	ldr	r4, [r3, #0]
 800754a:	88bd      	ldrh	r5, [r7, #4]
 800754c:	f7ff fd9c 	bl	8007088 <BSP_LCD_GetXSize>
 8007550:	4603      	mov	r3, r0
 8007552:	fb03 f205 	mul.w	r2, r3, r5
 8007556:	88fb      	ldrh	r3, [r7, #6]
 8007558:	4413      	add	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	4423      	add	r3, r4
 800755e:	461a      	mov	r2, r3
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	6013      	str	r3, [r2, #0]
}
 8007564:	bf00      	nop
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bdb0      	pop	{r4, r5, r7, pc}
 800756c:	2000f390 	.word	0x2000f390
 8007570:	2000f2a8 	.word	0x2000f2a8

08007574 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8007578:	4b0a      	ldr	r3, [pc, #40]	@ (80075a4 <BSP_LCD_DisplayOn+0x30>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	699a      	ldr	r2, [r3, #24]
 800757e:	4b09      	ldr	r3, [pc, #36]	@ (80075a4 <BSP_LCD_DisplayOn+0x30>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f042 0201 	orr.w	r2, r2, #1
 8007586:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8007588:	2201      	movs	r2, #1
 800758a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800758e:	4806      	ldr	r0, [pc, #24]	@ (80075a8 <BSP_LCD_DisplayOn+0x34>)
 8007590:	f002 fef0 	bl	800a374 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8007594:	2201      	movs	r2, #1
 8007596:	2108      	movs	r1, #8
 8007598:	4804      	ldr	r0, [pc, #16]	@ (80075ac <BSP_LCD_DisplayOn+0x38>)
 800759a:	f002 feeb 	bl	800a374 <HAL_GPIO_WritePin>
}
 800759e:	bf00      	nop
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	2000f2a8 	.word	0x2000f2a8
 80075a8:	40022000 	.word	0x40022000
 80075ac:	40022800 	.word	0x40022800

080075b0 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b090      	sub	sp, #64	@ 0x40
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80075ba:	4b64      	ldr	r3, [pc, #400]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075be:	4a63      	ldr	r2, [pc, #396]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80075c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80075c6:	4b61      	ldr	r3, [pc, #388]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80075ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80075d2:	4b5e      	ldr	r3, [pc, #376]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075d6:	4a5d      	ldr	r2, [pc, #372]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80075dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80075de:	4b5b      	ldr	r3, [pc, #364]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80075e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80075ea:	4b58      	ldr	r3, [pc, #352]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075ee:	4a57      	ldr	r2, [pc, #348]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075f0:	f043 0310 	orr.w	r3, r3, #16
 80075f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80075f6:	4b55      	ldr	r3, [pc, #340]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 80075f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075fa:	f003 0310 	and.w	r3, r3, #16
 80075fe:	623b      	str	r3, [r7, #32]
 8007600:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8007602:	4b52      	ldr	r3, [pc, #328]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007606:	4a51      	ldr	r2, [pc, #324]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007608:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800760c:	6313      	str	r3, [r2, #48]	@ 0x30
 800760e:	4b4f      	ldr	r3, [pc, #316]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007616:	61fb      	str	r3, [r7, #28]
 8007618:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800761a:	4b4c      	ldr	r3, [pc, #304]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 800761c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800761e:	4a4b      	ldr	r2, [pc, #300]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007624:	6313      	str	r3, [r2, #48]	@ 0x30
 8007626:	4b49      	ldr	r3, [pc, #292]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800762a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800762e:	61bb      	str	r3, [r7, #24]
 8007630:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8007632:	4b46      	ldr	r3, [pc, #280]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007636:	4a45      	ldr	r2, [pc, #276]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007638:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800763c:	6313      	str	r3, [r2, #48]	@ 0x30
 800763e:	4b43      	ldr	r3, [pc, #268]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007642:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007646:	617b      	str	r3, [r7, #20]
 8007648:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800764a:	4b40      	ldr	r3, [pc, #256]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 800764c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800764e:	4a3f      	ldr	r2, [pc, #252]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007650:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007654:	6313      	str	r3, [r2, #48]	@ 0x30
 8007656:	4b3d      	ldr	r3, [pc, #244]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800765a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800765e:	613b      	str	r3, [r7, #16]
 8007660:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8007662:	4b3a      	ldr	r3, [pc, #232]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007666:	4a39      	ldr	r2, [pc, #228]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800766c:	6313      	str	r3, [r2, #48]	@ 0x30
 800766e:	4b37      	ldr	r3, [pc, #220]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007676:	60fb      	str	r3, [r7, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800767a:	4b34      	ldr	r3, [pc, #208]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 800767c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800767e:	4a33      	ldr	r2, [pc, #204]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007680:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007684:	6313      	str	r3, [r2, #48]	@ 0x30
 8007686:	4b31      	ldr	r3, [pc, #196]	@ (800774c <BSP_LCD_MspInit+0x19c>)
 8007688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800768a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800768e:	60bb      	str	r3, [r7, #8]
 8007690:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8007692:	2310      	movs	r3, #16
 8007694:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8007696:	2302      	movs	r3, #2
 8007698:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800769a:	2300      	movs	r3, #0
 800769c:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800769e:	2302      	movs	r3, #2
 80076a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80076a2:	230e      	movs	r3, #14
 80076a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80076a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80076aa:	4619      	mov	r1, r3
 80076ac:	4828      	ldr	r0, [pc, #160]	@ (8007750 <BSP_LCD_MspInit+0x1a0>)
 80076ae:	f002 fb91 	bl	8009dd4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80076b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80076b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80076b8:	2302      	movs	r3, #2
 80076ba:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80076bc:	2309      	movs	r3, #9
 80076be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80076c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80076c4:	4619      	mov	r1, r3
 80076c6:	4823      	ldr	r0, [pc, #140]	@ (8007754 <BSP_LCD_MspInit+0x1a4>)
 80076c8:	f002 fb84 	bl	8009dd4 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80076cc:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 80076d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80076d2:	2302      	movs	r3, #2
 80076d4:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80076d6:	230e      	movs	r3, #14
 80076d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80076da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80076de:	4619      	mov	r1, r3
 80076e0:	481d      	ldr	r0, [pc, #116]	@ (8007758 <BSP_LCD_MspInit+0x1a8>)
 80076e2:	f002 fb77 	bl	8009dd4 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 80076e6:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 80076ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80076ec:	2302      	movs	r3, #2
 80076ee:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80076f0:	230e      	movs	r3, #14
 80076f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 80076f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80076f8:	4619      	mov	r1, r3
 80076fa:	4818      	ldr	r0, [pc, #96]	@ (800775c <BSP_LCD_MspInit+0x1ac>)
 80076fc:	f002 fb6a 	bl	8009dd4 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8007700:	23f7      	movs	r3, #247	@ 0xf7
 8007702:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8007704:	2302      	movs	r3, #2
 8007706:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8007708:	230e      	movs	r3, #14
 800770a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 800770c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007710:	4619      	mov	r1, r3
 8007712:	4813      	ldr	r0, [pc, #76]	@ (8007760 <BSP_LCD_MspInit+0x1b0>)
 8007714:	f002 fb5e 	bl	8009dd4 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8007718:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800771c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800771e:	2301      	movs	r3, #1
 8007720:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8007722:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007726:	4619      	mov	r1, r3
 8007728:	480b      	ldr	r0, [pc, #44]	@ (8007758 <BSP_LCD_MspInit+0x1a8>)
 800772a:	f002 fb53 	bl	8009dd4 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 800772e:	2308      	movs	r3, #8
 8007730:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8007732:	2301      	movs	r3, #1
 8007734:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8007736:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800773a:	4619      	mov	r1, r3
 800773c:	4808      	ldr	r0, [pc, #32]	@ (8007760 <BSP_LCD_MspInit+0x1b0>)
 800773e:	f002 fb49 	bl	8009dd4 <HAL_GPIO_Init>
}
 8007742:	bf00      	nop
 8007744:	3740      	adds	r7, #64	@ 0x40
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	40023800 	.word	0x40023800
 8007750:	40021000 	.word	0x40021000
 8007754:	40021800 	.word	0x40021800
 8007758:	40022000 	.word	0x40022000
 800775c:	40022400 	.word	0x40022400
 8007760:	40022800 	.word	0x40022800

08007764 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800776e:	4b0a      	ldr	r3, [pc, #40]	@ (8007798 <BSP_LCD_ClockConfig+0x34>)
 8007770:	2208      	movs	r2, #8
 8007772:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8007774:	4b08      	ldr	r3, [pc, #32]	@ (8007798 <BSP_LCD_ClockConfig+0x34>)
 8007776:	22c0      	movs	r2, #192	@ 0xc0
 8007778:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800777a:	4b07      	ldr	r3, [pc, #28]	@ (8007798 <BSP_LCD_ClockConfig+0x34>)
 800777c:	2205      	movs	r2, #5
 800777e:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8007780:	4b05      	ldr	r3, [pc, #20]	@ (8007798 <BSP_LCD_ClockConfig+0x34>)
 8007782:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8007786:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8007788:	4803      	ldr	r0, [pc, #12]	@ (8007798 <BSP_LCD_ClockConfig+0x34>)
 800778a:	f006 facb 	bl	800dd24 <HAL_RCCEx_PeriphCLKConfig>
}
 800778e:	bf00      	nop
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	2000f3ac 	.word	0x2000f3ac

0800779c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b088      	sub	sp, #32
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	4603      	mov	r3, r0
 80077a4:	603a      	str	r2, [r7, #0]
 80077a6:	80fb      	strh	r3, [r7, #6]
 80077a8:	460b      	mov	r3, r1
 80077aa:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80077ac:	2300      	movs	r3, #0
 80077ae:	61fb      	str	r3, [r7, #28]
 80077b0:	2300      	movs	r3, #0
 80077b2:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80077b4:	4b53      	ldr	r3, [pc, #332]	@ (8007904 <DrawChar+0x168>)
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	4953      	ldr	r1, [pc, #332]	@ (8007908 <DrawChar+0x16c>)
 80077ba:	4613      	mov	r3, r2
 80077bc:	005b      	lsls	r3, r3, #1
 80077be:	4413      	add	r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	440b      	add	r3, r1
 80077c4:	3308      	adds	r3, #8
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	88db      	ldrh	r3, [r3, #6]
 80077ca:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80077cc:	4b4d      	ldr	r3, [pc, #308]	@ (8007904 <DrawChar+0x168>)
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	494d      	ldr	r1, [pc, #308]	@ (8007908 <DrawChar+0x16c>)
 80077d2:	4613      	mov	r3, r2
 80077d4:	005b      	lsls	r3, r3, #1
 80077d6:	4413      	add	r3, r2
 80077d8:	009b      	lsls	r3, r3, #2
 80077da:	440b      	add	r3, r1
 80077dc:	3308      	adds	r3, #8
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	889b      	ldrh	r3, [r3, #4]
 80077e2:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 80077e4:	8a3b      	ldrh	r3, [r7, #16]
 80077e6:	3307      	adds	r3, #7
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	da00      	bge.n	80077ee <DrawChar+0x52>
 80077ec:	3307      	adds	r3, #7
 80077ee:	10db      	asrs	r3, r3, #3
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	00db      	lsls	r3, r3, #3
 80077f4:	b2da      	uxtb	r2, r3
 80077f6:	8a3b      	ldrh	r3, [r7, #16]
 80077f8:	b2db      	uxtb	r3, r3
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 80077fe:	2300      	movs	r3, #0
 8007800:	61fb      	str	r3, [r7, #28]
 8007802:	e076      	b.n	80078f2 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8007804:	8a3b      	ldrh	r3, [r7, #16]
 8007806:	3307      	adds	r3, #7
 8007808:	2b00      	cmp	r3, #0
 800780a:	da00      	bge.n	800780e <DrawChar+0x72>
 800780c:	3307      	adds	r3, #7
 800780e:	10db      	asrs	r3, r3, #3
 8007810:	461a      	mov	r2, r3
 8007812:	69fb      	ldr	r3, [r7, #28]
 8007814:	fb02 f303 	mul.w	r3, r2, r3
 8007818:	683a      	ldr	r2, [r7, #0]
 800781a:	4413      	add	r3, r2
 800781c:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 800781e:	8a3b      	ldrh	r3, [r7, #16]
 8007820:	3307      	adds	r3, #7
 8007822:	2b00      	cmp	r3, #0
 8007824:	da00      	bge.n	8007828 <DrawChar+0x8c>
 8007826:	3307      	adds	r3, #7
 8007828:	10db      	asrs	r3, r3, #3
 800782a:	2b01      	cmp	r3, #1
 800782c:	d002      	beq.n	8007834 <DrawChar+0x98>
 800782e:	2b02      	cmp	r3, #2
 8007830:	d004      	beq.n	800783c <DrawChar+0xa0>
 8007832:	e00c      	b.n	800784e <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	617b      	str	r3, [r7, #20]
      break;
 800783a:	e016      	b.n	800786a <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	021b      	lsls	r3, r3, #8
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	3201      	adds	r2, #1
 8007846:	7812      	ldrb	r2, [r2, #0]
 8007848:	4313      	orrs	r3, r2
 800784a:	617b      	str	r3, [r7, #20]
      break;
 800784c:	e00d      	b.n	800786a <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	041a      	lsls	r2, r3, #16
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	3301      	adds	r3, #1
 8007858:	781b      	ldrb	r3, [r3, #0]
 800785a:	021b      	lsls	r3, r3, #8
 800785c:	4313      	orrs	r3, r2
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	3202      	adds	r2, #2
 8007862:	7812      	ldrb	r2, [r2, #0]
 8007864:	4313      	orrs	r3, r2
 8007866:	617b      	str	r3, [r7, #20]
      break;
 8007868:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800786a:	2300      	movs	r3, #0
 800786c:	61bb      	str	r3, [r7, #24]
 800786e:	e036      	b.n	80078de <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8007870:	8a3a      	ldrh	r2, [r7, #16]
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	1ad2      	subs	r2, r2, r3
 8007876:	7bfb      	ldrb	r3, [r7, #15]
 8007878:	4413      	add	r3, r2
 800787a:	3b01      	subs	r3, #1
 800787c:	2201      	movs	r2, #1
 800787e:	fa02 f303 	lsl.w	r3, r2, r3
 8007882:	461a      	mov	r2, r3
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	4013      	ands	r3, r2
 8007888:	2b00      	cmp	r3, #0
 800788a:	d012      	beq.n	80078b2 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	b29a      	uxth	r2, r3
 8007890:	88fb      	ldrh	r3, [r7, #6]
 8007892:	4413      	add	r3, r2
 8007894:	b298      	uxth	r0, r3
 8007896:	4b1b      	ldr	r3, [pc, #108]	@ (8007904 <DrawChar+0x168>)
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	491b      	ldr	r1, [pc, #108]	@ (8007908 <DrawChar+0x16c>)
 800789c:	4613      	mov	r3, r2
 800789e:	005b      	lsls	r3, r3, #1
 80078a0:	4413      	add	r3, r2
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	440b      	add	r3, r1
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	88bb      	ldrh	r3, [r7, #4]
 80078aa:	4619      	mov	r1, r3
 80078ac:	f7ff fe1a 	bl	80074e4 <BSP_LCD_DrawPixel>
 80078b0:	e012      	b.n	80078d8 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	88fb      	ldrh	r3, [r7, #6]
 80078b8:	4413      	add	r3, r2
 80078ba:	b298      	uxth	r0, r3
 80078bc:	4b11      	ldr	r3, [pc, #68]	@ (8007904 <DrawChar+0x168>)
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	4911      	ldr	r1, [pc, #68]	@ (8007908 <DrawChar+0x16c>)
 80078c2:	4613      	mov	r3, r2
 80078c4:	005b      	lsls	r3, r3, #1
 80078c6:	4413      	add	r3, r2
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	440b      	add	r3, r1
 80078cc:	3304      	adds	r3, #4
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	88bb      	ldrh	r3, [r7, #4]
 80078d2:	4619      	mov	r1, r3
 80078d4:	f7ff fe06 	bl	80074e4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	3301      	adds	r3, #1
 80078dc:	61bb      	str	r3, [r7, #24]
 80078de:	8a3b      	ldrh	r3, [r7, #16]
 80078e0:	69ba      	ldr	r2, [r7, #24]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d3c4      	bcc.n	8007870 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 80078e6:	88bb      	ldrh	r3, [r7, #4]
 80078e8:	3301      	adds	r3, #1
 80078ea:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	3301      	adds	r3, #1
 80078f0:	61fb      	str	r3, [r7, #28]
 80078f2:	8a7b      	ldrh	r3, [r7, #18]
 80078f4:	69fa      	ldr	r2, [r7, #28]
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d384      	bcc.n	8007804 <DrawChar+0x68>
  }
}
 80078fa:	bf00      	nop
 80078fc:	bf00      	nop
 80078fe:	3720      	adds	r7, #32
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	2000f390 	.word	0x2000f390
 8007908:	2000f394 	.word	0x2000f394

0800790c <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b086      	sub	sp, #24
 8007910:	af02      	add	r7, sp, #8
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
 8007918:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800791a:	4b1e      	ldr	r3, [pc, #120]	@ (8007994 <LL_FillBuffer+0x88>)
 800791c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8007920:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8007922:	4b1d      	ldr	r3, [pc, #116]	@ (8007998 <LL_FillBuffer+0x8c>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a1d      	ldr	r2, [pc, #116]	@ (800799c <LL_FillBuffer+0x90>)
 8007928:	2134      	movs	r1, #52	@ 0x34
 800792a:	fb01 f303 	mul.w	r3, r1, r3
 800792e:	4413      	add	r3, r2
 8007930:	3348      	adds	r3, #72	@ 0x48
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	2b02      	cmp	r3, #2
 8007936:	d103      	bne.n	8007940 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8007938:	4b16      	ldr	r3, [pc, #88]	@ (8007994 <LL_FillBuffer+0x88>)
 800793a:	2202      	movs	r2, #2
 800793c:	609a      	str	r2, [r3, #8]
 800793e:	e002      	b.n	8007946 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8007940:	4b14      	ldr	r3, [pc, #80]	@ (8007994 <LL_FillBuffer+0x88>)
 8007942:	2200      	movs	r2, #0
 8007944:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8007946:	4a13      	ldr	r2, [pc, #76]	@ (8007994 <LL_FillBuffer+0x88>)
 8007948:	69bb      	ldr	r3, [r7, #24]
 800794a:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 800794c:	4b11      	ldr	r3, [pc, #68]	@ (8007994 <LL_FillBuffer+0x88>)
 800794e:	4a14      	ldr	r2, [pc, #80]	@ (80079a0 <LL_FillBuffer+0x94>)
 8007950:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8007952:	4810      	ldr	r0, [pc, #64]	@ (8007994 <LL_FillBuffer+0x88>)
 8007954:	f001 fb7c 	bl	8009050 <HAL_DMA2D_Init>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d115      	bne.n	800798a <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 800795e:	68f9      	ldr	r1, [r7, #12]
 8007960:	480c      	ldr	r0, [pc, #48]	@ (8007994 <LL_FillBuffer+0x88>)
 8007962:	f001 fde3 	bl	800952c <HAL_DMA2D_ConfigLayer>
 8007966:	4603      	mov	r3, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10e      	bne.n	800798a <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800796c:	68ba      	ldr	r2, [r7, #8]
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	69f9      	ldr	r1, [r7, #28]
 8007976:	4807      	ldr	r0, [pc, #28]	@ (8007994 <LL_FillBuffer+0x88>)
 8007978:	f001 fbb4 	bl	80090e4 <HAL_DMA2D_Start>
 800797c:	4603      	mov	r3, r0
 800797e:	2b00      	cmp	r3, #0
 8007980:	d103      	bne.n	800798a <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8007982:	210a      	movs	r1, #10
 8007984:	4803      	ldr	r0, [pc, #12]	@ (8007994 <LL_FillBuffer+0x88>)
 8007986:	f001 fbd8 	bl	800913a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800798a:	bf00      	nop
 800798c:	3710      	adds	r7, #16
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	2000f350 	.word	0x2000f350
 8007998:	2000f390 	.word	0x2000f390
 800799c:	2000f2a8 	.word	0x2000f2a8
 80079a0:	4002b000 	.word	0x4002b000

080079a4 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80079a4:	b580      	push	{r7, lr}
 80079a6:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80079a8:	4b29      	ldr	r3, [pc, #164]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 80079aa:	4a2a      	ldr	r2, [pc, #168]	@ (8007a54 <BSP_SDRAM_Init+0xb0>)
 80079ac:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80079ae:	4b2a      	ldr	r3, [pc, #168]	@ (8007a58 <BSP_SDRAM_Init+0xb4>)
 80079b0:	2202      	movs	r2, #2
 80079b2:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80079b4:	4b28      	ldr	r3, [pc, #160]	@ (8007a58 <BSP_SDRAM_Init+0xb4>)
 80079b6:	2207      	movs	r2, #7
 80079b8:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80079ba:	4b27      	ldr	r3, [pc, #156]	@ (8007a58 <BSP_SDRAM_Init+0xb4>)
 80079bc:	2204      	movs	r2, #4
 80079be:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80079c0:	4b25      	ldr	r3, [pc, #148]	@ (8007a58 <BSP_SDRAM_Init+0xb4>)
 80079c2:	2207      	movs	r2, #7
 80079c4:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80079c6:	4b24      	ldr	r3, [pc, #144]	@ (8007a58 <BSP_SDRAM_Init+0xb4>)
 80079c8:	2202      	movs	r2, #2
 80079ca:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80079cc:	4b22      	ldr	r3, [pc, #136]	@ (8007a58 <BSP_SDRAM_Init+0xb4>)
 80079ce:	2202      	movs	r2, #2
 80079d0:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80079d2:	4b21      	ldr	r3, [pc, #132]	@ (8007a58 <BSP_SDRAM_Init+0xb4>)
 80079d4:	2202      	movs	r2, #2
 80079d6:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80079d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 80079da:	2200      	movs	r2, #0
 80079dc:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80079de:	4b1c      	ldr	r3, [pc, #112]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 80079e0:	2200      	movs	r2, #0
 80079e2:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80079e4:	4b1a      	ldr	r3, [pc, #104]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 80079e6:	2204      	movs	r2, #4
 80079e8:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80079ea:	4b19      	ldr	r3, [pc, #100]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 80079ec:	2210      	movs	r2, #16
 80079ee:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80079f0:	4b17      	ldr	r3, [pc, #92]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 80079f2:	2240      	movs	r2, #64	@ 0x40
 80079f4:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80079f6:	4b16      	ldr	r3, [pc, #88]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 80079f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80079fc:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80079fe:	4b14      	ldr	r3, [pc, #80]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 8007a00:	2200      	movs	r2, #0
 8007a02:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8007a04:	4b12      	ldr	r3, [pc, #72]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 8007a06:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007a0a:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8007a0c:	4b10      	ldr	r3, [pc, #64]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 8007a0e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007a12:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8007a14:	4b0e      	ldr	r3, [pc, #56]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 8007a16:	2200      	movs	r2, #0
 8007a18:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8007a1a:	2100      	movs	r1, #0
 8007a1c:	480c      	ldr	r0, [pc, #48]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 8007a1e:	f000 f87f 	bl	8007b20 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8007a22:	490d      	ldr	r1, [pc, #52]	@ (8007a58 <BSP_SDRAM_Init+0xb4>)
 8007a24:	480a      	ldr	r0, [pc, #40]	@ (8007a50 <BSP_SDRAM_Init+0xac>)
 8007a26:	f009 fa5c 	bl	8010ee2 <HAL_SDRAM_Init>
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d003      	beq.n	8007a38 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8007a30:	4b0a      	ldr	r3, [pc, #40]	@ (8007a5c <BSP_SDRAM_Init+0xb8>)
 8007a32:	2201      	movs	r2, #1
 8007a34:	701a      	strb	r2, [r3, #0]
 8007a36:	e002      	b.n	8007a3e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8007a38:	4b08      	ldr	r3, [pc, #32]	@ (8007a5c <BSP_SDRAM_Init+0xb8>)
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8007a3e:	f240 6003 	movw	r0, #1539	@ 0x603
 8007a42:	f000 f80d 	bl	8007a60 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8007a46:	4b05      	ldr	r3, [pc, #20]	@ (8007a5c <BSP_SDRAM_Init+0xb8>)
 8007a48:	781b      	ldrb	r3, [r3, #0]
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	2000f430 	.word	0x2000f430
 8007a54:	a0000140 	.word	0xa0000140
 8007a58:	2000f464 	.word	0x2000f464
 8007a5c:	20000048 	.word	0x20000048

08007a60 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b084      	sub	sp, #16
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8007a6c:	4b2a      	ldr	r3, [pc, #168]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007a6e:	2201      	movs	r2, #1
 8007a70:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8007a72:	4b29      	ldr	r3, [pc, #164]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007a74:	2210      	movs	r2, #16
 8007a76:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8007a78:	4b27      	ldr	r3, [pc, #156]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8007a7e:	4b26      	ldr	r3, [pc, #152]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007a80:	2200      	movs	r2, #0
 8007a82:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8007a84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007a88:	4923      	ldr	r1, [pc, #140]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007a8a:	4824      	ldr	r0, [pc, #144]	@ (8007b1c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007a8c:	f009 fa5d 	bl	8010f4a <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8007a90:	2001      	movs	r0, #1
 8007a92:	f000 f96b 	bl	8007d6c <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8007a96:	4b20      	ldr	r3, [pc, #128]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007a98:	2202      	movs	r2, #2
 8007a9a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8007a9c:	4b1e      	ldr	r3, [pc, #120]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007a9e:	2210      	movs	r2, #16
 8007aa0:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8007aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007aa4:	2201      	movs	r2, #1
 8007aa6:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8007aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007aaa:	2200      	movs	r2, #0
 8007aac:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8007aae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007ab2:	4919      	ldr	r1, [pc, #100]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007ab4:	4819      	ldr	r0, [pc, #100]	@ (8007b1c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007ab6:	f009 fa48 	bl	8010f4a <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8007aba:	4b17      	ldr	r3, [pc, #92]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007abc:	2203      	movs	r2, #3
 8007abe:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8007ac0:	4b15      	ldr	r3, [pc, #84]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007ac2:	2210      	movs	r2, #16
 8007ac4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8007ac6:	4b14      	ldr	r3, [pc, #80]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007ac8:	2208      	movs	r2, #8
 8007aca:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8007acc:	4b12      	ldr	r3, [pc, #72]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007ace:	2200      	movs	r2, #0
 8007ad0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8007ad2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007ad6:	4910      	ldr	r1, [pc, #64]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007ad8:	4810      	ldr	r0, [pc, #64]	@ (8007b1c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007ada:	f009 fa36 	bl	8010f4a <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8007ade:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8007ae2:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8007ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007ae6:	2204      	movs	r2, #4
 8007ae8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8007aea:	4b0b      	ldr	r3, [pc, #44]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007aec:	2210      	movs	r2, #16
 8007aee:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8007af0:	4b09      	ldr	r3, [pc, #36]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007af2:	2201      	movs	r2, #1
 8007af4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	4a07      	ldr	r2, [pc, #28]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007afa:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8007afc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007b00:	4905      	ldr	r1, [pc, #20]	@ (8007b18 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8007b02:	4806      	ldr	r0, [pc, #24]	@ (8007b1c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007b04:	f009 fa21 	bl	8010f4a <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8007b08:	6879      	ldr	r1, [r7, #4]
 8007b0a:	4804      	ldr	r0, [pc, #16]	@ (8007b1c <BSP_SDRAM_Initialization_sequence+0xbc>)
 8007b0c:	f009 fa52 	bl	8010fb4 <HAL_SDRAM_ProgramRefreshRate>
}
 8007b10:	bf00      	nop
 8007b12:	3710      	adds	r7, #16
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	2000f480 	.word	0x2000f480
 8007b1c:	2000f430 	.word	0x2000f430

08007b20 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b090      	sub	sp, #64	@ 0x40
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8007b2a:	4b70      	ldr	r3, [pc, #448]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b2e:	4a6f      	ldr	r2, [pc, #444]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b30:	f043 0301 	orr.w	r3, r3, #1
 8007b34:	6393      	str	r3, [r2, #56]	@ 0x38
 8007b36:	4b6d      	ldr	r3, [pc, #436]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b3a:	f003 0301 	and.w	r3, r3, #1
 8007b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8007b42:	4b6a      	ldr	r3, [pc, #424]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b46:	4a69      	ldr	r2, [pc, #420]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b4e:	4b67      	ldr	r3, [pc, #412]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b56:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b5a:	4b64      	ldr	r3, [pc, #400]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b5e:	4a63      	ldr	r2, [pc, #396]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b60:	f043 0304 	orr.w	r3, r3, #4
 8007b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b66:	4b61      	ldr	r3, [pc, #388]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b6a:	f003 0304 	and.w	r3, r3, #4
 8007b6e:	623b      	str	r3, [r7, #32]
 8007b70:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007b72:	4b5e      	ldr	r3, [pc, #376]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b76:	4a5d      	ldr	r2, [pc, #372]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b78:	f043 0308 	orr.w	r3, r3, #8
 8007b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b7e:	4b5b      	ldr	r3, [pc, #364]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b82:	f003 0308 	and.w	r3, r3, #8
 8007b86:	61fb      	str	r3, [r7, #28]
 8007b88:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007b8a:	4b58      	ldr	r3, [pc, #352]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b8e:	4a57      	ldr	r2, [pc, #348]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b90:	f043 0310 	orr.w	r3, r3, #16
 8007b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b96:	4b55      	ldr	r3, [pc, #340]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b9a:	f003 0310 	and.w	r3, r3, #16
 8007b9e:	61bb      	str	r3, [r7, #24]
 8007ba0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8007ba2:	4b52      	ldr	r3, [pc, #328]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ba6:	4a51      	ldr	r2, [pc, #324]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007ba8:	f043 0320 	orr.w	r3, r3, #32
 8007bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8007bae:	4b4f      	ldr	r3, [pc, #316]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bb2:	f003 0320 	and.w	r3, r3, #32
 8007bb6:	617b      	str	r3, [r7, #20]
 8007bb8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8007bba:	4b4c      	ldr	r3, [pc, #304]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bbe:	4a4b      	ldr	r2, [pc, #300]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007bc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8007bc6:	4b49      	ldr	r3, [pc, #292]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bce:	613b      	str	r3, [r7, #16]
 8007bd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007bd2:	4b46      	ldr	r3, [pc, #280]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bd6:	4a45      	ldr	r2, [pc, #276]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007bd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8007bde:	4b43      	ldr	r3, [pc, #268]	@ (8007cec <BSP_SDRAM_MspInit+0x1cc>)
 8007be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007be6:	60fb      	str	r3, [r7, #12]
 8007be8:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8007bea:	2302      	movs	r3, #2
 8007bec:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8007bf2:	2302      	movs	r3, #2
 8007bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8007bf6:	230c      	movs	r3, #12
 8007bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8007bfa:	2308      	movs	r3, #8
 8007bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8007bfe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007c02:	4619      	mov	r1, r3
 8007c04:	483a      	ldr	r0, [pc, #232]	@ (8007cf0 <BSP_SDRAM_MspInit+0x1d0>)
 8007c06:	f002 f8e5 	bl	8009dd4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8007c0a:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8007c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8007c10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007c14:	4619      	mov	r1, r3
 8007c16:	4837      	ldr	r0, [pc, #220]	@ (8007cf4 <BSP_SDRAM_MspInit+0x1d4>)
 8007c18:	f002 f8dc 	bl	8009dd4 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8007c1c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8007c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8007c22:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007c26:	4619      	mov	r1, r3
 8007c28:	4833      	ldr	r0, [pc, #204]	@ (8007cf8 <BSP_SDRAM_MspInit+0x1d8>)
 8007c2a:	f002 f8d3 	bl	8009dd4 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8007c2e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8007c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8007c34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007c38:	4619      	mov	r1, r3
 8007c3a:	4830      	ldr	r0, [pc, #192]	@ (8007cfc <BSP_SDRAM_MspInit+0x1dc>)
 8007c3c:	f002 f8ca 	bl	8009dd4 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8007c40:	f248 1333 	movw	r3, #33075	@ 0x8133
 8007c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8007c46:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	482c      	ldr	r0, [pc, #176]	@ (8007d00 <BSP_SDRAM_MspInit+0x1e0>)
 8007c4e:	f002 f8c1 	bl	8009dd4 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8007c52:	2328      	movs	r3, #40	@ 0x28
 8007c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8007c56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4829      	ldr	r0, [pc, #164]	@ (8007d04 <BSP_SDRAM_MspInit+0x1e4>)
 8007c5e:	f002 f8b9 	bl	8009dd4 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8007c62:	4b29      	ldr	r3, [pc, #164]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c64:	2200      	movs	r2, #0
 8007c66:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8007c68:	4b27      	ldr	r3, [pc, #156]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c6a:	2280      	movs	r2, #128	@ 0x80
 8007c6c:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8007c6e:	4b26      	ldr	r3, [pc, #152]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c74:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8007c76:	4b24      	ldr	r3, [pc, #144]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007c7c:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8007c7e:	4b22      	ldr	r3, [pc, #136]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c80:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007c84:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8007c86:	4b20      	ldr	r3, [pc, #128]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c88:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007c8c:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8007c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c90:	2200      	movs	r2, #0
 8007c92:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8007c94:	4b1c      	ldr	r3, [pc, #112]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c96:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007c9a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8007c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8007ca2:	4b19      	ldr	r3, [pc, #100]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007ca4:	2203      	movs	r2, #3
 8007ca6:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8007ca8:	4b17      	ldr	r3, [pc, #92]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007caa:	2200      	movs	r2, #0
 8007cac:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8007cae:	4b16      	ldr	r3, [pc, #88]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8007cb4:	4b14      	ldr	r3, [pc, #80]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007cb6:	4a15      	ldr	r2, [pc, #84]	@ (8007d0c <BSP_SDRAM_MspInit+0x1ec>)
 8007cb8:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a12      	ldr	r2, [pc, #72]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007cbe:	631a      	str	r2, [r3, #48]	@ 0x30
 8007cc0:	4a11      	ldr	r2, [pc, #68]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8007cc6:	4810      	ldr	r0, [pc, #64]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007cc8:	f000 fdfc 	bl	80088c4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8007ccc:	480e      	ldr	r0, [pc, #56]	@ (8007d08 <BSP_SDRAM_MspInit+0x1e8>)
 8007cce:	f000 fd4b 	bl	8008768 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	210f      	movs	r1, #15
 8007cd6:	2038      	movs	r0, #56	@ 0x38
 8007cd8:	f000 fbb8 	bl	800844c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8007cdc:	2038      	movs	r0, #56	@ 0x38
 8007cde:	f000 fbd1 	bl	8008484 <HAL_NVIC_EnableIRQ>
}
 8007ce2:	bf00      	nop
 8007ce4:	3740      	adds	r7, #64	@ 0x40
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	bf00      	nop
 8007cec:	40023800 	.word	0x40023800
 8007cf0:	40020800 	.word	0x40020800
 8007cf4:	40020c00 	.word	0x40020c00
 8007cf8:	40021000 	.word	0x40021000
 8007cfc:	40021400 	.word	0x40021400
 8007d00:	40021800 	.word	0x40021800
 8007d04:	40021c00 	.word	0x40021c00
 8007d08:	2000f490 	.word	0x2000f490
 8007d0c:	40026410 	.word	0x40026410

08007d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007d14:	2003      	movs	r0, #3
 8007d16:	f000 fb8e 	bl	8008436 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	f7fc ff4c 	bl	8004bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007d20:	f7fb fd7e 	bl	8003820 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	bd80      	pop	{r7, pc}
	...

08007d2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007d30:	4b06      	ldr	r3, [pc, #24]	@ (8007d4c <HAL_IncTick+0x20>)
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	461a      	mov	r2, r3
 8007d36:	4b06      	ldr	r3, [pc, #24]	@ (8007d50 <HAL_IncTick+0x24>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4413      	add	r3, r2
 8007d3c:	4a04      	ldr	r2, [pc, #16]	@ (8007d50 <HAL_IncTick+0x24>)
 8007d3e:	6013      	str	r3, [r2, #0]
}
 8007d40:	bf00      	nop
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	20000050 	.word	0x20000050
 8007d50:	2000f4f0 	.word	0x2000f4f0

08007d54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007d54:	b480      	push	{r7}
 8007d56:	af00      	add	r7, sp, #0
  return uwTick;
 8007d58:	4b03      	ldr	r3, [pc, #12]	@ (8007d68 <HAL_GetTick+0x14>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop
 8007d68:	2000f4f0 	.word	0x2000f4f0

08007d6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b084      	sub	sp, #16
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007d74:	f7ff ffee 	bl	8007d54 <HAL_GetTick>
 8007d78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d84:	d005      	beq.n	8007d92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007d86:	4b0a      	ldr	r3, [pc, #40]	@ (8007db0 <HAL_Delay+0x44>)
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	4413      	add	r3, r2
 8007d90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007d92:	bf00      	nop
 8007d94:	f7ff ffde 	bl	8007d54 <HAL_GetTick>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d8f7      	bhi.n	8007d94 <HAL_Delay+0x28>
  {
  }
}
 8007da4:	bf00      	nop
 8007da6:	bf00      	nop
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	20000050 	.word	0x20000050

08007db4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d101      	bne.n	8007dca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e031      	b.n	8007e2e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d109      	bne.n	8007de6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f7fb fd4c 	bl	8003870 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dea:	f003 0310 	and.w	r3, r3, #16
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d116      	bne.n	8007e20 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007df6:	4b10      	ldr	r3, [pc, #64]	@ (8007e38 <HAL_ADC_Init+0x84>)
 8007df8:	4013      	ands	r3, r2
 8007dfa:	f043 0202 	orr.w	r2, r3, #2
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f000 f970 	bl	80080e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e12:	f023 0303 	bic.w	r3, r3, #3
 8007e16:	f043 0201 	orr.w	r2, r3, #1
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	641a      	str	r2, [r3, #64]	@ 0x40
 8007e1e:	e001      	b.n	8007e24 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3710      	adds	r7, #16
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	ffffeefd 	.word	0xffffeefd

08007e3c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b085      	sub	sp, #20
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8007e46:	2300      	movs	r3, #0
 8007e48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d101      	bne.n	8007e58 <HAL_ADC_ConfigChannel+0x1c>
 8007e54:	2302      	movs	r3, #2
 8007e56:	e136      	b.n	80080c6 <HAL_ADC_ConfigChannel+0x28a>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	2b09      	cmp	r3, #9
 8007e66:	d93a      	bls.n	8007ede <HAL_ADC_ConfigChannel+0xa2>
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e70:	d035      	beq.n	8007ede <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	68d9      	ldr	r1, [r3, #12]
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	461a      	mov	r2, r3
 8007e80:	4613      	mov	r3, r2
 8007e82:	005b      	lsls	r3, r3, #1
 8007e84:	4413      	add	r3, r2
 8007e86:	3b1e      	subs	r3, #30
 8007e88:	2207      	movs	r2, #7
 8007e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e8e:	43da      	mvns	r2, r3
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	400a      	ands	r2, r1
 8007e96:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a8d      	ldr	r2, [pc, #564]	@ (80080d4 <HAL_ADC_ConfigChannel+0x298>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d10a      	bne.n	8007eb8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68d9      	ldr	r1, [r3, #12]
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	061a      	lsls	r2, r3, #24
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	430a      	orrs	r2, r1
 8007eb4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007eb6:	e035      	b.n	8007f24 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	68d9      	ldr	r1, [r3, #12]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	689a      	ldr	r2, [r3, #8]
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	4618      	mov	r0, r3
 8007eca:	4603      	mov	r3, r0
 8007ecc:	005b      	lsls	r3, r3, #1
 8007ece:	4403      	add	r3, r0
 8007ed0:	3b1e      	subs	r3, #30
 8007ed2:	409a      	lsls	r2, r3
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	430a      	orrs	r2, r1
 8007eda:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007edc:	e022      	b.n	8007f24 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	6919      	ldr	r1, [r3, #16]
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	461a      	mov	r2, r3
 8007eec:	4613      	mov	r3, r2
 8007eee:	005b      	lsls	r3, r3, #1
 8007ef0:	4413      	add	r3, r2
 8007ef2:	2207      	movs	r2, #7
 8007ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef8:	43da      	mvns	r2, r3
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	400a      	ands	r2, r1
 8007f00:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	6919      	ldr	r1, [r3, #16]
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	689a      	ldr	r2, [r3, #8]
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	4618      	mov	r0, r3
 8007f14:	4603      	mov	r3, r0
 8007f16:	005b      	lsls	r3, r3, #1
 8007f18:	4403      	add	r3, r0
 8007f1a:	409a      	lsls	r2, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	430a      	orrs	r2, r1
 8007f22:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	2b06      	cmp	r3, #6
 8007f2a:	d824      	bhi.n	8007f76 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	685a      	ldr	r2, [r3, #4]
 8007f36:	4613      	mov	r3, r2
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	4413      	add	r3, r2
 8007f3c:	3b05      	subs	r3, #5
 8007f3e:	221f      	movs	r2, #31
 8007f40:	fa02 f303 	lsl.w	r3, r2, r3
 8007f44:	43da      	mvns	r2, r3
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	400a      	ands	r2, r1
 8007f4c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	685a      	ldr	r2, [r3, #4]
 8007f60:	4613      	mov	r3, r2
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	4413      	add	r3, r2
 8007f66:	3b05      	subs	r3, #5
 8007f68:	fa00 f203 	lsl.w	r2, r0, r3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	430a      	orrs	r2, r1
 8007f72:	635a      	str	r2, [r3, #52]	@ 0x34
 8007f74:	e04c      	b.n	8008010 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	2b0c      	cmp	r3, #12
 8007f7c:	d824      	bhi.n	8007fc8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	685a      	ldr	r2, [r3, #4]
 8007f88:	4613      	mov	r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	4413      	add	r3, r2
 8007f8e:	3b23      	subs	r3, #35	@ 0x23
 8007f90:	221f      	movs	r2, #31
 8007f92:	fa02 f303 	lsl.w	r3, r2, r3
 8007f96:	43da      	mvns	r2, r3
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	400a      	ands	r2, r1
 8007f9e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	4618      	mov	r0, r3
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	685a      	ldr	r2, [r3, #4]
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4413      	add	r3, r2
 8007fb8:	3b23      	subs	r3, #35	@ 0x23
 8007fba:	fa00 f203 	lsl.w	r2, r0, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	430a      	orrs	r2, r1
 8007fc4:	631a      	str	r2, [r3, #48]	@ 0x30
 8007fc6:	e023      	b.n	8008010 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	685a      	ldr	r2, [r3, #4]
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	009b      	lsls	r3, r3, #2
 8007fd6:	4413      	add	r3, r2
 8007fd8:	3b41      	subs	r3, #65	@ 0x41
 8007fda:	221f      	movs	r2, #31
 8007fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe0:	43da      	mvns	r2, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	400a      	ands	r2, r1
 8007fe8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	685a      	ldr	r2, [r3, #4]
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	3b41      	subs	r3, #65	@ 0x41
 8008004:	fa00 f203 	lsl.w	r2, r0, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	430a      	orrs	r2, r1
 800800e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a30      	ldr	r2, [pc, #192]	@ (80080d8 <HAL_ADC_ConfigChannel+0x29c>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d10a      	bne.n	8008030 <HAL_ADC_ConfigChannel+0x1f4>
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008022:	d105      	bne.n	8008030 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8008024:	4b2d      	ldr	r3, [pc, #180]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	4a2c      	ldr	r2, [pc, #176]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 800802a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800802e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a28      	ldr	r2, [pc, #160]	@ (80080d8 <HAL_ADC_ConfigChannel+0x29c>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d10f      	bne.n	800805a <HAL_ADC_ConfigChannel+0x21e>
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2b12      	cmp	r3, #18
 8008040:	d10b      	bne.n	800805a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8008042:	4b26      	ldr	r3, [pc, #152]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	4a25      	ldr	r2, [pc, #148]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 8008048:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800804c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800804e:	4b23      	ldr	r3, [pc, #140]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	4a22      	ldr	r2, [pc, #136]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 8008054:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008058:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a1e      	ldr	r2, [pc, #120]	@ (80080d8 <HAL_ADC_ConfigChannel+0x29c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d12b      	bne.n	80080bc <HAL_ADC_ConfigChannel+0x280>
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a1a      	ldr	r2, [pc, #104]	@ (80080d4 <HAL_ADC_ConfigChannel+0x298>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d003      	beq.n	8008076 <HAL_ADC_ConfigChannel+0x23a>
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2b11      	cmp	r3, #17
 8008074:	d122      	bne.n	80080bc <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8008076:	4b19      	ldr	r3, [pc, #100]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	4a18      	ldr	r2, [pc, #96]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 800807c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8008080:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8008082:	4b16      	ldr	r3, [pc, #88]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	4a15      	ldr	r2, [pc, #84]	@ (80080dc <HAL_ADC_ConfigChannel+0x2a0>)
 8008088:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800808c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a10      	ldr	r2, [pc, #64]	@ (80080d4 <HAL_ADC_ConfigChannel+0x298>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d111      	bne.n	80080bc <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8008098:	4b11      	ldr	r3, [pc, #68]	@ (80080e0 <HAL_ADC_ConfigChannel+0x2a4>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a11      	ldr	r2, [pc, #68]	@ (80080e4 <HAL_ADC_ConfigChannel+0x2a8>)
 800809e:	fba2 2303 	umull	r2, r3, r2, r3
 80080a2:	0c9a      	lsrs	r2, r3, #18
 80080a4:	4613      	mov	r3, r2
 80080a6:	009b      	lsls	r3, r3, #2
 80080a8:	4413      	add	r3, r2
 80080aa:	005b      	lsls	r3, r3, #1
 80080ac:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80080ae:	e002      	b.n	80080b6 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	3b01      	subs	r3, #1
 80080b4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d1f9      	bne.n	80080b0 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2200      	movs	r2, #0
 80080c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3714      	adds	r7, #20
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	10000012 	.word	0x10000012
 80080d8:	40012000 	.word	0x40012000
 80080dc:	40012300 	.word	0x40012300
 80080e0:	20000008 	.word	0x20000008
 80080e4:	431bde83 	.word	0x431bde83

080080e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80080f0:	4b78      	ldr	r3, [pc, #480]	@ (80082d4 <ADC_Init+0x1ec>)
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	4a77      	ldr	r2, [pc, #476]	@ (80082d4 <ADC_Init+0x1ec>)
 80080f6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80080fa:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80080fc:	4b75      	ldr	r3, [pc, #468]	@ (80082d4 <ADC_Init+0x1ec>)
 80080fe:	685a      	ldr	r2, [r3, #4]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	4973      	ldr	r1, [pc, #460]	@ (80082d4 <ADC_Init+0x1ec>)
 8008106:	4313      	orrs	r3, r2
 8008108:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	685a      	ldr	r2, [r3, #4]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008118:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	6859      	ldr	r1, [r3, #4]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	691b      	ldr	r3, [r3, #16]
 8008124:	021a      	lsls	r2, r3, #8
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	430a      	orrs	r2, r1
 800812c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	685a      	ldr	r2, [r3, #4]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800813c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	6859      	ldr	r1, [r3, #4]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	689a      	ldr	r2, [r3, #8]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	430a      	orrs	r2, r1
 800814e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	689a      	ldr	r2, [r3, #8]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800815e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	6899      	ldr	r1, [r3, #8]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	68da      	ldr	r2, [r3, #12]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	430a      	orrs	r2, r1
 8008170:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008176:	4a58      	ldr	r2, [pc, #352]	@ (80082d8 <ADC_Init+0x1f0>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d022      	beq.n	80081c2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	689a      	ldr	r2, [r3, #8]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800818a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	6899      	ldr	r1, [r3, #8]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	430a      	orrs	r2, r1
 800819c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	689a      	ldr	r2, [r3, #8]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80081ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	6899      	ldr	r1, [r3, #8]
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	430a      	orrs	r2, r1
 80081be:	609a      	str	r2, [r3, #8]
 80081c0:	e00f      	b.n	80081e2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	689a      	ldr	r2, [r3, #8]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80081d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	689a      	ldr	r2, [r3, #8]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80081e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	689a      	ldr	r2, [r3, #8]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 0202 	bic.w	r2, r2, #2
 80081f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	6899      	ldr	r1, [r3, #8]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	699b      	ldr	r3, [r3, #24]
 80081fc:	005a      	lsls	r2, r3, #1
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	430a      	orrs	r2, r1
 8008204:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f893 3020 	ldrb.w	r3, [r3, #32]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d01b      	beq.n	8008248 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	685a      	ldr	r2, [r3, #4]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800821e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	685a      	ldr	r2, [r3, #4]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800822e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	6859      	ldr	r1, [r3, #4]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800823a:	3b01      	subs	r3, #1
 800823c:	035a      	lsls	r2, r3, #13
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	430a      	orrs	r2, r1
 8008244:	605a      	str	r2, [r3, #4]
 8008246:	e007      	b.n	8008258 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	685a      	ldr	r2, [r3, #4]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008256:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8008266:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	69db      	ldr	r3, [r3, #28]
 8008272:	3b01      	subs	r3, #1
 8008274:	051a      	lsls	r2, r3, #20
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	430a      	orrs	r2, r1
 800827c:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	689a      	ldr	r2, [r3, #8]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800828c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	6899      	ldr	r1, [r3, #8]
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800829a:	025a      	lsls	r2, r3, #9
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	430a      	orrs	r2, r1
 80082a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	689a      	ldr	r2, [r3, #8]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80082b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	6899      	ldr	r1, [r3, #8]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	029a      	lsls	r2, r3, #10
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	430a      	orrs	r2, r1
 80082c6:	609a      	str	r2, [r3, #8]
}
 80082c8:	bf00      	nop
 80082ca:	370c      	adds	r7, #12
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr
 80082d4:	40012300 	.word	0x40012300
 80082d8:	0f000001 	.word	0x0f000001

080082dc <__NVIC_SetPriorityGrouping>:
{
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f003 0307 	and.w	r3, r3, #7
 80082ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80082ec:	4b0b      	ldr	r3, [pc, #44]	@ (800831c <__NVIC_SetPriorityGrouping+0x40>)
 80082ee:	68db      	ldr	r3, [r3, #12]
 80082f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80082f8:	4013      	ands	r3, r2
 80082fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008304:	4b06      	ldr	r3, [pc, #24]	@ (8008320 <__NVIC_SetPriorityGrouping+0x44>)
 8008306:	4313      	orrs	r3, r2
 8008308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800830a:	4a04      	ldr	r2, [pc, #16]	@ (800831c <__NVIC_SetPriorityGrouping+0x40>)
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	60d3      	str	r3, [r2, #12]
}
 8008310:	bf00      	nop
 8008312:	3714      	adds	r7, #20
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	e000ed00 	.word	0xe000ed00
 8008320:	05fa0000 	.word	0x05fa0000

08008324 <__NVIC_GetPriorityGrouping>:
{
 8008324:	b480      	push	{r7}
 8008326:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008328:	4b04      	ldr	r3, [pc, #16]	@ (800833c <__NVIC_GetPriorityGrouping+0x18>)
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	0a1b      	lsrs	r3, r3, #8
 800832e:	f003 0307 	and.w	r3, r3, #7
}
 8008332:	4618      	mov	r0, r3
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr
 800833c:	e000ed00 	.word	0xe000ed00

08008340 <__NVIC_EnableIRQ>:
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	4603      	mov	r3, r0
 8008348:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800834a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800834e:	2b00      	cmp	r3, #0
 8008350:	db0b      	blt.n	800836a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008352:	79fb      	ldrb	r3, [r7, #7]
 8008354:	f003 021f 	and.w	r2, r3, #31
 8008358:	4907      	ldr	r1, [pc, #28]	@ (8008378 <__NVIC_EnableIRQ+0x38>)
 800835a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800835e:	095b      	lsrs	r3, r3, #5
 8008360:	2001      	movs	r0, #1
 8008362:	fa00 f202 	lsl.w	r2, r0, r2
 8008366:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800836a:	bf00      	nop
 800836c:	370c      	adds	r7, #12
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	e000e100 	.word	0xe000e100

0800837c <__NVIC_SetPriority>:
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	4603      	mov	r3, r0
 8008384:	6039      	str	r1, [r7, #0]
 8008386:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800838c:	2b00      	cmp	r3, #0
 800838e:	db0a      	blt.n	80083a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	b2da      	uxtb	r2, r3
 8008394:	490c      	ldr	r1, [pc, #48]	@ (80083c8 <__NVIC_SetPriority+0x4c>)
 8008396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800839a:	0112      	lsls	r2, r2, #4
 800839c:	b2d2      	uxtb	r2, r2
 800839e:	440b      	add	r3, r1
 80083a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80083a4:	e00a      	b.n	80083bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	b2da      	uxtb	r2, r3
 80083aa:	4908      	ldr	r1, [pc, #32]	@ (80083cc <__NVIC_SetPriority+0x50>)
 80083ac:	79fb      	ldrb	r3, [r7, #7]
 80083ae:	f003 030f 	and.w	r3, r3, #15
 80083b2:	3b04      	subs	r3, #4
 80083b4:	0112      	lsls	r2, r2, #4
 80083b6:	b2d2      	uxtb	r2, r2
 80083b8:	440b      	add	r3, r1
 80083ba:	761a      	strb	r2, [r3, #24]
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr
 80083c8:	e000e100 	.word	0xe000e100
 80083cc:	e000ed00 	.word	0xe000ed00

080083d0 <NVIC_EncodePriority>:
{
 80083d0:	b480      	push	{r7}
 80083d2:	b089      	sub	sp, #36	@ 0x24
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f003 0307 	and.w	r3, r3, #7
 80083e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	f1c3 0307 	rsb	r3, r3, #7
 80083ea:	2b04      	cmp	r3, #4
 80083ec:	bf28      	it	cs
 80083ee:	2304      	movcs	r3, #4
 80083f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	3304      	adds	r3, #4
 80083f6:	2b06      	cmp	r3, #6
 80083f8:	d902      	bls.n	8008400 <NVIC_EncodePriority+0x30>
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	3b03      	subs	r3, #3
 80083fe:	e000      	b.n	8008402 <NVIC_EncodePriority+0x32>
 8008400:	2300      	movs	r3, #0
 8008402:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008404:	f04f 32ff 	mov.w	r2, #4294967295
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	fa02 f303 	lsl.w	r3, r2, r3
 800840e:	43da      	mvns	r2, r3
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	401a      	ands	r2, r3
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008418:	f04f 31ff 	mov.w	r1, #4294967295
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	fa01 f303 	lsl.w	r3, r1, r3
 8008422:	43d9      	mvns	r1, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008428:	4313      	orrs	r3, r2
}
 800842a:	4618      	mov	r0, r3
 800842c:	3724      	adds	r7, #36	@ 0x24
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr

08008436 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b082      	sub	sp, #8
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f7ff ff4c 	bl	80082dc <__NVIC_SetPriorityGrouping>
}
 8008444:	bf00      	nop
 8008446:	3708      	adds	r7, #8
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
 8008452:	4603      	mov	r3, r0
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	607a      	str	r2, [r7, #4]
 8008458:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800845a:	2300      	movs	r3, #0
 800845c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800845e:	f7ff ff61 	bl	8008324 <__NVIC_GetPriorityGrouping>
 8008462:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	68b9      	ldr	r1, [r7, #8]
 8008468:	6978      	ldr	r0, [r7, #20]
 800846a:	f7ff ffb1 	bl	80083d0 <NVIC_EncodePriority>
 800846e:	4602      	mov	r2, r0
 8008470:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008474:	4611      	mov	r1, r2
 8008476:	4618      	mov	r0, r3
 8008478:	f7ff ff80 	bl	800837c <__NVIC_SetPriority>
}
 800847c:	bf00      	nop
 800847e:	3718      	adds	r7, #24
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b082      	sub	sp, #8
 8008488:	af00      	add	r7, sp, #0
 800848a:	4603      	mov	r3, r0
 800848c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800848e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008492:	4618      	mov	r0, r3
 8008494:	f7ff ff54 	bl	8008340 <__NVIC_EnableIRQ>
}
 8008498:	bf00      	nop
 800849a:	3708      	adds	r7, #8
 800849c:	46bd      	mov	sp, r7
 800849e:	bd80      	pop	{r7, pc}

080084a0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b082      	sub	sp, #8
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d101      	bne.n	80084b2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e054      	b.n	800855c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	7f5b      	ldrb	r3, [r3, #29]
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d105      	bne.n	80084c8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f7fb fa2e 	bl	8003924 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2202      	movs	r2, #2
 80084cc:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	791b      	ldrb	r3, [r3, #4]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d10c      	bne.n	80084f0 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a22      	ldr	r2, [pc, #136]	@ (8008564 <HAL_CRC_Init+0xc4>)
 80084dc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	689a      	ldr	r2, [r3, #8]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f022 0218 	bic.w	r2, r2, #24
 80084ec:	609a      	str	r2, [r3, #8]
 80084ee:	e00c      	b.n	800850a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6899      	ldr	r1, [r3, #8]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	68db      	ldr	r3, [r3, #12]
 80084f8:	461a      	mov	r2, r3
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 f834 	bl	8008568 <HAL_CRCEx_Polynomial_Set>
 8008500:	4603      	mov	r3, r0
 8008502:	2b00      	cmp	r3, #0
 8008504:	d001      	beq.n	800850a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e028      	b.n	800855c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	795b      	ldrb	r3, [r3, #5]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d105      	bne.n	800851e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f04f 32ff 	mov.w	r2, #4294967295
 800851a:	611a      	str	r2, [r3, #16]
 800851c:	e004      	b.n	8008528 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	6912      	ldr	r2, [r2, #16]
 8008526:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	695a      	ldr	r2, [r3, #20]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	430a      	orrs	r2, r1
 800853c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	689b      	ldr	r3, [r3, #8]
 8008544:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	699a      	ldr	r2, [r3, #24]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	430a      	orrs	r2, r1
 8008552:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2201      	movs	r2, #1
 8008558:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800855a:	2300      	movs	r3, #0
}
 800855c:	4618      	mov	r0, r3
 800855e:	3708      	adds	r7, #8
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	04c11db7 	.word	0x04c11db7

08008568 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8008568:	b480      	push	{r7}
 800856a:	b087      	sub	sp, #28
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	60b9      	str	r1, [r7, #8]
 8008572:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008574:	2300      	movs	r3, #0
 8008576:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8008578:	231f      	movs	r3, #31
 800857a:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800857c:	bf00      	nop
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	1e5a      	subs	r2, r3, #1
 8008582:	613a      	str	r2, [r7, #16]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d009      	beq.n	800859c <HAL_CRCEx_Polynomial_Set+0x34>
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	f003 031f 	and.w	r3, r3, #31
 800858e:	68ba      	ldr	r2, [r7, #8]
 8008590:	fa22 f303 	lsr.w	r3, r2, r3
 8008594:	f003 0301 	and.w	r3, r3, #1
 8008598:	2b00      	cmp	r3, #0
 800859a:	d0f0      	beq.n	800857e <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2b18      	cmp	r3, #24
 80085a0:	d846      	bhi.n	8008630 <HAL_CRCEx_Polynomial_Set+0xc8>
 80085a2:	a201      	add	r2, pc, #4	@ (adr r2, 80085a8 <HAL_CRCEx_Polynomial_Set+0x40>)
 80085a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085a8:	08008637 	.word	0x08008637
 80085ac:	08008631 	.word	0x08008631
 80085b0:	08008631 	.word	0x08008631
 80085b4:	08008631 	.word	0x08008631
 80085b8:	08008631 	.word	0x08008631
 80085bc:	08008631 	.word	0x08008631
 80085c0:	08008631 	.word	0x08008631
 80085c4:	08008631 	.word	0x08008631
 80085c8:	08008625 	.word	0x08008625
 80085cc:	08008631 	.word	0x08008631
 80085d0:	08008631 	.word	0x08008631
 80085d4:	08008631 	.word	0x08008631
 80085d8:	08008631 	.word	0x08008631
 80085dc:	08008631 	.word	0x08008631
 80085e0:	08008631 	.word	0x08008631
 80085e4:	08008631 	.word	0x08008631
 80085e8:	08008619 	.word	0x08008619
 80085ec:	08008631 	.word	0x08008631
 80085f0:	08008631 	.word	0x08008631
 80085f4:	08008631 	.word	0x08008631
 80085f8:	08008631 	.word	0x08008631
 80085fc:	08008631 	.word	0x08008631
 8008600:	08008631 	.word	0x08008631
 8008604:	08008631 	.word	0x08008631
 8008608:	0800860d 	.word	0x0800860d
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	2b06      	cmp	r3, #6
 8008610:	d913      	bls.n	800863a <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8008616:	e010      	b.n	800863a <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	2b07      	cmp	r3, #7
 800861c:	d90f      	bls.n	800863e <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8008622:	e00c      	b.n	800863e <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	2b0f      	cmp	r3, #15
 8008628:	d90b      	bls.n	8008642 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800862e:	e008      	b.n	8008642 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	75fb      	strb	r3, [r7, #23]
      break;
 8008634:	e006      	b.n	8008644 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8008636:	bf00      	nop
 8008638:	e004      	b.n	8008644 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800863a:	bf00      	nop
 800863c:	e002      	b.n	8008644 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800863e:	bf00      	nop
 8008640:	e000      	b.n	8008644 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8008642:	bf00      	nop
  }
  if (status == HAL_OK)
 8008644:	7dfb      	ldrb	r3, [r7, #23]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d10d      	bne.n	8008666 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	68ba      	ldr	r2, [r7, #8]
 8008650:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	f023 0118 	bic.w	r1, r3, #24
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	430a      	orrs	r2, r1
 8008664:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8008666:	7dfb      	ldrb	r3, [r7, #23]
}
 8008668:	4618      	mov	r0, r3
 800866a:	371c      	adds	r7, #28
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b082      	sub	sp, #8
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d101      	bne.n	8008686 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e069      	b.n	800875a <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800868c:	b2db      	uxtb	r3, r3
 800868e:	2b00      	cmp	r3, #0
 8008690:	d102      	bne.n	8008698 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f7fb f966 	bl	8003964 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2202      	movs	r2, #2
 800869c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	699b      	ldr	r3, [r3, #24]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d002      	beq.n	80086ae <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2200      	movs	r2, #0
 80086ac:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	6819      	ldr	r1, [r3, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681a      	ldr	r2, [r3, #0]
 80086b8:	4b2a      	ldr	r3, [pc, #168]	@ (8008764 <HAL_DCMI_Init+0xf0>)
 80086ba:	400b      	ands	r3, r1
 80086bc:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	6819      	ldr	r1, [r3, #0]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	685a      	ldr	r2, [r3, #4]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	695b      	ldr	r3, [r3, #20]
 80086cc:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 80086d2:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	691b      	ldr	r3, [r3, #16]
 80086d8:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 80086de:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	699b      	ldr	r3, [r3, #24]
 80086e4:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 80086ea:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f0:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 80086f6:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086fc:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8008702:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	430a      	orrs	r2, r1
 800870a:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	2b10      	cmp	r3, #16
 8008712:	d112      	bne.n	800873a <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	7f1b      	ldrb	r3, [r3, #28]
 8008718:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	7f5b      	ldrb	r3, [r3, #29]
 800871e:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8008720:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	7f9b      	ldrb	r3, [r3, #30]
 8008726:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8008728:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	7fdb      	ldrb	r3, [r3, #31]
 8008730:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8008736:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8008738:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68da      	ldr	r2, [r3, #12]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f042 021e 	orr.w	r2, r2, #30
 8008748:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2201      	movs	r2, #1
 8008754:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3708      	adds	r7, #8
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop
 8008764:	ffe0f007 	.word	0xffe0f007

08008768 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b086      	sub	sp, #24
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008770:	2300      	movs	r3, #0
 8008772:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008774:	f7ff faee 	bl	8007d54 <HAL_GetTick>
 8008778:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d101      	bne.n	8008784 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	e099      	b.n	80088b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2202      	movs	r2, #2
 8008788:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2200      	movs	r2, #0
 8008790:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f022 0201 	bic.w	r2, r2, #1
 80087a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80087a4:	e00f      	b.n	80087c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80087a6:	f7ff fad5 	bl	8007d54 <HAL_GetTick>
 80087aa:	4602      	mov	r2, r0
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	1ad3      	subs	r3, r2, r3
 80087b0:	2b05      	cmp	r3, #5
 80087b2:	d908      	bls.n	80087c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2220      	movs	r2, #32
 80087b8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2203      	movs	r2, #3
 80087be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80087c2:	2303      	movs	r3, #3
 80087c4:	e078      	b.n	80088b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 0301 	and.w	r3, r3, #1
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e8      	bne.n	80087a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80087dc:	697a      	ldr	r2, [r7, #20]
 80087de:	4b38      	ldr	r3, [pc, #224]	@ (80088c0 <HAL_DMA_Init+0x158>)
 80087e0:	4013      	ands	r3, r2
 80087e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80087f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	691b      	ldr	r3, [r3, #16]
 80087f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80087fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	699b      	ldr	r3, [r3, #24]
 8008804:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800880a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a1b      	ldr	r3, [r3, #32]
 8008810:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008812:	697a      	ldr	r2, [r7, #20]
 8008814:	4313      	orrs	r3, r2
 8008816:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800881c:	2b04      	cmp	r3, #4
 800881e:	d107      	bne.n	8008830 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008828:	4313      	orrs	r3, r2
 800882a:	697a      	ldr	r2, [r7, #20]
 800882c:	4313      	orrs	r3, r2
 800882e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	697a      	ldr	r2, [r7, #20]
 8008836:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	695b      	ldr	r3, [r3, #20]
 800883e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	f023 0307 	bic.w	r3, r3, #7
 8008846:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800884c:	697a      	ldr	r2, [r7, #20]
 800884e:	4313      	orrs	r3, r2
 8008850:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008856:	2b04      	cmp	r3, #4
 8008858:	d117      	bne.n	800888a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885e:	697a      	ldr	r2, [r7, #20]
 8008860:	4313      	orrs	r3, r2
 8008862:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00e      	beq.n	800888a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f000 fb73 	bl	8008f58 <DMA_CheckFifoParam>
 8008872:	4603      	mov	r3, r0
 8008874:	2b00      	cmp	r3, #0
 8008876:	d008      	beq.n	800888a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2240      	movs	r2, #64	@ 0x40
 800887c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2201      	movs	r2, #1
 8008882:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8008886:	2301      	movs	r3, #1
 8008888:	e016      	b.n	80088b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	697a      	ldr	r2, [r7, #20]
 8008890:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 fb2a 	bl	8008eec <DMA_CalcBaseAndBitshift>
 8008898:	4603      	mov	r3, r0
 800889a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80088a0:	223f      	movs	r2, #63	@ 0x3f
 80088a2:	409a      	lsls	r2, r3
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2201      	movs	r2, #1
 80088b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80088b6:	2300      	movs	r3, #0
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3718      	adds	r7, #24
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}
 80088c0:	f010803f 	.word	0xf010803f

080088c4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d101      	bne.n	80088d6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80088d2:	2301      	movs	r3, #1
 80088d4:	e050      	b.n	8008978 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	2b02      	cmp	r3, #2
 80088e0:	d101      	bne.n	80088e6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80088e2:	2302      	movs	r3, #2
 80088e4:	e048      	b.n	8008978 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f022 0201 	bic.w	r2, r2, #1
 80088f4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2200      	movs	r2, #0
 80088fc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2200      	movs	r2, #0
 8008904:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2200      	movs	r2, #0
 800890c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2200      	movs	r2, #0
 8008914:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2200      	movs	r2, #0
 800891c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2221      	movs	r2, #33	@ 0x21
 8008924:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 fae0 	bl	8008eec <DMA_CalcBaseAndBitshift>
 800892c:	4603      	mov	r3, r0
 800892e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008934:	223f      	movs	r2, #63	@ 0x3f
 8008936:	409a      	lsls	r2, r3
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2200      	movs	r2, #0
 8008940:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2200      	movs	r2, #0
 8008946:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2200      	movs	r2, #0
 800895e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2200      	movs	r2, #0
 8008964:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2200      	movs	r2, #0
 8008972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	3710      	adds	r7, #16
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b086      	sub	sp, #24
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	607a      	str	r2, [r7, #4]
 800898c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800898e:	2300      	movs	r3, #0
 8008990:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008996:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d101      	bne.n	80089a6 <HAL_DMA_Start_IT+0x26>
 80089a2:	2302      	movs	r3, #2
 80089a4:	e048      	b.n	8008a38 <HAL_DMA_Start_IT+0xb8>
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2201      	movs	r2, #1
 80089aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80089b4:	b2db      	uxtb	r3, r3
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d137      	bne.n	8008a2a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2202      	movs	r2, #2
 80089be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2200      	movs	r2, #0
 80089c6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	68b9      	ldr	r1, [r7, #8]
 80089ce:	68f8      	ldr	r0, [r7, #12]
 80089d0:	f000 fa5e 	bl	8008e90 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089d8:	223f      	movs	r2, #63	@ 0x3f
 80089da:	409a      	lsls	r2, r3
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f042 0216 	orr.w	r2, r2, #22
 80089ee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	695a      	ldr	r2, [r3, #20]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80089fe:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d007      	beq.n	8008a18 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f042 0208 	orr.w	r2, r2, #8
 8008a16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f042 0201 	orr.w	r2, r2, #1
 8008a26:	601a      	str	r2, [r3, #0]
 8008a28:	e005      	b.n	8008a36 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008a32:	2302      	movs	r3, #2
 8008a34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3718      	adds	r7, #24
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a4c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008a4e:	f7ff f981 	bl	8007d54 <HAL_GetTick>
 8008a52:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	2b02      	cmp	r3, #2
 8008a5e:	d008      	beq.n	8008a72 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2280      	movs	r2, #128	@ 0x80
 8008a64:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	e052      	b.n	8008b18 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f022 0216 	bic.w	r2, r2, #22
 8008a80:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	695a      	ldr	r2, [r3, #20]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a90:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d103      	bne.n	8008aa2 <HAL_DMA_Abort+0x62>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d007      	beq.n	8008ab2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f022 0208 	bic.w	r2, r2, #8
 8008ab0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f022 0201 	bic.w	r2, r2, #1
 8008ac0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008ac2:	e013      	b.n	8008aec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008ac4:	f7ff f946 	bl	8007d54 <HAL_GetTick>
 8008ac8:	4602      	mov	r2, r0
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	1ad3      	subs	r3, r2, r3
 8008ace:	2b05      	cmp	r3, #5
 8008ad0:	d90c      	bls.n	8008aec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2220      	movs	r2, #32
 8008ad6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2203      	movs	r2, #3
 8008adc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8008ae8:	2303      	movs	r3, #3
 8008aea:	e015      	b.n	8008b18 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f003 0301 	and.w	r3, r3, #1
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1e4      	bne.n	8008ac4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008afe:	223f      	movs	r2, #63	@ 0x3f
 8008b00:	409a      	lsls	r2, r3
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2201      	movs	r2, #1
 8008b0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8008b16:	2300      	movs	r3, #0
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	d004      	beq.n	8008b3e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2280      	movs	r2, #128	@ 0x80
 8008b38:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e00c      	b.n	8008b58 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2205      	movs	r2, #5
 8008b42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	681a      	ldr	r2, [r3, #0]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f022 0201 	bic.w	r2, r2, #1
 8008b54:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008b56:	2300      	movs	r3, #0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	370c      	adds	r7, #12
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b086      	sub	sp, #24
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8008b70:	4b8e      	ldr	r3, [pc, #568]	@ (8008dac <HAL_DMA_IRQHandler+0x248>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a8e      	ldr	r2, [pc, #568]	@ (8008db0 <HAL_DMA_IRQHandler+0x24c>)
 8008b76:	fba2 2303 	umull	r2, r3, r2, r3
 8008b7a:	0a9b      	lsrs	r3, r3, #10
 8008b7c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b82:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b8e:	2208      	movs	r2, #8
 8008b90:	409a      	lsls	r2, r3
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	4013      	ands	r3, r2
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d01a      	beq.n	8008bd0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f003 0304 	and.w	r3, r3, #4
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d013      	beq.n	8008bd0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	681a      	ldr	r2, [r3, #0]
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f022 0204 	bic.w	r2, r2, #4
 8008bb6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bbc:	2208      	movs	r2, #8
 8008bbe:	409a      	lsls	r2, r3
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bc8:	f043 0201 	orr.w	r2, r3, #1
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	409a      	lsls	r2, r3
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	4013      	ands	r3, r2
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d012      	beq.n	8008c06 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	695b      	ldr	r3, [r3, #20]
 8008be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00b      	beq.n	8008c06 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	409a      	lsls	r2, r3
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bfe:	f043 0202 	orr.w	r2, r3, #2
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c0a:	2204      	movs	r2, #4
 8008c0c:	409a      	lsls	r2, r3
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	4013      	ands	r3, r2
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d012      	beq.n	8008c3c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f003 0302 	and.w	r3, r3, #2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d00b      	beq.n	8008c3c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c28:	2204      	movs	r2, #4
 8008c2a:	409a      	lsls	r2, r3
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c34:	f043 0204 	orr.w	r2, r3, #4
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c40:	2210      	movs	r2, #16
 8008c42:	409a      	lsls	r2, r3
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	4013      	ands	r3, r2
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d043      	beq.n	8008cd4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f003 0308 	and.w	r3, r3, #8
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d03c      	beq.n	8008cd4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c5e:	2210      	movs	r2, #16
 8008c60:	409a      	lsls	r2, r3
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d018      	beq.n	8008ca6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d108      	bne.n	8008c94 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d024      	beq.n	8008cd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	4798      	blx	r3
 8008c92:	e01f      	b.n	8008cd4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d01b      	beq.n	8008cd4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	4798      	blx	r3
 8008ca4:	e016      	b.n	8008cd4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d107      	bne.n	8008cc4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681a      	ldr	r2, [r3, #0]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f022 0208 	bic.w	r2, r2, #8
 8008cc2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d003      	beq.n	8008cd4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cd8:	2220      	movs	r2, #32
 8008cda:	409a      	lsls	r2, r3
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	4013      	ands	r3, r2
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f000 808f 	beq.w	8008e04 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f003 0310 	and.w	r3, r3, #16
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	f000 8087 	beq.w	8008e04 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cfa:	2220      	movs	r2, #32
 8008cfc:	409a      	lsls	r2, r3
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	2b05      	cmp	r3, #5
 8008d0c:	d136      	bne.n	8008d7c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	681a      	ldr	r2, [r3, #0]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f022 0216 	bic.w	r2, r2, #22
 8008d1c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	695a      	ldr	r2, [r3, #20]
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d2c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d103      	bne.n	8008d3e <HAL_DMA_IRQHandler+0x1da>
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d007      	beq.n	8008d4e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f022 0208 	bic.w	r2, r2, #8
 8008d4c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d52:	223f      	movs	r2, #63	@ 0x3f
 8008d54:	409a      	lsls	r2, r3
 8008d56:	693b      	ldr	r3, [r7, #16]
 8008d58:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2200      	movs	r2, #0
 8008d66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d07e      	beq.n	8008e70 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	4798      	blx	r3
        }
        return;
 8008d7a:	e079      	b.n	8008e70 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d01d      	beq.n	8008dc6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d10d      	bne.n	8008db4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d031      	beq.n	8008e04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	4798      	blx	r3
 8008da8:	e02c      	b.n	8008e04 <HAL_DMA_IRQHandler+0x2a0>
 8008daa:	bf00      	nop
 8008dac:	20000008 	.word	0x20000008
 8008db0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d023      	beq.n	8008e04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	4798      	blx	r3
 8008dc4:	e01e      	b.n	8008e04 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d10f      	bne.n	8008df4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f022 0210 	bic.w	r2, r2, #16
 8008de2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2200      	movs	r2, #0
 8008df0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d003      	beq.n	8008e04 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d032      	beq.n	8008e72 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e10:	f003 0301 	and.w	r3, r3, #1
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d022      	beq.n	8008e5e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2205      	movs	r2, #5
 8008e1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f022 0201 	bic.w	r2, r2, #1
 8008e2e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	3301      	adds	r3, #1
 8008e34:	60bb      	str	r3, [r7, #8]
 8008e36:	697a      	ldr	r2, [r7, #20]
 8008e38:	429a      	cmp	r2, r3
 8008e3a:	d307      	bcc.n	8008e4c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f003 0301 	and.w	r3, r3, #1
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d1f2      	bne.n	8008e30 <HAL_DMA_IRQHandler+0x2cc>
 8008e4a:	e000      	b.n	8008e4e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008e4c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2201      	movs	r2, #1
 8008e52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2200      	movs	r2, #0
 8008e5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d005      	beq.n	8008e72 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	4798      	blx	r3
 8008e6e:	e000      	b.n	8008e72 <HAL_DMA_IRQHandler+0x30e>
        return;
 8008e70:	bf00      	nop
    }
  }
}
 8008e72:	3718      	adds	r7, #24
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b083      	sub	sp, #12
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	370c      	adds	r7, #12
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr

08008e90 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b085      	sub	sp, #20
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	607a      	str	r2, [r7, #4]
 8008e9c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	681a      	ldr	r2, [r3, #0]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008eac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	683a      	ldr	r2, [r7, #0]
 8008eb4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	2b40      	cmp	r3, #64	@ 0x40
 8008ebc:	d108      	bne.n	8008ed0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	68ba      	ldr	r2, [r7, #8]
 8008ecc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008ece:	e007      	b.n	8008ee0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	60da      	str	r2, [r3, #12]
}
 8008ee0:	bf00      	nop
 8008ee2:	3714      	adds	r7, #20
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	3b10      	subs	r3, #16
 8008efc:	4a13      	ldr	r2, [pc, #76]	@ (8008f4c <DMA_CalcBaseAndBitshift+0x60>)
 8008efe:	fba2 2303 	umull	r2, r3, r2, r3
 8008f02:	091b      	lsrs	r3, r3, #4
 8008f04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008f06:	4a12      	ldr	r2, [pc, #72]	@ (8008f50 <DMA_CalcBaseAndBitshift+0x64>)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	4413      	add	r3, r2
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	461a      	mov	r2, r3
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2b03      	cmp	r3, #3
 8008f18:	d908      	bls.n	8008f2c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	461a      	mov	r2, r3
 8008f20:	4b0c      	ldr	r3, [pc, #48]	@ (8008f54 <DMA_CalcBaseAndBitshift+0x68>)
 8008f22:	4013      	ands	r3, r2
 8008f24:	1d1a      	adds	r2, r3, #4
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	659a      	str	r2, [r3, #88]	@ 0x58
 8008f2a:	e006      	b.n	8008f3a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	461a      	mov	r2, r3
 8008f32:	4b08      	ldr	r3, [pc, #32]	@ (8008f54 <DMA_CalcBaseAndBitshift+0x68>)
 8008f34:	4013      	ands	r3, r2
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	aaaaaaab 	.word	0xaaaaaaab
 8008f50:	08024e2c 	.word	0x08024e2c
 8008f54:	fffffc00 	.word	0xfffffc00

08008f58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b085      	sub	sp, #20
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f60:	2300      	movs	r3, #0
 8008f62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	699b      	ldr	r3, [r3, #24]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d11f      	bne.n	8008fb2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	2b03      	cmp	r3, #3
 8008f76:	d856      	bhi.n	8009026 <DMA_CheckFifoParam+0xce>
 8008f78:	a201      	add	r2, pc, #4	@ (adr r2, 8008f80 <DMA_CheckFifoParam+0x28>)
 8008f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f7e:	bf00      	nop
 8008f80:	08008f91 	.word	0x08008f91
 8008f84:	08008fa3 	.word	0x08008fa3
 8008f88:	08008f91 	.word	0x08008f91
 8008f8c:	08009027 	.word	0x08009027
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d046      	beq.n	800902a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008fa0:	e043      	b.n	800902a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fa6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008faa:	d140      	bne.n	800902e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8008fac:	2301      	movs	r3, #1
 8008fae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008fb0:	e03d      	b.n	800902e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	699b      	ldr	r3, [r3, #24]
 8008fb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fba:	d121      	bne.n	8009000 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	2b03      	cmp	r3, #3
 8008fc0:	d837      	bhi.n	8009032 <DMA_CheckFifoParam+0xda>
 8008fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8008fc8 <DMA_CheckFifoParam+0x70>)
 8008fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc8:	08008fd9 	.word	0x08008fd9
 8008fcc:	08008fdf 	.word	0x08008fdf
 8008fd0:	08008fd9 	.word	0x08008fd9
 8008fd4:	08008ff1 	.word	0x08008ff1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	73fb      	strb	r3, [r7, #15]
      break;
 8008fdc:	e030      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fe2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d025      	beq.n	8009036 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8008fea:	2301      	movs	r3, #1
 8008fec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008fee:	e022      	b.n	8009036 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ff4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008ff8:	d11f      	bne.n	800903a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008ffe:	e01c      	b.n	800903a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	2b02      	cmp	r3, #2
 8009004:	d903      	bls.n	800900e <DMA_CheckFifoParam+0xb6>
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	2b03      	cmp	r3, #3
 800900a:	d003      	beq.n	8009014 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800900c:	e018      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	73fb      	strb	r3, [r7, #15]
      break;
 8009012:	e015      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009018:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800901c:	2b00      	cmp	r3, #0
 800901e:	d00e      	beq.n	800903e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	73fb      	strb	r3, [r7, #15]
      break;
 8009024:	e00b      	b.n	800903e <DMA_CheckFifoParam+0xe6>
      break;
 8009026:	bf00      	nop
 8009028:	e00a      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
      break;
 800902a:	bf00      	nop
 800902c:	e008      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
      break;
 800902e:	bf00      	nop
 8009030:	e006      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
      break;
 8009032:	bf00      	nop
 8009034:	e004      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
      break;
 8009036:	bf00      	nop
 8009038:	e002      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
      break;   
 800903a:	bf00      	nop
 800903c:	e000      	b.n	8009040 <DMA_CheckFifoParam+0xe8>
      break;
 800903e:	bf00      	nop
    }
  } 
  
  return status; 
 8009040:	7bfb      	ldrb	r3, [r7, #15]
}
 8009042:	4618      	mov	r0, r3
 8009044:	3714      	adds	r7, #20
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr
 800904e:	bf00      	nop

08009050 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b082      	sub	sp, #8
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d101      	bne.n	8009062 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800905e:	2301      	movs	r3, #1
 8009060:	e039      	b.n	80090d6 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8009068:	b2db      	uxtb	r3, r3
 800906a:	2b00      	cmp	r3, #0
 800906c:	d106      	bne.n	800907c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8009076:	6878      	ldr	r0, [r7, #4]
 8009078:	f7fa fd32 	bl	8003ae0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2202      	movs	r2, #2
 8009080:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	685a      	ldr	r2, [r3, #4]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	430a      	orrs	r2, r1
 8009098:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80090a0:	f023 0107 	bic.w	r1, r3, #7
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	689a      	ldr	r2, [r3, #8]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	430a      	orrs	r2, r1
 80090ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80090b6:	4b0a      	ldr	r3, [pc, #40]	@ (80090e0 <HAL_DMA2D_Init+0x90>)
 80090b8:	4013      	ands	r3, r2
 80090ba:	687a      	ldr	r2, [r7, #4]
 80090bc:	68d1      	ldr	r1, [r2, #12]
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	6812      	ldr	r2, [r2, #0]
 80090c2:	430b      	orrs	r3, r1
 80090c4:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2201      	movs	r2, #1
 80090d0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80090d4:	2300      	movs	r3, #0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3708      	adds	r7, #8
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
 80090de:	bf00      	nop
 80090e0:	ffffc000 	.word	0xffffc000

080090e4 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b086      	sub	sp, #24
 80090e8:	af02      	add	r7, sp, #8
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	607a      	str	r2, [r7, #4]
 80090f0:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80090f8:	2b01      	cmp	r3, #1
 80090fa:	d101      	bne.n	8009100 <HAL_DMA2D_Start+0x1c>
 80090fc:	2302      	movs	r3, #2
 80090fe:	e018      	b.n	8009132 <HAL_DMA2D_Start+0x4e>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2201      	movs	r2, #1
 8009104:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2202      	movs	r2, #2
 800910c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8009110:	69bb      	ldr	r3, [r7, #24]
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	68b9      	ldr	r1, [r7, #8]
 800911a:	68f8      	ldr	r0, [r7, #12]
 800911c:	f000 fa98 	bl	8009650 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f042 0201 	orr.w	r2, r2, #1
 800912e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009130:	2300      	movs	r3, #0
}
 8009132:	4618      	mov	r0, r3
 8009134:	3710      	adds	r7, #16
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b086      	sub	sp, #24
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
 8009142:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8009144:	2300      	movs	r3, #0
 8009146:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f003 0301 	and.w	r3, r3, #1
 8009152:	2b00      	cmp	r3, #0
 8009154:	d056      	beq.n	8009204 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8009156:	f7fe fdfd 	bl	8007d54 <HAL_GetTick>
 800915a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800915c:	e04b      	b.n	80091f6 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800916c:	2b00      	cmp	r3, #0
 800916e:	d023      	beq.n	80091b8 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f003 0320 	and.w	r3, r3, #32
 8009176:	2b00      	cmp	r3, #0
 8009178:	d005      	beq.n	8009186 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800917e:	f043 0202 	orr.w	r2, r3, #2
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	f003 0301 	and.w	r3, r3, #1
 800918c:	2b00      	cmp	r3, #0
 800918e:	d005      	beq.n	800919c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009194:	f043 0201 	orr.w	r2, r3, #1
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	2221      	movs	r2, #33	@ 0x21
 80091a2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2204      	movs	r2, #4
 80091a8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80091b4:	2301      	movs	r3, #1
 80091b6:	e0a5      	b.n	8009304 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091be:	d01a      	beq.n	80091f6 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80091c0:	f7fe fdc8 	bl	8007d54 <HAL_GetTick>
 80091c4:	4602      	mov	r2, r0
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	1ad3      	subs	r3, r2, r3
 80091ca:	683a      	ldr	r2, [r7, #0]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d302      	bcc.n	80091d6 <HAL_DMA2D_PollForTransfer+0x9c>
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d10f      	bne.n	80091f6 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091da:	f043 0220 	orr.w	r2, r3, #32
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2203      	movs	r2, #3
 80091e6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2200      	movs	r2, #0
 80091ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80091f2:	2303      	movs	r3, #3
 80091f4:	e086      	b.n	8009304 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	f003 0302 	and.w	r3, r3, #2
 8009200:	2b00      	cmp	r3, #0
 8009202:	d0ac      	beq.n	800915e <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	69db      	ldr	r3, [r3, #28]
 800920a:	f003 0320 	and.w	r3, r3, #32
 800920e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009216:	f003 0320 	and.w	r3, r3, #32
 800921a:	693a      	ldr	r2, [r7, #16]
 800921c:	4313      	orrs	r3, r2
 800921e:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d061      	beq.n	80092ea <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8009226:	f7fe fd95 	bl	8007d54 <HAL_GetTick>
 800922a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800922c:	e056      	b.n	80092dc <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 800923c:	2b00      	cmp	r3, #0
 800923e:	d02e      	beq.n	800929e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f003 0308 	and.w	r3, r3, #8
 8009246:	2b00      	cmp	r3, #0
 8009248:	d005      	beq.n	8009256 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800924e:	f043 0204 	orr.w	r2, r3, #4
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	f003 0320 	and.w	r3, r3, #32
 800925c:	2b00      	cmp	r3, #0
 800925e:	d005      	beq.n	800926c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009264:	f043 0202 	orr.w	r2, r3, #2
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f003 0301 	and.w	r3, r3, #1
 8009272:	2b00      	cmp	r3, #0
 8009274:	d005      	beq.n	8009282 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800927a:	f043 0201 	orr.w	r2, r3, #1
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2229      	movs	r2, #41	@ 0x29
 8009288:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2204      	movs	r2, #4
 800928e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 800929a:	2301      	movs	r3, #1
 800929c:	e032      	b.n	8009304 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800929e:	683b      	ldr	r3, [r7, #0]
 80092a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092a4:	d01a      	beq.n	80092dc <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80092a6:	f7fe fd55 	bl	8007d54 <HAL_GetTick>
 80092aa:	4602      	mov	r2, r0
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	683a      	ldr	r2, [r7, #0]
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d302      	bcc.n	80092bc <HAL_DMA2D_PollForTransfer+0x182>
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d10f      	bne.n	80092dc <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c0:	f043 0220 	orr.w	r2, r3, #32
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2203      	movs	r2, #3
 80092cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 80092d8:	2303      	movs	r3, #3
 80092da:	e013      	b.n	8009304 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	f003 0310 	and.w	r3, r3, #16
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d0a1      	beq.n	800922e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	2212      	movs	r2, #18
 80092f0:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2201      	movs	r2, #1
 80092f6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8009302:	2300      	movs	r3, #0
}
 8009304:	4618      	mov	r0, r3
 8009306:	3718      	adds	r7, #24
 8009308:	46bd      	mov	sp, r7
 800930a:	bd80      	pop	{r7, pc}

0800930c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f003 0301 	and.w	r3, r3, #1
 800932a:	2b00      	cmp	r3, #0
 800932c:	d026      	beq.n	800937c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009334:	2b00      	cmp	r3, #0
 8009336:	d021      	beq.n	800937c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009346:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800934c:	f043 0201 	orr.w	r2, r3, #1
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2201      	movs	r2, #1
 800935a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2204      	movs	r2, #4
 8009360:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	695b      	ldr	r3, [r3, #20]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d003      	beq.n	800937c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	695b      	ldr	r3, [r3, #20]
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f003 0320 	and.w	r3, r3, #32
 8009382:	2b00      	cmp	r3, #0
 8009384:	d026      	beq.n	80093d4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800938c:	2b00      	cmp	r3, #0
 800938e:	d021      	beq.n	80093d4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800939e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	2220      	movs	r2, #32
 80093a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ac:	f043 0202 	orr.w	r2, r3, #2
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2204      	movs	r2, #4
 80093b8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	695b      	ldr	r3, [r3, #20]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d003      	beq.n	80093d4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	695b      	ldr	r3, [r3, #20]
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f003 0308 	and.w	r3, r3, #8
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d026      	beq.n	800942c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d021      	beq.n	800942c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	681a      	ldr	r2, [r3, #0]
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80093f6:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2208      	movs	r2, #8
 80093fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009404:	f043 0204 	orr.w	r2, r3, #4
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2204      	movs	r2, #4
 8009410:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	695b      	ldr	r3, [r3, #20]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d003      	beq.n	800942c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	695b      	ldr	r3, [r3, #20]
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f003 0304 	and.w	r3, r3, #4
 8009432:	2b00      	cmp	r3, #0
 8009434:	d013      	beq.n	800945e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800943c:	2b00      	cmp	r3, #0
 800943e:	d00e      	beq.n	800945e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800944e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	2204      	movs	r2, #4
 8009456:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 f853 	bl	8009504 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f003 0302 	and.w	r3, r3, #2
 8009464:	2b00      	cmp	r3, #0
 8009466:	d024      	beq.n	80094b2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800946e:	2b00      	cmp	r3, #0
 8009470:	d01f      	beq.n	80094b2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	681a      	ldr	r2, [r3, #0]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8009480:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	2202      	movs	r2, #2
 8009488:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2201      	movs	r2, #1
 8009496:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2200      	movs	r2, #0
 800949e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	691b      	ldr	r3, [r3, #16]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d003      	beq.n	80094b2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	691b      	ldr	r3, [r3, #16]
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f003 0310 	and.w	r3, r3, #16
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d01f      	beq.n	80094fc <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d01a      	beq.n	80094fc <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	681a      	ldr	r2, [r3, #0]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80094d4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	2210      	movs	r2, #16
 80094dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2201      	movs	r2, #1
 80094ea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2200      	movs	r2, #0
 80094f2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	f000 f80e 	bl	8009518 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80094fc:	bf00      	nop
 80094fe:	3710      	adds	r7, #16
 8009500:	46bd      	mov	sp, r7
 8009502:	bd80      	pop	{r7, pc}

08009504 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8009504:	b480      	push	{r7}
 8009506:	b083      	sub	sp, #12
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800950c:	bf00      	nop
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8009518:	b480      	push	{r7}
 800951a:	b083      	sub	sp, #12
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8009520:	bf00      	nop
 8009522:	370c      	adds	r7, #12
 8009524:	46bd      	mov	sp, r7
 8009526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952a:	4770      	bx	lr

0800952c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800952c:	b480      	push	{r7}
 800952e:	b087      	sub	sp, #28
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
 8009534:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009544:	2b01      	cmp	r3, #1
 8009546:	d101      	bne.n	800954c <HAL_DMA2D_ConfigLayer+0x20>
 8009548:	2302      	movs	r3, #2
 800954a:	e079      	b.n	8009640 <HAL_DMA2D_ConfigLayer+0x114>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2202      	movs	r2, #2
 8009558:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	011b      	lsls	r3, r3, #4
 8009560:	3318      	adds	r3, #24
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	4413      	add	r3, r2
 8009566:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	685a      	ldr	r2, [r3, #4]
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	041b      	lsls	r3, r3, #16
 8009572:	4313      	orrs	r3, r2
 8009574:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8009576:	4b35      	ldr	r3, [pc, #212]	@ (800964c <HAL_DMA2D_ConfigLayer+0x120>)
 8009578:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	685b      	ldr	r3, [r3, #4]
 800957e:	2b0a      	cmp	r3, #10
 8009580:	d003      	beq.n	800958a <HAL_DMA2D_ConfigLayer+0x5e>
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	2b09      	cmp	r3, #9
 8009588:	d107      	bne.n	800959a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	68db      	ldr	r3, [r3, #12]
 800958e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8009592:	697a      	ldr	r2, [r7, #20]
 8009594:	4313      	orrs	r3, r2
 8009596:	617b      	str	r3, [r7, #20]
 8009598:	e005      	b.n	80095a6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	68db      	ldr	r3, [r3, #12]
 800959e:	061b      	lsls	r3, r3, #24
 80095a0:	697a      	ldr	r2, [r7, #20]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d120      	bne.n	80095ee <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	43db      	mvns	r3, r3
 80095b6:	ea02 0103 	and.w	r1, r2, r3
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	430a      	orrs	r2, r1
 80095c2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	693a      	ldr	r2, [r7, #16]
 80095ca:	6812      	ldr	r2, [r2, #0]
 80095cc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	685b      	ldr	r3, [r3, #4]
 80095d2:	2b0a      	cmp	r3, #10
 80095d4:	d003      	beq.n	80095de <HAL_DMA2D_ConfigLayer+0xb2>
 80095d6:	693b      	ldr	r3, [r7, #16]
 80095d8:	685b      	ldr	r3, [r3, #4]
 80095da:	2b09      	cmp	r3, #9
 80095dc:	d127      	bne.n	800962e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	68da      	ldr	r2, [r3, #12]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80095ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80095ec:	e01f      	b.n	800962e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	69da      	ldr	r2, [r3, #28]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	43db      	mvns	r3, r3
 80095f8:	ea02 0103 	and.w	r1, r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	697a      	ldr	r2, [r7, #20]
 8009602:	430a      	orrs	r2, r1
 8009604:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	693a      	ldr	r2, [r7, #16]
 800960c:	6812      	ldr	r2, [r2, #0]
 800960e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	2b0a      	cmp	r3, #10
 8009616:	d003      	beq.n	8009620 <HAL_DMA2D_ConfigLayer+0xf4>
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	2b09      	cmp	r3, #9
 800961e:	d106      	bne.n	800962e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	68da      	ldr	r2, [r3, #12]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800962c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2201      	movs	r2, #1
 8009632:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800963e:	2300      	movs	r3, #0
}
 8009640:	4618      	mov	r0, r3
 8009642:	371c      	adds	r7, #28
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr
 800964c:	ff03000f 	.word	0xff03000f

08009650 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8009650:	b480      	push	{r7}
 8009652:	b08b      	sub	sp, #44	@ 0x2c
 8009654:	af00      	add	r7, sp, #0
 8009656:	60f8      	str	r0, [r7, #12]
 8009658:	60b9      	str	r1, [r7, #8]
 800965a:	607a      	str	r2, [r7, #4]
 800965c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009664:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	041a      	lsls	r2, r3, #16
 800966c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966e:	431a      	orrs	r2, r3
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	430a      	orrs	r2, r1
 8009676:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009688:	d174      	bne.n	8009774 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8009690:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009698:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80096a0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	689b      	ldr	r3, [r3, #8]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d108      	bne.n	80096c2 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80096b0:	69ba      	ldr	r2, [r7, #24]
 80096b2:	69fb      	ldr	r3, [r7, #28]
 80096b4:	431a      	orrs	r2, r3
 80096b6:	6a3b      	ldr	r3, [r7, #32]
 80096b8:	4313      	orrs	r3, r2
 80096ba:	697a      	ldr	r2, [r7, #20]
 80096bc:	4313      	orrs	r3, r2
 80096be:	627b      	str	r3, [r7, #36]	@ 0x24
 80096c0:	e053      	b.n	800976a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	2b01      	cmp	r3, #1
 80096c8:	d106      	bne.n	80096d8 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80096ca:	69ba      	ldr	r2, [r7, #24]
 80096cc:	69fb      	ldr	r3, [r7, #28]
 80096ce:	4313      	orrs	r3, r2
 80096d0:	697a      	ldr	r2, [r7, #20]
 80096d2:	4313      	orrs	r3, r2
 80096d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80096d6:	e048      	b.n	800976a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	2b02      	cmp	r3, #2
 80096de:	d111      	bne.n	8009704 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	0cdb      	lsrs	r3, r3, #19
 80096e4:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	0a9b      	lsrs	r3, r3, #10
 80096ea:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	08db      	lsrs	r3, r3, #3
 80096f0:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80096f2:	69bb      	ldr	r3, [r7, #24]
 80096f4:	015a      	lsls	r2, r3, #5
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	02db      	lsls	r3, r3, #11
 80096fa:	4313      	orrs	r3, r2
 80096fc:	697a      	ldr	r2, [r7, #20]
 80096fe:	4313      	orrs	r3, r2
 8009700:	627b      	str	r3, [r7, #36]	@ 0x24
 8009702:	e032      	b.n	800976a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	2b03      	cmp	r3, #3
 800970a:	d117      	bne.n	800973c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800970c:	6a3b      	ldr	r3, [r7, #32]
 800970e:	0fdb      	lsrs	r3, r3, #31
 8009710:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8009712:	69fb      	ldr	r3, [r7, #28]
 8009714:	0cdb      	lsrs	r3, r3, #19
 8009716:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	0adb      	lsrs	r3, r3, #11
 800971c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	08db      	lsrs	r3, r3, #3
 8009722:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8009724:	69bb      	ldr	r3, [r7, #24]
 8009726:	015a      	lsls	r2, r3, #5
 8009728:	69fb      	ldr	r3, [r7, #28]
 800972a:	029b      	lsls	r3, r3, #10
 800972c:	431a      	orrs	r2, r3
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	03db      	lsls	r3, r3, #15
 8009732:	4313      	orrs	r3, r2
 8009734:	697a      	ldr	r2, [r7, #20]
 8009736:	4313      	orrs	r3, r2
 8009738:	627b      	str	r3, [r7, #36]	@ 0x24
 800973a:	e016      	b.n	800976a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800973c:	6a3b      	ldr	r3, [r7, #32]
 800973e:	0f1b      	lsrs	r3, r3, #28
 8009740:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	0d1b      	lsrs	r3, r3, #20
 8009746:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	0b1b      	lsrs	r3, r3, #12
 800974c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	091b      	lsrs	r3, r3, #4
 8009752:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	011a      	lsls	r2, r3, #4
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	021b      	lsls	r3, r3, #8
 800975c:	431a      	orrs	r2, r3
 800975e:	6a3b      	ldr	r3, [r7, #32]
 8009760:	031b      	lsls	r3, r3, #12
 8009762:	4313      	orrs	r3, r2
 8009764:	697a      	ldr	r2, [r7, #20]
 8009766:	4313      	orrs	r3, r2
 8009768:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009770:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8009772:	e003      	b.n	800977c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	68ba      	ldr	r2, [r7, #8]
 800977a:	60da      	str	r2, [r3, #12]
}
 800977c:	bf00      	nop
 800977e:	372c      	adds	r7, #44	@ 0x2c
 8009780:	46bd      	mov	sp, r7
 8009782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009786:	4770      	bx	lr

08009788 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d101      	bne.n	800979a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8009796:	2301      	movs	r3, #1
 8009798:	e06a      	b.n	8009870 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d106      	bne.n	80097b2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2223      	movs	r2, #35	@ 0x23
 80097a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f7fa f9bd 	bl	8003b2c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80097b2:	4b31      	ldr	r3, [pc, #196]	@ (8009878 <HAL_ETH_Init+0xf0>)
 80097b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097b6:	4a30      	ldr	r2, [pc, #192]	@ (8009878 <HAL_ETH_Init+0xf0>)
 80097b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80097bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80097be:	4b2e      	ldr	r3, [pc, #184]	@ (8009878 <HAL_ETH_Init+0xf0>)
 80097c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097c6:	60bb      	str	r3, [r7, #8]
 80097c8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80097ca:	4b2c      	ldr	r3, [pc, #176]	@ (800987c <HAL_ETH_Init+0xf4>)
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	4a2b      	ldr	r2, [pc, #172]	@ (800987c <HAL_ETH_Init+0xf4>)
 80097d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80097d4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80097d6:	4b29      	ldr	r3, [pc, #164]	@ (800987c <HAL_ETH_Init+0xf4>)
 80097d8:	685a      	ldr	r2, [r3, #4]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	4927      	ldr	r1, [pc, #156]	@ (800987c <HAL_ETH_Init+0xf4>)
 80097e0:	4313      	orrs	r3, r2
 80097e2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80097e4:	4b25      	ldr	r3, [pc, #148]	@ (800987c <HAL_ETH_Init+0xf4>)
 80097e6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	6812      	ldr	r2, [r2, #0]
 80097f6:	f043 0301 	orr.w	r3, r3, #1
 80097fa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80097fe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009800:	f7fe faa8 	bl	8007d54 <HAL_GetTick>
 8009804:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8009806:	e011      	b.n	800982c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8009808:	f7fe faa4 	bl	8007d54 <HAL_GetTick>
 800980c:	4602      	mov	r2, r0
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	1ad3      	subs	r3, r2, r3
 8009812:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8009816:	d909      	bls.n	800982c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2204      	movs	r2, #4
 800981c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	22e0      	movs	r2, #224	@ 0xe0
 8009824:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8009828:	2301      	movs	r3, #1
 800982a:	e021      	b.n	8009870 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f003 0301 	and.w	r3, r3, #1
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1e4      	bne.n	8009808 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f958 	bl	8009af4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8009844:	6878      	ldr	r0, [r7, #4]
 8009846:	f000 f9ff 	bl	8009c48 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f000 fa55 	bl	8009cfa <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	685b      	ldr	r3, [r3, #4]
 8009854:	461a      	mov	r2, r3
 8009856:	2100      	movs	r1, #0
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 f9bd 	bl	8009bd8 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2200      	movs	r2, #0
 8009862:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2210      	movs	r2, #16
 800986a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	40023800 	.word	0x40023800
 800987c:	40013800 	.word	0x40013800

08009880 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b084      	sub	sp, #16
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8009892:	68fa      	ldr	r2, [r7, #12]
 8009894:	4b51      	ldr	r3, [pc, #324]	@ (80099dc <ETH_SetMACConfig+0x15c>)
 8009896:	4013      	ands	r3, r2
 8009898:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	7c1b      	ldrb	r3, [r3, #16]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d102      	bne.n	80098a8 <ETH_SetMACConfig+0x28>
 80098a2:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80098a6:	e000      	b.n	80098aa <ETH_SetMACConfig+0x2a>
 80098a8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80098aa:	683b      	ldr	r3, [r7, #0]
 80098ac:	7c5b      	ldrb	r3, [r3, #17]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d102      	bne.n	80098b8 <ETH_SetMACConfig+0x38>
 80098b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80098b6:	e000      	b.n	80098ba <ETH_SetMACConfig+0x3a>
 80098b8:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80098ba:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80098c0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	7fdb      	ldrb	r3, [r3, #31]
 80098c6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80098c8:	431a      	orrs	r2, r3
                        macconf->Speed |
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80098ce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80098d0:	683a      	ldr	r2, [r7, #0]
 80098d2:	7f92      	ldrb	r2, [r2, #30]
 80098d4:	2a00      	cmp	r2, #0
 80098d6:	d102      	bne.n	80098de <ETH_SetMACConfig+0x5e>
 80098d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80098dc:	e000      	b.n	80098e0 <ETH_SetMACConfig+0x60>
 80098de:	2200      	movs	r2, #0
                        macconf->Speed |
 80098e0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	7f1b      	ldrb	r3, [r3, #28]
 80098e6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80098e8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80098ee:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	791b      	ldrb	r3, [r3, #4]
 80098f4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80098f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80098f8:	683a      	ldr	r2, [r7, #0]
 80098fa:	f892 2020 	ldrb.w	r2, [r2, #32]
 80098fe:	2a00      	cmp	r2, #0
 8009900:	d102      	bne.n	8009908 <ETH_SetMACConfig+0x88>
 8009902:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009906:	e000      	b.n	800990a <ETH_SetMACConfig+0x8a>
 8009908:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800990a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	7bdb      	ldrb	r3, [r3, #15]
 8009910:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8009912:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8009918:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009920:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8009922:	4313      	orrs	r3, r2
 8009924:	68fa      	ldr	r2, [r7, #12]
 8009926:	4313      	orrs	r3, r2
 8009928:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	68fa      	ldr	r2, [r7, #12]
 8009930:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800993a:	2001      	movs	r0, #1
 800993c:	f7fe fa16 	bl	8007d6c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	699b      	ldr	r3, [r3, #24]
 800994e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8009950:	68fa      	ldr	r2, [r7, #12]
 8009952:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8009956:	4013      	ands	r3, r2
 8009958:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800995e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8009960:	683a      	ldr	r2, [r7, #0]
 8009962:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8009966:	2a00      	cmp	r2, #0
 8009968:	d101      	bne.n	800996e <ETH_SetMACConfig+0xee>
 800996a:	2280      	movs	r2, #128	@ 0x80
 800996c:	e000      	b.n	8009970 <ETH_SetMACConfig+0xf0>
 800996e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8009970:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8009976:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8009978:	683a      	ldr	r2, [r7, #0]
 800997a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800997e:	2a01      	cmp	r2, #1
 8009980:	d101      	bne.n	8009986 <ETH_SetMACConfig+0x106>
 8009982:	2208      	movs	r2, #8
 8009984:	e000      	b.n	8009988 <ETH_SetMACConfig+0x108>
 8009986:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8009988:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800998a:	683a      	ldr	r2, [r7, #0]
 800998c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8009990:	2a01      	cmp	r2, #1
 8009992:	d101      	bne.n	8009998 <ETH_SetMACConfig+0x118>
 8009994:	2204      	movs	r2, #4
 8009996:	e000      	b.n	800999a <ETH_SetMACConfig+0x11a>
 8009998:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800999a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800999c:	683a      	ldr	r2, [r7, #0]
 800999e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80099a2:	2a01      	cmp	r2, #1
 80099a4:	d101      	bne.n	80099aa <ETH_SetMACConfig+0x12a>
 80099a6:	2202      	movs	r2, #2
 80099a8:	e000      	b.n	80099ac <ETH_SetMACConfig+0x12c>
 80099aa:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80099ac:	4313      	orrs	r3, r2
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	4313      	orrs	r3, r2
 80099b2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	68fa      	ldr	r2, [r7, #12]
 80099ba:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	699b      	ldr	r3, [r3, #24]
 80099c2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80099c4:	2001      	movs	r0, #1
 80099c6:	f7fe f9d1 	bl	8007d6c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	68fa      	ldr	r2, [r7, #12]
 80099d0:	619a      	str	r2, [r3, #24]
}
 80099d2:	bf00      	nop
 80099d4:	3710      	adds	r7, #16
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bd80      	pop	{r7, pc}
 80099da:	bf00      	nop
 80099dc:	ff20810f 	.word	0xff20810f

080099e0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b084      	sub	sp, #16
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80099f2:	699b      	ldr	r3, [r3, #24]
 80099f4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80099f6:	68fa      	ldr	r2, [r7, #12]
 80099f8:	4b3d      	ldr	r3, [pc, #244]	@ (8009af0 <ETH_SetDMAConfig+0x110>)
 80099fa:	4013      	ands	r3, r2
 80099fc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	7b1b      	ldrb	r3, [r3, #12]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d102      	bne.n	8009a0c <ETH_SetDMAConfig+0x2c>
 8009a06:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8009a0a:	e000      	b.n	8009a0e <ETH_SetDMAConfig+0x2e>
 8009a0c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	7b5b      	ldrb	r3, [r3, #13]
 8009a12:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8009a14:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	7f52      	ldrb	r2, [r2, #29]
 8009a1a:	2a00      	cmp	r2, #0
 8009a1c:	d102      	bne.n	8009a24 <ETH_SetDMAConfig+0x44>
 8009a1e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009a22:	e000      	b.n	8009a26 <ETH_SetDMAConfig+0x46>
 8009a24:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8009a26:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	7b9b      	ldrb	r3, [r3, #14]
 8009a2c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8009a2e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8009a34:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	7f1b      	ldrb	r3, [r3, #28]
 8009a3a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8009a3c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	7f9b      	ldrb	r3, [r3, #30]
 8009a42:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8009a44:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8009a4a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009a52:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8009a54:	4313      	orrs	r3, r2
 8009a56:	68fa      	ldr	r2, [r7, #12]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a64:	461a      	mov	r2, r3
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a72:	699b      	ldr	r3, [r3, #24]
 8009a74:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8009a76:	2001      	movs	r0, #1
 8009a78:	f7fe f978 	bl	8007d6c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009a84:	461a      	mov	r2, r3
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	791b      	ldrb	r3, [r3, #4]
 8009a8e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8009a94:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8009a9a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8009aa0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009aa8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8009aaa:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ab0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8009ab2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8009ab8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8009aba:	687a      	ldr	r2, [r7, #4]
 8009abc:	6812      	ldr	r2, [r2, #0]
 8009abe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009ac2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8009ac6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8009ad4:	2001      	movs	r0, #1
 8009ad6:	f7fe f949 	bl	8007d6c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6013      	str	r3, [r2, #0]
}
 8009ae8:	bf00      	nop
 8009aea:	3710      	adds	r7, #16
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}
 8009af0:	f8de3f23 	.word	0xf8de3f23

08009af4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b0a6      	sub	sp, #152	@ 0x98
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8009afc:	2301      	movs	r3, #1
 8009afe:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8009b02:	2301      	movs	r3, #1
 8009b04:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8009b08:	2300      	movs	r3, #0
 8009b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8009b12:	2301      	movs	r3, #1
 8009b14:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8009b24:	2300      	movs	r3, #0
 8009b26:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8009b30:	2300      	movs	r3, #0
 8009b32:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8009b34:	2300      	movs	r3, #0
 8009b36:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8009b44:	2300      	movs	r3, #0
 8009b46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8009b50:	2300      	movs	r3, #0
 8009b52:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8009b56:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009b5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8009b5c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8009b62:	2300      	movs	r3, #0
 8009b64:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8009b68:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f7ff fe86 	bl	8009880 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8009b74:	2301      	movs	r3, #1
 8009b76:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8009b82:	2301      	movs	r3, #1
 8009b84:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8009b86:	2300      	movs	r3, #0
 8009b88:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8009b90:	2300      	movs	r3, #0
 8009b92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8009b96:	2300      	movs	r3, #0
 8009b98:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8009ba4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009ba8:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8009baa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8009bae:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8009bb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009bb4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8009bc4:	f107 0308 	add.w	r3, r7, #8
 8009bc8:	4619      	mov	r1, r3
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f7ff ff08 	bl	80099e0 <ETH_SetDMAConfig>
}
 8009bd0:	bf00      	nop
 8009bd2:	3798      	adds	r7, #152	@ 0x98
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b087      	sub	sp, #28
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	60f8      	str	r0, [r7, #12]
 8009be0:	60b9      	str	r1, [r7, #8]
 8009be2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	3305      	adds	r3, #5
 8009be8:	781b      	ldrb	r3, [r3, #0]
 8009bea:	021b      	lsls	r3, r3, #8
 8009bec:	687a      	ldr	r2, [r7, #4]
 8009bee:	3204      	adds	r2, #4
 8009bf0:	7812      	ldrb	r2, [r2, #0]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8009bf6:	68ba      	ldr	r2, [r7, #8]
 8009bf8:	4b11      	ldr	r3, [pc, #68]	@ (8009c40 <ETH_MACAddressConfig+0x68>)
 8009bfa:	4413      	add	r3, r2
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	3303      	adds	r3, #3
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	061a      	lsls	r2, r3, #24
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	3302      	adds	r3, #2
 8009c0e:	781b      	ldrb	r3, [r3, #0]
 8009c10:	041b      	lsls	r3, r3, #16
 8009c12:	431a      	orrs	r2, r3
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	3301      	adds	r3, #1
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	021b      	lsls	r3, r3, #8
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	7812      	ldrb	r2, [r2, #0]
 8009c22:	4313      	orrs	r3, r2
 8009c24:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8009c26:	68ba      	ldr	r2, [r7, #8]
 8009c28:	4b06      	ldr	r3, [pc, #24]	@ (8009c44 <ETH_MACAddressConfig+0x6c>)
 8009c2a:	4413      	add	r3, r2
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	6013      	str	r3, [r2, #0]
}
 8009c32:	bf00      	nop
 8009c34:	371c      	adds	r7, #28
 8009c36:	46bd      	mov	sp, r7
 8009c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3c:	4770      	bx	lr
 8009c3e:	bf00      	nop
 8009c40:	40028040 	.word	0x40028040
 8009c44:	40028044 	.word	0x40028044

08009c48 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b085      	sub	sp, #20
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8009c50:	2300      	movs	r3, #0
 8009c52:	60fb      	str	r3, [r7, #12]
 8009c54:	e03e      	b.n	8009cd4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	68d9      	ldr	r1, [r3, #12]
 8009c5a:	68fa      	ldr	r2, [r7, #12]
 8009c5c:	4613      	mov	r3, r2
 8009c5e:	009b      	lsls	r3, r3, #2
 8009c60:	4413      	add	r3, r2
 8009c62:	00db      	lsls	r3, r3, #3
 8009c64:	440b      	add	r3, r1
 8009c66:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	2200      	movs	r2, #0
 8009c72:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	2200      	movs	r2, #0
 8009c78:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8009c80:	68b9      	ldr	r1, [r7, #8]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	68fa      	ldr	r2, [r7, #12]
 8009c86:	3206      	adds	r2, #6
 8009c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	2b02      	cmp	r3, #2
 8009c9c:	d80c      	bhi.n	8009cb8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	68d9      	ldr	r1, [r3, #12]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	1c5a      	adds	r2, r3, #1
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	4413      	add	r3, r2
 8009cac:	00db      	lsls	r3, r3, #3
 8009cae:	440b      	add	r3, r1
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	60da      	str	r2, [r3, #12]
 8009cb6:	e004      	b.n	8009cc2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	68db      	ldr	r3, [r3, #12]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	3301      	adds	r3, #1
 8009cd2:	60fb      	str	r3, [r7, #12]
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2b03      	cmp	r3, #3
 8009cd8:	d9bd      	bls.n	8009c56 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2200      	movs	r2, #0
 8009cde:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	68da      	ldr	r2, [r3, #12]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009cec:	611a      	str	r2, [r3, #16]
}
 8009cee:	bf00      	nop
 8009cf0:	3714      	adds	r7, #20
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8009cfa:	b480      	push	{r7}
 8009cfc:	b085      	sub	sp, #20
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8009d02:	2300      	movs	r3, #0
 8009d04:	60fb      	str	r3, [r7, #12]
 8009d06:	e046      	b.n	8009d96 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6919      	ldr	r1, [r3, #16]
 8009d0c:	68fa      	ldr	r2, [r7, #12]
 8009d0e:	4613      	mov	r3, r2
 8009d10:	009b      	lsls	r3, r3, #2
 8009d12:	4413      	add	r3, r2
 8009d14:	00db      	lsls	r3, r3, #3
 8009d16:	440b      	add	r3, r1
 8009d18:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	2200      	movs	r2, #0
 8009d24:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8009d2c:	68bb      	ldr	r3, [r7, #8]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	2200      	movs	r2, #0
 8009d36:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009d44:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	f244 52f8 	movw	r2, #17912	@ 0x45f8
 8009d4c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	685b      	ldr	r3, [r3, #4]
 8009d52:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8009d5a:	68b9      	ldr	r1, [r7, #8]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	68fa      	ldr	r2, [r7, #12]
 8009d60:	3212      	adds	r2, #18
 8009d62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2b02      	cmp	r3, #2
 8009d6a:	d80c      	bhi.n	8009d86 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6919      	ldr	r1, [r3, #16]
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	1c5a      	adds	r2, r3, #1
 8009d74:	4613      	mov	r3, r2
 8009d76:	009b      	lsls	r3, r3, #2
 8009d78:	4413      	add	r3, r2
 8009d7a:	00db      	lsls	r3, r3, #3
 8009d7c:	440b      	add	r3, r1
 8009d7e:	461a      	mov	r2, r3
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	60da      	str	r2, [r3, #12]
 8009d84:	e004      	b.n	8009d90 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	691b      	ldr	r3, [r3, #16]
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	3301      	adds	r3, #1
 8009d94:	60fb      	str	r3, [r7, #12]
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2b03      	cmp	r3, #3
 8009d9a:	d9b5      	bls.n	8009d08 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2200      	movs	r2, #0
 8009da6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2200      	movs	r2, #0
 8009dac:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2200      	movs	r2, #0
 8009db2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2200      	movs	r2, #0
 8009db8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	691a      	ldr	r2, [r3, #16]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009dc6:	60da      	str	r2, [r3, #12]
}
 8009dc8:	bf00      	nop
 8009dca:	3714      	adds	r7, #20
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	b089      	sub	sp, #36	@ 0x24
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8009dde:	2300      	movs	r3, #0
 8009de0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8009de2:	2300      	movs	r3, #0
 8009de4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8009de6:	2300      	movs	r3, #0
 8009de8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8009dea:	2300      	movs	r3, #0
 8009dec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8009dee:	2300      	movs	r3, #0
 8009df0:	61fb      	str	r3, [r7, #28]
 8009df2:	e175      	b.n	800a0e0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8009df4:	2201      	movs	r2, #1
 8009df6:	69fb      	ldr	r3, [r7, #28]
 8009df8:	fa02 f303 	lsl.w	r3, r2, r3
 8009dfc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	697a      	ldr	r2, [r7, #20]
 8009e04:	4013      	ands	r3, r2
 8009e06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009e08:	693a      	ldr	r2, [r7, #16]
 8009e0a:	697b      	ldr	r3, [r7, #20]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	f040 8164 	bne.w	800a0da <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	f003 0303 	and.w	r3, r3, #3
 8009e1a:	2b01      	cmp	r3, #1
 8009e1c:	d005      	beq.n	8009e2a <HAL_GPIO_Init+0x56>
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	f003 0303 	and.w	r3, r3, #3
 8009e26:	2b02      	cmp	r3, #2
 8009e28:	d130      	bne.n	8009e8c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009e30:	69fb      	ldr	r3, [r7, #28]
 8009e32:	005b      	lsls	r3, r3, #1
 8009e34:	2203      	movs	r2, #3
 8009e36:	fa02 f303 	lsl.w	r3, r2, r3
 8009e3a:	43db      	mvns	r3, r3
 8009e3c:	69ba      	ldr	r2, [r7, #24]
 8009e3e:	4013      	ands	r3, r2
 8009e40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	68da      	ldr	r2, [r3, #12]
 8009e46:	69fb      	ldr	r3, [r7, #28]
 8009e48:	005b      	lsls	r3, r3, #1
 8009e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009e4e:	69ba      	ldr	r2, [r7, #24]
 8009e50:	4313      	orrs	r3, r2
 8009e52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	69ba      	ldr	r2, [r7, #24]
 8009e58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	685b      	ldr	r3, [r3, #4]
 8009e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009e60:	2201      	movs	r2, #1
 8009e62:	69fb      	ldr	r3, [r7, #28]
 8009e64:	fa02 f303 	lsl.w	r3, r2, r3
 8009e68:	43db      	mvns	r3, r3
 8009e6a:	69ba      	ldr	r2, [r7, #24]
 8009e6c:	4013      	ands	r3, r2
 8009e6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	091b      	lsrs	r3, r3, #4
 8009e76:	f003 0201 	and.w	r2, r3, #1
 8009e7a:	69fb      	ldr	r3, [r7, #28]
 8009e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8009e80:	69ba      	ldr	r2, [r7, #24]
 8009e82:	4313      	orrs	r3, r2
 8009e84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	69ba      	ldr	r2, [r7, #24]
 8009e8a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	f003 0303 	and.w	r3, r3, #3
 8009e94:	2b03      	cmp	r3, #3
 8009e96:	d017      	beq.n	8009ec8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	68db      	ldr	r3, [r3, #12]
 8009e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8009e9e:	69fb      	ldr	r3, [r7, #28]
 8009ea0:	005b      	lsls	r3, r3, #1
 8009ea2:	2203      	movs	r2, #3
 8009ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8009ea8:	43db      	mvns	r3, r3
 8009eaa:	69ba      	ldr	r2, [r7, #24]
 8009eac:	4013      	ands	r3, r2
 8009eae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	689a      	ldr	r2, [r3, #8]
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	005b      	lsls	r3, r3, #1
 8009eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8009ebc:	69ba      	ldr	r2, [r7, #24]
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	69ba      	ldr	r2, [r7, #24]
 8009ec6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	685b      	ldr	r3, [r3, #4]
 8009ecc:	f003 0303 	and.w	r3, r3, #3
 8009ed0:	2b02      	cmp	r3, #2
 8009ed2:	d123      	bne.n	8009f1c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8009ed4:	69fb      	ldr	r3, [r7, #28]
 8009ed6:	08da      	lsrs	r2, r3, #3
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	3208      	adds	r2, #8
 8009edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8009ee2:	69fb      	ldr	r3, [r7, #28]
 8009ee4:	f003 0307 	and.w	r3, r3, #7
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	220f      	movs	r2, #15
 8009eec:	fa02 f303 	lsl.w	r3, r2, r3
 8009ef0:	43db      	mvns	r3, r3
 8009ef2:	69ba      	ldr	r2, [r7, #24]
 8009ef4:	4013      	ands	r3, r2
 8009ef6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	691a      	ldr	r2, [r3, #16]
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	f003 0307 	and.w	r3, r3, #7
 8009f02:	009b      	lsls	r3, r3, #2
 8009f04:	fa02 f303 	lsl.w	r3, r2, r3
 8009f08:	69ba      	ldr	r2, [r7, #24]
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8009f0e:	69fb      	ldr	r3, [r7, #28]
 8009f10:	08da      	lsrs	r2, r3, #3
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	3208      	adds	r2, #8
 8009f16:	69b9      	ldr	r1, [r7, #24]
 8009f18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8009f22:	69fb      	ldr	r3, [r7, #28]
 8009f24:	005b      	lsls	r3, r3, #1
 8009f26:	2203      	movs	r2, #3
 8009f28:	fa02 f303 	lsl.w	r3, r2, r3
 8009f2c:	43db      	mvns	r3, r3
 8009f2e:	69ba      	ldr	r2, [r7, #24]
 8009f30:	4013      	ands	r3, r2
 8009f32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	f003 0203 	and.w	r2, r3, #3
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	005b      	lsls	r3, r3, #1
 8009f40:	fa02 f303 	lsl.w	r3, r2, r3
 8009f44:	69ba      	ldr	r2, [r7, #24]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	69ba      	ldr	r2, [r7, #24]
 8009f4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	f000 80be 	beq.w	800a0da <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009f5e:	4b66      	ldr	r3, [pc, #408]	@ (800a0f8 <HAL_GPIO_Init+0x324>)
 8009f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f62:	4a65      	ldr	r2, [pc, #404]	@ (800a0f8 <HAL_GPIO_Init+0x324>)
 8009f64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009f68:	6453      	str	r3, [r2, #68]	@ 0x44
 8009f6a:	4b63      	ldr	r3, [pc, #396]	@ (800a0f8 <HAL_GPIO_Init+0x324>)
 8009f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009f72:	60fb      	str	r3, [r7, #12]
 8009f74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8009f76:	4a61      	ldr	r2, [pc, #388]	@ (800a0fc <HAL_GPIO_Init+0x328>)
 8009f78:	69fb      	ldr	r3, [r7, #28]
 8009f7a:	089b      	lsrs	r3, r3, #2
 8009f7c:	3302      	adds	r3, #2
 8009f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8009f84:	69fb      	ldr	r3, [r7, #28]
 8009f86:	f003 0303 	and.w	r3, r3, #3
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	220f      	movs	r2, #15
 8009f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f92:	43db      	mvns	r3, r3
 8009f94:	69ba      	ldr	r2, [r7, #24]
 8009f96:	4013      	ands	r3, r2
 8009f98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	4a58      	ldr	r2, [pc, #352]	@ (800a100 <HAL_GPIO_Init+0x32c>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d037      	beq.n	800a012 <HAL_GPIO_Init+0x23e>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	4a57      	ldr	r2, [pc, #348]	@ (800a104 <HAL_GPIO_Init+0x330>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d031      	beq.n	800a00e <HAL_GPIO_Init+0x23a>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	4a56      	ldr	r2, [pc, #344]	@ (800a108 <HAL_GPIO_Init+0x334>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d02b      	beq.n	800a00a <HAL_GPIO_Init+0x236>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	4a55      	ldr	r2, [pc, #340]	@ (800a10c <HAL_GPIO_Init+0x338>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d025      	beq.n	800a006 <HAL_GPIO_Init+0x232>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	4a54      	ldr	r2, [pc, #336]	@ (800a110 <HAL_GPIO_Init+0x33c>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d01f      	beq.n	800a002 <HAL_GPIO_Init+0x22e>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	4a53      	ldr	r2, [pc, #332]	@ (800a114 <HAL_GPIO_Init+0x340>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d019      	beq.n	8009ffe <HAL_GPIO_Init+0x22a>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	4a52      	ldr	r2, [pc, #328]	@ (800a118 <HAL_GPIO_Init+0x344>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d013      	beq.n	8009ffa <HAL_GPIO_Init+0x226>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	4a51      	ldr	r2, [pc, #324]	@ (800a11c <HAL_GPIO_Init+0x348>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d00d      	beq.n	8009ff6 <HAL_GPIO_Init+0x222>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	4a50      	ldr	r2, [pc, #320]	@ (800a120 <HAL_GPIO_Init+0x34c>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d007      	beq.n	8009ff2 <HAL_GPIO_Init+0x21e>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	4a4f      	ldr	r2, [pc, #316]	@ (800a124 <HAL_GPIO_Init+0x350>)
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d101      	bne.n	8009fee <HAL_GPIO_Init+0x21a>
 8009fea:	2309      	movs	r3, #9
 8009fec:	e012      	b.n	800a014 <HAL_GPIO_Init+0x240>
 8009fee:	230a      	movs	r3, #10
 8009ff0:	e010      	b.n	800a014 <HAL_GPIO_Init+0x240>
 8009ff2:	2308      	movs	r3, #8
 8009ff4:	e00e      	b.n	800a014 <HAL_GPIO_Init+0x240>
 8009ff6:	2307      	movs	r3, #7
 8009ff8:	e00c      	b.n	800a014 <HAL_GPIO_Init+0x240>
 8009ffa:	2306      	movs	r3, #6
 8009ffc:	e00a      	b.n	800a014 <HAL_GPIO_Init+0x240>
 8009ffe:	2305      	movs	r3, #5
 800a000:	e008      	b.n	800a014 <HAL_GPIO_Init+0x240>
 800a002:	2304      	movs	r3, #4
 800a004:	e006      	b.n	800a014 <HAL_GPIO_Init+0x240>
 800a006:	2303      	movs	r3, #3
 800a008:	e004      	b.n	800a014 <HAL_GPIO_Init+0x240>
 800a00a:	2302      	movs	r3, #2
 800a00c:	e002      	b.n	800a014 <HAL_GPIO_Init+0x240>
 800a00e:	2301      	movs	r3, #1
 800a010:	e000      	b.n	800a014 <HAL_GPIO_Init+0x240>
 800a012:	2300      	movs	r3, #0
 800a014:	69fa      	ldr	r2, [r7, #28]
 800a016:	f002 0203 	and.w	r2, r2, #3
 800a01a:	0092      	lsls	r2, r2, #2
 800a01c:	4093      	lsls	r3, r2
 800a01e:	69ba      	ldr	r2, [r7, #24]
 800a020:	4313      	orrs	r3, r2
 800a022:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800a024:	4935      	ldr	r1, [pc, #212]	@ (800a0fc <HAL_GPIO_Init+0x328>)
 800a026:	69fb      	ldr	r3, [r7, #28]
 800a028:	089b      	lsrs	r3, r3, #2
 800a02a:	3302      	adds	r3, #2
 800a02c:	69ba      	ldr	r2, [r7, #24]
 800a02e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a032:	4b3d      	ldr	r3, [pc, #244]	@ (800a128 <HAL_GPIO_Init+0x354>)
 800a034:	689b      	ldr	r3, [r3, #8]
 800a036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	43db      	mvns	r3, r3
 800a03c:	69ba      	ldr	r2, [r7, #24]
 800a03e:	4013      	ands	r3, r2
 800a040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d003      	beq.n	800a056 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800a04e:	69ba      	ldr	r2, [r7, #24]
 800a050:	693b      	ldr	r3, [r7, #16]
 800a052:	4313      	orrs	r3, r2
 800a054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a056:	4a34      	ldr	r2, [pc, #208]	@ (800a128 <HAL_GPIO_Init+0x354>)
 800a058:	69bb      	ldr	r3, [r7, #24]
 800a05a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a05c:	4b32      	ldr	r3, [pc, #200]	@ (800a128 <HAL_GPIO_Init+0x354>)
 800a05e:	68db      	ldr	r3, [r3, #12]
 800a060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	43db      	mvns	r3, r3
 800a066:	69ba      	ldr	r2, [r7, #24]
 800a068:	4013      	ands	r3, r2
 800a06a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	685b      	ldr	r3, [r3, #4]
 800a070:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a074:	2b00      	cmp	r3, #0
 800a076:	d003      	beq.n	800a080 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800a078:	69ba      	ldr	r2, [r7, #24]
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	4313      	orrs	r3, r2
 800a07e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a080:	4a29      	ldr	r2, [pc, #164]	@ (800a128 <HAL_GPIO_Init+0x354>)
 800a082:	69bb      	ldr	r3, [r7, #24]
 800a084:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800a086:	4b28      	ldr	r3, [pc, #160]	@ (800a128 <HAL_GPIO_Init+0x354>)
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	43db      	mvns	r3, r3
 800a090:	69ba      	ldr	r2, [r7, #24]
 800a092:	4013      	ands	r3, r2
 800a094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d003      	beq.n	800a0aa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800a0a2:	69ba      	ldr	r2, [r7, #24]
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a0aa:	4a1f      	ldr	r2, [pc, #124]	@ (800a128 <HAL_GPIO_Init+0x354>)
 800a0ac:	69bb      	ldr	r3, [r7, #24]
 800a0ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a0b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a128 <HAL_GPIO_Init+0x354>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a0b6:	693b      	ldr	r3, [r7, #16]
 800a0b8:	43db      	mvns	r3, r3
 800a0ba:	69ba      	ldr	r2, [r7, #24]
 800a0bc:	4013      	ands	r3, r2
 800a0be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a0c0:	683b      	ldr	r3, [r7, #0]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d003      	beq.n	800a0d4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800a0cc:	69ba      	ldr	r2, [r7, #24]
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a0d4:	4a14      	ldr	r2, [pc, #80]	@ (800a128 <HAL_GPIO_Init+0x354>)
 800a0d6:	69bb      	ldr	r3, [r7, #24]
 800a0d8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800a0da:	69fb      	ldr	r3, [r7, #28]
 800a0dc:	3301      	adds	r3, #1
 800a0de:	61fb      	str	r3, [r7, #28]
 800a0e0:	69fb      	ldr	r3, [r7, #28]
 800a0e2:	2b0f      	cmp	r3, #15
 800a0e4:	f67f ae86 	bls.w	8009df4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800a0e8:	bf00      	nop
 800a0ea:	bf00      	nop
 800a0ec:	3724      	adds	r7, #36	@ 0x24
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f4:	4770      	bx	lr
 800a0f6:	bf00      	nop
 800a0f8:	40023800 	.word	0x40023800
 800a0fc:	40013800 	.word	0x40013800
 800a100:	40020000 	.word	0x40020000
 800a104:	40020400 	.word	0x40020400
 800a108:	40020800 	.word	0x40020800
 800a10c:	40020c00 	.word	0x40020c00
 800a110:	40021000 	.word	0x40021000
 800a114:	40021400 	.word	0x40021400
 800a118:	40021800 	.word	0x40021800
 800a11c:	40021c00 	.word	0x40021c00
 800a120:	40022000 	.word	0x40022000
 800a124:	40022400 	.word	0x40022400
 800a128:	40013c00 	.word	0x40013c00

0800a12c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b087      	sub	sp, #28
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800a136:	2300      	movs	r3, #0
 800a138:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800a13a:	2300      	movs	r3, #0
 800a13c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800a13e:	2300      	movs	r3, #0
 800a140:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800a142:	2300      	movs	r3, #0
 800a144:	617b      	str	r3, [r7, #20]
 800a146:	e0d9      	b.n	800a2fc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800a148:	2201      	movs	r2, #1
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	fa02 f303 	lsl.w	r3, r2, r3
 800a150:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800a152:	683a      	ldr	r2, [r7, #0]
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	4013      	ands	r3, r2
 800a158:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800a15a:	68fa      	ldr	r2, [r7, #12]
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	429a      	cmp	r2, r3
 800a160:	f040 80c9 	bne.w	800a2f6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 800a164:	4a6b      	ldr	r2, [pc, #428]	@ (800a314 <HAL_GPIO_DeInit+0x1e8>)
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	089b      	lsrs	r3, r3, #2
 800a16a:	3302      	adds	r3, #2
 800a16c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a170:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800a172:	697b      	ldr	r3, [r7, #20]
 800a174:	f003 0303 	and.w	r3, r3, #3
 800a178:	009b      	lsls	r3, r3, #2
 800a17a:	220f      	movs	r2, #15
 800a17c:	fa02 f303 	lsl.w	r3, r2, r3
 800a180:	68ba      	ldr	r2, [r7, #8]
 800a182:	4013      	ands	r3, r2
 800a184:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a63      	ldr	r2, [pc, #396]	@ (800a318 <HAL_GPIO_DeInit+0x1ec>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d037      	beq.n	800a1fe <HAL_GPIO_DeInit+0xd2>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	4a62      	ldr	r2, [pc, #392]	@ (800a31c <HAL_GPIO_DeInit+0x1f0>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d031      	beq.n	800a1fa <HAL_GPIO_DeInit+0xce>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	4a61      	ldr	r2, [pc, #388]	@ (800a320 <HAL_GPIO_DeInit+0x1f4>)
 800a19a:	4293      	cmp	r3, r2
 800a19c:	d02b      	beq.n	800a1f6 <HAL_GPIO_DeInit+0xca>
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4a60      	ldr	r2, [pc, #384]	@ (800a324 <HAL_GPIO_DeInit+0x1f8>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d025      	beq.n	800a1f2 <HAL_GPIO_DeInit+0xc6>
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	4a5f      	ldr	r2, [pc, #380]	@ (800a328 <HAL_GPIO_DeInit+0x1fc>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d01f      	beq.n	800a1ee <HAL_GPIO_DeInit+0xc2>
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	4a5e      	ldr	r2, [pc, #376]	@ (800a32c <HAL_GPIO_DeInit+0x200>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d019      	beq.n	800a1ea <HAL_GPIO_DeInit+0xbe>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	4a5d      	ldr	r2, [pc, #372]	@ (800a330 <HAL_GPIO_DeInit+0x204>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d013      	beq.n	800a1e6 <HAL_GPIO_DeInit+0xba>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4a5c      	ldr	r2, [pc, #368]	@ (800a334 <HAL_GPIO_DeInit+0x208>)
 800a1c2:	4293      	cmp	r3, r2
 800a1c4:	d00d      	beq.n	800a1e2 <HAL_GPIO_DeInit+0xb6>
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	4a5b      	ldr	r2, [pc, #364]	@ (800a338 <HAL_GPIO_DeInit+0x20c>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d007      	beq.n	800a1de <HAL_GPIO_DeInit+0xb2>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	4a5a      	ldr	r2, [pc, #360]	@ (800a33c <HAL_GPIO_DeInit+0x210>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d101      	bne.n	800a1da <HAL_GPIO_DeInit+0xae>
 800a1d6:	2309      	movs	r3, #9
 800a1d8:	e012      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1da:	230a      	movs	r3, #10
 800a1dc:	e010      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1de:	2308      	movs	r3, #8
 800a1e0:	e00e      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1e2:	2307      	movs	r3, #7
 800a1e4:	e00c      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1e6:	2306      	movs	r3, #6
 800a1e8:	e00a      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1ea:	2305      	movs	r3, #5
 800a1ec:	e008      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1ee:	2304      	movs	r3, #4
 800a1f0:	e006      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1f2:	2303      	movs	r3, #3
 800a1f4:	e004      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1f6:	2302      	movs	r3, #2
 800a1f8:	e002      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e000      	b.n	800a200 <HAL_GPIO_DeInit+0xd4>
 800a1fe:	2300      	movs	r3, #0
 800a200:	697a      	ldr	r2, [r7, #20]
 800a202:	f002 0203 	and.w	r2, r2, #3
 800a206:	0092      	lsls	r2, r2, #2
 800a208:	4093      	lsls	r3, r2
 800a20a:	68ba      	ldr	r2, [r7, #8]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d132      	bne.n	800a276 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800a210:	4b4b      	ldr	r3, [pc, #300]	@ (800a340 <HAL_GPIO_DeInit+0x214>)
 800a212:	681a      	ldr	r2, [r3, #0]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	43db      	mvns	r3, r3
 800a218:	4949      	ldr	r1, [pc, #292]	@ (800a340 <HAL_GPIO_DeInit+0x214>)
 800a21a:	4013      	ands	r3, r2
 800a21c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800a21e:	4b48      	ldr	r3, [pc, #288]	@ (800a340 <HAL_GPIO_DeInit+0x214>)
 800a220:	685a      	ldr	r2, [r3, #4]
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	43db      	mvns	r3, r3
 800a226:	4946      	ldr	r1, [pc, #280]	@ (800a340 <HAL_GPIO_DeInit+0x214>)
 800a228:	4013      	ands	r3, r2
 800a22a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800a22c:	4b44      	ldr	r3, [pc, #272]	@ (800a340 <HAL_GPIO_DeInit+0x214>)
 800a22e:	68da      	ldr	r2, [r3, #12]
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	43db      	mvns	r3, r3
 800a234:	4942      	ldr	r1, [pc, #264]	@ (800a340 <HAL_GPIO_DeInit+0x214>)
 800a236:	4013      	ands	r3, r2
 800a238:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800a23a:	4b41      	ldr	r3, [pc, #260]	@ (800a340 <HAL_GPIO_DeInit+0x214>)
 800a23c:	689a      	ldr	r2, [r3, #8]
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	43db      	mvns	r3, r3
 800a242:	493f      	ldr	r1, [pc, #252]	@ (800a340 <HAL_GPIO_DeInit+0x214>)
 800a244:	4013      	ands	r3, r2
 800a246:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	f003 0303 	and.w	r3, r3, #3
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	220f      	movs	r2, #15
 800a252:	fa02 f303 	lsl.w	r3, r2, r3
 800a256:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800a258:	4a2e      	ldr	r2, [pc, #184]	@ (800a314 <HAL_GPIO_DeInit+0x1e8>)
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	089b      	lsrs	r3, r3, #2
 800a25e:	3302      	adds	r3, #2
 800a260:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	43da      	mvns	r2, r3
 800a268:	482a      	ldr	r0, [pc, #168]	@ (800a314 <HAL_GPIO_DeInit+0x1e8>)
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	089b      	lsrs	r3, r3, #2
 800a26e:	400a      	ands	r2, r1
 800a270:	3302      	adds	r3, #2
 800a272:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681a      	ldr	r2, [r3, #0]
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	005b      	lsls	r3, r3, #1
 800a27e:	2103      	movs	r1, #3
 800a280:	fa01 f303 	lsl.w	r3, r1, r3
 800a284:	43db      	mvns	r3, r3
 800a286:	401a      	ands	r2, r3
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800a28c:	697b      	ldr	r3, [r7, #20]
 800a28e:	08da      	lsrs	r2, r3, #3
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	3208      	adds	r2, #8
 800a294:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	f003 0307 	and.w	r3, r3, #7
 800a29e:	009b      	lsls	r3, r3, #2
 800a2a0:	220f      	movs	r2, #15
 800a2a2:	fa02 f303 	lsl.w	r3, r2, r3
 800a2a6:	43db      	mvns	r3, r3
 800a2a8:	697a      	ldr	r2, [r7, #20]
 800a2aa:	08d2      	lsrs	r2, r2, #3
 800a2ac:	4019      	ands	r1, r3
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	3208      	adds	r2, #8
 800a2b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	68da      	ldr	r2, [r3, #12]
 800a2ba:	697b      	ldr	r3, [r7, #20]
 800a2bc:	005b      	lsls	r3, r3, #1
 800a2be:	2103      	movs	r1, #3
 800a2c0:	fa01 f303 	lsl.w	r3, r1, r3
 800a2c4:	43db      	mvns	r3, r3
 800a2c6:	401a      	ands	r2, r3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	685a      	ldr	r2, [r3, #4]
 800a2d0:	2101      	movs	r1, #1
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	fa01 f303 	lsl.w	r3, r1, r3
 800a2d8:	43db      	mvns	r3, r3
 800a2da:	401a      	ands	r2, r3
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	689a      	ldr	r2, [r3, #8]
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	005b      	lsls	r3, r3, #1
 800a2e8:	2103      	movs	r1, #3
 800a2ea:	fa01 f303 	lsl.w	r3, r1, r3
 800a2ee:	43db      	mvns	r3, r3
 800a2f0:	401a      	ands	r2, r3
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	3301      	adds	r3, #1
 800a2fa:	617b      	str	r3, [r7, #20]
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	2b0f      	cmp	r3, #15
 800a300:	f67f af22 	bls.w	800a148 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800a304:	bf00      	nop
 800a306:	bf00      	nop
 800a308:	371c      	adds	r7, #28
 800a30a:	46bd      	mov	sp, r7
 800a30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a310:	4770      	bx	lr
 800a312:	bf00      	nop
 800a314:	40013800 	.word	0x40013800
 800a318:	40020000 	.word	0x40020000
 800a31c:	40020400 	.word	0x40020400
 800a320:	40020800 	.word	0x40020800
 800a324:	40020c00 	.word	0x40020c00
 800a328:	40021000 	.word	0x40021000
 800a32c:	40021400 	.word	0x40021400
 800a330:	40021800 	.word	0x40021800
 800a334:	40021c00 	.word	0x40021c00
 800a338:	40022000 	.word	0x40022000
 800a33c:	40022400 	.word	0x40022400
 800a340:	40013c00 	.word	0x40013c00

0800a344 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a344:	b480      	push	{r7}
 800a346:	b085      	sub	sp, #20
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	460b      	mov	r3, r1
 800a34e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	691a      	ldr	r2, [r3, #16]
 800a354:	887b      	ldrh	r3, [r7, #2]
 800a356:	4013      	ands	r3, r2
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d002      	beq.n	800a362 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a35c:	2301      	movs	r3, #1
 800a35e:	73fb      	strb	r3, [r7, #15]
 800a360:	e001      	b.n	800a366 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a362:	2300      	movs	r3, #0
 800a364:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a366:	7bfb      	ldrb	r3, [r7, #15]
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3714      	adds	r7, #20
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a374:	b480      	push	{r7}
 800a376:	b083      	sub	sp, #12
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	460b      	mov	r3, r1
 800a37e:	807b      	strh	r3, [r7, #2]
 800a380:	4613      	mov	r3, r2
 800a382:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a384:	787b      	ldrb	r3, [r7, #1]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d003      	beq.n	800a392 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a38a:	887a      	ldrh	r2, [r7, #2]
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800a390:	e003      	b.n	800a39a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800a392:	887b      	ldrh	r3, [r7, #2]
 800a394:	041a      	lsls	r2, r3, #16
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	619a      	str	r2, [r3, #24]
}
 800a39a:	bf00      	nop
 800a39c:	370c      	adds	r7, #12
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a4:	4770      	bx	lr

0800a3a6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800a3a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3a8:	b08f      	sub	sp, #60	@ 0x3c
 800a3aa:	af0a      	add	r7, sp, #40	@ 0x28
 800a3ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d101      	bne.n	800a3b8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	e054      	b.n	800a462 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	f893 32f9 	ldrb.w	r3, [r3, #761]	@ 0x2f9
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d106      	bne.n	800a3d8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f012 fd92 	bl	801cefc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2203      	movs	r2, #3
 800a3dc:	f883 22f9 	strb.w	r2, [r3, #761]	@ 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d102      	bne.n	800a3f2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f009 faa1 	bl	801393e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	603b      	str	r3, [r7, #0]
 800a402:	687e      	ldr	r6, [r7, #4]
 800a404:	466d      	mov	r5, sp
 800a406:	f106 0410 	add.w	r4, r6, #16
 800a40a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a40c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a40e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a410:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a412:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a416:	e885 0003 	stmia.w	r5, {r0, r1}
 800a41a:	1d33      	adds	r3, r6, #4
 800a41c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a41e:	6838      	ldr	r0, [r7, #0]
 800a420:	f009 fa24 	bl	801386c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	2101      	movs	r1, #1
 800a42a:	4618      	mov	r0, r3
 800a42c:	f009 fa98 	bl	8013960 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	603b      	str	r3, [r7, #0]
 800a436:	687e      	ldr	r6, [r7, #4]
 800a438:	466d      	mov	r5, sp
 800a43a:	f106 0410 	add.w	r4, r6, #16
 800a43e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a440:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a442:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a444:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a446:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a44a:	e885 0003 	stmia.w	r5, {r0, r1}
 800a44e:	1d33      	adds	r3, r6, #4
 800a450:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a452:	6838      	ldr	r0, [r7, #0]
 800a454:	f009 fc40 	bl	8013cd8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	f883 22f9 	strb.w	r2, [r3, #761]	@ 0x2f9

  return HAL_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3714      	adds	r7, #20
 800a466:	46bd      	mov	sp, r7
 800a468:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a46a <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a46a:	b590      	push	{r4, r7, lr}
 800a46c:	b089      	sub	sp, #36	@ 0x24
 800a46e:	af04      	add	r7, sp, #16
 800a470:	6078      	str	r0, [r7, #4]
 800a472:	4608      	mov	r0, r1
 800a474:	4611      	mov	r1, r2
 800a476:	461a      	mov	r2, r3
 800a478:	4603      	mov	r3, r0
 800a47a:	70fb      	strb	r3, [r7, #3]
 800a47c:	460b      	mov	r3, r1
 800a47e:	70bb      	strb	r3, [r7, #2]
 800a480:	4613      	mov	r3, r2
 800a482:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d101      	bne.n	800a492 <HAL_HCD_HC_Init+0x28>
 800a48e:	2302      	movs	r3, #2
 800a490:	e076      	b.n	800a580 <HAL_HCD_HC_Init+0x116>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2201      	movs	r2, #1
 800a496:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800a49a:	78fb      	ldrb	r3, [r7, #3]
 800a49c:	687a      	ldr	r2, [r7, #4]
 800a49e:	212c      	movs	r1, #44	@ 0x2c
 800a4a0:	fb01 f303 	mul.w	r3, r1, r3
 800a4a4:	4413      	add	r3, r2
 800a4a6:	333d      	adds	r3, #61	@ 0x3d
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800a4ac:	78fb      	ldrb	r3, [r7, #3]
 800a4ae:	687a      	ldr	r2, [r7, #4]
 800a4b0:	212c      	movs	r1, #44	@ 0x2c
 800a4b2:	fb01 f303 	mul.w	r3, r1, r3
 800a4b6:	4413      	add	r3, r2
 800a4b8:	3338      	adds	r3, #56	@ 0x38
 800a4ba:	787a      	ldrb	r2, [r7, #1]
 800a4bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800a4be:	78fb      	ldrb	r3, [r7, #3]
 800a4c0:	687a      	ldr	r2, [r7, #4]
 800a4c2:	212c      	movs	r1, #44	@ 0x2c
 800a4c4:	fb01 f303 	mul.w	r3, r1, r3
 800a4c8:	4413      	add	r3, r2
 800a4ca:	3340      	adds	r3, #64	@ 0x40
 800a4cc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a4ce:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800a4d0:	78fb      	ldrb	r3, [r7, #3]
 800a4d2:	687a      	ldr	r2, [r7, #4]
 800a4d4:	212c      	movs	r1, #44	@ 0x2c
 800a4d6:	fb01 f303 	mul.w	r3, r1, r3
 800a4da:	4413      	add	r3, r2
 800a4dc:	3339      	adds	r3, #57	@ 0x39
 800a4de:	78fa      	ldrb	r2, [r7, #3]
 800a4e0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800a4e2:	78fb      	ldrb	r3, [r7, #3]
 800a4e4:	687a      	ldr	r2, [r7, #4]
 800a4e6:	212c      	movs	r1, #44	@ 0x2c
 800a4e8:	fb01 f303 	mul.w	r3, r1, r3
 800a4ec:	4413      	add	r3, r2
 800a4ee:	333f      	adds	r3, #63	@ 0x3f
 800a4f0:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800a4f4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800a4f6:	78fb      	ldrb	r3, [r7, #3]
 800a4f8:	78ba      	ldrb	r2, [r7, #2]
 800a4fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a4fe:	b2d0      	uxtb	r0, r2
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	212c      	movs	r1, #44	@ 0x2c
 800a504:	fb01 f303 	mul.w	r3, r1, r3
 800a508:	4413      	add	r3, r2
 800a50a:	333a      	adds	r3, #58	@ 0x3a
 800a50c:	4602      	mov	r2, r0
 800a50e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800a510:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a514:	2b00      	cmp	r3, #0
 800a516:	da09      	bge.n	800a52c <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800a518:	78fb      	ldrb	r3, [r7, #3]
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	212c      	movs	r1, #44	@ 0x2c
 800a51e:	fb01 f303 	mul.w	r3, r1, r3
 800a522:	4413      	add	r3, r2
 800a524:	333b      	adds	r3, #59	@ 0x3b
 800a526:	2201      	movs	r2, #1
 800a528:	701a      	strb	r2, [r3, #0]
 800a52a:	e008      	b.n	800a53e <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800a52c:	78fb      	ldrb	r3, [r7, #3]
 800a52e:	687a      	ldr	r2, [r7, #4]
 800a530:	212c      	movs	r1, #44	@ 0x2c
 800a532:	fb01 f303 	mul.w	r3, r1, r3
 800a536:	4413      	add	r3, r2
 800a538:	333b      	adds	r3, #59	@ 0x3b
 800a53a:	2200      	movs	r2, #0
 800a53c:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800a53e:	78fb      	ldrb	r3, [r7, #3]
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	212c      	movs	r1, #44	@ 0x2c
 800a544:	fb01 f303 	mul.w	r3, r1, r3
 800a548:	4413      	add	r3, r2
 800a54a:	333c      	adds	r3, #60	@ 0x3c
 800a54c:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a550:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6818      	ldr	r0, [r3, #0]
 800a556:	787c      	ldrb	r4, [r7, #1]
 800a558:	78ba      	ldrb	r2, [r7, #2]
 800a55a:	78f9      	ldrb	r1, [r7, #3]
 800a55c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a55e:	9302      	str	r3, [sp, #8]
 800a560:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a564:	9301      	str	r3, [sp, #4]
 800a566:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a56a:	9300      	str	r3, [sp, #0]
 800a56c:	4623      	mov	r3, r4
 800a56e:	f009 fd2d 	bl	8013fcc <USB_HC_Init>
 800a572:	4603      	mov	r3, r0
 800a574:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, mps);

  __HAL_UNLOCK(hhcd);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return status;
 800a57e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a580:	4618      	mov	r0, r3
 800a582:	3714      	adds	r7, #20
 800a584:	46bd      	mov	sp, r7
 800a586:	bd90      	pop	{r4, r7, pc}

0800a588 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b084      	sub	sp, #16
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	460b      	mov	r3, r1
 800a592:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800a594:	2300      	movs	r3, #0
 800a596:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 800a59e:	2b01      	cmp	r3, #1
 800a5a0:	d101      	bne.n	800a5a6 <HAL_HCD_HC_Halt+0x1e>
 800a5a2:	2302      	movs	r3, #2
 800a5a4:	e00f      	b.n	800a5c6 <HAL_HCD_HC_Halt+0x3e>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	78fa      	ldrb	r2, [r7, #3]
 800a5b4:	4611      	mov	r1, r2
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f009 ff7d 	bl	80144b6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return status;
 800a5c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3710      	adds	r7, #16
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
	...

0800a5d0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b082      	sub	sp, #8
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
 800a5d8:	4608      	mov	r0, r1
 800a5da:	4611      	mov	r1, r2
 800a5dc:	461a      	mov	r2, r3
 800a5de:	4603      	mov	r3, r0
 800a5e0:	70fb      	strb	r3, [r7, #3]
 800a5e2:	460b      	mov	r3, r1
 800a5e4:	70bb      	strb	r3, [r7, #2]
 800a5e6:	4613      	mov	r3, r2
 800a5e8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800a5ea:	78fb      	ldrb	r3, [r7, #3]
 800a5ec:	687a      	ldr	r2, [r7, #4]
 800a5ee:	212c      	movs	r1, #44	@ 0x2c
 800a5f0:	fb01 f303 	mul.w	r3, r1, r3
 800a5f4:	4413      	add	r3, r2
 800a5f6:	333b      	adds	r3, #59	@ 0x3b
 800a5f8:	78ba      	ldrb	r2, [r7, #2]
 800a5fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800a5fc:	78fb      	ldrb	r3, [r7, #3]
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	212c      	movs	r1, #44	@ 0x2c
 800a602:	fb01 f303 	mul.w	r3, r1, r3
 800a606:	4413      	add	r3, r2
 800a608:	333f      	adds	r3, #63	@ 0x3f
 800a60a:	787a      	ldrb	r2, [r7, #1]
 800a60c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800a60e:	7c3b      	ldrb	r3, [r7, #16]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d112      	bne.n	800a63a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800a614:	78fb      	ldrb	r3, [r7, #3]
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	212c      	movs	r1, #44	@ 0x2c
 800a61a:	fb01 f303 	mul.w	r3, r1, r3
 800a61e:	4413      	add	r3, r2
 800a620:	3342      	adds	r3, #66	@ 0x42
 800a622:	2203      	movs	r2, #3
 800a624:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800a626:	78fb      	ldrb	r3, [r7, #3]
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	212c      	movs	r1, #44	@ 0x2c
 800a62c:	fb01 f303 	mul.w	r3, r1, r3
 800a630:	4413      	add	r3, r2
 800a632:	333d      	adds	r3, #61	@ 0x3d
 800a634:	7f3a      	ldrb	r2, [r7, #28]
 800a636:	701a      	strb	r2, [r3, #0]
 800a638:	e008      	b.n	800a64c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800a63a:	78fb      	ldrb	r3, [r7, #3]
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	212c      	movs	r1, #44	@ 0x2c
 800a640:	fb01 f303 	mul.w	r3, r1, r3
 800a644:	4413      	add	r3, r2
 800a646:	3342      	adds	r3, #66	@ 0x42
 800a648:	2202      	movs	r2, #2
 800a64a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800a64c:	787b      	ldrb	r3, [r7, #1]
 800a64e:	2b03      	cmp	r3, #3
 800a650:	f200 80c6 	bhi.w	800a7e0 <HAL_HCD_HC_SubmitRequest+0x210>
 800a654:	a201      	add	r2, pc, #4	@ (adr r2, 800a65c <HAL_HCD_HC_SubmitRequest+0x8c>)
 800a656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a65a:	bf00      	nop
 800a65c:	0800a66d 	.word	0x0800a66d
 800a660:	0800a7cd 	.word	0x0800a7cd
 800a664:	0800a6d1 	.word	0x0800a6d1
 800a668:	0800a74f 	.word	0x0800a74f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800a66c:	7c3b      	ldrb	r3, [r7, #16]
 800a66e:	2b01      	cmp	r3, #1
 800a670:	f040 80b8 	bne.w	800a7e4 <HAL_HCD_HC_SubmitRequest+0x214>
 800a674:	78bb      	ldrb	r3, [r7, #2]
 800a676:	2b00      	cmp	r3, #0
 800a678:	f040 80b4 	bne.w	800a7e4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 800a67c:	8b3b      	ldrh	r3, [r7, #24]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d108      	bne.n	800a694 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800a682:	78fb      	ldrb	r3, [r7, #3]
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	212c      	movs	r1, #44	@ 0x2c
 800a688:	fb01 f303 	mul.w	r3, r1, r3
 800a68c:	4413      	add	r3, r2
 800a68e:	3355      	adds	r3, #85	@ 0x55
 800a690:	2201      	movs	r2, #1
 800a692:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800a694:	78fb      	ldrb	r3, [r7, #3]
 800a696:	687a      	ldr	r2, [r7, #4]
 800a698:	212c      	movs	r1, #44	@ 0x2c
 800a69a:	fb01 f303 	mul.w	r3, r1, r3
 800a69e:	4413      	add	r3, r2
 800a6a0:	3355      	adds	r3, #85	@ 0x55
 800a6a2:	781b      	ldrb	r3, [r3, #0]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d109      	bne.n	800a6bc <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800a6a8:	78fb      	ldrb	r3, [r7, #3]
 800a6aa:	687a      	ldr	r2, [r7, #4]
 800a6ac:	212c      	movs	r1, #44	@ 0x2c
 800a6ae:	fb01 f303 	mul.w	r3, r1, r3
 800a6b2:	4413      	add	r3, r2
 800a6b4:	3342      	adds	r3, #66	@ 0x42
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800a6ba:	e093      	b.n	800a7e4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800a6bc:	78fb      	ldrb	r3, [r7, #3]
 800a6be:	687a      	ldr	r2, [r7, #4]
 800a6c0:	212c      	movs	r1, #44	@ 0x2c
 800a6c2:	fb01 f303 	mul.w	r3, r1, r3
 800a6c6:	4413      	add	r3, r2
 800a6c8:	3342      	adds	r3, #66	@ 0x42
 800a6ca:	2202      	movs	r2, #2
 800a6cc:	701a      	strb	r2, [r3, #0]
      break;
 800a6ce:	e089      	b.n	800a7e4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800a6d0:	78bb      	ldrb	r3, [r7, #2]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d11d      	bne.n	800a712 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800a6d6:	78fb      	ldrb	r3, [r7, #3]
 800a6d8:	687a      	ldr	r2, [r7, #4]
 800a6da:	212c      	movs	r1, #44	@ 0x2c
 800a6dc:	fb01 f303 	mul.w	r3, r1, r3
 800a6e0:	4413      	add	r3, r2
 800a6e2:	3355      	adds	r3, #85	@ 0x55
 800a6e4:	781b      	ldrb	r3, [r3, #0]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d109      	bne.n	800a6fe <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800a6ea:	78fb      	ldrb	r3, [r7, #3]
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	212c      	movs	r1, #44	@ 0x2c
 800a6f0:	fb01 f303 	mul.w	r3, r1, r3
 800a6f4:	4413      	add	r3, r2
 800a6f6:	3342      	adds	r3, #66	@ 0x42
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800a6fc:	e073      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800a6fe:	78fb      	ldrb	r3, [r7, #3]
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	212c      	movs	r1, #44	@ 0x2c
 800a704:	fb01 f303 	mul.w	r3, r1, r3
 800a708:	4413      	add	r3, r2
 800a70a:	3342      	adds	r3, #66	@ 0x42
 800a70c:	2202      	movs	r2, #2
 800a70e:	701a      	strb	r2, [r3, #0]
      break;
 800a710:	e069      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800a712:	78fb      	ldrb	r3, [r7, #3]
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	212c      	movs	r1, #44	@ 0x2c
 800a718:	fb01 f303 	mul.w	r3, r1, r3
 800a71c:	4413      	add	r3, r2
 800a71e:	3354      	adds	r3, #84	@ 0x54
 800a720:	781b      	ldrb	r3, [r3, #0]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d109      	bne.n	800a73a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800a726:	78fb      	ldrb	r3, [r7, #3]
 800a728:	687a      	ldr	r2, [r7, #4]
 800a72a:	212c      	movs	r1, #44	@ 0x2c
 800a72c:	fb01 f303 	mul.w	r3, r1, r3
 800a730:	4413      	add	r3, r2
 800a732:	3342      	adds	r3, #66	@ 0x42
 800a734:	2200      	movs	r2, #0
 800a736:	701a      	strb	r2, [r3, #0]
      break;
 800a738:	e055      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800a73a:	78fb      	ldrb	r3, [r7, #3]
 800a73c:	687a      	ldr	r2, [r7, #4]
 800a73e:	212c      	movs	r1, #44	@ 0x2c
 800a740:	fb01 f303 	mul.w	r3, r1, r3
 800a744:	4413      	add	r3, r2
 800a746:	3342      	adds	r3, #66	@ 0x42
 800a748:	2202      	movs	r2, #2
 800a74a:	701a      	strb	r2, [r3, #0]
      break;
 800a74c:	e04b      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800a74e:	78bb      	ldrb	r3, [r7, #2]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d11d      	bne.n	800a790 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800a754:	78fb      	ldrb	r3, [r7, #3]
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	212c      	movs	r1, #44	@ 0x2c
 800a75a:	fb01 f303 	mul.w	r3, r1, r3
 800a75e:	4413      	add	r3, r2
 800a760:	3355      	adds	r3, #85	@ 0x55
 800a762:	781b      	ldrb	r3, [r3, #0]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d109      	bne.n	800a77c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800a768:	78fb      	ldrb	r3, [r7, #3]
 800a76a:	687a      	ldr	r2, [r7, #4]
 800a76c:	212c      	movs	r1, #44	@ 0x2c
 800a76e:	fb01 f303 	mul.w	r3, r1, r3
 800a772:	4413      	add	r3, r2
 800a774:	3342      	adds	r3, #66	@ 0x42
 800a776:	2200      	movs	r2, #0
 800a778:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800a77a:	e034      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800a77c:	78fb      	ldrb	r3, [r7, #3]
 800a77e:	687a      	ldr	r2, [r7, #4]
 800a780:	212c      	movs	r1, #44	@ 0x2c
 800a782:	fb01 f303 	mul.w	r3, r1, r3
 800a786:	4413      	add	r3, r2
 800a788:	3342      	adds	r3, #66	@ 0x42
 800a78a:	2202      	movs	r2, #2
 800a78c:	701a      	strb	r2, [r3, #0]
      break;
 800a78e:	e02a      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800a790:	78fb      	ldrb	r3, [r7, #3]
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	212c      	movs	r1, #44	@ 0x2c
 800a796:	fb01 f303 	mul.w	r3, r1, r3
 800a79a:	4413      	add	r3, r2
 800a79c:	3354      	adds	r3, #84	@ 0x54
 800a79e:	781b      	ldrb	r3, [r3, #0]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d109      	bne.n	800a7b8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800a7a4:	78fb      	ldrb	r3, [r7, #3]
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	212c      	movs	r1, #44	@ 0x2c
 800a7aa:	fb01 f303 	mul.w	r3, r1, r3
 800a7ae:	4413      	add	r3, r2
 800a7b0:	3342      	adds	r3, #66	@ 0x42
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	701a      	strb	r2, [r3, #0]
      break;
 800a7b6:	e016      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800a7b8:	78fb      	ldrb	r3, [r7, #3]
 800a7ba:	687a      	ldr	r2, [r7, #4]
 800a7bc:	212c      	movs	r1, #44	@ 0x2c
 800a7be:	fb01 f303 	mul.w	r3, r1, r3
 800a7c2:	4413      	add	r3, r2
 800a7c4:	3342      	adds	r3, #66	@ 0x42
 800a7c6:	2202      	movs	r2, #2
 800a7c8:	701a      	strb	r2, [r3, #0]
      break;
 800a7ca:	e00c      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800a7cc:	78fb      	ldrb	r3, [r7, #3]
 800a7ce:	687a      	ldr	r2, [r7, #4]
 800a7d0:	212c      	movs	r1, #44	@ 0x2c
 800a7d2:	fb01 f303 	mul.w	r3, r1, r3
 800a7d6:	4413      	add	r3, r2
 800a7d8:	3342      	adds	r3, #66	@ 0x42
 800a7da:	2200      	movs	r2, #0
 800a7dc:	701a      	strb	r2, [r3, #0]
      break;
 800a7de:	e002      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800a7e0:	bf00      	nop
 800a7e2:	e000      	b.n	800a7e6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 800a7e4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800a7e6:	78fb      	ldrb	r3, [r7, #3]
 800a7e8:	687a      	ldr	r2, [r7, #4]
 800a7ea:	212c      	movs	r1, #44	@ 0x2c
 800a7ec:	fb01 f303 	mul.w	r3, r1, r3
 800a7f0:	4413      	add	r3, r2
 800a7f2:	3344      	adds	r3, #68	@ 0x44
 800a7f4:	697a      	ldr	r2, [r7, #20]
 800a7f6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800a7f8:	78fb      	ldrb	r3, [r7, #3]
 800a7fa:	8b3a      	ldrh	r2, [r7, #24]
 800a7fc:	6879      	ldr	r1, [r7, #4]
 800a7fe:	202c      	movs	r0, #44	@ 0x2c
 800a800:	fb00 f303 	mul.w	r3, r0, r3
 800a804:	440b      	add	r3, r1
 800a806:	334c      	adds	r3, #76	@ 0x4c
 800a808:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800a80a:	78fb      	ldrb	r3, [r7, #3]
 800a80c:	687a      	ldr	r2, [r7, #4]
 800a80e:	212c      	movs	r1, #44	@ 0x2c
 800a810:	fb01 f303 	mul.w	r3, r1, r3
 800a814:	4413      	add	r3, r2
 800a816:	3360      	adds	r3, #96	@ 0x60
 800a818:	2200      	movs	r2, #0
 800a81a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800a81c:	78fb      	ldrb	r3, [r7, #3]
 800a81e:	687a      	ldr	r2, [r7, #4]
 800a820:	212c      	movs	r1, #44	@ 0x2c
 800a822:	fb01 f303 	mul.w	r3, r1, r3
 800a826:	4413      	add	r3, r2
 800a828:	3350      	adds	r3, #80	@ 0x50
 800a82a:	2200      	movs	r2, #0
 800a82c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800a82e:	78fb      	ldrb	r3, [r7, #3]
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	212c      	movs	r1, #44	@ 0x2c
 800a834:	fb01 f303 	mul.w	r3, r1, r3
 800a838:	4413      	add	r3, r2
 800a83a:	3339      	adds	r3, #57	@ 0x39
 800a83c:	78fa      	ldrb	r2, [r7, #3]
 800a83e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800a840:	78fb      	ldrb	r3, [r7, #3]
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	212c      	movs	r1, #44	@ 0x2c
 800a846:	fb01 f303 	mul.w	r3, r1, r3
 800a84a:	4413      	add	r3, r2
 800a84c:	3361      	adds	r3, #97	@ 0x61
 800a84e:	2200      	movs	r2, #0
 800a850:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6818      	ldr	r0, [r3, #0]
 800a856:	78fb      	ldrb	r3, [r7, #3]
 800a858:	222c      	movs	r2, #44	@ 0x2c
 800a85a:	fb02 f303 	mul.w	r3, r2, r3
 800a85e:	3338      	adds	r3, #56	@ 0x38
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	18d1      	adds	r1, r2, r3
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	691b      	ldr	r3, [r3, #16]
 800a868:	b2db      	uxtb	r3, r3
 800a86a:	461a      	mov	r2, r3
 800a86c:	f009 fcd0 	bl	8014210 <USB_HC_StartXfer>
 800a870:	4603      	mov	r3, r0
}
 800a872:	4618      	mov	r0, r3
 800a874:	3708      	adds	r7, #8
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}
 800a87a:	bf00      	nop

0800a87c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b086      	sub	sp, #24
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	4618      	mov	r0, r3
 800a894:	f009 f9de 	bl	8013c54 <USB_GetMode>
 800a898:	4603      	mov	r3, r0
 800a89a:	2b01      	cmp	r3, #1
 800a89c:	f040 80f6 	bne.w	800aa8c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f009 f9a1 	bl	8013bec <USB_ReadInterrupts>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	f000 80ec 	beq.w	800aa8a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f009 f998 	bl	8013bec <USB_ReadInterrupts>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a8c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a8c6:	d104      	bne.n	800a8d2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800a8d0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	f009 f988 	bl	8013bec <USB_ReadInterrupts>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a8e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a8e6:	d104      	bne.n	800a8f2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a8f0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f009 f978 	bl	8013bec <USB_ReadInterrupts>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a902:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a906:	d104      	bne.n	800a912 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800a910:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	4618      	mov	r0, r3
 800a918:	f009 f968 	bl	8013bec <USB_ReadInterrupts>
 800a91c:	4603      	mov	r3, r0
 800a91e:	f003 0302 	and.w	r3, r3, #2
 800a922:	2b02      	cmp	r3, #2
 800a924:	d103      	bne.n	800a92e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	2202      	movs	r2, #2
 800a92c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	4618      	mov	r0, r3
 800a934:	f009 f95a 	bl	8013bec <USB_ReadInterrupts>
 800a938:	4603      	mov	r3, r0
 800a93a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a93e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a942:	d11c      	bne.n	800a97e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800a94c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f003 0301 	and.w	r3, r3, #1
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d10f      	bne.n	800a97e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800a95e:	2110      	movs	r1, #16
 800a960:	6938      	ldr	r0, [r7, #16]
 800a962:	f009 f849 	bl	80139f8 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800a966:	6938      	ldr	r0, [r7, #16]
 800a968:	f009 f87a 	bl	8013a60 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	2101      	movs	r1, #1
 800a972:	4618      	mov	r0, r3
 800a974:	f009 fa64 	bl	8013e40 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800a978:	6878      	ldr	r0, [r7, #4]
 800a97a:	f012 fb31 	bl	801cfe0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	4618      	mov	r0, r3
 800a984:	f009 f932 	bl	8013bec <USB_ReadInterrupts>
 800a988:	4603      	mov	r3, r0
 800a98a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a98e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a992:	d102      	bne.n	800a99a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f001 f9ce 	bl	800bd36 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f009 f924 	bl	8013bec <USB_ReadInterrupts>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	f003 0308 	and.w	r3, r3, #8
 800a9aa:	2b08      	cmp	r3, #8
 800a9ac:	d106      	bne.n	800a9bc <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f012 fafa 	bl	801cfa8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	2208      	movs	r2, #8
 800a9ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f009 f913 	bl	8013bec <USB_ReadInterrupts>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	f003 0310 	and.w	r3, r3, #16
 800a9cc:	2b10      	cmp	r3, #16
 800a9ce:	d101      	bne.n	800a9d4 <HAL_HCD_IRQHandler+0x158>
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	e000      	b.n	800a9d6 <HAL_HCD_IRQHandler+0x15a>
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d012      	beq.n	800aa00 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	699a      	ldr	r2, [r3, #24]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f022 0210 	bic.w	r2, r2, #16
 800a9e8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f001 f8d1 	bl	800bb92 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	699a      	ldr	r2, [r3, #24]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f042 0210 	orr.w	r2, r2, #16
 800a9fe:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	4618      	mov	r0, r3
 800aa06:	f009 f8f1 	bl	8013bec <USB_ReadInterrupts>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa14:	d13a      	bne.n	800aa8c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f009 fd3a 	bl	8014494 <USB_HC_ReadInterrupt>
 800aa20:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800aa22:	2300      	movs	r3, #0
 800aa24:	617b      	str	r3, [r7, #20]
 800aa26:	e025      	b.n	800aa74 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	f003 030f 	and.w	r3, r3, #15
 800aa2e:	68ba      	ldr	r2, [r7, #8]
 800aa30:	fa22 f303 	lsr.w	r3, r2, r3
 800aa34:	f003 0301 	and.w	r3, r3, #1
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d018      	beq.n	800aa6e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	015a      	lsls	r2, r3, #5
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	4413      	add	r3, r2
 800aa44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aa52:	d106      	bne.n	800aa62 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	4619      	mov	r1, r3
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f000 f8ab 	bl	800abb6 <HCD_HC_IN_IRQHandler>
 800aa60:	e005      	b.n	800aa6e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	4619      	mov	r1, r3
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 fcc6 	bl	800b3fa <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	3301      	adds	r3, #1
 800aa72:	617b      	str	r3, [r7, #20]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	689b      	ldr	r3, [r3, #8]
 800aa78:	697a      	ldr	r2, [r7, #20]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d3d4      	bcc.n	800aa28 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800aa86:	615a      	str	r2, [r3, #20]
 800aa88:	e000      	b.n	800aa8c <HAL_HCD_IRQHandler+0x210>
      return;
 800aa8a:	bf00      	nop
    }
  }
}
 800aa8c:	3718      	adds	r7, #24
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}

0800aa92 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800aa92:	b580      	push	{r7, lr}
 800aa94:	b082      	sub	sp, #8
 800aa96:	af00      	add	r7, sp, #0
 800aa98:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d101      	bne.n	800aaa8 <HAL_HCD_Start+0x16>
 800aaa4:	2302      	movs	r3, #2
 800aaa6:	e013      	b.n	800aad0 <HAL_HCD_Start+0x3e>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2201      	movs	r2, #1
 800aaac:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	2101      	movs	r1, #1
 800aab6:	4618      	mov	r0, r3
 800aab8:	f009 fa26 	bl	8013f08 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4618      	mov	r0, r3
 800aac2:	f008 ff2b 	bl	801391c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2200      	movs	r2, #0
 800aaca:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return HAL_OK;
 800aace:	2300      	movs	r3, #0
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3708      	adds	r7, #8
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}

0800aad8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f893 32f8 	ldrb.w	r3, [r3, #760]	@ 0x2f8
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d101      	bne.n	800aaee <HAL_HCD_Stop+0x16>
 800aaea:	2302      	movs	r3, #2
 800aaec:	e00d      	b.n	800ab0a <HAL_HCD_Stop+0x32>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	4618      	mov	r0, r3
 800aafc:	f009 fe14 	bl	8014728 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2200      	movs	r2, #0
 800ab04:	f883 22f8 	strb.w	r2, [r3, #760]	@ 0x2f8

  return HAL_OK;
 800ab08:	2300      	movs	r3, #0
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	3708      	adds	r7, #8
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	bd80      	pop	{r7, pc}

0800ab12 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800ab12:	b580      	push	{r7, lr}
 800ab14:	b082      	sub	sp, #8
 800ab16:	af00      	add	r7, sp, #0
 800ab18:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f009 f9c8 	bl	8013eb4 <USB_ResetPort>
 800ab24:	4603      	mov	r3, r0
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3708      	adds	r7, #8
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}

0800ab2e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800ab2e:	b480      	push	{r7}
 800ab30:	b083      	sub	sp, #12
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	6078      	str	r0, [r7, #4]
 800ab36:	460b      	mov	r3, r1
 800ab38:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800ab3a:	78fb      	ldrb	r3, [r7, #3]
 800ab3c:	687a      	ldr	r2, [r7, #4]
 800ab3e:	212c      	movs	r1, #44	@ 0x2c
 800ab40:	fb01 f303 	mul.w	r3, r1, r3
 800ab44:	4413      	add	r3, r2
 800ab46:	3360      	adds	r3, #96	@ 0x60
 800ab48:	781b      	ldrb	r3, [r3, #0]
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	370c      	adds	r7, #12
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab54:	4770      	bx	lr

0800ab56 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800ab56:	b480      	push	{r7}
 800ab58:	b083      	sub	sp, #12
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
 800ab5e:	460b      	mov	r3, r1
 800ab60:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800ab62:	78fb      	ldrb	r3, [r7, #3]
 800ab64:	687a      	ldr	r2, [r7, #4]
 800ab66:	212c      	movs	r1, #44	@ 0x2c
 800ab68:	fb01 f303 	mul.w	r3, r1, r3
 800ab6c:	4413      	add	r3, r2
 800ab6e:	3350      	adds	r3, #80	@ 0x50
 800ab70:	681b      	ldr	r3, [r3, #0]
}
 800ab72:	4618      	mov	r0, r3
 800ab74:	370c      	adds	r7, #12
 800ab76:	46bd      	mov	sp, r7
 800ab78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7c:	4770      	bx	lr

0800ab7e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800ab7e:	b580      	push	{r7, lr}
 800ab80:	b082      	sub	sp, #8
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	f009 fa0c 	bl	8013fa8 <USB_GetCurrentFrame>
 800ab90:	4603      	mov	r3, r0
}
 800ab92:	4618      	mov	r0, r3
 800ab94:	3708      	adds	r7, #8
 800ab96:	46bd      	mov	sp, r7
 800ab98:	bd80      	pop	{r7, pc}

0800ab9a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800ab9a:	b580      	push	{r7, lr}
 800ab9c:	b082      	sub	sp, #8
 800ab9e:	af00      	add	r7, sp, #0
 800aba0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4618      	mov	r0, r3
 800aba8:	f009 f9e7 	bl	8013f7a <USB_GetHostSpeed>
 800abac:	4603      	mov	r3, r0
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3708      	adds	r7, #8
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}

0800abb6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800abb6:	b580      	push	{r7, lr}
 800abb8:	b086      	sub	sp, #24
 800abba:	af00      	add	r7, sp, #0
 800abbc:	6078      	str	r0, [r7, #4]
 800abbe:	460b      	mov	r3, r1
 800abc0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800abcc:	78fb      	ldrb	r3, [r7, #3]
 800abce:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_AHBERR))
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	68fa      	ldr	r2, [r7, #12]
 800abd6:	b2d2      	uxtb	r2, r2
 800abd8:	4611      	mov	r1, r2
 800abda:	4618      	mov	r0, r3
 800abdc:	f009 f819 	bl	8013c12 <USB_ReadChInterrupts>
 800abe0:	4603      	mov	r3, r0
 800abe2:	f003 0304 	and.w	r3, r3, #4
 800abe6:	2b04      	cmp	r3, #4
 800abe8:	d11a      	bne.n	800ac20 <HCD_HC_IN_IRQHandler+0x6a>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	015a      	lsls	r2, r3, #5
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	4413      	add	r3, r2
 800abf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abf6:	461a      	mov	r2, r3
 800abf8:	2304      	movs	r3, #4
 800abfa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800abfc:	687a      	ldr	r2, [r7, #4]
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	212c      	movs	r1, #44	@ 0x2c
 800ac02:	fb01 f303 	mul.w	r3, r1, r3
 800ac06:	4413      	add	r3, r2
 800ac08:	3361      	adds	r3, #97	@ 0x61
 800ac0a:	2207      	movs	r2, #7
 800ac0c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	b2d2      	uxtb	r2, r2
 800ac16:	4611      	mov	r1, r2
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f009 fc4c 	bl	80144b6 <USB_HC_Halt>
 800ac1e:	e0a2      	b.n	800ad66 <HCD_HC_IN_IRQHandler+0x1b0>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_BBERR))
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	68fa      	ldr	r2, [r7, #12]
 800ac26:	b2d2      	uxtb	r2, r2
 800ac28:	4611      	mov	r1, r2
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f008 fff1 	bl	8013c12 <USB_ReadChInterrupts>
 800ac30:	4603      	mov	r3, r0
 800ac32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac3a:	d11b      	bne.n	800ac74 <HCD_HC_IN_IRQHandler+0xbe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	015a      	lsls	r2, r3, #5
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	4413      	add	r3, r2
 800ac44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac48:	461a      	mov	r2, r3
 800ac4a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800ac4e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800ac50:	687a      	ldr	r2, [r7, #4]
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	212c      	movs	r1, #44	@ 0x2c
 800ac56:	fb01 f303 	mul.w	r3, r1, r3
 800ac5a:	4413      	add	r3, r2
 800ac5c:	3361      	adds	r3, #97	@ 0x61
 800ac5e:	2208      	movs	r2, #8
 800ac60:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	68fa      	ldr	r2, [r7, #12]
 800ac68:	b2d2      	uxtb	r2, r2
 800ac6a:	4611      	mov	r1, r2
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f009 fc22 	bl	80144b6 <USB_HC_Halt>
 800ac72:	e078      	b.n	800ad66 <HCD_HC_IN_IRQHandler+0x1b0>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_STALL))
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	68fa      	ldr	r2, [r7, #12]
 800ac7a:	b2d2      	uxtb	r2, r2
 800ac7c:	4611      	mov	r1, r2
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f008 ffc7 	bl	8013c12 <USB_ReadChInterrupts>
 800ac84:	4603      	mov	r3, r0
 800ac86:	f003 0308 	and.w	r3, r3, #8
 800ac8a:	2b08      	cmp	r3, #8
 800ac8c:	d11a      	bne.n	800acc4 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	015a      	lsls	r2, r3, #5
 800ac92:	693b      	ldr	r3, [r7, #16]
 800ac94:	4413      	add	r3, r2
 800ac96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	2308      	movs	r3, #8
 800ac9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	212c      	movs	r1, #44	@ 0x2c
 800aca6:	fb01 f303 	mul.w	r3, r1, r3
 800acaa:	4413      	add	r3, r2
 800acac:	3361      	adds	r3, #97	@ 0x61
 800acae:	2206      	movs	r2, #6
 800acb0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	68fa      	ldr	r2, [r7, #12]
 800acb8:	b2d2      	uxtb	r2, r2
 800acba:	4611      	mov	r1, r2
 800acbc:	4618      	mov	r0, r3
 800acbe:	f009 fbfa 	bl	80144b6 <USB_HC_Halt>
 800acc2:	e050      	b.n	800ad66 <HCD_HC_IN_IRQHandler+0x1b0>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_DTERR))
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	68fa      	ldr	r2, [r7, #12]
 800acca:	b2d2      	uxtb	r2, r2
 800accc:	4611      	mov	r1, r2
 800acce:	4618      	mov	r0, r3
 800acd0:	f008 ff9f 	bl	8013c12 <USB_ReadChInterrupts>
 800acd4:	4603      	mov	r3, r0
 800acd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800acda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acde:	d11b      	bne.n	800ad18 <HCD_HC_IN_IRQHandler+0x162>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	015a      	lsls	r2, r3, #5
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	4413      	add	r3, r2
 800ace8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800acec:	461a      	mov	r2, r3
 800acee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acf2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800acf4:	687a      	ldr	r2, [r7, #4]
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	212c      	movs	r1, #44	@ 0x2c
 800acfa:	fb01 f303 	mul.w	r3, r1, r3
 800acfe:	4413      	add	r3, r2
 800ad00:	3361      	adds	r3, #97	@ 0x61
 800ad02:	2209      	movs	r2, #9
 800ad04:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	68fa      	ldr	r2, [r7, #12]
 800ad0c:	b2d2      	uxtb	r2, r2
 800ad0e:	4611      	mov	r1, r2
 800ad10:	4618      	mov	r0, r3
 800ad12:	f009 fbd0 	bl	80144b6 <USB_HC_Halt>
 800ad16:	e026      	b.n	800ad66 <HCD_HC_IN_IRQHandler+0x1b0>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_TXERR))
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	68fa      	ldr	r2, [r7, #12]
 800ad1e:	b2d2      	uxtb	r2, r2
 800ad20:	4611      	mov	r1, r2
 800ad22:	4618      	mov	r0, r3
 800ad24:	f008 ff75 	bl	8013c12 <USB_ReadChInterrupts>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad2e:	2b80      	cmp	r3, #128	@ 0x80
 800ad30:	d119      	bne.n	800ad66 <HCD_HC_IN_IRQHandler+0x1b0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	015a      	lsls	r2, r3, #5
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	4413      	add	r3, r2
 800ad3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad3e:	461a      	mov	r2, r3
 800ad40:	2380      	movs	r3, #128	@ 0x80
 800ad42:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800ad44:	687a      	ldr	r2, [r7, #4]
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	212c      	movs	r1, #44	@ 0x2c
 800ad4a:	fb01 f303 	mul.w	r3, r1, r3
 800ad4e:	4413      	add	r3, r2
 800ad50:	3361      	adds	r3, #97	@ 0x61
 800ad52:	2207      	movs	r2, #7
 800ad54:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	b2d2      	uxtb	r2, r2
 800ad5e:	4611      	mov	r1, r2
 800ad60:	4618      	mov	r0, r3
 800ad62:	f009 fba8 	bl	80144b6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_FRMOR))
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	68fa      	ldr	r2, [r7, #12]
 800ad6c:	b2d2      	uxtb	r2, r2
 800ad6e:	4611      	mov	r1, r2
 800ad70:	4618      	mov	r0, r3
 800ad72:	f008 ff4e 	bl	8013c12 <USB_ReadChInterrupts>
 800ad76:	4603      	mov	r3, r0
 800ad78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad80:	d112      	bne.n	800ada8 <HCD_HC_IN_IRQHandler+0x1f2>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	b2d2      	uxtb	r2, r2
 800ad8a:	4611      	mov	r1, r2
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f009 fb92 	bl	80144b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	015a      	lsls	r2, r3, #5
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	4413      	add	r3, r2
 800ad9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad9e:	461a      	mov	r2, r3
 800ada0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ada4:	6093      	str	r3, [r2, #8]
 800ada6:	e325      	b.n	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_XFRC))
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	68fa      	ldr	r2, [r7, #12]
 800adae:	b2d2      	uxtb	r2, r2
 800adb0:	4611      	mov	r1, r2
 800adb2:	4618      	mov	r0, r3
 800adb4:	f008 ff2d 	bl	8013c12 <USB_ReadChInterrupts>
 800adb8:	4603      	mov	r3, r0
 800adba:	f003 0301 	and.w	r3, r3, #1
 800adbe:	2b01      	cmp	r3, #1
 800adc0:	f040 80e8 	bne.w	800af94 <HCD_HC_IN_IRQHandler+0x3de>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	015a      	lsls	r2, r3, #5
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	4413      	add	r3, r2
 800adcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800add0:	461a      	mov	r2, r3
 800add2:	2320      	movs	r3, #32
 800add4:	6093      	str	r3, [r2, #8]

    if (hhcd->Init.dma_enable != 0U)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	691b      	ldr	r3, [r3, #16]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d019      	beq.n	800ae12 <HCD_HC_IN_IRQHandler+0x25c>
    {
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800adde:	687a      	ldr	r2, [r7, #4]
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	212c      	movs	r1, #44	@ 0x2c
 800ade4:	fb01 f303 	mul.w	r3, r1, r3
 800ade8:	4413      	add	r3, r2
 800adea:	3348      	adds	r3, #72	@ 0x48
 800adec:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	0159      	lsls	r1, r3, #5
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	440b      	add	r3, r1
 800adf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adfa:	691b      	ldr	r3, [r3, #16]
 800adfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800ae00:	1ad2      	subs	r2, r2, r3
 800ae02:	6879      	ldr	r1, [r7, #4]
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	202c      	movs	r0, #44	@ 0x2c
 800ae08:	fb00 f303 	mul.w	r3, r0, r3
 800ae0c:	440b      	add	r3, r1
 800ae0e:	3350      	adds	r3, #80	@ 0x50
 800ae10:	601a      	str	r2, [r3, #0]
    }

    hhcd->hc[ch_num].state = HC_XFRC;
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	212c      	movs	r1, #44	@ 0x2c
 800ae18:	fb01 f303 	mul.w	r3, r1, r3
 800ae1c:	4413      	add	r3, r2
 800ae1e:	3361      	adds	r3, #97	@ 0x61
 800ae20:	2201      	movs	r2, #1
 800ae22:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	212c      	movs	r1, #44	@ 0x2c
 800ae2a:	fb01 f303 	mul.w	r3, r1, r3
 800ae2e:	4413      	add	r3, r2
 800ae30:	335c      	adds	r3, #92	@ 0x5c
 800ae32:	2200      	movs	r2, #0
 800ae34:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	015a      	lsls	r2, r3, #5
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae42:	461a      	mov	r2, r3
 800ae44:	2301      	movs	r3, #1
 800ae46:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	212c      	movs	r1, #44	@ 0x2c
 800ae4e:	fb01 f303 	mul.w	r3, r1, r3
 800ae52:	4413      	add	r3, r2
 800ae54:	333f      	adds	r3, #63	@ 0x3f
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d009      	beq.n	800ae70 <HCD_HC_IN_IRQHandler+0x2ba>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800ae5c:	687a      	ldr	r2, [r7, #4]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	212c      	movs	r1, #44	@ 0x2c
 800ae62:	fb01 f303 	mul.w	r3, r1, r3
 800ae66:	4413      	add	r3, r2
 800ae68:	333f      	adds	r3, #63	@ 0x3f
 800ae6a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800ae6c:	2b02      	cmp	r3, #2
 800ae6e:	d111      	bne.n	800ae94 <HCD_HC_IN_IRQHandler+0x2de>
    {
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	68fa      	ldr	r2, [r7, #12]
 800ae76:	b2d2      	uxtb	r2, r2
 800ae78:	4611      	mov	r1, r2
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	f009 fb1b 	bl	80144b6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	015a      	lsls	r2, r3, #5
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	4413      	add	r3, r2
 800ae88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae8c:	461a      	mov	r2, r3
 800ae8e:	2310      	movs	r3, #16
 800ae90:	6093      	str	r3, [r2, #8]
 800ae92:	e03a      	b.n	800af0a <HCD_HC_IN_IRQHandler+0x354>
    }
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	212c      	movs	r1, #44	@ 0x2c
 800ae9a:	fb01 f303 	mul.w	r3, r1, r3
 800ae9e:	4413      	add	r3, r2
 800aea0:	333f      	adds	r3, #63	@ 0x3f
 800aea2:	781b      	ldrb	r3, [r3, #0]
 800aea4:	2b03      	cmp	r3, #3
 800aea6:	d009      	beq.n	800aebc <HCD_HC_IN_IRQHandler+0x306>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 800aea8:	687a      	ldr	r2, [r7, #4]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	212c      	movs	r1, #44	@ 0x2c
 800aeae:	fb01 f303 	mul.w	r3, r1, r3
 800aeb2:	4413      	add	r3, r2
 800aeb4:	333f      	adds	r3, #63	@ 0x3f
 800aeb6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800aeb8:	2b01      	cmp	r3, #1
 800aeba:	d126      	bne.n	800af0a <HCD_HC_IN_IRQHandler+0x354>
    {
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	015a      	lsls	r2, r3, #5
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	4413      	add	r3, r2
 800aec4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	68fa      	ldr	r2, [r7, #12]
 800aecc:	0151      	lsls	r1, r2, #5
 800aece:	693a      	ldr	r2, [r7, #16]
 800aed0:	440a      	add	r2, r1
 800aed2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800aed6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800aeda:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	212c      	movs	r1, #44	@ 0x2c
 800aee2:	fb01 f303 	mul.w	r3, r1, r3
 800aee6:	4413      	add	r3, r2
 800aee8:	3360      	adds	r3, #96	@ 0x60
 800aeea:	2201      	movs	r2, #1
 800aeec:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	b2d9      	uxtb	r1, r3
 800aef2:	687a      	ldr	r2, [r7, #4]
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	202c      	movs	r0, #44	@ 0x2c
 800aef8:	fb00 f303 	mul.w	r3, r0, r3
 800aefc:	4413      	add	r3, r2
 800aefe:	3360      	adds	r3, #96	@ 0x60
 800af00:	781b      	ldrb	r3, [r3, #0]
 800af02:	461a      	mov	r2, r3
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f012 f879 	bl	801cffc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	691b      	ldr	r3, [r3, #16]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d12b      	bne.n	800af6a <HCD_HC_IN_IRQHandler+0x3b4>
    {
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800af12:	687a      	ldr	r2, [r7, #4]
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	212c      	movs	r1, #44	@ 0x2c
 800af18:	fb01 f303 	mul.w	r3, r1, r3
 800af1c:	4413      	add	r3, r2
 800af1e:	3348      	adds	r3, #72	@ 0x48
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	6879      	ldr	r1, [r7, #4]
 800af24:	68fa      	ldr	r2, [r7, #12]
 800af26:	202c      	movs	r0, #44	@ 0x2c
 800af28:	fb00 f202 	mul.w	r2, r0, r2
 800af2c:	440a      	add	r2, r1
 800af2e:	3240      	adds	r2, #64	@ 0x40
 800af30:	8812      	ldrh	r2, [r2, #0]
 800af32:	fbb3 f3f2 	udiv	r3, r3, r2
 800af36:	f003 0301 	and.w	r3, r3, #1
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	f000 825a 	beq.w	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
      {
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	212c      	movs	r1, #44	@ 0x2c
 800af46:	fb01 f303 	mul.w	r3, r1, r3
 800af4a:	4413      	add	r3, r2
 800af4c:	3354      	adds	r3, #84	@ 0x54
 800af4e:	781b      	ldrb	r3, [r3, #0]
 800af50:	f083 0301 	eor.w	r3, r3, #1
 800af54:	b2d8      	uxtb	r0, r3
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	212c      	movs	r1, #44	@ 0x2c
 800af5c:	fb01 f303 	mul.w	r3, r1, r3
 800af60:	4413      	add	r3, r2
 800af62:	3354      	adds	r3, #84	@ 0x54
 800af64:	4602      	mov	r2, r0
 800af66:	701a      	strb	r2, [r3, #0]
 800af68:	e244      	b.n	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
      }
    }
    else
    {
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	212c      	movs	r1, #44	@ 0x2c
 800af70:	fb01 f303 	mul.w	r3, r1, r3
 800af74:	4413      	add	r3, r2
 800af76:	3354      	adds	r3, #84	@ 0x54
 800af78:	781b      	ldrb	r3, [r3, #0]
 800af7a:	f083 0301 	eor.w	r3, r3, #1
 800af7e:	b2d8      	uxtb	r0, r3
 800af80:	687a      	ldr	r2, [r7, #4]
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	212c      	movs	r1, #44	@ 0x2c
 800af86:	fb01 f303 	mul.w	r3, r1, r3
 800af8a:	4413      	add	r3, r2
 800af8c:	3354      	adds	r3, #84	@ 0x54
 800af8e:	4602      	mov	r2, r0
 800af90:	701a      	strb	r2, [r3, #0]
 800af92:	e22f      	b.n	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_ACK))
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	68fa      	ldr	r2, [r7, #12]
 800af9a:	b2d2      	uxtb	r2, r2
 800af9c:	4611      	mov	r1, r2
 800af9e:	4618      	mov	r0, r3
 800afa0:	f008 fe37 	bl	8013c12 <USB_ReadChInterrupts>
 800afa4:	4603      	mov	r3, r0
 800afa6:	f003 0320 	and.w	r3, r3, #32
 800afaa:	2b20      	cmp	r3, #32
 800afac:	d109      	bne.n	800afc2 <HCD_HC_IN_IRQHandler+0x40c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	015a      	lsls	r2, r3, #5
 800afb2:	693b      	ldr	r3, [r7, #16]
 800afb4:	4413      	add	r3, r2
 800afb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afba:	461a      	mov	r2, r3
 800afbc:	2320      	movs	r3, #32
 800afbe:	6093      	str	r3, [r2, #8]
 800afc0:	e218      	b.n	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_CHH))
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	68fa      	ldr	r2, [r7, #12]
 800afc8:	b2d2      	uxtb	r2, r2
 800afca:	4611      	mov	r1, r2
 800afcc:	4618      	mov	r0, r3
 800afce:	f008 fe20 	bl	8013c12 <USB_ReadChInterrupts>
 800afd2:	4603      	mov	r3, r0
 800afd4:	f003 0302 	and.w	r3, r3, #2
 800afd8:	2b02      	cmp	r3, #2
 800afda:	f040 816b 	bne.w	800b2b4 <HCD_HC_IN_IRQHandler+0x6fe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	015a      	lsls	r2, r3, #5
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	4413      	add	r3, r2
 800afe6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800afea:	461a      	mov	r2, r3
 800afec:	2302      	movs	r3, #2
 800afee:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800aff0:	687a      	ldr	r2, [r7, #4]
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	212c      	movs	r1, #44	@ 0x2c
 800aff6:	fb01 f303 	mul.w	r3, r1, r3
 800affa:	4413      	add	r3, r2
 800affc:	3361      	adds	r3, #97	@ 0x61
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	2b01      	cmp	r3, #1
 800b002:	d112      	bne.n	800b02a <HCD_HC_IN_IRQHandler+0x474>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b004:	687a      	ldr	r2, [r7, #4]
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	212c      	movs	r1, #44	@ 0x2c
 800b00a:	fb01 f303 	mul.w	r3, r1, r3
 800b00e:	4413      	add	r3, r2
 800b010:	3361      	adds	r3, #97	@ 0x61
 800b012:	2202      	movs	r2, #2
 800b014:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800b016:	687a      	ldr	r2, [r7, #4]
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	212c      	movs	r1, #44	@ 0x2c
 800b01c:	fb01 f303 	mul.w	r3, r1, r3
 800b020:	4413      	add	r3, r2
 800b022:	3360      	adds	r3, #96	@ 0x60
 800b024:	2201      	movs	r2, #1
 800b026:	701a      	strb	r2, [r3, #0]
 800b028:	e135      	b.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800b02a:	687a      	ldr	r2, [r7, #4]
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	212c      	movs	r1, #44	@ 0x2c
 800b030:	fb01 f303 	mul.w	r3, r1, r3
 800b034:	4413      	add	r3, r2
 800b036:	3361      	adds	r3, #97	@ 0x61
 800b038:	781b      	ldrb	r3, [r3, #0]
 800b03a:	2b06      	cmp	r3, #6
 800b03c:	d112      	bne.n	800b064 <HCD_HC_IN_IRQHandler+0x4ae>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	212c      	movs	r1, #44	@ 0x2c
 800b044:	fb01 f303 	mul.w	r3, r1, r3
 800b048:	4413      	add	r3, r2
 800b04a:	3361      	adds	r3, #97	@ 0x61
 800b04c:	2202      	movs	r2, #2
 800b04e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800b050:	687a      	ldr	r2, [r7, #4]
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	212c      	movs	r1, #44	@ 0x2c
 800b056:	fb01 f303 	mul.w	r3, r1, r3
 800b05a:	4413      	add	r3, r2
 800b05c:	3360      	adds	r3, #96	@ 0x60
 800b05e:	2205      	movs	r2, #5
 800b060:	701a      	strb	r2, [r3, #0]
 800b062:	e118      	b.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800b064:	687a      	ldr	r2, [r7, #4]
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	212c      	movs	r1, #44	@ 0x2c
 800b06a:	fb01 f303 	mul.w	r3, r1, r3
 800b06e:	4413      	add	r3, r2
 800b070:	3361      	adds	r3, #97	@ 0x61
 800b072:	781b      	ldrb	r3, [r3, #0]
 800b074:	2b07      	cmp	r3, #7
 800b076:	d009      	beq.n	800b08c <HCD_HC_IN_IRQHandler+0x4d6>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800b078:	687a      	ldr	r2, [r7, #4]
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	212c      	movs	r1, #44	@ 0x2c
 800b07e:	fb01 f303 	mul.w	r3, r1, r3
 800b082:	4413      	add	r3, r2
 800b084:	3361      	adds	r3, #97	@ 0x61
 800b086:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800b088:	2b09      	cmp	r3, #9
 800b08a:	d159      	bne.n	800b140 <HCD_HC_IN_IRQHandler+0x58a>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	212c      	movs	r1, #44	@ 0x2c
 800b092:	fb01 f303 	mul.w	r3, r1, r3
 800b096:	4413      	add	r3, r2
 800b098:	3361      	adds	r3, #97	@ 0x61
 800b09a:	2202      	movs	r2, #2
 800b09c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].ErrCnt++;
 800b09e:	687a      	ldr	r2, [r7, #4]
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	212c      	movs	r1, #44	@ 0x2c
 800b0a4:	fb01 f303 	mul.w	r3, r1, r3
 800b0a8:	4413      	add	r3, r2
 800b0aa:	335c      	adds	r3, #92	@ 0x5c
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	1c5a      	adds	r2, r3, #1
 800b0b0:	6879      	ldr	r1, [r7, #4]
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	202c      	movs	r0, #44	@ 0x2c
 800b0b6:	fb00 f303 	mul.w	r3, r0, r3
 800b0ba:	440b      	add	r3, r1
 800b0bc:	335c      	adds	r3, #92	@ 0x5c
 800b0be:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	212c      	movs	r1, #44	@ 0x2c
 800b0c6:	fb01 f303 	mul.w	r3, r1, r3
 800b0ca:	4413      	add	r3, r2
 800b0cc:	335c      	adds	r3, #92	@ 0x5c
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	2b02      	cmp	r3, #2
 800b0d2:	d912      	bls.n	800b0fa <HCD_HC_IN_IRQHandler+0x544>
      {
        hhcd->hc[ch_num].ErrCnt = 0U;
 800b0d4:	687a      	ldr	r2, [r7, #4]
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	212c      	movs	r1, #44	@ 0x2c
 800b0da:	fb01 f303 	mul.w	r3, r1, r3
 800b0de:	4413      	add	r3, r2
 800b0e0:	335c      	adds	r3, #92	@ 0x5c
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800b0e6:	687a      	ldr	r2, [r7, #4]
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	212c      	movs	r1, #44	@ 0x2c
 800b0ec:	fb01 f303 	mul.w	r3, r1, r3
 800b0f0:	4413      	add	r3, r2
 800b0f2:	3360      	adds	r3, #96	@ 0x60
 800b0f4:	2204      	movs	r2, #4
 800b0f6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800b0f8:	e0cd      	b.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
      }
      else
      {
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800b0fa:	687a      	ldr	r2, [r7, #4]
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	212c      	movs	r1, #44	@ 0x2c
 800b100:	fb01 f303 	mul.w	r3, r1, r3
 800b104:	4413      	add	r3, r2
 800b106:	3360      	adds	r3, #96	@ 0x60
 800b108:	2202      	movs	r2, #2
 800b10a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel */
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	015a      	lsls	r2, r3, #5
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	4413      	add	r3, r2
 800b114:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b122:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b12a:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	015a      	lsls	r2, r3, #5
 800b130:	693b      	ldr	r3, [r7, #16]
 800b132:	4413      	add	r3, r2
 800b134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b138:	461a      	mov	r2, r3
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800b13e:	e0aa      	b.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
      }
    }
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	212c      	movs	r1, #44	@ 0x2c
 800b146:	fb01 f303 	mul.w	r3, r1, r3
 800b14a:	4413      	add	r3, r2
 800b14c:	3361      	adds	r3, #97	@ 0x61
 800b14e:	781b      	ldrb	r3, [r3, #0]
 800b150:	2b05      	cmp	r3, #5
 800b152:	d109      	bne.n	800b168 <HCD_HC_IN_IRQHandler+0x5b2>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b154:	687a      	ldr	r2, [r7, #4]
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	212c      	movs	r1, #44	@ 0x2c
 800b15a:	fb01 f303 	mul.w	r3, r1, r3
 800b15e:	4413      	add	r3, r2
 800b160:	3361      	adds	r3, #97	@ 0x61
 800b162:	2202      	movs	r2, #2
 800b164:	701a      	strb	r2, [r3, #0]
 800b166:	e096      	b.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else if (hhcd->hc[ch_num].state == HC_ACK)
 800b168:	687a      	ldr	r2, [r7, #4]
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	212c      	movs	r1, #44	@ 0x2c
 800b16e:	fb01 f303 	mul.w	r3, r1, r3
 800b172:	4413      	add	r3, r2
 800b174:	3361      	adds	r3, #97	@ 0x61
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	2b03      	cmp	r3, #3
 800b17a:	d109      	bne.n	800b190 <HCD_HC_IN_IRQHandler+0x5da>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b17c:	687a      	ldr	r2, [r7, #4]
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	212c      	movs	r1, #44	@ 0x2c
 800b182:	fb01 f303 	mul.w	r3, r1, r3
 800b186:	4413      	add	r3, r2
 800b188:	3361      	adds	r3, #97	@ 0x61
 800b18a:	2202      	movs	r2, #2
 800b18c:	701a      	strb	r2, [r3, #0]
 800b18e:	e082      	b.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	212c      	movs	r1, #44	@ 0x2c
 800b196:	fb01 f303 	mul.w	r3, r1, r3
 800b19a:	4413      	add	r3, r2
 800b19c:	3361      	adds	r3, #97	@ 0x61
 800b19e:	781b      	ldrb	r3, [r3, #0]
 800b1a0:	2b04      	cmp	r3, #4
 800b1a2:	d13f      	bne.n	800b224 <HCD_HC_IN_IRQHandler+0x66e>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b1a4:	687a      	ldr	r2, [r7, #4]
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	212c      	movs	r1, #44	@ 0x2c
 800b1aa:	fb01 f303 	mul.w	r3, r1, r3
 800b1ae:	4413      	add	r3, r2
 800b1b0:	3361      	adds	r3, #97	@ 0x61
 800b1b2:	2202      	movs	r2, #2
 800b1b4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800b1b6:	687a      	ldr	r2, [r7, #4]
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	212c      	movs	r1, #44	@ 0x2c
 800b1bc:	fb01 f303 	mul.w	r3, r1, r3
 800b1c0:	4413      	add	r3, r2
 800b1c2:	3360      	adds	r3, #96	@ 0x60
 800b1c4:	2202      	movs	r2, #2
 800b1c6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800b1c8:	687a      	ldr	r2, [r7, #4]
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	212c      	movs	r1, #44	@ 0x2c
 800b1ce:	fb01 f303 	mul.w	r3, r1, r3
 800b1d2:	4413      	add	r3, r2
 800b1d4:	333f      	adds	r3, #63	@ 0x3f
 800b1d6:	781b      	ldrb	r3, [r3, #0]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d009      	beq.n	800b1f0 <HCD_HC_IN_IRQHandler+0x63a>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800b1dc:	687a      	ldr	r2, [r7, #4]
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	212c      	movs	r1, #44	@ 0x2c
 800b1e2:	fb01 f303 	mul.w	r3, r1, r3
 800b1e6:	4413      	add	r3, r2
 800b1e8:	333f      	adds	r3, #63	@ 0x3f
 800b1ea:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800b1ec:	2b02      	cmp	r3, #2
 800b1ee:	d152      	bne.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	015a      	lsls	r2, r3, #5
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	4413      	add	r3, r2
 800b1f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800b206:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b20e:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	015a      	lsls	r2, r3, #5
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	4413      	add	r3, r2
 800b218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b21c:	461a      	mov	r2, r3
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	6013      	str	r3, [r2, #0]
 800b222:	e038      	b.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
      }
    }
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	212c      	movs	r1, #44	@ 0x2c
 800b22a:	fb01 f303 	mul.w	r3, r1, r3
 800b22e:	4413      	add	r3, r2
 800b230:	3361      	adds	r3, #97	@ 0x61
 800b232:	781b      	ldrb	r3, [r3, #0]
 800b234:	2b08      	cmp	r3, #8
 800b236:	d123      	bne.n	800b280 <HCD_HC_IN_IRQHandler+0x6ca>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b238:	687a      	ldr	r2, [r7, #4]
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	212c      	movs	r1, #44	@ 0x2c
 800b23e:	fb01 f303 	mul.w	r3, r1, r3
 800b242:	4413      	add	r3, r2
 800b244:	3361      	adds	r3, #97	@ 0x61
 800b246:	2202      	movs	r2, #2
 800b248:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].ErrCnt++;
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	212c      	movs	r1, #44	@ 0x2c
 800b250:	fb01 f303 	mul.w	r3, r1, r3
 800b254:	4413      	add	r3, r2
 800b256:	335c      	adds	r3, #92	@ 0x5c
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	1c5a      	adds	r2, r3, #1
 800b25c:	6879      	ldr	r1, [r7, #4]
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	202c      	movs	r0, #44	@ 0x2c
 800b262:	fb00 f303 	mul.w	r3, r0, r3
 800b266:	440b      	add	r3, r1
 800b268:	335c      	adds	r3, #92	@ 0x5c
 800b26a:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800b26c:	687a      	ldr	r2, [r7, #4]
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	212c      	movs	r1, #44	@ 0x2c
 800b272:	fb01 f303 	mul.w	r3, r1, r3
 800b276:	4413      	add	r3, r2
 800b278:	3360      	adds	r3, #96	@ 0x60
 800b27a:	2204      	movs	r2, #4
 800b27c:	701a      	strb	r2, [r3, #0]
 800b27e:	e00a      	b.n	800b296 <HCD_HC_IN_IRQHandler+0x6e0>
    }
    else
    {
      if (hhcd->hc[ch_num].state == HC_HALTED)
 800b280:	687a      	ldr	r2, [r7, #4]
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	212c      	movs	r1, #44	@ 0x2c
 800b286:	fb01 f303 	mul.w	r3, r1, r3
 800b28a:	4413      	add	r3, r2
 800b28c:	3361      	adds	r3, #97	@ 0x61
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	2b02      	cmp	r3, #2
 800b292:	f000 80ae 	beq.w	800b3f2 <HCD_HC_IN_IRQHandler+0x83c>
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	b2d9      	uxtb	r1, r3
 800b29a:	687a      	ldr	r2, [r7, #4]
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	202c      	movs	r0, #44	@ 0x2c
 800b2a0:	fb00 f303 	mul.w	r3, r0, r3
 800b2a4:	4413      	add	r3, r2
 800b2a6:	3360      	adds	r3, #96	@ 0x60
 800b2a8:	781b      	ldrb	r3, [r3, #0]
 800b2aa:	461a      	mov	r2, r3
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f011 fea5 	bl	801cffc <HAL_HCD_HC_NotifyURBChange_Callback>
 800b2b2:	e09f      	b.n	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NYET))
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	68fa      	ldr	r2, [r7, #12]
 800b2ba:	b2d2      	uxtb	r2, r2
 800b2bc:	4611      	mov	r1, r2
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f008 fca7 	bl	8013c12 <USB_ReadChInterrupts>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2ca:	2b40      	cmp	r3, #64	@ 0x40
 800b2cc:	d123      	bne.n	800b316 <HCD_HC_IN_IRQHandler+0x760>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	015a      	lsls	r2, r3, #5
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b2da:	461a      	mov	r2, r3
 800b2dc:	2340      	movs	r3, #64	@ 0x40
 800b2de:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_NYET;
 800b2e0:	687a      	ldr	r2, [r7, #4]
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	212c      	movs	r1, #44	@ 0x2c
 800b2e6:	fb01 f303 	mul.w	r3, r1, r3
 800b2ea:	4413      	add	r3, r2
 800b2ec:	3361      	adds	r3, #97	@ 0x61
 800b2ee:	2205      	movs	r2, #5
 800b2f0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800b2f2:	687a      	ldr	r2, [r7, #4]
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	212c      	movs	r1, #44	@ 0x2c
 800b2f8:	fb01 f303 	mul.w	r3, r1, r3
 800b2fc:	4413      	add	r3, r2
 800b2fe:	335c      	adds	r3, #92	@ 0x5c
 800b300:	2200      	movs	r2, #0
 800b302:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	68fa      	ldr	r2, [r7, #12]
 800b30a:	b2d2      	uxtb	r2, r2
 800b30c:	4611      	mov	r1, r2
 800b30e:	4618      	mov	r0, r3
 800b310:	f009 f8d1 	bl	80144b6 <USB_HC_Halt>
 800b314:	e06e      	b.n	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NAK))
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	68fa      	ldr	r2, [r7, #12]
 800b31c:	b2d2      	uxtb	r2, r2
 800b31e:	4611      	mov	r1, r2
 800b320:	4618      	mov	r0, r3
 800b322:	f008 fc76 	bl	8013c12 <USB_ReadChInterrupts>
 800b326:	4603      	mov	r3, r0
 800b328:	f003 0310 	and.w	r3, r3, #16
 800b32c:	2b10      	cmp	r3, #16
 800b32e:	d161      	bne.n	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
  {
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	212c      	movs	r1, #44	@ 0x2c
 800b336:	fb01 f303 	mul.w	r3, r1, r3
 800b33a:	4413      	add	r3, r2
 800b33c:	333f      	adds	r3, #63	@ 0x3f
 800b33e:	781b      	ldrb	r3, [r3, #0]
 800b340:	2b03      	cmp	r3, #3
 800b342:	d11a      	bne.n	800b37a <HCD_HC_IN_IRQHandler+0x7c4>
    {
      hhcd->hc[ch_num].ErrCnt = 0U;
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	212c      	movs	r1, #44	@ 0x2c
 800b34a:	fb01 f303 	mul.w	r3, r1, r3
 800b34e:	4413      	add	r3, r2
 800b350:	335c      	adds	r3, #92	@ 0x5c
 800b352:	2200      	movs	r2, #0
 800b354:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	212c      	movs	r1, #44	@ 0x2c
 800b35c:	fb01 f303 	mul.w	r3, r1, r3
 800b360:	4413      	add	r3, r2
 800b362:	3361      	adds	r3, #97	@ 0x61
 800b364:	2204      	movs	r2, #4
 800b366:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	68fa      	ldr	r2, [r7, #12]
 800b36e:	b2d2      	uxtb	r2, r2
 800b370:	4611      	mov	r1, r2
 800b372:	4618      	mov	r0, r3
 800b374:	f009 f89f 	bl	80144b6 <USB_HC_Halt>
 800b378:	e031      	b.n	800b3de <HCD_HC_IN_IRQHandler+0x828>
    }
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800b37a:	687a      	ldr	r2, [r7, #4]
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	212c      	movs	r1, #44	@ 0x2c
 800b380:	fb01 f303 	mul.w	r3, r1, r3
 800b384:	4413      	add	r3, r2
 800b386:	333f      	adds	r3, #63	@ 0x3f
 800b388:	781b      	ldrb	r3, [r3, #0]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d009      	beq.n	800b3a2 <HCD_HC_IN_IRQHandler+0x7ec>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	212c      	movs	r1, #44	@ 0x2c
 800b394:	fb01 f303 	mul.w	r3, r1, r3
 800b398:	4413      	add	r3, r2
 800b39a:	333f      	adds	r3, #63	@ 0x3f
 800b39c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800b39e:	2b02      	cmp	r3, #2
 800b3a0:	d11d      	bne.n	800b3de <HCD_HC_IN_IRQHandler+0x828>
    {
      hhcd->hc[ch_num].ErrCnt = 0U;
 800b3a2:	687a      	ldr	r2, [r7, #4]
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	212c      	movs	r1, #44	@ 0x2c
 800b3a8:	fb01 f303 	mul.w	r3, r1, r3
 800b3ac:	4413      	add	r3, r2
 800b3ae:	335c      	adds	r3, #92	@ 0x5c
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	601a      	str	r2, [r3, #0]

      if (hhcd->Init.dma_enable == 0U)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	691b      	ldr	r3, [r3, #16]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d110      	bne.n	800b3de <HCD_HC_IN_IRQHandler+0x828>
      {
        hhcd->hc[ch_num].state = HC_NAK;
 800b3bc:	687a      	ldr	r2, [r7, #4]
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	212c      	movs	r1, #44	@ 0x2c
 800b3c2:	fb01 f303 	mul.w	r3, r1, r3
 800b3c6:	4413      	add	r3, r2
 800b3c8:	3361      	adds	r3, #97	@ 0x61
 800b3ca:	2204      	movs	r2, #4
 800b3cc:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	68fa      	ldr	r2, [r7, #12]
 800b3d4:	b2d2      	uxtb	r2, r2
 800b3d6:	4611      	mov	r1, r2
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f009 f86c 	bl	80144b6 <USB_HC_Halt>
    }
    else
    {
      /* ... */
    }
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	015a      	lsls	r2, r3, #5
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	4413      	add	r3, r2
 800b3e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	2310      	movs	r3, #16
 800b3ee:	6093      	str	r3, [r2, #8]
 800b3f0:	e000      	b.n	800b3f4 <HCD_HC_IN_IRQHandler+0x83e>
        return;
 800b3f2:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800b3f4:	3718      	adds	r7, #24
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800b3fa:	b580      	push	{r7, lr}
 800b3fc:	b088      	sub	sp, #32
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
 800b402:	460b      	mov	r3, r1
 800b404:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b40c:	69fb      	ldr	r3, [r7, #28]
 800b40e:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800b410:	78fb      	ldrb	r3, [r7, #3]
 800b412:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_AHBERR))
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	697a      	ldr	r2, [r7, #20]
 800b41a:	b2d2      	uxtb	r2, r2
 800b41c:	4611      	mov	r1, r2
 800b41e:	4618      	mov	r0, r3
 800b420:	f008 fbf7 	bl	8013c12 <USB_ReadChInterrupts>
 800b424:	4603      	mov	r3, r0
 800b426:	f003 0304 	and.w	r3, r3, #4
 800b42a:	2b04      	cmp	r3, #4
 800b42c:	d11a      	bne.n	800b464 <HCD_HC_OUT_IRQHandler+0x6a>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	015a      	lsls	r2, r3, #5
 800b432:	69bb      	ldr	r3, [r7, #24]
 800b434:	4413      	add	r3, r2
 800b436:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b43a:	461a      	mov	r2, r3
 800b43c:	2304      	movs	r3, #4
 800b43e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800b440:	687a      	ldr	r2, [r7, #4]
 800b442:	697b      	ldr	r3, [r7, #20]
 800b444:	212c      	movs	r1, #44	@ 0x2c
 800b446:	fb01 f303 	mul.w	r3, r1, r3
 800b44a:	4413      	add	r3, r2
 800b44c:	3361      	adds	r3, #97	@ 0x61
 800b44e:	2207      	movs	r2, #7
 800b450:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	697a      	ldr	r2, [r7, #20]
 800b458:	b2d2      	uxtb	r2, r2
 800b45a:	4611      	mov	r1, r2
 800b45c:	4618      	mov	r0, r3
 800b45e:	f009 f82a 	bl	80144b6 <USB_HC_Halt>
 800b462:	e393      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_ACK))
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	697a      	ldr	r2, [r7, #20]
 800b46a:	b2d2      	uxtb	r2, r2
 800b46c:	4611      	mov	r1, r2
 800b46e:	4618      	mov	r0, r3
 800b470:	f008 fbcf 	bl	8013c12 <USB_ReadChInterrupts>
 800b474:	4603      	mov	r3, r0
 800b476:	f003 0320 	and.w	r3, r3, #32
 800b47a:	2b20      	cmp	r3, #32
 800b47c:	d137      	bne.n	800b4ee <HCD_HC_OUT_IRQHandler+0xf4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800b47e:	697b      	ldr	r3, [r7, #20]
 800b480:	015a      	lsls	r2, r3, #5
 800b482:	69bb      	ldr	r3, [r7, #24]
 800b484:	4413      	add	r3, r2
 800b486:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b48a:	461a      	mov	r2, r3
 800b48c:	2320      	movs	r3, #32
 800b48e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[ch_num].do_ping == 1U)
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	212c      	movs	r1, #44	@ 0x2c
 800b496:	fb01 f303 	mul.w	r3, r1, r3
 800b49a:	4413      	add	r3, r2
 800b49c:	333d      	adds	r3, #61	@ 0x3d
 800b49e:	781b      	ldrb	r3, [r3, #0]
 800b4a0:	2b01      	cmp	r3, #1
 800b4a2:	f040 8373 	bne.w	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
    {
      hhcd->hc[ch_num].do_ping = 0U;
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	212c      	movs	r1, #44	@ 0x2c
 800b4ac:	fb01 f303 	mul.w	r3, r1, r3
 800b4b0:	4413      	add	r3, r2
 800b4b2:	333d      	adds	r3, #61	@ 0x3d
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800b4b8:	687a      	ldr	r2, [r7, #4]
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	212c      	movs	r1, #44	@ 0x2c
 800b4be:	fb01 f303 	mul.w	r3, r1, r3
 800b4c2:	4413      	add	r3, r2
 800b4c4:	3360      	adds	r3, #96	@ 0x60
 800b4c6:	2202      	movs	r2, #2
 800b4c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_ACK;
 800b4ca:	687a      	ldr	r2, [r7, #4]
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	212c      	movs	r1, #44	@ 0x2c
 800b4d0:	fb01 f303 	mul.w	r3, r1, r3
 800b4d4:	4413      	add	r3, r2
 800b4d6:	3361      	adds	r3, #97	@ 0x61
 800b4d8:	2203      	movs	r2, #3
 800b4da:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	697a      	ldr	r2, [r7, #20]
 800b4e2:	b2d2      	uxtb	r2, r2
 800b4e4:	4611      	mov	r1, r2
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	f008 ffe5 	bl	80144b6 <USB_HC_Halt>
 800b4ec:	e34e      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_FRMOR))
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	697a      	ldr	r2, [r7, #20]
 800b4f4:	b2d2      	uxtb	r2, r2
 800b4f6:	4611      	mov	r1, r2
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	f008 fb8a 	bl	8013c12 <USB_ReadChInterrupts>
 800b4fe:	4603      	mov	r3, r0
 800b500:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b508:	d112      	bne.n	800b530 <HCD_HC_OUT_IRQHandler+0x136>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800b50a:	697b      	ldr	r3, [r7, #20]
 800b50c:	015a      	lsls	r2, r3, #5
 800b50e:	69bb      	ldr	r3, [r7, #24]
 800b510:	4413      	add	r3, r2
 800b512:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b516:	461a      	mov	r2, r3
 800b518:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b51c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	697a      	ldr	r2, [r7, #20]
 800b524:	b2d2      	uxtb	r2, r2
 800b526:	4611      	mov	r1, r2
 800b528:	4618      	mov	r0, r3
 800b52a:	f008 ffc4 	bl	80144b6 <USB_HC_Halt>
 800b52e:	e32d      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_XFRC))
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	697a      	ldr	r2, [r7, #20]
 800b536:	b2d2      	uxtb	r2, r2
 800b538:	4611      	mov	r1, r2
 800b53a:	4618      	mov	r0, r3
 800b53c:	f008 fb69 	bl	8013c12 <USB_ReadChInterrupts>
 800b540:	4603      	mov	r3, r0
 800b542:	f003 0301 	and.w	r3, r3, #1
 800b546:	2b01      	cmp	r3, #1
 800b548:	d142      	bne.n	800b5d0 <HCD_HC_OUT_IRQHandler+0x1d6>
  {
    hhcd->hc[ch_num].ErrCnt = 0U;
 800b54a:	687a      	ldr	r2, [r7, #4]
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	212c      	movs	r1, #44	@ 0x2c
 800b550:	fb01 f303 	mul.w	r3, r1, r3
 800b554:	4413      	add	r3, r2
 800b556:	335c      	adds	r3, #92	@ 0x5c
 800b558:	2200      	movs	r2, #0
 800b55a:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NYET))
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	697a      	ldr	r2, [r7, #20]
 800b562:	b2d2      	uxtb	r2, r2
 800b564:	4611      	mov	r1, r2
 800b566:	4618      	mov	r0, r3
 800b568:	f008 fb53 	bl	8013c12 <USB_ReadChInterrupts>
 800b56c:	4603      	mov	r3, r0
 800b56e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b572:	2b40      	cmp	r3, #64	@ 0x40
 800b574:	d111      	bne.n	800b59a <HCD_HC_OUT_IRQHandler+0x1a0>
    {
      hhcd->hc[ch_num].do_ping = 1U;
 800b576:	687a      	ldr	r2, [r7, #4]
 800b578:	697b      	ldr	r3, [r7, #20]
 800b57a:	212c      	movs	r1, #44	@ 0x2c
 800b57c:	fb01 f303 	mul.w	r3, r1, r3
 800b580:	4413      	add	r3, r2
 800b582:	333d      	adds	r3, #61	@ 0x3d
 800b584:	2201      	movs	r2, #1
 800b586:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800b588:	697b      	ldr	r3, [r7, #20]
 800b58a:	015a      	lsls	r2, r3, #5
 800b58c:	69bb      	ldr	r3, [r7, #24]
 800b58e:	4413      	add	r3, r2
 800b590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b594:	461a      	mov	r2, r3
 800b596:	2340      	movs	r3, #64	@ 0x40
 800b598:	6093      	str	r3, [r2, #8]
    }
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	015a      	lsls	r2, r3, #5
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	4413      	add	r3, r2
 800b5a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	2301      	movs	r3, #1
 800b5aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800b5ac:	687a      	ldr	r2, [r7, #4]
 800b5ae:	697b      	ldr	r3, [r7, #20]
 800b5b0:	212c      	movs	r1, #44	@ 0x2c
 800b5b2:	fb01 f303 	mul.w	r3, r1, r3
 800b5b6:	4413      	add	r3, r2
 800b5b8:	3361      	adds	r3, #97	@ 0x61
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	697a      	ldr	r2, [r7, #20]
 800b5c4:	b2d2      	uxtb	r2, r2
 800b5c6:	4611      	mov	r1, r2
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f008 ff74 	bl	80144b6 <USB_HC_Halt>
 800b5ce:	e2dd      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NYET))
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	697a      	ldr	r2, [r7, #20]
 800b5d6:	b2d2      	uxtb	r2, r2
 800b5d8:	4611      	mov	r1, r2
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f008 fb19 	bl	8013c12 <USB_ReadChInterrupts>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5e6:	2b40      	cmp	r3, #64	@ 0x40
 800b5e8:	d12c      	bne.n	800b644 <HCD_HC_OUT_IRQHandler+0x24a>
  {
    hhcd->hc[ch_num].state = HC_NYET;
 800b5ea:	687a      	ldr	r2, [r7, #4]
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	212c      	movs	r1, #44	@ 0x2c
 800b5f0:	fb01 f303 	mul.w	r3, r1, r3
 800b5f4:	4413      	add	r3, r2
 800b5f6:	3361      	adds	r3, #97	@ 0x61
 800b5f8:	2205      	movs	r2, #5
 800b5fa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	212c      	movs	r1, #44	@ 0x2c
 800b602:	fb01 f303 	mul.w	r3, r1, r3
 800b606:	4413      	add	r3, r2
 800b608:	333d      	adds	r3, #61	@ 0x3d
 800b60a:	2201      	movs	r2, #1
 800b60c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800b60e:	687a      	ldr	r2, [r7, #4]
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	212c      	movs	r1, #44	@ 0x2c
 800b614:	fb01 f303 	mul.w	r3, r1, r3
 800b618:	4413      	add	r3, r2
 800b61a:	335c      	adds	r3, #92	@ 0x5c
 800b61c:	2200      	movs	r2, #0
 800b61e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	697a      	ldr	r2, [r7, #20]
 800b626:	b2d2      	uxtb	r2, r2
 800b628:	4611      	mov	r1, r2
 800b62a:	4618      	mov	r0, r3
 800b62c:	f008 ff43 	bl	80144b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800b630:	697b      	ldr	r3, [r7, #20]
 800b632:	015a      	lsls	r2, r3, #5
 800b634:	69bb      	ldr	r3, [r7, #24]
 800b636:	4413      	add	r3, r2
 800b638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b63c:	461a      	mov	r2, r3
 800b63e:	2340      	movs	r3, #64	@ 0x40
 800b640:	6093      	str	r3, [r2, #8]
 800b642:	e2a3      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_STALL))
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	697a      	ldr	r2, [r7, #20]
 800b64a:	b2d2      	uxtb	r2, r2
 800b64c:	4611      	mov	r1, r2
 800b64e:	4618      	mov	r0, r3
 800b650:	f008 fadf 	bl	8013c12 <USB_ReadChInterrupts>
 800b654:	4603      	mov	r3, r0
 800b656:	f003 0308 	and.w	r3, r3, #8
 800b65a:	2b08      	cmp	r3, #8
 800b65c:	d11a      	bne.n	800b694 <HCD_HC_OUT_IRQHandler+0x29a>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	015a      	lsls	r2, r3, #5
 800b662:	69bb      	ldr	r3, [r7, #24]
 800b664:	4413      	add	r3, r2
 800b666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b66a:	461a      	mov	r2, r3
 800b66c:	2308      	movs	r3, #8
 800b66e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	697b      	ldr	r3, [r7, #20]
 800b674:	212c      	movs	r1, #44	@ 0x2c
 800b676:	fb01 f303 	mul.w	r3, r1, r3
 800b67a:	4413      	add	r3, r2
 800b67c:	3361      	adds	r3, #97	@ 0x61
 800b67e:	2206      	movs	r2, #6
 800b680:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	697a      	ldr	r2, [r7, #20]
 800b688:	b2d2      	uxtb	r2, r2
 800b68a:	4611      	mov	r1, r2
 800b68c:	4618      	mov	r0, r3
 800b68e:	f008 ff12 	bl	80144b6 <USB_HC_Halt>
 800b692:	e27b      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_NAK))
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	697a      	ldr	r2, [r7, #20]
 800b69a:	b2d2      	uxtb	r2, r2
 800b69c:	4611      	mov	r1, r2
 800b69e:	4618      	mov	r0, r3
 800b6a0:	f008 fab7 	bl	8013c12 <USB_ReadChInterrupts>
 800b6a4:	4603      	mov	r3, r0
 800b6a6:	f003 0310 	and.w	r3, r3, #16
 800b6aa:	2b10      	cmp	r3, #16
 800b6ac:	d140      	bne.n	800b730 <HCD_HC_OUT_IRQHandler+0x336>
  {
    hhcd->hc[ch_num].ErrCnt = 0U;
 800b6ae:	687a      	ldr	r2, [r7, #4]
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	212c      	movs	r1, #44	@ 0x2c
 800b6b4:	fb01 f303 	mul.w	r3, r1, r3
 800b6b8:	4413      	add	r3, r2
 800b6ba:	335c      	adds	r3, #92	@ 0x5c
 800b6bc:	2200      	movs	r2, #0
 800b6be:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800b6c0:	687a      	ldr	r2, [r7, #4]
 800b6c2:	697b      	ldr	r3, [r7, #20]
 800b6c4:	212c      	movs	r1, #44	@ 0x2c
 800b6c6:	fb01 f303 	mul.w	r3, r1, r3
 800b6ca:	4413      	add	r3, r2
 800b6cc:	3361      	adds	r3, #97	@ 0x61
 800b6ce:	2204      	movs	r2, #4
 800b6d0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[ch_num].do_ping == 0U)
 800b6d2:	687a      	ldr	r2, [r7, #4]
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	212c      	movs	r1, #44	@ 0x2c
 800b6d8:	fb01 f303 	mul.w	r3, r1, r3
 800b6dc:	4413      	add	r3, r2
 800b6de:	333d      	adds	r3, #61	@ 0x3d
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d112      	bne.n	800b70c <HCD_HC_OUT_IRQHandler+0x312>
    {
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800b6e6:	687a      	ldr	r2, [r7, #4]
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	212c      	movs	r1, #44	@ 0x2c
 800b6ec:	fb01 f303 	mul.w	r3, r1, r3
 800b6f0:	4413      	add	r3, r2
 800b6f2:	333c      	adds	r3, #60	@ 0x3c
 800b6f4:	781b      	ldrb	r3, [r3, #0]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d108      	bne.n	800b70c <HCD_HC_OUT_IRQHandler+0x312>
      {
        hhcd->hc[ch_num].do_ping = 1U;
 800b6fa:	687a      	ldr	r2, [r7, #4]
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	212c      	movs	r1, #44	@ 0x2c
 800b700:	fb01 f303 	mul.w	r3, r1, r3
 800b704:	4413      	add	r3, r2
 800b706:	333d      	adds	r3, #61	@ 0x3d
 800b708:	2201      	movs	r2, #1
 800b70a:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	697a      	ldr	r2, [r7, #20]
 800b712:	b2d2      	uxtb	r2, r2
 800b714:	4611      	mov	r1, r2
 800b716:	4618      	mov	r0, r3
 800b718:	f008 fecd 	bl	80144b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	015a      	lsls	r2, r3, #5
 800b720:	69bb      	ldr	r3, [r7, #24]
 800b722:	4413      	add	r3, r2
 800b724:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b728:	461a      	mov	r2, r3
 800b72a:	2310      	movs	r3, #16
 800b72c:	6093      	str	r3, [r2, #8]
 800b72e:	e22d      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_TXERR))
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	697a      	ldr	r2, [r7, #20]
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	4611      	mov	r1, r2
 800b73a:	4618      	mov	r0, r3
 800b73c:	f008 fa69 	bl	8013c12 <USB_ReadChInterrupts>
 800b740:	4603      	mov	r3, r0
 800b742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b746:	2b80      	cmp	r3, #128	@ 0x80
 800b748:	d164      	bne.n	800b814 <HCD_HC_OUT_IRQHandler+0x41a>
  {
    if (hhcd->Init.dma_enable == 0U)
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	691b      	ldr	r3, [r3, #16]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d111      	bne.n	800b776 <HCD_HC_OUT_IRQHandler+0x37c>
    {
      hhcd->hc[ch_num].state = HC_XACTERR;
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	212c      	movs	r1, #44	@ 0x2c
 800b758:	fb01 f303 	mul.w	r3, r1, r3
 800b75c:	4413      	add	r3, r2
 800b75e:	3361      	adds	r3, #97	@ 0x61
 800b760:	2207      	movs	r2, #7
 800b762:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	697a      	ldr	r2, [r7, #20]
 800b76a:	b2d2      	uxtb	r2, r2
 800b76c:	4611      	mov	r1, r2
 800b76e:	4618      	mov	r0, r3
 800b770:	f008 fea1 	bl	80144b6 <USB_HC_Halt>
 800b774:	e044      	b.n	800b800 <HCD_HC_OUT_IRQHandler+0x406>
    }
    else
    {
      hhcd->hc[ch_num].ErrCnt++;
 800b776:	687a      	ldr	r2, [r7, #4]
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	212c      	movs	r1, #44	@ 0x2c
 800b77c:	fb01 f303 	mul.w	r3, r1, r3
 800b780:	4413      	add	r3, r2
 800b782:	335c      	adds	r3, #92	@ 0x5c
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	1c5a      	adds	r2, r3, #1
 800b788:	6879      	ldr	r1, [r7, #4]
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	202c      	movs	r0, #44	@ 0x2c
 800b78e:	fb00 f303 	mul.w	r3, r0, r3
 800b792:	440b      	add	r3, r1
 800b794:	335c      	adds	r3, #92	@ 0x5c
 800b796:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	212c      	movs	r1, #44	@ 0x2c
 800b79e:	fb01 f303 	mul.w	r3, r1, r3
 800b7a2:	4413      	add	r3, r2
 800b7a4:	335c      	adds	r3, #92	@ 0x5c
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	2b02      	cmp	r3, #2
 800b7aa:	d920      	bls.n	800b7ee <HCD_HC_OUT_IRQHandler+0x3f4>
      {
        hhcd->hc[ch_num].ErrCnt = 0U;
 800b7ac:	687a      	ldr	r2, [r7, #4]
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	212c      	movs	r1, #44	@ 0x2c
 800b7b2:	fb01 f303 	mul.w	r3, r1, r3
 800b7b6:	4413      	add	r3, r2
 800b7b8:	335c      	adds	r3, #92	@ 0x5c
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800b7be:	687a      	ldr	r2, [r7, #4]
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	212c      	movs	r1, #44	@ 0x2c
 800b7c4:	fb01 f303 	mul.w	r3, r1, r3
 800b7c8:	4413      	add	r3, r2
 800b7ca:	3360      	adds	r3, #96	@ 0x60
 800b7cc:	2204      	movs	r2, #4
 800b7ce:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	b2d9      	uxtb	r1, r3
 800b7d4:	687a      	ldr	r2, [r7, #4]
 800b7d6:	697b      	ldr	r3, [r7, #20]
 800b7d8:	202c      	movs	r0, #44	@ 0x2c
 800b7da:	fb00 f303 	mul.w	r3, r0, r3
 800b7de:	4413      	add	r3, r2
 800b7e0:	3360      	adds	r3, #96	@ 0x60
 800b7e2:	781b      	ldrb	r3, [r3, #0]
 800b7e4:	461a      	mov	r2, r3
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f011 fc08 	bl	801cffc <HAL_HCD_HC_NotifyURBChange_Callback>
 800b7ec:	e008      	b.n	800b800 <HCD_HC_OUT_IRQHandler+0x406>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800b7ee:	687a      	ldr	r2, [r7, #4]
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	212c      	movs	r1, #44	@ 0x2c
 800b7f4:	fb01 f303 	mul.w	r3, r1, r3
 800b7f8:	4413      	add	r3, r2
 800b7fa:	3360      	adds	r3, #96	@ 0x60
 800b7fc:	2202      	movs	r2, #2
 800b7fe:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	015a      	lsls	r2, r3, #5
 800b804:	69bb      	ldr	r3, [r7, #24]
 800b806:	4413      	add	r3, r2
 800b808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b80c:	461a      	mov	r2, r3
 800b80e:	2380      	movs	r3, #128	@ 0x80
 800b810:	6093      	str	r3, [r2, #8]
 800b812:	e1bb      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_DTERR))
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	697a      	ldr	r2, [r7, #20]
 800b81a:	b2d2      	uxtb	r2, r2
 800b81c:	4611      	mov	r1, r2
 800b81e:	4618      	mov	r0, r3
 800b820:	f008 f9f7 	bl	8013c12 <USB_ReadChInterrupts>
 800b824:	4603      	mov	r3, r0
 800b826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b82a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b82e:	d11b      	bne.n	800b868 <HCD_HC_OUT_IRQHandler+0x46e>
  {
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800b830:	687a      	ldr	r2, [r7, #4]
 800b832:	697b      	ldr	r3, [r7, #20]
 800b834:	212c      	movs	r1, #44	@ 0x2c
 800b836:	fb01 f303 	mul.w	r3, r1, r3
 800b83a:	4413      	add	r3, r2
 800b83c:	3361      	adds	r3, #97	@ 0x61
 800b83e:	2209      	movs	r2, #9
 800b840:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	697a      	ldr	r2, [r7, #20]
 800b848:	b2d2      	uxtb	r2, r2
 800b84a:	4611      	mov	r1, r2
 800b84c:	4618      	mov	r0, r3
 800b84e:	f008 fe32 	bl	80144b6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	015a      	lsls	r2, r3, #5
 800b856:	69bb      	ldr	r3, [r7, #24]
 800b858:	4413      	add	r3, r2
 800b85a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b85e:	461a      	mov	r2, r3
 800b860:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b864:	6093      	str	r3, [r2, #8]
 800b866:	e191      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, ch_num, USB_OTG_HCINT_CHH))
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	697a      	ldr	r2, [r7, #20]
 800b86e:	b2d2      	uxtb	r2, r2
 800b870:	4611      	mov	r1, r2
 800b872:	4618      	mov	r0, r3
 800b874:	f008 f9cd 	bl	8013c12 <USB_ReadChInterrupts>
 800b878:	4603      	mov	r3, r0
 800b87a:	f003 0302 	and.w	r3, r3, #2
 800b87e:	2b02      	cmp	r3, #2
 800b880:	f040 8184 	bne.w	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800b884:	697b      	ldr	r3, [r7, #20]
 800b886:	015a      	lsls	r2, r3, #5
 800b888:	69bb      	ldr	r3, [r7, #24]
 800b88a:	4413      	add	r3, r2
 800b88c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800b890:	461a      	mov	r2, r3
 800b892:	2302      	movs	r3, #2
 800b894:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800b896:	687a      	ldr	r2, [r7, #4]
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	212c      	movs	r1, #44	@ 0x2c
 800b89c:	fb01 f303 	mul.w	r3, r1, r3
 800b8a0:	4413      	add	r3, r2
 800b8a2:	3361      	adds	r3, #97	@ 0x61
 800b8a4:	781b      	ldrb	r3, [r3, #0]
 800b8a6:	2b01      	cmp	r3, #1
 800b8a8:	f040 8087 	bne.w	800b9ba <HCD_HC_OUT_IRQHandler+0x5c0>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b8ac:	687a      	ldr	r2, [r7, #4]
 800b8ae:	697b      	ldr	r3, [r7, #20]
 800b8b0:	212c      	movs	r1, #44	@ 0x2c
 800b8b2:	fb01 f303 	mul.w	r3, r1, r3
 800b8b6:	4413      	add	r3, r2
 800b8b8:	3361      	adds	r3, #97	@ 0x61
 800b8ba:	2202      	movs	r2, #2
 800b8bc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	212c      	movs	r1, #44	@ 0x2c
 800b8c4:	fb01 f303 	mul.w	r3, r1, r3
 800b8c8:	4413      	add	r3, r2
 800b8ca:	3360      	adds	r3, #96	@ 0x60
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800b8d0:	687a      	ldr	r2, [r7, #4]
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	212c      	movs	r1, #44	@ 0x2c
 800b8d6:	fb01 f303 	mul.w	r3, r1, r3
 800b8da:	4413      	add	r3, r2
 800b8dc:	333f      	adds	r3, #63	@ 0x3f
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	2b02      	cmp	r3, #2
 800b8e2:	d00a      	beq.n	800b8fa <HCD_HC_OUT_IRQHandler+0x500>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	212c      	movs	r1, #44	@ 0x2c
 800b8ea:	fb01 f303 	mul.w	r3, r1, r3
 800b8ee:	4413      	add	r3, r2
 800b8f0:	333f      	adds	r3, #63	@ 0x3f
 800b8f2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800b8f4:	2b03      	cmp	r3, #3
 800b8f6:	f040 8139 	bne.w	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
      {
        if (hhcd->Init.dma_enable == 0U)
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	691b      	ldr	r3, [r3, #16]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d113      	bne.n	800b92a <HCD_HC_OUT_IRQHandler+0x530>
        {
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800b902:	687a      	ldr	r2, [r7, #4]
 800b904:	697b      	ldr	r3, [r7, #20]
 800b906:	212c      	movs	r1, #44	@ 0x2c
 800b908:	fb01 f303 	mul.w	r3, r1, r3
 800b90c:	4413      	add	r3, r2
 800b90e:	3355      	adds	r3, #85	@ 0x55
 800b910:	781b      	ldrb	r3, [r3, #0]
 800b912:	f083 0301 	eor.w	r3, r3, #1
 800b916:	b2d8      	uxtb	r0, r3
 800b918:	687a      	ldr	r2, [r7, #4]
 800b91a:	697b      	ldr	r3, [r7, #20]
 800b91c:	212c      	movs	r1, #44	@ 0x2c
 800b91e:	fb01 f303 	mul.w	r3, r1, r3
 800b922:	4413      	add	r3, r2
 800b924:	3355      	adds	r3, #85	@ 0x55
 800b926:	4602      	mov	r2, r0
 800b928:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	691b      	ldr	r3, [r3, #16]
 800b92e:	2b01      	cmp	r3, #1
 800b930:	f040 811c 	bne.w	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
 800b934:	687a      	ldr	r2, [r7, #4]
 800b936:	697b      	ldr	r3, [r7, #20]
 800b938:	212c      	movs	r1, #44	@ 0x2c
 800b93a:	fb01 f303 	mul.w	r3, r1, r3
 800b93e:	4413      	add	r3, r2
 800b940:	334c      	adds	r3, #76	@ 0x4c
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	2b00      	cmp	r3, #0
 800b946:	f000 8111 	beq.w	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
        {
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800b94a:	687a      	ldr	r2, [r7, #4]
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	212c      	movs	r1, #44	@ 0x2c
 800b950:	fb01 f303 	mul.w	r3, r1, r3
 800b954:	4413      	add	r3, r2
 800b956:	334c      	adds	r3, #76	@ 0x4c
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	6879      	ldr	r1, [r7, #4]
 800b95c:	697a      	ldr	r2, [r7, #20]
 800b95e:	202c      	movs	r0, #44	@ 0x2c
 800b960:	fb00 f202 	mul.w	r2, r0, r2
 800b964:	440a      	add	r2, r1
 800b966:	3240      	adds	r2, #64	@ 0x40
 800b968:	8812      	ldrh	r2, [r2, #0]
 800b96a:	4413      	add	r3, r2
 800b96c:	3b01      	subs	r3, #1
 800b96e:	6879      	ldr	r1, [r7, #4]
 800b970:	697a      	ldr	r2, [r7, #20]
 800b972:	202c      	movs	r0, #44	@ 0x2c
 800b974:	fb00 f202 	mul.w	r2, r0, r2
 800b978:	440a      	add	r2, r1
 800b97a:	3240      	adds	r2, #64	@ 0x40
 800b97c:	8812      	ldrh	r2, [r2, #0]
 800b97e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b982:	60fb      	str	r3, [r7, #12]

          if ((num_packets & 1U) != 0U)
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	f003 0301 	and.w	r3, r3, #1
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	f000 80ee 	beq.w	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
          {
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800b990:	687a      	ldr	r2, [r7, #4]
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	212c      	movs	r1, #44	@ 0x2c
 800b996:	fb01 f303 	mul.w	r3, r1, r3
 800b99a:	4413      	add	r3, r2
 800b99c:	3355      	adds	r3, #85	@ 0x55
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	f083 0301 	eor.w	r3, r3, #1
 800b9a4:	b2d8      	uxtb	r0, r3
 800b9a6:	687a      	ldr	r2, [r7, #4]
 800b9a8:	697b      	ldr	r3, [r7, #20]
 800b9aa:	212c      	movs	r1, #44	@ 0x2c
 800b9ac:	fb01 f303 	mul.w	r3, r1, r3
 800b9b0:	4413      	add	r3, r2
 800b9b2:	3355      	adds	r3, #85	@ 0x55
 800b9b4:	4602      	mov	r2, r0
 800b9b6:	701a      	strb	r2, [r3, #0]
 800b9b8:	e0d8      	b.n	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
          }
        }
      }
    }
    else if (hhcd->hc[ch_num].state == HC_ACK)
 800b9ba:	687a      	ldr	r2, [r7, #4]
 800b9bc:	697b      	ldr	r3, [r7, #20]
 800b9be:	212c      	movs	r1, #44	@ 0x2c
 800b9c0:	fb01 f303 	mul.w	r3, r1, r3
 800b9c4:	4413      	add	r3, r2
 800b9c6:	3361      	adds	r3, #97	@ 0x61
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	2b03      	cmp	r3, #3
 800b9cc:	d109      	bne.n	800b9e2 <HCD_HC_OUT_IRQHandler+0x5e8>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	212c      	movs	r1, #44	@ 0x2c
 800b9d4:	fb01 f303 	mul.w	r3, r1, r3
 800b9d8:	4413      	add	r3, r2
 800b9da:	3361      	adds	r3, #97	@ 0x61
 800b9dc:	2202      	movs	r2, #2
 800b9de:	701a      	strb	r2, [r3, #0]
 800b9e0:	e0c4      	b.n	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
    }
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	212c      	movs	r1, #44	@ 0x2c
 800b9e8:	fb01 f303 	mul.w	r3, r1, r3
 800b9ec:	4413      	add	r3, r2
 800b9ee:	3361      	adds	r3, #97	@ 0x61
 800b9f0:	781b      	ldrb	r3, [r3, #0]
 800b9f2:	2b04      	cmp	r3, #4
 800b9f4:	d112      	bne.n	800ba1c <HCD_HC_OUT_IRQHandler+0x622>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800b9f6:	687a      	ldr	r2, [r7, #4]
 800b9f8:	697b      	ldr	r3, [r7, #20]
 800b9fa:	212c      	movs	r1, #44	@ 0x2c
 800b9fc:	fb01 f303 	mul.w	r3, r1, r3
 800ba00:	4413      	add	r3, r2
 800ba02:	3361      	adds	r3, #97	@ 0x61
 800ba04:	2202      	movs	r2, #2
 800ba06:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800ba08:	687a      	ldr	r2, [r7, #4]
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	212c      	movs	r1, #44	@ 0x2c
 800ba0e:	fb01 f303 	mul.w	r3, r1, r3
 800ba12:	4413      	add	r3, r2
 800ba14:	3360      	adds	r3, #96	@ 0x60
 800ba16:	2202      	movs	r2, #2
 800ba18:	701a      	strb	r2, [r3, #0]
 800ba1a:	e0a7      	b.n	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
    }
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800ba1c:	687a      	ldr	r2, [r7, #4]
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	212c      	movs	r1, #44	@ 0x2c
 800ba22:	fb01 f303 	mul.w	r3, r1, r3
 800ba26:	4413      	add	r3, r2
 800ba28:	3361      	adds	r3, #97	@ 0x61
 800ba2a:	781b      	ldrb	r3, [r3, #0]
 800ba2c:	2b05      	cmp	r3, #5
 800ba2e:	d112      	bne.n	800ba56 <HCD_HC_OUT_IRQHandler+0x65c>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800ba30:	687a      	ldr	r2, [r7, #4]
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	212c      	movs	r1, #44	@ 0x2c
 800ba36:	fb01 f303 	mul.w	r3, r1, r3
 800ba3a:	4413      	add	r3, r2
 800ba3c:	3361      	adds	r3, #97	@ 0x61
 800ba3e:	2202      	movs	r2, #2
 800ba40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800ba42:	687a      	ldr	r2, [r7, #4]
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	212c      	movs	r1, #44	@ 0x2c
 800ba48:	fb01 f303 	mul.w	r3, r1, r3
 800ba4c:	4413      	add	r3, r2
 800ba4e:	3360      	adds	r3, #96	@ 0x60
 800ba50:	2202      	movs	r2, #2
 800ba52:	701a      	strb	r2, [r3, #0]
 800ba54:	e08a      	b.n	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
    }
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800ba56:	687a      	ldr	r2, [r7, #4]
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	212c      	movs	r1, #44	@ 0x2c
 800ba5c:	fb01 f303 	mul.w	r3, r1, r3
 800ba60:	4413      	add	r3, r2
 800ba62:	3361      	adds	r3, #97	@ 0x61
 800ba64:	781b      	ldrb	r3, [r3, #0]
 800ba66:	2b06      	cmp	r3, #6
 800ba68:	d112      	bne.n	800ba90 <HCD_HC_OUT_IRQHandler+0x696>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800ba6a:	687a      	ldr	r2, [r7, #4]
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	212c      	movs	r1, #44	@ 0x2c
 800ba70:	fb01 f303 	mul.w	r3, r1, r3
 800ba74:	4413      	add	r3, r2
 800ba76:	3361      	adds	r3, #97	@ 0x61
 800ba78:	2202      	movs	r2, #2
 800ba7a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800ba7c:	687a      	ldr	r2, [r7, #4]
 800ba7e:	697b      	ldr	r3, [r7, #20]
 800ba80:	212c      	movs	r1, #44	@ 0x2c
 800ba82:	fb01 f303 	mul.w	r3, r1, r3
 800ba86:	4413      	add	r3, r2
 800ba88:	3360      	adds	r3, #96	@ 0x60
 800ba8a:	2205      	movs	r2, #5
 800ba8c:	701a      	strb	r2, [r3, #0]
 800ba8e:	e06d      	b.n	800bb6c <HCD_HC_OUT_IRQHandler+0x772>
    }
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800ba90:	687a      	ldr	r2, [r7, #4]
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	212c      	movs	r1, #44	@ 0x2c
 800ba96:	fb01 f303 	mul.w	r3, r1, r3
 800ba9a:	4413      	add	r3, r2
 800ba9c:	3361      	adds	r3, #97	@ 0x61
 800ba9e:	781b      	ldrb	r3, [r3, #0]
 800baa0:	2b07      	cmp	r3, #7
 800baa2:	d009      	beq.n	800bab8 <HCD_HC_OUT_IRQHandler+0x6be>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800baa4:	687a      	ldr	r2, [r7, #4]
 800baa6:	697b      	ldr	r3, [r7, #20]
 800baa8:	212c      	movs	r1, #44	@ 0x2c
 800baaa:	fb01 f303 	mul.w	r3, r1, r3
 800baae:	4413      	add	r3, r2
 800bab0:	3361      	adds	r3, #97	@ 0x61
 800bab2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800bab4:	2b09      	cmp	r3, #9
 800bab6:	d168      	bne.n	800bb8a <HCD_HC_OUT_IRQHandler+0x790>
    {
      hhcd->hc[ch_num].state = HC_HALTED;
 800bab8:	687a      	ldr	r2, [r7, #4]
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	212c      	movs	r1, #44	@ 0x2c
 800babe:	fb01 f303 	mul.w	r3, r1, r3
 800bac2:	4413      	add	r3, r2
 800bac4:	3361      	adds	r3, #97	@ 0x61
 800bac6:	2202      	movs	r2, #2
 800bac8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].ErrCnt++;
 800baca:	687a      	ldr	r2, [r7, #4]
 800bacc:	697b      	ldr	r3, [r7, #20]
 800bace:	212c      	movs	r1, #44	@ 0x2c
 800bad0:	fb01 f303 	mul.w	r3, r1, r3
 800bad4:	4413      	add	r3, r2
 800bad6:	335c      	adds	r3, #92	@ 0x5c
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	1c5a      	adds	r2, r3, #1
 800badc:	6879      	ldr	r1, [r7, #4]
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	202c      	movs	r0, #44	@ 0x2c
 800bae2:	fb00 f303 	mul.w	r3, r0, r3
 800bae6:	440b      	add	r3, r1
 800bae8:	335c      	adds	r3, #92	@ 0x5c
 800baea:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800baec:	687a      	ldr	r2, [r7, #4]
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	212c      	movs	r1, #44	@ 0x2c
 800baf2:	fb01 f303 	mul.w	r3, r1, r3
 800baf6:	4413      	add	r3, r2
 800baf8:	335c      	adds	r3, #92	@ 0x5c
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	2b02      	cmp	r3, #2
 800bafe:	d912      	bls.n	800bb26 <HCD_HC_OUT_IRQHandler+0x72c>
      {
        hhcd->hc[ch_num].ErrCnt = 0U;
 800bb00:	687a      	ldr	r2, [r7, #4]
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	212c      	movs	r1, #44	@ 0x2c
 800bb06:	fb01 f303 	mul.w	r3, r1, r3
 800bb0a:	4413      	add	r3, r2
 800bb0c:	335c      	adds	r3, #92	@ 0x5c
 800bb0e:	2200      	movs	r2, #0
 800bb10:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800bb12:	687a      	ldr	r2, [r7, #4]
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	212c      	movs	r1, #44	@ 0x2c
 800bb18:	fb01 f303 	mul.w	r3, r1, r3
 800bb1c:	4413      	add	r3, r2
 800bb1e:	3360      	adds	r3, #96	@ 0x60
 800bb20:	2204      	movs	r2, #4
 800bb22:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800bb24:	e021      	b.n	800bb6a <HCD_HC_OUT_IRQHandler+0x770>
      }
      else
      {
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800bb26:	687a      	ldr	r2, [r7, #4]
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	212c      	movs	r1, #44	@ 0x2c
 800bb2c:	fb01 f303 	mul.w	r3, r1, r3
 800bb30:	4413      	add	r3, r2
 800bb32:	3360      	adds	r3, #96	@ 0x60
 800bb34:	2202      	movs	r2, #2
 800bb36:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	015a      	lsls	r2, r3, #5
 800bb3c:	69bb      	ldr	r3, [r7, #24]
 800bb3e:	4413      	add	r3, r2
 800bb40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800bb48:	693b      	ldr	r3, [r7, #16]
 800bb4a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bb4e:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800bb50:	693b      	ldr	r3, [r7, #16]
 800bb52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bb56:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	015a      	lsls	r2, r3, #5
 800bb5c:	69bb      	ldr	r3, [r7, #24]
 800bb5e:	4413      	add	r3, r2
 800bb60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bb64:	461a      	mov	r2, r3
 800bb66:	693b      	ldr	r3, [r7, #16]
 800bb68:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800bb6a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800bb6c:	697b      	ldr	r3, [r7, #20]
 800bb6e:	b2d9      	uxtb	r1, r3
 800bb70:	687a      	ldr	r2, [r7, #4]
 800bb72:	697b      	ldr	r3, [r7, #20]
 800bb74:	202c      	movs	r0, #44	@ 0x2c
 800bb76:	fb00 f303 	mul.w	r3, r0, r3
 800bb7a:	4413      	add	r3, r2
 800bb7c:	3360      	adds	r3, #96	@ 0x60
 800bb7e:	781b      	ldrb	r3, [r3, #0]
 800bb80:	461a      	mov	r2, r3
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f011 fa3a 	bl	801cffc <HAL_HCD_HC_NotifyURBChange_Callback>
 800bb88:	e000      	b.n	800bb8c <HCD_HC_OUT_IRQHandler+0x792>
      return;
 800bb8a:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800bb8c:	3720      	adds	r7, #32
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd80      	pop	{r7, pc}

0800bb92 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800bb92:	b580      	push	{r7, lr}
 800bb94:	b08a      	sub	sp, #40	@ 0x28
 800bb96:	af00      	add	r7, sp, #0
 800bb98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	6a1b      	ldr	r3, [r3, #32]
 800bbaa:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800bbac:	69fb      	ldr	r3, [r7, #28]
 800bbae:	f003 030f 	and.w	r3, r3, #15
 800bbb2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	0c5b      	lsrs	r3, r3, #17
 800bbb8:	f003 030f 	and.w	r3, r3, #15
 800bbbc:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bbbe:	69fb      	ldr	r3, [r7, #28]
 800bbc0:	091b      	lsrs	r3, r3, #4
 800bbc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bbc6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800bbc8:	697b      	ldr	r3, [r7, #20]
 800bbca:	2b02      	cmp	r3, #2
 800bbcc:	d004      	beq.n	800bbd8 <HCD_RXQLVL_IRQHandler+0x46>
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	2b05      	cmp	r3, #5
 800bbd2:	f000 80a9 	beq.w	800bd28 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800bbd6:	e0aa      	b.n	800bd2e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800bbd8:	693b      	ldr	r3, [r7, #16]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	f000 80a6 	beq.w	800bd2c <HCD_RXQLVL_IRQHandler+0x19a>
 800bbe0:	687a      	ldr	r2, [r7, #4]
 800bbe2:	69bb      	ldr	r3, [r7, #24]
 800bbe4:	212c      	movs	r1, #44	@ 0x2c
 800bbe6:	fb01 f303 	mul.w	r3, r1, r3
 800bbea:	4413      	add	r3, r2
 800bbec:	3344      	adds	r3, #68	@ 0x44
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	f000 809b 	beq.w	800bd2c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800bbf6:	687a      	ldr	r2, [r7, #4]
 800bbf8:	69bb      	ldr	r3, [r7, #24]
 800bbfa:	212c      	movs	r1, #44	@ 0x2c
 800bbfc:	fb01 f303 	mul.w	r3, r1, r3
 800bc00:	4413      	add	r3, r2
 800bc02:	3350      	adds	r3, #80	@ 0x50
 800bc04:	681a      	ldr	r2, [r3, #0]
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	441a      	add	r2, r3
 800bc0a:	6879      	ldr	r1, [r7, #4]
 800bc0c:	69bb      	ldr	r3, [r7, #24]
 800bc0e:	202c      	movs	r0, #44	@ 0x2c
 800bc10:	fb00 f303 	mul.w	r3, r0, r3
 800bc14:	440b      	add	r3, r1
 800bc16:	334c      	adds	r3, #76	@ 0x4c
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	d87a      	bhi.n	800bd14 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6818      	ldr	r0, [r3, #0]
 800bc22:	687a      	ldr	r2, [r7, #4]
 800bc24:	69bb      	ldr	r3, [r7, #24]
 800bc26:	212c      	movs	r1, #44	@ 0x2c
 800bc28:	fb01 f303 	mul.w	r3, r1, r3
 800bc2c:	4413      	add	r3, r2
 800bc2e:	3344      	adds	r3, #68	@ 0x44
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	693a      	ldr	r2, [r7, #16]
 800bc34:	b292      	uxth	r2, r2
 800bc36:	4619      	mov	r1, r3
 800bc38:	f007 ff80 	bl	8013b3c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800bc3c:	687a      	ldr	r2, [r7, #4]
 800bc3e:	69bb      	ldr	r3, [r7, #24]
 800bc40:	212c      	movs	r1, #44	@ 0x2c
 800bc42:	fb01 f303 	mul.w	r3, r1, r3
 800bc46:	4413      	add	r3, r2
 800bc48:	3344      	adds	r3, #68	@ 0x44
 800bc4a:	681a      	ldr	r2, [r3, #0]
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	441a      	add	r2, r3
 800bc50:	6879      	ldr	r1, [r7, #4]
 800bc52:	69bb      	ldr	r3, [r7, #24]
 800bc54:	202c      	movs	r0, #44	@ 0x2c
 800bc56:	fb00 f303 	mul.w	r3, r0, r3
 800bc5a:	440b      	add	r3, r1
 800bc5c:	3344      	adds	r3, #68	@ 0x44
 800bc5e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 800bc60:	687a      	ldr	r2, [r7, #4]
 800bc62:	69bb      	ldr	r3, [r7, #24]
 800bc64:	212c      	movs	r1, #44	@ 0x2c
 800bc66:	fb01 f303 	mul.w	r3, r1, r3
 800bc6a:	4413      	add	r3, r2
 800bc6c:	3350      	adds	r3, #80	@ 0x50
 800bc6e:	681a      	ldr	r2, [r3, #0]
 800bc70:	693b      	ldr	r3, [r7, #16]
 800bc72:	441a      	add	r2, r3
 800bc74:	6879      	ldr	r1, [r7, #4]
 800bc76:	69bb      	ldr	r3, [r7, #24]
 800bc78:	202c      	movs	r0, #44	@ 0x2c
 800bc7a:	fb00 f303 	mul.w	r3, r0, r3
 800bc7e:	440b      	add	r3, r1
 800bc80:	3350      	adds	r3, #80	@ 0x50
 800bc82:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800bc84:	69bb      	ldr	r3, [r7, #24]
 800bc86:	015a      	lsls	r2, r3, #5
 800bc88:	6a3b      	ldr	r3, [r7, #32]
 800bc8a:	4413      	add	r3, r2
 800bc8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bc90:	691b      	ldr	r3, [r3, #16]
 800bc92:	0cdb      	lsrs	r3, r3, #19
 800bc94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc98:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800bc9a:	687a      	ldr	r2, [r7, #4]
 800bc9c:	69bb      	ldr	r3, [r7, #24]
 800bc9e:	212c      	movs	r1, #44	@ 0x2c
 800bca0:	fb01 f303 	mul.w	r3, r1, r3
 800bca4:	4413      	add	r3, r2
 800bca6:	3340      	adds	r3, #64	@ 0x40
 800bca8:	881b      	ldrh	r3, [r3, #0]
 800bcaa:	461a      	mov	r2, r3
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	d13c      	bne.n	800bd2c <HCD_RXQLVL_IRQHandler+0x19a>
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d039      	beq.n	800bd2c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800bcb8:	69bb      	ldr	r3, [r7, #24]
 800bcba:	015a      	lsls	r2, r3, #5
 800bcbc:	6a3b      	ldr	r3, [r7, #32]
 800bcbe:	4413      	add	r3, r2
 800bcc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800bcc8:	68bb      	ldr	r3, [r7, #8]
 800bcca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800bcce:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bcd6:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800bcd8:	69bb      	ldr	r3, [r7, #24]
 800bcda:	015a      	lsls	r2, r3, #5
 800bcdc:	6a3b      	ldr	r3, [r7, #32]
 800bcde:	4413      	add	r3, r2
 800bce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800bce4:	461a      	mov	r2, r3
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800bcea:	687a      	ldr	r2, [r7, #4]
 800bcec:	69bb      	ldr	r3, [r7, #24]
 800bcee:	212c      	movs	r1, #44	@ 0x2c
 800bcf0:	fb01 f303 	mul.w	r3, r1, r3
 800bcf4:	4413      	add	r3, r2
 800bcf6:	3354      	adds	r3, #84	@ 0x54
 800bcf8:	781b      	ldrb	r3, [r3, #0]
 800bcfa:	f083 0301 	eor.w	r3, r3, #1
 800bcfe:	b2d8      	uxtb	r0, r3
 800bd00:	687a      	ldr	r2, [r7, #4]
 800bd02:	69bb      	ldr	r3, [r7, #24]
 800bd04:	212c      	movs	r1, #44	@ 0x2c
 800bd06:	fb01 f303 	mul.w	r3, r1, r3
 800bd0a:	4413      	add	r3, r2
 800bd0c:	3354      	adds	r3, #84	@ 0x54
 800bd0e:	4602      	mov	r2, r0
 800bd10:	701a      	strb	r2, [r3, #0]
      break;
 800bd12:	e00b      	b.n	800bd2c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 800bd14:	687a      	ldr	r2, [r7, #4]
 800bd16:	69bb      	ldr	r3, [r7, #24]
 800bd18:	212c      	movs	r1, #44	@ 0x2c
 800bd1a:	fb01 f303 	mul.w	r3, r1, r3
 800bd1e:	4413      	add	r3, r2
 800bd20:	3360      	adds	r3, #96	@ 0x60
 800bd22:	2204      	movs	r2, #4
 800bd24:	701a      	strb	r2, [r3, #0]
      break;
 800bd26:	e001      	b.n	800bd2c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800bd28:	bf00      	nop
 800bd2a:	e000      	b.n	800bd2e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800bd2c:	bf00      	nop
  }
}
 800bd2e:	bf00      	nop
 800bd30:	3728      	adds	r7, #40	@ 0x28
 800bd32:	46bd      	mov	sp, r7
 800bd34:	bd80      	pop	{r7, pc}

0800bd36 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800bd36:	b580      	push	{r7, lr}
 800bd38:	b086      	sub	sp, #24
 800bd3a:	af00      	add	r7, sp, #0
 800bd3c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800bd52:	693b      	ldr	r3, [r7, #16]
 800bd54:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800bd62:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	f003 0302 	and.w	r3, r3, #2
 800bd6a:	2b02      	cmp	r3, #2
 800bd6c:	d10b      	bne.n	800bd86 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	f003 0301 	and.w	r3, r3, #1
 800bd74:	2b01      	cmp	r3, #1
 800bd76:	d102      	bne.n	800bd7e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f011 f923 	bl	801cfc4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	f043 0302 	orr.w	r3, r3, #2
 800bd84:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	f003 0308 	and.w	r3, r3, #8
 800bd8c:	2b08      	cmp	r3, #8
 800bd8e:	d132      	bne.n	800bdf6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	f043 0308 	orr.w	r3, r3, #8
 800bd96:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	f003 0304 	and.w	r3, r3, #4
 800bd9e:	2b04      	cmp	r3, #4
 800bda0:	d126      	bne.n	800bdf0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	699b      	ldr	r3, [r3, #24]
 800bda6:	2b02      	cmp	r3, #2
 800bda8:	d113      	bne.n	800bdd2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800bdb0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bdb4:	d106      	bne.n	800bdc4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	2102      	movs	r1, #2
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	f008 f83f 	bl	8013e40 <USB_InitFSLSPClkSel>
 800bdc2:	e011      	b.n	800bde8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	2101      	movs	r1, #1
 800bdca:	4618      	mov	r0, r3
 800bdcc:	f008 f838 	bl	8013e40 <USB_InitFSLSPClkSel>
 800bdd0:	e00a      	b.n	800bde8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	68db      	ldr	r3, [r3, #12]
 800bdd6:	2b01      	cmp	r3, #1
 800bdd8:	d106      	bne.n	800bde8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800bdda:	693b      	ldr	r3, [r7, #16]
 800bddc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800bde0:	461a      	mov	r2, r3
 800bde2:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800bde6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f011 f919 	bl	801d020 <HAL_HCD_PortEnabled_Callback>
 800bdee:	e002      	b.n	800bdf6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f011 f923 	bl	801d03c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	f003 0320 	and.w	r3, r3, #32
 800bdfc:	2b20      	cmp	r3, #32
 800bdfe:	d103      	bne.n	800be08 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	f043 0320 	orr.w	r3, r3, #32
 800be06:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800be0e:	461a      	mov	r2, r3
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	6013      	str	r3, [r2, #0]
}
 800be14:	bf00      	nop
 800be16:	3718      	adds	r7, #24
 800be18:	46bd      	mov	sp, r7
 800be1a:	bd80      	pop	{r7, pc}

0800be1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800be1c:	b580      	push	{r7, lr}
 800be1e:	b082      	sub	sp, #8
 800be20:	af00      	add	r7, sp, #0
 800be22:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d101      	bne.n	800be2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800be2a:	2301      	movs	r3, #1
 800be2c:	e07f      	b.n	800bf2e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800be34:	b2db      	uxtb	r3, r3
 800be36:	2b00      	cmp	r3, #0
 800be38:	d106      	bne.n	800be48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2200      	movs	r2, #0
 800be3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f7f7 ff0a 	bl	8003c5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2224      	movs	r2, #36	@ 0x24
 800be4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	681a      	ldr	r2, [r3, #0]
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	f022 0201 	bic.w	r2, r2, #1
 800be5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	685a      	ldr	r2, [r3, #4]
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800be6c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	689a      	ldr	r2, [r3, #8]
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800be7c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	68db      	ldr	r3, [r3, #12]
 800be82:	2b01      	cmp	r3, #1
 800be84:	d107      	bne.n	800be96 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	689a      	ldr	r2, [r3, #8]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800be92:	609a      	str	r2, [r3, #8]
 800be94:	e006      	b.n	800bea4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	689a      	ldr	r2, [r3, #8]
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800bea2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	2b02      	cmp	r3, #2
 800beaa:	d104      	bne.n	800beb6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800beb4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	6859      	ldr	r1, [r3, #4]
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681a      	ldr	r2, [r3, #0]
 800bec0:	4b1d      	ldr	r3, [pc, #116]	@ (800bf38 <HAL_I2C_Init+0x11c>)
 800bec2:	430b      	orrs	r3, r1
 800bec4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	68da      	ldr	r2, [r3, #12]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bed4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	691a      	ldr	r2, [r3, #16]
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	695b      	ldr	r3, [r3, #20]
 800bede:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	699b      	ldr	r3, [r3, #24]
 800bee6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	430a      	orrs	r2, r1
 800beee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	69d9      	ldr	r1, [r3, #28]
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	6a1a      	ldr	r2, [r3, #32]
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	430a      	orrs	r2, r1
 800befe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	681a      	ldr	r2, [r3, #0]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f042 0201 	orr.w	r2, r2, #1
 800bf0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2200      	movs	r2, #0
 800bf14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2220      	movs	r2, #32
 800bf1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2200      	movs	r2, #0
 800bf22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2200      	movs	r2, #0
 800bf28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800bf2c:	2300      	movs	r3, #0
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3708      	adds	r7, #8
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	bf00      	nop
 800bf38:	02008000 	.word	0x02008000

0800bf3c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b082      	sub	sp, #8
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d101      	bne.n	800bf4e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	e021      	b.n	800bf92 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2224      	movs	r2, #36	@ 0x24
 800bf52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	681a      	ldr	r2, [r3, #0]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	f022 0201 	bic.w	r2, r2, #1
 800bf64:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f7f7 ff20 	bl	8003dac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2200      	movs	r2, #0
 800bf70:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	2200      	movs	r2, #0
 800bf76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2200      	movs	r2, #0
 800bf84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bf90:	2300      	movs	r3, #0
}
 800bf92:	4618      	mov	r0, r3
 800bf94:	3708      	adds	r7, #8
 800bf96:	46bd      	mov	sp, r7
 800bf98:	bd80      	pop	{r7, pc}
	...

0800bf9c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b088      	sub	sp, #32
 800bfa0:	af02      	add	r7, sp, #8
 800bfa2:	60f8      	str	r0, [r7, #12]
 800bfa4:	4608      	mov	r0, r1
 800bfa6:	4611      	mov	r1, r2
 800bfa8:	461a      	mov	r2, r3
 800bfaa:	4603      	mov	r3, r0
 800bfac:	817b      	strh	r3, [r7, #10]
 800bfae:	460b      	mov	r3, r1
 800bfb0:	813b      	strh	r3, [r7, #8]
 800bfb2:	4613      	mov	r3, r2
 800bfb4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bfbc:	b2db      	uxtb	r3, r3
 800bfbe:	2b20      	cmp	r3, #32
 800bfc0:	f040 80f9 	bne.w	800c1b6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bfc4:	6a3b      	ldr	r3, [r7, #32]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d002      	beq.n	800bfd0 <HAL_I2C_Mem_Write+0x34>
 800bfca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d105      	bne.n	800bfdc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bfd6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800bfd8:	2301      	movs	r3, #1
 800bfda:	e0ed      	b.n	800c1b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bfe2:	2b01      	cmp	r3, #1
 800bfe4:	d101      	bne.n	800bfea <HAL_I2C_Mem_Write+0x4e>
 800bfe6:	2302      	movs	r3, #2
 800bfe8:	e0e6      	b.n	800c1b8 <HAL_I2C_Mem_Write+0x21c>
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	2201      	movs	r2, #1
 800bfee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bff2:	f7fb feaf 	bl	8007d54 <HAL_GetTick>
 800bff6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bff8:	697b      	ldr	r3, [r7, #20]
 800bffa:	9300      	str	r3, [sp, #0]
 800bffc:	2319      	movs	r3, #25
 800bffe:	2201      	movs	r2, #1
 800c000:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c004:	68f8      	ldr	r0, [r7, #12]
 800c006:	f000 fad1 	bl	800c5ac <I2C_WaitOnFlagUntilTimeout>
 800c00a:	4603      	mov	r3, r0
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d001      	beq.n	800c014 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c010:	2301      	movs	r3, #1
 800c012:	e0d1      	b.n	800c1b8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	2221      	movs	r2, #33	@ 0x21
 800c018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	2240      	movs	r2, #64	@ 0x40
 800c020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	2200      	movs	r2, #0
 800c028:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	6a3a      	ldr	r2, [r7, #32]
 800c02e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c034:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2200      	movs	r2, #0
 800c03a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c03c:	88f8      	ldrh	r0, [r7, #6]
 800c03e:	893a      	ldrh	r2, [r7, #8]
 800c040:	8979      	ldrh	r1, [r7, #10]
 800c042:	697b      	ldr	r3, [r7, #20]
 800c044:	9301      	str	r3, [sp, #4]
 800c046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c048:	9300      	str	r3, [sp, #0]
 800c04a:	4603      	mov	r3, r0
 800c04c:	68f8      	ldr	r0, [r7, #12]
 800c04e:	f000 f9e1 	bl	800c414 <I2C_RequestMemoryWrite>
 800c052:	4603      	mov	r3, r0
 800c054:	2b00      	cmp	r3, #0
 800c056:	d005      	beq.n	800c064 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	2200      	movs	r2, #0
 800c05c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c060:	2301      	movs	r3, #1
 800c062:	e0a9      	b.n	800c1b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c068:	b29b      	uxth	r3, r3
 800c06a:	2bff      	cmp	r3, #255	@ 0xff
 800c06c:	d90e      	bls.n	800c08c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	22ff      	movs	r2, #255	@ 0xff
 800c072:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c078:	b2da      	uxtb	r2, r3
 800c07a:	8979      	ldrh	r1, [r7, #10]
 800c07c:	2300      	movs	r3, #0
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c084:	68f8      	ldr	r0, [r7, #12]
 800c086:	f000 fc2d 	bl	800c8e4 <I2C_TransferConfig>
 800c08a:	e00f      	b.n	800c0ac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c090:	b29a      	uxth	r2, r3
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c09a:	b2da      	uxtb	r2, r3
 800c09c:	8979      	ldrh	r1, [r7, #10]
 800c09e:	2300      	movs	r3, #0
 800c0a0:	9300      	str	r3, [sp, #0]
 800c0a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c0a6:	68f8      	ldr	r0, [r7, #12]
 800c0a8:	f000 fc1c 	bl	800c8e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c0ac:	697a      	ldr	r2, [r7, #20]
 800c0ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c0b0:	68f8      	ldr	r0, [r7, #12]
 800c0b2:	f000 fabb 	bl	800c62c <I2C_WaitOnTXISFlagUntilTimeout>
 800c0b6:	4603      	mov	r3, r0
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d001      	beq.n	800c0c0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c0bc:	2301      	movs	r3, #1
 800c0be:	e07b      	b.n	800c1b8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0c4:	781a      	ldrb	r2, [r3, #0]
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0d0:	1c5a      	adds	r2, r3, #1
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c0da:	b29b      	uxth	r3, r3
 800c0dc:	3b01      	subs	r3, #1
 800c0de:	b29a      	uxth	r2, r3
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c0e8:	3b01      	subs	r3, #1
 800c0ea:	b29a      	uxth	r2, r3
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c0f4:	b29b      	uxth	r3, r3
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d034      	beq.n	800c164 <HAL_I2C_Mem_Write+0x1c8>
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d130      	bne.n	800c164 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	9300      	str	r3, [sp, #0]
 800c106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c108:	2200      	movs	r2, #0
 800c10a:	2180      	movs	r1, #128	@ 0x80
 800c10c:	68f8      	ldr	r0, [r7, #12]
 800c10e:	f000 fa4d 	bl	800c5ac <I2C_WaitOnFlagUntilTimeout>
 800c112:	4603      	mov	r3, r0
 800c114:	2b00      	cmp	r3, #0
 800c116:	d001      	beq.n	800c11c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c118:	2301      	movs	r3, #1
 800c11a:	e04d      	b.n	800c1b8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c120:	b29b      	uxth	r3, r3
 800c122:	2bff      	cmp	r3, #255	@ 0xff
 800c124:	d90e      	bls.n	800c144 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	22ff      	movs	r2, #255	@ 0xff
 800c12a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c130:	b2da      	uxtb	r2, r3
 800c132:	8979      	ldrh	r1, [r7, #10]
 800c134:	2300      	movs	r3, #0
 800c136:	9300      	str	r3, [sp, #0]
 800c138:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c13c:	68f8      	ldr	r0, [r7, #12]
 800c13e:	f000 fbd1 	bl	800c8e4 <I2C_TransferConfig>
 800c142:	e00f      	b.n	800c164 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c148:	b29a      	uxth	r2, r3
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c152:	b2da      	uxtb	r2, r3
 800c154:	8979      	ldrh	r1, [r7, #10]
 800c156:	2300      	movs	r3, #0
 800c158:	9300      	str	r3, [sp, #0]
 800c15a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c15e:	68f8      	ldr	r0, [r7, #12]
 800c160:	f000 fbc0 	bl	800c8e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c168:	b29b      	uxth	r3, r3
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d19e      	bne.n	800c0ac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c16e:	697a      	ldr	r2, [r7, #20]
 800c170:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c172:	68f8      	ldr	r0, [r7, #12]
 800c174:	f000 fa9a 	bl	800c6ac <I2C_WaitOnSTOPFlagUntilTimeout>
 800c178:	4603      	mov	r3, r0
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d001      	beq.n	800c182 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c17e:	2301      	movs	r3, #1
 800c180:	e01a      	b.n	800c1b8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	2220      	movs	r2, #32
 800c188:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	6859      	ldr	r1, [r3, #4]
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	4b0a      	ldr	r3, [pc, #40]	@ (800c1c0 <HAL_I2C_Mem_Write+0x224>)
 800c196:	400b      	ands	r3, r1
 800c198:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	2220      	movs	r2, #32
 800c19e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	2200      	movs	r2, #0
 800c1a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	e000      	b.n	800c1b8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c1b6:	2302      	movs	r3, #2
  }
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3718      	adds	r7, #24
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}
 800c1c0:	fe00e800 	.word	0xfe00e800

0800c1c4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b088      	sub	sp, #32
 800c1c8:	af02      	add	r7, sp, #8
 800c1ca:	60f8      	str	r0, [r7, #12]
 800c1cc:	4608      	mov	r0, r1
 800c1ce:	4611      	mov	r1, r2
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	817b      	strh	r3, [r7, #10]
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	813b      	strh	r3, [r7, #8]
 800c1da:	4613      	mov	r3, r2
 800c1dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c1e4:	b2db      	uxtb	r3, r3
 800c1e6:	2b20      	cmp	r3, #32
 800c1e8:	f040 80fd 	bne.w	800c3e6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c1ec:	6a3b      	ldr	r3, [r7, #32]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d002      	beq.n	800c1f8 <HAL_I2C_Mem_Read+0x34>
 800c1f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d105      	bne.n	800c204 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c1fe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800c200:	2301      	movs	r3, #1
 800c202:	e0f1      	b.n	800c3e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d101      	bne.n	800c212 <HAL_I2C_Mem_Read+0x4e>
 800c20e:	2302      	movs	r3, #2
 800c210:	e0ea      	b.n	800c3e8 <HAL_I2C_Mem_Read+0x224>
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2201      	movs	r2, #1
 800c216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c21a:	f7fb fd9b 	bl	8007d54 <HAL_GetTick>
 800c21e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	9300      	str	r3, [sp, #0]
 800c224:	2319      	movs	r3, #25
 800c226:	2201      	movs	r2, #1
 800c228:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800c22c:	68f8      	ldr	r0, [r7, #12]
 800c22e:	f000 f9bd 	bl	800c5ac <I2C_WaitOnFlagUntilTimeout>
 800c232:	4603      	mov	r3, r0
 800c234:	2b00      	cmp	r3, #0
 800c236:	d001      	beq.n	800c23c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c238:	2301      	movs	r3, #1
 800c23a:	e0d5      	b.n	800c3e8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2222      	movs	r2, #34	@ 0x22
 800c240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	2240      	movs	r2, #64	@ 0x40
 800c248:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	2200      	movs	r2, #0
 800c250:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	6a3a      	ldr	r2, [r7, #32]
 800c256:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c25c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	2200      	movs	r2, #0
 800c262:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c264:	88f8      	ldrh	r0, [r7, #6]
 800c266:	893a      	ldrh	r2, [r7, #8]
 800c268:	8979      	ldrh	r1, [r7, #10]
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	9301      	str	r3, [sp, #4]
 800c26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c270:	9300      	str	r3, [sp, #0]
 800c272:	4603      	mov	r3, r0
 800c274:	68f8      	ldr	r0, [r7, #12]
 800c276:	f000 f921 	bl	800c4bc <I2C_RequestMemoryRead>
 800c27a:	4603      	mov	r3, r0
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d005      	beq.n	800c28c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	2200      	movs	r2, #0
 800c284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800c288:	2301      	movs	r3, #1
 800c28a:	e0ad      	b.n	800c3e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c290:	b29b      	uxth	r3, r3
 800c292:	2bff      	cmp	r3, #255	@ 0xff
 800c294:	d90e      	bls.n	800c2b4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	22ff      	movs	r2, #255	@ 0xff
 800c29a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c2a0:	b2da      	uxtb	r2, r3
 800c2a2:	8979      	ldrh	r1, [r7, #10]
 800c2a4:	4b52      	ldr	r3, [pc, #328]	@ (800c3f0 <HAL_I2C_Mem_Read+0x22c>)
 800c2a6:	9300      	str	r3, [sp, #0]
 800c2a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c2ac:	68f8      	ldr	r0, [r7, #12]
 800c2ae:	f000 fb19 	bl	800c8e4 <I2C_TransferConfig>
 800c2b2:	e00f      	b.n	800c2d4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c2b8:	b29a      	uxth	r2, r3
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c2c2:	b2da      	uxtb	r2, r3
 800c2c4:	8979      	ldrh	r1, [r7, #10]
 800c2c6:	4b4a      	ldr	r3, [pc, #296]	@ (800c3f0 <HAL_I2C_Mem_Read+0x22c>)
 800c2c8:	9300      	str	r3, [sp, #0]
 800c2ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c2ce:	68f8      	ldr	r0, [r7, #12]
 800c2d0:	f000 fb08 	bl	800c8e4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c2d4:	697b      	ldr	r3, [r7, #20]
 800c2d6:	9300      	str	r3, [sp, #0]
 800c2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2da:	2200      	movs	r2, #0
 800c2dc:	2104      	movs	r1, #4
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f000 f964 	bl	800c5ac <I2C_WaitOnFlagUntilTimeout>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d001      	beq.n	800c2ee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	e07c      	b.n	800c3e8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2f8:	b2d2      	uxtb	r2, r2
 800c2fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c300:	1c5a      	adds	r2, r3, #1
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c30a:	3b01      	subs	r3, #1
 800c30c:	b29a      	uxth	r2, r3
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c316:	b29b      	uxth	r3, r3
 800c318:	3b01      	subs	r3, #1
 800c31a:	b29a      	uxth	r2, r3
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c324:	b29b      	uxth	r3, r3
 800c326:	2b00      	cmp	r3, #0
 800c328:	d034      	beq.n	800c394 <HAL_I2C_Mem_Read+0x1d0>
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d130      	bne.n	800c394 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c332:	697b      	ldr	r3, [r7, #20]
 800c334:	9300      	str	r3, [sp, #0]
 800c336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c338:	2200      	movs	r2, #0
 800c33a:	2180      	movs	r1, #128	@ 0x80
 800c33c:	68f8      	ldr	r0, [r7, #12]
 800c33e:	f000 f935 	bl	800c5ac <I2C_WaitOnFlagUntilTimeout>
 800c342:	4603      	mov	r3, r0
 800c344:	2b00      	cmp	r3, #0
 800c346:	d001      	beq.n	800c34c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c348:	2301      	movs	r3, #1
 800c34a:	e04d      	b.n	800c3e8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c350:	b29b      	uxth	r3, r3
 800c352:	2bff      	cmp	r3, #255	@ 0xff
 800c354:	d90e      	bls.n	800c374 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	22ff      	movs	r2, #255	@ 0xff
 800c35a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c360:	b2da      	uxtb	r2, r3
 800c362:	8979      	ldrh	r1, [r7, #10]
 800c364:	2300      	movs	r3, #0
 800c366:	9300      	str	r3, [sp, #0]
 800c368:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c36c:	68f8      	ldr	r0, [r7, #12]
 800c36e:	f000 fab9 	bl	800c8e4 <I2C_TransferConfig>
 800c372:	e00f      	b.n	800c394 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c378:	b29a      	uxth	r2, r3
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800c382:	b2da      	uxtb	r2, r3
 800c384:	8979      	ldrh	r1, [r7, #10]
 800c386:	2300      	movs	r3, #0
 800c388:	9300      	str	r3, [sp, #0]
 800c38a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c38e:	68f8      	ldr	r0, [r7, #12]
 800c390:	f000 faa8 	bl	800c8e4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800c398:	b29b      	uxth	r3, r3
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d19a      	bne.n	800c2d4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c39e:	697a      	ldr	r2, [r7, #20]
 800c3a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c3a2:	68f8      	ldr	r0, [r7, #12]
 800c3a4:	f000 f982 	bl	800c6ac <I2C_WaitOnSTOPFlagUntilTimeout>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d001      	beq.n	800c3b2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c3ae:	2301      	movs	r3, #1
 800c3b0:	e01a      	b.n	800c3e8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	2220      	movs	r2, #32
 800c3b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	6859      	ldr	r1, [r3, #4]
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	681a      	ldr	r2, [r3, #0]
 800c3c4:	4b0b      	ldr	r3, [pc, #44]	@ (800c3f4 <HAL_I2C_Mem_Read+0x230>)
 800c3c6:	400b      	ands	r3, r1
 800c3c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	2220      	movs	r2, #32
 800c3ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	2200      	movs	r2, #0
 800c3de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	e000      	b.n	800c3e8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c3e6:	2302      	movs	r3, #2
  }
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3718      	adds	r7, #24
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}
 800c3f0:	80002400 	.word	0x80002400
 800c3f4:	fe00e800 	.word	0xfe00e800

0800c3f8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800c3f8:	b480      	push	{r7}
 800c3fa:	b083      	sub	sp, #12
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c406:	b2db      	uxtb	r3, r3
}
 800c408:	4618      	mov	r0, r3
 800c40a:	370c      	adds	r7, #12
 800c40c:	46bd      	mov	sp, r7
 800c40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c412:	4770      	bx	lr

0800c414 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b086      	sub	sp, #24
 800c418:	af02      	add	r7, sp, #8
 800c41a:	60f8      	str	r0, [r7, #12]
 800c41c:	4608      	mov	r0, r1
 800c41e:	4611      	mov	r1, r2
 800c420:	461a      	mov	r2, r3
 800c422:	4603      	mov	r3, r0
 800c424:	817b      	strh	r3, [r7, #10]
 800c426:	460b      	mov	r3, r1
 800c428:	813b      	strh	r3, [r7, #8]
 800c42a:	4613      	mov	r3, r2
 800c42c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c42e:	88fb      	ldrh	r3, [r7, #6]
 800c430:	b2da      	uxtb	r2, r3
 800c432:	8979      	ldrh	r1, [r7, #10]
 800c434:	4b20      	ldr	r3, [pc, #128]	@ (800c4b8 <I2C_RequestMemoryWrite+0xa4>)
 800c436:	9300      	str	r3, [sp, #0]
 800c438:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800c43c:	68f8      	ldr	r0, [r7, #12]
 800c43e:	f000 fa51 	bl	800c8e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c442:	69fa      	ldr	r2, [r7, #28]
 800c444:	69b9      	ldr	r1, [r7, #24]
 800c446:	68f8      	ldr	r0, [r7, #12]
 800c448:	f000 f8f0 	bl	800c62c <I2C_WaitOnTXISFlagUntilTimeout>
 800c44c:	4603      	mov	r3, r0
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d001      	beq.n	800c456 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c452:	2301      	movs	r3, #1
 800c454:	e02c      	b.n	800c4b0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c456:	88fb      	ldrh	r3, [r7, #6]
 800c458:	2b01      	cmp	r3, #1
 800c45a:	d105      	bne.n	800c468 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c45c:	893b      	ldrh	r3, [r7, #8]
 800c45e:	b2da      	uxtb	r2, r3
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	629a      	str	r2, [r3, #40]	@ 0x28
 800c466:	e015      	b.n	800c494 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c468:	893b      	ldrh	r3, [r7, #8]
 800c46a:	0a1b      	lsrs	r3, r3, #8
 800c46c:	b29b      	uxth	r3, r3
 800c46e:	b2da      	uxtb	r2, r3
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c476:	69fa      	ldr	r2, [r7, #28]
 800c478:	69b9      	ldr	r1, [r7, #24]
 800c47a:	68f8      	ldr	r0, [r7, #12]
 800c47c:	f000 f8d6 	bl	800c62c <I2C_WaitOnTXISFlagUntilTimeout>
 800c480:	4603      	mov	r3, r0
 800c482:	2b00      	cmp	r3, #0
 800c484:	d001      	beq.n	800c48a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	e012      	b.n	800c4b0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c48a:	893b      	ldrh	r3, [r7, #8]
 800c48c:	b2da      	uxtb	r2, r3
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c494:	69fb      	ldr	r3, [r7, #28]
 800c496:	9300      	str	r3, [sp, #0]
 800c498:	69bb      	ldr	r3, [r7, #24]
 800c49a:	2200      	movs	r2, #0
 800c49c:	2180      	movs	r1, #128	@ 0x80
 800c49e:	68f8      	ldr	r0, [r7, #12]
 800c4a0:	f000 f884 	bl	800c5ac <I2C_WaitOnFlagUntilTimeout>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d001      	beq.n	800c4ae <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	e000      	b.n	800c4b0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c4ae:	2300      	movs	r3, #0
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	3710      	adds	r7, #16
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}
 800c4b8:	80002000 	.word	0x80002000

0800c4bc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b086      	sub	sp, #24
 800c4c0:	af02      	add	r7, sp, #8
 800c4c2:	60f8      	str	r0, [r7, #12]
 800c4c4:	4608      	mov	r0, r1
 800c4c6:	4611      	mov	r1, r2
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	817b      	strh	r3, [r7, #10]
 800c4ce:	460b      	mov	r3, r1
 800c4d0:	813b      	strh	r3, [r7, #8]
 800c4d2:	4613      	mov	r3, r2
 800c4d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c4d6:	88fb      	ldrh	r3, [r7, #6]
 800c4d8:	b2da      	uxtb	r2, r3
 800c4da:	8979      	ldrh	r1, [r7, #10]
 800c4dc:	4b20      	ldr	r3, [pc, #128]	@ (800c560 <I2C_RequestMemoryRead+0xa4>)
 800c4de:	9300      	str	r3, [sp, #0]
 800c4e0:	2300      	movs	r3, #0
 800c4e2:	68f8      	ldr	r0, [r7, #12]
 800c4e4:	f000 f9fe 	bl	800c8e4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c4e8:	69fa      	ldr	r2, [r7, #28]
 800c4ea:	69b9      	ldr	r1, [r7, #24]
 800c4ec:	68f8      	ldr	r0, [r7, #12]
 800c4ee:	f000 f89d 	bl	800c62c <I2C_WaitOnTXISFlagUntilTimeout>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d001      	beq.n	800c4fc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	e02c      	b.n	800c556 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c4fc:	88fb      	ldrh	r3, [r7, #6]
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	d105      	bne.n	800c50e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c502:	893b      	ldrh	r3, [r7, #8]
 800c504:	b2da      	uxtb	r2, r3
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	629a      	str	r2, [r3, #40]	@ 0x28
 800c50c:	e015      	b.n	800c53a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c50e:	893b      	ldrh	r3, [r7, #8]
 800c510:	0a1b      	lsrs	r3, r3, #8
 800c512:	b29b      	uxth	r3, r3
 800c514:	b2da      	uxtb	r2, r3
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c51c:	69fa      	ldr	r2, [r7, #28]
 800c51e:	69b9      	ldr	r1, [r7, #24]
 800c520:	68f8      	ldr	r0, [r7, #12]
 800c522:	f000 f883 	bl	800c62c <I2C_WaitOnTXISFlagUntilTimeout>
 800c526:	4603      	mov	r3, r0
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d001      	beq.n	800c530 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c52c:	2301      	movs	r3, #1
 800c52e:	e012      	b.n	800c556 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c530:	893b      	ldrh	r3, [r7, #8]
 800c532:	b2da      	uxtb	r2, r3
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c53a:	69fb      	ldr	r3, [r7, #28]
 800c53c:	9300      	str	r3, [sp, #0]
 800c53e:	69bb      	ldr	r3, [r7, #24]
 800c540:	2200      	movs	r2, #0
 800c542:	2140      	movs	r1, #64	@ 0x40
 800c544:	68f8      	ldr	r0, [r7, #12]
 800c546:	f000 f831 	bl	800c5ac <I2C_WaitOnFlagUntilTimeout>
 800c54a:	4603      	mov	r3, r0
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d001      	beq.n	800c554 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c550:	2301      	movs	r3, #1
 800c552:	e000      	b.n	800c556 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c554:	2300      	movs	r3, #0
}
 800c556:	4618      	mov	r0, r3
 800c558:	3710      	adds	r7, #16
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	80002000 	.word	0x80002000

0800c564 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c564:	b480      	push	{r7}
 800c566:	b083      	sub	sp, #12
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	699b      	ldr	r3, [r3, #24]
 800c572:	f003 0302 	and.w	r3, r3, #2
 800c576:	2b02      	cmp	r3, #2
 800c578:	d103      	bne.n	800c582 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	2200      	movs	r2, #0
 800c580:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	699b      	ldr	r3, [r3, #24]
 800c588:	f003 0301 	and.w	r3, r3, #1
 800c58c:	2b01      	cmp	r3, #1
 800c58e:	d007      	beq.n	800c5a0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	699a      	ldr	r2, [r3, #24]
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	f042 0201 	orr.w	r2, r2, #1
 800c59e:	619a      	str	r2, [r3, #24]
  }
}
 800c5a0:	bf00      	nop
 800c5a2:	370c      	adds	r7, #12
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5aa:	4770      	bx	lr

0800c5ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b084      	sub	sp, #16
 800c5b0:	af00      	add	r7, sp, #0
 800c5b2:	60f8      	str	r0, [r7, #12]
 800c5b4:	60b9      	str	r1, [r7, #8]
 800c5b6:	603b      	str	r3, [r7, #0]
 800c5b8:	4613      	mov	r3, r2
 800c5ba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c5bc:	e022      	b.n	800c604 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5c4:	d01e      	beq.n	800c604 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c5c6:	f7fb fbc5 	bl	8007d54 <HAL_GetTick>
 800c5ca:	4602      	mov	r2, r0
 800c5cc:	69bb      	ldr	r3, [r7, #24]
 800c5ce:	1ad3      	subs	r3, r2, r3
 800c5d0:	683a      	ldr	r2, [r7, #0]
 800c5d2:	429a      	cmp	r2, r3
 800c5d4:	d302      	bcc.n	800c5dc <I2C_WaitOnFlagUntilTimeout+0x30>
 800c5d6:	683b      	ldr	r3, [r7, #0]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d113      	bne.n	800c604 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5e0:	f043 0220 	orr.w	r2, r3, #32
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	2220      	movs	r2, #32
 800c5ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800c600:	2301      	movs	r3, #1
 800c602:	e00f      	b.n	800c624 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	699a      	ldr	r2, [r3, #24]
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	4013      	ands	r3, r2
 800c60e:	68ba      	ldr	r2, [r7, #8]
 800c610:	429a      	cmp	r2, r3
 800c612:	bf0c      	ite	eq
 800c614:	2301      	moveq	r3, #1
 800c616:	2300      	movne	r3, #0
 800c618:	b2db      	uxtb	r3, r3
 800c61a:	461a      	mov	r2, r3
 800c61c:	79fb      	ldrb	r3, [r7, #7]
 800c61e:	429a      	cmp	r2, r3
 800c620:	d0cd      	beq.n	800c5be <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c622:	2300      	movs	r3, #0
}
 800c624:	4618      	mov	r0, r3
 800c626:	3710      	adds	r7, #16
 800c628:	46bd      	mov	sp, r7
 800c62a:	bd80      	pop	{r7, pc}

0800c62c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b084      	sub	sp, #16
 800c630:	af00      	add	r7, sp, #0
 800c632:	60f8      	str	r0, [r7, #12]
 800c634:	60b9      	str	r1, [r7, #8]
 800c636:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c638:	e02c      	b.n	800c694 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	68b9      	ldr	r1, [r7, #8]
 800c63e:	68f8      	ldr	r0, [r7, #12]
 800c640:	f000 f870 	bl	800c724 <I2C_IsErrorOccurred>
 800c644:	4603      	mov	r3, r0
 800c646:	2b00      	cmp	r3, #0
 800c648:	d001      	beq.n	800c64e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c64a:	2301      	movs	r3, #1
 800c64c:	e02a      	b.n	800c6a4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c64e:	68bb      	ldr	r3, [r7, #8]
 800c650:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c654:	d01e      	beq.n	800c694 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c656:	f7fb fb7d 	bl	8007d54 <HAL_GetTick>
 800c65a:	4602      	mov	r2, r0
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	1ad3      	subs	r3, r2, r3
 800c660:	68ba      	ldr	r2, [r7, #8]
 800c662:	429a      	cmp	r2, r3
 800c664:	d302      	bcc.n	800c66c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d113      	bne.n	800c694 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c670:	f043 0220 	orr.w	r2, r3, #32
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	2220      	movs	r2, #32
 800c67c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	2200      	movs	r2, #0
 800c684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	2200      	movs	r2, #0
 800c68c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800c690:	2301      	movs	r3, #1
 800c692:	e007      	b.n	800c6a4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	699b      	ldr	r3, [r3, #24]
 800c69a:	f003 0302 	and.w	r3, r3, #2
 800c69e:	2b02      	cmp	r3, #2
 800c6a0:	d1cb      	bne.n	800c63a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c6a2:	2300      	movs	r3, #0
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3710      	adds	r7, #16
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	bd80      	pop	{r7, pc}

0800c6ac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b084      	sub	sp, #16
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	60f8      	str	r0, [r7, #12]
 800c6b4:	60b9      	str	r1, [r7, #8]
 800c6b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c6b8:	e028      	b.n	800c70c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c6ba:	687a      	ldr	r2, [r7, #4]
 800c6bc:	68b9      	ldr	r1, [r7, #8]
 800c6be:	68f8      	ldr	r0, [r7, #12]
 800c6c0:	f000 f830 	bl	800c724 <I2C_IsErrorOccurred>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d001      	beq.n	800c6ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	e026      	b.n	800c71c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c6ce:	f7fb fb41 	bl	8007d54 <HAL_GetTick>
 800c6d2:	4602      	mov	r2, r0
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	1ad3      	subs	r3, r2, r3
 800c6d8:	68ba      	ldr	r2, [r7, #8]
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d302      	bcc.n	800c6e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d113      	bne.n	800c70c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6e8:	f043 0220 	orr.w	r2, r3, #32
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	2220      	movs	r2, #32
 800c6f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	2200      	movs	r2, #0
 800c704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800c708:	2301      	movs	r3, #1
 800c70a:	e007      	b.n	800c71c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	699b      	ldr	r3, [r3, #24]
 800c712:	f003 0320 	and.w	r3, r3, #32
 800c716:	2b20      	cmp	r3, #32
 800c718:	d1cf      	bne.n	800c6ba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c71a:	2300      	movs	r3, #0
}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3710      	adds	r7, #16
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}

0800c724 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b08a      	sub	sp, #40	@ 0x28
 800c728:	af00      	add	r7, sp, #0
 800c72a:	60f8      	str	r0, [r7, #12]
 800c72c:	60b9      	str	r1, [r7, #8]
 800c72e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c730:	2300      	movs	r3, #0
 800c732:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	699b      	ldr	r3, [r3, #24]
 800c73c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c73e:	2300      	movs	r3, #0
 800c740:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c746:	69bb      	ldr	r3, [r7, #24]
 800c748:	f003 0310 	and.w	r3, r3, #16
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d068      	beq.n	800c822 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	2210      	movs	r2, #16
 800c756:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c758:	e049      	b.n	800c7ee <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c760:	d045      	beq.n	800c7ee <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c762:	f7fb faf7 	bl	8007d54 <HAL_GetTick>
 800c766:	4602      	mov	r2, r0
 800c768:	69fb      	ldr	r3, [r7, #28]
 800c76a:	1ad3      	subs	r3, r2, r3
 800c76c:	68ba      	ldr	r2, [r7, #8]
 800c76e:	429a      	cmp	r2, r3
 800c770:	d302      	bcc.n	800c778 <I2C_IsErrorOccurred+0x54>
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d13a      	bne.n	800c7ee <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	685b      	ldr	r3, [r3, #4]
 800c77e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c782:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c78a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	699b      	ldr	r3, [r3, #24]
 800c792:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c796:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c79a:	d121      	bne.n	800c7e0 <I2C_IsErrorOccurred+0xbc>
 800c79c:	697b      	ldr	r3, [r7, #20]
 800c79e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c7a2:	d01d      	beq.n	800c7e0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c7a4:	7cfb      	ldrb	r3, [r7, #19]
 800c7a6:	2b20      	cmp	r3, #32
 800c7a8:	d01a      	beq.n	800c7e0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	685a      	ldr	r2, [r3, #4]
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c7b8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c7ba:	f7fb facb 	bl	8007d54 <HAL_GetTick>
 800c7be:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c7c0:	e00e      	b.n	800c7e0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c7c2:	f7fb fac7 	bl	8007d54 <HAL_GetTick>
 800c7c6:	4602      	mov	r2, r0
 800c7c8:	69fb      	ldr	r3, [r7, #28]
 800c7ca:	1ad3      	subs	r3, r2, r3
 800c7cc:	2b19      	cmp	r3, #25
 800c7ce:	d907      	bls.n	800c7e0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 800c7d0:	6a3b      	ldr	r3, [r7, #32]
 800c7d2:	f043 0320 	orr.w	r3, r3, #32
 800c7d6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c7d8:	2301      	movs	r3, #1
 800c7da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800c7de:	e006      	b.n	800c7ee <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	699b      	ldr	r3, [r3, #24]
 800c7e6:	f003 0320 	and.w	r3, r3, #32
 800c7ea:	2b20      	cmp	r3, #32
 800c7ec:	d1e9      	bne.n	800c7c2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	699b      	ldr	r3, [r3, #24]
 800c7f4:	f003 0320 	and.w	r3, r3, #32
 800c7f8:	2b20      	cmp	r3, #32
 800c7fa:	d003      	beq.n	800c804 <I2C_IsErrorOccurred+0xe0>
 800c7fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c800:	2b00      	cmp	r3, #0
 800c802:	d0aa      	beq.n	800c75a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c804:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d103      	bne.n	800c814 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	2220      	movs	r2, #32
 800c812:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c814:	6a3b      	ldr	r3, [r7, #32]
 800c816:	f043 0304 	orr.w	r3, r3, #4
 800c81a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c81c:	2301      	movs	r3, #1
 800c81e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	699b      	ldr	r3, [r3, #24]
 800c828:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c82a:	69bb      	ldr	r3, [r7, #24]
 800c82c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c830:	2b00      	cmp	r3, #0
 800c832:	d00b      	beq.n	800c84c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c834:	6a3b      	ldr	r3, [r7, #32]
 800c836:	f043 0301 	orr.w	r3, r3, #1
 800c83a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c844:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c846:	2301      	movs	r3, #1
 800c848:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c84c:	69bb      	ldr	r3, [r7, #24]
 800c84e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800c852:	2b00      	cmp	r3, #0
 800c854:	d00b      	beq.n	800c86e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c856:	6a3b      	ldr	r3, [r7, #32]
 800c858:	f043 0308 	orr.w	r3, r3, #8
 800c85c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c866:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c868:	2301      	movs	r3, #1
 800c86a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c86e:	69bb      	ldr	r3, [r7, #24]
 800c870:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c874:	2b00      	cmp	r3, #0
 800c876:	d00b      	beq.n	800c890 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c878:	6a3b      	ldr	r3, [r7, #32]
 800c87a:	f043 0302 	orr.w	r3, r3, #2
 800c87e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c888:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c88a:	2301      	movs	r3, #1
 800c88c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800c890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c894:	2b00      	cmp	r3, #0
 800c896:	d01c      	beq.n	800c8d2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c898:	68f8      	ldr	r0, [r7, #12]
 800c89a:	f7ff fe63 	bl	800c564 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	6859      	ldr	r1, [r3, #4]
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681a      	ldr	r2, [r3, #0]
 800c8a8:	4b0d      	ldr	r3, [pc, #52]	@ (800c8e0 <I2C_IsErrorOccurred+0x1bc>)
 800c8aa:	400b      	ands	r3, r1
 800c8ac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8b2:	6a3b      	ldr	r3, [r7, #32]
 800c8b4:	431a      	orrs	r2, r3
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	2220      	movs	r2, #32
 800c8be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800c8d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3728      	adds	r7, #40	@ 0x28
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}
 800c8de:	bf00      	nop
 800c8e0:	fe00e800 	.word	0xfe00e800

0800c8e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c8e4:	b480      	push	{r7}
 800c8e6:	b087      	sub	sp, #28
 800c8e8:	af00      	add	r7, sp, #0
 800c8ea:	60f8      	str	r0, [r7, #12]
 800c8ec:	607b      	str	r3, [r7, #4]
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	817b      	strh	r3, [r7, #10]
 800c8f2:	4613      	mov	r3, r2
 800c8f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c8f6:	897b      	ldrh	r3, [r7, #10]
 800c8f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c8fc:	7a7b      	ldrb	r3, [r7, #9]
 800c8fe:	041b      	lsls	r3, r3, #16
 800c900:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c904:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c90a:	6a3b      	ldr	r3, [r7, #32]
 800c90c:	4313      	orrs	r3, r2
 800c90e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c912:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	685a      	ldr	r2, [r3, #4]
 800c91a:	6a3b      	ldr	r3, [r7, #32]
 800c91c:	0d5b      	lsrs	r3, r3, #21
 800c91e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800c922:	4b08      	ldr	r3, [pc, #32]	@ (800c944 <I2C_TransferConfig+0x60>)
 800c924:	430b      	orrs	r3, r1
 800c926:	43db      	mvns	r3, r3
 800c928:	ea02 0103 	and.w	r1, r2, r3
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	697a      	ldr	r2, [r7, #20]
 800c932:	430a      	orrs	r2, r1
 800c934:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c936:	bf00      	nop
 800c938:	371c      	adds	r7, #28
 800c93a:	46bd      	mov	sp, r7
 800c93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c940:	4770      	bx	lr
 800c942:	bf00      	nop
 800c944:	03ff63ff 	.word	0x03ff63ff

0800c948 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c948:	b480      	push	{r7}
 800c94a:	b083      	sub	sp, #12
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c958:	b2db      	uxtb	r3, r3
 800c95a:	2b20      	cmp	r3, #32
 800c95c:	d138      	bne.n	800c9d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c964:	2b01      	cmp	r3, #1
 800c966:	d101      	bne.n	800c96c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c968:	2302      	movs	r3, #2
 800c96a:	e032      	b.n	800c9d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2201      	movs	r2, #1
 800c970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2224      	movs	r2, #36	@ 0x24
 800c978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	681a      	ldr	r2, [r3, #0]
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f022 0201 	bic.w	r2, r2, #1
 800c98a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	681a      	ldr	r2, [r3, #0]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c99a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	6819      	ldr	r1, [r3, #0]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	683a      	ldr	r2, [r7, #0]
 800c9a8:	430a      	orrs	r2, r1
 800c9aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	f042 0201 	orr.w	r2, r2, #1
 800c9ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	2220      	movs	r2, #32
 800c9c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	e000      	b.n	800c9d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c9d0:	2302      	movs	r3, #2
  }
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	370c      	adds	r7, #12
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr

0800c9de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c9de:	b480      	push	{r7}
 800c9e0:	b085      	sub	sp, #20
 800c9e2:	af00      	add	r7, sp, #0
 800c9e4:	6078      	str	r0, [r7, #4]
 800c9e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c9ee:	b2db      	uxtb	r3, r3
 800c9f0:	2b20      	cmp	r3, #32
 800c9f2:	d139      	bne.n	800ca68 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d101      	bne.n	800ca02 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c9fe:	2302      	movs	r3, #2
 800ca00:	e033      	b.n	800ca6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2201      	movs	r2, #1
 800ca06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2224      	movs	r2, #36	@ 0x24
 800ca0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	681a      	ldr	r2, [r3, #0]
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	f022 0201 	bic.w	r2, r2, #1
 800ca20:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800ca30:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	021b      	lsls	r3, r3, #8
 800ca36:	68fa      	ldr	r2, [r7, #12]
 800ca38:	4313      	orrs	r3, r2
 800ca3a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	68fa      	ldr	r2, [r7, #12]
 800ca42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	681a      	ldr	r2, [r3, #0]
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	f042 0201 	orr.w	r2, r2, #1
 800ca52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	2220      	movs	r2, #32
 800ca58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	2200      	movs	r2, #0
 800ca60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ca64:	2300      	movs	r3, #0
 800ca66:	e000      	b.n	800ca6a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ca68:	2302      	movs	r3, #2
  }
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3714      	adds	r7, #20
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca74:	4770      	bx	lr
	...

0800ca78 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b084      	sub	sp, #16
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d101      	bne.n	800ca8a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800ca86:	2301      	movs	r3, #1
 800ca88:	e0bf      	b.n	800cc0a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800ca90:	b2db      	uxtb	r3, r3
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d106      	bne.n	800caa4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800ca9e:	6878      	ldr	r0, [r7, #4]
 800caa0:	f7f7 f9c0 	bl	8003e24 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2202      	movs	r2, #2
 800caa8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	699a      	ldr	r2, [r3, #24]
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800caba:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	6999      	ldr	r1, [r3, #24]
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	685a      	ldr	r2, [r3, #4]
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	689b      	ldr	r3, [r3, #8]
 800caca:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800cad0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	691b      	ldr	r3, [r3, #16]
 800cad6:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	430a      	orrs	r2, r1
 800cade:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	6899      	ldr	r1, [r3, #8]
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	681a      	ldr	r2, [r3, #0]
 800caea:	4b4a      	ldr	r3, [pc, #296]	@ (800cc14 <HAL_LTDC_Init+0x19c>)
 800caec:	400b      	ands	r3, r1
 800caee:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	695b      	ldr	r3, [r3, #20]
 800caf4:	041b      	lsls	r3, r3, #16
 800caf6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	6899      	ldr	r1, [r3, #8]
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	699a      	ldr	r2, [r3, #24]
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	431a      	orrs	r2, r3
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	430a      	orrs	r2, r1
 800cb0c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	68d9      	ldr	r1, [r3, #12]
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681a      	ldr	r2, [r3, #0]
 800cb18:	4b3e      	ldr	r3, [pc, #248]	@ (800cc14 <HAL_LTDC_Init+0x19c>)
 800cb1a:	400b      	ands	r3, r1
 800cb1c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	69db      	ldr	r3, [r3, #28]
 800cb22:	041b      	lsls	r3, r3, #16
 800cb24:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	68d9      	ldr	r1, [r3, #12]
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	6a1a      	ldr	r2, [r3, #32]
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	431a      	orrs	r2, r3
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	430a      	orrs	r2, r1
 800cb3a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	6919      	ldr	r1, [r3, #16]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681a      	ldr	r2, [r3, #0]
 800cb46:	4b33      	ldr	r3, [pc, #204]	@ (800cc14 <HAL_LTDC_Init+0x19c>)
 800cb48:	400b      	ands	r3, r1
 800cb4a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb50:	041b      	lsls	r3, r3, #16
 800cb52:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	6919      	ldr	r1, [r3, #16]
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	431a      	orrs	r2, r3
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	430a      	orrs	r2, r1
 800cb68:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	6959      	ldr	r1, [r3, #20]
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681a      	ldr	r2, [r3, #0]
 800cb74:	4b27      	ldr	r3, [pc, #156]	@ (800cc14 <HAL_LTDC_Init+0x19c>)
 800cb76:	400b      	ands	r3, r1
 800cb78:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb7e:	041b      	lsls	r3, r3, #16
 800cb80:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	6959      	ldr	r1, [r3, #20]
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	431a      	orrs	r2, r3
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	430a      	orrs	r2, r1
 800cb96:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800cb9e:	021b      	lsls	r3, r3, #8
 800cba0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800cba8:	041b      	lsls	r3, r3, #16
 800cbaa:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800cbba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800cbc2:	68ba      	ldr	r2, [r7, #8]
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	4313      	orrs	r3, r2
 800cbc8:	687a      	ldr	r2, [r7, #4]
 800cbca:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800cbce:	431a      	orrs	r2, r3
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	430a      	orrs	r2, r1
 800cbd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f042 0206 	orr.w	r2, r2, #6
 800cbe6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	699a      	ldr	r2, [r3, #24]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	f042 0201 	orr.w	r2, r2, #1
 800cbf6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2201      	movs	r2, #1
 800cc04:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800cc08:	2300      	movs	r3, #0
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3710      	adds	r7, #16
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	bd80      	pop	{r7, pc}
 800cc12:	bf00      	nop
 800cc14:	f000f800 	.word	0xf000f800

0800cc18 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b084      	sub	sp, #16
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc26:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc2e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	f003 0304 	and.w	r3, r3, #4
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d023      	beq.n	800cc82 <HAL_LTDC_IRQHandler+0x6a>
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	f003 0304 	and.w	r3, r3, #4
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d01e      	beq.n	800cc82 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f022 0204 	bic.w	r2, r2, #4
 800cc52:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	2204      	movs	r2, #4
 800cc5a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cc62:	f043 0201 	orr.w	r2, r3, #1
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2204      	movs	r2, #4
 800cc70:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2200      	movs	r2, #0
 800cc78:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800cc7c:	6878      	ldr	r0, [r7, #4]
 800cc7e:	f000 f86f 	bl	800cd60 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	f003 0302 	and.w	r3, r3, #2
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d023      	beq.n	800ccd4 <HAL_LTDC_IRQHandler+0xbc>
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	f003 0302 	and.w	r3, r3, #2
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d01e      	beq.n	800ccd4 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	f022 0202 	bic.w	r2, r2, #2
 800cca4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	2202      	movs	r2, #2
 800ccac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ccb4:	f043 0202 	orr.w	r2, r3, #2
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2204      	movs	r2, #4
 800ccc2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2200      	movs	r2, #0
 800ccca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f000 f846 	bl	800cd60 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f003 0301 	and.w	r3, r3, #1
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d01b      	beq.n	800cd16 <HAL_LTDC_IRQHandler+0xfe>
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	f003 0301 	and.w	r3, r3, #1
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d016      	beq.n	800cd16 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	f022 0201 	bic.w	r2, r2, #1
 800ccf6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2201      	movs	r2, #1
 800cd04:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800cd10:	6878      	ldr	r0, [r7, #4]
 800cd12:	f000 f82f 	bl	800cd74 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	f003 0308 	and.w	r3, r3, #8
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d01b      	beq.n	800cd58 <HAL_LTDC_IRQHandler+0x140>
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	f003 0308 	and.w	r3, r3, #8
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d016      	beq.n	800cd58 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	f022 0208 	bic.w	r2, r2, #8
 800cd38:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	2208      	movs	r2, #8
 800cd40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2201      	movs	r2, #1
 800cd46:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	2200      	movs	r2, #0
 800cd4e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800cd52:	6878      	ldr	r0, [r7, #4]
 800cd54:	f000 f818 	bl	800cd88 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800cd58:	bf00      	nop
 800cd5a:	3710      	adds	r7, #16
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b083      	sub	sp, #12
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800cd68:	bf00      	nop
 800cd6a:	370c      	adds	r7, #12
 800cd6c:	46bd      	mov	sp, r7
 800cd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd72:	4770      	bx	lr

0800cd74 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800cd74:	b480      	push	{r7}
 800cd76:	b083      	sub	sp, #12
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800cd7c:	bf00      	nop
 800cd7e:	370c      	adds	r7, #12
 800cd80:	46bd      	mov	sp, r7
 800cd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd86:	4770      	bx	lr

0800cd88 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800cd88:	b480      	push	{r7}
 800cd8a:	b083      	sub	sp, #12
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800cd90:	bf00      	nop
 800cd92:	370c      	adds	r7, #12
 800cd94:	46bd      	mov	sp, r7
 800cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9a:	4770      	bx	lr

0800cd9c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800cd9c:	b5b0      	push	{r4, r5, r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	60f8      	str	r0, [r7, #12]
 800cda4:	60b9      	str	r1, [r7, #8]
 800cda6:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800cdae:	2b01      	cmp	r3, #1
 800cdb0:	d101      	bne.n	800cdb6 <HAL_LTDC_ConfigLayer+0x1a>
 800cdb2:	2302      	movs	r3, #2
 800cdb4:	e02c      	b.n	800ce10 <HAL_LTDC_ConfigLayer+0x74>
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	2201      	movs	r2, #1
 800cdba:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	2202      	movs	r2, #2
 800cdc2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800cdc6:	68fa      	ldr	r2, [r7, #12]
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	2134      	movs	r1, #52	@ 0x34
 800cdcc:	fb01 f303 	mul.w	r3, r1, r3
 800cdd0:	4413      	add	r3, r2
 800cdd2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	4614      	mov	r4, r2
 800cdda:	461d      	mov	r5, r3
 800cddc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cdde:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cde0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cde2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cde4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cde6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cde8:	682b      	ldr	r3, [r5, #0]
 800cdea:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800cdec:	687a      	ldr	r2, [r7, #4]
 800cdee:	68b9      	ldr	r1, [r7, #8]
 800cdf0:	68f8      	ldr	r0, [r7, #12]
 800cdf2:	f000 f81f 	bl	800ce34 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2201      	movs	r2, #1
 800ce02:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	2200      	movs	r2, #0
 800ce0a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800ce0e:	2300      	movs	r3, #0
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3710      	adds	r7, #16
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bdb0      	pop	{r4, r5, r7, pc}

0800ce18 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b083      	sub	sp, #12
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800ce26:	b2db      	uxtb	r3, r3
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	370c      	adds	r7, #12
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce32:	4770      	bx	lr

0800ce34 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b089      	sub	sp, #36	@ 0x24
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	60f8      	str	r0, [r7, #12]
 800ce3c:	60b9      	str	r1, [r7, #8]
 800ce3e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	685a      	ldr	r2, [r3, #4]
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	68db      	ldr	r3, [r3, #12]
 800ce4a:	0c1b      	lsrs	r3, r3, #16
 800ce4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ce50:	4413      	add	r3, r2
 800ce52:	041b      	lsls	r3, r3, #16
 800ce54:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	01db      	lsls	r3, r3, #7
 800ce60:	4413      	add	r3, r2
 800ce62:	3384      	adds	r3, #132	@ 0x84
 800ce64:	685b      	ldr	r3, [r3, #4]
 800ce66:	68fa      	ldr	r2, [r7, #12]
 800ce68:	6812      	ldr	r2, [r2, #0]
 800ce6a:	4611      	mov	r1, r2
 800ce6c:	687a      	ldr	r2, [r7, #4]
 800ce6e:	01d2      	lsls	r2, r2, #7
 800ce70:	440a      	add	r2, r1
 800ce72:	3284      	adds	r2, #132	@ 0x84
 800ce74:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ce78:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	68db      	ldr	r3, [r3, #12]
 800ce84:	0c1b      	lsrs	r3, r3, #16
 800ce86:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ce8a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ce8c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	4619      	mov	r1, r3
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	01db      	lsls	r3, r3, #7
 800ce98:	440b      	add	r3, r1
 800ce9a:	3384      	adds	r3, #132	@ 0x84
 800ce9c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ce9e:	69fb      	ldr	r3, [r7, #28]
 800cea0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800cea2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800cea4:	68bb      	ldr	r3, [r7, #8]
 800cea6:	68da      	ldr	r2, [r3, #12]
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	68db      	ldr	r3, [r3, #12]
 800ceae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ceb2:	4413      	add	r3, r2
 800ceb4:	041b      	lsls	r3, r3, #16
 800ceb6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	461a      	mov	r2, r3
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	01db      	lsls	r3, r3, #7
 800cec2:	4413      	add	r3, r2
 800cec4:	3384      	adds	r3, #132	@ 0x84
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	68fa      	ldr	r2, [r7, #12]
 800ceca:	6812      	ldr	r2, [r2, #0]
 800cecc:	4611      	mov	r1, r2
 800cece:	687a      	ldr	r2, [r7, #4]
 800ced0:	01d2      	lsls	r2, r2, #7
 800ced2:	440a      	add	r2, r1
 800ced4:	3284      	adds	r2, #132	@ 0x84
 800ced6:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ceda:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800cedc:	68bb      	ldr	r3, [r7, #8]
 800cede:	689a      	ldr	r2, [r3, #8]
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	68db      	ldr	r3, [r3, #12]
 800cee6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ceea:	4413      	add	r3, r2
 800ceec:	1c5a      	adds	r2, r3, #1
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	4619      	mov	r1, r3
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	01db      	lsls	r3, r3, #7
 800cef8:	440b      	add	r3, r1
 800cefa:	3384      	adds	r3, #132	@ 0x84
 800cefc:	4619      	mov	r1, r3
 800cefe:	69fb      	ldr	r3, [r7, #28]
 800cf00:	4313      	orrs	r3, r2
 800cf02:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	461a      	mov	r2, r3
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	01db      	lsls	r3, r3, #7
 800cf0e:	4413      	add	r3, r2
 800cf10:	3384      	adds	r3, #132	@ 0x84
 800cf12:	691b      	ldr	r3, [r3, #16]
 800cf14:	68fa      	ldr	r2, [r7, #12]
 800cf16:	6812      	ldr	r2, [r2, #0]
 800cf18:	4611      	mov	r1, r2
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	01d2      	lsls	r2, r2, #7
 800cf1e:	440a      	add	r2, r1
 800cf20:	3284      	adds	r2, #132	@ 0x84
 800cf22:	f023 0307 	bic.w	r3, r3, #7
 800cf26:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	461a      	mov	r2, r3
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	01db      	lsls	r3, r3, #7
 800cf32:	4413      	add	r3, r2
 800cf34:	3384      	adds	r3, #132	@ 0x84
 800cf36:	461a      	mov	r2, r3
 800cf38:	68bb      	ldr	r3, [r7, #8]
 800cf3a:	691b      	ldr	r3, [r3, #16]
 800cf3c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800cf3e:	68bb      	ldr	r3, [r7, #8]
 800cf40:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800cf44:	021b      	lsls	r3, r3, #8
 800cf46:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800cf48:	68bb      	ldr	r3, [r7, #8]
 800cf4a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800cf4e:	041b      	lsls	r3, r3, #16
 800cf50:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	699b      	ldr	r3, [r3, #24]
 800cf56:	061b      	lsls	r3, r3, #24
 800cf58:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	461a      	mov	r2, r3
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	01db      	lsls	r3, r3, #7
 800cf64:	4413      	add	r3, r2
 800cf66:	3384      	adds	r3, #132	@ 0x84
 800cf68:	699b      	ldr	r3, [r3, #24]
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	461a      	mov	r2, r3
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	01db      	lsls	r3, r3, #7
 800cf74:	4413      	add	r3, r2
 800cf76:	3384      	adds	r3, #132	@ 0x84
 800cf78:	461a      	mov	r2, r3
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800cf7e:	68bb      	ldr	r3, [r7, #8]
 800cf80:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cf84:	461a      	mov	r2, r3
 800cf86:	69fb      	ldr	r3, [r7, #28]
 800cf88:	431a      	orrs	r2, r3
 800cf8a:	69bb      	ldr	r3, [r7, #24]
 800cf8c:	431a      	orrs	r2, r3
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	4619      	mov	r1, r3
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	01db      	lsls	r3, r3, #7
 800cf98:	440b      	add	r3, r1
 800cf9a:	3384      	adds	r3, #132	@ 0x84
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	697b      	ldr	r3, [r7, #20]
 800cfa0:	4313      	orrs	r3, r2
 800cfa2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	461a      	mov	r2, r3
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	01db      	lsls	r3, r3, #7
 800cfae:	4413      	add	r3, r2
 800cfb0:	3384      	adds	r3, #132	@ 0x84
 800cfb2:	695b      	ldr	r3, [r3, #20]
 800cfb4:	68fa      	ldr	r2, [r7, #12]
 800cfb6:	6812      	ldr	r2, [r2, #0]
 800cfb8:	4611      	mov	r1, r2
 800cfba:	687a      	ldr	r2, [r7, #4]
 800cfbc:	01d2      	lsls	r2, r2, #7
 800cfbe:	440a      	add	r2, r1
 800cfc0:	3284      	adds	r2, #132	@ 0x84
 800cfc2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800cfc6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800cfc8:	68fb      	ldr	r3, [r7, #12]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	461a      	mov	r2, r3
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	01db      	lsls	r3, r3, #7
 800cfd2:	4413      	add	r3, r2
 800cfd4:	3384      	adds	r3, #132	@ 0x84
 800cfd6:	461a      	mov	r2, r3
 800cfd8:	68bb      	ldr	r3, [r7, #8]
 800cfda:	695b      	ldr	r3, [r3, #20]
 800cfdc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	461a      	mov	r2, r3
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	01db      	lsls	r3, r3, #7
 800cfe8:	4413      	add	r3, r2
 800cfea:	3384      	adds	r3, #132	@ 0x84
 800cfec:	69da      	ldr	r2, [r3, #28]
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	4619      	mov	r1, r3
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	01db      	lsls	r3, r3, #7
 800cff8:	440b      	add	r3, r1
 800cffa:	3384      	adds	r3, #132	@ 0x84
 800cffc:	4619      	mov	r1, r3
 800cffe:	4b58      	ldr	r3, [pc, #352]	@ (800d160 <LTDC_SetConfig+0x32c>)
 800d000:	4013      	ands	r3, r2
 800d002:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	69da      	ldr	r2, [r3, #28]
 800d008:	68bb      	ldr	r3, [r7, #8]
 800d00a:	6a1b      	ldr	r3, [r3, #32]
 800d00c:	68f9      	ldr	r1, [r7, #12]
 800d00e:	6809      	ldr	r1, [r1, #0]
 800d010:	4608      	mov	r0, r1
 800d012:	6879      	ldr	r1, [r7, #4]
 800d014:	01c9      	lsls	r1, r1, #7
 800d016:	4401      	add	r1, r0
 800d018:	3184      	adds	r1, #132	@ 0x84
 800d01a:	4313      	orrs	r3, r2
 800d01c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	461a      	mov	r2, r3
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	01db      	lsls	r3, r3, #7
 800d028:	4413      	add	r3, r2
 800d02a:	3384      	adds	r3, #132	@ 0x84
 800d02c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	461a      	mov	r2, r3
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	01db      	lsls	r3, r3, #7
 800d038:	4413      	add	r3, r2
 800d03a:	3384      	adds	r3, #132	@ 0x84
 800d03c:	461a      	mov	r2, r3
 800d03e:	2300      	movs	r3, #0
 800d040:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	461a      	mov	r2, r3
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	01db      	lsls	r3, r3, #7
 800d04c:	4413      	add	r3, r2
 800d04e:	3384      	adds	r3, #132	@ 0x84
 800d050:	461a      	mov	r2, r3
 800d052:	68bb      	ldr	r3, [r7, #8]
 800d054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d056:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	691b      	ldr	r3, [r3, #16]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d102      	bne.n	800d066 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800d060:	2304      	movs	r3, #4
 800d062:	61fb      	str	r3, [r7, #28]
 800d064:	e01b      	b.n	800d09e <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800d066:	68bb      	ldr	r3, [r7, #8]
 800d068:	691b      	ldr	r3, [r3, #16]
 800d06a:	2b01      	cmp	r3, #1
 800d06c:	d102      	bne.n	800d074 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800d06e:	2303      	movs	r3, #3
 800d070:	61fb      	str	r3, [r7, #28]
 800d072:	e014      	b.n	800d09e <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800d074:	68bb      	ldr	r3, [r7, #8]
 800d076:	691b      	ldr	r3, [r3, #16]
 800d078:	2b04      	cmp	r3, #4
 800d07a:	d00b      	beq.n	800d094 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800d07c:	68bb      	ldr	r3, [r7, #8]
 800d07e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800d080:	2b02      	cmp	r3, #2
 800d082:	d007      	beq.n	800d094 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800d088:	2b03      	cmp	r3, #3
 800d08a:	d003      	beq.n	800d094 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800d090:	2b07      	cmp	r3, #7
 800d092:	d102      	bne.n	800d09a <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800d094:	2302      	movs	r3, #2
 800d096:	61fb      	str	r3, [r7, #28]
 800d098:	e001      	b.n	800d09e <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800d09a:	2301      	movs	r3, #1
 800d09c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	461a      	mov	r2, r3
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	01db      	lsls	r3, r3, #7
 800d0a8:	4413      	add	r3, r2
 800d0aa:	3384      	adds	r3, #132	@ 0x84
 800d0ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0ae:	68fa      	ldr	r2, [r7, #12]
 800d0b0:	6812      	ldr	r2, [r2, #0]
 800d0b2:	4611      	mov	r1, r2
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	01d2      	lsls	r2, r2, #7
 800d0b8:	440a      	add	r2, r1
 800d0ba:	3284      	adds	r2, #132	@ 0x84
 800d0bc:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800d0c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800d0c2:	68bb      	ldr	r3, [r7, #8]
 800d0c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0c6:	69fa      	ldr	r2, [r7, #28]
 800d0c8:	fb02 f303 	mul.w	r3, r2, r3
 800d0cc:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	6859      	ldr	r1, [r3, #4]
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	1acb      	subs	r3, r1, r3
 800d0d8:	69f9      	ldr	r1, [r7, #28]
 800d0da:	fb01 f303 	mul.w	r3, r1, r3
 800d0de:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800d0e0:	68f9      	ldr	r1, [r7, #12]
 800d0e2:	6809      	ldr	r1, [r1, #0]
 800d0e4:	4608      	mov	r0, r1
 800d0e6:	6879      	ldr	r1, [r7, #4]
 800d0e8:	01c9      	lsls	r1, r1, #7
 800d0ea:	4401      	add	r1, r0
 800d0ec:	3184      	adds	r1, #132	@ 0x84
 800d0ee:	4313      	orrs	r3, r2
 800d0f0:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	461a      	mov	r2, r3
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	01db      	lsls	r3, r3, #7
 800d0fc:	4413      	add	r3, r2
 800d0fe:	3384      	adds	r3, #132	@ 0x84
 800d100:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	4619      	mov	r1, r3
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	01db      	lsls	r3, r3, #7
 800d10c:	440b      	add	r3, r1
 800d10e:	3384      	adds	r3, #132	@ 0x84
 800d110:	4619      	mov	r1, r3
 800d112:	4b14      	ldr	r3, [pc, #80]	@ (800d164 <LTDC_SetConfig+0x330>)
 800d114:	4013      	ands	r3, r2
 800d116:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	461a      	mov	r2, r3
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	01db      	lsls	r3, r3, #7
 800d122:	4413      	add	r3, r2
 800d124:	3384      	adds	r3, #132	@ 0x84
 800d126:	461a      	mov	r2, r3
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d12c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	461a      	mov	r2, r3
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	01db      	lsls	r3, r3, #7
 800d138:	4413      	add	r3, r2
 800d13a:	3384      	adds	r3, #132	@ 0x84
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	68fa      	ldr	r2, [r7, #12]
 800d140:	6812      	ldr	r2, [r2, #0]
 800d142:	4611      	mov	r1, r2
 800d144:	687a      	ldr	r2, [r7, #4]
 800d146:	01d2      	lsls	r2, r2, #7
 800d148:	440a      	add	r2, r1
 800d14a:	3284      	adds	r2, #132	@ 0x84
 800d14c:	f043 0301 	orr.w	r3, r3, #1
 800d150:	6013      	str	r3, [r2, #0]
}
 800d152:	bf00      	nop
 800d154:	3724      	adds	r7, #36	@ 0x24
 800d156:	46bd      	mov	sp, r7
 800d158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15c:	4770      	bx	lr
 800d15e:	bf00      	nop
 800d160:	fffff8f8 	.word	0xfffff8f8
 800d164:	fffff800 	.word	0xfffff800

0800d168 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800d168:	b480      	push	{r7}
 800d16a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d16c:	4b05      	ldr	r3, [pc, #20]	@ (800d184 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	4a04      	ldr	r2, [pc, #16]	@ (800d184 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800d172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d176:	6013      	str	r3, [r2, #0]
}
 800d178:	bf00      	nop
 800d17a:	46bd      	mov	sp, r7
 800d17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d180:	4770      	bx	lr
 800d182:	bf00      	nop
 800d184:	40007000 	.word	0x40007000

0800d188 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b082      	sub	sp, #8
 800d18c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800d18e:	2300      	movs	r3, #0
 800d190:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800d192:	4b23      	ldr	r3, [pc, #140]	@ (800d220 <HAL_PWREx_EnableOverDrive+0x98>)
 800d194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d196:	4a22      	ldr	r2, [pc, #136]	@ (800d220 <HAL_PWREx_EnableOverDrive+0x98>)
 800d198:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d19c:	6413      	str	r3, [r2, #64]	@ 0x40
 800d19e:	4b20      	ldr	r3, [pc, #128]	@ (800d220 <HAL_PWREx_EnableOverDrive+0x98>)
 800d1a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d1a6:	603b      	str	r3, [r7, #0]
 800d1a8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800d1aa:	4b1e      	ldr	r3, [pc, #120]	@ (800d224 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	4a1d      	ldr	r2, [pc, #116]	@ (800d224 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d1b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d1b4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d1b6:	f7fa fdcd 	bl	8007d54 <HAL_GetTick>
 800d1ba:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d1bc:	e009      	b.n	800d1d2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d1be:	f7fa fdc9 	bl	8007d54 <HAL_GetTick>
 800d1c2:	4602      	mov	r2, r0
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	1ad3      	subs	r3, r2, r3
 800d1c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d1cc:	d901      	bls.n	800d1d2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800d1ce:	2303      	movs	r3, #3
 800d1d0:	e022      	b.n	800d218 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800d1d2:	4b14      	ldr	r3, [pc, #80]	@ (800d224 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d1d4:	685b      	ldr	r3, [r3, #4]
 800d1d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d1da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d1de:	d1ee      	bne.n	800d1be <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800d1e0:	4b10      	ldr	r3, [pc, #64]	@ (800d224 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	4a0f      	ldr	r2, [pc, #60]	@ (800d224 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d1e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d1ea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d1ec:	f7fa fdb2 	bl	8007d54 <HAL_GetTick>
 800d1f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d1f2:	e009      	b.n	800d208 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800d1f4:	f7fa fdae 	bl	8007d54 <HAL_GetTick>
 800d1f8:	4602      	mov	r2, r0
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	1ad3      	subs	r3, r2, r3
 800d1fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d202:	d901      	bls.n	800d208 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800d204:	2303      	movs	r3, #3
 800d206:	e007      	b.n	800d218 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800d208:	4b06      	ldr	r3, [pc, #24]	@ (800d224 <HAL_PWREx_EnableOverDrive+0x9c>)
 800d20a:	685b      	ldr	r3, [r3, #4]
 800d20c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d210:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d214:	d1ee      	bne.n	800d1f4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800d216:	2300      	movs	r3, #0
}
 800d218:	4618      	mov	r0, r3
 800d21a:	3708      	adds	r7, #8
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}
 800d220:	40023800 	.word	0x40023800
 800d224:	40007000 	.word	0x40007000

0800d228 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b086      	sub	sp, #24
 800d22c:	af02      	add	r7, sp, #8
 800d22e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800d230:	f7fa fd90 	bl	8007d54 <HAL_GetTick>
 800d234:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d101      	bne.n	800d240 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800d23c:	2301      	movs	r3, #1
 800d23e:	e067      	b.n	800d310 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d246:	b2db      	uxtb	r3, r3
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d10b      	bne.n	800d264 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	2200      	movs	r2, #0
 800d250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800d254:	6878      	ldr	r0, [r7, #4]
 800d256:	f7f6 fead 	bl	8003fb4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800d25a:	f241 3188 	movw	r1, #5000	@ 0x1388
 800d25e:	6878      	ldr	r0, [r7, #4]
 800d260:	f000 f85e 	bl	800d320 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	689b      	ldr	r3, [r3, #8]
 800d272:	3b01      	subs	r3, #1
 800d274:	021a      	lsls	r2, r3, #8
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	430a      	orrs	r2, r1
 800d27c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d282:	9300      	str	r3, [sp, #0]
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	2200      	movs	r2, #0
 800d288:	2120      	movs	r1, #32
 800d28a:	6878      	ldr	r0, [r7, #4]
 800d28c:	f000 f856 	bl	800d33c <QSPI_WaitFlagStateUntilTimeout>
 800d290:	4603      	mov	r3, r0
 800d292:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800d294:	7afb      	ldrb	r3, [r7, #11]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d135      	bne.n	800d306 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	681a      	ldr	r2, [r3, #0]
 800d2a0:	4b1d      	ldr	r3, [pc, #116]	@ (800d318 <HAL_QSPI_Init+0xf0>)
 800d2a2:	4013      	ands	r3, r2
 800d2a4:	687a      	ldr	r2, [r7, #4]
 800d2a6:	6852      	ldr	r2, [r2, #4]
 800d2a8:	0611      	lsls	r1, r2, #24
 800d2aa:	687a      	ldr	r2, [r7, #4]
 800d2ac:	68d2      	ldr	r2, [r2, #12]
 800d2ae:	4311      	orrs	r1, r2
 800d2b0:	687a      	ldr	r2, [r7, #4]
 800d2b2:	69d2      	ldr	r2, [r2, #28]
 800d2b4:	4311      	orrs	r1, r2
 800d2b6:	687a      	ldr	r2, [r7, #4]
 800d2b8:	6a12      	ldr	r2, [r2, #32]
 800d2ba:	4311      	orrs	r1, r2
 800d2bc:	687a      	ldr	r2, [r7, #4]
 800d2be:	6812      	ldr	r2, [r2, #0]
 800d2c0:	430b      	orrs	r3, r1
 800d2c2:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	685a      	ldr	r2, [r3, #4]
 800d2ca:	4b14      	ldr	r3, [pc, #80]	@ (800d31c <HAL_QSPI_Init+0xf4>)
 800d2cc:	4013      	ands	r3, r2
 800d2ce:	687a      	ldr	r2, [r7, #4]
 800d2d0:	6912      	ldr	r2, [r2, #16]
 800d2d2:	0411      	lsls	r1, r2, #16
 800d2d4:	687a      	ldr	r2, [r7, #4]
 800d2d6:	6952      	ldr	r2, [r2, #20]
 800d2d8:	4311      	orrs	r1, r2
 800d2da:	687a      	ldr	r2, [r7, #4]
 800d2dc:	6992      	ldr	r2, [r2, #24]
 800d2de:	4311      	orrs	r1, r2
 800d2e0:	687a      	ldr	r2, [r7, #4]
 800d2e2:	6812      	ldr	r2, [r2, #0]
 800d2e4:	430b      	orrs	r3, r1
 800d2e6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	681a      	ldr	r2, [r3, #0]
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	f042 0201 	orr.w	r2, r2, #1
 800d2f6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	2201      	movs	r2, #1
 800d302:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	2200      	movs	r2, #0
 800d30a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800d30e:	7afb      	ldrb	r3, [r7, #11]
}
 800d310:	4618      	mov	r0, r3
 800d312:	3710      	adds	r7, #16
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}
 800d318:	00ffff2f 	.word	0x00ffff2f
 800d31c:	ffe0f8fe 	.word	0xffe0f8fe

0800d320 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800d320:	b480      	push	{r7}
 800d322:	b083      	sub	sp, #12
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
 800d328:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	683a      	ldr	r2, [r7, #0]
 800d32e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800d330:	bf00      	nop
 800d332:	370c      	adds	r7, #12
 800d334:	46bd      	mov	sp, r7
 800d336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d33a:	4770      	bx	lr

0800d33c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b084      	sub	sp, #16
 800d340:	af00      	add	r7, sp, #0
 800d342:	60f8      	str	r0, [r7, #12]
 800d344:	60b9      	str	r1, [r7, #8]
 800d346:	603b      	str	r3, [r7, #0]
 800d348:	4613      	mov	r3, r2
 800d34a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800d34c:	e01a      	b.n	800d384 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d34e:	69bb      	ldr	r3, [r7, #24]
 800d350:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d354:	d016      	beq.n	800d384 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d356:	f7fa fcfd 	bl	8007d54 <HAL_GetTick>
 800d35a:	4602      	mov	r2, r0
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	1ad3      	subs	r3, r2, r3
 800d360:	69ba      	ldr	r2, [r7, #24]
 800d362:	429a      	cmp	r2, r3
 800d364:	d302      	bcc.n	800d36c <QSPI_WaitFlagStateUntilTimeout+0x30>
 800d366:	69bb      	ldr	r3, [r7, #24]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d10b      	bne.n	800d384 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	2204      	movs	r2, #4
 800d370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d378:	f043 0201 	orr.w	r2, r3, #1
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800d380:	2301      	movs	r3, #1
 800d382:	e00e      	b.n	800d3a2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	689a      	ldr	r2, [r3, #8]
 800d38a:	68bb      	ldr	r3, [r7, #8]
 800d38c:	4013      	ands	r3, r2
 800d38e:	2b00      	cmp	r3, #0
 800d390:	bf14      	ite	ne
 800d392:	2301      	movne	r3, #1
 800d394:	2300      	moveq	r3, #0
 800d396:	b2db      	uxtb	r3, r3
 800d398:	461a      	mov	r2, r3
 800d39a:	79fb      	ldrb	r3, [r7, #7]
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d1d6      	bne.n	800d34e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d3a0:	2300      	movs	r3, #0
}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	3710      	adds	r7, #16
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	bd80      	pop	{r7, pc}
	...

0800d3ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b086      	sub	sp, #24
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d101      	bne.n	800d3c2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800d3be:	2301      	movs	r3, #1
 800d3c0:	e291      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f003 0301 	and.w	r3, r3, #1
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	f000 8087 	beq.w	800d4de <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800d3d0:	4b96      	ldr	r3, [pc, #600]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d3d2:	689b      	ldr	r3, [r3, #8]
 800d3d4:	f003 030c 	and.w	r3, r3, #12
 800d3d8:	2b04      	cmp	r3, #4
 800d3da:	d00c      	beq.n	800d3f6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800d3dc:	4b93      	ldr	r3, [pc, #588]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d3de:	689b      	ldr	r3, [r3, #8]
 800d3e0:	f003 030c 	and.w	r3, r3, #12
 800d3e4:	2b08      	cmp	r3, #8
 800d3e6:	d112      	bne.n	800d40e <HAL_RCC_OscConfig+0x62>
 800d3e8:	4b90      	ldr	r3, [pc, #576]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d3ea:	685b      	ldr	r3, [r3, #4]
 800d3ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d3f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d3f4:	d10b      	bne.n	800d40e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d3f6:	4b8d      	ldr	r3, [pc, #564]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d06c      	beq.n	800d4dc <HAL_RCC_OscConfig+0x130>
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	685b      	ldr	r3, [r3, #4]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d168      	bne.n	800d4dc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800d40a:	2301      	movs	r3, #1
 800d40c:	e26b      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d416:	d106      	bne.n	800d426 <HAL_RCC_OscConfig+0x7a>
 800d418:	4b84      	ldr	r3, [pc, #528]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	4a83      	ldr	r2, [pc, #524]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d41e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d422:	6013      	str	r3, [r2, #0]
 800d424:	e02e      	b.n	800d484 <HAL_RCC_OscConfig+0xd8>
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	685b      	ldr	r3, [r3, #4]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d10c      	bne.n	800d448 <HAL_RCC_OscConfig+0x9c>
 800d42e:	4b7f      	ldr	r3, [pc, #508]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a7e      	ldr	r2, [pc, #504]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d434:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d438:	6013      	str	r3, [r2, #0]
 800d43a:	4b7c      	ldr	r3, [pc, #496]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	4a7b      	ldr	r2, [pc, #492]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d440:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d444:	6013      	str	r3, [r2, #0]
 800d446:	e01d      	b.n	800d484 <HAL_RCC_OscConfig+0xd8>
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	685b      	ldr	r3, [r3, #4]
 800d44c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d450:	d10c      	bne.n	800d46c <HAL_RCC_OscConfig+0xc0>
 800d452:	4b76      	ldr	r3, [pc, #472]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	4a75      	ldr	r2, [pc, #468]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d45c:	6013      	str	r3, [r2, #0]
 800d45e:	4b73      	ldr	r3, [pc, #460]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	4a72      	ldr	r2, [pc, #456]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d468:	6013      	str	r3, [r2, #0]
 800d46a:	e00b      	b.n	800d484 <HAL_RCC_OscConfig+0xd8>
 800d46c:	4b6f      	ldr	r3, [pc, #444]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	4a6e      	ldr	r2, [pc, #440]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d476:	6013      	str	r3, [r2, #0]
 800d478:	4b6c      	ldr	r3, [pc, #432]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	4a6b      	ldr	r2, [pc, #428]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d47e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	685b      	ldr	r3, [r3, #4]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d013      	beq.n	800d4b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d48c:	f7fa fc62 	bl	8007d54 <HAL_GetTick>
 800d490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d492:	e008      	b.n	800d4a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d494:	f7fa fc5e 	bl	8007d54 <HAL_GetTick>
 800d498:	4602      	mov	r2, r0
 800d49a:	693b      	ldr	r3, [r7, #16]
 800d49c:	1ad3      	subs	r3, r2, r3
 800d49e:	2b64      	cmp	r3, #100	@ 0x64
 800d4a0:	d901      	bls.n	800d4a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d4a2:	2303      	movs	r3, #3
 800d4a4:	e21f      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d4a6:	4b61      	ldr	r3, [pc, #388]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d0f0      	beq.n	800d494 <HAL_RCC_OscConfig+0xe8>
 800d4b2:	e014      	b.n	800d4de <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d4b4:	f7fa fc4e 	bl	8007d54 <HAL_GetTick>
 800d4b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d4ba:	e008      	b.n	800d4ce <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d4bc:	f7fa fc4a 	bl	8007d54 <HAL_GetTick>
 800d4c0:	4602      	mov	r2, r0
 800d4c2:	693b      	ldr	r3, [r7, #16]
 800d4c4:	1ad3      	subs	r3, r2, r3
 800d4c6:	2b64      	cmp	r3, #100	@ 0x64
 800d4c8:	d901      	bls.n	800d4ce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800d4ca:	2303      	movs	r3, #3
 800d4cc:	e20b      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800d4ce:	4b57      	ldr	r3, [pc, #348]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d1f0      	bne.n	800d4bc <HAL_RCC_OscConfig+0x110>
 800d4da:	e000      	b.n	800d4de <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d4dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f003 0302 	and.w	r3, r3, #2
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d069      	beq.n	800d5be <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800d4ea:	4b50      	ldr	r3, [pc, #320]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d4ec:	689b      	ldr	r3, [r3, #8]
 800d4ee:	f003 030c 	and.w	r3, r3, #12
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d00b      	beq.n	800d50e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800d4f6:	4b4d      	ldr	r3, [pc, #308]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d4f8:	689b      	ldr	r3, [r3, #8]
 800d4fa:	f003 030c 	and.w	r3, r3, #12
 800d4fe:	2b08      	cmp	r3, #8
 800d500:	d11c      	bne.n	800d53c <HAL_RCC_OscConfig+0x190>
 800d502:	4b4a      	ldr	r3, [pc, #296]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d504:	685b      	ldr	r3, [r3, #4]
 800d506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d116      	bne.n	800d53c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d50e:	4b47      	ldr	r3, [pc, #284]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	f003 0302 	and.w	r3, r3, #2
 800d516:	2b00      	cmp	r3, #0
 800d518:	d005      	beq.n	800d526 <HAL_RCC_OscConfig+0x17a>
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	68db      	ldr	r3, [r3, #12]
 800d51e:	2b01      	cmp	r3, #1
 800d520:	d001      	beq.n	800d526 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800d522:	2301      	movs	r3, #1
 800d524:	e1df      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d526:	4b41      	ldr	r3, [pc, #260]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	691b      	ldr	r3, [r3, #16]
 800d532:	00db      	lsls	r3, r3, #3
 800d534:	493d      	ldr	r1, [pc, #244]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d536:	4313      	orrs	r3, r2
 800d538:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800d53a:	e040      	b.n	800d5be <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	68db      	ldr	r3, [r3, #12]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d023      	beq.n	800d58c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d544:	4b39      	ldr	r3, [pc, #228]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	4a38      	ldr	r2, [pc, #224]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d54a:	f043 0301 	orr.w	r3, r3, #1
 800d54e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d550:	f7fa fc00 	bl	8007d54 <HAL_GetTick>
 800d554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d556:	e008      	b.n	800d56a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d558:	f7fa fbfc 	bl	8007d54 <HAL_GetTick>
 800d55c:	4602      	mov	r2, r0
 800d55e:	693b      	ldr	r3, [r7, #16]
 800d560:	1ad3      	subs	r3, r2, r3
 800d562:	2b02      	cmp	r3, #2
 800d564:	d901      	bls.n	800d56a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800d566:	2303      	movs	r3, #3
 800d568:	e1bd      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d56a:	4b30      	ldr	r3, [pc, #192]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	f003 0302 	and.w	r3, r3, #2
 800d572:	2b00      	cmp	r3, #0
 800d574:	d0f0      	beq.n	800d558 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d576:	4b2d      	ldr	r3, [pc, #180]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	691b      	ldr	r3, [r3, #16]
 800d582:	00db      	lsls	r3, r3, #3
 800d584:	4929      	ldr	r1, [pc, #164]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d586:	4313      	orrs	r3, r2
 800d588:	600b      	str	r3, [r1, #0]
 800d58a:	e018      	b.n	800d5be <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d58c:	4b27      	ldr	r3, [pc, #156]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	4a26      	ldr	r2, [pc, #152]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d592:	f023 0301 	bic.w	r3, r3, #1
 800d596:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d598:	f7fa fbdc 	bl	8007d54 <HAL_GetTick>
 800d59c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d59e:	e008      	b.n	800d5b2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d5a0:	f7fa fbd8 	bl	8007d54 <HAL_GetTick>
 800d5a4:	4602      	mov	r2, r0
 800d5a6:	693b      	ldr	r3, [r7, #16]
 800d5a8:	1ad3      	subs	r3, r2, r3
 800d5aa:	2b02      	cmp	r3, #2
 800d5ac:	d901      	bls.n	800d5b2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800d5ae:	2303      	movs	r3, #3
 800d5b0:	e199      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d5b2:	4b1e      	ldr	r3, [pc, #120]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	f003 0302 	and.w	r3, r3, #2
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d1f0      	bne.n	800d5a0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	f003 0308 	and.w	r3, r3, #8
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d038      	beq.n	800d63c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	695b      	ldr	r3, [r3, #20]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d019      	beq.n	800d606 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d5d2:	4b16      	ldr	r3, [pc, #88]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d5d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d5d6:	4a15      	ldr	r2, [pc, #84]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d5d8:	f043 0301 	orr.w	r3, r3, #1
 800d5dc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d5de:	f7fa fbb9 	bl	8007d54 <HAL_GetTick>
 800d5e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d5e4:	e008      	b.n	800d5f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d5e6:	f7fa fbb5 	bl	8007d54 <HAL_GetTick>
 800d5ea:	4602      	mov	r2, r0
 800d5ec:	693b      	ldr	r3, [r7, #16]
 800d5ee:	1ad3      	subs	r3, r2, r3
 800d5f0:	2b02      	cmp	r3, #2
 800d5f2:	d901      	bls.n	800d5f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800d5f4:	2303      	movs	r3, #3
 800d5f6:	e176      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d5f8:	4b0c      	ldr	r3, [pc, #48]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d5fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d5fc:	f003 0302 	and.w	r3, r3, #2
 800d600:	2b00      	cmp	r3, #0
 800d602:	d0f0      	beq.n	800d5e6 <HAL_RCC_OscConfig+0x23a>
 800d604:	e01a      	b.n	800d63c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d606:	4b09      	ldr	r3, [pc, #36]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d60a:	4a08      	ldr	r2, [pc, #32]	@ (800d62c <HAL_RCC_OscConfig+0x280>)
 800d60c:	f023 0301 	bic.w	r3, r3, #1
 800d610:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d612:	f7fa fb9f 	bl	8007d54 <HAL_GetTick>
 800d616:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d618:	e00a      	b.n	800d630 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d61a:	f7fa fb9b 	bl	8007d54 <HAL_GetTick>
 800d61e:	4602      	mov	r2, r0
 800d620:	693b      	ldr	r3, [r7, #16]
 800d622:	1ad3      	subs	r3, r2, r3
 800d624:	2b02      	cmp	r3, #2
 800d626:	d903      	bls.n	800d630 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d628:	2303      	movs	r3, #3
 800d62a:	e15c      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
 800d62c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d630:	4b91      	ldr	r3, [pc, #580]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d632:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d634:	f003 0302 	and.w	r3, r3, #2
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d1ee      	bne.n	800d61a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	f003 0304 	and.w	r3, r3, #4
 800d644:	2b00      	cmp	r3, #0
 800d646:	f000 80a4 	beq.w	800d792 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d64a:	4b8b      	ldr	r3, [pc, #556]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d64c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d64e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d652:	2b00      	cmp	r3, #0
 800d654:	d10d      	bne.n	800d672 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800d656:	4b88      	ldr	r3, [pc, #544]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d65a:	4a87      	ldr	r2, [pc, #540]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d65c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d660:	6413      	str	r3, [r2, #64]	@ 0x40
 800d662:	4b85      	ldr	r3, [pc, #532]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d66a:	60bb      	str	r3, [r7, #8]
 800d66c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d66e:	2301      	movs	r3, #1
 800d670:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d672:	4b82      	ldr	r3, [pc, #520]	@ (800d87c <HAL_RCC_OscConfig+0x4d0>)
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d118      	bne.n	800d6b0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800d67e:	4b7f      	ldr	r3, [pc, #508]	@ (800d87c <HAL_RCC_OscConfig+0x4d0>)
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	4a7e      	ldr	r2, [pc, #504]	@ (800d87c <HAL_RCC_OscConfig+0x4d0>)
 800d684:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d688:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d68a:	f7fa fb63 	bl	8007d54 <HAL_GetTick>
 800d68e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d690:	e008      	b.n	800d6a4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d692:	f7fa fb5f 	bl	8007d54 <HAL_GetTick>
 800d696:	4602      	mov	r2, r0
 800d698:	693b      	ldr	r3, [r7, #16]
 800d69a:	1ad3      	subs	r3, r2, r3
 800d69c:	2b64      	cmp	r3, #100	@ 0x64
 800d69e:	d901      	bls.n	800d6a4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800d6a0:	2303      	movs	r3, #3
 800d6a2:	e120      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d6a4:	4b75      	ldr	r3, [pc, #468]	@ (800d87c <HAL_RCC_OscConfig+0x4d0>)
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d0f0      	beq.n	800d692 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	689b      	ldr	r3, [r3, #8]
 800d6b4:	2b01      	cmp	r3, #1
 800d6b6:	d106      	bne.n	800d6c6 <HAL_RCC_OscConfig+0x31a>
 800d6b8:	4b6f      	ldr	r3, [pc, #444]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6bc:	4a6e      	ldr	r2, [pc, #440]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6be:	f043 0301 	orr.w	r3, r3, #1
 800d6c2:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6c4:	e02d      	b.n	800d722 <HAL_RCC_OscConfig+0x376>
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	689b      	ldr	r3, [r3, #8]
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d10c      	bne.n	800d6e8 <HAL_RCC_OscConfig+0x33c>
 800d6ce:	4b6a      	ldr	r3, [pc, #424]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6d2:	4a69      	ldr	r2, [pc, #420]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6d4:	f023 0301 	bic.w	r3, r3, #1
 800d6d8:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6da:	4b67      	ldr	r3, [pc, #412]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6de:	4a66      	ldr	r2, [pc, #408]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6e0:	f023 0304 	bic.w	r3, r3, #4
 800d6e4:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6e6:	e01c      	b.n	800d722 <HAL_RCC_OscConfig+0x376>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	689b      	ldr	r3, [r3, #8]
 800d6ec:	2b05      	cmp	r3, #5
 800d6ee:	d10c      	bne.n	800d70a <HAL_RCC_OscConfig+0x35e>
 800d6f0:	4b61      	ldr	r3, [pc, #388]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6f4:	4a60      	ldr	r2, [pc, #384]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6f6:	f043 0304 	orr.w	r3, r3, #4
 800d6fa:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6fc:	4b5e      	ldr	r3, [pc, #376]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d6fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d700:	4a5d      	ldr	r2, [pc, #372]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d702:	f043 0301 	orr.w	r3, r3, #1
 800d706:	6713      	str	r3, [r2, #112]	@ 0x70
 800d708:	e00b      	b.n	800d722 <HAL_RCC_OscConfig+0x376>
 800d70a:	4b5b      	ldr	r3, [pc, #364]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d70c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d70e:	4a5a      	ldr	r2, [pc, #360]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d710:	f023 0301 	bic.w	r3, r3, #1
 800d714:	6713      	str	r3, [r2, #112]	@ 0x70
 800d716:	4b58      	ldr	r3, [pc, #352]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d71a:	4a57      	ldr	r2, [pc, #348]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d71c:	f023 0304 	bic.w	r3, r3, #4
 800d720:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	689b      	ldr	r3, [r3, #8]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d015      	beq.n	800d756 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d72a:	f7fa fb13 	bl	8007d54 <HAL_GetTick>
 800d72e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d730:	e00a      	b.n	800d748 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d732:	f7fa fb0f 	bl	8007d54 <HAL_GetTick>
 800d736:	4602      	mov	r2, r0
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	1ad3      	subs	r3, r2, r3
 800d73c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d740:	4293      	cmp	r3, r2
 800d742:	d901      	bls.n	800d748 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800d744:	2303      	movs	r3, #3
 800d746:	e0ce      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d748:	4b4b      	ldr	r3, [pc, #300]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d74a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d74c:	f003 0302 	and.w	r3, r3, #2
 800d750:	2b00      	cmp	r3, #0
 800d752:	d0ee      	beq.n	800d732 <HAL_RCC_OscConfig+0x386>
 800d754:	e014      	b.n	800d780 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d756:	f7fa fafd 	bl	8007d54 <HAL_GetTick>
 800d75a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d75c:	e00a      	b.n	800d774 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d75e:	f7fa faf9 	bl	8007d54 <HAL_GetTick>
 800d762:	4602      	mov	r2, r0
 800d764:	693b      	ldr	r3, [r7, #16]
 800d766:	1ad3      	subs	r3, r2, r3
 800d768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d76c:	4293      	cmp	r3, r2
 800d76e:	d901      	bls.n	800d774 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800d770:	2303      	movs	r3, #3
 800d772:	e0b8      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d774:	4b40      	ldr	r3, [pc, #256]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d778:	f003 0302 	and.w	r3, r3, #2
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d1ee      	bne.n	800d75e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d780:	7dfb      	ldrb	r3, [r7, #23]
 800d782:	2b01      	cmp	r3, #1
 800d784:	d105      	bne.n	800d792 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d786:	4b3c      	ldr	r3, [pc, #240]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d78a:	4a3b      	ldr	r2, [pc, #236]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d78c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d790:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	699b      	ldr	r3, [r3, #24]
 800d796:	2b00      	cmp	r3, #0
 800d798:	f000 80a4 	beq.w	800d8e4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800d79c:	4b36      	ldr	r3, [pc, #216]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d79e:	689b      	ldr	r3, [r3, #8]
 800d7a0:	f003 030c 	and.w	r3, r3, #12
 800d7a4:	2b08      	cmp	r3, #8
 800d7a6:	d06b      	beq.n	800d880 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	699b      	ldr	r3, [r3, #24]
 800d7ac:	2b02      	cmp	r3, #2
 800d7ae:	d149      	bne.n	800d844 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d7b0:	4b31      	ldr	r3, [pc, #196]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	4a30      	ldr	r2, [pc, #192]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d7b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d7ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d7bc:	f7fa faca 	bl	8007d54 <HAL_GetTick>
 800d7c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d7c2:	e008      	b.n	800d7d6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d7c4:	f7fa fac6 	bl	8007d54 <HAL_GetTick>
 800d7c8:	4602      	mov	r2, r0
 800d7ca:	693b      	ldr	r3, [r7, #16]
 800d7cc:	1ad3      	subs	r3, r2, r3
 800d7ce:	2b02      	cmp	r3, #2
 800d7d0:	d901      	bls.n	800d7d6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800d7d2:	2303      	movs	r3, #3
 800d7d4:	e087      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d7d6:	4b28      	ldr	r3, [pc, #160]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d1f0      	bne.n	800d7c4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	69da      	ldr	r2, [r3, #28]
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6a1b      	ldr	r3, [r3, #32]
 800d7ea:	431a      	orrs	r2, r3
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7f0:	019b      	lsls	r3, r3, #6
 800d7f2:	431a      	orrs	r2, r3
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7f8:	085b      	lsrs	r3, r3, #1
 800d7fa:	3b01      	subs	r3, #1
 800d7fc:	041b      	lsls	r3, r3, #16
 800d7fe:	431a      	orrs	r2, r3
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d804:	061b      	lsls	r3, r3, #24
 800d806:	4313      	orrs	r3, r2
 800d808:	4a1b      	ldr	r2, [pc, #108]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d80a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d80e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d810:	4b19      	ldr	r3, [pc, #100]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	4a18      	ldr	r2, [pc, #96]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d816:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d81a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d81c:	f7fa fa9a 	bl	8007d54 <HAL_GetTick>
 800d820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d822:	e008      	b.n	800d836 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d824:	f7fa fa96 	bl	8007d54 <HAL_GetTick>
 800d828:	4602      	mov	r2, r0
 800d82a:	693b      	ldr	r3, [r7, #16]
 800d82c:	1ad3      	subs	r3, r2, r3
 800d82e:	2b02      	cmp	r3, #2
 800d830:	d901      	bls.n	800d836 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800d832:	2303      	movs	r3, #3
 800d834:	e057      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d836:	4b10      	ldr	r3, [pc, #64]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d0f0      	beq.n	800d824 <HAL_RCC_OscConfig+0x478>
 800d842:	e04f      	b.n	800d8e4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d844:	4b0c      	ldr	r3, [pc, #48]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4a0b      	ldr	r2, [pc, #44]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d84a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d84e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d850:	f7fa fa80 	bl	8007d54 <HAL_GetTick>
 800d854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d856:	e008      	b.n	800d86a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d858:	f7fa fa7c 	bl	8007d54 <HAL_GetTick>
 800d85c:	4602      	mov	r2, r0
 800d85e:	693b      	ldr	r3, [r7, #16]
 800d860:	1ad3      	subs	r3, r2, r3
 800d862:	2b02      	cmp	r3, #2
 800d864:	d901      	bls.n	800d86a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800d866:	2303      	movs	r3, #3
 800d868:	e03d      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d86a:	4b03      	ldr	r3, [pc, #12]	@ (800d878 <HAL_RCC_OscConfig+0x4cc>)
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d872:	2b00      	cmp	r3, #0
 800d874:	d1f0      	bne.n	800d858 <HAL_RCC_OscConfig+0x4ac>
 800d876:	e035      	b.n	800d8e4 <HAL_RCC_OscConfig+0x538>
 800d878:	40023800 	.word	0x40023800
 800d87c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800d880:	4b1b      	ldr	r3, [pc, #108]	@ (800d8f0 <HAL_RCC_OscConfig+0x544>)
 800d882:	685b      	ldr	r3, [r3, #4]
 800d884:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	699b      	ldr	r3, [r3, #24]
 800d88a:	2b01      	cmp	r3, #1
 800d88c:	d028      	beq.n	800d8e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d898:	429a      	cmp	r2, r3
 800d89a:	d121      	bne.n	800d8e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d8a6:	429a      	cmp	r2, r3
 800d8a8:	d11a      	bne.n	800d8e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d8aa:	68fa      	ldr	r2, [r7, #12]
 800d8ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800d8b0:	4013      	ands	r3, r2
 800d8b2:	687a      	ldr	r2, [r7, #4]
 800d8b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d8b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800d8b8:	4293      	cmp	r3, r2
 800d8ba:	d111      	bne.n	800d8e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8c6:	085b      	lsrs	r3, r3, #1
 800d8c8:	3b01      	subs	r3, #1
 800d8ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d8cc:	429a      	cmp	r2, r3
 800d8ce:	d107      	bne.n	800d8e0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800d8dc:	429a      	cmp	r2, r3
 800d8de:	d001      	beq.n	800d8e4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	e000      	b.n	800d8e6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800d8e4:	2300      	movs	r3, #0
}
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	3718      	adds	r7, #24
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	bd80      	pop	{r7, pc}
 800d8ee:	bf00      	nop
 800d8f0:	40023800 	.word	0x40023800

0800d8f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b084      	sub	sp, #16
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
 800d8fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800d8fe:	2300      	movs	r3, #0
 800d900:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2b00      	cmp	r3, #0
 800d906:	d101      	bne.n	800d90c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d908:	2301      	movs	r3, #1
 800d90a:	e0d0      	b.n	800daae <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d90c:	4b6a      	ldr	r3, [pc, #424]	@ (800dab8 <HAL_RCC_ClockConfig+0x1c4>)
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	f003 030f 	and.w	r3, r3, #15
 800d914:	683a      	ldr	r2, [r7, #0]
 800d916:	429a      	cmp	r2, r3
 800d918:	d910      	bls.n	800d93c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d91a:	4b67      	ldr	r3, [pc, #412]	@ (800dab8 <HAL_RCC_ClockConfig+0x1c4>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	f023 020f 	bic.w	r2, r3, #15
 800d922:	4965      	ldr	r1, [pc, #404]	@ (800dab8 <HAL_RCC_ClockConfig+0x1c4>)
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	4313      	orrs	r3, r2
 800d928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d92a:	4b63      	ldr	r3, [pc, #396]	@ (800dab8 <HAL_RCC_ClockConfig+0x1c4>)
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	f003 030f 	and.w	r3, r3, #15
 800d932:	683a      	ldr	r2, [r7, #0]
 800d934:	429a      	cmp	r2, r3
 800d936:	d001      	beq.n	800d93c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d938:	2301      	movs	r3, #1
 800d93a:	e0b8      	b.n	800daae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	f003 0302 	and.w	r3, r3, #2
 800d944:	2b00      	cmp	r3, #0
 800d946:	d020      	beq.n	800d98a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	f003 0304 	and.w	r3, r3, #4
 800d950:	2b00      	cmp	r3, #0
 800d952:	d005      	beq.n	800d960 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d954:	4b59      	ldr	r3, [pc, #356]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d956:	689b      	ldr	r3, [r3, #8]
 800d958:	4a58      	ldr	r2, [pc, #352]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d95a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800d95e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	f003 0308 	and.w	r3, r3, #8
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d005      	beq.n	800d978 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d96c:	4b53      	ldr	r3, [pc, #332]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d96e:	689b      	ldr	r3, [r3, #8]
 800d970:	4a52      	ldr	r2, [pc, #328]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d972:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800d976:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d978:	4b50      	ldr	r3, [pc, #320]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d97a:	689b      	ldr	r3, [r3, #8]
 800d97c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	689b      	ldr	r3, [r3, #8]
 800d984:	494d      	ldr	r1, [pc, #308]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d986:	4313      	orrs	r3, r2
 800d988:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f003 0301 	and.w	r3, r3, #1
 800d992:	2b00      	cmp	r3, #0
 800d994:	d040      	beq.n	800da18 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	685b      	ldr	r3, [r3, #4]
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d107      	bne.n	800d9ae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d99e:	4b47      	ldr	r3, [pc, #284]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d115      	bne.n	800d9d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	e07f      	b.n	800daae <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	685b      	ldr	r3, [r3, #4]
 800d9b2:	2b02      	cmp	r3, #2
 800d9b4:	d107      	bne.n	800d9c6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d9b6:	4b41      	ldr	r3, [pc, #260]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d109      	bne.n	800d9d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800d9c2:	2301      	movs	r3, #1
 800d9c4:	e073      	b.n	800daae <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d9c6:	4b3d      	ldr	r3, [pc, #244]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	f003 0302 	and.w	r3, r3, #2
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d101      	bne.n	800d9d6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	e06b      	b.n	800daae <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d9d6:	4b39      	ldr	r3, [pc, #228]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d9d8:	689b      	ldr	r3, [r3, #8]
 800d9da:	f023 0203 	bic.w	r2, r3, #3
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	685b      	ldr	r3, [r3, #4]
 800d9e2:	4936      	ldr	r1, [pc, #216]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800d9e4:	4313      	orrs	r3, r2
 800d9e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d9e8:	f7fa f9b4 	bl	8007d54 <HAL_GetTick>
 800d9ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d9ee:	e00a      	b.n	800da06 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d9f0:	f7fa f9b0 	bl	8007d54 <HAL_GetTick>
 800d9f4:	4602      	mov	r2, r0
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	1ad3      	subs	r3, r2, r3
 800d9fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d9fe:	4293      	cmp	r3, r2
 800da00:	d901      	bls.n	800da06 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800da02:	2303      	movs	r3, #3
 800da04:	e053      	b.n	800daae <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800da06:	4b2d      	ldr	r3, [pc, #180]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800da08:	689b      	ldr	r3, [r3, #8]
 800da0a:	f003 020c 	and.w	r2, r3, #12
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	685b      	ldr	r3, [r3, #4]
 800da12:	009b      	lsls	r3, r3, #2
 800da14:	429a      	cmp	r2, r3
 800da16:	d1eb      	bne.n	800d9f0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800da18:	4b27      	ldr	r3, [pc, #156]	@ (800dab8 <HAL_RCC_ClockConfig+0x1c4>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	f003 030f 	and.w	r3, r3, #15
 800da20:	683a      	ldr	r2, [r7, #0]
 800da22:	429a      	cmp	r2, r3
 800da24:	d210      	bcs.n	800da48 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800da26:	4b24      	ldr	r3, [pc, #144]	@ (800dab8 <HAL_RCC_ClockConfig+0x1c4>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f023 020f 	bic.w	r2, r3, #15
 800da2e:	4922      	ldr	r1, [pc, #136]	@ (800dab8 <HAL_RCC_ClockConfig+0x1c4>)
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	4313      	orrs	r3, r2
 800da34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800da36:	4b20      	ldr	r3, [pc, #128]	@ (800dab8 <HAL_RCC_ClockConfig+0x1c4>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	f003 030f 	and.w	r3, r3, #15
 800da3e:	683a      	ldr	r2, [r7, #0]
 800da40:	429a      	cmp	r2, r3
 800da42:	d001      	beq.n	800da48 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800da44:	2301      	movs	r3, #1
 800da46:	e032      	b.n	800daae <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	f003 0304 	and.w	r3, r3, #4
 800da50:	2b00      	cmp	r3, #0
 800da52:	d008      	beq.n	800da66 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800da54:	4b19      	ldr	r3, [pc, #100]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800da56:	689b      	ldr	r3, [r3, #8]
 800da58:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	68db      	ldr	r3, [r3, #12]
 800da60:	4916      	ldr	r1, [pc, #88]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800da62:	4313      	orrs	r3, r2
 800da64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	f003 0308 	and.w	r3, r3, #8
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d009      	beq.n	800da86 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800da72:	4b12      	ldr	r3, [pc, #72]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800da74:	689b      	ldr	r3, [r3, #8]
 800da76:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	691b      	ldr	r3, [r3, #16]
 800da7e:	00db      	lsls	r3, r3, #3
 800da80:	490e      	ldr	r1, [pc, #56]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800da82:	4313      	orrs	r3, r2
 800da84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800da86:	f000 f821 	bl	800dacc <HAL_RCC_GetSysClockFreq>
 800da8a:	4602      	mov	r2, r0
 800da8c:	4b0b      	ldr	r3, [pc, #44]	@ (800dabc <HAL_RCC_ClockConfig+0x1c8>)
 800da8e:	689b      	ldr	r3, [r3, #8]
 800da90:	091b      	lsrs	r3, r3, #4
 800da92:	f003 030f 	and.w	r3, r3, #15
 800da96:	490a      	ldr	r1, [pc, #40]	@ (800dac0 <HAL_RCC_ClockConfig+0x1cc>)
 800da98:	5ccb      	ldrb	r3, [r1, r3]
 800da9a:	fa22 f303 	lsr.w	r3, r2, r3
 800da9e:	4a09      	ldr	r2, [pc, #36]	@ (800dac4 <HAL_RCC_ClockConfig+0x1d0>)
 800daa0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800daa2:	4b09      	ldr	r3, [pc, #36]	@ (800dac8 <HAL_RCC_ClockConfig+0x1d4>)
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	4618      	mov	r0, r3
 800daa8:	f7f7 f886 	bl	8004bb8 <HAL_InitTick>

  return HAL_OK;
 800daac:	2300      	movs	r3, #0
}
 800daae:	4618      	mov	r0, r3
 800dab0:	3710      	adds	r7, #16
 800dab2:	46bd      	mov	sp, r7
 800dab4:	bd80      	pop	{r7, pc}
 800dab6:	bf00      	nop
 800dab8:	40023c00 	.word	0x40023c00
 800dabc:	40023800 	.word	0x40023800
 800dac0:	0802335c 	.word	0x0802335c
 800dac4:	20000008 	.word	0x20000008
 800dac8:	2000004c 	.word	0x2000004c

0800dacc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dacc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dad0:	b090      	sub	sp, #64	@ 0x40
 800dad2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800dad4:	2300      	movs	r3, #0
 800dad6:	637b      	str	r3, [r7, #52]	@ 0x34
 800dad8:	2300      	movs	r3, #0
 800dada:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dadc:	2300      	movs	r3, #0
 800dade:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800dae0:	2300      	movs	r3, #0
 800dae2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dae4:	4b59      	ldr	r3, [pc, #356]	@ (800dc4c <HAL_RCC_GetSysClockFreq+0x180>)
 800dae6:	689b      	ldr	r3, [r3, #8]
 800dae8:	f003 030c 	and.w	r3, r3, #12
 800daec:	2b08      	cmp	r3, #8
 800daee:	d00d      	beq.n	800db0c <HAL_RCC_GetSysClockFreq+0x40>
 800daf0:	2b08      	cmp	r3, #8
 800daf2:	f200 80a1 	bhi.w	800dc38 <HAL_RCC_GetSysClockFreq+0x16c>
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d002      	beq.n	800db00 <HAL_RCC_GetSysClockFreq+0x34>
 800dafa:	2b04      	cmp	r3, #4
 800dafc:	d003      	beq.n	800db06 <HAL_RCC_GetSysClockFreq+0x3a>
 800dafe:	e09b      	b.n	800dc38 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800db00:	4b53      	ldr	r3, [pc, #332]	@ (800dc50 <HAL_RCC_GetSysClockFreq+0x184>)
 800db02:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800db04:	e09b      	b.n	800dc3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800db06:	4b53      	ldr	r3, [pc, #332]	@ (800dc54 <HAL_RCC_GetSysClockFreq+0x188>)
 800db08:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800db0a:	e098      	b.n	800dc3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800db0c:	4b4f      	ldr	r3, [pc, #316]	@ (800dc4c <HAL_RCC_GetSysClockFreq+0x180>)
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800db14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800db16:	4b4d      	ldr	r3, [pc, #308]	@ (800dc4c <HAL_RCC_GetSysClockFreq+0x180>)
 800db18:	685b      	ldr	r3, [r3, #4]
 800db1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d028      	beq.n	800db74 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800db22:	4b4a      	ldr	r3, [pc, #296]	@ (800dc4c <HAL_RCC_GetSysClockFreq+0x180>)
 800db24:	685b      	ldr	r3, [r3, #4]
 800db26:	099b      	lsrs	r3, r3, #6
 800db28:	2200      	movs	r2, #0
 800db2a:	623b      	str	r3, [r7, #32]
 800db2c:	627a      	str	r2, [r7, #36]	@ 0x24
 800db2e:	6a3b      	ldr	r3, [r7, #32]
 800db30:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800db34:	2100      	movs	r1, #0
 800db36:	4b47      	ldr	r3, [pc, #284]	@ (800dc54 <HAL_RCC_GetSysClockFreq+0x188>)
 800db38:	fb03 f201 	mul.w	r2, r3, r1
 800db3c:	2300      	movs	r3, #0
 800db3e:	fb00 f303 	mul.w	r3, r0, r3
 800db42:	4413      	add	r3, r2
 800db44:	4a43      	ldr	r2, [pc, #268]	@ (800dc54 <HAL_RCC_GetSysClockFreq+0x188>)
 800db46:	fba0 1202 	umull	r1, r2, r0, r2
 800db4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800db4c:	460a      	mov	r2, r1
 800db4e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800db50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db52:	4413      	add	r3, r2
 800db54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800db56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db58:	2200      	movs	r2, #0
 800db5a:	61bb      	str	r3, [r7, #24]
 800db5c:	61fa      	str	r2, [r7, #28]
 800db5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800db62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800db66:	f7f2 fba3 	bl	80002b0 <__aeabi_uldivmod>
 800db6a:	4602      	mov	r2, r0
 800db6c:	460b      	mov	r3, r1
 800db6e:	4613      	mov	r3, r2
 800db70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800db72:	e053      	b.n	800dc1c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800db74:	4b35      	ldr	r3, [pc, #212]	@ (800dc4c <HAL_RCC_GetSysClockFreq+0x180>)
 800db76:	685b      	ldr	r3, [r3, #4]
 800db78:	099b      	lsrs	r3, r3, #6
 800db7a:	2200      	movs	r2, #0
 800db7c:	613b      	str	r3, [r7, #16]
 800db7e:	617a      	str	r2, [r7, #20]
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800db86:	f04f 0b00 	mov.w	fp, #0
 800db8a:	4652      	mov	r2, sl
 800db8c:	465b      	mov	r3, fp
 800db8e:	f04f 0000 	mov.w	r0, #0
 800db92:	f04f 0100 	mov.w	r1, #0
 800db96:	0159      	lsls	r1, r3, #5
 800db98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800db9c:	0150      	lsls	r0, r2, #5
 800db9e:	4602      	mov	r2, r0
 800dba0:	460b      	mov	r3, r1
 800dba2:	ebb2 080a 	subs.w	r8, r2, sl
 800dba6:	eb63 090b 	sbc.w	r9, r3, fp
 800dbaa:	f04f 0200 	mov.w	r2, #0
 800dbae:	f04f 0300 	mov.w	r3, #0
 800dbb2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800dbb6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800dbba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800dbbe:	ebb2 0408 	subs.w	r4, r2, r8
 800dbc2:	eb63 0509 	sbc.w	r5, r3, r9
 800dbc6:	f04f 0200 	mov.w	r2, #0
 800dbca:	f04f 0300 	mov.w	r3, #0
 800dbce:	00eb      	lsls	r3, r5, #3
 800dbd0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800dbd4:	00e2      	lsls	r2, r4, #3
 800dbd6:	4614      	mov	r4, r2
 800dbd8:	461d      	mov	r5, r3
 800dbda:	eb14 030a 	adds.w	r3, r4, sl
 800dbde:	603b      	str	r3, [r7, #0]
 800dbe0:	eb45 030b 	adc.w	r3, r5, fp
 800dbe4:	607b      	str	r3, [r7, #4]
 800dbe6:	f04f 0200 	mov.w	r2, #0
 800dbea:	f04f 0300 	mov.w	r3, #0
 800dbee:	e9d7 4500 	ldrd	r4, r5, [r7]
 800dbf2:	4629      	mov	r1, r5
 800dbf4:	028b      	lsls	r3, r1, #10
 800dbf6:	4621      	mov	r1, r4
 800dbf8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800dbfc:	4621      	mov	r1, r4
 800dbfe:	028a      	lsls	r2, r1, #10
 800dc00:	4610      	mov	r0, r2
 800dc02:	4619      	mov	r1, r3
 800dc04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc06:	2200      	movs	r2, #0
 800dc08:	60bb      	str	r3, [r7, #8]
 800dc0a:	60fa      	str	r2, [r7, #12]
 800dc0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dc10:	f7f2 fb4e 	bl	80002b0 <__aeabi_uldivmod>
 800dc14:	4602      	mov	r2, r0
 800dc16:	460b      	mov	r3, r1
 800dc18:	4613      	mov	r3, r2
 800dc1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800dc1c:	4b0b      	ldr	r3, [pc, #44]	@ (800dc4c <HAL_RCC_GetSysClockFreq+0x180>)
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	0c1b      	lsrs	r3, r3, #16
 800dc22:	f003 0303 	and.w	r3, r3, #3
 800dc26:	3301      	adds	r3, #1
 800dc28:	005b      	lsls	r3, r3, #1
 800dc2a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800dc2c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dc2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc30:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc34:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800dc36:	e002      	b.n	800dc3e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800dc38:	4b05      	ldr	r3, [pc, #20]	@ (800dc50 <HAL_RCC_GetSysClockFreq+0x184>)
 800dc3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800dc3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800dc3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800dc40:	4618      	mov	r0, r3
 800dc42:	3740      	adds	r7, #64	@ 0x40
 800dc44:	46bd      	mov	sp, r7
 800dc46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dc4a:	bf00      	nop
 800dc4c:	40023800 	.word	0x40023800
 800dc50:	00f42400 	.word	0x00f42400
 800dc54:	017d7840 	.word	0x017d7840

0800dc58 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dc58:	b480      	push	{r7}
 800dc5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dc5c:	4b03      	ldr	r3, [pc, #12]	@ (800dc6c <HAL_RCC_GetHCLKFreq+0x14>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
}
 800dc60:	4618      	mov	r0, r3
 800dc62:	46bd      	mov	sp, r7
 800dc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc68:	4770      	bx	lr
 800dc6a:	bf00      	nop
 800dc6c:	20000008 	.word	0x20000008

0800dc70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800dc74:	f7ff fff0 	bl	800dc58 <HAL_RCC_GetHCLKFreq>
 800dc78:	4602      	mov	r2, r0
 800dc7a:	4b05      	ldr	r3, [pc, #20]	@ (800dc90 <HAL_RCC_GetPCLK1Freq+0x20>)
 800dc7c:	689b      	ldr	r3, [r3, #8]
 800dc7e:	0a9b      	lsrs	r3, r3, #10
 800dc80:	f003 0307 	and.w	r3, r3, #7
 800dc84:	4903      	ldr	r1, [pc, #12]	@ (800dc94 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dc86:	5ccb      	ldrb	r3, [r1, r3]
 800dc88:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	bd80      	pop	{r7, pc}
 800dc90:	40023800 	.word	0x40023800
 800dc94:	0802336c 	.word	0x0802336c

0800dc98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800dc9c:	f7ff ffdc 	bl	800dc58 <HAL_RCC_GetHCLKFreq>
 800dca0:	4602      	mov	r2, r0
 800dca2:	4b05      	ldr	r3, [pc, #20]	@ (800dcb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800dca4:	689b      	ldr	r3, [r3, #8]
 800dca6:	0b5b      	lsrs	r3, r3, #13
 800dca8:	f003 0307 	and.w	r3, r3, #7
 800dcac:	4903      	ldr	r1, [pc, #12]	@ (800dcbc <HAL_RCC_GetPCLK2Freq+0x24>)
 800dcae:	5ccb      	ldrb	r3, [r1, r3]
 800dcb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	bd80      	pop	{r7, pc}
 800dcb8:	40023800 	.word	0x40023800
 800dcbc:	0802336c 	.word	0x0802336c

0800dcc0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b083      	sub	sp, #12
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	220f      	movs	r2, #15
 800dcce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800dcd0:	4b12      	ldr	r3, [pc, #72]	@ (800dd1c <HAL_RCC_GetClockConfig+0x5c>)
 800dcd2:	689b      	ldr	r3, [r3, #8]
 800dcd4:	f003 0203 	and.w	r2, r3, #3
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800dcdc:	4b0f      	ldr	r3, [pc, #60]	@ (800dd1c <HAL_RCC_GetClockConfig+0x5c>)
 800dcde:	689b      	ldr	r3, [r3, #8]
 800dce0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800dce8:	4b0c      	ldr	r3, [pc, #48]	@ (800dd1c <HAL_RCC_GetClockConfig+0x5c>)
 800dcea:	689b      	ldr	r3, [r3, #8]
 800dcec:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800dcf4:	4b09      	ldr	r3, [pc, #36]	@ (800dd1c <HAL_RCC_GetClockConfig+0x5c>)
 800dcf6:	689b      	ldr	r3, [r3, #8]
 800dcf8:	08db      	lsrs	r3, r3, #3
 800dcfa:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800dd02:	4b07      	ldr	r3, [pc, #28]	@ (800dd20 <HAL_RCC_GetClockConfig+0x60>)
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	f003 020f 	and.w	r2, r3, #15
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	601a      	str	r2, [r3, #0]
}
 800dd0e:	bf00      	nop
 800dd10:	370c      	adds	r7, #12
 800dd12:	46bd      	mov	sp, r7
 800dd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd18:	4770      	bx	lr
 800dd1a:	bf00      	nop
 800dd1c:	40023800 	.word	0x40023800
 800dd20:	40023c00 	.word	0x40023c00

0800dd24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dd24:	b580      	push	{r7, lr}
 800dd26:	b088      	sub	sp, #32
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800dd30:	2300      	movs	r3, #0
 800dd32:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800dd34:	2300      	movs	r3, #0
 800dd36:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800dd38:	2300      	movs	r3, #0
 800dd3a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	f003 0301 	and.w	r3, r3, #1
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d012      	beq.n	800dd72 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800dd4c:	4b69      	ldr	r3, [pc, #420]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800dd4e:	689b      	ldr	r3, [r3, #8]
 800dd50:	4a68      	ldr	r2, [pc, #416]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800dd52:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800dd56:	6093      	str	r3, [r2, #8]
 800dd58:	4b66      	ldr	r3, [pc, #408]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800dd5a:	689a      	ldr	r2, [r3, #8]
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd60:	4964      	ldr	r1, [pc, #400]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800dd62:	4313      	orrs	r3, r2
 800dd64:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d101      	bne.n	800dd72 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800dd6e:	2301      	movs	r3, #1
 800dd70:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d017      	beq.n	800ddae <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800dd7e:	4b5d      	ldr	r3, [pc, #372]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800dd80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dd84:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd8c:	4959      	ldr	r1, [pc, #356]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800dd8e:	4313      	orrs	r3, r2
 800dd90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd9c:	d101      	bne.n	800dda2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800dd9e:	2301      	movs	r3, #1
 800dda0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d101      	bne.n	800ddae <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800ddaa:	2301      	movs	r3, #1
 800ddac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d017      	beq.n	800ddea <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ddba:	4b4e      	ldr	r3, [pc, #312]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ddbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ddc0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddc8:	494a      	ldr	r1, [pc, #296]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ddca:	4313      	orrs	r3, r2
 800ddcc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ddd8:	d101      	bne.n	800ddde <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800ddda:	2301      	movs	r3, #1
 800dddc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d101      	bne.n	800ddea <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800dde6:	2301      	movs	r3, #1
 800dde8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d001      	beq.n	800ddfa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	f003 0320 	and.w	r3, r3, #32
 800de02:	2b00      	cmp	r3, #0
 800de04:	f000 808b 	beq.w	800df1e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800de08:	4b3a      	ldr	r3, [pc, #232]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de0c:	4a39      	ldr	r2, [pc, #228]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800de12:	6413      	str	r3, [r2, #64]	@ 0x40
 800de14:	4b37      	ldr	r3, [pc, #220]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800de1c:	60bb      	str	r3, [r7, #8]
 800de1e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800de20:	4b35      	ldr	r3, [pc, #212]	@ (800def8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	4a34      	ldr	r2, [pc, #208]	@ (800def8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800de26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800de2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de2c:	f7f9 ff92 	bl	8007d54 <HAL_GetTick>
 800de30:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800de32:	e008      	b.n	800de46 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800de34:	f7f9 ff8e 	bl	8007d54 <HAL_GetTick>
 800de38:	4602      	mov	r2, r0
 800de3a:	697b      	ldr	r3, [r7, #20]
 800de3c:	1ad3      	subs	r3, r2, r3
 800de3e:	2b64      	cmp	r3, #100	@ 0x64
 800de40:	d901      	bls.n	800de46 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800de42:	2303      	movs	r3, #3
 800de44:	e357      	b.n	800e4f6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800de46:	4b2c      	ldr	r3, [pc, #176]	@ (800def8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d0f0      	beq.n	800de34 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800de52:	4b28      	ldr	r3, [pc, #160]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800de5a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800de5c:	693b      	ldr	r3, [r7, #16]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d035      	beq.n	800dece <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800de6a:	693a      	ldr	r2, [r7, #16]
 800de6c:	429a      	cmp	r2, r3
 800de6e:	d02e      	beq.n	800dece <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800de70:	4b20      	ldr	r3, [pc, #128]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800de78:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800de7a:	4b1e      	ldr	r3, [pc, #120]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de7e:	4a1d      	ldr	r2, [pc, #116]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800de84:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800de86:	4b1b      	ldr	r3, [pc, #108]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de8a:	4a1a      	ldr	r2, [pc, #104]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800de90:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800de92:	4a18      	ldr	r2, [pc, #96]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800de98:	4b16      	ldr	r3, [pc, #88]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800de9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800de9c:	f003 0301 	and.w	r3, r3, #1
 800dea0:	2b01      	cmp	r3, #1
 800dea2:	d114      	bne.n	800dece <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dea4:	f7f9 ff56 	bl	8007d54 <HAL_GetTick>
 800dea8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800deaa:	e00a      	b.n	800dec2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800deac:	f7f9 ff52 	bl	8007d54 <HAL_GetTick>
 800deb0:	4602      	mov	r2, r0
 800deb2:	697b      	ldr	r3, [r7, #20]
 800deb4:	1ad3      	subs	r3, r2, r3
 800deb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800deba:	4293      	cmp	r3, r2
 800debc:	d901      	bls.n	800dec2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800debe:	2303      	movs	r3, #3
 800dec0:	e319      	b.n	800e4f6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800dec2:	4b0c      	ldr	r3, [pc, #48]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800dec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dec6:	f003 0302 	and.w	r3, r3, #2
 800deca:	2b00      	cmp	r3, #0
 800decc:	d0ee      	beq.n	800deac <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ded2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ded6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800deda:	d111      	bne.n	800df00 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800dedc:	4b05      	ldr	r3, [pc, #20]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800dee8:	4b04      	ldr	r3, [pc, #16]	@ (800defc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800deea:	400b      	ands	r3, r1
 800deec:	4901      	ldr	r1, [pc, #4]	@ (800def4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800deee:	4313      	orrs	r3, r2
 800def0:	608b      	str	r3, [r1, #8]
 800def2:	e00b      	b.n	800df0c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800def4:	40023800 	.word	0x40023800
 800def8:	40007000 	.word	0x40007000
 800defc:	0ffffcff 	.word	0x0ffffcff
 800df00:	4baa      	ldr	r3, [pc, #680]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df02:	689b      	ldr	r3, [r3, #8]
 800df04:	4aa9      	ldr	r2, [pc, #676]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df06:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800df0a:	6093      	str	r3, [r2, #8]
 800df0c:	4ba7      	ldr	r3, [pc, #668]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df0e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800df18:	49a4      	ldr	r1, [pc, #656]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df1a:	4313      	orrs	r3, r2
 800df1c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	f003 0310 	and.w	r3, r3, #16
 800df26:	2b00      	cmp	r3, #0
 800df28:	d010      	beq.n	800df4c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800df2a:	4ba0      	ldr	r3, [pc, #640]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800df30:	4a9e      	ldr	r2, [pc, #632]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800df36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800df3a:	4b9c      	ldr	r3, [pc, #624]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df3c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df44:	4999      	ldr	r1, [pc, #612]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df46:	4313      	orrs	r3, r2
 800df48:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800df54:	2b00      	cmp	r3, #0
 800df56:	d00a      	beq.n	800df6e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800df58:	4b94      	ldr	r3, [pc, #592]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df5e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800df66:	4991      	ldr	r1, [pc, #580]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df68:	4313      	orrs	r3, r2
 800df6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800df76:	2b00      	cmp	r3, #0
 800df78:	d00a      	beq.n	800df90 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800df7a:	4b8c      	ldr	r3, [pc, #560]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df80:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800df88:	4988      	ldr	r1, [pc, #544]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df8a:	4313      	orrs	r3, r2
 800df8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d00a      	beq.n	800dfb2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800df9c:	4b83      	ldr	r3, [pc, #524]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800df9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfa2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dfaa:	4980      	ldr	r1, [pc, #512]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800dfac:	4313      	orrs	r3, r2
 800dfae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d00a      	beq.n	800dfd4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800dfbe:	4b7b      	ldr	r3, [pc, #492]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800dfc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfc4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfcc:	4977      	ldr	r1, [pc, #476]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800dfce:	4313      	orrs	r3, r2
 800dfd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d00a      	beq.n	800dff6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800dfe0:	4b72      	ldr	r3, [pc, #456]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800dfe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfe6:	f023 0203 	bic.w	r2, r3, #3
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfee:	496f      	ldr	r1, [pc, #444]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800dff0:	4313      	orrs	r3, r2
 800dff2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d00a      	beq.n	800e018 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e002:	4b6a      	ldr	r3, [pc, #424]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e008:	f023 020c 	bic.w	r2, r3, #12
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e010:	4966      	ldr	r1, [pc, #408]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e012:	4313      	orrs	r3, r2
 800e014:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e020:	2b00      	cmp	r3, #0
 800e022:	d00a      	beq.n	800e03a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e024:	4b61      	ldr	r3, [pc, #388]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e02a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e032:	495e      	ldr	r1, [pc, #376]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e034:	4313      	orrs	r3, r2
 800e036:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	681b      	ldr	r3, [r3, #0]
 800e03e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e042:	2b00      	cmp	r3, #0
 800e044:	d00a      	beq.n	800e05c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e046:	4b59      	ldr	r3, [pc, #356]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e04c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e054:	4955      	ldr	r1, [pc, #340]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e056:	4313      	orrs	r3, r2
 800e058:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e064:	2b00      	cmp	r3, #0
 800e066:	d00a      	beq.n	800e07e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e068:	4b50      	ldr	r3, [pc, #320]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e06a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e06e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e076:	494d      	ldr	r1, [pc, #308]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e078:	4313      	orrs	r3, r2
 800e07a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e086:	2b00      	cmp	r3, #0
 800e088:	d00a      	beq.n	800e0a0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800e08a:	4b48      	ldr	r3, [pc, #288]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e08c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e090:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e098:	4944      	ldr	r1, [pc, #272]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e09a:	4313      	orrs	r3, r2
 800e09c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d00a      	beq.n	800e0c2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800e0ac:	4b3f      	ldr	r3, [pc, #252]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e0ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0b2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e0ba:	493c      	ldr	r1, [pc, #240]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e0bc:	4313      	orrs	r3, r2
 800e0be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d00a      	beq.n	800e0e4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800e0ce:	4b37      	ldr	r3, [pc, #220]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e0d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0d4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e0dc:	4933      	ldr	r1, [pc, #204]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e0de:	4313      	orrs	r3, r2
 800e0e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	681b      	ldr	r3, [r3, #0]
 800e0e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d00a      	beq.n	800e106 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800e0f0:	4b2e      	ldr	r3, [pc, #184]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e0f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0f6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e0fe:	492b      	ldr	r1, [pc, #172]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e100:	4313      	orrs	r3, r2
 800e102:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d011      	beq.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800e112:	4b26      	ldr	r3, [pc, #152]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e118:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e120:	4922      	ldr	r1, [pc, #136]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e122:	4313      	orrs	r3, r2
 800e124:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e12c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e130:	d101      	bne.n	800e136 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800e132:	2301      	movs	r3, #1
 800e134:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	f003 0308 	and.w	r3, r3, #8
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d001      	beq.n	800e146 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800e142:	2301      	movs	r3, #1
 800e144:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d00a      	beq.n	800e168 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e152:	4b16      	ldr	r3, [pc, #88]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e158:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e160:	4912      	ldr	r1, [pc, #72]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e162:	4313      	orrs	r3, r2
 800e164:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e170:	2b00      	cmp	r3, #0
 800e172:	d00b      	beq.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800e174:	4b0d      	ldr	r3, [pc, #52]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e17a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e184:	4909      	ldr	r1, [pc, #36]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e186:	4313      	orrs	r3, r2
 800e188:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800e18c:	69fb      	ldr	r3, [r7, #28]
 800e18e:	2b01      	cmp	r3, #1
 800e190:	d006      	beq.n	800e1a0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	f000 80d9 	beq.w	800e352 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800e1a0:	4b02      	ldr	r3, [pc, #8]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	4a01      	ldr	r2, [pc, #4]	@ (800e1ac <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800e1a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e1aa:	e001      	b.n	800e1b0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800e1ac:	40023800 	.word	0x40023800
 800e1b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e1b2:	f7f9 fdcf 	bl	8007d54 <HAL_GetTick>
 800e1b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e1b8:	e008      	b.n	800e1cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800e1ba:	f7f9 fdcb 	bl	8007d54 <HAL_GetTick>
 800e1be:	4602      	mov	r2, r0
 800e1c0:	697b      	ldr	r3, [r7, #20]
 800e1c2:	1ad3      	subs	r3, r2, r3
 800e1c4:	2b64      	cmp	r3, #100	@ 0x64
 800e1c6:	d901      	bls.n	800e1cc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e1c8:	2303      	movs	r3, #3
 800e1ca:	e194      	b.n	800e4f6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e1cc:	4b6c      	ldr	r3, [pc, #432]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d1f0      	bne.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	f003 0301 	and.w	r3, r3, #1
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d021      	beq.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d11d      	bne.n	800e228 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e1ec:	4b64      	ldr	r3, [pc, #400]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e1ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e1f2:	0c1b      	lsrs	r3, r3, #16
 800e1f4:	f003 0303 	and.w	r3, r3, #3
 800e1f8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e1fa:	4b61      	ldr	r3, [pc, #388]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e1fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e200:	0e1b      	lsrs	r3, r3, #24
 800e202:	f003 030f 	and.w	r3, r3, #15
 800e206:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	685b      	ldr	r3, [r3, #4]
 800e20c:	019a      	lsls	r2, r3, #6
 800e20e:	693b      	ldr	r3, [r7, #16]
 800e210:	041b      	lsls	r3, r3, #16
 800e212:	431a      	orrs	r2, r3
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	061b      	lsls	r3, r3, #24
 800e218:	431a      	orrs	r2, r3
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	689b      	ldr	r3, [r3, #8]
 800e21e:	071b      	lsls	r3, r3, #28
 800e220:	4957      	ldr	r1, [pc, #348]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e222:	4313      	orrs	r3, r2
 800e224:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e230:	2b00      	cmp	r3, #0
 800e232:	d004      	beq.n	800e23e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e238:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e23c:	d00a      	beq.n	800e254 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800e246:	2b00      	cmp	r3, #0
 800e248:	d02e      	beq.n	800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e24e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e252:	d129      	bne.n	800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e254:	4b4a      	ldr	r3, [pc, #296]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e256:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e25a:	0c1b      	lsrs	r3, r3, #16
 800e25c:	f003 0303 	and.w	r3, r3, #3
 800e260:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e262:	4b47      	ldr	r3, [pc, #284]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e264:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e268:	0f1b      	lsrs	r3, r3, #28
 800e26a:	f003 0307 	and.w	r3, r3, #7
 800e26e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	685b      	ldr	r3, [r3, #4]
 800e274:	019a      	lsls	r2, r3, #6
 800e276:	693b      	ldr	r3, [r7, #16]
 800e278:	041b      	lsls	r3, r3, #16
 800e27a:	431a      	orrs	r2, r3
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	68db      	ldr	r3, [r3, #12]
 800e280:	061b      	lsls	r3, r3, #24
 800e282:	431a      	orrs	r2, r3
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	071b      	lsls	r3, r3, #28
 800e288:	493d      	ldr	r1, [pc, #244]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e28a:	4313      	orrs	r3, r2
 800e28c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800e290:	4b3b      	ldr	r3, [pc, #236]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e296:	f023 021f 	bic.w	r2, r3, #31
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e29e:	3b01      	subs	r3, #1
 800e2a0:	4937      	ldr	r1, [pc, #220]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e2a2:	4313      	orrs	r3, r2
 800e2a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d01d      	beq.n	800e2f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e2b4:	4b32      	ldr	r3, [pc, #200]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e2b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e2ba:	0e1b      	lsrs	r3, r3, #24
 800e2bc:	f003 030f 	and.w	r3, r3, #15
 800e2c0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e2c2:	4b2f      	ldr	r3, [pc, #188]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e2c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e2c8:	0f1b      	lsrs	r3, r3, #28
 800e2ca:	f003 0307 	and.w	r3, r3, #7
 800e2ce:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	685b      	ldr	r3, [r3, #4]
 800e2d4:	019a      	lsls	r2, r3, #6
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	691b      	ldr	r3, [r3, #16]
 800e2da:	041b      	lsls	r3, r3, #16
 800e2dc:	431a      	orrs	r2, r3
 800e2de:	693b      	ldr	r3, [r7, #16]
 800e2e0:	061b      	lsls	r3, r3, #24
 800e2e2:	431a      	orrs	r2, r3
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	071b      	lsls	r3, r3, #28
 800e2e8:	4925      	ldr	r1, [pc, #148]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e2ea:	4313      	orrs	r3, r2
 800e2ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d011      	beq.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	685b      	ldr	r3, [r3, #4]
 800e300:	019a      	lsls	r2, r3, #6
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	691b      	ldr	r3, [r3, #16]
 800e306:	041b      	lsls	r3, r3, #16
 800e308:	431a      	orrs	r2, r3
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	68db      	ldr	r3, [r3, #12]
 800e30e:	061b      	lsls	r3, r3, #24
 800e310:	431a      	orrs	r2, r3
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	689b      	ldr	r3, [r3, #8]
 800e316:	071b      	lsls	r3, r3, #28
 800e318:	4919      	ldr	r1, [pc, #100]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e31a:	4313      	orrs	r3, r2
 800e31c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800e320:	4b17      	ldr	r3, [pc, #92]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	4a16      	ldr	r2, [pc, #88]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e326:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e32a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e32c:	f7f9 fd12 	bl	8007d54 <HAL_GetTick>
 800e330:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e332:	e008      	b.n	800e346 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800e334:	f7f9 fd0e 	bl	8007d54 <HAL_GetTick>
 800e338:	4602      	mov	r2, r0
 800e33a:	697b      	ldr	r3, [r7, #20]
 800e33c:	1ad3      	subs	r3, r2, r3
 800e33e:	2b64      	cmp	r3, #100	@ 0x64
 800e340:	d901      	bls.n	800e346 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e342:	2303      	movs	r3, #3
 800e344:	e0d7      	b.n	800e4f6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e346:	4b0e      	ldr	r3, [pc, #56]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d0f0      	beq.n	800e334 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800e352:	69bb      	ldr	r3, [r7, #24]
 800e354:	2b01      	cmp	r3, #1
 800e356:	f040 80cd 	bne.w	800e4f4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800e35a:	4b09      	ldr	r3, [pc, #36]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	4a08      	ldr	r2, [pc, #32]	@ (800e380 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800e360:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e364:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e366:	f7f9 fcf5 	bl	8007d54 <HAL_GetTick>
 800e36a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e36c:	e00a      	b.n	800e384 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800e36e:	f7f9 fcf1 	bl	8007d54 <HAL_GetTick>
 800e372:	4602      	mov	r2, r0
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	1ad3      	subs	r3, r2, r3
 800e378:	2b64      	cmp	r3, #100	@ 0x64
 800e37a:	d903      	bls.n	800e384 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e37c:	2303      	movs	r3, #3
 800e37e:	e0ba      	b.n	800e4f6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800e380:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e384:	4b5e      	ldr	r3, [pc, #376]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e38c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e390:	d0ed      	beq.n	800e36e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d003      	beq.n	800e3a6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d009      	beq.n	800e3ba <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d02e      	beq.n	800e410 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d12a      	bne.n	800e410 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800e3ba:	4b51      	ldr	r3, [pc, #324]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e3bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3c0:	0c1b      	lsrs	r3, r3, #16
 800e3c2:	f003 0303 	and.w	r3, r3, #3
 800e3c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e3c8:	4b4d      	ldr	r3, [pc, #308]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e3ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3ce:	0f1b      	lsrs	r3, r3, #28
 800e3d0:	f003 0307 	and.w	r3, r3, #7
 800e3d4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	695b      	ldr	r3, [r3, #20]
 800e3da:	019a      	lsls	r2, r3, #6
 800e3dc:	693b      	ldr	r3, [r7, #16]
 800e3de:	041b      	lsls	r3, r3, #16
 800e3e0:	431a      	orrs	r2, r3
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	699b      	ldr	r3, [r3, #24]
 800e3e6:	061b      	lsls	r3, r3, #24
 800e3e8:	431a      	orrs	r2, r3
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	071b      	lsls	r3, r3, #28
 800e3ee:	4944      	ldr	r1, [pc, #272]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e3f0:	4313      	orrs	r3, r2
 800e3f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800e3f6:	4b42      	ldr	r3, [pc, #264]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e3f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e3fc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e404:	3b01      	subs	r3, #1
 800e406:	021b      	lsls	r3, r3, #8
 800e408:	493d      	ldr	r1, [pc, #244]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e40a:	4313      	orrs	r3, r2
 800e40c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d022      	beq.n	800e462 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e420:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e424:	d11d      	bne.n	800e462 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e426:	4b36      	ldr	r3, [pc, #216]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e42c:	0e1b      	lsrs	r3, r3, #24
 800e42e:	f003 030f 	and.w	r3, r3, #15
 800e432:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e434:	4b32      	ldr	r3, [pc, #200]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e43a:	0f1b      	lsrs	r3, r3, #28
 800e43c:	f003 0307 	and.w	r3, r3, #7
 800e440:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	695b      	ldr	r3, [r3, #20]
 800e446:	019a      	lsls	r2, r3, #6
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	6a1b      	ldr	r3, [r3, #32]
 800e44c:	041b      	lsls	r3, r3, #16
 800e44e:	431a      	orrs	r2, r3
 800e450:	693b      	ldr	r3, [r7, #16]
 800e452:	061b      	lsls	r3, r3, #24
 800e454:	431a      	orrs	r2, r3
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	071b      	lsls	r3, r3, #28
 800e45a:	4929      	ldr	r1, [pc, #164]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e45c:	4313      	orrs	r3, r2
 800e45e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	f003 0308 	and.w	r3, r3, #8
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	d028      	beq.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e46e:	4b24      	ldr	r3, [pc, #144]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e474:	0e1b      	lsrs	r3, r3, #24
 800e476:	f003 030f 	and.w	r3, r3, #15
 800e47a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800e47c:	4b20      	ldr	r3, [pc, #128]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e47e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e482:	0c1b      	lsrs	r3, r3, #16
 800e484:	f003 0303 	and.w	r3, r3, #3
 800e488:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	695b      	ldr	r3, [r3, #20]
 800e48e:	019a      	lsls	r2, r3, #6
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	041b      	lsls	r3, r3, #16
 800e494:	431a      	orrs	r2, r3
 800e496:	693b      	ldr	r3, [r7, #16]
 800e498:	061b      	lsls	r3, r3, #24
 800e49a:	431a      	orrs	r2, r3
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	69db      	ldr	r3, [r3, #28]
 800e4a0:	071b      	lsls	r3, r3, #28
 800e4a2:	4917      	ldr	r1, [pc, #92]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e4a4:	4313      	orrs	r3, r2
 800e4a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800e4aa:	4b15      	ldr	r3, [pc, #84]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e4ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e4b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4b8:	4911      	ldr	r1, [pc, #68]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e4ba:	4313      	orrs	r3, r2
 800e4bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800e4c0:	4b0f      	ldr	r3, [pc, #60]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	4a0e      	ldr	r2, [pc, #56]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e4c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e4ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e4cc:	f7f9 fc42 	bl	8007d54 <HAL_GetTick>
 800e4d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e4d2:	e008      	b.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800e4d4:	f7f9 fc3e 	bl	8007d54 <HAL_GetTick>
 800e4d8:	4602      	mov	r2, r0
 800e4da:	697b      	ldr	r3, [r7, #20]
 800e4dc:	1ad3      	subs	r3, r2, r3
 800e4de:	2b64      	cmp	r3, #100	@ 0x64
 800e4e0:	d901      	bls.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e4e2:	2303      	movs	r3, #3
 800e4e4:	e007      	b.n	800e4f6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e4e6:	4b06      	ldr	r3, [pc, #24]	@ (800e500 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e4ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e4f2:	d1ef      	bne.n	800e4d4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800e4f4:	2300      	movs	r3, #0
}
 800e4f6:	4618      	mov	r0, r3
 800e4f8:	3720      	adds	r7, #32
 800e4fa:	46bd      	mov	sp, r7
 800e4fc:	bd80      	pop	{r7, pc}
 800e4fe:	bf00      	nop
 800e500:	40023800 	.word	0x40023800

0800e504 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e504:	b480      	push	{r7}
 800e506:	b085      	sub	sp, #20
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800e50c:	2300      	movs	r3, #0
 800e50e:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	4a80      	ldr	r2, [pc, #512]	@ (800e714 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800e514:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800e516:	4b80      	ldr	r3, [pc, #512]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e518:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e51c:	099b      	lsrs	r3, r3, #6
 800e51e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800e526:	4b7c      	ldr	r3, [pc, #496]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e52c:	0c1b      	lsrs	r3, r3, #16
 800e52e:	f003 0203 	and.w	r2, r3, #3
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800e536:	4b78      	ldr	r3, [pc, #480]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e538:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e53c:	0e1b      	lsrs	r3, r3, #24
 800e53e:	f003 020f 	and.w	r2, r3, #15
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e546:	4b74      	ldr	r3, [pc, #464]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e548:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e54c:	0f1b      	lsrs	r3, r3, #28
 800e54e:	f003 0207 	and.w	r2, r3, #7
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800e556:	4b70      	ldr	r3, [pc, #448]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e55c:	099b      	lsrs	r3, r3, #6
 800e55e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800e566:	4b6c      	ldr	r3, [pc, #432]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e56c:	0c1b      	lsrs	r3, r3, #16
 800e56e:	f003 0203 	and.w	r2, r3, #3
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e576:	4b68      	ldr	r3, [pc, #416]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e57c:	0e1b      	lsrs	r3, r3, #24
 800e57e:	f003 020f 	and.w	r2, r3, #15
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e586:	4b64      	ldr	r3, [pc, #400]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e58c:	0f1b      	lsrs	r3, r3, #28
 800e58e:	f003 0207 	and.w	r2, r3, #7
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800e596:	4b60      	ldr	r3, [pc, #384]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e598:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e59c:	f003 021f 	and.w	r2, r3, #31
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800e5a4:	4b5c      	ldr	r3, [pc, #368]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e5a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5aa:	0a1b      	lsrs	r3, r3, #8
 800e5ac:	f003 021f 	and.w	r2, r3, #31
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800e5b4:	4b58      	ldr	r3, [pc, #352]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e5b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5ba:	0c1b      	lsrs	r3, r3, #16
 800e5bc:	f003 0203 	and.w	r2, r3, #3
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800e5c4:	4b54      	ldr	r3, [pc, #336]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e5c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5ca:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800e5d2:	4b51      	ldr	r3, [pc, #324]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e5d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5d8:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800e5e0:	4b4d      	ldr	r3, [pc, #308]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e5e2:	689b      	ldr	r3, [r3, #8]
 800e5e4:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800e5ec:	4b4a      	ldr	r3, [pc, #296]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e5ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e5f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800e5fa:	4b47      	ldr	r3, [pc, #284]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e5fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e600:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800e608:	4b43      	ldr	r3, [pc, #268]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e60a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e60e:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800e616:	4b40      	ldr	r3, [pc, #256]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e618:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e61c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800e624:	4b3c      	ldr	r3, [pc, #240]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e62a:	f003 0203 	and.w	r2, r3, #3
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800e632:	4b39      	ldr	r3, [pc, #228]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e638:	f003 020c 	and.w	r2, r3, #12
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800e640:	4b35      	ldr	r3, [pc, #212]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e646:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800e64e:	4b32      	ldr	r3, [pc, #200]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e654:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800e65c:	4b2e      	ldr	r3, [pc, #184]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e65e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e662:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800e66a:	4b2b      	ldr	r3, [pc, #172]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e66c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e670:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800e678:	4b27      	ldr	r3, [pc, #156]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e67a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e67e:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800e686:	4b24      	ldr	r3, [pc, #144]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e688:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e68c:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800e694:	4b20      	ldr	r3, [pc, #128]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e69a:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800e6a2:	4b1d      	ldr	r3, [pc, #116]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e6a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6a8:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800e6b0:	4b19      	ldr	r3, [pc, #100]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e6b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6b6:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800e6be:	4b16      	ldr	r3, [pc, #88]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e6c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e6c4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800e6ce:	4b12      	ldr	r3, [pc, #72]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e6d0:	689b      	ldr	r3, [r3, #8]
 800e6d2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800e6d6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800e6d8:	4b0f      	ldr	r3, [pc, #60]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e6da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e6dc:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	431a      	orrs	r2, r3
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800e6e8:	4b0b      	ldr	r3, [pc, #44]	@ (800e718 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800e6ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e6ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d103      	bne.n	800e6fe <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800e6fc:	e003      	b.n	800e706 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800e704:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800e706:	bf00      	nop
 800e708:	3714      	adds	r7, #20
 800e70a:	46bd      	mov	sp, r7
 800e70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e710:	4770      	bx	lr
 800e712:	bf00      	nop
 800e714:	00fffff1 	.word	0x00fffff1
 800e718:	40023800 	.word	0x40023800

0800e71c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800e71c:	b480      	push	{r7}
 800e71e:	b087      	sub	sp, #28
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800e724:	2300      	movs	r3, #0
 800e726:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800e728:	2300      	movs	r3, #0
 800e72a:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800e72c:	2300      	movs	r3, #0
 800e72e:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800e730:	2300      	movs	r3, #0
 800e732:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800e73a:	f040 808d 	bne.w	800e858 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800e73e:	4b93      	ldr	r3, [pc, #588]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e744:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800e746:	68bb      	ldr	r3, [r7, #8]
 800e748:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800e74c:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800e74e:	68bb      	ldr	r3, [r7, #8]
 800e750:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e754:	d07c      	beq.n	800e850 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800e756:	68bb      	ldr	r3, [r7, #8]
 800e758:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e75c:	d87b      	bhi.n	800e856 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d004      	beq.n	800e76e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800e764:	68bb      	ldr	r3, [r7, #8]
 800e766:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e76a:	d039      	beq.n	800e7e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800e76c:	e073      	b.n	800e856 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800e76e:	4b87      	ldr	r3, [pc, #540]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e770:	685b      	ldr	r3, [r3, #4]
 800e772:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e776:	2b00      	cmp	r3, #0
 800e778:	d108      	bne.n	800e78c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800e77a:	4b84      	ldr	r3, [pc, #528]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e77c:	685b      	ldr	r3, [r3, #4]
 800e77e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e782:	4a83      	ldr	r2, [pc, #524]	@ (800e990 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800e784:	fbb2 f3f3 	udiv	r3, r2, r3
 800e788:	613b      	str	r3, [r7, #16]
 800e78a:	e007      	b.n	800e79c <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800e78c:	4b7f      	ldr	r3, [pc, #508]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e78e:	685b      	ldr	r3, [r3, #4]
 800e790:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e794:	4a7f      	ldr	r2, [pc, #508]	@ (800e994 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800e796:	fbb2 f3f3 	udiv	r3, r2, r3
 800e79a:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800e79c:	4b7b      	ldr	r3, [pc, #492]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e79e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7a2:	0e1b      	lsrs	r3, r3, #24
 800e7a4:	f003 030f 	and.w	r3, r3, #15
 800e7a8:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800e7aa:	4b78      	ldr	r3, [pc, #480]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e7ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7b0:	099b      	lsrs	r3, r3, #6
 800e7b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7b6:	693a      	ldr	r2, [r7, #16]
 800e7b8:	fb03 f202 	mul.w	r2, r3, r2
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7c2:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800e7c4:	4b71      	ldr	r3, [pc, #452]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e7c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e7ca:	0a1b      	lsrs	r3, r3, #8
 800e7cc:	f003 031f 	and.w	r3, r3, #31
 800e7d0:	3301      	adds	r3, #1
 800e7d2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800e7d4:	697a      	ldr	r2, [r7, #20]
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7dc:	617b      	str	r3, [r7, #20]
        break;
 800e7de:	e03b      	b.n	800e858 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800e7e0:	4b6a      	ldr	r3, [pc, #424]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e7e2:	685b      	ldr	r3, [r3, #4]
 800e7e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d108      	bne.n	800e7fe <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800e7ec:	4b67      	ldr	r3, [pc, #412]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e7ee:	685b      	ldr	r3, [r3, #4]
 800e7f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e7f4:	4a66      	ldr	r2, [pc, #408]	@ (800e990 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800e7f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7fa:	613b      	str	r3, [r7, #16]
 800e7fc:	e007      	b.n	800e80e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800e7fe:	4b63      	ldr	r3, [pc, #396]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e800:	685b      	ldr	r3, [r3, #4]
 800e802:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e806:	4a63      	ldr	r2, [pc, #396]	@ (800e994 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800e808:	fbb2 f3f3 	udiv	r3, r2, r3
 800e80c:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800e80e:	4b5f      	ldr	r3, [pc, #380]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e810:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e814:	0e1b      	lsrs	r3, r3, #24
 800e816:	f003 030f 	and.w	r3, r3, #15
 800e81a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800e81c:	4b5b      	ldr	r3, [pc, #364]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e81e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e822:	099b      	lsrs	r3, r3, #6
 800e824:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e828:	693a      	ldr	r2, [r7, #16]
 800e82a:	fb03 f202 	mul.w	r2, r3, r2
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	fbb2 f3f3 	udiv	r3, r2, r3
 800e834:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800e836:	4b55      	ldr	r3, [pc, #340]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e838:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e83c:	f003 031f 	and.w	r3, r3, #31
 800e840:	3301      	adds	r3, #1
 800e842:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800e844:	697a      	ldr	r2, [r7, #20]
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	fbb2 f3f3 	udiv	r3, r2, r3
 800e84c:	617b      	str	r3, [r7, #20]
        break;
 800e84e:	e003      	b.n	800e858 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800e850:	4b51      	ldr	r3, [pc, #324]	@ (800e998 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800e852:	617b      	str	r3, [r7, #20]
        break;
 800e854:	e000      	b.n	800e858 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800e856:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e85e:	f040 808d 	bne.w	800e97c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800e862:	4b4a      	ldr	r3, [pc, #296]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e864:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e868:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800e86a:	68bb      	ldr	r3, [r7, #8]
 800e86c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800e870:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e878:	d07c      	beq.n	800e974 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e880:	d87b      	bhi.n	800e97a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800e882:	68bb      	ldr	r3, [r7, #8]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d004      	beq.n	800e892 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800e888:	68bb      	ldr	r3, [r7, #8]
 800e88a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e88e:	d039      	beq.n	800e904 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800e890:	e073      	b.n	800e97a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800e892:	4b3e      	ldr	r3, [pc, #248]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e894:	685b      	ldr	r3, [r3, #4]
 800e896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d108      	bne.n	800e8b0 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800e89e:	4b3b      	ldr	r3, [pc, #236]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e8a0:	685b      	ldr	r3, [r3, #4]
 800e8a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e8a6:	4a3a      	ldr	r2, [pc, #232]	@ (800e990 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800e8a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8ac:	613b      	str	r3, [r7, #16]
 800e8ae:	e007      	b.n	800e8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800e8b0:	4b36      	ldr	r3, [pc, #216]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e8b2:	685b      	ldr	r3, [r3, #4]
 800e8b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e8b8:	4a36      	ldr	r2, [pc, #216]	@ (800e994 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800e8ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8be:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800e8c0:	4b32      	ldr	r3, [pc, #200]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e8c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8c6:	0e1b      	lsrs	r3, r3, #24
 800e8c8:	f003 030f 	and.w	r3, r3, #15
 800e8cc:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800e8ce:	4b2f      	ldr	r3, [pc, #188]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e8d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8d4:	099b      	lsrs	r3, r3, #6
 800e8d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8da:	693a      	ldr	r2, [r7, #16]
 800e8dc:	fb03 f202 	mul.w	r2, r3, r2
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8e6:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800e8e8:	4b28      	ldr	r3, [pc, #160]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e8ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e8ee:	0a1b      	lsrs	r3, r3, #8
 800e8f0:	f003 031f 	and.w	r3, r3, #31
 800e8f4:	3301      	adds	r3, #1
 800e8f6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800e8f8:	697a      	ldr	r2, [r7, #20]
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e900:	617b      	str	r3, [r7, #20]
        break;
 800e902:	e03b      	b.n	800e97c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800e904:	4b21      	ldr	r3, [pc, #132]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e906:	685b      	ldr	r3, [r3, #4]
 800e908:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d108      	bne.n	800e922 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800e910:	4b1e      	ldr	r3, [pc, #120]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e912:	685b      	ldr	r3, [r3, #4]
 800e914:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e918:	4a1d      	ldr	r2, [pc, #116]	@ (800e990 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800e91a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e91e:	613b      	str	r3, [r7, #16]
 800e920:	e007      	b.n	800e932 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800e922:	4b1a      	ldr	r3, [pc, #104]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e924:	685b      	ldr	r3, [r3, #4]
 800e926:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e92a:	4a1a      	ldr	r2, [pc, #104]	@ (800e994 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800e92c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e930:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800e932:	4b16      	ldr	r3, [pc, #88]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e934:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e938:	0e1b      	lsrs	r3, r3, #24
 800e93a:	f003 030f 	and.w	r3, r3, #15
 800e93e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800e940:	4b12      	ldr	r3, [pc, #72]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e942:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e946:	099b      	lsrs	r3, r3, #6
 800e948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e94c:	693a      	ldr	r2, [r7, #16]
 800e94e:	fb03 f202 	mul.w	r2, r3, r2
 800e952:	68fb      	ldr	r3, [r7, #12]
 800e954:	fbb2 f3f3 	udiv	r3, r2, r3
 800e958:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800e95a:	4b0c      	ldr	r3, [pc, #48]	@ (800e98c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800e95c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e960:	f003 031f 	and.w	r3, r3, #31
 800e964:	3301      	adds	r3, #1
 800e966:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800e968:	697a      	ldr	r2, [r7, #20]
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e970:	617b      	str	r3, [r7, #20]
        break;
 800e972:	e003      	b.n	800e97c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800e974:	4b08      	ldr	r3, [pc, #32]	@ (800e998 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800e976:	617b      	str	r3, [r7, #20]
        break;
 800e978:	e000      	b.n	800e97c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800e97a:	bf00      	nop
      }
    }
  }

  return frequency;
 800e97c:	697b      	ldr	r3, [r7, #20]
}
 800e97e:	4618      	mov	r0, r3
 800e980:	371c      	adds	r7, #28
 800e982:	46bd      	mov	sp, r7
 800e984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e988:	4770      	bx	lr
 800e98a:	bf00      	nop
 800e98c:	40023800 	.word	0x40023800
 800e990:	00f42400 	.word	0x00f42400
 800e994:	017d7840 	.word	0x017d7840
 800e998:	00bb8000 	.word	0x00bb8000

0800e99c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b084      	sub	sp, #16
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d101      	bne.n	800e9b2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800e9ae:	2301      	movs	r3, #1
 800e9b0:	e071      	b.n	800ea96 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	7f5b      	ldrb	r3, [r3, #29]
 800e9b6:	b2db      	uxtb	r3, r3
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d105      	bne.n	800e9c8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2200      	movs	r2, #0
 800e9c0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f7f5 fb86 	bl	80040d4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	2202      	movs	r2, #2
 800e9cc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	68db      	ldr	r3, [r3, #12]
 800e9d4:	f003 0310 	and.w	r3, r3, #16
 800e9d8:	2b10      	cmp	r3, #16
 800e9da:	d053      	beq.n	800ea84 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	22ca      	movs	r2, #202	@ 0xca
 800e9e2:	625a      	str	r2, [r3, #36]	@ 0x24
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	2253      	movs	r2, #83	@ 0x53
 800e9ea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800e9ec:	6878      	ldr	r0, [r7, #4]
 800e9ee:	f000 fac9 	bl	800ef84 <RTC_EnterInitMode>
 800e9f2:	4603      	mov	r3, r0
 800e9f4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800e9f6:	7bfb      	ldrb	r3, [r7, #15]
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d12a      	bne.n	800ea52 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	6899      	ldr	r1, [r3, #8]
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	681a      	ldr	r2, [r3, #0]
 800ea06:	4b26      	ldr	r3, [pc, #152]	@ (800eaa0 <HAL_RTC_Init+0x104>)
 800ea08:	400b      	ands	r3, r1
 800ea0a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	6899      	ldr	r1, [r3, #8]
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	685a      	ldr	r2, [r3, #4]
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	691b      	ldr	r3, [r3, #16]
 800ea1a:	431a      	orrs	r2, r3
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	695b      	ldr	r3, [r3, #20]
 800ea20:	431a      	orrs	r2, r3
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	430a      	orrs	r2, r1
 800ea28:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	687a      	ldr	r2, [r7, #4]
 800ea30:	68d2      	ldr	r2, [r2, #12]
 800ea32:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	6919      	ldr	r1, [r3, #16]
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	689b      	ldr	r3, [r3, #8]
 800ea3e:	041a      	lsls	r2, r3, #16
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	430a      	orrs	r2, r1
 800ea46:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800ea48:	6878      	ldr	r0, [r7, #4]
 800ea4a:	f000 fad2 	bl	800eff2 <RTC_ExitInitMode>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800ea52:	7bfb      	ldrb	r3, [r7, #15]
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d110      	bne.n	800ea7a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	f022 0208 	bic.w	r2, r2, #8
 800ea66:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	699a      	ldr	r2, [r3, #24]
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	430a      	orrs	r2, r1
 800ea78:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	681b      	ldr	r3, [r3, #0]
 800ea7e:	22ff      	movs	r2, #255	@ 0xff
 800ea80:	625a      	str	r2, [r3, #36]	@ 0x24
 800ea82:	e001      	b.n	800ea88 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800ea84:	2300      	movs	r3, #0
 800ea86:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800ea88:	7bfb      	ldrb	r3, [r7, #15]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d102      	bne.n	800ea94 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	2201      	movs	r2, #1
 800ea92:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800ea94:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea96:	4618      	mov	r0, r3
 800ea98:	3710      	adds	r7, #16
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bd80      	pop	{r7, pc}
 800ea9e:	bf00      	nop
 800eaa0:	ff8fffbf 	.word	0xff8fffbf

0800eaa4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800eaa4:	b590      	push	{r4, r7, lr}
 800eaa6:	b087      	sub	sp, #28
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	60f8      	str	r0, [r7, #12]
 800eaac:	60b9      	str	r1, [r7, #8]
 800eaae:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800eab0:	2300      	movs	r3, #0
 800eab2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	7f1b      	ldrb	r3, [r3, #28]
 800eab8:	2b01      	cmp	r3, #1
 800eaba:	d101      	bne.n	800eac0 <HAL_RTC_SetTime+0x1c>
 800eabc:	2302      	movs	r3, #2
 800eabe:	e085      	b.n	800ebcc <HAL_RTC_SetTime+0x128>
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	2201      	movs	r2, #1
 800eac4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	2202      	movs	r2, #2
 800eaca:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d126      	bne.n	800eb20 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	681b      	ldr	r3, [r3, #0]
 800ead6:	689b      	ldr	r3, [r3, #8]
 800ead8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d102      	bne.n	800eae6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800eae0:	68bb      	ldr	r3, [r7, #8]
 800eae2:	2200      	movs	r2, #0
 800eae4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	781b      	ldrb	r3, [r3, #0]
 800eaea:	4618      	mov	r0, r3
 800eaec:	f000 faa6 	bl	800f03c <RTC_ByteToBcd2>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800eaf4:	68bb      	ldr	r3, [r7, #8]
 800eaf6:	785b      	ldrb	r3, [r3, #1]
 800eaf8:	4618      	mov	r0, r3
 800eafa:	f000 fa9f 	bl	800f03c <RTC_ByteToBcd2>
 800eafe:	4603      	mov	r3, r0
 800eb00:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800eb02:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800eb04:	68bb      	ldr	r3, [r7, #8]
 800eb06:	789b      	ldrb	r3, [r3, #2]
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f000 fa97 	bl	800f03c <RTC_ByteToBcd2>
 800eb0e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800eb10:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	78db      	ldrb	r3, [r3, #3]
 800eb18:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800eb1a:	4313      	orrs	r3, r2
 800eb1c:	617b      	str	r3, [r7, #20]
 800eb1e:	e018      	b.n	800eb52 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	689b      	ldr	r3, [r3, #8]
 800eb26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d102      	bne.n	800eb34 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800eb2e:	68bb      	ldr	r3, [r7, #8]
 800eb30:	2200      	movs	r2, #0
 800eb32:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800eb34:	68bb      	ldr	r3, [r7, #8]
 800eb36:	781b      	ldrb	r3, [r3, #0]
 800eb38:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800eb3a:	68bb      	ldr	r3, [r7, #8]
 800eb3c:	785b      	ldrb	r3, [r3, #1]
 800eb3e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800eb40:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800eb42:	68ba      	ldr	r2, [r7, #8]
 800eb44:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800eb46:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800eb48:	68bb      	ldr	r3, [r7, #8]
 800eb4a:	78db      	ldrb	r3, [r3, #3]
 800eb4c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800eb4e:	4313      	orrs	r3, r2
 800eb50:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	22ca      	movs	r2, #202	@ 0xca
 800eb58:	625a      	str	r2, [r3, #36]	@ 0x24
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	2253      	movs	r2, #83	@ 0x53
 800eb60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800eb62:	68f8      	ldr	r0, [r7, #12]
 800eb64:	f000 fa0e 	bl	800ef84 <RTC_EnterInitMode>
 800eb68:	4603      	mov	r3, r0
 800eb6a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800eb6c:	7cfb      	ldrb	r3, [r7, #19]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d11e      	bne.n	800ebb0 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	681a      	ldr	r2, [r3, #0]
 800eb76:	6979      	ldr	r1, [r7, #20]
 800eb78:	4b16      	ldr	r3, [pc, #88]	@ (800ebd4 <HAL_RTC_SetTime+0x130>)
 800eb7a:	400b      	ands	r3, r1
 800eb7c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	689a      	ldr	r2, [r3, #8]
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800eb8c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	6899      	ldr	r1, [r3, #8]
 800eb94:	68bb      	ldr	r3, [r7, #8]
 800eb96:	68da      	ldr	r2, [r3, #12]
 800eb98:	68bb      	ldr	r3, [r7, #8]
 800eb9a:	691b      	ldr	r3, [r3, #16]
 800eb9c:	431a      	orrs	r2, r3
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	430a      	orrs	r2, r1
 800eba4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800eba6:	68f8      	ldr	r0, [r7, #12]
 800eba8:	f000 fa23 	bl	800eff2 <RTC_ExitInitMode>
 800ebac:	4603      	mov	r3, r0
 800ebae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800ebb0:	7cfb      	ldrb	r3, [r7, #19]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d102      	bne.n	800ebbc <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	2201      	movs	r2, #1
 800ebba:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	22ff      	movs	r2, #255	@ 0xff
 800ebc2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	771a      	strb	r2, [r3, #28]

  return status;
 800ebca:	7cfb      	ldrb	r3, [r7, #19]
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	371c      	adds	r7, #28
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd90      	pop	{r4, r7, pc}
 800ebd4:	007f7f7f 	.word	0x007f7f7f

0800ebd8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ebd8:	b590      	push	{r4, r7, lr}
 800ebda:	b087      	sub	sp, #28
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	60f8      	str	r0, [r7, #12]
 800ebe0:	60b9      	str	r1, [r7, #8]
 800ebe2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	7f1b      	ldrb	r3, [r3, #28]
 800ebec:	2b01      	cmp	r3, #1
 800ebee:	d101      	bne.n	800ebf4 <HAL_RTC_SetDate+0x1c>
 800ebf0:	2302      	movs	r3, #2
 800ebf2:	e06f      	b.n	800ecd4 <HAL_RTC_SetDate+0xfc>
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	2201      	movs	r2, #1
 800ebf8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	2202      	movs	r2, #2
 800ebfe:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d10e      	bne.n	800ec24 <HAL_RTC_SetDate+0x4c>
 800ec06:	68bb      	ldr	r3, [r7, #8]
 800ec08:	785b      	ldrb	r3, [r3, #1]
 800ec0a:	f003 0310 	and.w	r3, r3, #16
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d008      	beq.n	800ec24 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ec12:	68bb      	ldr	r3, [r7, #8]
 800ec14:	785b      	ldrb	r3, [r3, #1]
 800ec16:	f023 0310 	bic.w	r3, r3, #16
 800ec1a:	b2db      	uxtb	r3, r3
 800ec1c:	330a      	adds	r3, #10
 800ec1e:	b2da      	uxtb	r2, r3
 800ec20:	68bb      	ldr	r3, [r7, #8]
 800ec22:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d11c      	bne.n	800ec64 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ec2a:	68bb      	ldr	r3, [r7, #8]
 800ec2c:	78db      	ldrb	r3, [r3, #3]
 800ec2e:	4618      	mov	r0, r3
 800ec30:	f000 fa04 	bl	800f03c <RTC_ByteToBcd2>
 800ec34:	4603      	mov	r3, r0
 800ec36:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	785b      	ldrb	r3, [r3, #1]
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	f000 f9fd 	bl	800f03c <RTC_ByteToBcd2>
 800ec42:	4603      	mov	r3, r0
 800ec44:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ec46:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800ec48:	68bb      	ldr	r3, [r7, #8]
 800ec4a:	789b      	ldrb	r3, [r3, #2]
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	f000 f9f5 	bl	800f03c <RTC_ByteToBcd2>
 800ec52:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800ec54:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800ec58:	68bb      	ldr	r3, [r7, #8]
 800ec5a:	781b      	ldrb	r3, [r3, #0]
 800ec5c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800ec5e:	4313      	orrs	r3, r2
 800ec60:	617b      	str	r3, [r7, #20]
 800ec62:	e00e      	b.n	800ec82 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ec64:	68bb      	ldr	r3, [r7, #8]
 800ec66:	78db      	ldrb	r3, [r3, #3]
 800ec68:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ec6a:	68bb      	ldr	r3, [r7, #8]
 800ec6c:	785b      	ldrb	r3, [r3, #1]
 800ec6e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ec70:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800ec72:	68ba      	ldr	r2, [r7, #8]
 800ec74:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800ec76:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800ec78:	68bb      	ldr	r3, [r7, #8]
 800ec7a:	781b      	ldrb	r3, [r3, #0]
 800ec7c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800ec7e:	4313      	orrs	r3, r2
 800ec80:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	22ca      	movs	r2, #202	@ 0xca
 800ec88:	625a      	str	r2, [r3, #36]	@ 0x24
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	2253      	movs	r2, #83	@ 0x53
 800ec90:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800ec92:	68f8      	ldr	r0, [r7, #12]
 800ec94:	f000 f976 	bl	800ef84 <RTC_EnterInitMode>
 800ec98:	4603      	mov	r3, r0
 800ec9a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800ec9c:	7cfb      	ldrb	r3, [r7, #19]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d10a      	bne.n	800ecb8 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	681a      	ldr	r2, [r3, #0]
 800eca6:	6979      	ldr	r1, [r7, #20]
 800eca8:	4b0c      	ldr	r3, [pc, #48]	@ (800ecdc <HAL_RTC_SetDate+0x104>)
 800ecaa:	400b      	ands	r3, r1
 800ecac:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800ecae:	68f8      	ldr	r0, [r7, #12]
 800ecb0:	f000 f99f 	bl	800eff2 <RTC_ExitInitMode>
 800ecb4:	4603      	mov	r3, r0
 800ecb6:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800ecb8:	7cfb      	ldrb	r3, [r7, #19]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d102      	bne.n	800ecc4 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	2201      	movs	r2, #1
 800ecc2:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	22ff      	movs	r2, #255	@ 0xff
 800ecca:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	2200      	movs	r2, #0
 800ecd0:	771a      	strb	r2, [r3, #28]

  return status;
 800ecd2:	7cfb      	ldrb	r3, [r7, #19]
}
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	371c      	adds	r7, #28
 800ecd8:	46bd      	mov	sp, r7
 800ecda:	bd90      	pop	{r4, r7, pc}
 800ecdc:	00ffff3f 	.word	0x00ffff3f

0800ece0 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800ece0:	b590      	push	{r4, r7, lr}
 800ece2:	b089      	sub	sp, #36	@ 0x24
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	60f8      	str	r0, [r7, #12]
 800ece8:	60b9      	str	r1, [r7, #8]
 800ecea:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800ecec:	2300      	movs	r3, #0
 800ecee:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	7f1b      	ldrb	r3, [r3, #28]
 800ecfc:	2b01      	cmp	r3, #1
 800ecfe:	d101      	bne.n	800ed04 <HAL_RTC_SetAlarm+0x24>
 800ed00:	2302      	movs	r3, #2
 800ed02:	e113      	b.n	800ef2c <HAL_RTC_SetAlarm+0x24c>
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	2201      	movs	r2, #1
 800ed08:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	2202      	movs	r2, #2
 800ed0e:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d137      	bne.n	800ed86 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	689b      	ldr	r3, [r3, #8]
 800ed1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d102      	bne.n	800ed2a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	2200      	movs	r2, #0
 800ed28:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800ed2a:	68bb      	ldr	r3, [r7, #8]
 800ed2c:	781b      	ldrb	r3, [r3, #0]
 800ed2e:	4618      	mov	r0, r3
 800ed30:	f000 f984 	bl	800f03c <RTC_ByteToBcd2>
 800ed34:	4603      	mov	r3, r0
 800ed36:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ed38:	68bb      	ldr	r3, [r7, #8]
 800ed3a:	785b      	ldrb	r3, [r3, #1]
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	f000 f97d 	bl	800f03c <RTC_ByteToBcd2>
 800ed42:	4603      	mov	r3, r0
 800ed44:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800ed46:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800ed48:	68bb      	ldr	r3, [r7, #8]
 800ed4a:	789b      	ldrb	r3, [r3, #2]
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	f000 f975 	bl	800f03c <RTC_ByteToBcd2>
 800ed52:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ed54:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800ed58:	68bb      	ldr	r3, [r7, #8]
 800ed5a:	78db      	ldrb	r3, [r3, #3]
 800ed5c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800ed5e:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800ed62:	68bb      	ldr	r3, [r7, #8]
 800ed64:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ed68:	4618      	mov	r0, r3
 800ed6a:	f000 f967 	bl	800f03c <RTC_ByteToBcd2>
 800ed6e:	4603      	mov	r3, r0
 800ed70:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800ed72:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800ed76:	68bb      	ldr	r3, [r7, #8]
 800ed78:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800ed7a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ed7c:	68bb      	ldr	r3, [r7, #8]
 800ed7e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800ed80:	4313      	orrs	r3, r2
 800ed82:	61fb      	str	r3, [r7, #28]
 800ed84:	e023      	b.n	800edce <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	689b      	ldr	r3, [r3, #8]
 800ed8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d102      	bne.n	800ed9a <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ed94:	68bb      	ldr	r3, [r7, #8]
 800ed96:	2200      	movs	r2, #0
 800ed98:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	781b      	ldrb	r3, [r3, #0]
 800ed9e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800eda0:	68bb      	ldr	r3, [r7, #8]
 800eda2:	785b      	ldrb	r3, [r3, #1]
 800eda4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800eda6:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800eda8:	68ba      	ldr	r2, [r7, #8]
 800edaa:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800edac:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800edae:	68bb      	ldr	r3, [r7, #8]
 800edb0:	78db      	ldrb	r3, [r3, #3]
 800edb2:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800edb4:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800edb6:	68bb      	ldr	r3, [r7, #8]
 800edb8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800edbc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800edbe:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800edc0:	68bb      	ldr	r3, [r7, #8]
 800edc2:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800edc4:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800edc6:	68bb      	ldr	r3, [r7, #8]
 800edc8:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800edca:	4313      	orrs	r3, r2
 800edcc:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800edce:	68bb      	ldr	r3, [r7, #8]
 800edd0:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800edd2:	68bb      	ldr	r3, [r7, #8]
 800edd4:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800edd6:	4313      	orrs	r3, r2
 800edd8:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	22ca      	movs	r2, #202	@ 0xca
 800ede0:	625a      	str	r2, [r3, #36]	@ 0x24
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	2253      	movs	r2, #83	@ 0x53
 800ede8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800edea:	68bb      	ldr	r3, [r7, #8]
 800edec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800edf2:	d148      	bne.n	800ee86 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	689a      	ldr	r2, [r3, #8]
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ee02:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	689a      	ldr	r2, [r3, #8]
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ee12:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	68db      	ldr	r3, [r3, #12]
 800ee1a:	b2da      	uxtb	r2, r3
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800ee24:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ee26:	f7f8 ff95 	bl	8007d54 <HAL_GetTick>
 800ee2a:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800ee2c:	e013      	b.n	800ee56 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ee2e:	f7f8 ff91 	bl	8007d54 <HAL_GetTick>
 800ee32:	4602      	mov	r2, r0
 800ee34:	69bb      	ldr	r3, [r7, #24]
 800ee36:	1ad3      	subs	r3, r2, r3
 800ee38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ee3c:	d90b      	bls.n	800ee56 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	22ff      	movs	r2, #255	@ 0xff
 800ee44:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	2203      	movs	r2, #3
 800ee4a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	2200      	movs	r2, #0
 800ee50:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800ee52:	2303      	movs	r3, #3
 800ee54:	e06a      	b.n	800ef2c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	68db      	ldr	r3, [r3, #12]
 800ee5c:	f003 0301 	and.w	r3, r3, #1
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d0e4      	beq.n	800ee2e <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	69fa      	ldr	r2, [r7, #28]
 800ee6a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	697a      	ldr	r2, [r7, #20]
 800ee72:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	689a      	ldr	r2, [r3, #8]
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ee82:	609a      	str	r2, [r3, #8]
 800ee84:	e047      	b.n	800ef16 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	689a      	ldr	r2, [r3, #8]
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800ee94:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	689a      	ldr	r2, [r3, #8]
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800eea4:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	68db      	ldr	r3, [r3, #12]
 800eeac:	b2da      	uxtb	r2, r3
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800eeb6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800eeb8:	f7f8 ff4c 	bl	8007d54 <HAL_GetTick>
 800eebc:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800eebe:	e013      	b.n	800eee8 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800eec0:	f7f8 ff48 	bl	8007d54 <HAL_GetTick>
 800eec4:	4602      	mov	r2, r0
 800eec6:	69bb      	ldr	r3, [r7, #24]
 800eec8:	1ad3      	subs	r3, r2, r3
 800eeca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800eece:	d90b      	bls.n	800eee8 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	22ff      	movs	r2, #255	@ 0xff
 800eed6:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	2203      	movs	r2, #3
 800eedc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800eede:	68fb      	ldr	r3, [r7, #12]
 800eee0:	2200      	movs	r2, #0
 800eee2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800eee4:	2303      	movs	r3, #3
 800eee6:	e021      	b.n	800ef2c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	68db      	ldr	r3, [r3, #12]
 800eeee:	f003 0302 	and.w	r3, r3, #2
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d0e4      	beq.n	800eec0 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	69fa      	ldr	r2, [r7, #28]
 800eefc:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	697a      	ldr	r2, [r7, #20]
 800ef04:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800ef06:	68fb      	ldr	r3, [r7, #12]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	689a      	ldr	r2, [r3, #8]
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ef14:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	22ff      	movs	r2, #255	@ 0xff
 800ef1c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	2201      	movs	r2, #1
 800ef22:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2200      	movs	r2, #0
 800ef28:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800ef2a:	2300      	movs	r3, #0
}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	3724      	adds	r7, #36	@ 0x24
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd90      	pop	{r4, r7, pc}

0800ef34 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800ef34:	b580      	push	{r7, lr}
 800ef36:	b084      	sub	sp, #16
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	68da      	ldr	r2, [r3, #12]
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800ef4e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ef50:	f7f8 ff00 	bl	8007d54 <HAL_GetTick>
 800ef54:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800ef56:	e009      	b.n	800ef6c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ef58:	f7f8 fefc 	bl	8007d54 <HAL_GetTick>
 800ef5c:	4602      	mov	r2, r0
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	1ad3      	subs	r3, r2, r3
 800ef62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ef66:	d901      	bls.n	800ef6c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800ef68:	2303      	movs	r3, #3
 800ef6a:	e007      	b.n	800ef7c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	68db      	ldr	r3, [r3, #12]
 800ef72:	f003 0320 	and.w	r3, r3, #32
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d0ee      	beq.n	800ef58 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800ef7a:	2300      	movs	r3, #0
}
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	3710      	adds	r7, #16
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}

0800ef84 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b084      	sub	sp, #16
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800ef90:	2300      	movs	r3, #0
 800ef92:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	68db      	ldr	r3, [r3, #12]
 800ef9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d122      	bne.n	800efe8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	68da      	ldr	r2, [r3, #12]
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800efb0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800efb2:	f7f8 fecf 	bl	8007d54 <HAL_GetTick>
 800efb6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800efb8:	e00c      	b.n	800efd4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800efba:	f7f8 fecb 	bl	8007d54 <HAL_GetTick>
 800efbe:	4602      	mov	r2, r0
 800efc0:	68bb      	ldr	r3, [r7, #8]
 800efc2:	1ad3      	subs	r3, r2, r3
 800efc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800efc8:	d904      	bls.n	800efd4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	2204      	movs	r2, #4
 800efce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800efd0:	2301      	movs	r3, #1
 800efd2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	68db      	ldr	r3, [r3, #12]
 800efda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d102      	bne.n	800efe8 <RTC_EnterInitMode+0x64>
 800efe2:	7bfb      	ldrb	r3, [r7, #15]
 800efe4:	2b01      	cmp	r3, #1
 800efe6:	d1e8      	bne.n	800efba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800efe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800efea:	4618      	mov	r0, r3
 800efec:	3710      	adds	r7, #16
 800efee:	46bd      	mov	sp, r7
 800eff0:	bd80      	pop	{r7, pc}

0800eff2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800eff2:	b580      	push	{r7, lr}
 800eff4:	b084      	sub	sp, #16
 800eff6:	af00      	add	r7, sp, #0
 800eff8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800effa:	2300      	movs	r3, #0
 800effc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	68da      	ldr	r2, [r3, #12]
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f00c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	689b      	ldr	r3, [r3, #8]
 800f014:	f003 0320 	and.w	r3, r3, #32
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d10a      	bne.n	800f032 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800f01c:	6878      	ldr	r0, [r7, #4]
 800f01e:	f7ff ff89 	bl	800ef34 <HAL_RTC_WaitForSynchro>
 800f022:	4603      	mov	r3, r0
 800f024:	2b00      	cmp	r3, #0
 800f026:	d004      	beq.n	800f032 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2204      	movs	r2, #4
 800f02c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800f02e:	2301      	movs	r3, #1
 800f030:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800f032:	7bfb      	ldrb	r3, [r7, #15]
}
 800f034:	4618      	mov	r0, r3
 800f036:	3710      	adds	r7, #16
 800f038:	46bd      	mov	sp, r7
 800f03a:	bd80      	pop	{r7, pc}

0800f03c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800f03c:	b480      	push	{r7}
 800f03e:	b085      	sub	sp, #20
 800f040:	af00      	add	r7, sp, #0
 800f042:	4603      	mov	r3, r0
 800f044:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800f046:	2300      	movs	r3, #0
 800f048:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800f04a:	e005      	b.n	800f058 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	3301      	adds	r3, #1
 800f050:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800f052:	79fb      	ldrb	r3, [r7, #7]
 800f054:	3b0a      	subs	r3, #10
 800f056:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800f058:	79fb      	ldrb	r3, [r7, #7]
 800f05a:	2b09      	cmp	r3, #9
 800f05c:	d8f6      	bhi.n	800f04c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	b2db      	uxtb	r3, r3
 800f062:	011b      	lsls	r3, r3, #4
 800f064:	b2da      	uxtb	r2, r3
 800f066:	79fb      	ldrb	r3, [r7, #7]
 800f068:	4313      	orrs	r3, r2
 800f06a:	b2db      	uxtb	r3, r3
}
 800f06c:	4618      	mov	r0, r3
 800f06e:	3714      	adds	r7, #20
 800f070:	46bd      	mov	sp, r7
 800f072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f076:	4770      	bx	lr

0800f078 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800f078:	b480      	push	{r7}
 800f07a:	b087      	sub	sp, #28
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	60f8      	str	r0, [r7, #12]
 800f080:	60b9      	str	r1, [r7, #8]
 800f082:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800f084:	2300      	movs	r3, #0
 800f086:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	7f1b      	ldrb	r3, [r3, #28]
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	d101      	bne.n	800f094 <HAL_RTCEx_SetTimeStamp+0x1c>
 800f090:	2302      	movs	r3, #2
 800f092:	e050      	b.n	800f136 <HAL_RTCEx_SetTimeStamp+0xbe>
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	2201      	movs	r2, #1
 800f098:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	2202      	movs	r2, #2
 800f09e:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	f022 0206 	bic.w	r2, r2, #6
 800f0ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	687a      	ldr	r2, [r7, #4]
 800f0bc:	430a      	orrs	r2, r1
 800f0be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	681b      	ldr	r3, [r3, #0]
 800f0c4:	689a      	ldr	r2, [r3, #8]
 800f0c6:	4b1f      	ldr	r3, [pc, #124]	@ (800f144 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800f0c8:	4013      	ands	r3, r2
 800f0ca:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800f0cc:	697a      	ldr	r2, [r7, #20]
 800f0ce:	68bb      	ldr	r3, [r7, #8]
 800f0d0:	4313      	orrs	r3, r2
 800f0d2:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	22ca      	movs	r2, #202	@ 0xca
 800f0da:	625a      	str	r2, [r3, #36]	@ 0x24
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	2253      	movs	r2, #83	@ 0x53
 800f0e2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	697a      	ldr	r2, [r7, #20]
 800f0ea:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	68db      	ldr	r3, [r3, #12]
 800f0f2:	b2da      	uxtb	r2, r3
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800f0fc:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	68db      	ldr	r3, [r3, #12]
 800f104:	b2da      	uxtb	r2, r3
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800f10e:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	689a      	ldr	r2, [r3, #8]
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f11e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	22ff      	movs	r2, #255	@ 0xff
 800f126:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	2201      	movs	r2, #1
 800f12c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	2200      	movs	r2, #0
 800f132:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800f134:	2300      	movs	r3, #0
}
 800f136:	4618      	mov	r0, r3
 800f138:	371c      	adds	r7, #28
 800f13a:	46bd      	mov	sp, r7
 800f13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f140:	4770      	bx	lr
 800f142:	bf00      	nop
 800f144:	fffff7f7 	.word	0xfffff7f7

0800f148 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800f148:	b580      	push	{r7, lr}
 800f14a:	b088      	sub	sp, #32
 800f14c:	af00      	add	r7, sp, #0
 800f14e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800f150:	2300      	movs	r3, #0
 800f152:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800f154:	2300      	movs	r3, #0
 800f156:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800f158:	2300      	movs	r3, #0
 800f15a:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d101      	bne.n	800f166 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800f162:	2301      	movs	r3, #1
 800f164:	e156      	b.n	800f414 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f16c:	b2db      	uxtb	r3, r3
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d106      	bne.n	800f180 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	2200      	movs	r2, #0
 800f176:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800f17a:	6878      	ldr	r0, [r7, #4]
 800f17c:	f7f5 fbe4 	bl	8004948 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	2202      	movs	r2, #2
 800f184:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800f188:	6878      	ldr	r0, [r7, #4]
 800f18a:	f000 fad5 	bl	800f738 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	68db      	ldr	r3, [r3, #12]
 800f192:	2b02      	cmp	r3, #2
 800f194:	d00c      	beq.n	800f1b0 <HAL_SAI_Init+0x68>
 800f196:	2b02      	cmp	r3, #2
 800f198:	d80d      	bhi.n	800f1b6 <HAL_SAI_Init+0x6e>
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d002      	beq.n	800f1a4 <HAL_SAI_Init+0x5c>
 800f19e:	2b01      	cmp	r3, #1
 800f1a0:	d003      	beq.n	800f1aa <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800f1a2:	e008      	b.n	800f1b6 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	61fb      	str	r3, [r7, #28]
      break;
 800f1a8:	e006      	b.n	800f1b8 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800f1aa:	2310      	movs	r3, #16
 800f1ac:	61fb      	str	r3, [r7, #28]
      break;
 800f1ae:	e003      	b.n	800f1b8 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800f1b0:	2320      	movs	r3, #32
 800f1b2:	61fb      	str	r3, [r7, #28]
      break;
 800f1b4:	e000      	b.n	800f1b8 <HAL_SAI_Init+0x70>
      break;
 800f1b6:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	689b      	ldr	r3, [r3, #8]
 800f1bc:	2b03      	cmp	r3, #3
 800f1be:	d81e      	bhi.n	800f1fe <HAL_SAI_Init+0xb6>
 800f1c0:	a201      	add	r2, pc, #4	@ (adr r2, 800f1c8 <HAL_SAI_Init+0x80>)
 800f1c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1c6:	bf00      	nop
 800f1c8:	0800f1d9 	.word	0x0800f1d9
 800f1cc:	0800f1df 	.word	0x0800f1df
 800f1d0:	0800f1e7 	.word	0x0800f1e7
 800f1d4:	0800f1ef 	.word	0x0800f1ef
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800f1d8:	2300      	movs	r3, #0
 800f1da:	617b      	str	r3, [r7, #20]
    }
    break;
 800f1dc:	e010      	b.n	800f200 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800f1de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f1e2:	617b      	str	r3, [r7, #20]
    }
    break;
 800f1e4:	e00c      	b.n	800f200 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f1e6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f1ea:	617b      	str	r3, [r7, #20]
    }
    break;
 800f1ec:	e008      	b.n	800f200 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f1ee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f1f2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800f1f4:	69fb      	ldr	r3, [r7, #28]
 800f1f6:	f043 0301 	orr.w	r3, r3, #1
 800f1fa:	61fb      	str	r3, [r7, #28]
    }
    break;
 800f1fc:	e000      	b.n	800f200 <HAL_SAI_Init+0xb8>
    default:
      break;
 800f1fe:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	4a85      	ldr	r2, [pc, #532]	@ (800f41c <HAL_SAI_Init+0x2d4>)
 800f206:	4293      	cmp	r3, r2
 800f208:	d004      	beq.n	800f214 <HAL_SAI_Init+0xcc>
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	4a84      	ldr	r2, [pc, #528]	@ (800f420 <HAL_SAI_Init+0x2d8>)
 800f210:	4293      	cmp	r3, r2
 800f212:	d103      	bne.n	800f21c <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800f214:	4a83      	ldr	r2, [pc, #524]	@ (800f424 <HAL_SAI_Init+0x2dc>)
 800f216:	69fb      	ldr	r3, [r7, #28]
 800f218:	6013      	str	r3, [r2, #0]
 800f21a:	e002      	b.n	800f222 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800f21c:	4a82      	ldr	r2, [pc, #520]	@ (800f428 <HAL_SAI_Init+0x2e0>)
 800f21e:	69fb      	ldr	r3, [r7, #28]
 800f220:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	69db      	ldr	r3, [r3, #28]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d04c      	beq.n	800f2c4 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800f22a:	2300      	movs	r3, #0
 800f22c:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	4a7a      	ldr	r2, [pc, #488]	@ (800f41c <HAL_SAI_Init+0x2d4>)
 800f234:	4293      	cmp	r3, r2
 800f236:	d004      	beq.n	800f242 <HAL_SAI_Init+0xfa>
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	4a78      	ldr	r2, [pc, #480]	@ (800f420 <HAL_SAI_Init+0x2d8>)
 800f23e:	4293      	cmp	r3, r2
 800f240:	d104      	bne.n	800f24c <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800f242:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800f246:	f7ff fa69 	bl	800e71c <HAL_RCCEx_GetPeriphCLKFreq>
 800f24a:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	4a76      	ldr	r2, [pc, #472]	@ (800f42c <HAL_SAI_Init+0x2e4>)
 800f252:	4293      	cmp	r3, r2
 800f254:	d004      	beq.n	800f260 <HAL_SAI_Init+0x118>
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	4a75      	ldr	r2, [pc, #468]	@ (800f430 <HAL_SAI_Init+0x2e8>)
 800f25c:	4293      	cmp	r3, r2
 800f25e:	d104      	bne.n	800f26a <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800f260:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800f264:	f7ff fa5a 	bl	800e71c <HAL_RCCEx_GetPeriphCLKFreq>
 800f268:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800f26a:	693a      	ldr	r2, [r7, #16]
 800f26c:	4613      	mov	r3, r2
 800f26e:	009b      	lsls	r3, r3, #2
 800f270:	4413      	add	r3, r2
 800f272:	005b      	lsls	r3, r3, #1
 800f274:	461a      	mov	r2, r3
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	69db      	ldr	r3, [r3, #28]
 800f27a:	025b      	lsls	r3, r3, #9
 800f27c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f280:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	4a6b      	ldr	r2, [pc, #428]	@ (800f434 <HAL_SAI_Init+0x2ec>)
 800f286:	fba2 2303 	umull	r2, r3, r2, r3
 800f28a:	08da      	lsrs	r2, r3, #3
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800f290:	68f9      	ldr	r1, [r7, #12]
 800f292:	4b68      	ldr	r3, [pc, #416]	@ (800f434 <HAL_SAI_Init+0x2ec>)
 800f294:	fba3 2301 	umull	r2, r3, r3, r1
 800f298:	08da      	lsrs	r2, r3, #3
 800f29a:	4613      	mov	r3, r2
 800f29c:	009b      	lsls	r3, r3, #2
 800f29e:	4413      	add	r3, r2
 800f2a0:	005b      	lsls	r3, r3, #1
 800f2a2:	1aca      	subs	r2, r1, r3
 800f2a4:	2a08      	cmp	r2, #8
 800f2a6:	d904      	bls.n	800f2b2 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	6a1b      	ldr	r3, [r3, #32]
 800f2ac:	1c5a      	adds	r2, r3, #1
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f2b6:	2b04      	cmp	r3, #4
 800f2b8:	d104      	bne.n	800f2c4 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	6a1b      	ldr	r3, [r3, #32]
 800f2be:	085a      	lsrs	r2, r3, #1
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	685b      	ldr	r3, [r3, #4]
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d003      	beq.n	800f2d4 <HAL_SAI_Init+0x18c>
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	685b      	ldr	r3, [r3, #4]
 800f2d0:	2b02      	cmp	r3, #2
 800f2d2:	d109      	bne.n	800f2e8 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f2d8:	2b01      	cmp	r3, #1
 800f2da:	d101      	bne.n	800f2e0 <HAL_SAI_Init+0x198>
 800f2dc:	2300      	movs	r3, #0
 800f2de:	e001      	b.n	800f2e4 <HAL_SAI_Init+0x19c>
 800f2e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f2e4:	61bb      	str	r3, [r7, #24]
 800f2e6:	e008      	b.n	800f2fa <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f2ec:	2b01      	cmp	r3, #1
 800f2ee:	d102      	bne.n	800f2f6 <HAL_SAI_Init+0x1ae>
 800f2f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f2f4:	e000      	b.n	800f2f8 <HAL_SAI_Init+0x1b0>
 800f2f6:	2300      	movs	r3, #0
 800f2f8:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	6819      	ldr	r1, [r3, #0]
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	681a      	ldr	r2, [r3, #0]
 800f304:	4b4c      	ldr	r3, [pc, #304]	@ (800f438 <HAL_SAI_Init+0x2f0>)
 800f306:	400b      	ands	r3, r1
 800f308:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	6819      	ldr	r1, [r3, #0]
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	685a      	ldr	r2, [r3, #4]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f318:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f31e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f324:	431a      	orrs	r2, r3
 800f326:	69bb      	ldr	r3, [r7, #24]
 800f328:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800f32a:	697b      	ldr	r3, [r7, #20]
 800f32c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800f332:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	691b      	ldr	r3, [r3, #16]
 800f338:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f33e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	6a1b      	ldr	r3, [r3, #32]
 800f344:	051b      	lsls	r3, r3, #20
 800f346:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	430a      	orrs	r2, r1
 800f34e:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	6859      	ldr	r1, [r3, #4]
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	681a      	ldr	r2, [r3, #0]
 800f35a:	4b38      	ldr	r3, [pc, #224]	@ (800f43c <HAL_SAI_Init+0x2f4>)
 800f35c:	400b      	ands	r3, r1
 800f35e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	6859      	ldr	r1, [r3, #4]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	699a      	ldr	r2, [r3, #24]
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f36e:	431a      	orrs	r2, r3
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f374:	431a      	orrs	r2, r3
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	430a      	orrs	r2, r1
 800f37c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	6899      	ldr	r1, [r3, #8]
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	681a      	ldr	r2, [r3, #0]
 800f388:	4b2d      	ldr	r3, [pc, #180]	@ (800f440 <HAL_SAI_Init+0x2f8>)
 800f38a:	400b      	ands	r3, r1
 800f38c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	681b      	ldr	r3, [r3, #0]
 800f392:	6899      	ldr	r1, [r3, #8]
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f398:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800f39e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800f3a4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800f3aa:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3b0:	3b01      	subs	r3, #1
 800f3b2:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800f3b4:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	430a      	orrs	r2, r1
 800f3bc:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	68d9      	ldr	r1, [r3, #12]
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681a      	ldr	r2, [r3, #0]
 800f3c8:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800f3cc:	400b      	ands	r3, r1
 800f3ce:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	68d9      	ldr	r1, [r3, #12]
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3de:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f3e4:	041b      	lsls	r3, r3, #16
 800f3e6:	431a      	orrs	r2, r3
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f3ec:	3b01      	subs	r3, #1
 800f3ee:	021b      	lsls	r3, r3, #8
 800f3f0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	430a      	orrs	r2, r1
 800f3f8:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	2200      	movs	r2, #0
 800f3fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	2201      	movs	r2, #1
 800f406:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	2200      	movs	r2, #0
 800f40e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800f412:	2300      	movs	r3, #0
}
 800f414:	4618      	mov	r0, r3
 800f416:	3720      	adds	r7, #32
 800f418:	46bd      	mov	sp, r7
 800f41a:	bd80      	pop	{r7, pc}
 800f41c:	40015804 	.word	0x40015804
 800f420:	40015824 	.word	0x40015824
 800f424:	40015800 	.word	0x40015800
 800f428:	40015c00 	.word	0x40015c00
 800f42c:	40015c04 	.word	0x40015c04
 800f430:	40015c24 	.word	0x40015c24
 800f434:	cccccccd 	.word	0xcccccccd
 800f438:	ff05c010 	.word	0xff05c010
 800f43c:	ffff1ff0 	.word	0xffff1ff0
 800f440:	fff88000 	.word	0xfff88000

0800f444 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800f444:	b580      	push	{r7, lr}
 800f446:	b082      	sub	sp, #8
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d101      	bne.n	800f456 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800f452:	2301      	movs	r3, #1
 800f454:	e027      	b.n	800f4a6 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	2202      	movs	r2, #2
 800f45a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	2200      	movs	r2, #0
 800f464:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	f04f 32ff 	mov.w	r2, #4294967295
 800f46e:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800f470:	6878      	ldr	r0, [r7, #4]
 800f472:	f000 f961 	bl	800f738 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	681b      	ldr	r3, [r3, #0]
 800f47a:	685a      	ldr	r2, [r3, #4]
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	f042 0208 	orr.w	r2, r2, #8
 800f484:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800f486:	6878      	ldr	r0, [r7, #4]
 800f488:	f7f5 fb3c 	bl	8004b04 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2200      	movs	r2, #0
 800f490:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2200      	movs	r2, #0
 800f498:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	2200      	movs	r2, #0
 800f4a0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800f4a4:	2300      	movs	r3, #0
}
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	3708      	adds	r7, #8
 800f4aa:	46bd      	mov	sp, r7
 800f4ac:	bd80      	pop	{r7, pc}

0800f4ae <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 800f4ae:	b580      	push	{r7, lr}
 800f4b0:	b084      	sub	sp, #16
 800f4b2:	af00      	add	r7, sp, #0
 800f4b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f4b6:	2300      	movs	r3, #0
 800f4b8:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f4c0:	2b01      	cmp	r3, #1
 800f4c2:	d101      	bne.n	800f4c8 <HAL_SAI_DMAStop+0x1a>
 800f4c4:	2302      	movs	r3, #2
 800f4c6:	e061      	b.n	800f58c <HAL_SAI_DMAStop+0xde>
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	2201      	movs	r2, #1
 800f4cc:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	681a      	ldr	r2, [r3, #0]
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f4de:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->hdmatx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_TX))
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d01c      	beq.n	800f522 <HAL_SAI_DMAStop+0x74>
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f4ee:	b2db      	uxtb	r3, r3
 800f4f0:	2b12      	cmp	r3, #18
 800f4f2:	d116      	bne.n	800f522 <HAL_SAI_DMAStop+0x74>
  {
    if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	f7f9 faa1 	bl	8008a40 <HAL_DMA_Abort>
 800f4fe:	4603      	mov	r3, r0
 800f500:	2b00      	cmp	r3, #0
 800f502:	d00e      	beq.n	800f522 <HAL_SAI_DMAStop+0x74>
    {
      /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f50a:	2b80      	cmp	r3, #128	@ 0x80
 800f50c:	d009      	beq.n	800f522 <HAL_SAI_DMAStop+0x74>
      {
        status = HAL_ERROR;
 800f50e:	2301      	movs	r3, #1
 800f510:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f518:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->hdmarx != NULL) && (hsai->State == HAL_SAI_STATE_BUSY_RX))
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f526:	2b00      	cmp	r3, #0
 800f528:	d01c      	beq.n	800f564 <HAL_SAI_DMAStop+0xb6>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f530:	b2db      	uxtb	r3, r3
 800f532:	2b22      	cmp	r3, #34	@ 0x22
 800f534:	d116      	bne.n	800f564 <HAL_SAI_DMAStop+0xb6>
  {
    if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f53a:	4618      	mov	r0, r3
 800f53c:	f7f9 fa80 	bl	8008a40 <HAL_DMA_Abort>
 800f540:	4603      	mov	r3, r0
 800f542:	2b00      	cmp	r3, #0
 800f544:	d00e      	beq.n	800f564 <HAL_SAI_DMAStop+0xb6>
    {
      /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
      if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f54a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f54c:	2b80      	cmp	r3, #128	@ 0x80
 800f54e:	d009      	beq.n	800f564 <HAL_SAI_DMAStop+0xb6>
      {
        status = HAL_ERROR;
 800f550:	2301      	movs	r3, #1
 800f552:	73fb      	strb	r3, [r7, #15]
        hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f55a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      }
    }
  }

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 800f564:	6878      	ldr	r0, [r7, #4]
 800f566:	f000 f8e7 	bl	800f738 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	685a      	ldr	r2, [r3, #4]
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	f042 0208 	orr.w	r2, r2, #8
 800f578:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	2201      	movs	r2, #1
 800f57e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2200      	movs	r2, #0
 800f586:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 800f58a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f58c:	4618      	mov	r0, r3
 800f58e:	3710      	adds	r7, #16
 800f590:	46bd      	mov	sp, r7
 800f592:	bd80      	pop	{r7, pc}

0800f594 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f594:	b580      	push	{r7, lr}
 800f596:	b084      	sub	sp, #16
 800f598:	af00      	add	r7, sp, #0
 800f59a:	60f8      	str	r0, [r7, #12]
 800f59c:	60b9      	str	r1, [r7, #8]
 800f59e:	4613      	mov	r3, r2
 800f5a0:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d002      	beq.n	800f5ae <HAL_SAI_Receive_DMA+0x1a>
 800f5a8:	88fb      	ldrh	r3, [r7, #6]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d101      	bne.n	800f5b2 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800f5ae:	2301      	movs	r3, #1
 800f5b0:	e074      	b.n	800f69c <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f5b8:	b2db      	uxtb	r3, r3
 800f5ba:	2b01      	cmp	r3, #1
 800f5bc:	d16d      	bne.n	800f69a <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800f5c4:	2b01      	cmp	r3, #1
 800f5c6:	d101      	bne.n	800f5cc <HAL_SAI_Receive_DMA+0x38>
 800f5c8:	2302      	movs	r3, #2
 800f5ca:	e067      	b.n	800f69c <HAL_SAI_Receive_DMA+0x108>
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	2201      	movs	r2, #1
 800f5d0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	68ba      	ldr	r2, [r7, #8]
 800f5d8:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	88fa      	ldrh	r2, [r7, #6]
 800f5de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	88fa      	ldrh	r2, [r7, #6]
 800f5e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	2200      	movs	r2, #0
 800f5ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	2222      	movs	r2, #34	@ 0x22
 800f5f6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f5fe:	4a29      	ldr	r2, [pc, #164]	@ (800f6a4 <HAL_SAI_Receive_DMA+0x110>)
 800f600:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f606:	4a28      	ldr	r2, [pc, #160]	@ (800f6a8 <HAL_SAI_Receive_DMA+0x114>)
 800f608:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f60e:	4a27      	ldr	r2, [pc, #156]	@ (800f6ac <HAL_SAI_Receive_DMA+0x118>)
 800f610:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f616:	2200      	movs	r2, #0
 800f618:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	331c      	adds	r3, #28
 800f624:	4619      	mov	r1, r3
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f62a:	461a      	mov	r2, r3
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800f632:	f7f9 f9a5 	bl	8008980 <HAL_DMA_Start_IT>
 800f636:	4603      	mov	r3, r0
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d005      	beq.n	800f648 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	2200      	movs	r2, #0
 800f640:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800f644:	2301      	movs	r3, #1
 800f646:	e029      	b.n	800f69c <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f648:	2100      	movs	r1, #0
 800f64a:	68f8      	ldr	r0, [r7, #12]
 800f64c:	f000 f83e 	bl	800f6cc <SAI_InterruptFlag>
 800f650:	4601      	mov	r1, r0
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	691a      	ldr	r2, [r3, #16]
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	430a      	orrs	r2, r1
 800f65e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	681a      	ldr	r2, [r3, #0]
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f66e:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d107      	bne.n	800f68e <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	681a      	ldr	r2, [r3, #0]
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f68c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	2200      	movs	r2, #0
 800f692:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800f696:	2300      	movs	r3, #0
 800f698:	e000      	b.n	800f69c <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800f69a:	2302      	movs	r3, #2
  }
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3710      	adds	r7, #16
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}
 800f6a4:	0800f809 	.word	0x0800f809
 800f6a8:	0800f7a9 	.word	0x0800f7a9
 800f6ac:	0800f825 	.word	0x0800f825

0800f6b0 <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800f6b0:	b480      	push	{r7}
 800f6b2:	b083      	sub	sp, #12
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800f6be:	b2db      	uxtb	r3, r3
}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	370c      	adds	r7, #12
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ca:	4770      	bx	lr

0800f6cc <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800f6cc:	b480      	push	{r7}
 800f6ce:	b085      	sub	sp, #20
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	6078      	str	r0, [r7, #4]
 800f6d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800f6d6:	2301      	movs	r3, #1
 800f6d8:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800f6da:	683b      	ldr	r3, [r7, #0]
 800f6dc:	2b01      	cmp	r3, #1
 800f6de:	d103      	bne.n	800f6e8 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800f6e0:	68fb      	ldr	r3, [r7, #12]
 800f6e2:	f043 0308 	orr.w	r3, r3, #8
 800f6e6:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6ec:	2b08      	cmp	r3, #8
 800f6ee:	d10b      	bne.n	800f708 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800f6f4:	2b03      	cmp	r3, #3
 800f6f6:	d003      	beq.n	800f700 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	685b      	ldr	r3, [r3, #4]
 800f6fc:	2b01      	cmp	r3, #1
 800f6fe:	d103      	bne.n	800f708 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	f043 0310 	orr.w	r3, r3, #16
 800f706:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	685b      	ldr	r3, [r3, #4]
 800f70c:	2b03      	cmp	r3, #3
 800f70e:	d003      	beq.n	800f718 <SAI_InterruptFlag+0x4c>
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	685b      	ldr	r3, [r3, #4]
 800f714:	2b02      	cmp	r3, #2
 800f716:	d104      	bne.n	800f722 <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800f71e:	60fb      	str	r3, [r7, #12]
 800f720:	e003      	b.n	800f72a <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	f043 0304 	orr.w	r3, r3, #4
 800f728:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800f72a:	68fb      	ldr	r3, [r7, #12]
}
 800f72c:	4618      	mov	r0, r3
 800f72e:	3714      	adds	r7, #20
 800f730:	46bd      	mov	sp, r7
 800f732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f736:	4770      	bx	lr

0800f738 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800f738:	b480      	push	{r7}
 800f73a:	b085      	sub	sp, #20
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800f740:	4b17      	ldr	r3, [pc, #92]	@ (800f7a0 <SAI_Disable+0x68>)
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	4a17      	ldr	r2, [pc, #92]	@ (800f7a4 <SAI_Disable+0x6c>)
 800f746:	fba2 2303 	umull	r2, r3, r2, r3
 800f74a:	0b1b      	lsrs	r3, r3, #12
 800f74c:	009b      	lsls	r3, r3, #2
 800f74e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800f750:	2300      	movs	r3, #0
 800f752:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	681a      	ldr	r2, [r3, #0]
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800f762:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	1e5a      	subs	r2, r3, #1
 800f768:	60fa      	str	r2, [r7, #12]
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d10a      	bne.n	800f784 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f774:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800f77e:	2303      	movs	r3, #3
 800f780:	72fb      	strb	r3, [r7, #11]
      break;
 800f782:	e006      	b.n	800f792 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d1e8      	bne.n	800f764 <SAI_Disable+0x2c>

  return status;
 800f792:	7afb      	ldrb	r3, [r7, #11]
}
 800f794:	4618      	mov	r0, r3
 800f796:	3714      	adds	r7, #20
 800f798:	46bd      	mov	sp, r7
 800f79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f79e:	4770      	bx	lr
 800f7a0:	20000008 	.word	0x20000008
 800f7a4:	95cbec1b 	.word	0x95cbec1b

0800f7a8 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b084      	sub	sp, #16
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7b4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	69db      	ldr	r3, [r3, #28]
 800f7ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f7be:	d01c      	beq.n	800f7fa <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	681b      	ldr	r3, [r3, #0]
 800f7c4:	681a      	ldr	r2, [r3, #0]
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f7ce:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	2200      	movs	r2, #0
 800f7d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f7d8:	2100      	movs	r1, #0
 800f7da:	68f8      	ldr	r0, [r7, #12]
 800f7dc:	f7ff ff76 	bl	800f6cc <SAI_InterruptFlag>
 800f7e0:	4603      	mov	r3, r0
 800f7e2:	43d9      	mvns	r1, r3
 800f7e4:	68fb      	ldr	r3, [r7, #12]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	691a      	ldr	r2, [r3, #16]
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	400a      	ands	r2, r1
 800f7f0:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800f7f2:	68fb      	ldr	r3, [r7, #12]
 800f7f4:	2201      	movs	r2, #1
 800f7f6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800f7fa:	68f8      	ldr	r0, [r7, #12]
 800f7fc:	f7f7 fa3a 	bl	8006c74 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800f800:	bf00      	nop
 800f802:	3710      	adds	r7, #16
 800f804:	46bd      	mov	sp, r7
 800f806:	bd80      	pop	{r7, pc}

0800f808 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b084      	sub	sp, #16
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f814:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800f816:	68f8      	ldr	r0, [r7, #12]
 800f818:	f7f7 fa36 	bl	8006c88 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800f81c:	bf00      	nop
 800f81e:	3710      	adds	r7, #16
 800f820:	46bd      	mov	sp, r7
 800f822:	bd80      	pop	{r7, pc}

0800f824 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800f824:	b580      	push	{r7, lr}
 800f826:	b084      	sub	sp, #16
 800f828:	af00      	add	r7, sp, #0
 800f82a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f830:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f838:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800f842:	68fb      	ldr	r3, [r7, #12]
 800f844:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f846:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f848:	2b01      	cmp	r3, #1
 800f84a:	d004      	beq.n	800f856 <SAI_DMAError+0x32>
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f852:	2b01      	cmp	r3, #1
 800f854:	d112      	bne.n	800f87c <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f856:	68fb      	ldr	r3, [r7, #12]
 800f858:	681b      	ldr	r3, [r3, #0]
 800f85a:	681a      	ldr	r2, [r3, #0]
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f864:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800f866:	68f8      	ldr	r0, [r7, #12]
 800f868:	f7ff ff66 	bl	800f738 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	2201      	movs	r2, #1
 800f870:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	2200      	movs	r2, #0
 800f878:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800f87c:	68f8      	ldr	r0, [r7, #12]
 800f87e:	f7f6 fff9 	bl	8006874 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800f882:	bf00      	nop
 800f884:	3710      	adds	r7, #16
 800f886:	46bd      	mov	sp, r7
 800f888:	bd80      	pop	{r7, pc}

0800f88a <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800f88a:	b580      	push	{r7, lr}
 800f88c:	b082      	sub	sp, #8
 800f88e:	af00      	add	r7, sp, #0
 800f890:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d101      	bne.n	800f89c <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800f898:	2301      	movs	r3, #1
 800f89a:	e022      	b.n	800f8e2 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800f8a2:	b2db      	uxtb	r3, r3
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d105      	bne.n	800f8b4 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800f8ae:	6878      	ldr	r0, [r7, #4]
 800f8b0:	f7f4 fc3e 	bl	8004130 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	2203      	movs	r2, #3
 800f8b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800f8bc:	6878      	ldr	r0, [r7, #4]
 800f8be:	f000 f815 	bl	800f8ec <HAL_SD_InitCard>
 800f8c2:	4603      	mov	r3, r0
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d001      	beq.n	800f8cc <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	e00a      	b.n	800f8e2 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	2201      	movs	r2, #1
 800f8dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800f8e0:	2300      	movs	r3, #0
}
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	3708      	adds	r7, #8
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	bd80      	pop	{r7, pc}
	...

0800f8ec <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800f8ec:	b5b0      	push	{r4, r5, r7, lr}
 800f8ee:	b08e      	sub	sp, #56	@ 0x38
 800f8f0:	af04      	add	r7, sp, #16
 800f8f2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800f900:	2300      	movs	r3, #0
 800f902:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800f904:	2300      	movs	r3, #0
 800f906:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800f908:	2376      	movs	r3, #118	@ 0x76
 800f90a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	681d      	ldr	r5, [r3, #0]
 800f910:	466c      	mov	r4, sp
 800f912:	f107 0314 	add.w	r3, r7, #20
 800f916:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f91a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f91e:	f107 0308 	add.w	r3, r7, #8
 800f922:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f924:	4628      	mov	r0, r5
 800f926:	f003 fa2b 	bl	8012d80 <SDMMC_Init>
 800f92a:	4603      	mov	r3, r0
 800f92c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 800f930:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f934:	2b00      	cmp	r3, #0
 800f936:	d001      	beq.n	800f93c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800f938:	2301      	movs	r3, #1
 800f93a:	e059      	b.n	800f9f0 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	685a      	ldr	r2, [r3, #4]
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800f94a:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	4618      	mov	r0, r3
 800f952:	f003 fa5f 	bl	8012e14 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	685a      	ldr	r2, [r3, #4]
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f964:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800f966:	2002      	movs	r0, #2
 800f968:	f7f8 fa00 	bl	8007d6c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800f96c:	6878      	ldr	r0, [r7, #4]
 800f96e:	f000 fff3 	bl	8010958 <SD_PowerON>
 800f972:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f974:	6a3b      	ldr	r3, [r7, #32]
 800f976:	2b00      	cmp	r3, #0
 800f978:	d00b      	beq.n	800f992 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	2201      	movs	r2, #1
 800f97e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f986:	6a3b      	ldr	r3, [r7, #32]
 800f988:	431a      	orrs	r2, r3
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800f98e:	2301      	movs	r3, #1
 800f990:	e02e      	b.n	800f9f0 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800f992:	6878      	ldr	r0, [r7, #4]
 800f994:	f000 ff12 	bl	80107bc <SD_InitCard>
 800f998:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f99a:	6a3b      	ldr	r3, [r7, #32]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d00b      	beq.n	800f9b8 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	2201      	movs	r2, #1
 800f9a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f9ac:	6a3b      	ldr	r3, [r7, #32]
 800f9ae:	431a      	orrs	r2, r3
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800f9b4:	2301      	movs	r3, #1
 800f9b6:	e01b      	b.n	800f9f0 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	f003 fab9 	bl	8012f38 <SDMMC_CmdBlockLength>
 800f9c6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800f9c8:	6a3b      	ldr	r3, [r7, #32]
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d00f      	beq.n	800f9ee <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	4a09      	ldr	r2, [pc, #36]	@ (800f9f8 <HAL_SD_InitCard+0x10c>)
 800f9d4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f9da:	6a3b      	ldr	r3, [r7, #32]
 800f9dc:	431a      	orrs	r2, r3
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	2201      	movs	r2, #1
 800f9e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800f9ea:	2301      	movs	r3, #1
 800f9ec:	e000      	b.n	800f9f0 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800f9ee:	2300      	movs	r3, #0
}
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	3728      	adds	r7, #40	@ 0x28
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bdb0      	pop	{r4, r5, r7, pc}
 800f9f8:	004005ff 	.word	0x004005ff

0800f9fc <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	b08c      	sub	sp, #48	@ 0x30
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	60f8      	str	r0, [r7, #12]
 800fa04:	60b9      	str	r1, [r7, #8]
 800fa06:	607a      	str	r2, [r7, #4]
 800fa08:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800fa0e:	68bb      	ldr	r3, [r7, #8]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d107      	bne.n	800fa24 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa18:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800fa20:	2301      	movs	r3, #1
 800fa22:	e0c3      	b.n	800fbac <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800fa2a:	b2db      	uxtb	r3, r3
 800fa2c:	2b01      	cmp	r3, #1
 800fa2e:	f040 80bc 	bne.w	800fbaa <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	2200      	movs	r2, #0
 800fa36:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800fa38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa3a:	683b      	ldr	r3, [r7, #0]
 800fa3c:	441a      	add	r2, r3
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fa42:	429a      	cmp	r2, r3
 800fa44:	d907      	bls.n	800fa56 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa4a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800fa52:	2301      	movs	r3, #1
 800fa54:	e0aa      	b.n	800fbac <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	2203      	movs	r2, #3
 800fa5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	2200      	movs	r2, #0
 800fa64:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800fa74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa7a:	4a4e      	ldr	r2, [pc, #312]	@ (800fbb4 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800fa7c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa82:	4a4d      	ldr	r2, [pc, #308]	@ (800fbb8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800fa84:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa92:	2200      	movs	r2, #0
 800fa94:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800faa6:	689a      	ldr	r2, [r3, #8]
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	430a      	orrs	r2, r1
 800fab0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	3380      	adds	r3, #128	@ 0x80
 800fabc:	4619      	mov	r1, r3
 800fabe:	68ba      	ldr	r2, [r7, #8]
 800fac0:	683b      	ldr	r3, [r7, #0]
 800fac2:	025b      	lsls	r3, r3, #9
 800fac4:	089b      	lsrs	r3, r3, #2
 800fac6:	f7f8 ff5b 	bl	8008980 <HAL_DMA_Start_IT>
 800faca:	4603      	mov	r3, r0
 800facc:	2b00      	cmp	r3, #0
 800face:	d017      	beq.n	800fb00 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	681b      	ldr	r3, [r3, #0]
 800fad4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800fade:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	4a35      	ldr	r2, [pc, #212]	@ (800fbbc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800fae6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800faec:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	2201      	movs	r2, #1
 800faf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800fafc:	2301      	movs	r3, #1
 800fafe:	e055      	b.n	800fbac <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	f042 0208 	orr.w	r2, r2, #8
 800fb0e:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fb14:	2b01      	cmp	r3, #1
 800fb16:	d002      	beq.n	800fb1e <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800fb18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb1a:	025b      	lsls	r3, r3, #9
 800fb1c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800fb1e:	f04f 33ff 	mov.w	r3, #4294967295
 800fb22:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800fb24:	683b      	ldr	r3, [r7, #0]
 800fb26:	025b      	lsls	r3, r3, #9
 800fb28:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800fb2a:	2390      	movs	r3, #144	@ 0x90
 800fb2c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800fb2e:	2302      	movs	r3, #2
 800fb30:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800fb32:	2300      	movs	r3, #0
 800fb34:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800fb36:	2301      	movs	r3, #1
 800fb38:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	f107 0210 	add.w	r2, r7, #16
 800fb42:	4611      	mov	r1, r2
 800fb44:	4618      	mov	r0, r3
 800fb46:	f003 f9cb 	bl	8012ee0 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800fb4a:	683b      	ldr	r3, [r7, #0]
 800fb4c:	2b01      	cmp	r3, #1
 800fb4e:	d90a      	bls.n	800fb66 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	2282      	movs	r2, #130	@ 0x82
 800fb54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f003 fa2f 	bl	8012fc0 <SDMMC_CmdReadMultiBlock>
 800fb62:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800fb64:	e009      	b.n	800fb7a <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	2281      	movs	r2, #129	@ 0x81
 800fb6a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fb72:	4618      	mov	r0, r3
 800fb74:	f003 fa02 	bl	8012f7c <SDMMC_CmdReadSingleBlock>
 800fb78:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800fb7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d012      	beq.n	800fba6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	4a0d      	ldr	r2, [pc, #52]	@ (800fbbc <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800fb86:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fb8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb8e:	431a      	orrs	r2, r3
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	2201      	movs	r2, #1
 800fb98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	2200      	movs	r2, #0
 800fba0:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800fba2:	2301      	movs	r3, #1
 800fba4:	e002      	b.n	800fbac <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800fba6:	2300      	movs	r3, #0
 800fba8:	e000      	b.n	800fbac <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800fbaa:	2302      	movs	r3, #2
  }
}
 800fbac:	4618      	mov	r0, r3
 800fbae:	3730      	adds	r7, #48	@ 0x30
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	bd80      	pop	{r7, pc}
 800fbb4:	080105cb 	.word	0x080105cb
 800fbb8:	0801063d 	.word	0x0801063d
 800fbbc:	004005ff 	.word	0x004005ff

0800fbc0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b08c      	sub	sp, #48	@ 0x30
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	60f8      	str	r0, [r7, #12]
 800fbc8:	60b9      	str	r1, [r7, #8]
 800fbca:	607a      	str	r2, [r7, #4]
 800fbcc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800fbd2:	68bb      	ldr	r3, [r7, #8]
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d107      	bne.n	800fbe8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbdc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800fbe4:	2301      	movs	r3, #1
 800fbe6:	e0c6      	b.n	800fd76 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800fbee:	b2db      	uxtb	r3, r3
 800fbf0:	2b01      	cmp	r3, #1
 800fbf2:	f040 80bf 	bne.w	800fd74 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	2200      	movs	r2, #0
 800fbfa:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800fbfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	441a      	add	r2, r3
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc06:	429a      	cmp	r2, r3
 800fc08:	d907      	bls.n	800fc1a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800fc0a:	68fb      	ldr	r3, [r7, #12]
 800fc0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc0e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800fc16:	2301      	movs	r3, #1
 800fc18:	e0ad      	b.n	800fd76 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	2203      	movs	r2, #3
 800fc1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800fc22:	68fb      	ldr	r3, [r7, #12]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	2200      	movs	r2, #0
 800fc28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	f042 021a 	orr.w	r2, r2, #26
 800fc38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800fc3a:	68fb      	ldr	r3, [r7, #12]
 800fc3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc3e:	4a50      	ldr	r2, [pc, #320]	@ (800fd80 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800fc40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc46:	4a4f      	ldr	r2, [pc, #316]	@ (800fd84 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800fc48:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fc4e:	2200      	movs	r2, #0
 800fc50:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc56:	2b01      	cmp	r3, #1
 800fc58:	d002      	beq.n	800fc60 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800fc5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc5c:	025b      	lsls	r3, r3, #9
 800fc5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	2b01      	cmp	r3, #1
 800fc64:	d90a      	bls.n	800fc7c <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	22a0      	movs	r2, #160	@ 0xa0
 800fc6a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc72:	4618      	mov	r0, r3
 800fc74:	f003 f9e8 	bl	8013048 <SDMMC_CmdWriteMultiBlock>
 800fc78:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800fc7a:	e009      	b.n	800fc90 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	2290      	movs	r2, #144	@ 0x90
 800fc80:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc88:	4618      	mov	r0, r3
 800fc8a:	f003 f9bb 	bl	8013004 <SDMMC_CmdWriteSingleBlock>
 800fc8e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800fc90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d012      	beq.n	800fcbc <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	4a3b      	ldr	r2, [pc, #236]	@ (800fd88 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800fc9c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800fc9e:	68fb      	ldr	r3, [r7, #12]
 800fca0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fca4:	431a      	orrs	r2, r3
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	2201      	movs	r2, #1
 800fcae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800fcb8:	2301      	movs	r3, #1
 800fcba:	e05c      	b.n	800fd76 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800fcbc:	68fb      	ldr	r3, [r7, #12]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fcc2:	68fb      	ldr	r3, [r7, #12]
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	f042 0208 	orr.w	r2, r2, #8
 800fcca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcd0:	2240      	movs	r2, #64	@ 0x40
 800fcd2:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fce4:	689a      	ldr	r2, [r3, #8]
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	430a      	orrs	r2, r1
 800fcee:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800fcf4:	68b9      	ldr	r1, [r7, #8]
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	3380      	adds	r3, #128	@ 0x80
 800fcfc:	461a      	mov	r2, r3
 800fcfe:	683b      	ldr	r3, [r7, #0]
 800fd00:	025b      	lsls	r3, r3, #9
 800fd02:	089b      	lsrs	r3, r3, #2
 800fd04:	f7f8 fe3c 	bl	8008980 <HAL_DMA_Start_IT>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d01a      	beq.n	800fd44 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	f022 021a 	bic.w	r2, r2, #26
 800fd1c:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	4a19      	ldr	r2, [pc, #100]	@ (800fd88 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800fd24:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd2a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	2201      	movs	r2, #1
 800fd36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	2200      	movs	r2, #0
 800fd3e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800fd40:	2301      	movs	r3, #1
 800fd42:	e018      	b.n	800fd76 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800fd44:	f04f 33ff 	mov.w	r3, #4294967295
 800fd48:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800fd4a:	683b      	ldr	r3, [r7, #0]
 800fd4c:	025b      	lsls	r3, r3, #9
 800fd4e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800fd50:	2390      	movs	r3, #144	@ 0x90
 800fd52:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800fd54:	2300      	movs	r3, #0
 800fd56:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800fd58:	2300      	movs	r3, #0
 800fd5a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800fd60:	68fb      	ldr	r3, [r7, #12]
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	f107 0210 	add.w	r2, r7, #16
 800fd68:	4611      	mov	r1, r2
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	f003 f8b8 	bl	8012ee0 <SDMMC_ConfigData>

      return HAL_OK;
 800fd70:	2300      	movs	r3, #0
 800fd72:	e000      	b.n	800fd76 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800fd74:	2302      	movs	r3, #2
  }
}
 800fd76:	4618      	mov	r0, r3
 800fd78:	3730      	adds	r7, #48	@ 0x30
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	bd80      	pop	{r7, pc}
 800fd7e:	bf00      	nop
 800fd80:	080105a1 	.word	0x080105a1
 800fd84:	0801063d 	.word	0x0801063d
 800fd88:	004005ff 	.word	0x004005ff

0800fd8c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b084      	sub	sp, #16
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd98:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fda0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d008      	beq.n	800fdba <HAL_SD_IRQHandler+0x2e>
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	f003 0308 	and.w	r3, r3, #8
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d003      	beq.n	800fdba <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800fdb2:	6878      	ldr	r0, [r7, #4]
 800fdb4:	f000 ffef 	bl	8010d96 <SD_Read_IT>
 800fdb8:	e15a      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fdc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	f000 808d 	beq.w	800fee4 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800fdd2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	681a      	ldr	r2, [r3, #0]
 800fdde:	4b9a      	ldr	r3, [pc, #616]	@ (8010048 <HAL_SD_IRQHandler+0x2bc>)
 800fde0:	400b      	ands	r3, r1
 800fde2:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	f022 0201 	bic.w	r2, r2, #1
 800fdf2:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800fdf4:	68fb      	ldr	r3, [r7, #12]
 800fdf6:	f003 0308 	and.w	r3, r3, #8
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d039      	beq.n	800fe72 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	f003 0302 	and.w	r3, r3, #2
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d104      	bne.n	800fe12 <HAL_SD_IRQHandler+0x86>
 800fe08:	68fb      	ldr	r3, [r7, #12]
 800fe0a:	f003 0320 	and.w	r3, r3, #32
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d011      	beq.n	800fe36 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	4618      	mov	r0, r3
 800fe18:	f003 f938 	bl	801308c <SDMMC_CmdStopTransfer>
 800fe1c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800fe1e:	68bb      	ldr	r3, [r7, #8]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d008      	beq.n	800fe36 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	431a      	orrs	r2, r3
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800fe30:	6878      	ldr	r0, [r7, #4]
 800fe32:	f000 f921 	bl	8010078 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	681b      	ldr	r3, [r3, #0]
 800fe3a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800fe3e:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	2201      	movs	r2, #1
 800fe44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	2200      	movs	r2, #0
 800fe4c:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	f003 0301 	and.w	r3, r3, #1
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d104      	bne.n	800fe62 <HAL_SD_IRQHandler+0xd6>
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	f003 0302 	and.w	r3, r3, #2
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d003      	beq.n	800fe6a <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800fe62:	6878      	ldr	r0, [r7, #4]
 800fe64:	f004 fd98 	bl	8014998 <HAL_SD_RxCpltCallback>
 800fe68:	e102      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800fe6a:	6878      	ldr	r0, [r7, #4]
 800fe6c:	f004 fd8a 	bl	8014984 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800fe70:	e0fe      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	f000 80f9 	beq.w	8010070 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	f003 0320 	and.w	r3, r3, #32
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d011      	beq.n	800feac <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	f003 f8fd 	bl	801308c <SDMMC_CmdStopTransfer>
 800fe92:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800fe94:	68bb      	ldr	r3, [r7, #8]
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d008      	beq.n	800feac <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe9e:	68bb      	ldr	r3, [r7, #8]
 800fea0:	431a      	orrs	r2, r3
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800fea6:	6878      	ldr	r0, [r7, #4]
 800fea8:	f000 f8e6 	bl	8010078 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	f003 0301 	and.w	r3, r3, #1
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	f040 80dc 	bne.w	8010070 <HAL_SD_IRQHandler+0x2e4>
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	f003 0302 	and.w	r3, r3, #2
 800febe:	2b00      	cmp	r3, #0
 800fec0:	f040 80d6 	bne.w	8010070 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	f022 0208 	bic.w	r2, r2, #8
 800fed2:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2201      	movs	r2, #1
 800fed8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 800fedc:	6878      	ldr	r0, [r7, #4]
 800fede:	f004 fd51 	bl	8014984 <HAL_SD_TxCpltCallback>
}
 800fee2:	e0c5      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800feea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d008      	beq.n	800ff04 <HAL_SD_IRQHandler+0x178>
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	f003 0308 	and.w	r3, r3, #8
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d003      	beq.n	800ff04 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	f000 ff9b 	bl	8010e38 <SD_Write_IT>
 800ff02:	e0b5      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff0a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	f000 80ae 	beq.w	8010070 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff1a:	f003 0302 	and.w	r3, r3, #2
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d005      	beq.n	800ff2e <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff26:	f043 0202 	orr.w	r2, r3, #2
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff34:	f003 0308 	and.w	r3, r3, #8
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d005      	beq.n	800ff48 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff40:	f043 0208 	orr.w	r2, r3, #8
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff4e:	f003 0320 	and.w	r3, r3, #32
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d005      	beq.n	800ff62 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff5a:	f043 0220 	orr.w	r2, r3, #32
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff68:	f003 0310 	and.w	r3, r3, #16
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d005      	beq.n	800ff7c <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff74:	f043 0210 	orr.w	r2, r3, #16
 800ff78:	687b      	ldr	r3, [r7, #4]
 800ff7a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ff7c:	687b      	ldr	r3, [r7, #4]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	f240 523a 	movw	r2, #1338	@ 0x53a
 800ff84:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	681b      	ldr	r3, [r3, #0]
 800ff8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800ff94:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	f003 f876 	bl	801308c <SDMMC_CmdStopTransfer>
 800ffa0:	4602      	mov	r2, r0
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffa6:	431a      	orrs	r2, r3
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	f003 0308 	and.w	r3, r3, #8
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d00a      	beq.n	800ffcc <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	2201      	movs	r2, #1
 800ffba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	2200      	movs	r2, #0
 800ffc2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 800ffc4:	6878      	ldr	r0, [r7, #4]
 800ffc6:	f000 f857 	bl	8010078 <HAL_SD_ErrorCallback>
}
 800ffca:	e051      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d04c      	beq.n	8010070 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	f003 0310 	and.w	r3, r3, #16
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d104      	bne.n	800ffea <HAL_SD_IRQHandler+0x25e>
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	f003 0320 	and.w	r3, r3, #32
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d011      	beq.n	801000e <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ffee:	4a17      	ldr	r2, [pc, #92]	@ (801004c <HAL_SD_IRQHandler+0x2c0>)
 800fff0:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fff6:	4618      	mov	r0, r3
 800fff8:	f7f8 fd92 	bl	8008b20 <HAL_DMA_Abort_IT>
 800fffc:	4603      	mov	r3, r0
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d036      	beq.n	8010070 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010006:	4618      	mov	r0, r3
 8010008:	f000 fb6a 	bl	80106e0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 801000c:	e030      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 801000e:	68fb      	ldr	r3, [r7, #12]
 8010010:	f003 0301 	and.w	r3, r3, #1
 8010014:	2b00      	cmp	r3, #0
 8010016:	d104      	bne.n	8010022 <HAL_SD_IRQHandler+0x296>
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	f003 0302 	and.w	r3, r3, #2
 801001e:	2b00      	cmp	r3, #0
 8010020:	d018      	beq.n	8010054 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010026:	4a0a      	ldr	r2, [pc, #40]	@ (8010050 <HAL_SD_IRQHandler+0x2c4>)
 8010028:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801002e:	4618      	mov	r0, r3
 8010030:	f7f8 fd76 	bl	8008b20 <HAL_DMA_Abort_IT>
 8010034:	4603      	mov	r3, r0
 8010036:	2b00      	cmp	r3, #0
 8010038:	d01a      	beq.n	8010070 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801003e:	4618      	mov	r0, r3
 8010040:	f000 fb85 	bl	801074e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8010044:	e014      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
 8010046:	bf00      	nop
 8010048:	ffff3ec5 	.word	0xffff3ec5
 801004c:	080106e1 	.word	0x080106e1
 8010050:	0801074f 	.word	0x0801074f
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	2200      	movs	r2, #0
 8010058:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	2201      	movs	r2, #1
 801005e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	2200      	movs	r2, #0
 8010066:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8010068:	6878      	ldr	r0, [r7, #4]
 801006a:	f004 fc81 	bl	8014970 <HAL_SD_AbortCallback>
}
 801006e:	e7ff      	b.n	8010070 <HAL_SD_IRQHandler+0x2e4>
 8010070:	bf00      	nop
 8010072:	3710      	adds	r7, #16
 8010074:	46bd      	mov	sp, r7
 8010076:	bd80      	pop	{r7, pc}

08010078 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8010078:	b480      	push	{r7}
 801007a:	b083      	sub	sp, #12
 801007c:	af00      	add	r7, sp, #0
 801007e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8010080:	bf00      	nop
 8010082:	370c      	adds	r7, #12
 8010084:	46bd      	mov	sp, r7
 8010086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801008a:	4770      	bx	lr

0801008c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 801008c:	b480      	push	{r7}
 801008e:	b083      	sub	sp, #12
 8010090:	af00      	add	r7, sp, #0
 8010092:	6078      	str	r0, [r7, #4]
 8010094:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801009a:	0f9b      	lsrs	r3, r3, #30
 801009c:	b2da      	uxtb	r2, r3
 801009e:	683b      	ldr	r3, [r7, #0]
 80100a0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80100a6:	0e9b      	lsrs	r3, r3, #26
 80100a8:	b2db      	uxtb	r3, r3
 80100aa:	f003 030f 	and.w	r3, r3, #15
 80100ae:	b2da      	uxtb	r2, r3
 80100b0:	683b      	ldr	r3, [r7, #0]
 80100b2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80100b8:	0e1b      	lsrs	r3, r3, #24
 80100ba:	b2db      	uxtb	r3, r3
 80100bc:	f003 0303 	and.w	r3, r3, #3
 80100c0:	b2da      	uxtb	r2, r3
 80100c2:	683b      	ldr	r3, [r7, #0]
 80100c4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80100ca:	0c1b      	lsrs	r3, r3, #16
 80100cc:	b2da      	uxtb	r2, r3
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80100d6:	0a1b      	lsrs	r3, r3, #8
 80100d8:	b2da      	uxtb	r2, r3
 80100da:	683b      	ldr	r3, [r7, #0]
 80100dc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80100e2:	b2da      	uxtb	r2, r3
 80100e4:	683b      	ldr	r3, [r7, #0]
 80100e6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80100ec:	0d1b      	lsrs	r3, r3, #20
 80100ee:	b29a      	uxth	r2, r3
 80100f0:	683b      	ldr	r3, [r7, #0]
 80100f2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80100f8:	0c1b      	lsrs	r3, r3, #16
 80100fa:	b2db      	uxtb	r3, r3
 80100fc:	f003 030f 	and.w	r3, r3, #15
 8010100:	b2da      	uxtb	r2, r3
 8010102:	683b      	ldr	r3, [r7, #0]
 8010104:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801010a:	0bdb      	lsrs	r3, r3, #15
 801010c:	b2db      	uxtb	r3, r3
 801010e:	f003 0301 	and.w	r3, r3, #1
 8010112:	b2da      	uxtb	r2, r3
 8010114:	683b      	ldr	r3, [r7, #0]
 8010116:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801011c:	0b9b      	lsrs	r3, r3, #14
 801011e:	b2db      	uxtb	r3, r3
 8010120:	f003 0301 	and.w	r3, r3, #1
 8010124:	b2da      	uxtb	r2, r3
 8010126:	683b      	ldr	r3, [r7, #0]
 8010128:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801012e:	0b5b      	lsrs	r3, r3, #13
 8010130:	b2db      	uxtb	r3, r3
 8010132:	f003 0301 	and.w	r3, r3, #1
 8010136:	b2da      	uxtb	r2, r3
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010140:	0b1b      	lsrs	r3, r3, #12
 8010142:	b2db      	uxtb	r3, r3
 8010144:	f003 0301 	and.w	r3, r3, #1
 8010148:	b2da      	uxtb	r2, r3
 801014a:	683b      	ldr	r3, [r7, #0]
 801014c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 801014e:	683b      	ldr	r3, [r7, #0]
 8010150:	2200      	movs	r2, #0
 8010152:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010158:	2b00      	cmp	r3, #0
 801015a:	d163      	bne.n	8010224 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010160:	009a      	lsls	r2, r3, #2
 8010162:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8010166:	4013      	ands	r3, r2
 8010168:	687a      	ldr	r2, [r7, #4]
 801016a:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 801016c:	0f92      	lsrs	r2, r2, #30
 801016e:	431a      	orrs	r2, r3
 8010170:	683b      	ldr	r3, [r7, #0]
 8010172:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010178:	0edb      	lsrs	r3, r3, #27
 801017a:	b2db      	uxtb	r3, r3
 801017c:	f003 0307 	and.w	r3, r3, #7
 8010180:	b2da      	uxtb	r2, r3
 8010182:	683b      	ldr	r3, [r7, #0]
 8010184:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801018a:	0e1b      	lsrs	r3, r3, #24
 801018c:	b2db      	uxtb	r3, r3
 801018e:	f003 0307 	and.w	r3, r3, #7
 8010192:	b2da      	uxtb	r2, r3
 8010194:	683b      	ldr	r3, [r7, #0]
 8010196:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801019c:	0d5b      	lsrs	r3, r3, #21
 801019e:	b2db      	uxtb	r3, r3
 80101a0:	f003 0307 	and.w	r3, r3, #7
 80101a4:	b2da      	uxtb	r2, r3
 80101a6:	683b      	ldr	r3, [r7, #0]
 80101a8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80101ae:	0c9b      	lsrs	r3, r3, #18
 80101b0:	b2db      	uxtb	r3, r3
 80101b2:	f003 0307 	and.w	r3, r3, #7
 80101b6:	b2da      	uxtb	r2, r3
 80101b8:	683b      	ldr	r3, [r7, #0]
 80101ba:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80101c0:	0bdb      	lsrs	r3, r3, #15
 80101c2:	b2db      	uxtb	r3, r3
 80101c4:	f003 0307 	and.w	r3, r3, #7
 80101c8:	b2da      	uxtb	r2, r3
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80101ce:	683b      	ldr	r3, [r7, #0]
 80101d0:	691b      	ldr	r3, [r3, #16]
 80101d2:	1c5a      	adds	r2, r3, #1
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80101d8:	683b      	ldr	r3, [r7, #0]
 80101da:	7e1b      	ldrb	r3, [r3, #24]
 80101dc:	b2db      	uxtb	r3, r3
 80101de:	f003 0307 	and.w	r3, r3, #7
 80101e2:	3302      	adds	r3, #2
 80101e4:	2201      	movs	r2, #1
 80101e6:	fa02 f303 	lsl.w	r3, r2, r3
 80101ea:	687a      	ldr	r2, [r7, #4]
 80101ec:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80101ee:	fb03 f202 	mul.w	r2, r3, r2
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80101f6:	683b      	ldr	r3, [r7, #0]
 80101f8:	7a1b      	ldrb	r3, [r3, #8]
 80101fa:	b2db      	uxtb	r3, r3
 80101fc:	f003 030f 	and.w	r3, r3, #15
 8010200:	2201      	movs	r2, #1
 8010202:	409a      	lsls	r2, r3
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801020c:	687a      	ldr	r2, [r7, #4]
 801020e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8010210:	0a52      	lsrs	r2, r2, #9
 8010212:	fb03 f202 	mul.w	r2, r3, r2
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010220:	661a      	str	r2, [r3, #96]	@ 0x60
 8010222:	e031      	b.n	8010288 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010228:	2b01      	cmp	r3, #1
 801022a:	d11d      	bne.n	8010268 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010230:	041b      	lsls	r3, r3, #16
 8010232:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801023a:	0c1b      	lsrs	r3, r3, #16
 801023c:	431a      	orrs	r2, r3
 801023e:	683b      	ldr	r3, [r7, #0]
 8010240:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8010242:	683b      	ldr	r3, [r7, #0]
 8010244:	691b      	ldr	r3, [r3, #16]
 8010246:	3301      	adds	r3, #1
 8010248:	029a      	lsls	r2, r3, #10
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801025c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	661a      	str	r2, [r3, #96]	@ 0x60
 8010266:	e00f      	b.n	8010288 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	681b      	ldr	r3, [r3, #0]
 801026c:	4a58      	ldr	r2, [pc, #352]	@ (80103d0 <HAL_SD_GetCardCSD+0x344>)
 801026e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010274:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	2201      	movs	r2, #1
 8010280:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010284:	2301      	movs	r3, #1
 8010286:	e09d      	b.n	80103c4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801028c:	0b9b      	lsrs	r3, r3, #14
 801028e:	b2db      	uxtb	r3, r3
 8010290:	f003 0301 	and.w	r3, r3, #1
 8010294:	b2da      	uxtb	r2, r3
 8010296:	683b      	ldr	r3, [r7, #0]
 8010298:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801029e:	09db      	lsrs	r3, r3, #7
 80102a0:	b2db      	uxtb	r3, r3
 80102a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80102a6:	b2da      	uxtb	r2, r3
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80102b0:	b2db      	uxtb	r3, r3
 80102b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80102b6:	b2da      	uxtb	r2, r3
 80102b8:	683b      	ldr	r3, [r7, #0]
 80102ba:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80102bc:	687b      	ldr	r3, [r7, #4]
 80102be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102c0:	0fdb      	lsrs	r3, r3, #31
 80102c2:	b2da      	uxtb	r2, r3
 80102c4:	683b      	ldr	r3, [r7, #0]
 80102c6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102cc:	0f5b      	lsrs	r3, r3, #29
 80102ce:	b2db      	uxtb	r3, r3
 80102d0:	f003 0303 	and.w	r3, r3, #3
 80102d4:	b2da      	uxtb	r2, r3
 80102d6:	683b      	ldr	r3, [r7, #0]
 80102d8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102de:	0e9b      	lsrs	r3, r3, #26
 80102e0:	b2db      	uxtb	r3, r3
 80102e2:	f003 0307 	and.w	r3, r3, #7
 80102e6:	b2da      	uxtb	r2, r3
 80102e8:	683b      	ldr	r3, [r7, #0]
 80102ea:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102f0:	0d9b      	lsrs	r3, r3, #22
 80102f2:	b2db      	uxtb	r3, r3
 80102f4:	f003 030f 	and.w	r3, r3, #15
 80102f8:	b2da      	uxtb	r2, r3
 80102fa:	683b      	ldr	r3, [r7, #0]
 80102fc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010302:	0d5b      	lsrs	r3, r3, #21
 8010304:	b2db      	uxtb	r3, r3
 8010306:	f003 0301 	and.w	r3, r3, #1
 801030a:	b2da      	uxtb	r2, r3
 801030c:	683b      	ldr	r3, [r7, #0]
 801030e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8010312:	683b      	ldr	r3, [r7, #0]
 8010314:	2200      	movs	r2, #0
 8010316:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801031e:	0c1b      	lsrs	r3, r3, #16
 8010320:	b2db      	uxtb	r3, r3
 8010322:	f003 0301 	and.w	r3, r3, #1
 8010326:	b2da      	uxtb	r2, r3
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010332:	0bdb      	lsrs	r3, r3, #15
 8010334:	b2db      	uxtb	r3, r3
 8010336:	f003 0301 	and.w	r3, r3, #1
 801033a:	b2da      	uxtb	r2, r3
 801033c:	683b      	ldr	r3, [r7, #0]
 801033e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010346:	0b9b      	lsrs	r3, r3, #14
 8010348:	b2db      	uxtb	r3, r3
 801034a:	f003 0301 	and.w	r3, r3, #1
 801034e:	b2da      	uxtb	r2, r3
 8010350:	683b      	ldr	r3, [r7, #0]
 8010352:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801035a:	0b5b      	lsrs	r3, r3, #13
 801035c:	b2db      	uxtb	r3, r3
 801035e:	f003 0301 	and.w	r3, r3, #1
 8010362:	b2da      	uxtb	r2, r3
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801036e:	0b1b      	lsrs	r3, r3, #12
 8010370:	b2db      	uxtb	r3, r3
 8010372:	f003 0301 	and.w	r3, r3, #1
 8010376:	b2da      	uxtb	r2, r3
 8010378:	683b      	ldr	r3, [r7, #0]
 801037a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010382:	0a9b      	lsrs	r3, r3, #10
 8010384:	b2db      	uxtb	r3, r3
 8010386:	f003 0303 	and.w	r3, r3, #3
 801038a:	b2da      	uxtb	r2, r3
 801038c:	683b      	ldr	r3, [r7, #0]
 801038e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8010392:	687b      	ldr	r3, [r7, #4]
 8010394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010396:	0a1b      	lsrs	r3, r3, #8
 8010398:	b2db      	uxtb	r3, r3
 801039a:	f003 0303 	and.w	r3, r3, #3
 801039e:	b2da      	uxtb	r2, r3
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80103aa:	085b      	lsrs	r3, r3, #1
 80103ac:	b2db      	uxtb	r3, r3
 80103ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80103b2:	b2da      	uxtb	r2, r3
 80103b4:	683b      	ldr	r3, [r7, #0]
 80103b6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80103ba:	683b      	ldr	r3, [r7, #0]
 80103bc:	2201      	movs	r2, #1
 80103be:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80103c2:	2300      	movs	r3, #0
}
 80103c4:	4618      	mov	r0, r3
 80103c6:	370c      	adds	r7, #12
 80103c8:	46bd      	mov	sp, r7
 80103ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ce:	4770      	bx	lr
 80103d0:	004005ff 	.word	0x004005ff

080103d4 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80103d4:	b480      	push	{r7}
 80103d6:	b083      	sub	sp, #12
 80103d8:	af00      	add	r7, sp, #0
 80103da:	6078      	str	r0, [r7, #4]
 80103dc:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80103e2:	683b      	ldr	r3, [r7, #0]
 80103e4:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80103f2:	683b      	ldr	r3, [r7, #0]
 80103f4:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80103fa:	683b      	ldr	r3, [r7, #0]
 80103fc:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801040a:	683b      	ldr	r3, [r7, #0]
 801040c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010412:	683b      	ldr	r3, [r7, #0]
 8010414:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 801041a:	683b      	ldr	r3, [r7, #0]
 801041c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 801041e:	2300      	movs	r3, #0
}
 8010420:	4618      	mov	r0, r3
 8010422:	370c      	adds	r7, #12
 8010424:	46bd      	mov	sp, r7
 8010426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042a:	4770      	bx	lr

0801042c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 801042c:	b5b0      	push	{r4, r5, r7, lr}
 801042e:	b08e      	sub	sp, #56	@ 0x38
 8010430:	af04      	add	r7, sp, #16
 8010432:	6078      	str	r0, [r7, #4]
 8010434:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8010436:	2300      	movs	r3, #0
 8010438:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	2203      	movs	r2, #3
 8010440:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010448:	2b03      	cmp	r3, #3
 801044a:	d02e      	beq.n	80104aa <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 801044c:	683b      	ldr	r3, [r7, #0]
 801044e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010452:	d106      	bne.n	8010462 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010458:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	639a      	str	r2, [r3, #56]	@ 0x38
 8010460:	e029      	b.n	80104b6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8010462:	683b      	ldr	r3, [r7, #0]
 8010464:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010468:	d10a      	bne.n	8010480 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f000 fb2a 	bl	8010ac4 <SD_WideBus_Enable>
 8010470:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010476:	6a3b      	ldr	r3, [r7, #32]
 8010478:	431a      	orrs	r2, r3
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	639a      	str	r2, [r3, #56]	@ 0x38
 801047e:	e01a      	b.n	80104b6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8010480:	683b      	ldr	r3, [r7, #0]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d10a      	bne.n	801049c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8010486:	6878      	ldr	r0, [r7, #4]
 8010488:	f000 fb67 	bl	8010b5a <SD_WideBus_Disable>
 801048c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010492:	6a3b      	ldr	r3, [r7, #32]
 8010494:	431a      	orrs	r2, r3
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	639a      	str	r2, [r3, #56]	@ 0x38
 801049a:	e00c      	b.n	80104b6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104a0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80104a8:	e005      	b.n	80104b6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104ae:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d00b      	beq.n	80104d6 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	4a26      	ldr	r2, [pc, #152]	@ (801055c <HAL_SD_ConfigWideBusOperation+0x130>)
 80104c4:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	2201      	movs	r2, #1
 80104ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80104ce:	2301      	movs	r3, #1
 80104d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80104d4:	e01f      	b.n	8010516 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	685b      	ldr	r3, [r3, #4]
 80104da:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80104dc:	687b      	ldr	r3, [r7, #4]
 80104de:	689b      	ldr	r3, [r3, #8]
 80104e0:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	68db      	ldr	r3, [r3, #12]
 80104e6:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80104e8:	683b      	ldr	r3, [r7, #0]
 80104ea:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	695b      	ldr	r3, [r3, #20]
 80104f0:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	699b      	ldr	r3, [r3, #24]
 80104f6:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	681d      	ldr	r5, [r3, #0]
 80104fc:	466c      	mov	r4, sp
 80104fe:	f107 0314 	add.w	r3, r7, #20
 8010502:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8010506:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801050a:	f107 0308 	add.w	r3, r7, #8
 801050e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8010510:	4628      	mov	r0, r5
 8010512:	f002 fc35 	bl	8012d80 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	681b      	ldr	r3, [r3, #0]
 801051a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801051e:	4618      	mov	r0, r3
 8010520:	f002 fd0a 	bl	8012f38 <SDMMC_CmdBlockLength>
 8010524:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8010526:	6a3b      	ldr	r3, [r7, #32]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d00c      	beq.n	8010546 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	4a0a      	ldr	r2, [pc, #40]	@ (801055c <HAL_SD_ConfigWideBusOperation+0x130>)
 8010532:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010538:	6a3b      	ldr	r3, [r7, #32]
 801053a:	431a      	orrs	r2, r3
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8010540:	2301      	movs	r3, #1
 8010542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2201      	movs	r2, #1
 801054a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 801054e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8010552:	4618      	mov	r0, r3
 8010554:	3728      	adds	r7, #40	@ 0x28
 8010556:	46bd      	mov	sp, r7
 8010558:	bdb0      	pop	{r4, r5, r7, pc}
 801055a:	bf00      	nop
 801055c:	004005ff 	.word	0x004005ff

08010560 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b086      	sub	sp, #24
 8010564:	af00      	add	r7, sp, #0
 8010566:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8010568:	2300      	movs	r3, #0
 801056a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 801056c:	f107 030c 	add.w	r3, r7, #12
 8010570:	4619      	mov	r1, r3
 8010572:	6878      	ldr	r0, [r7, #4]
 8010574:	f000 fa7e 	bl	8010a74 <SD_SendStatus>
 8010578:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 801057a:	697b      	ldr	r3, [r7, #20]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d005      	beq.n	801058c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010584:	697b      	ldr	r3, [r7, #20]
 8010586:	431a      	orrs	r2, r3
 8010588:	687b      	ldr	r3, [r7, #4]
 801058a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 801058c:	68fb      	ldr	r3, [r7, #12]
 801058e:	0a5b      	lsrs	r3, r3, #9
 8010590:	f003 030f 	and.w	r3, r3, #15
 8010594:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8010596:	693b      	ldr	r3, [r7, #16]
}
 8010598:	4618      	mov	r0, r3
 801059a:	3718      	adds	r7, #24
 801059c:	46bd      	mov	sp, r7
 801059e:	bd80      	pop	{r7, pc}

080105a0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80105a0:	b480      	push	{r7}
 80105a2:	b085      	sub	sp, #20
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105ac:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80105bc:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80105be:	bf00      	nop
 80105c0:	3714      	adds	r7, #20
 80105c2:	46bd      	mov	sp, r7
 80105c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c8:	4770      	bx	lr

080105ca <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80105ca:	b580      	push	{r7, lr}
 80105cc:	b084      	sub	sp, #16
 80105ce:	af00      	add	r7, sp, #0
 80105d0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105d6:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105dc:	2b82      	cmp	r3, #130	@ 0x82
 80105de:	d111      	bne.n	8010604 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	681b      	ldr	r3, [r3, #0]
 80105e4:	4618      	mov	r0, r3
 80105e6:	f002 fd51 	bl	801308c <SDMMC_CmdStopTransfer>
 80105ea:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d008      	beq.n	8010604 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80105f6:	68bb      	ldr	r3, [r7, #8]
 80105f8:	431a      	orrs	r2, r3
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80105fe:	68f8      	ldr	r0, [r7, #12]
 8010600:	f7ff fd3a 	bl	8010078 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	f022 0208 	bic.w	r2, r2, #8
 8010612:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	f240 523a 	movw	r2, #1338	@ 0x53a
 801061c:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 801061e:	68fb      	ldr	r3, [r7, #12]
 8010620:	2201      	movs	r2, #1
 8010622:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	2200      	movs	r2, #0
 801062a:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 801062c:	68f8      	ldr	r0, [r7, #12]
 801062e:	f004 f9b3 	bl	8014998 <HAL_SD_RxCpltCallback>
#endif
}
 8010632:	bf00      	nop
 8010634:	3710      	adds	r7, #16
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}
	...

0801063c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 801063c:	b580      	push	{r7, lr}
 801063e:	b086      	sub	sp, #24
 8010640:	af00      	add	r7, sp, #0
 8010642:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010648:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 801064a:	6878      	ldr	r0, [r7, #4]
 801064c:	f7f8 fc14 	bl	8008e78 <HAL_DMA_GetError>
 8010650:	4603      	mov	r3, r0
 8010652:	2b02      	cmp	r3, #2
 8010654:	d03e      	beq.n	80106d4 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8010656:	697b      	ldr	r3, [r7, #20]
 8010658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801065a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801065c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 801065e:	697b      	ldr	r3, [r7, #20]
 8010660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010664:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8010666:	693b      	ldr	r3, [r7, #16]
 8010668:	2b01      	cmp	r3, #1
 801066a:	d002      	beq.n	8010672 <SD_DMAError+0x36>
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	2b01      	cmp	r3, #1
 8010670:	d12d      	bne.n	80106ce <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010672:	697b      	ldr	r3, [r7, #20]
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	4a19      	ldr	r2, [pc, #100]	@ (80106dc <SD_DMAError+0xa0>)
 8010678:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 801067a:	697b      	ldr	r3, [r7, #20]
 801067c:	681b      	ldr	r3, [r3, #0]
 801067e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010680:	697b      	ldr	r3, [r7, #20]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8010688:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 801068a:	697b      	ldr	r3, [r7, #20]
 801068c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801068e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010692:	697b      	ldr	r3, [r7, #20]
 8010694:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8010696:	6978      	ldr	r0, [r7, #20]
 8010698:	f7ff ff62 	bl	8010560 <HAL_SD_GetCardState>
 801069c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 801069e:	68bb      	ldr	r3, [r7, #8]
 80106a0:	2b06      	cmp	r3, #6
 80106a2:	d002      	beq.n	80106aa <SD_DMAError+0x6e>
 80106a4:	68bb      	ldr	r3, [r7, #8]
 80106a6:	2b05      	cmp	r3, #5
 80106a8:	d10a      	bne.n	80106c0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80106aa:	697b      	ldr	r3, [r7, #20]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	4618      	mov	r0, r3
 80106b0:	f002 fcec 	bl	801308c <SDMMC_CmdStopTransfer>
 80106b4:	4602      	mov	r2, r0
 80106b6:	697b      	ldr	r3, [r7, #20]
 80106b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106ba:	431a      	orrs	r2, r3
 80106bc:	697b      	ldr	r3, [r7, #20]
 80106be:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80106c0:	697b      	ldr	r3, [r7, #20]
 80106c2:	2201      	movs	r2, #1
 80106c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	2200      	movs	r2, #0
 80106cc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80106ce:	6978      	ldr	r0, [r7, #20]
 80106d0:	f7ff fcd2 	bl	8010078 <HAL_SD_ErrorCallback>
#endif
  }
}
 80106d4:	bf00      	nop
 80106d6:	3718      	adds	r7, #24
 80106d8:	46bd      	mov	sp, r7
 80106da:	bd80      	pop	{r7, pc}
 80106dc:	004005ff 	.word	0x004005ff

080106e0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b084      	sub	sp, #16
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106ec:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	f240 523a 	movw	r2, #1338	@ 0x53a
 80106f6:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80106f8:	68f8      	ldr	r0, [r7, #12]
 80106fa:	f7ff ff31 	bl	8010560 <HAL_SD_GetCardState>
 80106fe:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8010700:	68fb      	ldr	r3, [r7, #12]
 8010702:	2201      	movs	r2, #1
 8010704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	2200      	movs	r2, #0
 801070c:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 801070e:	68bb      	ldr	r3, [r7, #8]
 8010710:	2b06      	cmp	r3, #6
 8010712:	d002      	beq.n	801071a <SD_DMATxAbort+0x3a>
 8010714:	68bb      	ldr	r3, [r7, #8]
 8010716:	2b05      	cmp	r3, #5
 8010718:	d10a      	bne.n	8010730 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 801071a:	68fb      	ldr	r3, [r7, #12]
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	4618      	mov	r0, r3
 8010720:	f002 fcb4 	bl	801308c <SDMMC_CmdStopTransfer>
 8010724:	4602      	mov	r2, r0
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801072a:	431a      	orrs	r2, r3
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010734:	2b00      	cmp	r3, #0
 8010736:	d103      	bne.n	8010740 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8010738:	68f8      	ldr	r0, [r7, #12]
 801073a:	f004 f919 	bl	8014970 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 801073e:	e002      	b.n	8010746 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8010740:	68f8      	ldr	r0, [r7, #12]
 8010742:	f7ff fc99 	bl	8010078 <HAL_SD_ErrorCallback>
}
 8010746:	bf00      	nop
 8010748:	3710      	adds	r7, #16
 801074a:	46bd      	mov	sp, r7
 801074c:	bd80      	pop	{r7, pc}

0801074e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 801074e:	b580      	push	{r7, lr}
 8010750:	b084      	sub	sp, #16
 8010752:	af00      	add	r7, sp, #0
 8010754:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801075a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	f240 523a 	movw	r2, #1338	@ 0x53a
 8010764:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8010766:	68f8      	ldr	r0, [r7, #12]
 8010768:	f7ff fefa 	bl	8010560 <HAL_SD_GetCardState>
 801076c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 801076e:	68fb      	ldr	r3, [r7, #12]
 8010770:	2201      	movs	r2, #1
 8010772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	2200      	movs	r2, #0
 801077a:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 801077c:	68bb      	ldr	r3, [r7, #8]
 801077e:	2b06      	cmp	r3, #6
 8010780:	d002      	beq.n	8010788 <SD_DMARxAbort+0x3a>
 8010782:	68bb      	ldr	r3, [r7, #8]
 8010784:	2b05      	cmp	r3, #5
 8010786:	d10a      	bne.n	801079e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	4618      	mov	r0, r3
 801078e:	f002 fc7d 	bl	801308c <SDMMC_CmdStopTransfer>
 8010792:	4602      	mov	r2, r0
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010798:	431a      	orrs	r2, r3
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 801079e:	68fb      	ldr	r3, [r7, #12]
 80107a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d103      	bne.n	80107ae <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80107a6:	68f8      	ldr	r0, [r7, #12]
 80107a8:	f004 f8e2 	bl	8014970 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80107ac:	e002      	b.n	80107b4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80107ae:	68f8      	ldr	r0, [r7, #12]
 80107b0:	f7ff fc62 	bl	8010078 <HAL_SD_ErrorCallback>
}
 80107b4:	bf00      	nop
 80107b6:	3710      	adds	r7, #16
 80107b8:	46bd      	mov	sp, r7
 80107ba:	bd80      	pop	{r7, pc}

080107bc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80107bc:	b5b0      	push	{r4, r5, r7, lr}
 80107be:	b094      	sub	sp, #80	@ 0x50
 80107c0:	af04      	add	r7, sp, #16
 80107c2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80107c4:	2301      	movs	r3, #1
 80107c6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	4618      	mov	r0, r3
 80107ce:	f002 fb2f 	bl	8012e30 <SDMMC_GetPowerState>
 80107d2:	4603      	mov	r3, r0
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d102      	bne.n	80107de <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80107d8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80107dc:	e0b8      	b.n	8010950 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107e2:	2b03      	cmp	r3, #3
 80107e4:	d02f      	beq.n	8010846 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	4618      	mov	r0, r3
 80107ec:	f002 fd59 	bl	80132a2 <SDMMC_CmdSendCID>
 80107f0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80107f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d001      	beq.n	80107fc <SD_InitCard+0x40>
    {
      return errorstate;
 80107f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80107fa:	e0a9      	b.n	8010950 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	2100      	movs	r1, #0
 8010802:	4618      	mov	r0, r3
 8010804:	f002 fb59 	bl	8012eba <SDMMC_GetResponse>
 8010808:	4602      	mov	r2, r0
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	2104      	movs	r1, #4
 8010814:	4618      	mov	r0, r3
 8010816:	f002 fb50 	bl	8012eba <SDMMC_GetResponse>
 801081a:	4602      	mov	r2, r0
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	2108      	movs	r1, #8
 8010826:	4618      	mov	r0, r3
 8010828:	f002 fb47 	bl	8012eba <SDMMC_GetResponse>
 801082c:	4602      	mov	r2, r0
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	210c      	movs	r1, #12
 8010838:	4618      	mov	r0, r3
 801083a:	f002 fb3e 	bl	8012eba <SDMMC_GetResponse>
 801083e:	4602      	mov	r2, r0
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801084a:	2b03      	cmp	r3, #3
 801084c:	d00d      	beq.n	801086a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	681b      	ldr	r3, [r3, #0]
 8010852:	f107 020e 	add.w	r2, r7, #14
 8010856:	4611      	mov	r1, r2
 8010858:	4618      	mov	r0, r3
 801085a:	f002 fd5f 	bl	801331c <SDMMC_CmdSetRelAdd>
 801085e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8010860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010862:	2b00      	cmp	r3, #0
 8010864:	d001      	beq.n	801086a <SD_InitCard+0xae>
    {
      return errorstate;
 8010866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010868:	e072      	b.n	8010950 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801086e:	2b03      	cmp	r3, #3
 8010870:	d036      	beq.n	80108e0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8010872:	89fb      	ldrh	r3, [r7, #14]
 8010874:	461a      	mov	r2, r3
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	681a      	ldr	r2, [r3, #0]
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010882:	041b      	lsls	r3, r3, #16
 8010884:	4619      	mov	r1, r3
 8010886:	4610      	mov	r0, r2
 8010888:	f002 fd29 	bl	80132de <SDMMC_CmdSendCSD>
 801088c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 801088e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010890:	2b00      	cmp	r3, #0
 8010892:	d001      	beq.n	8010898 <SD_InitCard+0xdc>
    {
      return errorstate;
 8010894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010896:	e05b      	b.n	8010950 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	2100      	movs	r1, #0
 801089e:	4618      	mov	r0, r3
 80108a0:	f002 fb0b 	bl	8012eba <SDMMC_GetResponse>
 80108a4:	4602      	mov	r2, r0
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	2104      	movs	r1, #4
 80108b0:	4618      	mov	r0, r3
 80108b2:	f002 fb02 	bl	8012eba <SDMMC_GetResponse>
 80108b6:	4602      	mov	r2, r0
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	2108      	movs	r1, #8
 80108c2:	4618      	mov	r0, r3
 80108c4:	f002 faf9 	bl	8012eba <SDMMC_GetResponse>
 80108c8:	4602      	mov	r2, r0
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	210c      	movs	r1, #12
 80108d4:	4618      	mov	r0, r3
 80108d6:	f002 faf0 	bl	8012eba <SDMMC_GetResponse>
 80108da:	4602      	mov	r2, r0
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	2104      	movs	r1, #4
 80108e6:	4618      	mov	r0, r3
 80108e8:	f002 fae7 	bl	8012eba <SDMMC_GetResponse>
 80108ec:	4603      	mov	r3, r0
 80108ee:	0d1a      	lsrs	r2, r3, #20
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80108f4:	f107 0310 	add.w	r3, r7, #16
 80108f8:	4619      	mov	r1, r3
 80108fa:	6878      	ldr	r0, [r7, #4]
 80108fc:	f7ff fbc6 	bl	801008c <HAL_SD_GetCardCSD>
 8010900:	4603      	mov	r3, r0
 8010902:	2b00      	cmp	r3, #0
 8010904:	d002      	beq.n	801090c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010906:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 801090a:	e021      	b.n	8010950 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	6819      	ldr	r1, [r3, #0]
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010914:	041b      	lsls	r3, r3, #16
 8010916:	2200      	movs	r2, #0
 8010918:	461c      	mov	r4, r3
 801091a:	4615      	mov	r5, r2
 801091c:	4622      	mov	r2, r4
 801091e:	462b      	mov	r3, r5
 8010920:	4608      	mov	r0, r1
 8010922:	f002 fbd5 	bl	80130d0 <SDMMC_CmdSelDesel>
 8010926:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8010928:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801092a:	2b00      	cmp	r3, #0
 801092c:	d001      	beq.n	8010932 <SD_InitCard+0x176>
  {
    return errorstate;
 801092e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010930:	e00e      	b.n	8010950 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	681d      	ldr	r5, [r3, #0]
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	466c      	mov	r4, sp
 801093a:	f103 0210 	add.w	r2, r3, #16
 801093e:	ca07      	ldmia	r2, {r0, r1, r2}
 8010940:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010944:	3304      	adds	r3, #4
 8010946:	cb0e      	ldmia	r3, {r1, r2, r3}
 8010948:	4628      	mov	r0, r5
 801094a:	f002 fa19 	bl	8012d80 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 801094e:	2300      	movs	r3, #0
}
 8010950:	4618      	mov	r0, r3
 8010952:	3740      	adds	r7, #64	@ 0x40
 8010954:	46bd      	mov	sp, r7
 8010956:	bdb0      	pop	{r4, r5, r7, pc}

08010958 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8010958:	b580      	push	{r7, lr}
 801095a:	b086      	sub	sp, #24
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010960:	2300      	movs	r3, #0
 8010962:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8010964:	2300      	movs	r3, #0
 8010966:	617b      	str	r3, [r7, #20]
 8010968:	2300      	movs	r3, #0
 801096a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	4618      	mov	r0, r3
 8010972:	f002 fbd0 	bl	8013116 <SDMMC_CmdGoIdleState>
 8010976:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	2b00      	cmp	r3, #0
 801097c:	d001      	beq.n	8010982 <SD_PowerON+0x2a>
  {
    return errorstate;
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	e072      	b.n	8010a68 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	4618      	mov	r0, r3
 8010988:	f002 fbe3 	bl	8013152 <SDMMC_CmdOperCond>
 801098c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	2b00      	cmp	r3, #0
 8010992:	d00d      	beq.n	80109b0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	2200      	movs	r2, #0
 8010998:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	681b      	ldr	r3, [r3, #0]
 801099e:	4618      	mov	r0, r3
 80109a0:	f002 fbb9 	bl	8013116 <SDMMC_CmdGoIdleState>
 80109a4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d004      	beq.n	80109b6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	e05b      	b.n	8010a68 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	2201      	movs	r2, #1
 80109b4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80109ba:	2b01      	cmp	r3, #1
 80109bc:	d137      	bne.n	8010a2e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	2100      	movs	r1, #0
 80109c4:	4618      	mov	r0, r3
 80109c6:	f002 fbe3 	bl	8013190 <SDMMC_CmdAppCommand>
 80109ca:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d02d      	beq.n	8010a2e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80109d2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80109d6:	e047      	b.n	8010a68 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	2100      	movs	r1, #0
 80109de:	4618      	mov	r0, r3
 80109e0:	f002 fbd6 	bl	8013190 <SDMMC_CmdAppCommand>
 80109e4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d001      	beq.n	80109f0 <SD_PowerON+0x98>
    {
      return errorstate;
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	e03b      	b.n	8010a68 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	491e      	ldr	r1, [pc, #120]	@ (8010a70 <SD_PowerON+0x118>)
 80109f6:	4618      	mov	r0, r3
 80109f8:	f002 fbec 	bl	80131d4 <SDMMC_CmdAppOperCommand>
 80109fc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d002      	beq.n	8010a0a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010a04:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010a08:	e02e      	b.n	8010a68 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	2100      	movs	r1, #0
 8010a10:	4618      	mov	r0, r3
 8010a12:	f002 fa52 	bl	8012eba <SDMMC_GetResponse>
 8010a16:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8010a18:	697b      	ldr	r3, [r7, #20]
 8010a1a:	0fdb      	lsrs	r3, r3, #31
 8010a1c:	2b01      	cmp	r3, #1
 8010a1e:	d101      	bne.n	8010a24 <SD_PowerON+0xcc>
 8010a20:	2301      	movs	r3, #1
 8010a22:	e000      	b.n	8010a26 <SD_PowerON+0xce>
 8010a24:	2300      	movs	r3, #0
 8010a26:	613b      	str	r3, [r7, #16]

    count++;
 8010a28:	68bb      	ldr	r3, [r7, #8]
 8010a2a:	3301      	adds	r3, #1
 8010a2c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8010a2e:	68bb      	ldr	r3, [r7, #8]
 8010a30:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010a34:	4293      	cmp	r3, r2
 8010a36:	d802      	bhi.n	8010a3e <SD_PowerON+0xe6>
 8010a38:	693b      	ldr	r3, [r7, #16]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d0cc      	beq.n	80109d8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8010a3e:	68bb      	ldr	r3, [r7, #8]
 8010a40:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010a44:	4293      	cmp	r3, r2
 8010a46:	d902      	bls.n	8010a4e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8010a48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8010a4c:	e00c      	b.n	8010a68 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8010a4e:	697b      	ldr	r3, [r7, #20]
 8010a50:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d003      	beq.n	8010a60 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	2201      	movs	r2, #1
 8010a5c:	645a      	str	r2, [r3, #68]	@ 0x44
 8010a5e:	e002      	b.n	8010a66 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	2200      	movs	r2, #0
 8010a64:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8010a66:	2300      	movs	r3, #0
}
 8010a68:	4618      	mov	r0, r3
 8010a6a:	3718      	adds	r7, #24
 8010a6c:	46bd      	mov	sp, r7
 8010a6e:	bd80      	pop	{r7, pc}
 8010a70:	c1100000 	.word	0xc1100000

08010a74 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8010a74:	b580      	push	{r7, lr}
 8010a76:	b084      	sub	sp, #16
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
 8010a7c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8010a7e:	683b      	ldr	r3, [r7, #0]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d102      	bne.n	8010a8a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8010a84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010a88:	e018      	b.n	8010abc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8010a8a:	687b      	ldr	r3, [r7, #4]
 8010a8c:	681a      	ldr	r2, [r3, #0]
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a92:	041b      	lsls	r3, r3, #16
 8010a94:	4619      	mov	r1, r3
 8010a96:	4610      	mov	r0, r2
 8010a98:	f002 fc61 	bl	801335e <SDMMC_CmdSendStatus>
 8010a9c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d001      	beq.n	8010aa8 <SD_SendStatus+0x34>
  {
    return errorstate;
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	e009      	b.n	8010abc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	2100      	movs	r1, #0
 8010aae:	4618      	mov	r0, r3
 8010ab0:	f002 fa03 	bl	8012eba <SDMMC_GetResponse>
 8010ab4:	4602      	mov	r2, r0
 8010ab6:	683b      	ldr	r3, [r7, #0]
 8010ab8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8010aba:	2300      	movs	r3, #0
}
 8010abc:	4618      	mov	r0, r3
 8010abe:	3710      	adds	r7, #16
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	bd80      	pop	{r7, pc}

08010ac4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8010ac4:	b580      	push	{r7, lr}
 8010ac6:	b086      	sub	sp, #24
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8010acc:	2300      	movs	r3, #0
 8010ace:	60fb      	str	r3, [r7, #12]
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	2100      	movs	r1, #0
 8010ada:	4618      	mov	r0, r3
 8010adc:	f002 f9ed 	bl	8012eba <SDMMC_GetResponse>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010ae6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010aea:	d102      	bne.n	8010af2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8010aec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010af0:	e02f      	b.n	8010b52 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8010af2:	f107 030c 	add.w	r3, r7, #12
 8010af6:	4619      	mov	r1, r3
 8010af8:	6878      	ldr	r0, [r7, #4]
 8010afa:	f000 f879 	bl	8010bf0 <SD_FindSCR>
 8010afe:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8010b00:	697b      	ldr	r3, [r7, #20]
 8010b02:	2b00      	cmp	r3, #0
 8010b04:	d001      	beq.n	8010b0a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8010b06:	697b      	ldr	r3, [r7, #20]
 8010b08:	e023      	b.n	8010b52 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8010b0a:	693b      	ldr	r3, [r7, #16]
 8010b0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d01c      	beq.n	8010b4e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681a      	ldr	r2, [r3, #0]
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010b1c:	041b      	lsls	r3, r3, #16
 8010b1e:	4619      	mov	r1, r3
 8010b20:	4610      	mov	r0, r2
 8010b22:	f002 fb35 	bl	8013190 <SDMMC_CmdAppCommand>
 8010b26:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8010b28:	697b      	ldr	r3, [r7, #20]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d001      	beq.n	8010b32 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8010b2e:	697b      	ldr	r3, [r7, #20]
 8010b30:	e00f      	b.n	8010b52 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	681b      	ldr	r3, [r3, #0]
 8010b36:	2102      	movs	r1, #2
 8010b38:	4618      	mov	r0, r3
 8010b3a:	f002 fb6f 	bl	801321c <SDMMC_CmdBusWidth>
 8010b3e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8010b40:	697b      	ldr	r3, [r7, #20]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d001      	beq.n	8010b4a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8010b46:	697b      	ldr	r3, [r7, #20]
 8010b48:	e003      	b.n	8010b52 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	e001      	b.n	8010b52 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8010b4e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8010b52:	4618      	mov	r0, r3
 8010b54:	3718      	adds	r7, #24
 8010b56:	46bd      	mov	sp, r7
 8010b58:	bd80      	pop	{r7, pc}

08010b5a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8010b5a:	b580      	push	{r7, lr}
 8010b5c:	b086      	sub	sp, #24
 8010b5e:	af00      	add	r7, sp, #0
 8010b60:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8010b62:	2300      	movs	r3, #0
 8010b64:	60fb      	str	r3, [r7, #12]
 8010b66:	2300      	movs	r3, #0
 8010b68:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	681b      	ldr	r3, [r3, #0]
 8010b6e:	2100      	movs	r1, #0
 8010b70:	4618      	mov	r0, r3
 8010b72:	f002 f9a2 	bl	8012eba <SDMMC_GetResponse>
 8010b76:	4603      	mov	r3, r0
 8010b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010b7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8010b80:	d102      	bne.n	8010b88 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8010b82:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010b86:	e02f      	b.n	8010be8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8010b88:	f107 030c 	add.w	r3, r7, #12
 8010b8c:	4619      	mov	r1, r3
 8010b8e:	6878      	ldr	r0, [r7, #4]
 8010b90:	f000 f82e 	bl	8010bf0 <SD_FindSCR>
 8010b94:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8010b96:	697b      	ldr	r3, [r7, #20]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d001      	beq.n	8010ba0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	e023      	b.n	8010be8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8010ba0:	693b      	ldr	r3, [r7, #16]
 8010ba2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d01c      	beq.n	8010be4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	681a      	ldr	r2, [r3, #0]
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010bb2:	041b      	lsls	r3, r3, #16
 8010bb4:	4619      	mov	r1, r3
 8010bb6:	4610      	mov	r0, r2
 8010bb8:	f002 faea 	bl	8013190 <SDMMC_CmdAppCommand>
 8010bbc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8010bbe:	697b      	ldr	r3, [r7, #20]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d001      	beq.n	8010bc8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8010bc4:	697b      	ldr	r3, [r7, #20]
 8010bc6:	e00f      	b.n	8010be8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	2100      	movs	r1, #0
 8010bce:	4618      	mov	r0, r3
 8010bd0:	f002 fb24 	bl	801321c <SDMMC_CmdBusWidth>
 8010bd4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8010bd6:	697b      	ldr	r3, [r7, #20]
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d001      	beq.n	8010be0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8010bdc:	697b      	ldr	r3, [r7, #20]
 8010bde:	e003      	b.n	8010be8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8010be0:	2300      	movs	r3, #0
 8010be2:	e001      	b.n	8010be8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8010be4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8010be8:	4618      	mov	r0, r3
 8010bea:	3718      	adds	r7, #24
 8010bec:	46bd      	mov	sp, r7
 8010bee:	bd80      	pop	{r7, pc}

08010bf0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8010bf0:	b590      	push	{r4, r7, lr}
 8010bf2:	b08f      	sub	sp, #60	@ 0x3c
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
 8010bf8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8010bfa:	f7f7 f8ab 	bl	8007d54 <HAL_GetTick>
 8010bfe:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8010c00:	2300      	movs	r3, #0
 8010c02:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8010c04:	2300      	movs	r3, #0
 8010c06:	60bb      	str	r3, [r7, #8]
 8010c08:	2300      	movs	r3, #0
 8010c0a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8010c0c:	683b      	ldr	r3, [r7, #0]
 8010c0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	2108      	movs	r1, #8
 8010c16:	4618      	mov	r0, r3
 8010c18:	f002 f98e 	bl	8012f38 <SDMMC_CmdBlockLength>
 8010c1c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8010c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d001      	beq.n	8010c28 <SD_FindSCR+0x38>
  {
    return errorstate;
 8010c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c26:	e0b2      	b.n	8010d8e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	681a      	ldr	r2, [r3, #0]
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c30:	041b      	lsls	r3, r3, #16
 8010c32:	4619      	mov	r1, r3
 8010c34:	4610      	mov	r0, r2
 8010c36:	f002 faab 	bl	8013190 <SDMMC_CmdAppCommand>
 8010c3a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8010c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c3e:	2b00      	cmp	r3, #0
 8010c40:	d001      	beq.n	8010c46 <SD_FindSCR+0x56>
  {
    return errorstate;
 8010c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c44:	e0a3      	b.n	8010d8e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8010c46:	f04f 33ff 	mov.w	r3, #4294967295
 8010c4a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8010c4c:	2308      	movs	r3, #8
 8010c4e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8010c50:	2330      	movs	r3, #48	@ 0x30
 8010c52:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8010c54:	2302      	movs	r3, #2
 8010c56:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8010c5c:	2301      	movs	r3, #1
 8010c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	f107 0210 	add.w	r2, r7, #16
 8010c68:	4611      	mov	r1, r2
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	f002 f938 	bl	8012ee0 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	4618      	mov	r0, r3
 8010c76:	f002 faf3 	bl	8013260 <SDMMC_CmdSendSCR>
 8010c7a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8010c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d02a      	beq.n	8010cd8 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8010c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c84:	e083      	b.n	8010d8e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010c8c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d00f      	beq.n	8010cb4 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	6819      	ldr	r1, [r3, #0]
 8010c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c9a:	009b      	lsls	r3, r3, #2
 8010c9c:	f107 0208 	add.w	r2, r7, #8
 8010ca0:	18d4      	adds	r4, r2, r3
 8010ca2:	4608      	mov	r0, r1
 8010ca4:	f002 f898 	bl	8012dd8 <SDMMC_ReadFIFO>
 8010ca8:	4603      	mov	r3, r0
 8010caa:	6023      	str	r3, [r4, #0]
      index++;
 8010cac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010cae:	3301      	adds	r3, #1
 8010cb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8010cb2:	e006      	b.n	8010cc2 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d012      	beq.n	8010ce8 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8010cc2:	f7f7 f847 	bl	8007d54 <HAL_GetTick>
 8010cc6:	4602      	mov	r2, r0
 8010cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cca:	1ad3      	subs	r3, r2, r3
 8010ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010cd0:	d102      	bne.n	8010cd8 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8010cd2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010cd6:	e05a      	b.n	8010d8e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	681b      	ldr	r3, [r3, #0]
 8010cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cde:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	d0cf      	beq.n	8010c86 <SD_FindSCR+0x96>
 8010ce6:	e000      	b.n	8010cea <SD_FindSCR+0xfa>
      break;
 8010ce8:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	681b      	ldr	r3, [r3, #0]
 8010cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010cf0:	f003 0308 	and.w	r3, r3, #8
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d005      	beq.n	8010d04 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	2208      	movs	r2, #8
 8010cfe:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8010d00:	2308      	movs	r3, #8
 8010d02:	e044      	b.n	8010d8e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d0a:	f003 0302 	and.w	r3, r3, #2
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d005      	beq.n	8010d1e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	2202      	movs	r2, #2
 8010d18:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8010d1a:	2302      	movs	r3, #2
 8010d1c:	e037      	b.n	8010d8e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010d24:	f003 0320 	and.w	r3, r3, #32
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d005      	beq.n	8010d38 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	2220      	movs	r2, #32
 8010d32:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8010d34:	2320      	movs	r3, #32
 8010d36:	e02a      	b.n	8010d8e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8010d40:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	061a      	lsls	r2, r3, #24
 8010d46:	68fb      	ldr	r3, [r7, #12]
 8010d48:	021b      	lsls	r3, r3, #8
 8010d4a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010d4e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8010d50:	68fb      	ldr	r3, [r7, #12]
 8010d52:	0a1b      	lsrs	r3, r3, #8
 8010d54:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8010d58:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	0e1b      	lsrs	r3, r3, #24
 8010d5e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8010d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d62:	601a      	str	r2, [r3, #0]
    scr++;
 8010d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d66:	3304      	adds	r3, #4
 8010d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8010d6a:	68bb      	ldr	r3, [r7, #8]
 8010d6c:	061a      	lsls	r2, r3, #24
 8010d6e:	68bb      	ldr	r3, [r7, #8]
 8010d70:	021b      	lsls	r3, r3, #8
 8010d72:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8010d76:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8010d78:	68bb      	ldr	r3, [r7, #8]
 8010d7a:	0a1b      	lsrs	r3, r3, #8
 8010d7c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8010d80:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8010d82:	68bb      	ldr	r3, [r7, #8]
 8010d84:	0e1b      	lsrs	r3, r3, #24
 8010d86:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8010d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d8a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8010d8c:	2300      	movs	r3, #0
}
 8010d8e:	4618      	mov	r0, r3
 8010d90:	373c      	adds	r7, #60	@ 0x3c
 8010d92:	46bd      	mov	sp, r7
 8010d94:	bd90      	pop	{r4, r7, pc}

08010d96 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8010d96:	b580      	push	{r7, lr}
 8010d98:	b086      	sub	sp, #24
 8010d9a:	af00      	add	r7, sp, #0
 8010d9c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010da2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010da8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8010daa:	693b      	ldr	r3, [r7, #16]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d03f      	beq.n	8010e30 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8010db0:	2300      	movs	r3, #0
 8010db2:	617b      	str	r3, [r7, #20]
 8010db4:	e033      	b.n	8010e1e <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	681b      	ldr	r3, [r3, #0]
 8010dba:	4618      	mov	r0, r3
 8010dbc:	f002 f80c 	bl	8012dd8 <SDMMC_ReadFIFO>
 8010dc0:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8010dc2:	68bb      	ldr	r3, [r7, #8]
 8010dc4:	b2da      	uxtb	r2, r3
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	3301      	adds	r3, #1
 8010dce:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010dd0:	693b      	ldr	r3, [r7, #16]
 8010dd2:	3b01      	subs	r3, #1
 8010dd4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8010dd6:	68bb      	ldr	r3, [r7, #8]
 8010dd8:	0a1b      	lsrs	r3, r3, #8
 8010dda:	b2da      	uxtb	r2, r3
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	3301      	adds	r3, #1
 8010de4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010de6:	693b      	ldr	r3, [r7, #16]
 8010de8:	3b01      	subs	r3, #1
 8010dea:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8010dec:	68bb      	ldr	r3, [r7, #8]
 8010dee:	0c1b      	lsrs	r3, r3, #16
 8010df0:	b2da      	uxtb	r2, r3
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	3301      	adds	r3, #1
 8010dfa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010dfc:	693b      	ldr	r3, [r7, #16]
 8010dfe:	3b01      	subs	r3, #1
 8010e00:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8010e02:	68bb      	ldr	r3, [r7, #8]
 8010e04:	0e1b      	lsrs	r3, r3, #24
 8010e06:	b2da      	uxtb	r2, r3
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	3301      	adds	r3, #1
 8010e10:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010e12:	693b      	ldr	r3, [r7, #16]
 8010e14:	3b01      	subs	r3, #1
 8010e16:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8010e18:	697b      	ldr	r3, [r7, #20]
 8010e1a:	3301      	adds	r3, #1
 8010e1c:	617b      	str	r3, [r7, #20]
 8010e1e:	697b      	ldr	r3, [r7, #20]
 8010e20:	2b07      	cmp	r3, #7
 8010e22:	d9c8      	bls.n	8010db6 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	68fa      	ldr	r2, [r7, #12]
 8010e28:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	693a      	ldr	r2, [r7, #16]
 8010e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8010e30:	bf00      	nop
 8010e32:	3718      	adds	r7, #24
 8010e34:	46bd      	mov	sp, r7
 8010e36:	bd80      	pop	{r7, pc}

08010e38 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	b086      	sub	sp, #24
 8010e3c:	af00      	add	r7, sp, #0
 8010e3e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	6a1b      	ldr	r3, [r3, #32]
 8010e44:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e4a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8010e4c:	693b      	ldr	r3, [r7, #16]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d043      	beq.n	8010eda <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8010e52:	2300      	movs	r3, #0
 8010e54:	617b      	str	r3, [r7, #20]
 8010e56:	e037      	b.n	8010ec8 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8010e58:	68fb      	ldr	r3, [r7, #12]
 8010e5a:	781b      	ldrb	r3, [r3, #0]
 8010e5c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8010e5e:	68fb      	ldr	r3, [r7, #12]
 8010e60:	3301      	adds	r3, #1
 8010e62:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010e64:	693b      	ldr	r3, [r7, #16]
 8010e66:	3b01      	subs	r3, #1
 8010e68:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	781b      	ldrb	r3, [r3, #0]
 8010e6e:	021a      	lsls	r2, r3, #8
 8010e70:	68bb      	ldr	r3, [r7, #8]
 8010e72:	4313      	orrs	r3, r2
 8010e74:	60bb      	str	r3, [r7, #8]
      tmp++;
 8010e76:	68fb      	ldr	r3, [r7, #12]
 8010e78:	3301      	adds	r3, #1
 8010e7a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010e7c:	693b      	ldr	r3, [r7, #16]
 8010e7e:	3b01      	subs	r3, #1
 8010e80:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	781b      	ldrb	r3, [r3, #0]
 8010e86:	041a      	lsls	r2, r3, #16
 8010e88:	68bb      	ldr	r3, [r7, #8]
 8010e8a:	4313      	orrs	r3, r2
 8010e8c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	3301      	adds	r3, #1
 8010e92:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010e94:	693b      	ldr	r3, [r7, #16]
 8010e96:	3b01      	subs	r3, #1
 8010e98:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	781b      	ldrb	r3, [r3, #0]
 8010e9e:	061a      	lsls	r2, r3, #24
 8010ea0:	68bb      	ldr	r3, [r7, #8]
 8010ea2:	4313      	orrs	r3, r2
 8010ea4:	60bb      	str	r3, [r7, #8]
      tmp++;
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	3301      	adds	r3, #1
 8010eaa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8010eac:	693b      	ldr	r3, [r7, #16]
 8010eae:	3b01      	subs	r3, #1
 8010eb0:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	f107 0208 	add.w	r2, r7, #8
 8010eba:	4611      	mov	r1, r2
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	f001 ff98 	bl	8012df2 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8010ec2:	697b      	ldr	r3, [r7, #20]
 8010ec4:	3301      	adds	r3, #1
 8010ec6:	617b      	str	r3, [r7, #20]
 8010ec8:	697b      	ldr	r3, [r7, #20]
 8010eca:	2b07      	cmp	r3, #7
 8010ecc:	d9c4      	bls.n	8010e58 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	68fa      	ldr	r2, [r7, #12]
 8010ed2:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	693a      	ldr	r2, [r7, #16]
 8010ed8:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8010eda:	bf00      	nop
 8010edc:	3718      	adds	r7, #24
 8010ede:	46bd      	mov	sp, r7
 8010ee0:	bd80      	pop	{r7, pc}

08010ee2 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8010ee2:	b580      	push	{r7, lr}
 8010ee4:	b082      	sub	sp, #8
 8010ee6:	af00      	add	r7, sp, #0
 8010ee8:	6078      	str	r0, [r7, #4]
 8010eea:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d101      	bne.n	8010ef6 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8010ef2:	2301      	movs	r3, #1
 8010ef4:	e025      	b.n	8010f42 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010efc:	b2db      	uxtb	r3, r3
 8010efe:	2b00      	cmp	r3, #0
 8010f00:	d106      	bne.n	8010f10 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	2200      	movs	r2, #0
 8010f06:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8010f0a:	6878      	ldr	r0, [r7, #4]
 8010f0c:	f7f3 fd12 	bl	8004934 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	2202      	movs	r2, #2
 8010f14:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	681a      	ldr	r2, [r3, #0]
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	3304      	adds	r3, #4
 8010f20:	4619      	mov	r1, r3
 8010f22:	4610      	mov	r0, r2
 8010f24:	f001 fe2a 	bl	8012b7c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6818      	ldr	r0, [r3, #0]
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	685b      	ldr	r3, [r3, #4]
 8010f30:	461a      	mov	r2, r3
 8010f32:	6839      	ldr	r1, [r7, #0]
 8010f34:	f001 fe7e 	bl	8012c34 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	2201      	movs	r2, #1
 8010f3c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010f40:	2300      	movs	r3, #0
}
 8010f42:	4618      	mov	r0, r3
 8010f44:	3708      	adds	r7, #8
 8010f46:	46bd      	mov	sp, r7
 8010f48:	bd80      	pop	{r7, pc}

08010f4a <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8010f4a:	b580      	push	{r7, lr}
 8010f4c:	b086      	sub	sp, #24
 8010f4e:	af00      	add	r7, sp, #0
 8010f50:	60f8      	str	r0, [r7, #12]
 8010f52:	60b9      	str	r1, [r7, #8]
 8010f54:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010f5c:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8010f5e:	7dfb      	ldrb	r3, [r7, #23]
 8010f60:	2b02      	cmp	r3, #2
 8010f62:	d101      	bne.n	8010f68 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8010f64:	2302      	movs	r3, #2
 8010f66:	e021      	b.n	8010fac <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8010f68:	7dfb      	ldrb	r3, [r7, #23]
 8010f6a:	2b01      	cmp	r3, #1
 8010f6c:	d002      	beq.n	8010f74 <HAL_SDRAM_SendCommand+0x2a>
 8010f6e:	7dfb      	ldrb	r3, [r7, #23]
 8010f70:	2b05      	cmp	r3, #5
 8010f72:	d118      	bne.n	8010fa6 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	2202      	movs	r2, #2
 8010f78:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	687a      	ldr	r2, [r7, #4]
 8010f82:	68b9      	ldr	r1, [r7, #8]
 8010f84:	4618      	mov	r0, r3
 8010f86:	f001 febf 	bl	8012d08 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8010f8a:	68bb      	ldr	r3, [r7, #8]
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	2b02      	cmp	r3, #2
 8010f90:	d104      	bne.n	8010f9c <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8010f92:	68fb      	ldr	r3, [r7, #12]
 8010f94:	2205      	movs	r2, #5
 8010f96:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8010f9a:	e006      	b.n	8010faa <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	2201      	movs	r2, #1
 8010fa0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8010fa4:	e001      	b.n	8010faa <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8010fa6:	2301      	movs	r3, #1
 8010fa8:	e000      	b.n	8010fac <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8010faa:	2300      	movs	r3, #0
}
 8010fac:	4618      	mov	r0, r3
 8010fae:	3718      	adds	r7, #24
 8010fb0:	46bd      	mov	sp, r7
 8010fb2:	bd80      	pop	{r7, pc}

08010fb4 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	b082      	sub	sp, #8
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	6078      	str	r0, [r7, #4]
 8010fbc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010fc4:	b2db      	uxtb	r3, r3
 8010fc6:	2b02      	cmp	r3, #2
 8010fc8:	d101      	bne.n	8010fce <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8010fca:	2302      	movs	r3, #2
 8010fcc:	e016      	b.n	8010ffc <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8010fd4:	b2db      	uxtb	r3, r3
 8010fd6:	2b01      	cmp	r3, #1
 8010fd8:	d10f      	bne.n	8010ffa <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	2202      	movs	r2, #2
 8010fde:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	6839      	ldr	r1, [r7, #0]
 8010fe8:	4618      	mov	r0, r3
 8010fea:	f001 feb1 	bl	8012d50 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	2201      	movs	r2, #1
 8010ff2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8010ff6:	2300      	movs	r3, #0
 8010ff8:	e000      	b.n	8010ffc <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8010ffa:	2301      	movs	r3, #1
}
 8010ffc:	4618      	mov	r0, r3
 8010ffe:	3708      	adds	r7, #8
 8011000:	46bd      	mov	sp, r7
 8011002:	bd80      	pop	{r7, pc}

08011004 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 8011004:	b580      	push	{r7, lr}
 8011006:	b084      	sub	sp, #16
 8011008:	af00      	add	r7, sp, #0
 801100a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d101      	bne.n	8011016 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 8011012:	2301      	movs	r3, #1
 8011014:	e04c      	b.n	80110b0 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801101c:	b2db      	uxtb	r3, r3
 801101e:	2b00      	cmp	r3, #0
 8011020:	d106      	bne.n	8011030 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	2200      	movs	r2, #0
 8011026:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 801102a:	6878      	ldr	r0, [r7, #4]
 801102c:	f7f3 f96a 	bl	8004304 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	2202      	movs	r2, #2
 8011034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	681a      	ldr	r2, [r3, #0]
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	f022 0203 	bic.w	r2, r2, #3
 8011046:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 8011050:	68fa      	ldr	r2, [r7, #12]
 8011052:	4b19      	ldr	r3, [pc, #100]	@ (80110b8 <HAL_SPDIFRX_Init+0xb4>)
 8011054:	4013      	ands	r3, r2
 8011056:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 8011060:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 8011066:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 801106c:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 8011072:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 8011078:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 801107e:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 8011084:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 801108a:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 8011090:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 8011092:	68fa      	ldr	r2, [r7, #12]
 8011094:	4313      	orrs	r3, r2
 8011096:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	68fa      	ldr	r2, [r7, #12]
 801109e:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 80110a0:	687b      	ldr	r3, [r7, #4]
 80110a2:	2200      	movs	r2, #0
 80110a4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	2201      	movs	r2, #1
 80110aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 80110ae:	2300      	movs	r3, #0
}
 80110b0:	4618      	mov	r0, r3
 80110b2:	3710      	adds	r7, #16
 80110b4:	46bd      	mov	sp, r7
 80110b6:	bd80      	pop	{r7, pc}
 80110b8:	fff88407 	.word	0xfff88407

080110bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b082      	sub	sp, #8
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d101      	bne.n	80110ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80110ca:	2301      	movs	r3, #1
 80110cc:	e049      	b.n	8011162 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80110d4:	b2db      	uxtb	r3, r3
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d106      	bne.n	80110e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	2200      	movs	r2, #0
 80110de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80110e2:	6878      	ldr	r0, [r7, #4]
 80110e4:	f7f3 f972 	bl	80043cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	2202      	movs	r2, #2
 80110ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	681a      	ldr	r2, [r3, #0]
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	3304      	adds	r3, #4
 80110f8:	4619      	mov	r1, r3
 80110fa:	4610      	mov	r0, r2
 80110fc:	f000 fc2a 	bl	8011954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	2201      	movs	r2, #1
 8011104:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2201      	movs	r2, #1
 801110c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	2201      	movs	r2, #1
 8011114:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2201      	movs	r2, #1
 801111c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	2201      	movs	r2, #1
 8011124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	2201      	movs	r2, #1
 801112c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	2201      	movs	r2, #1
 8011134:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	2201      	movs	r2, #1
 801113c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	2201      	movs	r2, #1
 8011144:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	2201      	movs	r2, #1
 801114c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	2201      	movs	r2, #1
 8011154:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	2201      	movs	r2, #1
 801115c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011160:	2300      	movs	r3, #0
}
 8011162:	4618      	mov	r0, r3
 8011164:	3708      	adds	r7, #8
 8011166:	46bd      	mov	sp, r7
 8011168:	bd80      	pop	{r7, pc}
	...

0801116c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 801116c:	b480      	push	{r7}
 801116e:	b085      	sub	sp, #20
 8011170:	af00      	add	r7, sp, #0
 8011172:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801117a:	b2db      	uxtb	r3, r3
 801117c:	2b01      	cmp	r3, #1
 801117e:	d001      	beq.n	8011184 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8011180:	2301      	movs	r3, #1
 8011182:	e054      	b.n	801122e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	2202      	movs	r2, #2
 8011188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	68da      	ldr	r2, [r3, #12]
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	f042 0201 	orr.w	r2, r2, #1
 801119a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	4a26      	ldr	r2, [pc, #152]	@ (801123c <HAL_TIM_Base_Start_IT+0xd0>)
 80111a2:	4293      	cmp	r3, r2
 80111a4:	d022      	beq.n	80111ec <HAL_TIM_Base_Start_IT+0x80>
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	681b      	ldr	r3, [r3, #0]
 80111aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80111ae:	d01d      	beq.n	80111ec <HAL_TIM_Base_Start_IT+0x80>
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	4a22      	ldr	r2, [pc, #136]	@ (8011240 <HAL_TIM_Base_Start_IT+0xd4>)
 80111b6:	4293      	cmp	r3, r2
 80111b8:	d018      	beq.n	80111ec <HAL_TIM_Base_Start_IT+0x80>
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	681b      	ldr	r3, [r3, #0]
 80111be:	4a21      	ldr	r2, [pc, #132]	@ (8011244 <HAL_TIM_Base_Start_IT+0xd8>)
 80111c0:	4293      	cmp	r3, r2
 80111c2:	d013      	beq.n	80111ec <HAL_TIM_Base_Start_IT+0x80>
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	4a1f      	ldr	r2, [pc, #124]	@ (8011248 <HAL_TIM_Base_Start_IT+0xdc>)
 80111ca:	4293      	cmp	r3, r2
 80111cc:	d00e      	beq.n	80111ec <HAL_TIM_Base_Start_IT+0x80>
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	681b      	ldr	r3, [r3, #0]
 80111d2:	4a1e      	ldr	r2, [pc, #120]	@ (801124c <HAL_TIM_Base_Start_IT+0xe0>)
 80111d4:	4293      	cmp	r3, r2
 80111d6:	d009      	beq.n	80111ec <HAL_TIM_Base_Start_IT+0x80>
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	4a1c      	ldr	r2, [pc, #112]	@ (8011250 <HAL_TIM_Base_Start_IT+0xe4>)
 80111de:	4293      	cmp	r3, r2
 80111e0:	d004      	beq.n	80111ec <HAL_TIM_Base_Start_IT+0x80>
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	4a1b      	ldr	r2, [pc, #108]	@ (8011254 <HAL_TIM_Base_Start_IT+0xe8>)
 80111e8:	4293      	cmp	r3, r2
 80111ea:	d115      	bne.n	8011218 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	681b      	ldr	r3, [r3, #0]
 80111f0:	689a      	ldr	r2, [r3, #8]
 80111f2:	4b19      	ldr	r3, [pc, #100]	@ (8011258 <HAL_TIM_Base_Start_IT+0xec>)
 80111f4:	4013      	ands	r3, r2
 80111f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80111f8:	68fb      	ldr	r3, [r7, #12]
 80111fa:	2b06      	cmp	r3, #6
 80111fc:	d015      	beq.n	801122a <HAL_TIM_Base_Start_IT+0xbe>
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011204:	d011      	beq.n	801122a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	681a      	ldr	r2, [r3, #0]
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	f042 0201 	orr.w	r2, r2, #1
 8011214:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011216:	e008      	b.n	801122a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	681a      	ldr	r2, [r3, #0]
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	681b      	ldr	r3, [r3, #0]
 8011222:	f042 0201 	orr.w	r2, r2, #1
 8011226:	601a      	str	r2, [r3, #0]
 8011228:	e000      	b.n	801122c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801122a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801122c:	2300      	movs	r3, #0
}
 801122e:	4618      	mov	r0, r3
 8011230:	3714      	adds	r7, #20
 8011232:	46bd      	mov	sp, r7
 8011234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011238:	4770      	bx	lr
 801123a:	bf00      	nop
 801123c:	40010000 	.word	0x40010000
 8011240:	40000400 	.word	0x40000400
 8011244:	40000800 	.word	0x40000800
 8011248:	40000c00 	.word	0x40000c00
 801124c:	40010400 	.word	0x40010400
 8011250:	40014000 	.word	0x40014000
 8011254:	40001800 	.word	0x40001800
 8011258:	00010007 	.word	0x00010007

0801125c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 801125c:	b580      	push	{r7, lr}
 801125e:	b082      	sub	sp, #8
 8011260:	af00      	add	r7, sp, #0
 8011262:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d101      	bne.n	801126e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 801126a:	2301      	movs	r3, #1
 801126c:	e049      	b.n	8011302 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011274:	b2db      	uxtb	r3, r3
 8011276:	2b00      	cmp	r3, #0
 8011278:	d106      	bne.n	8011288 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	2200      	movs	r2, #0
 801127e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011282:	6878      	ldr	r0, [r7, #4]
 8011284:	f7f3 f910 	bl	80044a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	2202      	movs	r2, #2
 801128c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	681a      	ldr	r2, [r3, #0]
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	3304      	adds	r3, #4
 8011298:	4619      	mov	r1, r3
 801129a:	4610      	mov	r0, r2
 801129c:	f000 fb5a 	bl	8011954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	2201      	movs	r2, #1
 80112a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	2201      	movs	r2, #1
 80112ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	2201      	movs	r2, #1
 80112b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	2201      	movs	r2, #1
 80112bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	2201      	movs	r2, #1
 80112c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	2201      	movs	r2, #1
 80112cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	2201      	movs	r2, #1
 80112d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	2201      	movs	r2, #1
 80112dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	2201      	movs	r2, #1
 80112e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	2201      	movs	r2, #1
 80112ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	2201      	movs	r2, #1
 80112f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	2201      	movs	r2, #1
 80112fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011300:	2300      	movs	r3, #0
}
 8011302:	4618      	mov	r0, r3
 8011304:	3708      	adds	r7, #8
 8011306:	46bd      	mov	sp, r7
 8011308:	bd80      	pop	{r7, pc}

0801130a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801130a:	b580      	push	{r7, lr}
 801130c:	b082      	sub	sp, #8
 801130e:	af00      	add	r7, sp, #0
 8011310:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	691b      	ldr	r3, [r3, #16]
 8011318:	f003 0302 	and.w	r3, r3, #2
 801131c:	2b02      	cmp	r3, #2
 801131e:	d122      	bne.n	8011366 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	68db      	ldr	r3, [r3, #12]
 8011326:	f003 0302 	and.w	r3, r3, #2
 801132a:	2b02      	cmp	r3, #2
 801132c:	d11b      	bne.n	8011366 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	f06f 0202 	mvn.w	r2, #2
 8011336:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	2201      	movs	r2, #1
 801133c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	699b      	ldr	r3, [r3, #24]
 8011344:	f003 0303 	and.w	r3, r3, #3
 8011348:	2b00      	cmp	r3, #0
 801134a:	d003      	beq.n	8011354 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801134c:	6878      	ldr	r0, [r7, #4]
 801134e:	f000 fae3 	bl	8011918 <HAL_TIM_IC_CaptureCallback>
 8011352:	e005      	b.n	8011360 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8011354:	6878      	ldr	r0, [r7, #4]
 8011356:	f000 fad5 	bl	8011904 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 801135a:	6878      	ldr	r0, [r7, #4]
 801135c:	f000 fae6 	bl	801192c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	2200      	movs	r2, #0
 8011364:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	691b      	ldr	r3, [r3, #16]
 801136c:	f003 0304 	and.w	r3, r3, #4
 8011370:	2b04      	cmp	r3, #4
 8011372:	d122      	bne.n	80113ba <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	681b      	ldr	r3, [r3, #0]
 8011378:	68db      	ldr	r3, [r3, #12]
 801137a:	f003 0304 	and.w	r3, r3, #4
 801137e:	2b04      	cmp	r3, #4
 8011380:	d11b      	bne.n	80113ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	f06f 0204 	mvn.w	r2, #4
 801138a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	2202      	movs	r2, #2
 8011390:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	699b      	ldr	r3, [r3, #24]
 8011398:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801139c:	2b00      	cmp	r3, #0
 801139e:	d003      	beq.n	80113a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80113a0:	6878      	ldr	r0, [r7, #4]
 80113a2:	f000 fab9 	bl	8011918 <HAL_TIM_IC_CaptureCallback>
 80113a6:	e005      	b.n	80113b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80113a8:	6878      	ldr	r0, [r7, #4]
 80113aa:	f000 faab 	bl	8011904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80113ae:	6878      	ldr	r0, [r7, #4]
 80113b0:	f000 fabc 	bl	801192c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	2200      	movs	r2, #0
 80113b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	691b      	ldr	r3, [r3, #16]
 80113c0:	f003 0308 	and.w	r3, r3, #8
 80113c4:	2b08      	cmp	r3, #8
 80113c6:	d122      	bne.n	801140e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	681b      	ldr	r3, [r3, #0]
 80113cc:	68db      	ldr	r3, [r3, #12]
 80113ce:	f003 0308 	and.w	r3, r3, #8
 80113d2:	2b08      	cmp	r3, #8
 80113d4:	d11b      	bne.n	801140e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	681b      	ldr	r3, [r3, #0]
 80113da:	f06f 0208 	mvn.w	r2, #8
 80113de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	2204      	movs	r2, #4
 80113e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	69db      	ldr	r3, [r3, #28]
 80113ec:	f003 0303 	and.w	r3, r3, #3
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d003      	beq.n	80113fc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80113f4:	6878      	ldr	r0, [r7, #4]
 80113f6:	f000 fa8f 	bl	8011918 <HAL_TIM_IC_CaptureCallback>
 80113fa:	e005      	b.n	8011408 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80113fc:	6878      	ldr	r0, [r7, #4]
 80113fe:	f000 fa81 	bl	8011904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011402:	6878      	ldr	r0, [r7, #4]
 8011404:	f000 fa92 	bl	801192c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	2200      	movs	r2, #0
 801140c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	691b      	ldr	r3, [r3, #16]
 8011414:	f003 0310 	and.w	r3, r3, #16
 8011418:	2b10      	cmp	r3, #16
 801141a:	d122      	bne.n	8011462 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	68db      	ldr	r3, [r3, #12]
 8011422:	f003 0310 	and.w	r3, r3, #16
 8011426:	2b10      	cmp	r3, #16
 8011428:	d11b      	bne.n	8011462 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	f06f 0210 	mvn.w	r2, #16
 8011432:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	2208      	movs	r2, #8
 8011438:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	69db      	ldr	r3, [r3, #28]
 8011440:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011444:	2b00      	cmp	r3, #0
 8011446:	d003      	beq.n	8011450 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011448:	6878      	ldr	r0, [r7, #4]
 801144a:	f000 fa65 	bl	8011918 <HAL_TIM_IC_CaptureCallback>
 801144e:	e005      	b.n	801145c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011450:	6878      	ldr	r0, [r7, #4]
 8011452:	f000 fa57 	bl	8011904 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011456:	6878      	ldr	r0, [r7, #4]
 8011458:	f000 fa68 	bl	801192c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	2200      	movs	r2, #0
 8011460:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8011462:	687b      	ldr	r3, [r7, #4]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	691b      	ldr	r3, [r3, #16]
 8011468:	f003 0301 	and.w	r3, r3, #1
 801146c:	2b01      	cmp	r3, #1
 801146e:	d10e      	bne.n	801148e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	68db      	ldr	r3, [r3, #12]
 8011476:	f003 0301 	and.w	r3, r3, #1
 801147a:	2b01      	cmp	r3, #1
 801147c:	d107      	bne.n	801148e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	f06f 0201 	mvn.w	r2, #1
 8011486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8011488:	6878      	ldr	r0, [r7, #4]
 801148a:	f7f0 fd2d 	bl	8001ee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	691b      	ldr	r3, [r3, #16]
 8011494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011498:	2b80      	cmp	r3, #128	@ 0x80
 801149a:	d10e      	bne.n	80114ba <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	68db      	ldr	r3, [r3, #12]
 80114a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80114a6:	2b80      	cmp	r3, #128	@ 0x80
 80114a8:	d107      	bne.n	80114ba <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80114b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80114b4:	6878      	ldr	r0, [r7, #4]
 80114b6:	f000 fefb 	bl	80122b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	691b      	ldr	r3, [r3, #16]
 80114c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80114c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80114c8:	d10e      	bne.n	80114e8 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	68db      	ldr	r3, [r3, #12]
 80114d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80114d4:	2b80      	cmp	r3, #128	@ 0x80
 80114d6:	d107      	bne.n	80114e8 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80114e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80114e2:	6878      	ldr	r0, [r7, #4]
 80114e4:	f000 feee 	bl	80122c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	691b      	ldr	r3, [r3, #16]
 80114ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114f2:	2b40      	cmp	r3, #64	@ 0x40
 80114f4:	d10e      	bne.n	8011514 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	68db      	ldr	r3, [r3, #12]
 80114fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011500:	2b40      	cmp	r3, #64	@ 0x40
 8011502:	d107      	bne.n	8011514 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801150c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801150e:	6878      	ldr	r0, [r7, #4]
 8011510:	f000 fa16 	bl	8011940 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	691b      	ldr	r3, [r3, #16]
 801151a:	f003 0320 	and.w	r3, r3, #32
 801151e:	2b20      	cmp	r3, #32
 8011520:	d10e      	bne.n	8011540 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	68db      	ldr	r3, [r3, #12]
 8011528:	f003 0320 	and.w	r3, r3, #32
 801152c:	2b20      	cmp	r3, #32
 801152e:	d107      	bne.n	8011540 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	f06f 0220 	mvn.w	r2, #32
 8011538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801153a:	6878      	ldr	r0, [r7, #4]
 801153c:	f000 feae 	bl	801229c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8011540:	bf00      	nop
 8011542:	3708      	adds	r7, #8
 8011544:	46bd      	mov	sp, r7
 8011546:	bd80      	pop	{r7, pc}

08011548 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8011548:	b580      	push	{r7, lr}
 801154a:	b086      	sub	sp, #24
 801154c:	af00      	add	r7, sp, #0
 801154e:	60f8      	str	r0, [r7, #12]
 8011550:	60b9      	str	r1, [r7, #8]
 8011552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011554:	2300      	movs	r3, #0
 8011556:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801155e:	2b01      	cmp	r3, #1
 8011560:	d101      	bne.n	8011566 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8011562:	2302      	movs	r3, #2
 8011564:	e0ff      	b.n	8011766 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	2201      	movs	r2, #1
 801156a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	2b14      	cmp	r3, #20
 8011572:	f200 80f0 	bhi.w	8011756 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8011576:	a201      	add	r2, pc, #4	@ (adr r2, 801157c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8011578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801157c:	080115d1 	.word	0x080115d1
 8011580:	08011757 	.word	0x08011757
 8011584:	08011757 	.word	0x08011757
 8011588:	08011757 	.word	0x08011757
 801158c:	08011611 	.word	0x08011611
 8011590:	08011757 	.word	0x08011757
 8011594:	08011757 	.word	0x08011757
 8011598:	08011757 	.word	0x08011757
 801159c:	08011653 	.word	0x08011653
 80115a0:	08011757 	.word	0x08011757
 80115a4:	08011757 	.word	0x08011757
 80115a8:	08011757 	.word	0x08011757
 80115ac:	08011693 	.word	0x08011693
 80115b0:	08011757 	.word	0x08011757
 80115b4:	08011757 	.word	0x08011757
 80115b8:	08011757 	.word	0x08011757
 80115bc:	080116d5 	.word	0x080116d5
 80115c0:	08011757 	.word	0x08011757
 80115c4:	08011757 	.word	0x08011757
 80115c8:	08011757 	.word	0x08011757
 80115cc:	08011715 	.word	0x08011715
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	68b9      	ldr	r1, [r7, #8]
 80115d6:	4618      	mov	r0, r3
 80115d8:	f000 fa5c 	bl	8011a94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	681b      	ldr	r3, [r3, #0]
 80115e0:	699a      	ldr	r2, [r3, #24]
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	f042 0208 	orr.w	r2, r2, #8
 80115ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	699a      	ldr	r2, [r3, #24]
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	f022 0204 	bic.w	r2, r2, #4
 80115fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	6999      	ldr	r1, [r3, #24]
 8011602:	68bb      	ldr	r3, [r7, #8]
 8011604:	691a      	ldr	r2, [r3, #16]
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	430a      	orrs	r2, r1
 801160c:	619a      	str	r2, [r3, #24]
      break;
 801160e:	e0a5      	b.n	801175c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	68b9      	ldr	r1, [r7, #8]
 8011616:	4618      	mov	r0, r3
 8011618:	f000 faae 	bl	8011b78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	699a      	ldr	r2, [r3, #24]
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801162a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	681b      	ldr	r3, [r3, #0]
 8011630:	699a      	ldr	r2, [r3, #24]
 8011632:	68fb      	ldr	r3, [r7, #12]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801163a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	681b      	ldr	r3, [r3, #0]
 8011640:	6999      	ldr	r1, [r3, #24]
 8011642:	68bb      	ldr	r3, [r7, #8]
 8011644:	691b      	ldr	r3, [r3, #16]
 8011646:	021a      	lsls	r2, r3, #8
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	681b      	ldr	r3, [r3, #0]
 801164c:	430a      	orrs	r2, r1
 801164e:	619a      	str	r2, [r3, #24]
      break;
 8011650:	e084      	b.n	801175c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	68b9      	ldr	r1, [r7, #8]
 8011658:	4618      	mov	r0, r3
 801165a:	f000 fb05 	bl	8011c68 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	681b      	ldr	r3, [r3, #0]
 8011662:	69da      	ldr	r2, [r3, #28]
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	f042 0208 	orr.w	r2, r2, #8
 801166c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	69da      	ldr	r2, [r3, #28]
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	681b      	ldr	r3, [r3, #0]
 8011678:	f022 0204 	bic.w	r2, r2, #4
 801167c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801167e:	68fb      	ldr	r3, [r7, #12]
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	69d9      	ldr	r1, [r3, #28]
 8011684:	68bb      	ldr	r3, [r7, #8]
 8011686:	691a      	ldr	r2, [r3, #16]
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	430a      	orrs	r2, r1
 801168e:	61da      	str	r2, [r3, #28]
      break;
 8011690:	e064      	b.n	801175c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	681b      	ldr	r3, [r3, #0]
 8011696:	68b9      	ldr	r1, [r7, #8]
 8011698:	4618      	mov	r0, r3
 801169a:	f000 fb5b 	bl	8011d54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	681b      	ldr	r3, [r3, #0]
 80116a2:	69da      	ldr	r2, [r3, #28]
 80116a4:	68fb      	ldr	r3, [r7, #12]
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80116ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	69da      	ldr	r2, [r3, #28]
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80116bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80116be:	68fb      	ldr	r3, [r7, #12]
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	69d9      	ldr	r1, [r3, #28]
 80116c4:	68bb      	ldr	r3, [r7, #8]
 80116c6:	691b      	ldr	r3, [r3, #16]
 80116c8:	021a      	lsls	r2, r3, #8
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	430a      	orrs	r2, r1
 80116d0:	61da      	str	r2, [r3, #28]
      break;
 80116d2:	e043      	b.n	801175c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	68b9      	ldr	r1, [r7, #8]
 80116da:	4618      	mov	r0, r3
 80116dc:	f000 fb92 	bl	8011e04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	f042 0208 	orr.w	r2, r2, #8
 80116ee:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80116f0:	68fb      	ldr	r3, [r7, #12]
 80116f2:	681b      	ldr	r3, [r3, #0]
 80116f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	f022 0204 	bic.w	r2, r2, #4
 80116fe:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	681b      	ldr	r3, [r3, #0]
 8011704:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8011706:	68bb      	ldr	r3, [r7, #8]
 8011708:	691a      	ldr	r2, [r3, #16]
 801170a:	68fb      	ldr	r3, [r7, #12]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	430a      	orrs	r2, r1
 8011710:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8011712:	e023      	b.n	801175c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	68b9      	ldr	r1, [r7, #8]
 801171a:	4618      	mov	r0, r3
 801171c:	f000 fbc4 	bl	8011ea8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011726:	68fb      	ldr	r3, [r7, #12]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801172e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 801173e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8011746:	68bb      	ldr	r3, [r7, #8]
 8011748:	691b      	ldr	r3, [r3, #16]
 801174a:	021a      	lsls	r2, r3, #8
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	430a      	orrs	r2, r1
 8011752:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8011754:	e002      	b.n	801175c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8011756:	2301      	movs	r3, #1
 8011758:	75fb      	strb	r3, [r7, #23]
      break;
 801175a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	2200      	movs	r2, #0
 8011760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8011764:	7dfb      	ldrb	r3, [r7, #23]
}
 8011766:	4618      	mov	r0, r3
 8011768:	3718      	adds	r7, #24
 801176a:	46bd      	mov	sp, r7
 801176c:	bd80      	pop	{r7, pc}
 801176e:	bf00      	nop

08011770 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8011770:	b580      	push	{r7, lr}
 8011772:	b084      	sub	sp, #16
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
 8011778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801177a:	2300      	movs	r3, #0
 801177c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011784:	2b01      	cmp	r3, #1
 8011786:	d101      	bne.n	801178c <HAL_TIM_ConfigClockSource+0x1c>
 8011788:	2302      	movs	r3, #2
 801178a:	e0b4      	b.n	80118f6 <HAL_TIM_ConfigClockSource+0x186>
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	2201      	movs	r2, #1
 8011790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	2202      	movs	r2, #2
 8011798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	681b      	ldr	r3, [r3, #0]
 80117a0:	689b      	ldr	r3, [r3, #8]
 80117a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80117a4:	68ba      	ldr	r2, [r7, #8]
 80117a6:	4b56      	ldr	r3, [pc, #344]	@ (8011900 <HAL_TIM_ConfigClockSource+0x190>)
 80117a8:	4013      	ands	r3, r2
 80117aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80117ac:	68bb      	ldr	r3, [r7, #8]
 80117ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80117b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	68ba      	ldr	r2, [r7, #8]
 80117ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80117bc:	683b      	ldr	r3, [r7, #0]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80117c4:	d03e      	beq.n	8011844 <HAL_TIM_ConfigClockSource+0xd4>
 80117c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80117ca:	f200 8087 	bhi.w	80118dc <HAL_TIM_ConfigClockSource+0x16c>
 80117ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80117d2:	f000 8086 	beq.w	80118e2 <HAL_TIM_ConfigClockSource+0x172>
 80117d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80117da:	d87f      	bhi.n	80118dc <HAL_TIM_ConfigClockSource+0x16c>
 80117dc:	2b70      	cmp	r3, #112	@ 0x70
 80117de:	d01a      	beq.n	8011816 <HAL_TIM_ConfigClockSource+0xa6>
 80117e0:	2b70      	cmp	r3, #112	@ 0x70
 80117e2:	d87b      	bhi.n	80118dc <HAL_TIM_ConfigClockSource+0x16c>
 80117e4:	2b60      	cmp	r3, #96	@ 0x60
 80117e6:	d050      	beq.n	801188a <HAL_TIM_ConfigClockSource+0x11a>
 80117e8:	2b60      	cmp	r3, #96	@ 0x60
 80117ea:	d877      	bhi.n	80118dc <HAL_TIM_ConfigClockSource+0x16c>
 80117ec:	2b50      	cmp	r3, #80	@ 0x50
 80117ee:	d03c      	beq.n	801186a <HAL_TIM_ConfigClockSource+0xfa>
 80117f0:	2b50      	cmp	r3, #80	@ 0x50
 80117f2:	d873      	bhi.n	80118dc <HAL_TIM_ConfigClockSource+0x16c>
 80117f4:	2b40      	cmp	r3, #64	@ 0x40
 80117f6:	d058      	beq.n	80118aa <HAL_TIM_ConfigClockSource+0x13a>
 80117f8:	2b40      	cmp	r3, #64	@ 0x40
 80117fa:	d86f      	bhi.n	80118dc <HAL_TIM_ConfigClockSource+0x16c>
 80117fc:	2b30      	cmp	r3, #48	@ 0x30
 80117fe:	d064      	beq.n	80118ca <HAL_TIM_ConfigClockSource+0x15a>
 8011800:	2b30      	cmp	r3, #48	@ 0x30
 8011802:	d86b      	bhi.n	80118dc <HAL_TIM_ConfigClockSource+0x16c>
 8011804:	2b20      	cmp	r3, #32
 8011806:	d060      	beq.n	80118ca <HAL_TIM_ConfigClockSource+0x15a>
 8011808:	2b20      	cmp	r3, #32
 801180a:	d867      	bhi.n	80118dc <HAL_TIM_ConfigClockSource+0x16c>
 801180c:	2b00      	cmp	r3, #0
 801180e:	d05c      	beq.n	80118ca <HAL_TIM_ConfigClockSource+0x15a>
 8011810:	2b10      	cmp	r3, #16
 8011812:	d05a      	beq.n	80118ca <HAL_TIM_ConfigClockSource+0x15a>
 8011814:	e062      	b.n	80118dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 801181a:	683b      	ldr	r3, [r7, #0]
 801181c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801181e:	683b      	ldr	r3, [r7, #0]
 8011820:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011822:	683b      	ldr	r3, [r7, #0]
 8011824:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8011826:	f000 fc0d 	bl	8012044 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	689b      	ldr	r3, [r3, #8]
 8011830:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8011832:	68bb      	ldr	r3, [r7, #8]
 8011834:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8011838:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	68ba      	ldr	r2, [r7, #8]
 8011840:	609a      	str	r2, [r3, #8]
      break;
 8011842:	e04f      	b.n	80118e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801184c:	683b      	ldr	r3, [r7, #0]
 801184e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011850:	683b      	ldr	r3, [r7, #0]
 8011852:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8011854:	f000 fbf6 	bl	8012044 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	689a      	ldr	r2, [r3, #8]
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8011866:	609a      	str	r2, [r3, #8]
      break;
 8011868:	e03c      	b.n	80118e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801186e:	683b      	ldr	r3, [r7, #0]
 8011870:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011872:	683b      	ldr	r3, [r7, #0]
 8011874:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8011876:	461a      	mov	r2, r3
 8011878:	f000 fb6a 	bl	8011f50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	2150      	movs	r1, #80	@ 0x50
 8011882:	4618      	mov	r0, r3
 8011884:	f000 fbc3 	bl	801200e <TIM_ITRx_SetConfig>
      break;
 8011888:	e02c      	b.n	80118e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801188e:	683b      	ldr	r3, [r7, #0]
 8011890:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8011892:	683b      	ldr	r3, [r7, #0]
 8011894:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8011896:	461a      	mov	r2, r3
 8011898:	f000 fb89 	bl	8011fae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	681b      	ldr	r3, [r3, #0]
 80118a0:	2160      	movs	r1, #96	@ 0x60
 80118a2:	4618      	mov	r0, r3
 80118a4:	f000 fbb3 	bl	801200e <TIM_ITRx_SetConfig>
      break;
 80118a8:	e01c      	b.n	80118e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80118ae:	683b      	ldr	r3, [r7, #0]
 80118b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80118b2:	683b      	ldr	r3, [r7, #0]
 80118b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80118b6:	461a      	mov	r2, r3
 80118b8:	f000 fb4a 	bl	8011f50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	2140      	movs	r1, #64	@ 0x40
 80118c2:	4618      	mov	r0, r3
 80118c4:	f000 fba3 	bl	801200e <TIM_ITRx_SetConfig>
      break;
 80118c8:	e00c      	b.n	80118e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	681a      	ldr	r2, [r3, #0]
 80118ce:	683b      	ldr	r3, [r7, #0]
 80118d0:	681b      	ldr	r3, [r3, #0]
 80118d2:	4619      	mov	r1, r3
 80118d4:	4610      	mov	r0, r2
 80118d6:	f000 fb9a 	bl	801200e <TIM_ITRx_SetConfig>
      break;
 80118da:	e003      	b.n	80118e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80118dc:	2301      	movs	r3, #1
 80118de:	73fb      	strb	r3, [r7, #15]
      break;
 80118e0:	e000      	b.n	80118e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80118e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	2201      	movs	r2, #1
 80118e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	2200      	movs	r2, #0
 80118f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80118f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80118f6:	4618      	mov	r0, r3
 80118f8:	3710      	adds	r7, #16
 80118fa:	46bd      	mov	sp, r7
 80118fc:	bd80      	pop	{r7, pc}
 80118fe:	bf00      	nop
 8011900:	fffeff88 	.word	0xfffeff88

08011904 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8011904:	b480      	push	{r7}
 8011906:	b083      	sub	sp, #12
 8011908:	af00      	add	r7, sp, #0
 801190a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801190c:	bf00      	nop
 801190e:	370c      	adds	r7, #12
 8011910:	46bd      	mov	sp, r7
 8011912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011916:	4770      	bx	lr

08011918 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011918:	b480      	push	{r7}
 801191a:	b083      	sub	sp, #12
 801191c:	af00      	add	r7, sp, #0
 801191e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8011920:	bf00      	nop
 8011922:	370c      	adds	r7, #12
 8011924:	46bd      	mov	sp, r7
 8011926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801192a:	4770      	bx	lr

0801192c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 801192c:	b480      	push	{r7}
 801192e:	b083      	sub	sp, #12
 8011930:	af00      	add	r7, sp, #0
 8011932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8011934:	bf00      	nop
 8011936:	370c      	adds	r7, #12
 8011938:	46bd      	mov	sp, r7
 801193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193e:	4770      	bx	lr

08011940 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8011940:	b480      	push	{r7}
 8011942:	b083      	sub	sp, #12
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8011948:	bf00      	nop
 801194a:	370c      	adds	r7, #12
 801194c:	46bd      	mov	sp, r7
 801194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011952:	4770      	bx	lr

08011954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8011954:	b480      	push	{r7}
 8011956:	b085      	sub	sp, #20
 8011958:	af00      	add	r7, sp, #0
 801195a:	6078      	str	r0, [r7, #4]
 801195c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	4a40      	ldr	r2, [pc, #256]	@ (8011a68 <TIM_Base_SetConfig+0x114>)
 8011968:	4293      	cmp	r3, r2
 801196a:	d013      	beq.n	8011994 <TIM_Base_SetConfig+0x40>
 801196c:	687b      	ldr	r3, [r7, #4]
 801196e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011972:	d00f      	beq.n	8011994 <TIM_Base_SetConfig+0x40>
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	4a3d      	ldr	r2, [pc, #244]	@ (8011a6c <TIM_Base_SetConfig+0x118>)
 8011978:	4293      	cmp	r3, r2
 801197a:	d00b      	beq.n	8011994 <TIM_Base_SetConfig+0x40>
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	4a3c      	ldr	r2, [pc, #240]	@ (8011a70 <TIM_Base_SetConfig+0x11c>)
 8011980:	4293      	cmp	r3, r2
 8011982:	d007      	beq.n	8011994 <TIM_Base_SetConfig+0x40>
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	4a3b      	ldr	r2, [pc, #236]	@ (8011a74 <TIM_Base_SetConfig+0x120>)
 8011988:	4293      	cmp	r3, r2
 801198a:	d003      	beq.n	8011994 <TIM_Base_SetConfig+0x40>
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	4a3a      	ldr	r2, [pc, #232]	@ (8011a78 <TIM_Base_SetConfig+0x124>)
 8011990:	4293      	cmp	r3, r2
 8011992:	d108      	bne.n	80119a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801199a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801199c:	683b      	ldr	r3, [r7, #0]
 801199e:	685b      	ldr	r3, [r3, #4]
 80119a0:	68fa      	ldr	r2, [r7, #12]
 80119a2:	4313      	orrs	r3, r2
 80119a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	4a2f      	ldr	r2, [pc, #188]	@ (8011a68 <TIM_Base_SetConfig+0x114>)
 80119aa:	4293      	cmp	r3, r2
 80119ac:	d02b      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80119b4:	d027      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	4a2c      	ldr	r2, [pc, #176]	@ (8011a6c <TIM_Base_SetConfig+0x118>)
 80119ba:	4293      	cmp	r3, r2
 80119bc:	d023      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	4a2b      	ldr	r2, [pc, #172]	@ (8011a70 <TIM_Base_SetConfig+0x11c>)
 80119c2:	4293      	cmp	r3, r2
 80119c4:	d01f      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	4a2a      	ldr	r2, [pc, #168]	@ (8011a74 <TIM_Base_SetConfig+0x120>)
 80119ca:	4293      	cmp	r3, r2
 80119cc:	d01b      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	4a29      	ldr	r2, [pc, #164]	@ (8011a78 <TIM_Base_SetConfig+0x124>)
 80119d2:	4293      	cmp	r3, r2
 80119d4:	d017      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	4a28      	ldr	r2, [pc, #160]	@ (8011a7c <TIM_Base_SetConfig+0x128>)
 80119da:	4293      	cmp	r3, r2
 80119dc:	d013      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	4a27      	ldr	r2, [pc, #156]	@ (8011a80 <TIM_Base_SetConfig+0x12c>)
 80119e2:	4293      	cmp	r3, r2
 80119e4:	d00f      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	4a26      	ldr	r2, [pc, #152]	@ (8011a84 <TIM_Base_SetConfig+0x130>)
 80119ea:	4293      	cmp	r3, r2
 80119ec:	d00b      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	4a25      	ldr	r2, [pc, #148]	@ (8011a88 <TIM_Base_SetConfig+0x134>)
 80119f2:	4293      	cmp	r3, r2
 80119f4:	d007      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	4a24      	ldr	r2, [pc, #144]	@ (8011a8c <TIM_Base_SetConfig+0x138>)
 80119fa:	4293      	cmp	r3, r2
 80119fc:	d003      	beq.n	8011a06 <TIM_Base_SetConfig+0xb2>
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	4a23      	ldr	r2, [pc, #140]	@ (8011a90 <TIM_Base_SetConfig+0x13c>)
 8011a02:	4293      	cmp	r3, r2
 8011a04:	d108      	bne.n	8011a18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8011a06:	68fb      	ldr	r3, [r7, #12]
 8011a08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8011a0e:	683b      	ldr	r3, [r7, #0]
 8011a10:	68db      	ldr	r3, [r3, #12]
 8011a12:	68fa      	ldr	r2, [r7, #12]
 8011a14:	4313      	orrs	r3, r2
 8011a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	695b      	ldr	r3, [r3, #20]
 8011a22:	4313      	orrs	r3, r2
 8011a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	68fa      	ldr	r2, [r7, #12]
 8011a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8011a2c:	683b      	ldr	r3, [r7, #0]
 8011a2e:	689a      	ldr	r2, [r3, #8]
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8011a34:	683b      	ldr	r3, [r7, #0]
 8011a36:	681a      	ldr	r2, [r3, #0]
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8011a68 <TIM_Base_SetConfig+0x114>)
 8011a40:	4293      	cmp	r3, r2
 8011a42:	d003      	beq.n	8011a4c <TIM_Base_SetConfig+0xf8>
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	4a0c      	ldr	r2, [pc, #48]	@ (8011a78 <TIM_Base_SetConfig+0x124>)
 8011a48:	4293      	cmp	r3, r2
 8011a4a:	d103      	bne.n	8011a54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011a4c:	683b      	ldr	r3, [r7, #0]
 8011a4e:	691a      	ldr	r2, [r3, #16]
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	2201      	movs	r2, #1
 8011a58:	615a      	str	r2, [r3, #20]
}
 8011a5a:	bf00      	nop
 8011a5c:	3714      	adds	r7, #20
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a64:	4770      	bx	lr
 8011a66:	bf00      	nop
 8011a68:	40010000 	.word	0x40010000
 8011a6c:	40000400 	.word	0x40000400
 8011a70:	40000800 	.word	0x40000800
 8011a74:	40000c00 	.word	0x40000c00
 8011a78:	40010400 	.word	0x40010400
 8011a7c:	40014000 	.word	0x40014000
 8011a80:	40014400 	.word	0x40014400
 8011a84:	40014800 	.word	0x40014800
 8011a88:	40001800 	.word	0x40001800
 8011a8c:	40001c00 	.word	0x40001c00
 8011a90:	40002000 	.word	0x40002000

08011a94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011a94:	b480      	push	{r7}
 8011a96:	b087      	sub	sp, #28
 8011a98:	af00      	add	r7, sp, #0
 8011a9a:	6078      	str	r0, [r7, #4]
 8011a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	6a1b      	ldr	r3, [r3, #32]
 8011aa2:	f023 0201 	bic.w	r2, r3, #1
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	6a1b      	ldr	r3, [r3, #32]
 8011aae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	685b      	ldr	r3, [r3, #4]
 8011ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	699b      	ldr	r3, [r3, #24]
 8011aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8011abc:	68fa      	ldr	r2, [r7, #12]
 8011abe:	4b2b      	ldr	r3, [pc, #172]	@ (8011b6c <TIM_OC1_SetConfig+0xd8>)
 8011ac0:	4013      	ands	r3, r2
 8011ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	f023 0303 	bic.w	r3, r3, #3
 8011aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011acc:	683b      	ldr	r3, [r7, #0]
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	68fa      	ldr	r2, [r7, #12]
 8011ad2:	4313      	orrs	r3, r2
 8011ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8011ad6:	697b      	ldr	r3, [r7, #20]
 8011ad8:	f023 0302 	bic.w	r3, r3, #2
 8011adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8011ade:	683b      	ldr	r3, [r7, #0]
 8011ae0:	689b      	ldr	r3, [r3, #8]
 8011ae2:	697a      	ldr	r2, [r7, #20]
 8011ae4:	4313      	orrs	r3, r2
 8011ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	4a21      	ldr	r2, [pc, #132]	@ (8011b70 <TIM_OC1_SetConfig+0xdc>)
 8011aec:	4293      	cmp	r3, r2
 8011aee:	d003      	beq.n	8011af8 <TIM_OC1_SetConfig+0x64>
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	4a20      	ldr	r2, [pc, #128]	@ (8011b74 <TIM_OC1_SetConfig+0xe0>)
 8011af4:	4293      	cmp	r3, r2
 8011af6:	d10c      	bne.n	8011b12 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8011af8:	697b      	ldr	r3, [r7, #20]
 8011afa:	f023 0308 	bic.w	r3, r3, #8
 8011afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8011b00:	683b      	ldr	r3, [r7, #0]
 8011b02:	68db      	ldr	r3, [r3, #12]
 8011b04:	697a      	ldr	r2, [r7, #20]
 8011b06:	4313      	orrs	r3, r2
 8011b08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8011b0a:	697b      	ldr	r3, [r7, #20]
 8011b0c:	f023 0304 	bic.w	r3, r3, #4
 8011b10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	4a16      	ldr	r2, [pc, #88]	@ (8011b70 <TIM_OC1_SetConfig+0xdc>)
 8011b16:	4293      	cmp	r3, r2
 8011b18:	d003      	beq.n	8011b22 <TIM_OC1_SetConfig+0x8e>
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	4a15      	ldr	r2, [pc, #84]	@ (8011b74 <TIM_OC1_SetConfig+0xe0>)
 8011b1e:	4293      	cmp	r3, r2
 8011b20:	d111      	bne.n	8011b46 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8011b22:	693b      	ldr	r3, [r7, #16]
 8011b24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011b28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8011b2a:	693b      	ldr	r3, [r7, #16]
 8011b2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8011b30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8011b32:	683b      	ldr	r3, [r7, #0]
 8011b34:	695b      	ldr	r3, [r3, #20]
 8011b36:	693a      	ldr	r2, [r7, #16]
 8011b38:	4313      	orrs	r3, r2
 8011b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8011b3c:	683b      	ldr	r3, [r7, #0]
 8011b3e:	699b      	ldr	r3, [r3, #24]
 8011b40:	693a      	ldr	r2, [r7, #16]
 8011b42:	4313      	orrs	r3, r2
 8011b44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	693a      	ldr	r2, [r7, #16]
 8011b4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	68fa      	ldr	r2, [r7, #12]
 8011b50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8011b52:	683b      	ldr	r3, [r7, #0]
 8011b54:	685a      	ldr	r2, [r3, #4]
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	697a      	ldr	r2, [r7, #20]
 8011b5e:	621a      	str	r2, [r3, #32]
}
 8011b60:	bf00      	nop
 8011b62:	371c      	adds	r7, #28
 8011b64:	46bd      	mov	sp, r7
 8011b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b6a:	4770      	bx	lr
 8011b6c:	fffeff8f 	.word	0xfffeff8f
 8011b70:	40010000 	.word	0x40010000
 8011b74:	40010400 	.word	0x40010400

08011b78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011b78:	b480      	push	{r7}
 8011b7a:	b087      	sub	sp, #28
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	6078      	str	r0, [r7, #4]
 8011b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	6a1b      	ldr	r3, [r3, #32]
 8011b86:	f023 0210 	bic.w	r2, r3, #16
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	6a1b      	ldr	r3, [r3, #32]
 8011b92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	685b      	ldr	r3, [r3, #4]
 8011b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	699b      	ldr	r3, [r3, #24]
 8011b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8011ba0:	68fa      	ldr	r2, [r7, #12]
 8011ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8011c5c <TIM_OC2_SetConfig+0xe4>)
 8011ba4:	4013      	ands	r3, r2
 8011ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8011ba8:	68fb      	ldr	r3, [r7, #12]
 8011baa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011bae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011bb0:	683b      	ldr	r3, [r7, #0]
 8011bb2:	681b      	ldr	r3, [r3, #0]
 8011bb4:	021b      	lsls	r3, r3, #8
 8011bb6:	68fa      	ldr	r2, [r7, #12]
 8011bb8:	4313      	orrs	r3, r2
 8011bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8011bbc:	697b      	ldr	r3, [r7, #20]
 8011bbe:	f023 0320 	bic.w	r3, r3, #32
 8011bc2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8011bc4:	683b      	ldr	r3, [r7, #0]
 8011bc6:	689b      	ldr	r3, [r3, #8]
 8011bc8:	011b      	lsls	r3, r3, #4
 8011bca:	697a      	ldr	r2, [r7, #20]
 8011bcc:	4313      	orrs	r3, r2
 8011bce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	4a23      	ldr	r2, [pc, #140]	@ (8011c60 <TIM_OC2_SetConfig+0xe8>)
 8011bd4:	4293      	cmp	r3, r2
 8011bd6:	d003      	beq.n	8011be0 <TIM_OC2_SetConfig+0x68>
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	4a22      	ldr	r2, [pc, #136]	@ (8011c64 <TIM_OC2_SetConfig+0xec>)
 8011bdc:	4293      	cmp	r3, r2
 8011bde:	d10d      	bne.n	8011bfc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8011be0:	697b      	ldr	r3, [r7, #20]
 8011be2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011be6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8011be8:	683b      	ldr	r3, [r7, #0]
 8011bea:	68db      	ldr	r3, [r3, #12]
 8011bec:	011b      	lsls	r3, r3, #4
 8011bee:	697a      	ldr	r2, [r7, #20]
 8011bf0:	4313      	orrs	r3, r2
 8011bf2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8011bf4:	697b      	ldr	r3, [r7, #20]
 8011bf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011bfa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	4a18      	ldr	r2, [pc, #96]	@ (8011c60 <TIM_OC2_SetConfig+0xe8>)
 8011c00:	4293      	cmp	r3, r2
 8011c02:	d003      	beq.n	8011c0c <TIM_OC2_SetConfig+0x94>
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	4a17      	ldr	r2, [pc, #92]	@ (8011c64 <TIM_OC2_SetConfig+0xec>)
 8011c08:	4293      	cmp	r3, r2
 8011c0a:	d113      	bne.n	8011c34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8011c0c:	693b      	ldr	r3, [r7, #16]
 8011c0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8011c12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8011c14:	693b      	ldr	r3, [r7, #16]
 8011c16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8011c1c:	683b      	ldr	r3, [r7, #0]
 8011c1e:	695b      	ldr	r3, [r3, #20]
 8011c20:	009b      	lsls	r3, r3, #2
 8011c22:	693a      	ldr	r2, [r7, #16]
 8011c24:	4313      	orrs	r3, r2
 8011c26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8011c28:	683b      	ldr	r3, [r7, #0]
 8011c2a:	699b      	ldr	r3, [r3, #24]
 8011c2c:	009b      	lsls	r3, r3, #2
 8011c2e:	693a      	ldr	r2, [r7, #16]
 8011c30:	4313      	orrs	r3, r2
 8011c32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	693a      	ldr	r2, [r7, #16]
 8011c38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	68fa      	ldr	r2, [r7, #12]
 8011c3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8011c40:	683b      	ldr	r3, [r7, #0]
 8011c42:	685a      	ldr	r2, [r3, #4]
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	697a      	ldr	r2, [r7, #20]
 8011c4c:	621a      	str	r2, [r3, #32]
}
 8011c4e:	bf00      	nop
 8011c50:	371c      	adds	r7, #28
 8011c52:	46bd      	mov	sp, r7
 8011c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c58:	4770      	bx	lr
 8011c5a:	bf00      	nop
 8011c5c:	feff8fff 	.word	0xfeff8fff
 8011c60:	40010000 	.word	0x40010000
 8011c64:	40010400 	.word	0x40010400

08011c68 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011c68:	b480      	push	{r7}
 8011c6a:	b087      	sub	sp, #28
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	6078      	str	r0, [r7, #4]
 8011c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	6a1b      	ldr	r3, [r3, #32]
 8011c76:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	6a1b      	ldr	r3, [r3, #32]
 8011c82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	685b      	ldr	r3, [r3, #4]
 8011c88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	69db      	ldr	r3, [r3, #28]
 8011c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8011c90:	68fa      	ldr	r2, [r7, #12]
 8011c92:	4b2d      	ldr	r3, [pc, #180]	@ (8011d48 <TIM_OC3_SetConfig+0xe0>)
 8011c94:	4013      	ands	r3, r2
 8011c96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	f023 0303 	bic.w	r3, r3, #3
 8011c9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011ca0:	683b      	ldr	r3, [r7, #0]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	68fa      	ldr	r2, [r7, #12]
 8011ca6:	4313      	orrs	r3, r2
 8011ca8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8011caa:	697b      	ldr	r3, [r7, #20]
 8011cac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8011cb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8011cb2:	683b      	ldr	r3, [r7, #0]
 8011cb4:	689b      	ldr	r3, [r3, #8]
 8011cb6:	021b      	lsls	r3, r3, #8
 8011cb8:	697a      	ldr	r2, [r7, #20]
 8011cba:	4313      	orrs	r3, r2
 8011cbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	4a22      	ldr	r2, [pc, #136]	@ (8011d4c <TIM_OC3_SetConfig+0xe4>)
 8011cc2:	4293      	cmp	r3, r2
 8011cc4:	d003      	beq.n	8011cce <TIM_OC3_SetConfig+0x66>
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	4a21      	ldr	r2, [pc, #132]	@ (8011d50 <TIM_OC3_SetConfig+0xe8>)
 8011cca:	4293      	cmp	r3, r2
 8011ccc:	d10d      	bne.n	8011cea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8011cce:	697b      	ldr	r3, [r7, #20]
 8011cd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8011cd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8011cd6:	683b      	ldr	r3, [r7, #0]
 8011cd8:	68db      	ldr	r3, [r3, #12]
 8011cda:	021b      	lsls	r3, r3, #8
 8011cdc:	697a      	ldr	r2, [r7, #20]
 8011cde:	4313      	orrs	r3, r2
 8011ce0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8011ce2:	697b      	ldr	r3, [r7, #20]
 8011ce4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8011ce8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	4a17      	ldr	r2, [pc, #92]	@ (8011d4c <TIM_OC3_SetConfig+0xe4>)
 8011cee:	4293      	cmp	r3, r2
 8011cf0:	d003      	beq.n	8011cfa <TIM_OC3_SetConfig+0x92>
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	4a16      	ldr	r2, [pc, #88]	@ (8011d50 <TIM_OC3_SetConfig+0xe8>)
 8011cf6:	4293      	cmp	r3, r2
 8011cf8:	d113      	bne.n	8011d22 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8011cfa:	693b      	ldr	r3, [r7, #16]
 8011cfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8011d02:	693b      	ldr	r3, [r7, #16]
 8011d04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8011d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8011d0a:	683b      	ldr	r3, [r7, #0]
 8011d0c:	695b      	ldr	r3, [r3, #20]
 8011d0e:	011b      	lsls	r3, r3, #4
 8011d10:	693a      	ldr	r2, [r7, #16]
 8011d12:	4313      	orrs	r3, r2
 8011d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8011d16:	683b      	ldr	r3, [r7, #0]
 8011d18:	699b      	ldr	r3, [r3, #24]
 8011d1a:	011b      	lsls	r3, r3, #4
 8011d1c:	693a      	ldr	r2, [r7, #16]
 8011d1e:	4313      	orrs	r3, r2
 8011d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	693a      	ldr	r2, [r7, #16]
 8011d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	68fa      	ldr	r2, [r7, #12]
 8011d2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8011d2e:	683b      	ldr	r3, [r7, #0]
 8011d30:	685a      	ldr	r2, [r3, #4]
 8011d32:	687b      	ldr	r3, [r7, #4]
 8011d34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	697a      	ldr	r2, [r7, #20]
 8011d3a:	621a      	str	r2, [r3, #32]
}
 8011d3c:	bf00      	nop
 8011d3e:	371c      	adds	r7, #28
 8011d40:	46bd      	mov	sp, r7
 8011d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d46:	4770      	bx	lr
 8011d48:	fffeff8f 	.word	0xfffeff8f
 8011d4c:	40010000 	.word	0x40010000
 8011d50:	40010400 	.word	0x40010400

08011d54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8011d54:	b480      	push	{r7}
 8011d56:	b087      	sub	sp, #28
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	6078      	str	r0, [r7, #4]
 8011d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	6a1b      	ldr	r3, [r3, #32]
 8011d62:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	6a1b      	ldr	r3, [r3, #32]
 8011d6e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	685b      	ldr	r3, [r3, #4]
 8011d74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	69db      	ldr	r3, [r3, #28]
 8011d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8011d7c:	68fa      	ldr	r2, [r7, #12]
 8011d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8011df8 <TIM_OC4_SetConfig+0xa4>)
 8011d80:	4013      	ands	r3, r2
 8011d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8011d8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011d8c:	683b      	ldr	r3, [r7, #0]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	021b      	lsls	r3, r3, #8
 8011d92:	68fa      	ldr	r2, [r7, #12]
 8011d94:	4313      	orrs	r3, r2
 8011d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8011d98:	693b      	ldr	r3, [r7, #16]
 8011d9a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8011d9e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8011da0:	683b      	ldr	r3, [r7, #0]
 8011da2:	689b      	ldr	r3, [r3, #8]
 8011da4:	031b      	lsls	r3, r3, #12
 8011da6:	693a      	ldr	r2, [r7, #16]
 8011da8:	4313      	orrs	r3, r2
 8011daa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	4a13      	ldr	r2, [pc, #76]	@ (8011dfc <TIM_OC4_SetConfig+0xa8>)
 8011db0:	4293      	cmp	r3, r2
 8011db2:	d003      	beq.n	8011dbc <TIM_OC4_SetConfig+0x68>
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	4a12      	ldr	r2, [pc, #72]	@ (8011e00 <TIM_OC4_SetConfig+0xac>)
 8011db8:	4293      	cmp	r3, r2
 8011dba:	d109      	bne.n	8011dd0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8011dbc:	697b      	ldr	r3, [r7, #20]
 8011dbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011dc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8011dc4:	683b      	ldr	r3, [r7, #0]
 8011dc6:	695b      	ldr	r3, [r3, #20]
 8011dc8:	019b      	lsls	r3, r3, #6
 8011dca:	697a      	ldr	r2, [r7, #20]
 8011dcc:	4313      	orrs	r3, r2
 8011dce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	697a      	ldr	r2, [r7, #20]
 8011dd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	68fa      	ldr	r2, [r7, #12]
 8011dda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8011ddc:	683b      	ldr	r3, [r7, #0]
 8011dde:	685a      	ldr	r2, [r3, #4]
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	693a      	ldr	r2, [r7, #16]
 8011de8:	621a      	str	r2, [r3, #32]
}
 8011dea:	bf00      	nop
 8011dec:	371c      	adds	r7, #28
 8011dee:	46bd      	mov	sp, r7
 8011df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df4:	4770      	bx	lr
 8011df6:	bf00      	nop
 8011df8:	feff8fff 	.word	0xfeff8fff
 8011dfc:	40010000 	.word	0x40010000
 8011e00:	40010400 	.word	0x40010400

08011e04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8011e04:	b480      	push	{r7}
 8011e06:	b087      	sub	sp, #28
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	6078      	str	r0, [r7, #4]
 8011e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	6a1b      	ldr	r3, [r3, #32]
 8011e12:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	6a1b      	ldr	r3, [r3, #32]
 8011e1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	685b      	ldr	r3, [r3, #4]
 8011e24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8011e2c:	68fa      	ldr	r2, [r7, #12]
 8011e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8011e9c <TIM_OC5_SetConfig+0x98>)
 8011e30:	4013      	ands	r3, r2
 8011e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8011e34:	683b      	ldr	r3, [r7, #0]
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	68fa      	ldr	r2, [r7, #12]
 8011e3a:	4313      	orrs	r3, r2
 8011e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8011e3e:	693b      	ldr	r3, [r7, #16]
 8011e40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8011e44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8011e46:	683b      	ldr	r3, [r7, #0]
 8011e48:	689b      	ldr	r3, [r3, #8]
 8011e4a:	041b      	lsls	r3, r3, #16
 8011e4c:	693a      	ldr	r2, [r7, #16]
 8011e4e:	4313      	orrs	r3, r2
 8011e50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	4a12      	ldr	r2, [pc, #72]	@ (8011ea0 <TIM_OC5_SetConfig+0x9c>)
 8011e56:	4293      	cmp	r3, r2
 8011e58:	d003      	beq.n	8011e62 <TIM_OC5_SetConfig+0x5e>
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	4a11      	ldr	r2, [pc, #68]	@ (8011ea4 <TIM_OC5_SetConfig+0xa0>)
 8011e5e:	4293      	cmp	r3, r2
 8011e60:	d109      	bne.n	8011e76 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8011e62:	697b      	ldr	r3, [r7, #20]
 8011e64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8011e68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8011e6a:	683b      	ldr	r3, [r7, #0]
 8011e6c:	695b      	ldr	r3, [r3, #20]
 8011e6e:	021b      	lsls	r3, r3, #8
 8011e70:	697a      	ldr	r2, [r7, #20]
 8011e72:	4313      	orrs	r3, r2
 8011e74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	697a      	ldr	r2, [r7, #20]
 8011e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	68fa      	ldr	r2, [r7, #12]
 8011e80:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8011e82:	683b      	ldr	r3, [r7, #0]
 8011e84:	685a      	ldr	r2, [r3, #4]
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	693a      	ldr	r2, [r7, #16]
 8011e8e:	621a      	str	r2, [r3, #32]
}
 8011e90:	bf00      	nop
 8011e92:	371c      	adds	r7, #28
 8011e94:	46bd      	mov	sp, r7
 8011e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e9a:	4770      	bx	lr
 8011e9c:	fffeff8f 	.word	0xfffeff8f
 8011ea0:	40010000 	.word	0x40010000
 8011ea4:	40010400 	.word	0x40010400

08011ea8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8011ea8:	b480      	push	{r7}
 8011eaa:	b087      	sub	sp, #28
 8011eac:	af00      	add	r7, sp, #0
 8011eae:	6078      	str	r0, [r7, #4]
 8011eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8011eb2:	687b      	ldr	r3, [r7, #4]
 8011eb4:	6a1b      	ldr	r3, [r3, #32]
 8011eb6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	6a1b      	ldr	r3, [r3, #32]
 8011ec2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	685b      	ldr	r3, [r3, #4]
 8011ec8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8011ed0:	68fa      	ldr	r2, [r7, #12]
 8011ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8011f44 <TIM_OC6_SetConfig+0x9c>)
 8011ed4:	4013      	ands	r3, r2
 8011ed6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8011ed8:	683b      	ldr	r3, [r7, #0]
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	021b      	lsls	r3, r3, #8
 8011ede:	68fa      	ldr	r2, [r7, #12]
 8011ee0:	4313      	orrs	r3, r2
 8011ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8011ee4:	693b      	ldr	r3, [r7, #16]
 8011ee6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011eea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8011eec:	683b      	ldr	r3, [r7, #0]
 8011eee:	689b      	ldr	r3, [r3, #8]
 8011ef0:	051b      	lsls	r3, r3, #20
 8011ef2:	693a      	ldr	r2, [r7, #16]
 8011ef4:	4313      	orrs	r3, r2
 8011ef6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	4a13      	ldr	r2, [pc, #76]	@ (8011f48 <TIM_OC6_SetConfig+0xa0>)
 8011efc:	4293      	cmp	r3, r2
 8011efe:	d003      	beq.n	8011f08 <TIM_OC6_SetConfig+0x60>
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	4a12      	ldr	r2, [pc, #72]	@ (8011f4c <TIM_OC6_SetConfig+0xa4>)
 8011f04:	4293      	cmp	r3, r2
 8011f06:	d109      	bne.n	8011f1c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8011f08:	697b      	ldr	r3, [r7, #20]
 8011f0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8011f0e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8011f10:	683b      	ldr	r3, [r7, #0]
 8011f12:	695b      	ldr	r3, [r3, #20]
 8011f14:	029b      	lsls	r3, r3, #10
 8011f16:	697a      	ldr	r2, [r7, #20]
 8011f18:	4313      	orrs	r3, r2
 8011f1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	697a      	ldr	r2, [r7, #20]
 8011f20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	68fa      	ldr	r2, [r7, #12]
 8011f26:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8011f28:	683b      	ldr	r3, [r7, #0]
 8011f2a:	685a      	ldr	r2, [r3, #4]
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	693a      	ldr	r2, [r7, #16]
 8011f34:	621a      	str	r2, [r3, #32]
}
 8011f36:	bf00      	nop
 8011f38:	371c      	adds	r7, #28
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f40:	4770      	bx	lr
 8011f42:	bf00      	nop
 8011f44:	feff8fff 	.word	0xfeff8fff
 8011f48:	40010000 	.word	0x40010000
 8011f4c:	40010400 	.word	0x40010400

08011f50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011f50:	b480      	push	{r7}
 8011f52:	b087      	sub	sp, #28
 8011f54:	af00      	add	r7, sp, #0
 8011f56:	60f8      	str	r0, [r7, #12]
 8011f58:	60b9      	str	r1, [r7, #8]
 8011f5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	6a1b      	ldr	r3, [r3, #32]
 8011f60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011f62:	68fb      	ldr	r3, [r7, #12]
 8011f64:	6a1b      	ldr	r3, [r3, #32]
 8011f66:	f023 0201 	bic.w	r2, r3, #1
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	699b      	ldr	r3, [r3, #24]
 8011f72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011f74:	693b      	ldr	r3, [r7, #16]
 8011f76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8011f7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	011b      	lsls	r3, r3, #4
 8011f80:	693a      	ldr	r2, [r7, #16]
 8011f82:	4313      	orrs	r3, r2
 8011f84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8011f86:	697b      	ldr	r3, [r7, #20]
 8011f88:	f023 030a 	bic.w	r3, r3, #10
 8011f8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8011f8e:	697a      	ldr	r2, [r7, #20]
 8011f90:	68bb      	ldr	r3, [r7, #8]
 8011f92:	4313      	orrs	r3, r2
 8011f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011f96:	68fb      	ldr	r3, [r7, #12]
 8011f98:	693a      	ldr	r2, [r7, #16]
 8011f9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	697a      	ldr	r2, [r7, #20]
 8011fa0:	621a      	str	r2, [r3, #32]
}
 8011fa2:	bf00      	nop
 8011fa4:	371c      	adds	r7, #28
 8011fa6:	46bd      	mov	sp, r7
 8011fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fac:	4770      	bx	lr

08011fae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011fae:	b480      	push	{r7}
 8011fb0:	b087      	sub	sp, #28
 8011fb2:	af00      	add	r7, sp, #0
 8011fb4:	60f8      	str	r0, [r7, #12]
 8011fb6:	60b9      	str	r1, [r7, #8]
 8011fb8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011fba:	68fb      	ldr	r3, [r7, #12]
 8011fbc:	6a1b      	ldr	r3, [r3, #32]
 8011fbe:	f023 0210 	bic.w	r2, r3, #16
 8011fc2:	68fb      	ldr	r3, [r7, #12]
 8011fc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	699b      	ldr	r3, [r3, #24]
 8011fca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	6a1b      	ldr	r3, [r3, #32]
 8011fd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011fd2:	697b      	ldr	r3, [r7, #20]
 8011fd4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8011fd8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	031b      	lsls	r3, r3, #12
 8011fde:	697a      	ldr	r2, [r7, #20]
 8011fe0:	4313      	orrs	r3, r2
 8011fe2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011fe4:	693b      	ldr	r3, [r7, #16]
 8011fe6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011fea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011fec:	68bb      	ldr	r3, [r7, #8]
 8011fee:	011b      	lsls	r3, r3, #4
 8011ff0:	693a      	ldr	r2, [r7, #16]
 8011ff2:	4313      	orrs	r3, r2
 8011ff4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	697a      	ldr	r2, [r7, #20]
 8011ffa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	693a      	ldr	r2, [r7, #16]
 8012000:	621a      	str	r2, [r3, #32]
}
 8012002:	bf00      	nop
 8012004:	371c      	adds	r7, #28
 8012006:	46bd      	mov	sp, r7
 8012008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801200c:	4770      	bx	lr

0801200e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801200e:	b480      	push	{r7}
 8012010:	b085      	sub	sp, #20
 8012012:	af00      	add	r7, sp, #0
 8012014:	6078      	str	r0, [r7, #4]
 8012016:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	689b      	ldr	r3, [r3, #8]
 801201c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012024:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8012026:	683a      	ldr	r2, [r7, #0]
 8012028:	68fb      	ldr	r3, [r7, #12]
 801202a:	4313      	orrs	r3, r2
 801202c:	f043 0307 	orr.w	r3, r3, #7
 8012030:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	68fa      	ldr	r2, [r7, #12]
 8012036:	609a      	str	r2, [r3, #8]
}
 8012038:	bf00      	nop
 801203a:	3714      	adds	r7, #20
 801203c:	46bd      	mov	sp, r7
 801203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012042:	4770      	bx	lr

08012044 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8012044:	b480      	push	{r7}
 8012046:	b087      	sub	sp, #28
 8012048:	af00      	add	r7, sp, #0
 801204a:	60f8      	str	r0, [r7, #12]
 801204c:	60b9      	str	r1, [r7, #8]
 801204e:	607a      	str	r2, [r7, #4]
 8012050:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	689b      	ldr	r3, [r3, #8]
 8012056:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8012058:	697b      	ldr	r3, [r7, #20]
 801205a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801205e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8012060:	683b      	ldr	r3, [r7, #0]
 8012062:	021a      	lsls	r2, r3, #8
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	431a      	orrs	r2, r3
 8012068:	68bb      	ldr	r3, [r7, #8]
 801206a:	4313      	orrs	r3, r2
 801206c:	697a      	ldr	r2, [r7, #20]
 801206e:	4313      	orrs	r3, r2
 8012070:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	697a      	ldr	r2, [r7, #20]
 8012076:	609a      	str	r2, [r3, #8]
}
 8012078:	bf00      	nop
 801207a:	371c      	adds	r7, #28
 801207c:	46bd      	mov	sp, r7
 801207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012082:	4770      	bx	lr

08012084 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8012084:	b480      	push	{r7}
 8012086:	b085      	sub	sp, #20
 8012088:	af00      	add	r7, sp, #0
 801208a:	6078      	str	r0, [r7, #4]
 801208c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801208e:	687b      	ldr	r3, [r7, #4]
 8012090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012094:	2b01      	cmp	r3, #1
 8012096:	d101      	bne.n	801209c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8012098:	2302      	movs	r3, #2
 801209a:	e06d      	b.n	8012178 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	2201      	movs	r2, #1
 80120a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	2202      	movs	r2, #2
 80120a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	685b      	ldr	r3, [r3, #4]
 80120b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	689b      	ldr	r3, [r3, #8]
 80120ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	681b      	ldr	r3, [r3, #0]
 80120c0:	4a30      	ldr	r2, [pc, #192]	@ (8012184 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80120c2:	4293      	cmp	r3, r2
 80120c4:	d004      	beq.n	80120d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	4a2f      	ldr	r2, [pc, #188]	@ (8012188 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80120cc:	4293      	cmp	r3, r2
 80120ce:	d108      	bne.n	80120e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80120d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80120d8:	683b      	ldr	r3, [r7, #0]
 80120da:	685b      	ldr	r3, [r3, #4]
 80120dc:	68fa      	ldr	r2, [r7, #12]
 80120de:	4313      	orrs	r3, r2
 80120e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80120e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80120ea:	683b      	ldr	r3, [r7, #0]
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	68fa      	ldr	r2, [r7, #12]
 80120f0:	4313      	orrs	r3, r2
 80120f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	681b      	ldr	r3, [r3, #0]
 80120f8:	68fa      	ldr	r2, [r7, #12]
 80120fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	4a20      	ldr	r2, [pc, #128]	@ (8012184 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8012102:	4293      	cmp	r3, r2
 8012104:	d022      	beq.n	801214c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801210e:	d01d      	beq.n	801214c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	4a1d      	ldr	r2, [pc, #116]	@ (801218c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8012116:	4293      	cmp	r3, r2
 8012118:	d018      	beq.n	801214c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	4a1c      	ldr	r2, [pc, #112]	@ (8012190 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8012120:	4293      	cmp	r3, r2
 8012122:	d013      	beq.n	801214c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	4a1a      	ldr	r2, [pc, #104]	@ (8012194 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801212a:	4293      	cmp	r3, r2
 801212c:	d00e      	beq.n	801214c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	4a15      	ldr	r2, [pc, #84]	@ (8012188 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8012134:	4293      	cmp	r3, r2
 8012136:	d009      	beq.n	801214c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	4a16      	ldr	r2, [pc, #88]	@ (8012198 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801213e:	4293      	cmp	r3, r2
 8012140:	d004      	beq.n	801214c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	4a15      	ldr	r2, [pc, #84]	@ (801219c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8012148:	4293      	cmp	r3, r2
 801214a:	d10c      	bne.n	8012166 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801214c:	68bb      	ldr	r3, [r7, #8]
 801214e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012152:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	689b      	ldr	r3, [r3, #8]
 8012158:	68ba      	ldr	r2, [r7, #8]
 801215a:	4313      	orrs	r3, r2
 801215c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	681b      	ldr	r3, [r3, #0]
 8012162:	68ba      	ldr	r2, [r7, #8]
 8012164:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	2201      	movs	r2, #1
 801216a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	2200      	movs	r2, #0
 8012172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8012176:	2300      	movs	r3, #0
}
 8012178:	4618      	mov	r0, r3
 801217a:	3714      	adds	r7, #20
 801217c:	46bd      	mov	sp, r7
 801217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012182:	4770      	bx	lr
 8012184:	40010000 	.word	0x40010000
 8012188:	40010400 	.word	0x40010400
 801218c:	40000400 	.word	0x40000400
 8012190:	40000800 	.word	0x40000800
 8012194:	40000c00 	.word	0x40000c00
 8012198:	40014000 	.word	0x40014000
 801219c:	40001800 	.word	0x40001800

080121a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80121a0:	b480      	push	{r7}
 80121a2:	b085      	sub	sp, #20
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	6078      	str	r0, [r7, #4]
 80121a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80121aa:	2300      	movs	r3, #0
 80121ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80121b4:	2b01      	cmp	r3, #1
 80121b6:	d101      	bne.n	80121bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80121b8:	2302      	movs	r3, #2
 80121ba:	e065      	b.n	8012288 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	2201      	movs	r2, #1
 80121c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80121ca:	683b      	ldr	r3, [r7, #0]
 80121cc:	68db      	ldr	r3, [r3, #12]
 80121ce:	4313      	orrs	r3, r2
 80121d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80121d8:	683b      	ldr	r3, [r7, #0]
 80121da:	689b      	ldr	r3, [r3, #8]
 80121dc:	4313      	orrs	r3, r2
 80121de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80121e6:	683b      	ldr	r3, [r7, #0]
 80121e8:	685b      	ldr	r3, [r3, #4]
 80121ea:	4313      	orrs	r3, r2
 80121ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80121ee:	68fb      	ldr	r3, [r7, #12]
 80121f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80121f4:	683b      	ldr	r3, [r7, #0]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	4313      	orrs	r3, r2
 80121fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012202:	683b      	ldr	r3, [r7, #0]
 8012204:	691b      	ldr	r3, [r3, #16]
 8012206:	4313      	orrs	r3, r2
 8012208:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8012210:	683b      	ldr	r3, [r7, #0]
 8012212:	695b      	ldr	r3, [r3, #20]
 8012214:	4313      	orrs	r3, r2
 8012216:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801221e:	683b      	ldr	r3, [r7, #0]
 8012220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012222:	4313      	orrs	r3, r2
 8012224:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8012226:	68fb      	ldr	r3, [r7, #12]
 8012228:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 801222c:	683b      	ldr	r3, [r7, #0]
 801222e:	699b      	ldr	r3, [r3, #24]
 8012230:	041b      	lsls	r3, r3, #16
 8012232:	4313      	orrs	r3, r2
 8012234:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	4a16      	ldr	r2, [pc, #88]	@ (8012294 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 801223c:	4293      	cmp	r3, r2
 801223e:	d004      	beq.n	801224a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	4a14      	ldr	r2, [pc, #80]	@ (8012298 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8012246:	4293      	cmp	r3, r2
 8012248:	d115      	bne.n	8012276 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8012250:	683b      	ldr	r3, [r7, #0]
 8012252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012254:	051b      	lsls	r3, r3, #20
 8012256:	4313      	orrs	r3, r2
 8012258:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8012260:	683b      	ldr	r3, [r7, #0]
 8012262:	69db      	ldr	r3, [r3, #28]
 8012264:	4313      	orrs	r3, r2
 8012266:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 801226e:	683b      	ldr	r3, [r7, #0]
 8012270:	6a1b      	ldr	r3, [r3, #32]
 8012272:	4313      	orrs	r3, r2
 8012274:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	68fa      	ldr	r2, [r7, #12]
 801227c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	2200      	movs	r2, #0
 8012282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8012286:	2300      	movs	r3, #0
}
 8012288:	4618      	mov	r0, r3
 801228a:	3714      	adds	r7, #20
 801228c:	46bd      	mov	sp, r7
 801228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012292:	4770      	bx	lr
 8012294:	40010000 	.word	0x40010000
 8012298:	40010400 	.word	0x40010400

0801229c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 801229c:	b480      	push	{r7}
 801229e:	b083      	sub	sp, #12
 80122a0:	af00      	add	r7, sp, #0
 80122a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80122a4:	bf00      	nop
 80122a6:	370c      	adds	r7, #12
 80122a8:	46bd      	mov	sp, r7
 80122aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122ae:	4770      	bx	lr

080122b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80122b0:	b480      	push	{r7}
 80122b2:	b083      	sub	sp, #12
 80122b4:	af00      	add	r7, sp, #0
 80122b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80122b8:	bf00      	nop
 80122ba:	370c      	adds	r7, #12
 80122bc:	46bd      	mov	sp, r7
 80122be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122c2:	4770      	bx	lr

080122c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80122c4:	b480      	push	{r7}
 80122c6:	b083      	sub	sp, #12
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80122cc:	bf00      	nop
 80122ce:	370c      	adds	r7, #12
 80122d0:	46bd      	mov	sp, r7
 80122d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122d6:	4770      	bx	lr

080122d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80122d8:	b580      	push	{r7, lr}
 80122da:	b082      	sub	sp, #8
 80122dc:	af00      	add	r7, sp, #0
 80122de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80122e0:	687b      	ldr	r3, [r7, #4]
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d101      	bne.n	80122ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80122e6:	2301      	movs	r3, #1
 80122e8:	e040      	b.n	801236c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80122ee:	2b00      	cmp	r3, #0
 80122f0:	d106      	bne.n	8012300 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	2200      	movs	r2, #0
 80122f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80122fa:	6878      	ldr	r0, [r7, #4]
 80122fc:	f7f2 f9c2 	bl	8004684 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	2224      	movs	r2, #36	@ 0x24
 8012304:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	681a      	ldr	r2, [r3, #0]
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	f022 0201 	bic.w	r2, r2, #1
 8012314:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8012316:	6878      	ldr	r0, [r7, #4]
 8012318:	f000 f82c 	bl	8012374 <UART_SetConfig>
 801231c:	4603      	mov	r3, r0
 801231e:	2b01      	cmp	r3, #1
 8012320:	d101      	bne.n	8012326 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8012322:	2301      	movs	r3, #1
 8012324:	e022      	b.n	801236c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801232a:	2b00      	cmp	r3, #0
 801232c:	d002      	beq.n	8012334 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 801232e:	6878      	ldr	r0, [r7, #4]
 8012330:	f000 fa84 	bl	801283c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	685a      	ldr	r2, [r3, #4]
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8012342:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	689a      	ldr	r2, [r3, #8]
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	681b      	ldr	r3, [r3, #0]
 801234e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8012352:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	681a      	ldr	r2, [r3, #0]
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	f042 0201 	orr.w	r2, r2, #1
 8012362:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8012364:	6878      	ldr	r0, [r7, #4]
 8012366:	f000 fb0b 	bl	8012980 <UART_CheckIdleState>
 801236a:	4603      	mov	r3, r0
}
 801236c:	4618      	mov	r0, r3
 801236e:	3708      	adds	r7, #8
 8012370:	46bd      	mov	sp, r7
 8012372:	bd80      	pop	{r7, pc}

08012374 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012374:	b580      	push	{r7, lr}
 8012376:	b088      	sub	sp, #32
 8012378:	af00      	add	r7, sp, #0
 801237a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801237c:	2300      	movs	r3, #0
 801237e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	689a      	ldr	r2, [r3, #8]
 8012384:	687b      	ldr	r3, [r7, #4]
 8012386:	691b      	ldr	r3, [r3, #16]
 8012388:	431a      	orrs	r2, r3
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	695b      	ldr	r3, [r3, #20]
 801238e:	431a      	orrs	r2, r3
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	69db      	ldr	r3, [r3, #28]
 8012394:	4313      	orrs	r3, r2
 8012396:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	681a      	ldr	r2, [r3, #0]
 801239e:	4ba6      	ldr	r3, [pc, #664]	@ (8012638 <UART_SetConfig+0x2c4>)
 80123a0:	4013      	ands	r3, r2
 80123a2:	687a      	ldr	r2, [r7, #4]
 80123a4:	6812      	ldr	r2, [r2, #0]
 80123a6:	6979      	ldr	r1, [r7, #20]
 80123a8:	430b      	orrs	r3, r1
 80123aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	685b      	ldr	r3, [r3, #4]
 80123b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80123b6:	687b      	ldr	r3, [r7, #4]
 80123b8:	68da      	ldr	r2, [r3, #12]
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	681b      	ldr	r3, [r3, #0]
 80123be:	430a      	orrs	r2, r1
 80123c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	699b      	ldr	r3, [r3, #24]
 80123c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	6a1b      	ldr	r3, [r3, #32]
 80123cc:	697a      	ldr	r2, [r7, #20]
 80123ce:	4313      	orrs	r3, r2
 80123d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	689b      	ldr	r3, [r3, #8]
 80123d8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	697a      	ldr	r2, [r7, #20]
 80123e2:	430a      	orrs	r2, r1
 80123e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	681b      	ldr	r3, [r3, #0]
 80123ea:	4a94      	ldr	r2, [pc, #592]	@ (801263c <UART_SetConfig+0x2c8>)
 80123ec:	4293      	cmp	r3, r2
 80123ee:	d120      	bne.n	8012432 <UART_SetConfig+0xbe>
 80123f0:	4b93      	ldr	r3, [pc, #588]	@ (8012640 <UART_SetConfig+0x2cc>)
 80123f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80123f6:	f003 0303 	and.w	r3, r3, #3
 80123fa:	2b03      	cmp	r3, #3
 80123fc:	d816      	bhi.n	801242c <UART_SetConfig+0xb8>
 80123fe:	a201      	add	r2, pc, #4	@ (adr r2, 8012404 <UART_SetConfig+0x90>)
 8012400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012404:	08012415 	.word	0x08012415
 8012408:	08012421 	.word	0x08012421
 801240c:	0801241b 	.word	0x0801241b
 8012410:	08012427 	.word	0x08012427
 8012414:	2301      	movs	r3, #1
 8012416:	77fb      	strb	r3, [r7, #31]
 8012418:	e150      	b.n	80126bc <UART_SetConfig+0x348>
 801241a:	2302      	movs	r3, #2
 801241c:	77fb      	strb	r3, [r7, #31]
 801241e:	e14d      	b.n	80126bc <UART_SetConfig+0x348>
 8012420:	2304      	movs	r3, #4
 8012422:	77fb      	strb	r3, [r7, #31]
 8012424:	e14a      	b.n	80126bc <UART_SetConfig+0x348>
 8012426:	2308      	movs	r3, #8
 8012428:	77fb      	strb	r3, [r7, #31]
 801242a:	e147      	b.n	80126bc <UART_SetConfig+0x348>
 801242c:	2310      	movs	r3, #16
 801242e:	77fb      	strb	r3, [r7, #31]
 8012430:	e144      	b.n	80126bc <UART_SetConfig+0x348>
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	4a83      	ldr	r2, [pc, #524]	@ (8012644 <UART_SetConfig+0x2d0>)
 8012438:	4293      	cmp	r3, r2
 801243a:	d132      	bne.n	80124a2 <UART_SetConfig+0x12e>
 801243c:	4b80      	ldr	r3, [pc, #512]	@ (8012640 <UART_SetConfig+0x2cc>)
 801243e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012442:	f003 030c 	and.w	r3, r3, #12
 8012446:	2b0c      	cmp	r3, #12
 8012448:	d828      	bhi.n	801249c <UART_SetConfig+0x128>
 801244a:	a201      	add	r2, pc, #4	@ (adr r2, 8012450 <UART_SetConfig+0xdc>)
 801244c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012450:	08012485 	.word	0x08012485
 8012454:	0801249d 	.word	0x0801249d
 8012458:	0801249d 	.word	0x0801249d
 801245c:	0801249d 	.word	0x0801249d
 8012460:	08012491 	.word	0x08012491
 8012464:	0801249d 	.word	0x0801249d
 8012468:	0801249d 	.word	0x0801249d
 801246c:	0801249d 	.word	0x0801249d
 8012470:	0801248b 	.word	0x0801248b
 8012474:	0801249d 	.word	0x0801249d
 8012478:	0801249d 	.word	0x0801249d
 801247c:	0801249d 	.word	0x0801249d
 8012480:	08012497 	.word	0x08012497
 8012484:	2300      	movs	r3, #0
 8012486:	77fb      	strb	r3, [r7, #31]
 8012488:	e118      	b.n	80126bc <UART_SetConfig+0x348>
 801248a:	2302      	movs	r3, #2
 801248c:	77fb      	strb	r3, [r7, #31]
 801248e:	e115      	b.n	80126bc <UART_SetConfig+0x348>
 8012490:	2304      	movs	r3, #4
 8012492:	77fb      	strb	r3, [r7, #31]
 8012494:	e112      	b.n	80126bc <UART_SetConfig+0x348>
 8012496:	2308      	movs	r3, #8
 8012498:	77fb      	strb	r3, [r7, #31]
 801249a:	e10f      	b.n	80126bc <UART_SetConfig+0x348>
 801249c:	2310      	movs	r3, #16
 801249e:	77fb      	strb	r3, [r7, #31]
 80124a0:	e10c      	b.n	80126bc <UART_SetConfig+0x348>
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	4a68      	ldr	r2, [pc, #416]	@ (8012648 <UART_SetConfig+0x2d4>)
 80124a8:	4293      	cmp	r3, r2
 80124aa:	d120      	bne.n	80124ee <UART_SetConfig+0x17a>
 80124ac:	4b64      	ldr	r3, [pc, #400]	@ (8012640 <UART_SetConfig+0x2cc>)
 80124ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80124b2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80124b6:	2b30      	cmp	r3, #48	@ 0x30
 80124b8:	d013      	beq.n	80124e2 <UART_SetConfig+0x16e>
 80124ba:	2b30      	cmp	r3, #48	@ 0x30
 80124bc:	d814      	bhi.n	80124e8 <UART_SetConfig+0x174>
 80124be:	2b20      	cmp	r3, #32
 80124c0:	d009      	beq.n	80124d6 <UART_SetConfig+0x162>
 80124c2:	2b20      	cmp	r3, #32
 80124c4:	d810      	bhi.n	80124e8 <UART_SetConfig+0x174>
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d002      	beq.n	80124d0 <UART_SetConfig+0x15c>
 80124ca:	2b10      	cmp	r3, #16
 80124cc:	d006      	beq.n	80124dc <UART_SetConfig+0x168>
 80124ce:	e00b      	b.n	80124e8 <UART_SetConfig+0x174>
 80124d0:	2300      	movs	r3, #0
 80124d2:	77fb      	strb	r3, [r7, #31]
 80124d4:	e0f2      	b.n	80126bc <UART_SetConfig+0x348>
 80124d6:	2302      	movs	r3, #2
 80124d8:	77fb      	strb	r3, [r7, #31]
 80124da:	e0ef      	b.n	80126bc <UART_SetConfig+0x348>
 80124dc:	2304      	movs	r3, #4
 80124de:	77fb      	strb	r3, [r7, #31]
 80124e0:	e0ec      	b.n	80126bc <UART_SetConfig+0x348>
 80124e2:	2308      	movs	r3, #8
 80124e4:	77fb      	strb	r3, [r7, #31]
 80124e6:	e0e9      	b.n	80126bc <UART_SetConfig+0x348>
 80124e8:	2310      	movs	r3, #16
 80124ea:	77fb      	strb	r3, [r7, #31]
 80124ec:	e0e6      	b.n	80126bc <UART_SetConfig+0x348>
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	4a56      	ldr	r2, [pc, #344]	@ (801264c <UART_SetConfig+0x2d8>)
 80124f4:	4293      	cmp	r3, r2
 80124f6:	d120      	bne.n	801253a <UART_SetConfig+0x1c6>
 80124f8:	4b51      	ldr	r3, [pc, #324]	@ (8012640 <UART_SetConfig+0x2cc>)
 80124fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80124fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8012502:	2bc0      	cmp	r3, #192	@ 0xc0
 8012504:	d013      	beq.n	801252e <UART_SetConfig+0x1ba>
 8012506:	2bc0      	cmp	r3, #192	@ 0xc0
 8012508:	d814      	bhi.n	8012534 <UART_SetConfig+0x1c0>
 801250a:	2b80      	cmp	r3, #128	@ 0x80
 801250c:	d009      	beq.n	8012522 <UART_SetConfig+0x1ae>
 801250e:	2b80      	cmp	r3, #128	@ 0x80
 8012510:	d810      	bhi.n	8012534 <UART_SetConfig+0x1c0>
 8012512:	2b00      	cmp	r3, #0
 8012514:	d002      	beq.n	801251c <UART_SetConfig+0x1a8>
 8012516:	2b40      	cmp	r3, #64	@ 0x40
 8012518:	d006      	beq.n	8012528 <UART_SetConfig+0x1b4>
 801251a:	e00b      	b.n	8012534 <UART_SetConfig+0x1c0>
 801251c:	2300      	movs	r3, #0
 801251e:	77fb      	strb	r3, [r7, #31]
 8012520:	e0cc      	b.n	80126bc <UART_SetConfig+0x348>
 8012522:	2302      	movs	r3, #2
 8012524:	77fb      	strb	r3, [r7, #31]
 8012526:	e0c9      	b.n	80126bc <UART_SetConfig+0x348>
 8012528:	2304      	movs	r3, #4
 801252a:	77fb      	strb	r3, [r7, #31]
 801252c:	e0c6      	b.n	80126bc <UART_SetConfig+0x348>
 801252e:	2308      	movs	r3, #8
 8012530:	77fb      	strb	r3, [r7, #31]
 8012532:	e0c3      	b.n	80126bc <UART_SetConfig+0x348>
 8012534:	2310      	movs	r3, #16
 8012536:	77fb      	strb	r3, [r7, #31]
 8012538:	e0c0      	b.n	80126bc <UART_SetConfig+0x348>
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	4a44      	ldr	r2, [pc, #272]	@ (8012650 <UART_SetConfig+0x2dc>)
 8012540:	4293      	cmp	r3, r2
 8012542:	d125      	bne.n	8012590 <UART_SetConfig+0x21c>
 8012544:	4b3e      	ldr	r3, [pc, #248]	@ (8012640 <UART_SetConfig+0x2cc>)
 8012546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801254a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801254e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012552:	d017      	beq.n	8012584 <UART_SetConfig+0x210>
 8012554:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012558:	d817      	bhi.n	801258a <UART_SetConfig+0x216>
 801255a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801255e:	d00b      	beq.n	8012578 <UART_SetConfig+0x204>
 8012560:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012564:	d811      	bhi.n	801258a <UART_SetConfig+0x216>
 8012566:	2b00      	cmp	r3, #0
 8012568:	d003      	beq.n	8012572 <UART_SetConfig+0x1fe>
 801256a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801256e:	d006      	beq.n	801257e <UART_SetConfig+0x20a>
 8012570:	e00b      	b.n	801258a <UART_SetConfig+0x216>
 8012572:	2300      	movs	r3, #0
 8012574:	77fb      	strb	r3, [r7, #31]
 8012576:	e0a1      	b.n	80126bc <UART_SetConfig+0x348>
 8012578:	2302      	movs	r3, #2
 801257a:	77fb      	strb	r3, [r7, #31]
 801257c:	e09e      	b.n	80126bc <UART_SetConfig+0x348>
 801257e:	2304      	movs	r3, #4
 8012580:	77fb      	strb	r3, [r7, #31]
 8012582:	e09b      	b.n	80126bc <UART_SetConfig+0x348>
 8012584:	2308      	movs	r3, #8
 8012586:	77fb      	strb	r3, [r7, #31]
 8012588:	e098      	b.n	80126bc <UART_SetConfig+0x348>
 801258a:	2310      	movs	r3, #16
 801258c:	77fb      	strb	r3, [r7, #31]
 801258e:	e095      	b.n	80126bc <UART_SetConfig+0x348>
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	681b      	ldr	r3, [r3, #0]
 8012594:	4a2f      	ldr	r2, [pc, #188]	@ (8012654 <UART_SetConfig+0x2e0>)
 8012596:	4293      	cmp	r3, r2
 8012598:	d125      	bne.n	80125e6 <UART_SetConfig+0x272>
 801259a:	4b29      	ldr	r3, [pc, #164]	@ (8012640 <UART_SetConfig+0x2cc>)
 801259c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80125a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80125a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80125a8:	d017      	beq.n	80125da <UART_SetConfig+0x266>
 80125aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80125ae:	d817      	bhi.n	80125e0 <UART_SetConfig+0x26c>
 80125b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80125b4:	d00b      	beq.n	80125ce <UART_SetConfig+0x25a>
 80125b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80125ba:	d811      	bhi.n	80125e0 <UART_SetConfig+0x26c>
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d003      	beq.n	80125c8 <UART_SetConfig+0x254>
 80125c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80125c4:	d006      	beq.n	80125d4 <UART_SetConfig+0x260>
 80125c6:	e00b      	b.n	80125e0 <UART_SetConfig+0x26c>
 80125c8:	2301      	movs	r3, #1
 80125ca:	77fb      	strb	r3, [r7, #31]
 80125cc:	e076      	b.n	80126bc <UART_SetConfig+0x348>
 80125ce:	2302      	movs	r3, #2
 80125d0:	77fb      	strb	r3, [r7, #31]
 80125d2:	e073      	b.n	80126bc <UART_SetConfig+0x348>
 80125d4:	2304      	movs	r3, #4
 80125d6:	77fb      	strb	r3, [r7, #31]
 80125d8:	e070      	b.n	80126bc <UART_SetConfig+0x348>
 80125da:	2308      	movs	r3, #8
 80125dc:	77fb      	strb	r3, [r7, #31]
 80125de:	e06d      	b.n	80126bc <UART_SetConfig+0x348>
 80125e0:	2310      	movs	r3, #16
 80125e2:	77fb      	strb	r3, [r7, #31]
 80125e4:	e06a      	b.n	80126bc <UART_SetConfig+0x348>
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	4a1b      	ldr	r2, [pc, #108]	@ (8012658 <UART_SetConfig+0x2e4>)
 80125ec:	4293      	cmp	r3, r2
 80125ee:	d138      	bne.n	8012662 <UART_SetConfig+0x2ee>
 80125f0:	4b13      	ldr	r3, [pc, #76]	@ (8012640 <UART_SetConfig+0x2cc>)
 80125f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80125f6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80125fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80125fe:	d017      	beq.n	8012630 <UART_SetConfig+0x2bc>
 8012600:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8012604:	d82a      	bhi.n	801265c <UART_SetConfig+0x2e8>
 8012606:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801260a:	d00b      	beq.n	8012624 <UART_SetConfig+0x2b0>
 801260c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012610:	d824      	bhi.n	801265c <UART_SetConfig+0x2e8>
 8012612:	2b00      	cmp	r3, #0
 8012614:	d003      	beq.n	801261e <UART_SetConfig+0x2aa>
 8012616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801261a:	d006      	beq.n	801262a <UART_SetConfig+0x2b6>
 801261c:	e01e      	b.n	801265c <UART_SetConfig+0x2e8>
 801261e:	2300      	movs	r3, #0
 8012620:	77fb      	strb	r3, [r7, #31]
 8012622:	e04b      	b.n	80126bc <UART_SetConfig+0x348>
 8012624:	2302      	movs	r3, #2
 8012626:	77fb      	strb	r3, [r7, #31]
 8012628:	e048      	b.n	80126bc <UART_SetConfig+0x348>
 801262a:	2304      	movs	r3, #4
 801262c:	77fb      	strb	r3, [r7, #31]
 801262e:	e045      	b.n	80126bc <UART_SetConfig+0x348>
 8012630:	2308      	movs	r3, #8
 8012632:	77fb      	strb	r3, [r7, #31]
 8012634:	e042      	b.n	80126bc <UART_SetConfig+0x348>
 8012636:	bf00      	nop
 8012638:	efff69f3 	.word	0xefff69f3
 801263c:	40011000 	.word	0x40011000
 8012640:	40023800 	.word	0x40023800
 8012644:	40004400 	.word	0x40004400
 8012648:	40004800 	.word	0x40004800
 801264c:	40004c00 	.word	0x40004c00
 8012650:	40005000 	.word	0x40005000
 8012654:	40011400 	.word	0x40011400
 8012658:	40007800 	.word	0x40007800
 801265c:	2310      	movs	r3, #16
 801265e:	77fb      	strb	r3, [r7, #31]
 8012660:	e02c      	b.n	80126bc <UART_SetConfig+0x348>
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	4a72      	ldr	r2, [pc, #456]	@ (8012830 <UART_SetConfig+0x4bc>)
 8012668:	4293      	cmp	r3, r2
 801266a:	d125      	bne.n	80126b8 <UART_SetConfig+0x344>
 801266c:	4b71      	ldr	r3, [pc, #452]	@ (8012834 <UART_SetConfig+0x4c0>)
 801266e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012672:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8012676:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801267a:	d017      	beq.n	80126ac <UART_SetConfig+0x338>
 801267c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8012680:	d817      	bhi.n	80126b2 <UART_SetConfig+0x33e>
 8012682:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012686:	d00b      	beq.n	80126a0 <UART_SetConfig+0x32c>
 8012688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801268c:	d811      	bhi.n	80126b2 <UART_SetConfig+0x33e>
 801268e:	2b00      	cmp	r3, #0
 8012690:	d003      	beq.n	801269a <UART_SetConfig+0x326>
 8012692:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012696:	d006      	beq.n	80126a6 <UART_SetConfig+0x332>
 8012698:	e00b      	b.n	80126b2 <UART_SetConfig+0x33e>
 801269a:	2300      	movs	r3, #0
 801269c:	77fb      	strb	r3, [r7, #31]
 801269e:	e00d      	b.n	80126bc <UART_SetConfig+0x348>
 80126a0:	2302      	movs	r3, #2
 80126a2:	77fb      	strb	r3, [r7, #31]
 80126a4:	e00a      	b.n	80126bc <UART_SetConfig+0x348>
 80126a6:	2304      	movs	r3, #4
 80126a8:	77fb      	strb	r3, [r7, #31]
 80126aa:	e007      	b.n	80126bc <UART_SetConfig+0x348>
 80126ac:	2308      	movs	r3, #8
 80126ae:	77fb      	strb	r3, [r7, #31]
 80126b0:	e004      	b.n	80126bc <UART_SetConfig+0x348>
 80126b2:	2310      	movs	r3, #16
 80126b4:	77fb      	strb	r3, [r7, #31]
 80126b6:	e001      	b.n	80126bc <UART_SetConfig+0x348>
 80126b8:	2310      	movs	r3, #16
 80126ba:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	69db      	ldr	r3, [r3, #28]
 80126c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80126c4:	d15b      	bne.n	801277e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80126c6:	7ffb      	ldrb	r3, [r7, #31]
 80126c8:	2b08      	cmp	r3, #8
 80126ca:	d828      	bhi.n	801271e <UART_SetConfig+0x3aa>
 80126cc:	a201      	add	r2, pc, #4	@ (adr r2, 80126d4 <UART_SetConfig+0x360>)
 80126ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126d2:	bf00      	nop
 80126d4:	080126f9 	.word	0x080126f9
 80126d8:	08012701 	.word	0x08012701
 80126dc:	08012709 	.word	0x08012709
 80126e0:	0801271f 	.word	0x0801271f
 80126e4:	0801270f 	.word	0x0801270f
 80126e8:	0801271f 	.word	0x0801271f
 80126ec:	0801271f 	.word	0x0801271f
 80126f0:	0801271f 	.word	0x0801271f
 80126f4:	08012717 	.word	0x08012717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80126f8:	f7fb faba 	bl	800dc70 <HAL_RCC_GetPCLK1Freq>
 80126fc:	61b8      	str	r0, [r7, #24]
        break;
 80126fe:	e013      	b.n	8012728 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012700:	f7fb faca 	bl	800dc98 <HAL_RCC_GetPCLK2Freq>
 8012704:	61b8      	str	r0, [r7, #24]
        break;
 8012706:	e00f      	b.n	8012728 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8012708:	4b4b      	ldr	r3, [pc, #300]	@ (8012838 <UART_SetConfig+0x4c4>)
 801270a:	61bb      	str	r3, [r7, #24]
        break;
 801270c:	e00c      	b.n	8012728 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801270e:	f7fb f9dd 	bl	800dacc <HAL_RCC_GetSysClockFreq>
 8012712:	61b8      	str	r0, [r7, #24]
        break;
 8012714:	e008      	b.n	8012728 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801271a:	61bb      	str	r3, [r7, #24]
        break;
 801271c:	e004      	b.n	8012728 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 801271e:	2300      	movs	r3, #0
 8012720:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8012722:	2301      	movs	r3, #1
 8012724:	77bb      	strb	r3, [r7, #30]
        break;
 8012726:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012728:	69bb      	ldr	r3, [r7, #24]
 801272a:	2b00      	cmp	r3, #0
 801272c:	d074      	beq.n	8012818 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801272e:	69bb      	ldr	r3, [r7, #24]
 8012730:	005a      	lsls	r2, r3, #1
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	685b      	ldr	r3, [r3, #4]
 8012736:	085b      	lsrs	r3, r3, #1
 8012738:	441a      	add	r2, r3
 801273a:	687b      	ldr	r3, [r7, #4]
 801273c:	685b      	ldr	r3, [r3, #4]
 801273e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012742:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012744:	693b      	ldr	r3, [r7, #16]
 8012746:	2b0f      	cmp	r3, #15
 8012748:	d916      	bls.n	8012778 <UART_SetConfig+0x404>
 801274a:	693b      	ldr	r3, [r7, #16]
 801274c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012750:	d212      	bcs.n	8012778 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012752:	693b      	ldr	r3, [r7, #16]
 8012754:	b29b      	uxth	r3, r3
 8012756:	f023 030f 	bic.w	r3, r3, #15
 801275a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801275c:	693b      	ldr	r3, [r7, #16]
 801275e:	085b      	lsrs	r3, r3, #1
 8012760:	b29b      	uxth	r3, r3
 8012762:	f003 0307 	and.w	r3, r3, #7
 8012766:	b29a      	uxth	r2, r3
 8012768:	89fb      	ldrh	r3, [r7, #14]
 801276a:	4313      	orrs	r3, r2
 801276c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	89fa      	ldrh	r2, [r7, #14]
 8012774:	60da      	str	r2, [r3, #12]
 8012776:	e04f      	b.n	8012818 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8012778:	2301      	movs	r3, #1
 801277a:	77bb      	strb	r3, [r7, #30]
 801277c:	e04c      	b.n	8012818 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 801277e:	7ffb      	ldrb	r3, [r7, #31]
 8012780:	2b08      	cmp	r3, #8
 8012782:	d828      	bhi.n	80127d6 <UART_SetConfig+0x462>
 8012784:	a201      	add	r2, pc, #4	@ (adr r2, 801278c <UART_SetConfig+0x418>)
 8012786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801278a:	bf00      	nop
 801278c:	080127b1 	.word	0x080127b1
 8012790:	080127b9 	.word	0x080127b9
 8012794:	080127c1 	.word	0x080127c1
 8012798:	080127d7 	.word	0x080127d7
 801279c:	080127c7 	.word	0x080127c7
 80127a0:	080127d7 	.word	0x080127d7
 80127a4:	080127d7 	.word	0x080127d7
 80127a8:	080127d7 	.word	0x080127d7
 80127ac:	080127cf 	.word	0x080127cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80127b0:	f7fb fa5e 	bl	800dc70 <HAL_RCC_GetPCLK1Freq>
 80127b4:	61b8      	str	r0, [r7, #24]
        break;
 80127b6:	e013      	b.n	80127e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80127b8:	f7fb fa6e 	bl	800dc98 <HAL_RCC_GetPCLK2Freq>
 80127bc:	61b8      	str	r0, [r7, #24]
        break;
 80127be:	e00f      	b.n	80127e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80127c0:	4b1d      	ldr	r3, [pc, #116]	@ (8012838 <UART_SetConfig+0x4c4>)
 80127c2:	61bb      	str	r3, [r7, #24]
        break;
 80127c4:	e00c      	b.n	80127e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80127c6:	f7fb f981 	bl	800dacc <HAL_RCC_GetSysClockFreq>
 80127ca:	61b8      	str	r0, [r7, #24]
        break;
 80127cc:	e008      	b.n	80127e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80127ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80127d2:	61bb      	str	r3, [r7, #24]
        break;
 80127d4:	e004      	b.n	80127e0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80127d6:	2300      	movs	r3, #0
 80127d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80127da:	2301      	movs	r3, #1
 80127dc:	77bb      	strb	r3, [r7, #30]
        break;
 80127de:	bf00      	nop
    }

    if (pclk != 0U)
 80127e0:	69bb      	ldr	r3, [r7, #24]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d018      	beq.n	8012818 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	685b      	ldr	r3, [r3, #4]
 80127ea:	085a      	lsrs	r2, r3, #1
 80127ec:	69bb      	ldr	r3, [r7, #24]
 80127ee:	441a      	add	r2, r3
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	685b      	ldr	r3, [r3, #4]
 80127f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80127f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80127fa:	693b      	ldr	r3, [r7, #16]
 80127fc:	2b0f      	cmp	r3, #15
 80127fe:	d909      	bls.n	8012814 <UART_SetConfig+0x4a0>
 8012800:	693b      	ldr	r3, [r7, #16]
 8012802:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012806:	d205      	bcs.n	8012814 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012808:	693b      	ldr	r3, [r7, #16]
 801280a:	b29a      	uxth	r2, r3
 801280c:	687b      	ldr	r3, [r7, #4]
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	60da      	str	r2, [r3, #12]
 8012812:	e001      	b.n	8012818 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8012814:	2301      	movs	r3, #1
 8012816:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	2200      	movs	r2, #0
 801281c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	2200      	movs	r2, #0
 8012822:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8012824:	7fbb      	ldrb	r3, [r7, #30]
}
 8012826:	4618      	mov	r0, r3
 8012828:	3720      	adds	r7, #32
 801282a:	46bd      	mov	sp, r7
 801282c:	bd80      	pop	{r7, pc}
 801282e:	bf00      	nop
 8012830:	40007c00 	.word	0x40007c00
 8012834:	40023800 	.word	0x40023800
 8012838:	00f42400 	.word	0x00f42400

0801283c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801283c:	b480      	push	{r7}
 801283e:	b083      	sub	sp, #12
 8012840:	af00      	add	r7, sp, #0
 8012842:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012848:	f003 0301 	and.w	r3, r3, #1
 801284c:	2b00      	cmp	r3, #0
 801284e:	d00a      	beq.n	8012866 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	685b      	ldr	r3, [r3, #4]
 8012856:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801285e:	687b      	ldr	r3, [r7, #4]
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	430a      	orrs	r2, r1
 8012864:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801286a:	f003 0302 	and.w	r3, r3, #2
 801286e:	2b00      	cmp	r3, #0
 8012870:	d00a      	beq.n	8012888 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	685b      	ldr	r3, [r3, #4]
 8012878:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	681b      	ldr	r3, [r3, #0]
 8012884:	430a      	orrs	r2, r1
 8012886:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801288c:	f003 0304 	and.w	r3, r3, #4
 8012890:	2b00      	cmp	r3, #0
 8012892:	d00a      	beq.n	80128aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	681b      	ldr	r3, [r3, #0]
 8012898:	685b      	ldr	r3, [r3, #4]
 801289a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801289e:	687b      	ldr	r3, [r7, #4]
 80128a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	681b      	ldr	r3, [r3, #0]
 80128a6:	430a      	orrs	r2, r1
 80128a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128ae:	f003 0308 	and.w	r3, r3, #8
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d00a      	beq.n	80128cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	685b      	ldr	r3, [r3, #4]
 80128bc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	681b      	ldr	r3, [r3, #0]
 80128c8:	430a      	orrs	r2, r1
 80128ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128d0:	f003 0310 	and.w	r3, r3, #16
 80128d4:	2b00      	cmp	r3, #0
 80128d6:	d00a      	beq.n	80128ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	689b      	ldr	r3, [r3, #8]
 80128de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	430a      	orrs	r2, r1
 80128ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128f2:	f003 0320 	and.w	r3, r3, #32
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d00a      	beq.n	8012910 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	689b      	ldr	r3, [r3, #8]
 8012900:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8012904:	687b      	ldr	r3, [r7, #4]
 8012906:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	430a      	orrs	r2, r1
 801290e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012918:	2b00      	cmp	r3, #0
 801291a:	d01a      	beq.n	8012952 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	685b      	ldr	r3, [r3, #4]
 8012922:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	681b      	ldr	r3, [r3, #0]
 801292e:	430a      	orrs	r2, r1
 8012930:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801293a:	d10a      	bne.n	8012952 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	685b      	ldr	r3, [r3, #4]
 8012942:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	430a      	orrs	r2, r1
 8012950:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801295a:	2b00      	cmp	r3, #0
 801295c:	d00a      	beq.n	8012974 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	681b      	ldr	r3, [r3, #0]
 8012962:	685b      	ldr	r3, [r3, #4]
 8012964:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8012968:	687b      	ldr	r3, [r7, #4]
 801296a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	430a      	orrs	r2, r1
 8012972:	605a      	str	r2, [r3, #4]
  }
}
 8012974:	bf00      	nop
 8012976:	370c      	adds	r7, #12
 8012978:	46bd      	mov	sp, r7
 801297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801297e:	4770      	bx	lr

08012980 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012980:	b580      	push	{r7, lr}
 8012982:	b086      	sub	sp, #24
 8012984:	af02      	add	r7, sp, #8
 8012986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	2200      	movs	r2, #0
 801298c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012990:	f7f5 f9e0 	bl	8007d54 <HAL_GetTick>
 8012994:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	681b      	ldr	r3, [r3, #0]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	f003 0308 	and.w	r3, r3, #8
 80129a0:	2b08      	cmp	r3, #8
 80129a2:	d10e      	bne.n	80129c2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80129a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80129a8:	9300      	str	r3, [sp, #0]
 80129aa:	68fb      	ldr	r3, [r7, #12]
 80129ac:	2200      	movs	r2, #0
 80129ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80129b2:	6878      	ldr	r0, [r7, #4]
 80129b4:	f000 f81b 	bl	80129ee <UART_WaitOnFlagUntilTimeout>
 80129b8:	4603      	mov	r3, r0
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d001      	beq.n	80129c2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80129be:	2303      	movs	r3, #3
 80129c0:	e011      	b.n	80129e6 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	2220      	movs	r2, #32
 80129c6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	2220      	movs	r2, #32
 80129cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	2200      	movs	r2, #0
 80129d4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	2200      	movs	r2, #0
 80129da:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	2200      	movs	r2, #0
 80129e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80129e4:	2300      	movs	r3, #0
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	3710      	adds	r7, #16
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}

080129ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80129ee:	b580      	push	{r7, lr}
 80129f0:	b09c      	sub	sp, #112	@ 0x70
 80129f2:	af00      	add	r7, sp, #0
 80129f4:	60f8      	str	r0, [r7, #12]
 80129f6:	60b9      	str	r1, [r7, #8]
 80129f8:	603b      	str	r3, [r7, #0]
 80129fa:	4613      	mov	r3, r2
 80129fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80129fe:	e0a7      	b.n	8012b50 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012a00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a06:	f000 80a3 	beq.w	8012b50 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012a0a:	f7f5 f9a3 	bl	8007d54 <HAL_GetTick>
 8012a0e:	4602      	mov	r2, r0
 8012a10:	683b      	ldr	r3, [r7, #0]
 8012a12:	1ad3      	subs	r3, r2, r3
 8012a14:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8012a16:	429a      	cmp	r2, r3
 8012a18:	d302      	bcc.n	8012a20 <UART_WaitOnFlagUntilTimeout+0x32>
 8012a1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d13f      	bne.n	8012aa0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012a28:	e853 3f00 	ldrex	r3, [r3]
 8012a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8012a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a30:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8012a34:	667b      	str	r3, [r7, #100]	@ 0x64
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	461a      	mov	r2, r3
 8012a3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012a3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012a40:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a42:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8012a44:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8012a46:	e841 2300 	strex	r3, r2, [r1]
 8012a4a:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8012a4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	d1e6      	bne.n	8012a20 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012a52:	68fb      	ldr	r3, [r7, #12]
 8012a54:	681b      	ldr	r3, [r3, #0]
 8012a56:	3308      	adds	r3, #8
 8012a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012a5c:	e853 3f00 	ldrex	r3, [r3]
 8012a60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8012a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a64:	f023 0301 	bic.w	r3, r3, #1
 8012a68:	663b      	str	r3, [r7, #96]	@ 0x60
 8012a6a:	68fb      	ldr	r3, [r7, #12]
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	3308      	adds	r3, #8
 8012a70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012a72:	64ba      	str	r2, [r7, #72]	@ 0x48
 8012a74:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a76:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012a78:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012a7a:	e841 2300 	strex	r3, r2, [r1]
 8012a7e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8012a80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d1e5      	bne.n	8012a52 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	2220      	movs	r2, #32
 8012a8a:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8012a8c:	68fb      	ldr	r3, [r7, #12]
 8012a8e:	2220      	movs	r2, #32
 8012a90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8012a94:	68fb      	ldr	r3, [r7, #12]
 8012a96:	2200      	movs	r2, #0
 8012a98:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 8012a9c:	2303      	movs	r3, #3
 8012a9e:	e068      	b.n	8012b72 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	681b      	ldr	r3, [r3, #0]
 8012aa6:	f003 0304 	and.w	r3, r3, #4
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d050      	beq.n	8012b50 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012aae:	68fb      	ldr	r3, [r7, #12]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	69db      	ldr	r3, [r3, #28]
 8012ab4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012ab8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8012abc:	d148      	bne.n	8012b50 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8012abe:	68fb      	ldr	r3, [r7, #12]
 8012ac0:	681b      	ldr	r3, [r3, #0]
 8012ac2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012ac6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8012ac8:	68fb      	ldr	r3, [r7, #12]
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ad0:	e853 3f00 	ldrex	r3, [r3]
 8012ad4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ad8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8012adc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	681b      	ldr	r3, [r3, #0]
 8012ae2:	461a      	mov	r2, r3
 8012ae4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012ae6:	637b      	str	r3, [r7, #52]	@ 0x34
 8012ae8:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012aea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8012aec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012aee:	e841 2300 	strex	r3, r2, [r1]
 8012af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8012af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012af6:	2b00      	cmp	r3, #0
 8012af8:	d1e6      	bne.n	8012ac8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012afa:	68fb      	ldr	r3, [r7, #12]
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	3308      	adds	r3, #8
 8012b00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012b02:	697b      	ldr	r3, [r7, #20]
 8012b04:	e853 3f00 	ldrex	r3, [r3]
 8012b08:	613b      	str	r3, [r7, #16]
   return(result);
 8012b0a:	693b      	ldr	r3, [r7, #16]
 8012b0c:	f023 0301 	bic.w	r3, r3, #1
 8012b10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012b12:	68fb      	ldr	r3, [r7, #12]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	3308      	adds	r3, #8
 8012b18:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012b1a:	623a      	str	r2, [r7, #32]
 8012b1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012b1e:	69f9      	ldr	r1, [r7, #28]
 8012b20:	6a3a      	ldr	r2, [r7, #32]
 8012b22:	e841 2300 	strex	r3, r2, [r1]
 8012b26:	61bb      	str	r3, [r7, #24]
   return(result);
 8012b28:	69bb      	ldr	r3, [r7, #24]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d1e5      	bne.n	8012afa <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	2220      	movs	r2, #32
 8012b32:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	2220      	movs	r2, #32
 8012b38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8012b3c:	68fb      	ldr	r3, [r7, #12]
 8012b3e:	2220      	movs	r2, #32
 8012b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012b44:	68fb      	ldr	r3, [r7, #12]
 8012b46:	2200      	movs	r2, #0
 8012b48:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8012b4c:	2303      	movs	r3, #3
 8012b4e:	e010      	b.n	8012b72 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	69da      	ldr	r2, [r3, #28]
 8012b56:	68bb      	ldr	r3, [r7, #8]
 8012b58:	4013      	ands	r3, r2
 8012b5a:	68ba      	ldr	r2, [r7, #8]
 8012b5c:	429a      	cmp	r2, r3
 8012b5e:	bf0c      	ite	eq
 8012b60:	2301      	moveq	r3, #1
 8012b62:	2300      	movne	r3, #0
 8012b64:	b2db      	uxtb	r3, r3
 8012b66:	461a      	mov	r2, r3
 8012b68:	79fb      	ldrb	r3, [r7, #7]
 8012b6a:	429a      	cmp	r2, r3
 8012b6c:	f43f af48 	beq.w	8012a00 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012b70:	2300      	movs	r3, #0
}
 8012b72:	4618      	mov	r0, r3
 8012b74:	3770      	adds	r7, #112	@ 0x70
 8012b76:	46bd      	mov	sp, r7
 8012b78:	bd80      	pop	{r7, pc}
	...

08012b7c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8012b7c:	b480      	push	{r7}
 8012b7e:	b083      	sub	sp, #12
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
 8012b84:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8012b86:	683b      	ldr	r3, [r7, #0]
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	2b00      	cmp	r3, #0
 8012b8c:	d121      	bne.n	8012bd2 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	681a      	ldr	r2, [r3, #0]
 8012b92:	4b27      	ldr	r3, [pc, #156]	@ (8012c30 <FMC_SDRAM_Init+0xb4>)
 8012b94:	4013      	ands	r3, r2
 8012b96:	683a      	ldr	r2, [r7, #0]
 8012b98:	6851      	ldr	r1, [r2, #4]
 8012b9a:	683a      	ldr	r2, [r7, #0]
 8012b9c:	6892      	ldr	r2, [r2, #8]
 8012b9e:	4311      	orrs	r1, r2
 8012ba0:	683a      	ldr	r2, [r7, #0]
 8012ba2:	68d2      	ldr	r2, [r2, #12]
 8012ba4:	4311      	orrs	r1, r2
 8012ba6:	683a      	ldr	r2, [r7, #0]
 8012ba8:	6912      	ldr	r2, [r2, #16]
 8012baa:	4311      	orrs	r1, r2
 8012bac:	683a      	ldr	r2, [r7, #0]
 8012bae:	6952      	ldr	r2, [r2, #20]
 8012bb0:	4311      	orrs	r1, r2
 8012bb2:	683a      	ldr	r2, [r7, #0]
 8012bb4:	6992      	ldr	r2, [r2, #24]
 8012bb6:	4311      	orrs	r1, r2
 8012bb8:	683a      	ldr	r2, [r7, #0]
 8012bba:	69d2      	ldr	r2, [r2, #28]
 8012bbc:	4311      	orrs	r1, r2
 8012bbe:	683a      	ldr	r2, [r7, #0]
 8012bc0:	6a12      	ldr	r2, [r2, #32]
 8012bc2:	4311      	orrs	r1, r2
 8012bc4:	683a      	ldr	r2, [r7, #0]
 8012bc6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8012bc8:	430a      	orrs	r2, r1
 8012bca:	431a      	orrs	r2, r3
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	601a      	str	r2, [r3, #0]
 8012bd0:	e026      	b.n	8012c20 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8012bda:	683b      	ldr	r3, [r7, #0]
 8012bdc:	69d9      	ldr	r1, [r3, #28]
 8012bde:	683b      	ldr	r3, [r7, #0]
 8012be0:	6a1b      	ldr	r3, [r3, #32]
 8012be2:	4319      	orrs	r1, r3
 8012be4:	683b      	ldr	r3, [r7, #0]
 8012be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012be8:	430b      	orrs	r3, r1
 8012bea:	431a      	orrs	r2, r3
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	685a      	ldr	r2, [r3, #4]
 8012bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8012c30 <FMC_SDRAM_Init+0xb4>)
 8012bf6:	4013      	ands	r3, r2
 8012bf8:	683a      	ldr	r2, [r7, #0]
 8012bfa:	6851      	ldr	r1, [r2, #4]
 8012bfc:	683a      	ldr	r2, [r7, #0]
 8012bfe:	6892      	ldr	r2, [r2, #8]
 8012c00:	4311      	orrs	r1, r2
 8012c02:	683a      	ldr	r2, [r7, #0]
 8012c04:	68d2      	ldr	r2, [r2, #12]
 8012c06:	4311      	orrs	r1, r2
 8012c08:	683a      	ldr	r2, [r7, #0]
 8012c0a:	6912      	ldr	r2, [r2, #16]
 8012c0c:	4311      	orrs	r1, r2
 8012c0e:	683a      	ldr	r2, [r7, #0]
 8012c10:	6952      	ldr	r2, [r2, #20]
 8012c12:	4311      	orrs	r1, r2
 8012c14:	683a      	ldr	r2, [r7, #0]
 8012c16:	6992      	ldr	r2, [r2, #24]
 8012c18:	430a      	orrs	r2, r1
 8012c1a:	431a      	orrs	r2, r3
 8012c1c:	687b      	ldr	r3, [r7, #4]
 8012c1e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8012c20:	2300      	movs	r3, #0
}
 8012c22:	4618      	mov	r0, r3
 8012c24:	370c      	adds	r7, #12
 8012c26:	46bd      	mov	sp, r7
 8012c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c2c:	4770      	bx	lr
 8012c2e:	bf00      	nop
 8012c30:	ffff8000 	.word	0xffff8000

08012c34 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8012c34:	b480      	push	{r7}
 8012c36:	b085      	sub	sp, #20
 8012c38:	af00      	add	r7, sp, #0
 8012c3a:	60f8      	str	r0, [r7, #12]
 8012c3c:	60b9      	str	r1, [r7, #8]
 8012c3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d128      	bne.n	8012c98 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012c46:	68fb      	ldr	r3, [r7, #12]
 8012c48:	689b      	ldr	r3, [r3, #8]
 8012c4a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012c4e:	68bb      	ldr	r3, [r7, #8]
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	1e59      	subs	r1, r3, #1
 8012c54:	68bb      	ldr	r3, [r7, #8]
 8012c56:	685b      	ldr	r3, [r3, #4]
 8012c58:	3b01      	subs	r3, #1
 8012c5a:	011b      	lsls	r3, r3, #4
 8012c5c:	4319      	orrs	r1, r3
 8012c5e:	68bb      	ldr	r3, [r7, #8]
 8012c60:	689b      	ldr	r3, [r3, #8]
 8012c62:	3b01      	subs	r3, #1
 8012c64:	021b      	lsls	r3, r3, #8
 8012c66:	4319      	orrs	r1, r3
 8012c68:	68bb      	ldr	r3, [r7, #8]
 8012c6a:	68db      	ldr	r3, [r3, #12]
 8012c6c:	3b01      	subs	r3, #1
 8012c6e:	031b      	lsls	r3, r3, #12
 8012c70:	4319      	orrs	r1, r3
 8012c72:	68bb      	ldr	r3, [r7, #8]
 8012c74:	691b      	ldr	r3, [r3, #16]
 8012c76:	3b01      	subs	r3, #1
 8012c78:	041b      	lsls	r3, r3, #16
 8012c7a:	4319      	orrs	r1, r3
 8012c7c:	68bb      	ldr	r3, [r7, #8]
 8012c7e:	695b      	ldr	r3, [r3, #20]
 8012c80:	3b01      	subs	r3, #1
 8012c82:	051b      	lsls	r3, r3, #20
 8012c84:	4319      	orrs	r1, r3
 8012c86:	68bb      	ldr	r3, [r7, #8]
 8012c88:	699b      	ldr	r3, [r3, #24]
 8012c8a:	3b01      	subs	r3, #1
 8012c8c:	061b      	lsls	r3, r3, #24
 8012c8e:	430b      	orrs	r3, r1
 8012c90:	431a      	orrs	r2, r3
 8012c92:	68fb      	ldr	r3, [r7, #12]
 8012c94:	609a      	str	r2, [r3, #8]
 8012c96:	e02d      	b.n	8012cf4 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012c98:	68fb      	ldr	r3, [r7, #12]
 8012c9a:	689a      	ldr	r2, [r3, #8]
 8012c9c:	4b19      	ldr	r3, [pc, #100]	@ (8012d04 <FMC_SDRAM_Timing_Init+0xd0>)
 8012c9e:	4013      	ands	r3, r2
 8012ca0:	68ba      	ldr	r2, [r7, #8]
 8012ca2:	68d2      	ldr	r2, [r2, #12]
 8012ca4:	3a01      	subs	r2, #1
 8012ca6:	0311      	lsls	r1, r2, #12
 8012ca8:	68ba      	ldr	r2, [r7, #8]
 8012caa:	6952      	ldr	r2, [r2, #20]
 8012cac:	3a01      	subs	r2, #1
 8012cae:	0512      	lsls	r2, r2, #20
 8012cb0:	430a      	orrs	r2, r1
 8012cb2:	431a      	orrs	r2, r3
 8012cb4:	68fb      	ldr	r3, [r7, #12]
 8012cb6:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8012cb8:	68fb      	ldr	r3, [r7, #12]
 8012cba:	68db      	ldr	r3, [r3, #12]
 8012cbc:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012cc0:	68bb      	ldr	r3, [r7, #8]
 8012cc2:	681b      	ldr	r3, [r3, #0]
 8012cc4:	1e59      	subs	r1, r3, #1
 8012cc6:	68bb      	ldr	r3, [r7, #8]
 8012cc8:	685b      	ldr	r3, [r3, #4]
 8012cca:	3b01      	subs	r3, #1
 8012ccc:	011b      	lsls	r3, r3, #4
 8012cce:	4319      	orrs	r1, r3
 8012cd0:	68bb      	ldr	r3, [r7, #8]
 8012cd2:	689b      	ldr	r3, [r3, #8]
 8012cd4:	3b01      	subs	r3, #1
 8012cd6:	021b      	lsls	r3, r3, #8
 8012cd8:	4319      	orrs	r1, r3
 8012cda:	68bb      	ldr	r3, [r7, #8]
 8012cdc:	691b      	ldr	r3, [r3, #16]
 8012cde:	3b01      	subs	r3, #1
 8012ce0:	041b      	lsls	r3, r3, #16
 8012ce2:	4319      	orrs	r1, r3
 8012ce4:	68bb      	ldr	r3, [r7, #8]
 8012ce6:	699b      	ldr	r3, [r3, #24]
 8012ce8:	3b01      	subs	r3, #1
 8012cea:	061b      	lsls	r3, r3, #24
 8012cec:	430b      	orrs	r3, r1
 8012cee:	431a      	orrs	r2, r3
 8012cf0:	68fb      	ldr	r3, [r7, #12]
 8012cf2:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8012cf4:	2300      	movs	r3, #0
}
 8012cf6:	4618      	mov	r0, r3
 8012cf8:	3714      	adds	r7, #20
 8012cfa:	46bd      	mov	sp, r7
 8012cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d00:	4770      	bx	lr
 8012d02:	bf00      	nop
 8012d04:	ff0f0fff 	.word	0xff0f0fff

08012d08 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8012d08:	b480      	push	{r7}
 8012d0a:	b085      	sub	sp, #20
 8012d0c:	af00      	add	r7, sp, #0
 8012d0e:	60f8      	str	r0, [r7, #12]
 8012d10:	60b9      	str	r1, [r7, #8]
 8012d12:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	691a      	ldr	r2, [r3, #16]
 8012d18:	4b0c      	ldr	r3, [pc, #48]	@ (8012d4c <FMC_SDRAM_SendCommand+0x44>)
 8012d1a:	4013      	ands	r3, r2
 8012d1c:	68ba      	ldr	r2, [r7, #8]
 8012d1e:	6811      	ldr	r1, [r2, #0]
 8012d20:	68ba      	ldr	r2, [r7, #8]
 8012d22:	6852      	ldr	r2, [r2, #4]
 8012d24:	4311      	orrs	r1, r2
 8012d26:	68ba      	ldr	r2, [r7, #8]
 8012d28:	6892      	ldr	r2, [r2, #8]
 8012d2a:	3a01      	subs	r2, #1
 8012d2c:	0152      	lsls	r2, r2, #5
 8012d2e:	4311      	orrs	r1, r2
 8012d30:	68ba      	ldr	r2, [r7, #8]
 8012d32:	68d2      	ldr	r2, [r2, #12]
 8012d34:	0252      	lsls	r2, r2, #9
 8012d36:	430a      	orrs	r2, r1
 8012d38:	431a      	orrs	r2, r3
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8012d3e:	2300      	movs	r3, #0
}
 8012d40:	4618      	mov	r0, r3
 8012d42:	3714      	adds	r7, #20
 8012d44:	46bd      	mov	sp, r7
 8012d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d4a:	4770      	bx	lr
 8012d4c:	ffc00000 	.word	0xffc00000

08012d50 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8012d50:	b480      	push	{r7}
 8012d52:	b083      	sub	sp, #12
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	6078      	str	r0, [r7, #4]
 8012d58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	695a      	ldr	r2, [r3, #20]
 8012d5e:	4b07      	ldr	r3, [pc, #28]	@ (8012d7c <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8012d60:	4013      	ands	r3, r2
 8012d62:	683a      	ldr	r2, [r7, #0]
 8012d64:	0052      	lsls	r2, r2, #1
 8012d66:	431a      	orrs	r2, r3
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8012d6c:	2300      	movs	r3, #0
}
 8012d6e:	4618      	mov	r0, r3
 8012d70:	370c      	adds	r7, #12
 8012d72:	46bd      	mov	sp, r7
 8012d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d78:	4770      	bx	lr
 8012d7a:	bf00      	nop
 8012d7c:	ffffc001 	.word	0xffffc001

08012d80 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8012d80:	b084      	sub	sp, #16
 8012d82:	b480      	push	{r7}
 8012d84:	b085      	sub	sp, #20
 8012d86:	af00      	add	r7, sp, #0
 8012d88:	6078      	str	r0, [r7, #4]
 8012d8a:	f107 001c 	add.w	r0, r7, #28
 8012d8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8012d92:	2300      	movs	r3, #0
 8012d94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8012d96:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8012d98:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8012d9a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8012d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8012d9e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8012da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8012da2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8012da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8012da6:	431a      	orrs	r2, r3
             Init.ClockDiv
 8012da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8012daa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8012dac:	68fa      	ldr	r2, [r7, #12]
 8012dae:	4313      	orrs	r3, r2
 8012db0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	685a      	ldr	r2, [r3, #4]
 8012db6:	4b07      	ldr	r3, [pc, #28]	@ (8012dd4 <SDMMC_Init+0x54>)
 8012db8:	4013      	ands	r3, r2
 8012dba:	68fa      	ldr	r2, [r7, #12]
 8012dbc:	431a      	orrs	r2, r3
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8012dc2:	2300      	movs	r3, #0
}
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	3714      	adds	r7, #20
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dce:	b004      	add	sp, #16
 8012dd0:	4770      	bx	lr
 8012dd2:	bf00      	nop
 8012dd4:	ffff8100 	.word	0xffff8100

08012dd8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8012dd8:	b480      	push	{r7}
 8012dda:	b083      	sub	sp, #12
 8012ddc:	af00      	add	r7, sp, #0
 8012dde:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8012de6:	4618      	mov	r0, r3
 8012de8:	370c      	adds	r7, #12
 8012dea:	46bd      	mov	sp, r7
 8012dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df0:	4770      	bx	lr

08012df2 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8012df2:	b480      	push	{r7}
 8012df4:	b083      	sub	sp, #12
 8012df6:	af00      	add	r7, sp, #0
 8012df8:	6078      	str	r0, [r7, #4]
 8012dfa:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8012dfc:	683b      	ldr	r3, [r7, #0]
 8012dfe:	681a      	ldr	r2, [r3, #0]
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8012e06:	2300      	movs	r3, #0
}
 8012e08:	4618      	mov	r0, r3
 8012e0a:	370c      	adds	r7, #12
 8012e0c:	46bd      	mov	sp, r7
 8012e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e12:	4770      	bx	lr

08012e14 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8012e14:	b480      	push	{r7}
 8012e16:	b083      	sub	sp, #12
 8012e18:	af00      	add	r7, sp, #0
 8012e1a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	2203      	movs	r2, #3
 8012e20:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8012e22:	2300      	movs	r3, #0
}
 8012e24:	4618      	mov	r0, r3
 8012e26:	370c      	adds	r7, #12
 8012e28:	46bd      	mov	sp, r7
 8012e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e2e:	4770      	bx	lr

08012e30 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8012e30:	b480      	push	{r7}
 8012e32:	b083      	sub	sp, #12
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	f003 0303 	and.w	r3, r3, #3
}
 8012e40:	4618      	mov	r0, r3
 8012e42:	370c      	adds	r7, #12
 8012e44:	46bd      	mov	sp, r7
 8012e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e4a:	4770      	bx	lr

08012e4c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8012e4c:	b480      	push	{r7}
 8012e4e:	b085      	sub	sp, #20
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	6078      	str	r0, [r7, #4]
 8012e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012e56:	2300      	movs	r3, #0
 8012e58:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8012e5a:	683b      	ldr	r3, [r7, #0]
 8012e5c:	681a      	ldr	r2, [r3, #0]
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8012e62:	683b      	ldr	r3, [r7, #0]
 8012e64:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8012e66:	683b      	ldr	r3, [r7, #0]
 8012e68:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8012e6a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8012e6c:	683b      	ldr	r3, [r7, #0]
 8012e6e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8012e70:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012e72:	683b      	ldr	r3, [r7, #0]
 8012e74:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8012e76:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8012e78:	68fa      	ldr	r2, [r7, #12]
 8012e7a:	4313      	orrs	r3, r2
 8012e7c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	68da      	ldr	r2, [r3, #12]
 8012e82:	4b06      	ldr	r3, [pc, #24]	@ (8012e9c <SDMMC_SendCommand+0x50>)
 8012e84:	4013      	ands	r3, r2
 8012e86:	68fa      	ldr	r2, [r7, #12]
 8012e88:	431a      	orrs	r2, r3
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8012e8e:	2300      	movs	r3, #0
}
 8012e90:	4618      	mov	r0, r3
 8012e92:	3714      	adds	r7, #20
 8012e94:	46bd      	mov	sp, r7
 8012e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e9a:	4770      	bx	lr
 8012e9c:	fffff000 	.word	0xfffff000

08012ea0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8012ea0:	b480      	push	{r7}
 8012ea2:	b083      	sub	sp, #12
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	691b      	ldr	r3, [r3, #16]
 8012eac:	b2db      	uxtb	r3, r3
}
 8012eae:	4618      	mov	r0, r3
 8012eb0:	370c      	adds	r7, #12
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb8:	4770      	bx	lr

08012eba <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8012eba:	b480      	push	{r7}
 8012ebc:	b085      	sub	sp, #20
 8012ebe:	af00      	add	r7, sp, #0
 8012ec0:	6078      	str	r0, [r7, #4]
 8012ec2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	3314      	adds	r3, #20
 8012ec8:	461a      	mov	r2, r3
 8012eca:	683b      	ldr	r3, [r7, #0]
 8012ecc:	4413      	add	r3, r2
 8012ece:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	681b      	ldr	r3, [r3, #0]
}  
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	3714      	adds	r7, #20
 8012ed8:	46bd      	mov	sp, r7
 8012eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ede:	4770      	bx	lr

08012ee0 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8012ee0:	b480      	push	{r7}
 8012ee2:	b085      	sub	sp, #20
 8012ee4:	af00      	add	r7, sp, #0
 8012ee6:	6078      	str	r0, [r7, #4]
 8012ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012eea:	2300      	movs	r3, #0
 8012eec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8012eee:	683b      	ldr	r3, [r7, #0]
 8012ef0:	681a      	ldr	r2, [r3, #0]
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8012ef6:	683b      	ldr	r3, [r7, #0]
 8012ef8:	685a      	ldr	r2, [r3, #4]
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8012efe:	683b      	ldr	r3, [r7, #0]
 8012f00:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8012f02:	683b      	ldr	r3, [r7, #0]
 8012f04:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8012f06:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8012f08:	683b      	ldr	r3, [r7, #0]
 8012f0a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8012f0c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8012f0e:	683b      	ldr	r3, [r7, #0]
 8012f10:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8012f12:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8012f14:	68fa      	ldr	r2, [r7, #12]
 8012f16:	4313      	orrs	r3, r2
 8012f18:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f1e:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	431a      	orrs	r2, r3
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8012f2a:	2300      	movs	r3, #0

}
 8012f2c:	4618      	mov	r0, r3
 8012f2e:	3714      	adds	r7, #20
 8012f30:	46bd      	mov	sp, r7
 8012f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f36:	4770      	bx	lr

08012f38 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8012f38:	b580      	push	{r7, lr}
 8012f3a:	b088      	sub	sp, #32
 8012f3c:	af00      	add	r7, sp, #0
 8012f3e:	6078      	str	r0, [r7, #4]
 8012f40:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8012f42:	683b      	ldr	r3, [r7, #0]
 8012f44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8012f46:	2310      	movs	r3, #16
 8012f48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f4a:	2340      	movs	r3, #64	@ 0x40
 8012f4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f4e:	2300      	movs	r3, #0
 8012f50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012f56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f58:	f107 0308 	add.w	r3, r7, #8
 8012f5c:	4619      	mov	r1, r3
 8012f5e:	6878      	ldr	r0, [r7, #4]
 8012f60:	f7ff ff74 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8012f64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012f68:	2110      	movs	r1, #16
 8012f6a:	6878      	ldr	r0, [r7, #4]
 8012f6c:	f000 fa1a 	bl	80133a4 <SDMMC_GetCmdResp1>
 8012f70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012f72:	69fb      	ldr	r3, [r7, #28]
}
 8012f74:	4618      	mov	r0, r3
 8012f76:	3720      	adds	r7, #32
 8012f78:	46bd      	mov	sp, r7
 8012f7a:	bd80      	pop	{r7, pc}

08012f7c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012f7c:	b580      	push	{r7, lr}
 8012f7e:	b088      	sub	sp, #32
 8012f80:	af00      	add	r7, sp, #0
 8012f82:	6078      	str	r0, [r7, #4]
 8012f84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012f86:	683b      	ldr	r3, [r7, #0]
 8012f88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8012f8a:	2311      	movs	r3, #17
 8012f8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f8e:	2340      	movs	r3, #64	@ 0x40
 8012f90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f92:	2300      	movs	r3, #0
 8012f94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012f9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f9c:	f107 0308 	add.w	r3, r7, #8
 8012fa0:	4619      	mov	r1, r3
 8012fa2:	6878      	ldr	r0, [r7, #4]
 8012fa4:	f7ff ff52 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8012fa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012fac:	2111      	movs	r1, #17
 8012fae:	6878      	ldr	r0, [r7, #4]
 8012fb0:	f000 f9f8 	bl	80133a4 <SDMMC_GetCmdResp1>
 8012fb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012fb6:	69fb      	ldr	r3, [r7, #28]
}
 8012fb8:	4618      	mov	r0, r3
 8012fba:	3720      	adds	r7, #32
 8012fbc:	46bd      	mov	sp, r7
 8012fbe:	bd80      	pop	{r7, pc}

08012fc0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	b088      	sub	sp, #32
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	6078      	str	r0, [r7, #4]
 8012fc8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012fca:	683b      	ldr	r3, [r7, #0]
 8012fcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8012fce:	2312      	movs	r3, #18
 8012fd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012fd2:	2340      	movs	r3, #64	@ 0x40
 8012fd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012fda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012fde:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012fe0:	f107 0308 	add.w	r3, r7, #8
 8012fe4:	4619      	mov	r1, r3
 8012fe6:	6878      	ldr	r0, [r7, #4]
 8012fe8:	f7ff ff30 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8012fec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012ff0:	2112      	movs	r1, #18
 8012ff2:	6878      	ldr	r0, [r7, #4]
 8012ff4:	f000 f9d6 	bl	80133a4 <SDMMC_GetCmdResp1>
 8012ff8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012ffa:	69fb      	ldr	r3, [r7, #28]
}
 8012ffc:	4618      	mov	r0, r3
 8012ffe:	3720      	adds	r7, #32
 8013000:	46bd      	mov	sp, r7
 8013002:	bd80      	pop	{r7, pc}

08013004 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8013004:	b580      	push	{r7, lr}
 8013006:	b088      	sub	sp, #32
 8013008:	af00      	add	r7, sp, #0
 801300a:	6078      	str	r0, [r7, #4]
 801300c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801300e:	683b      	ldr	r3, [r7, #0]
 8013010:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8013012:	2318      	movs	r3, #24
 8013014:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013016:	2340      	movs	r3, #64	@ 0x40
 8013018:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801301a:	2300      	movs	r3, #0
 801301c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801301e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013022:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013024:	f107 0308 	add.w	r3, r7, #8
 8013028:	4619      	mov	r1, r3
 801302a:	6878      	ldr	r0, [r7, #4]
 801302c:	f7ff ff0e 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8013030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013034:	2118      	movs	r1, #24
 8013036:	6878      	ldr	r0, [r7, #4]
 8013038:	f000 f9b4 	bl	80133a4 <SDMMC_GetCmdResp1>
 801303c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801303e:	69fb      	ldr	r3, [r7, #28]
}
 8013040:	4618      	mov	r0, r3
 8013042:	3720      	adds	r7, #32
 8013044:	46bd      	mov	sp, r7
 8013046:	bd80      	pop	{r7, pc}

08013048 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8013048:	b580      	push	{r7, lr}
 801304a:	b088      	sub	sp, #32
 801304c:	af00      	add	r7, sp, #0
 801304e:	6078      	str	r0, [r7, #4]
 8013050:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8013052:	683b      	ldr	r3, [r7, #0]
 8013054:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8013056:	2319      	movs	r3, #25
 8013058:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801305a:	2340      	movs	r3, #64	@ 0x40
 801305c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801305e:	2300      	movs	r3, #0
 8013060:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013062:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013066:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013068:	f107 0308 	add.w	r3, r7, #8
 801306c:	4619      	mov	r1, r3
 801306e:	6878      	ldr	r0, [r7, #4]
 8013070:	f7ff feec 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8013074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013078:	2119      	movs	r1, #25
 801307a:	6878      	ldr	r0, [r7, #4]
 801307c:	f000 f992 	bl	80133a4 <SDMMC_GetCmdResp1>
 8013080:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013082:	69fb      	ldr	r3, [r7, #28]
}
 8013084:	4618      	mov	r0, r3
 8013086:	3720      	adds	r7, #32
 8013088:	46bd      	mov	sp, r7
 801308a:	bd80      	pop	{r7, pc}

0801308c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 801308c:	b580      	push	{r7, lr}
 801308e:	b088      	sub	sp, #32
 8013090:	af00      	add	r7, sp, #0
 8013092:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8013094:	2300      	movs	r3, #0
 8013096:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8013098:	230c      	movs	r3, #12
 801309a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801309c:	2340      	movs	r3, #64	@ 0x40
 801309e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130a0:	2300      	movs	r3, #0
 80130a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80130a8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130aa:	f107 0308 	add.w	r3, r7, #8
 80130ae:	4619      	mov	r1, r3
 80130b0:	6878      	ldr	r0, [r7, #4]
 80130b2:	f7ff fecb 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80130b6:	4a05      	ldr	r2, [pc, #20]	@ (80130cc <SDMMC_CmdStopTransfer+0x40>)
 80130b8:	210c      	movs	r1, #12
 80130ba:	6878      	ldr	r0, [r7, #4]
 80130bc:	f000 f972 	bl	80133a4 <SDMMC_GetCmdResp1>
 80130c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80130c2:	69fb      	ldr	r3, [r7, #28]
}
 80130c4:	4618      	mov	r0, r3
 80130c6:	3720      	adds	r7, #32
 80130c8:	46bd      	mov	sp, r7
 80130ca:	bd80      	pop	{r7, pc}
 80130cc:	05f5e100 	.word	0x05f5e100

080130d0 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 80130d0:	b580      	push	{r7, lr}
 80130d2:	b08a      	sub	sp, #40	@ 0x28
 80130d4:	af00      	add	r7, sp, #0
 80130d6:	60f8      	str	r0, [r7, #12]
 80130d8:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80130dc:	683b      	ldr	r3, [r7, #0]
 80130de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80130e0:	2307      	movs	r3, #7
 80130e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130e4:	2340      	movs	r3, #64	@ 0x40
 80130e6:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130e8:	2300      	movs	r3, #0
 80130ea:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80130f0:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130f2:	f107 0310 	add.w	r3, r7, #16
 80130f6:	4619      	mov	r1, r3
 80130f8:	68f8      	ldr	r0, [r7, #12]
 80130fa:	f7ff fea7 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80130fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013102:	2107      	movs	r1, #7
 8013104:	68f8      	ldr	r0, [r7, #12]
 8013106:	f000 f94d 	bl	80133a4 <SDMMC_GetCmdResp1>
 801310a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 801310c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801310e:	4618      	mov	r0, r3
 8013110:	3728      	adds	r7, #40	@ 0x28
 8013112:	46bd      	mov	sp, r7
 8013114:	bd80      	pop	{r7, pc}

08013116 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8013116:	b580      	push	{r7, lr}
 8013118:	b088      	sub	sp, #32
 801311a:	af00      	add	r7, sp, #0
 801311c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 801311e:	2300      	movs	r3, #0
 8013120:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8013122:	2300      	movs	r3, #0
 8013124:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8013126:	2300      	movs	r3, #0
 8013128:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801312a:	2300      	movs	r3, #0
 801312c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801312e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013132:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013134:	f107 0308 	add.w	r3, r7, #8
 8013138:	4619      	mov	r1, r3
 801313a:	6878      	ldr	r0, [r7, #4]
 801313c:	f7ff fe86 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8013140:	6878      	ldr	r0, [r7, #4]
 8013142:	f000 fb67 	bl	8013814 <SDMMC_GetCmdError>
 8013146:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013148:	69fb      	ldr	r3, [r7, #28]
}
 801314a:	4618      	mov	r0, r3
 801314c:	3720      	adds	r7, #32
 801314e:	46bd      	mov	sp, r7
 8013150:	bd80      	pop	{r7, pc}

08013152 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8013152:	b580      	push	{r7, lr}
 8013154:	b088      	sub	sp, #32
 8013156:	af00      	add	r7, sp, #0
 8013158:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 801315a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 801315e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8013160:	2308      	movs	r3, #8
 8013162:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013164:	2340      	movs	r3, #64	@ 0x40
 8013166:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013168:	2300      	movs	r3, #0
 801316a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801316c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013170:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013172:	f107 0308 	add.w	r3, r7, #8
 8013176:	4619      	mov	r1, r3
 8013178:	6878      	ldr	r0, [r7, #4]
 801317a:	f7ff fe67 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 801317e:	6878      	ldr	r0, [r7, #4]
 8013180:	f000 fafa 	bl	8013778 <SDMMC_GetCmdResp7>
 8013184:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013186:	69fb      	ldr	r3, [r7, #28]
}
 8013188:	4618      	mov	r0, r3
 801318a:	3720      	adds	r7, #32
 801318c:	46bd      	mov	sp, r7
 801318e:	bd80      	pop	{r7, pc}

08013190 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013190:	b580      	push	{r7, lr}
 8013192:	b088      	sub	sp, #32
 8013194:	af00      	add	r7, sp, #0
 8013196:	6078      	str	r0, [r7, #4]
 8013198:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 801319a:	683b      	ldr	r3, [r7, #0]
 801319c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 801319e:	2337      	movs	r3, #55	@ 0x37
 80131a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80131a2:	2340      	movs	r3, #64	@ 0x40
 80131a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80131a6:	2300      	movs	r3, #0
 80131a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80131ae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80131b0:	f107 0308 	add.w	r3, r7, #8
 80131b4:	4619      	mov	r1, r3
 80131b6:	6878      	ldr	r0, [r7, #4]
 80131b8:	f7ff fe48 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80131bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80131c0:	2137      	movs	r1, #55	@ 0x37
 80131c2:	6878      	ldr	r0, [r7, #4]
 80131c4:	f000 f8ee 	bl	80133a4 <SDMMC_GetCmdResp1>
 80131c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80131ca:	69fb      	ldr	r3, [r7, #28]
}
 80131cc:	4618      	mov	r0, r3
 80131ce:	3720      	adds	r7, #32
 80131d0:	46bd      	mov	sp, r7
 80131d2:	bd80      	pop	{r7, pc}

080131d4 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80131d4:	b580      	push	{r7, lr}
 80131d6:	b088      	sub	sp, #32
 80131d8:	af00      	add	r7, sp, #0
 80131da:	6078      	str	r0, [r7, #4]
 80131dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80131de:	683a      	ldr	r2, [r7, #0]
 80131e0:	4b0d      	ldr	r3, [pc, #52]	@ (8013218 <SDMMC_CmdAppOperCommand+0x44>)
 80131e2:	4313      	orrs	r3, r2
 80131e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80131e6:	2329      	movs	r3, #41	@ 0x29
 80131e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80131ea:	2340      	movs	r3, #64	@ 0x40
 80131ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80131ee:	2300      	movs	r3, #0
 80131f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80131f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80131f8:	f107 0308 	add.w	r3, r7, #8
 80131fc:	4619      	mov	r1, r3
 80131fe:	6878      	ldr	r0, [r7, #4]
 8013200:	f7ff fe24 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8013204:	6878      	ldr	r0, [r7, #4]
 8013206:	f000 fa03 	bl	8013610 <SDMMC_GetCmdResp3>
 801320a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801320c:	69fb      	ldr	r3, [r7, #28]
}
 801320e:	4618      	mov	r0, r3
 8013210:	3720      	adds	r7, #32
 8013212:	46bd      	mov	sp, r7
 8013214:	bd80      	pop	{r7, pc}
 8013216:	bf00      	nop
 8013218:	80100000 	.word	0x80100000

0801321c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 801321c:	b580      	push	{r7, lr}
 801321e:	b088      	sub	sp, #32
 8013220:	af00      	add	r7, sp, #0
 8013222:	6078      	str	r0, [r7, #4]
 8013224:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8013226:	683b      	ldr	r3, [r7, #0]
 8013228:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 801322a:	2306      	movs	r3, #6
 801322c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801322e:	2340      	movs	r3, #64	@ 0x40
 8013230:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013232:	2300      	movs	r3, #0
 8013234:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013236:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801323a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801323c:	f107 0308 	add.w	r3, r7, #8
 8013240:	4619      	mov	r1, r3
 8013242:	6878      	ldr	r0, [r7, #4]
 8013244:	f7ff fe02 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8013248:	f241 3288 	movw	r2, #5000	@ 0x1388
 801324c:	2106      	movs	r1, #6
 801324e:	6878      	ldr	r0, [r7, #4]
 8013250:	f000 f8a8 	bl	80133a4 <SDMMC_GetCmdResp1>
 8013254:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013256:	69fb      	ldr	r3, [r7, #28]
}
 8013258:	4618      	mov	r0, r3
 801325a:	3720      	adds	r7, #32
 801325c:	46bd      	mov	sp, r7
 801325e:	bd80      	pop	{r7, pc}

08013260 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8013260:	b580      	push	{r7, lr}
 8013262:	b088      	sub	sp, #32
 8013264:	af00      	add	r7, sp, #0
 8013266:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8013268:	2300      	movs	r3, #0
 801326a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 801326c:	2333      	movs	r3, #51	@ 0x33
 801326e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013270:	2340      	movs	r3, #64	@ 0x40
 8013272:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013274:	2300      	movs	r3, #0
 8013276:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013278:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801327c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801327e:	f107 0308 	add.w	r3, r7, #8
 8013282:	4619      	mov	r1, r3
 8013284:	6878      	ldr	r0, [r7, #4]
 8013286:	f7ff fde1 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801328a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801328e:	2133      	movs	r1, #51	@ 0x33
 8013290:	6878      	ldr	r0, [r7, #4]
 8013292:	f000 f887 	bl	80133a4 <SDMMC_GetCmdResp1>
 8013296:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013298:	69fb      	ldr	r3, [r7, #28]
}
 801329a:	4618      	mov	r0, r3
 801329c:	3720      	adds	r7, #32
 801329e:	46bd      	mov	sp, r7
 80132a0:	bd80      	pop	{r7, pc}

080132a2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80132a2:	b580      	push	{r7, lr}
 80132a4:	b088      	sub	sp, #32
 80132a6:	af00      	add	r7, sp, #0
 80132a8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80132aa:	2300      	movs	r3, #0
 80132ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80132ae:	2302      	movs	r3, #2
 80132b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80132b2:	23c0      	movs	r3, #192	@ 0xc0
 80132b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132b6:	2300      	movs	r3, #0
 80132b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80132be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132c0:	f107 0308 	add.w	r3, r7, #8
 80132c4:	4619      	mov	r1, r3
 80132c6:	6878      	ldr	r0, [r7, #4]
 80132c8:	f7ff fdc0 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80132cc:	6878      	ldr	r0, [r7, #4]
 80132ce:	f000 f957 	bl	8013580 <SDMMC_GetCmdResp2>
 80132d2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80132d4:	69fb      	ldr	r3, [r7, #28]
}
 80132d6:	4618      	mov	r0, r3
 80132d8:	3720      	adds	r7, #32
 80132da:	46bd      	mov	sp, r7
 80132dc:	bd80      	pop	{r7, pc}

080132de <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80132de:	b580      	push	{r7, lr}
 80132e0:	b088      	sub	sp, #32
 80132e2:	af00      	add	r7, sp, #0
 80132e4:	6078      	str	r0, [r7, #4]
 80132e6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80132e8:	683b      	ldr	r3, [r7, #0]
 80132ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80132ec:	2309      	movs	r3, #9
 80132ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80132f0:	23c0      	movs	r3, #192	@ 0xc0
 80132f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132f4:	2300      	movs	r3, #0
 80132f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80132fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132fe:	f107 0308 	add.w	r3, r7, #8
 8013302:	4619      	mov	r1, r3
 8013304:	6878      	ldr	r0, [r7, #4]
 8013306:	f7ff fda1 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801330a:	6878      	ldr	r0, [r7, #4]
 801330c:	f000 f938 	bl	8013580 <SDMMC_GetCmdResp2>
 8013310:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013312:	69fb      	ldr	r3, [r7, #28]
}
 8013314:	4618      	mov	r0, r3
 8013316:	3720      	adds	r7, #32
 8013318:	46bd      	mov	sp, r7
 801331a:	bd80      	pop	{r7, pc}

0801331c <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 801331c:	b580      	push	{r7, lr}
 801331e:	b088      	sub	sp, #32
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
 8013324:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8013326:	2300      	movs	r3, #0
 8013328:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801332a:	2303      	movs	r3, #3
 801332c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801332e:	2340      	movs	r3, #64	@ 0x40
 8013330:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013332:	2300      	movs	r3, #0
 8013334:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013336:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801333a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801333c:	f107 0308 	add.w	r3, r7, #8
 8013340:	4619      	mov	r1, r3
 8013342:	6878      	ldr	r0, [r7, #4]
 8013344:	f7ff fd82 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8013348:	683a      	ldr	r2, [r7, #0]
 801334a:	2103      	movs	r1, #3
 801334c:	6878      	ldr	r0, [r7, #4]
 801334e:	f000 f99d 	bl	801368c <SDMMC_GetCmdResp6>
 8013352:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013354:	69fb      	ldr	r3, [r7, #28]
}
 8013356:	4618      	mov	r0, r3
 8013358:	3720      	adds	r7, #32
 801335a:	46bd      	mov	sp, r7
 801335c:	bd80      	pop	{r7, pc}

0801335e <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801335e:	b580      	push	{r7, lr}
 8013360:	b088      	sub	sp, #32
 8013362:	af00      	add	r7, sp, #0
 8013364:	6078      	str	r0, [r7, #4]
 8013366:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8013368:	683b      	ldr	r3, [r7, #0]
 801336a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801336c:	230d      	movs	r3, #13
 801336e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013370:	2340      	movs	r3, #64	@ 0x40
 8013372:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013374:	2300      	movs	r3, #0
 8013376:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013378:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801337c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801337e:	f107 0308 	add.w	r3, r7, #8
 8013382:	4619      	mov	r1, r3
 8013384:	6878      	ldr	r0, [r7, #4]
 8013386:	f7ff fd61 	bl	8012e4c <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801338a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801338e:	210d      	movs	r1, #13
 8013390:	6878      	ldr	r0, [r7, #4]
 8013392:	f000 f807 	bl	80133a4 <SDMMC_GetCmdResp1>
 8013396:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013398:	69fb      	ldr	r3, [r7, #28]
}
 801339a:	4618      	mov	r0, r3
 801339c:	3720      	adds	r7, #32
 801339e:	46bd      	mov	sp, r7
 80133a0:	bd80      	pop	{r7, pc}
	...

080133a4 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80133a4:	b580      	push	{r7, lr}
 80133a6:	b088      	sub	sp, #32
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	60f8      	str	r0, [r7, #12]
 80133ac:	460b      	mov	r3, r1
 80133ae:	607a      	str	r2, [r7, #4]
 80133b0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80133b2:	4b70      	ldr	r3, [pc, #448]	@ (8013574 <SDMMC_GetCmdResp1+0x1d0>)
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	4a70      	ldr	r2, [pc, #448]	@ (8013578 <SDMMC_GetCmdResp1+0x1d4>)
 80133b8:	fba2 2303 	umull	r2, r3, r2, r3
 80133bc:	0a5a      	lsrs	r2, r3, #9
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	fb02 f303 	mul.w	r3, r2, r3
 80133c4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80133c6:	69fb      	ldr	r3, [r7, #28]
 80133c8:	1e5a      	subs	r2, r3, #1
 80133ca:	61fa      	str	r2, [r7, #28]
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d102      	bne.n	80133d6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80133d0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80133d4:	e0c9      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80133da:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80133dc:	69bb      	ldr	r3, [r7, #24]
 80133de:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d0ef      	beq.n	80133c6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80133e6:	69bb      	ldr	r3, [r7, #24]
 80133e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d1ea      	bne.n	80133c6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80133f4:	f003 0304 	and.w	r3, r3, #4
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d004      	beq.n	8013406 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	2204      	movs	r2, #4
 8013400:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013402:	2304      	movs	r3, #4
 8013404:	e0b1      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801340a:	f003 0301 	and.w	r3, r3, #1
 801340e:	2b00      	cmp	r3, #0
 8013410:	d004      	beq.n	801341c <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	2201      	movs	r2, #1
 8013416:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013418:	2301      	movs	r3, #1
 801341a:	e0a6      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801341c:	68fb      	ldr	r3, [r7, #12]
 801341e:	22c5      	movs	r2, #197	@ 0xc5
 8013420:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013422:	68f8      	ldr	r0, [r7, #12]
 8013424:	f7ff fd3c 	bl	8012ea0 <SDMMC_GetCommandResponse>
 8013428:	4603      	mov	r3, r0
 801342a:	461a      	mov	r2, r3
 801342c:	7afb      	ldrb	r3, [r7, #11]
 801342e:	4293      	cmp	r3, r2
 8013430:	d001      	beq.n	8013436 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013432:	2301      	movs	r3, #1
 8013434:	e099      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013436:	2100      	movs	r1, #0
 8013438:	68f8      	ldr	r0, [r7, #12]
 801343a:	f7ff fd3e 	bl	8012eba <SDMMC_GetResponse>
 801343e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8013440:	697a      	ldr	r2, [r7, #20]
 8013442:	4b4e      	ldr	r3, [pc, #312]	@ (801357c <SDMMC_GetCmdResp1+0x1d8>)
 8013444:	4013      	ands	r3, r2
 8013446:	2b00      	cmp	r3, #0
 8013448:	d101      	bne.n	801344e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 801344a:	2300      	movs	r3, #0
 801344c:	e08d      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801344e:	697b      	ldr	r3, [r7, #20]
 8013450:	2b00      	cmp	r3, #0
 8013452:	da02      	bge.n	801345a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8013454:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8013458:	e087      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801345a:	697b      	ldr	r3, [r7, #20]
 801345c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013460:	2b00      	cmp	r3, #0
 8013462:	d001      	beq.n	8013468 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8013464:	2340      	movs	r3, #64	@ 0x40
 8013466:	e080      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8013468:	697b      	ldr	r3, [r7, #20]
 801346a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801346e:	2b00      	cmp	r3, #0
 8013470:	d001      	beq.n	8013476 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8013472:	2380      	movs	r3, #128	@ 0x80
 8013474:	e079      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8013476:	697b      	ldr	r3, [r7, #20]
 8013478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801347c:	2b00      	cmp	r3, #0
 801347e:	d002      	beq.n	8013486 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8013480:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013484:	e071      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8013486:	697b      	ldr	r3, [r7, #20]
 8013488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801348c:	2b00      	cmp	r3, #0
 801348e:	d002      	beq.n	8013496 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8013490:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013494:	e069      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801349c:	2b00      	cmp	r3, #0
 801349e:	d002      	beq.n	80134a6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80134a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80134a4:	e061      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80134a6:	697b      	ldr	r3, [r7, #20]
 80134a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d002      	beq.n	80134b6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80134b0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80134b4:	e059      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80134b6:	697b      	ldr	r3, [r7, #20]
 80134b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d002      	beq.n	80134c6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80134c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80134c4:	e051      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d002      	beq.n	80134d6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80134d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80134d4:	e049      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80134d6:	697b      	ldr	r3, [r7, #20]
 80134d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d002      	beq.n	80134e6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80134e0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80134e4:	e041      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80134e6:	697b      	ldr	r3, [r7, #20]
 80134e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d002      	beq.n	80134f6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80134f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80134f4:	e039      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80134f6:	697b      	ldr	r3, [r7, #20]
 80134f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d002      	beq.n	8013506 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8013500:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8013504:	e031      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8013506:	697b      	ldr	r3, [r7, #20]
 8013508:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801350c:	2b00      	cmp	r3, #0
 801350e:	d002      	beq.n	8013516 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8013510:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8013514:	e029      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8013516:	697b      	ldr	r3, [r7, #20]
 8013518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801351c:	2b00      	cmp	r3, #0
 801351e:	d002      	beq.n	8013526 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8013520:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013524:	e021      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8013526:	697b      	ldr	r3, [r7, #20]
 8013528:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801352c:	2b00      	cmp	r3, #0
 801352e:	d002      	beq.n	8013536 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8013530:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8013534:	e019      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8013536:	697b      	ldr	r3, [r7, #20]
 8013538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801353c:	2b00      	cmp	r3, #0
 801353e:	d002      	beq.n	8013546 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8013540:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8013544:	e011      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8013546:	697b      	ldr	r3, [r7, #20]
 8013548:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801354c:	2b00      	cmp	r3, #0
 801354e:	d002      	beq.n	8013556 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8013550:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8013554:	e009      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8013556:	697b      	ldr	r3, [r7, #20]
 8013558:	f003 0308 	and.w	r3, r3, #8
 801355c:	2b00      	cmp	r3, #0
 801355e:	d002      	beq.n	8013566 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8013560:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8013564:	e001      	b.n	801356a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013566:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801356a:	4618      	mov	r0, r3
 801356c:	3720      	adds	r7, #32
 801356e:	46bd      	mov	sp, r7
 8013570:	bd80      	pop	{r7, pc}
 8013572:	bf00      	nop
 8013574:	20000008 	.word	0x20000008
 8013578:	10624dd3 	.word	0x10624dd3
 801357c:	fdffe008 	.word	0xfdffe008

08013580 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8013580:	b480      	push	{r7}
 8013582:	b085      	sub	sp, #20
 8013584:	af00      	add	r7, sp, #0
 8013586:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8013588:	4b1f      	ldr	r3, [pc, #124]	@ (8013608 <SDMMC_GetCmdResp2+0x88>)
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	4a1f      	ldr	r2, [pc, #124]	@ (801360c <SDMMC_GetCmdResp2+0x8c>)
 801358e:	fba2 2303 	umull	r2, r3, r2, r3
 8013592:	0a5b      	lsrs	r3, r3, #9
 8013594:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013598:	fb02 f303 	mul.w	r3, r2, r3
 801359c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801359e:	68fb      	ldr	r3, [r7, #12]
 80135a0:	1e5a      	subs	r2, r3, #1
 80135a2:	60fa      	str	r2, [r7, #12]
 80135a4:	2b00      	cmp	r3, #0
 80135a6:	d102      	bne.n	80135ae <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80135a8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80135ac:	e026      	b.n	80135fc <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135b2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80135b4:	68bb      	ldr	r3, [r7, #8]
 80135b6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d0ef      	beq.n	801359e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80135be:	68bb      	ldr	r3, [r7, #8]
 80135c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d1ea      	bne.n	801359e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135cc:	f003 0304 	and.w	r3, r3, #4
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	d004      	beq.n	80135de <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	2204      	movs	r2, #4
 80135d8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80135da:	2304      	movs	r3, #4
 80135dc:	e00e      	b.n	80135fc <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135e2:	f003 0301 	and.w	r3, r3, #1
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d004      	beq.n	80135f4 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	2201      	movs	r2, #1
 80135ee:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80135f0:	2301      	movs	r3, #1
 80135f2:	e003      	b.n	80135fc <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	22c5      	movs	r2, #197	@ 0xc5
 80135f8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80135fa:	2300      	movs	r3, #0
}
 80135fc:	4618      	mov	r0, r3
 80135fe:	3714      	adds	r7, #20
 8013600:	46bd      	mov	sp, r7
 8013602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013606:	4770      	bx	lr
 8013608:	20000008 	.word	0x20000008
 801360c:	10624dd3 	.word	0x10624dd3

08013610 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8013610:	b480      	push	{r7}
 8013612:	b085      	sub	sp, #20
 8013614:	af00      	add	r7, sp, #0
 8013616:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8013618:	4b1a      	ldr	r3, [pc, #104]	@ (8013684 <SDMMC_GetCmdResp3+0x74>)
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	4a1a      	ldr	r2, [pc, #104]	@ (8013688 <SDMMC_GetCmdResp3+0x78>)
 801361e:	fba2 2303 	umull	r2, r3, r2, r3
 8013622:	0a5b      	lsrs	r3, r3, #9
 8013624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013628:	fb02 f303 	mul.w	r3, r2, r3
 801362c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	1e5a      	subs	r2, r3, #1
 8013632:	60fa      	str	r2, [r7, #12]
 8013634:	2b00      	cmp	r3, #0
 8013636:	d102      	bne.n	801363e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013638:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801363c:	e01b      	b.n	8013676 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013642:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013644:	68bb      	ldr	r3, [r7, #8]
 8013646:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801364a:	2b00      	cmp	r3, #0
 801364c:	d0ef      	beq.n	801362e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 801364e:	68bb      	ldr	r3, [r7, #8]
 8013650:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013654:	2b00      	cmp	r3, #0
 8013656:	d1ea      	bne.n	801362e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801365c:	f003 0304 	and.w	r3, r3, #4
 8013660:	2b00      	cmp	r3, #0
 8013662:	d004      	beq.n	801366e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	2204      	movs	r2, #4
 8013668:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801366a:	2304      	movs	r3, #4
 801366c:	e003      	b.n	8013676 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	22c5      	movs	r2, #197	@ 0xc5
 8013672:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8013674:	2300      	movs	r3, #0
}
 8013676:	4618      	mov	r0, r3
 8013678:	3714      	adds	r7, #20
 801367a:	46bd      	mov	sp, r7
 801367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013680:	4770      	bx	lr
 8013682:	bf00      	nop
 8013684:	20000008 	.word	0x20000008
 8013688:	10624dd3 	.word	0x10624dd3

0801368c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 801368c:	b580      	push	{r7, lr}
 801368e:	b088      	sub	sp, #32
 8013690:	af00      	add	r7, sp, #0
 8013692:	60f8      	str	r0, [r7, #12]
 8013694:	460b      	mov	r3, r1
 8013696:	607a      	str	r2, [r7, #4]
 8013698:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801369a:	4b35      	ldr	r3, [pc, #212]	@ (8013770 <SDMMC_GetCmdResp6+0xe4>)
 801369c:	681b      	ldr	r3, [r3, #0]
 801369e:	4a35      	ldr	r2, [pc, #212]	@ (8013774 <SDMMC_GetCmdResp6+0xe8>)
 80136a0:	fba2 2303 	umull	r2, r3, r2, r3
 80136a4:	0a5b      	lsrs	r3, r3, #9
 80136a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80136aa:	fb02 f303 	mul.w	r3, r2, r3
 80136ae:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80136b0:	69fb      	ldr	r3, [r7, #28]
 80136b2:	1e5a      	subs	r2, r3, #1
 80136b4:	61fa      	str	r2, [r7, #28]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d102      	bne.n	80136c0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80136ba:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80136be:	e052      	b.n	8013766 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80136c0:	68fb      	ldr	r3, [r7, #12]
 80136c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80136c4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80136c6:	69bb      	ldr	r3, [r7, #24]
 80136c8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d0ef      	beq.n	80136b0 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80136d0:	69bb      	ldr	r3, [r7, #24]
 80136d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d1ea      	bne.n	80136b0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80136da:	68fb      	ldr	r3, [r7, #12]
 80136dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80136de:	f003 0304 	and.w	r3, r3, #4
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d004      	beq.n	80136f0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80136e6:	68fb      	ldr	r3, [r7, #12]
 80136e8:	2204      	movs	r2, #4
 80136ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80136ec:	2304      	movs	r3, #4
 80136ee:	e03a      	b.n	8013766 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80136f0:	68fb      	ldr	r3, [r7, #12]
 80136f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80136f4:	f003 0301 	and.w	r3, r3, #1
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d004      	beq.n	8013706 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80136fc:	68fb      	ldr	r3, [r7, #12]
 80136fe:	2201      	movs	r2, #1
 8013700:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013702:	2301      	movs	r3, #1
 8013704:	e02f      	b.n	8013766 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013706:	68f8      	ldr	r0, [r7, #12]
 8013708:	f7ff fbca 	bl	8012ea0 <SDMMC_GetCommandResponse>
 801370c:	4603      	mov	r3, r0
 801370e:	461a      	mov	r2, r3
 8013710:	7afb      	ldrb	r3, [r7, #11]
 8013712:	4293      	cmp	r3, r2
 8013714:	d001      	beq.n	801371a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013716:	2301      	movs	r3, #1
 8013718:	e025      	b.n	8013766 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	22c5      	movs	r2, #197	@ 0xc5
 801371e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013720:	2100      	movs	r1, #0
 8013722:	68f8      	ldr	r0, [r7, #12]
 8013724:	f7ff fbc9 	bl	8012eba <SDMMC_GetResponse>
 8013728:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 801372a:	697b      	ldr	r3, [r7, #20]
 801372c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8013730:	2b00      	cmp	r3, #0
 8013732:	d106      	bne.n	8013742 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8013734:	697b      	ldr	r3, [r7, #20]
 8013736:	0c1b      	lsrs	r3, r3, #16
 8013738:	b29a      	uxth	r2, r3
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 801373e:	2300      	movs	r3, #0
 8013740:	e011      	b.n	8013766 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8013742:	697b      	ldr	r3, [r7, #20]
 8013744:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013748:	2b00      	cmp	r3, #0
 801374a:	d002      	beq.n	8013752 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801374c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013750:	e009      	b.n	8013766 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8013752:	697b      	ldr	r3, [r7, #20]
 8013754:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013758:	2b00      	cmp	r3, #0
 801375a:	d002      	beq.n	8013762 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801375c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013760:	e001      	b.n	8013766 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013762:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8013766:	4618      	mov	r0, r3
 8013768:	3720      	adds	r7, #32
 801376a:	46bd      	mov	sp, r7
 801376c:	bd80      	pop	{r7, pc}
 801376e:	bf00      	nop
 8013770:	20000008 	.word	0x20000008
 8013774:	10624dd3 	.word	0x10624dd3

08013778 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8013778:	b480      	push	{r7}
 801377a:	b085      	sub	sp, #20
 801377c:	af00      	add	r7, sp, #0
 801377e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8013780:	4b22      	ldr	r3, [pc, #136]	@ (801380c <SDMMC_GetCmdResp7+0x94>)
 8013782:	681b      	ldr	r3, [r3, #0]
 8013784:	4a22      	ldr	r2, [pc, #136]	@ (8013810 <SDMMC_GetCmdResp7+0x98>)
 8013786:	fba2 2303 	umull	r2, r3, r2, r3
 801378a:	0a5b      	lsrs	r3, r3, #9
 801378c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013790:	fb02 f303 	mul.w	r3, r2, r3
 8013794:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	1e5a      	subs	r2, r3, #1
 801379a:	60fa      	str	r2, [r7, #12]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d102      	bne.n	80137a6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80137a0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80137a4:	e02c      	b.n	8013800 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80137aa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80137ac:	68bb      	ldr	r3, [r7, #8]
 80137ae:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d0ef      	beq.n	8013796 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80137b6:	68bb      	ldr	r3, [r7, #8]
 80137b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d1ea      	bne.n	8013796 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80137c4:	f003 0304 	and.w	r3, r3, #4
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d004      	beq.n	80137d6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	2204      	movs	r2, #4
 80137d0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80137d2:	2304      	movs	r3, #4
 80137d4:	e014      	b.n	8013800 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80137da:	f003 0301 	and.w	r3, r3, #1
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d004      	beq.n	80137ec <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	2201      	movs	r2, #1
 80137e6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80137e8:	2301      	movs	r3, #1
 80137ea:	e009      	b.n	8013800 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80137f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d002      	beq.n	80137fe <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	2240      	movs	r2, #64	@ 0x40
 80137fc:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80137fe:	2300      	movs	r3, #0
  
}
 8013800:	4618      	mov	r0, r3
 8013802:	3714      	adds	r7, #20
 8013804:	46bd      	mov	sp, r7
 8013806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801380a:	4770      	bx	lr
 801380c:	20000008 	.word	0x20000008
 8013810:	10624dd3 	.word	0x10624dd3

08013814 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8013814:	b480      	push	{r7}
 8013816:	b085      	sub	sp, #20
 8013818:	af00      	add	r7, sp, #0
 801381a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801381c:	4b11      	ldr	r3, [pc, #68]	@ (8013864 <SDMMC_GetCmdError+0x50>)
 801381e:	681b      	ldr	r3, [r3, #0]
 8013820:	4a11      	ldr	r2, [pc, #68]	@ (8013868 <SDMMC_GetCmdError+0x54>)
 8013822:	fba2 2303 	umull	r2, r3, r2, r3
 8013826:	0a5b      	lsrs	r3, r3, #9
 8013828:	f241 3288 	movw	r2, #5000	@ 0x1388
 801382c:	fb02 f303 	mul.w	r3, r2, r3
 8013830:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	1e5a      	subs	r2, r3, #1
 8013836:	60fa      	str	r2, [r7, #12]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d102      	bne.n	8013842 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801383c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013840:	e009      	b.n	8013856 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801384a:	2b00      	cmp	r3, #0
 801384c:	d0f1      	beq.n	8013832 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	22c5      	movs	r2, #197	@ 0xc5
 8013852:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8013854:	2300      	movs	r3, #0
}
 8013856:	4618      	mov	r0, r3
 8013858:	3714      	adds	r7, #20
 801385a:	46bd      	mov	sp, r7
 801385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013860:	4770      	bx	lr
 8013862:	bf00      	nop
 8013864:	20000008 	.word	0x20000008
 8013868:	10624dd3 	.word	0x10624dd3

0801386c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801386c:	b084      	sub	sp, #16
 801386e:	b580      	push	{r7, lr}
 8013870:	b084      	sub	sp, #16
 8013872:	af00      	add	r7, sp, #0
 8013874:	6078      	str	r0, [r7, #4]
 8013876:	f107 001c 	add.w	r0, r7, #28
 801387a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801387e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013880:	2b01      	cmp	r3, #1
 8013882:	d120      	bne.n	80138c6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013888:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	68da      	ldr	r2, [r3, #12]
 8013894:	4b20      	ldr	r3, [pc, #128]	@ (8013918 <USB_CoreInit+0xac>)
 8013896:	4013      	ands	r3, r2
 8013898:	687a      	ldr	r2, [r7, #4]
 801389a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	68db      	ldr	r3, [r3, #12]
 80138a0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80138a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138aa:	2b01      	cmp	r3, #1
 80138ac:	d105      	bne.n	80138ba <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	68db      	ldr	r3, [r3, #12]
 80138b2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80138ba:	6878      	ldr	r0, [r7, #4]
 80138bc:	f000 f9d8 	bl	8013c70 <USB_CoreReset>
 80138c0:	4603      	mov	r3, r0
 80138c2:	73fb      	strb	r3, [r7, #15]
 80138c4:	e010      	b.n	80138e8 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	68db      	ldr	r3, [r3, #12]
 80138ca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80138d2:	6878      	ldr	r0, [r7, #4]
 80138d4:	f000 f9cc 	bl	8013c70 <USB_CoreReset>
 80138d8:	4603      	mov	r3, r0
 80138da:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80138e0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80138e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138ea:	2b01      	cmp	r3, #1
 80138ec:	d10b      	bne.n	8013906 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	689b      	ldr	r3, [r3, #8]
 80138f2:	f043 0206 	orr.w	r2, r3, #6
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	689b      	ldr	r3, [r3, #8]
 80138fe:	f043 0220 	orr.w	r2, r3, #32
 8013902:	687b      	ldr	r3, [r7, #4]
 8013904:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8013906:	7bfb      	ldrb	r3, [r7, #15]
}
 8013908:	4618      	mov	r0, r3
 801390a:	3710      	adds	r7, #16
 801390c:	46bd      	mov	sp, r7
 801390e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013912:	b004      	add	sp, #16
 8013914:	4770      	bx	lr
 8013916:	bf00      	nop
 8013918:	ffbdffbf 	.word	0xffbdffbf

0801391c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801391c:	b480      	push	{r7}
 801391e:	b083      	sub	sp, #12
 8013920:	af00      	add	r7, sp, #0
 8013922:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	689b      	ldr	r3, [r3, #8]
 8013928:	f043 0201 	orr.w	r2, r3, #1
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013930:	2300      	movs	r3, #0
}
 8013932:	4618      	mov	r0, r3
 8013934:	370c      	adds	r7, #12
 8013936:	46bd      	mov	sp, r7
 8013938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801393c:	4770      	bx	lr

0801393e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801393e:	b480      	push	{r7}
 8013940:	b083      	sub	sp, #12
 8013942:	af00      	add	r7, sp, #0
 8013944:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013946:	687b      	ldr	r3, [r7, #4]
 8013948:	689b      	ldr	r3, [r3, #8]
 801394a:	f023 0201 	bic.w	r2, r3, #1
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013952:	2300      	movs	r3, #0
}
 8013954:	4618      	mov	r0, r3
 8013956:	370c      	adds	r7, #12
 8013958:	46bd      	mov	sp, r7
 801395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801395e:	4770      	bx	lr

08013960 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013960:	b580      	push	{r7, lr}
 8013962:	b084      	sub	sp, #16
 8013964:	af00      	add	r7, sp, #0
 8013966:	6078      	str	r0, [r7, #4]
 8013968:	460b      	mov	r3, r1
 801396a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 801396c:	2300      	movs	r3, #0
 801396e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	68db      	ldr	r3, [r3, #12]
 8013974:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 801397c:	78fb      	ldrb	r3, [r7, #3]
 801397e:	2b01      	cmp	r3, #1
 8013980:	d115      	bne.n	80139ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	68db      	ldr	r3, [r3, #12]
 8013986:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 801398e:	2001      	movs	r0, #1
 8013990:	f7f4 f9ec 	bl	8007d6c <HAL_Delay>
      ms++;
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	3301      	adds	r3, #1
 8013998:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 801399a:	6878      	ldr	r0, [r7, #4]
 801399c:	f000 f95a 	bl	8013c54 <USB_GetMode>
 80139a0:	4603      	mov	r3, r0
 80139a2:	2b01      	cmp	r3, #1
 80139a4:	d01e      	beq.n	80139e4 <USB_SetCurrentMode+0x84>
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	2b31      	cmp	r3, #49	@ 0x31
 80139aa:	d9f0      	bls.n	801398e <USB_SetCurrentMode+0x2e>
 80139ac:	e01a      	b.n	80139e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80139ae:	78fb      	ldrb	r3, [r7, #3]
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	d115      	bne.n	80139e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	68db      	ldr	r3, [r3, #12]
 80139b8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80139bc:	687b      	ldr	r3, [r7, #4]
 80139be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80139c0:	2001      	movs	r0, #1
 80139c2:	f7f4 f9d3 	bl	8007d6c <HAL_Delay>
      ms++;
 80139c6:	68fb      	ldr	r3, [r7, #12]
 80139c8:	3301      	adds	r3, #1
 80139ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80139cc:	6878      	ldr	r0, [r7, #4]
 80139ce:	f000 f941 	bl	8013c54 <USB_GetMode>
 80139d2:	4603      	mov	r3, r0
 80139d4:	2b00      	cmp	r3, #0
 80139d6:	d005      	beq.n	80139e4 <USB_SetCurrentMode+0x84>
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	2b31      	cmp	r3, #49	@ 0x31
 80139dc:	d9f0      	bls.n	80139c0 <USB_SetCurrentMode+0x60>
 80139de:	e001      	b.n	80139e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80139e0:	2301      	movs	r3, #1
 80139e2:	e005      	b.n	80139f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	2b32      	cmp	r3, #50	@ 0x32
 80139e8:	d101      	bne.n	80139ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80139ea:	2301      	movs	r3, #1
 80139ec:	e000      	b.n	80139f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80139ee:	2300      	movs	r3, #0
}
 80139f0:	4618      	mov	r0, r3
 80139f2:	3710      	adds	r7, #16
 80139f4:	46bd      	mov	sp, r7
 80139f6:	bd80      	pop	{r7, pc}

080139f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80139f8:	b480      	push	{r7}
 80139fa:	b085      	sub	sp, #20
 80139fc:	af00      	add	r7, sp, #0
 80139fe:	6078      	str	r0, [r7, #4]
 8013a00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013a02:	2300      	movs	r3, #0
 8013a04:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	3301      	adds	r3, #1
 8013a0a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	4a13      	ldr	r2, [pc, #76]	@ (8013a5c <USB_FlushTxFifo+0x64>)
 8013a10:	4293      	cmp	r3, r2
 8013a12:	d901      	bls.n	8013a18 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013a14:	2303      	movs	r3, #3
 8013a16:	e01b      	b.n	8013a50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013a18:	687b      	ldr	r3, [r7, #4]
 8013a1a:	691b      	ldr	r3, [r3, #16]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	daf2      	bge.n	8013a06 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013a20:	2300      	movs	r3, #0
 8013a22:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013a24:	683b      	ldr	r3, [r7, #0]
 8013a26:	019b      	lsls	r3, r3, #6
 8013a28:	f043 0220 	orr.w	r2, r3, #32
 8013a2c:	687b      	ldr	r3, [r7, #4]
 8013a2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013a30:	68fb      	ldr	r3, [r7, #12]
 8013a32:	3301      	adds	r3, #1
 8013a34:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013a36:	68fb      	ldr	r3, [r7, #12]
 8013a38:	4a08      	ldr	r2, [pc, #32]	@ (8013a5c <USB_FlushTxFifo+0x64>)
 8013a3a:	4293      	cmp	r3, r2
 8013a3c:	d901      	bls.n	8013a42 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8013a3e:	2303      	movs	r3, #3
 8013a40:	e006      	b.n	8013a50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	691b      	ldr	r3, [r3, #16]
 8013a46:	f003 0320 	and.w	r3, r3, #32
 8013a4a:	2b20      	cmp	r3, #32
 8013a4c:	d0f0      	beq.n	8013a30 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8013a4e:	2300      	movs	r3, #0
}
 8013a50:	4618      	mov	r0, r3
 8013a52:	3714      	adds	r7, #20
 8013a54:	46bd      	mov	sp, r7
 8013a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a5a:	4770      	bx	lr
 8013a5c:	00030d40 	.word	0x00030d40

08013a60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8013a60:	b480      	push	{r7}
 8013a62:	b085      	sub	sp, #20
 8013a64:	af00      	add	r7, sp, #0
 8013a66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013a68:	2300      	movs	r3, #0
 8013a6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013a6c:	68fb      	ldr	r3, [r7, #12]
 8013a6e:	3301      	adds	r3, #1
 8013a70:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	4a11      	ldr	r2, [pc, #68]	@ (8013abc <USB_FlushRxFifo+0x5c>)
 8013a76:	4293      	cmp	r3, r2
 8013a78:	d901      	bls.n	8013a7e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8013a7a:	2303      	movs	r3, #3
 8013a7c:	e018      	b.n	8013ab0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	691b      	ldr	r3, [r3, #16]
 8013a82:	2b00      	cmp	r3, #0
 8013a84:	daf2      	bge.n	8013a6c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8013a86:	2300      	movs	r3, #0
 8013a88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	2210      	movs	r2, #16
 8013a8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013a90:	68fb      	ldr	r3, [r7, #12]
 8013a92:	3301      	adds	r3, #1
 8013a94:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013a96:	68fb      	ldr	r3, [r7, #12]
 8013a98:	4a08      	ldr	r2, [pc, #32]	@ (8013abc <USB_FlushRxFifo+0x5c>)
 8013a9a:	4293      	cmp	r3, r2
 8013a9c:	d901      	bls.n	8013aa2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8013a9e:	2303      	movs	r3, #3
 8013aa0:	e006      	b.n	8013ab0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	691b      	ldr	r3, [r3, #16]
 8013aa6:	f003 0310 	and.w	r3, r3, #16
 8013aaa:	2b10      	cmp	r3, #16
 8013aac:	d0f0      	beq.n	8013a90 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8013aae:	2300      	movs	r3, #0
}
 8013ab0:	4618      	mov	r0, r3
 8013ab2:	3714      	adds	r7, #20
 8013ab4:	46bd      	mov	sp, r7
 8013ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aba:	4770      	bx	lr
 8013abc:	00030d40 	.word	0x00030d40

08013ac0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8013ac0:	b480      	push	{r7}
 8013ac2:	b089      	sub	sp, #36	@ 0x24
 8013ac4:	af00      	add	r7, sp, #0
 8013ac6:	60f8      	str	r0, [r7, #12]
 8013ac8:	60b9      	str	r1, [r7, #8]
 8013aca:	4611      	mov	r1, r2
 8013acc:	461a      	mov	r2, r3
 8013ace:	460b      	mov	r3, r1
 8013ad0:	71fb      	strb	r3, [r7, #7]
 8013ad2:	4613      	mov	r3, r2
 8013ad4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ad6:	68fb      	ldr	r3, [r7, #12]
 8013ad8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8013ada:	68bb      	ldr	r3, [r7, #8]
 8013adc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8013ade:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d123      	bne.n	8013b2e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8013ae6:	88bb      	ldrh	r3, [r7, #4]
 8013ae8:	3303      	adds	r3, #3
 8013aea:	089b      	lsrs	r3, r3, #2
 8013aec:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8013aee:	2300      	movs	r3, #0
 8013af0:	61bb      	str	r3, [r7, #24]
 8013af2:	e018      	b.n	8013b26 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013af4:	79fb      	ldrb	r3, [r7, #7]
 8013af6:	031a      	lsls	r2, r3, #12
 8013af8:	697b      	ldr	r3, [r7, #20]
 8013afa:	4413      	add	r3, r2
 8013afc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013b00:	461a      	mov	r2, r3
 8013b02:	69fb      	ldr	r3, [r7, #28]
 8013b04:	681b      	ldr	r3, [r3, #0]
 8013b06:	6013      	str	r3, [r2, #0]
      pSrc++;
 8013b08:	69fb      	ldr	r3, [r7, #28]
 8013b0a:	3301      	adds	r3, #1
 8013b0c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013b0e:	69fb      	ldr	r3, [r7, #28]
 8013b10:	3301      	adds	r3, #1
 8013b12:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013b14:	69fb      	ldr	r3, [r7, #28]
 8013b16:	3301      	adds	r3, #1
 8013b18:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013b1a:	69fb      	ldr	r3, [r7, #28]
 8013b1c:	3301      	adds	r3, #1
 8013b1e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8013b20:	69bb      	ldr	r3, [r7, #24]
 8013b22:	3301      	adds	r3, #1
 8013b24:	61bb      	str	r3, [r7, #24]
 8013b26:	69ba      	ldr	r2, [r7, #24]
 8013b28:	693b      	ldr	r3, [r7, #16]
 8013b2a:	429a      	cmp	r2, r3
 8013b2c:	d3e2      	bcc.n	8013af4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8013b2e:	2300      	movs	r3, #0
}
 8013b30:	4618      	mov	r0, r3
 8013b32:	3724      	adds	r7, #36	@ 0x24
 8013b34:	46bd      	mov	sp, r7
 8013b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b3a:	4770      	bx	lr

08013b3c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8013b3c:	b480      	push	{r7}
 8013b3e:	b08b      	sub	sp, #44	@ 0x2c
 8013b40:	af00      	add	r7, sp, #0
 8013b42:	60f8      	str	r0, [r7, #12]
 8013b44:	60b9      	str	r1, [r7, #8]
 8013b46:	4613      	mov	r3, r2
 8013b48:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013b4a:	68fb      	ldr	r3, [r7, #12]
 8013b4c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8013b4e:	68bb      	ldr	r3, [r7, #8]
 8013b50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8013b52:	88fb      	ldrh	r3, [r7, #6]
 8013b54:	089b      	lsrs	r3, r3, #2
 8013b56:	b29b      	uxth	r3, r3
 8013b58:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8013b5a:	88fb      	ldrh	r3, [r7, #6]
 8013b5c:	f003 0303 	and.w	r3, r3, #3
 8013b60:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8013b62:	2300      	movs	r3, #0
 8013b64:	623b      	str	r3, [r7, #32]
 8013b66:	e014      	b.n	8013b92 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8013b68:	69bb      	ldr	r3, [r7, #24]
 8013b6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013b6e:	681a      	ldr	r2, [r3, #0]
 8013b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b72:	601a      	str	r2, [r3, #0]
    pDest++;
 8013b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b76:	3301      	adds	r3, #1
 8013b78:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8013b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b7c:	3301      	adds	r3, #1
 8013b7e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8013b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b82:	3301      	adds	r3, #1
 8013b84:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8013b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013b88:	3301      	adds	r3, #1
 8013b8a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8013b8c:	6a3b      	ldr	r3, [r7, #32]
 8013b8e:	3301      	adds	r3, #1
 8013b90:	623b      	str	r3, [r7, #32]
 8013b92:	6a3a      	ldr	r2, [r7, #32]
 8013b94:	697b      	ldr	r3, [r7, #20]
 8013b96:	429a      	cmp	r2, r3
 8013b98:	d3e6      	bcc.n	8013b68 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8013b9a:	8bfb      	ldrh	r3, [r7, #30]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d01e      	beq.n	8013bde <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8013ba0:	2300      	movs	r3, #0
 8013ba2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013ba4:	69bb      	ldr	r3, [r7, #24]
 8013ba6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8013baa:	461a      	mov	r2, r3
 8013bac:	f107 0310 	add.w	r3, r7, #16
 8013bb0:	6812      	ldr	r2, [r2, #0]
 8013bb2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8013bb4:	693a      	ldr	r2, [r7, #16]
 8013bb6:	6a3b      	ldr	r3, [r7, #32]
 8013bb8:	b2db      	uxtb	r3, r3
 8013bba:	00db      	lsls	r3, r3, #3
 8013bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8013bc0:	b2da      	uxtb	r2, r3
 8013bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bc4:	701a      	strb	r2, [r3, #0]
      i++;
 8013bc6:	6a3b      	ldr	r3, [r7, #32]
 8013bc8:	3301      	adds	r3, #1
 8013bca:	623b      	str	r3, [r7, #32]
      pDest++;
 8013bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013bce:	3301      	adds	r3, #1
 8013bd0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8013bd2:	8bfb      	ldrh	r3, [r7, #30]
 8013bd4:	3b01      	subs	r3, #1
 8013bd6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8013bd8:	8bfb      	ldrh	r3, [r7, #30]
 8013bda:	2b00      	cmp	r3, #0
 8013bdc:	d1ea      	bne.n	8013bb4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8013bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8013be0:	4618      	mov	r0, r3
 8013be2:	372c      	adds	r7, #44	@ 0x2c
 8013be4:	46bd      	mov	sp, r7
 8013be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bea:	4770      	bx	lr

08013bec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8013bec:	b480      	push	{r7}
 8013bee:	b085      	sub	sp, #20
 8013bf0:	af00      	add	r7, sp, #0
 8013bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	695b      	ldr	r3, [r3, #20]
 8013bf8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8013bfa:	687b      	ldr	r3, [r7, #4]
 8013bfc:	699b      	ldr	r3, [r3, #24]
 8013bfe:	68fa      	ldr	r2, [r7, #12]
 8013c00:	4013      	ands	r3, r2
 8013c02:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8013c04:	68fb      	ldr	r3, [r7, #12]
}
 8013c06:	4618      	mov	r0, r3
 8013c08:	3714      	adds	r7, #20
 8013c0a:	46bd      	mov	sp, r7
 8013c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c10:	4770      	bx	lr

08013c12 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8013c12:	b480      	push	{r7}
 8013c14:	b085      	sub	sp, #20
 8013c16:	af00      	add	r7, sp, #0
 8013c18:	6078      	str	r0, [r7, #4]
 8013c1a:	460b      	mov	r3, r1
 8013c1c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013c1e:	687b      	ldr	r3, [r7, #4]
 8013c20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8013c22:	78fb      	ldrb	r3, [r7, #3]
 8013c24:	015a      	lsls	r2, r3, #5
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	4413      	add	r3, r2
 8013c2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013c2e:	689b      	ldr	r3, [r3, #8]
 8013c30:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8013c32:	78fb      	ldrb	r3, [r7, #3]
 8013c34:	015a      	lsls	r2, r3, #5
 8013c36:	68fb      	ldr	r3, [r7, #12]
 8013c38:	4413      	add	r3, r2
 8013c3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013c3e:	68db      	ldr	r3, [r3, #12]
 8013c40:	68ba      	ldr	r2, [r7, #8]
 8013c42:	4013      	ands	r3, r2
 8013c44:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013c46:	68bb      	ldr	r3, [r7, #8]
}
 8013c48:	4618      	mov	r0, r3
 8013c4a:	3714      	adds	r7, #20
 8013c4c:	46bd      	mov	sp, r7
 8013c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c52:	4770      	bx	lr

08013c54 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8013c54:	b480      	push	{r7}
 8013c56:	b083      	sub	sp, #12
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	695b      	ldr	r3, [r3, #20]
 8013c60:	f003 0301 	and.w	r3, r3, #1
}
 8013c64:	4618      	mov	r0, r3
 8013c66:	370c      	adds	r7, #12
 8013c68:	46bd      	mov	sp, r7
 8013c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c6e:	4770      	bx	lr

08013c70 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8013c70:	b480      	push	{r7}
 8013c72:	b085      	sub	sp, #20
 8013c74:	af00      	add	r7, sp, #0
 8013c76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013c78:	2300      	movs	r3, #0
 8013c7a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	3301      	adds	r3, #1
 8013c80:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	4a13      	ldr	r2, [pc, #76]	@ (8013cd4 <USB_CoreReset+0x64>)
 8013c86:	4293      	cmp	r3, r2
 8013c88:	d901      	bls.n	8013c8e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8013c8a:	2303      	movs	r3, #3
 8013c8c:	e01b      	b.n	8013cc6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	691b      	ldr	r3, [r3, #16]
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	daf2      	bge.n	8013c7c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8013c96:	2300      	movs	r3, #0
 8013c98:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	691b      	ldr	r3, [r3, #16]
 8013c9e:	f043 0201 	orr.w	r2, r3, #1
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013ca6:	68fb      	ldr	r3, [r7, #12]
 8013ca8:	3301      	adds	r3, #1
 8013caa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	4a09      	ldr	r2, [pc, #36]	@ (8013cd4 <USB_CoreReset+0x64>)
 8013cb0:	4293      	cmp	r3, r2
 8013cb2:	d901      	bls.n	8013cb8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8013cb4:	2303      	movs	r3, #3
 8013cb6:	e006      	b.n	8013cc6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	691b      	ldr	r3, [r3, #16]
 8013cbc:	f003 0301 	and.w	r3, r3, #1
 8013cc0:	2b01      	cmp	r3, #1
 8013cc2:	d0f0      	beq.n	8013ca6 <USB_CoreReset+0x36>

  return HAL_OK;
 8013cc4:	2300      	movs	r3, #0
}
 8013cc6:	4618      	mov	r0, r3
 8013cc8:	3714      	adds	r7, #20
 8013cca:	46bd      	mov	sp, r7
 8013ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cd0:	4770      	bx	lr
 8013cd2:	bf00      	nop
 8013cd4:	00030d40 	.word	0x00030d40

08013cd8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013cd8:	b084      	sub	sp, #16
 8013cda:	b580      	push	{r7, lr}
 8013cdc:	b086      	sub	sp, #24
 8013cde:	af00      	add	r7, sp, #0
 8013ce0:	6078      	str	r0, [r7, #4]
 8013ce2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013ce6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013cea:	2300      	movs	r3, #0
 8013cec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013cf2:	68fb      	ldr	r3, [r7, #12]
 8013cf4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013cf8:	461a      	mov	r2, r3
 8013cfa:	2300      	movs	r3, #0
 8013cfc:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013d02:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d018      	beq.n	8013d48 <USB_HostInit+0x70>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8013d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d18:	2b01      	cmp	r3, #1
 8013d1a:	d10a      	bne.n	8013d32 <USB_HostInit+0x5a>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	68fa      	ldr	r2, [r7, #12]
 8013d26:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8013d2a:	f043 0304 	orr.w	r3, r3, #4
 8013d2e:	6013      	str	r3, [r2, #0]
 8013d30:	e014      	b.n	8013d5c <USB_HostInit+0x84>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8013d32:	68fb      	ldr	r3, [r7, #12]
 8013d34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013d38:	681b      	ldr	r3, [r3, #0]
 8013d3a:	68fa      	ldr	r2, [r7, #12]
 8013d3c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8013d40:	f023 0304 	bic.w	r3, r3, #4
 8013d44:	6013      	str	r3, [r2, #0]
 8013d46:	e009      	b.n	8013d5c <USB_HostInit+0x84>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	68fa      	ldr	r2, [r7, #12]
 8013d52:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8013d56:	f023 0304 	bic.w	r3, r3, #4
 8013d5a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8013d5c:	2110      	movs	r1, #16
 8013d5e:	6878      	ldr	r0, [r7, #4]
 8013d60:	f7ff fe4a 	bl	80139f8 <USB_FlushTxFifo>
 8013d64:	4603      	mov	r3, r0
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d001      	beq.n	8013d6e <USB_HostInit+0x96>
  {
    ret = HAL_ERROR;
 8013d6a:	2301      	movs	r3, #1
 8013d6c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8013d6e:	6878      	ldr	r0, [r7, #4]
 8013d70:	f7ff fe76 	bl	8013a60 <USB_FlushRxFifo>
 8013d74:	4603      	mov	r3, r0
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d001      	beq.n	8013d7e <USB_HostInit+0xa6>
  {
    ret = HAL_ERROR;
 8013d7a:	2301      	movs	r3, #1
 8013d7c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8013d7e:	2300      	movs	r3, #0
 8013d80:	613b      	str	r3, [r7, #16]
 8013d82:	e015      	b.n	8013db0 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8013d84:	693b      	ldr	r3, [r7, #16]
 8013d86:	015a      	lsls	r2, r3, #5
 8013d88:	68fb      	ldr	r3, [r7, #12]
 8013d8a:	4413      	add	r3, r2
 8013d8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013d90:	461a      	mov	r2, r3
 8013d92:	f04f 33ff 	mov.w	r3, #4294967295
 8013d96:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8013d98:	693b      	ldr	r3, [r7, #16]
 8013d9a:	015a      	lsls	r2, r3, #5
 8013d9c:	68fb      	ldr	r3, [r7, #12]
 8013d9e:	4413      	add	r3, r2
 8013da0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013da4:	461a      	mov	r2, r3
 8013da6:	2300      	movs	r3, #0
 8013da8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8013daa:	693b      	ldr	r3, [r7, #16]
 8013dac:	3301      	adds	r3, #1
 8013dae:	613b      	str	r3, [r7, #16]
 8013db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013db2:	693a      	ldr	r2, [r7, #16]
 8013db4:	429a      	cmp	r2, r3
 8013db6:	d3e5      	bcc.n	8013d84 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	2200      	movs	r2, #0
 8013dbc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8013dc4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d00b      	beq.n	8013dea <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013dd8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	4a13      	ldr	r2, [pc, #76]	@ (8013e2c <USB_HostInit+0x154>)
 8013dde:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8013de0:	687b      	ldr	r3, [r7, #4]
 8013de2:	4a13      	ldr	r2, [pc, #76]	@ (8013e30 <USB_HostInit+0x158>)
 8013de4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8013de8:	e009      	b.n	8013dfe <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	2280      	movs	r2, #128	@ 0x80
 8013dee:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	4a10      	ldr	r2, [pc, #64]	@ (8013e34 <USB_HostInit+0x15c>)
 8013df4:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	4a0f      	ldr	r2, [pc, #60]	@ (8013e38 <USB_HostInit+0x160>)
 8013dfa:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d105      	bne.n	8013e10 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	699b      	ldr	r3, [r3, #24]
 8013e08:	f043 0210 	orr.w	r2, r3, #16
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	699a      	ldr	r2, [r3, #24]
 8013e14:	4b09      	ldr	r3, [pc, #36]	@ (8013e3c <USB_HostInit+0x164>)
 8013e16:	4313      	orrs	r3, r2
 8013e18:	687a      	ldr	r2, [r7, #4]
 8013e1a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8013e1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013e1e:	4618      	mov	r0, r3
 8013e20:	3718      	adds	r7, #24
 8013e22:	46bd      	mov	sp, r7
 8013e24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013e28:	b004      	add	sp, #16
 8013e2a:	4770      	bx	lr
 8013e2c:	01000200 	.word	0x01000200
 8013e30:	00e00300 	.word	0x00e00300
 8013e34:	00600080 	.word	0x00600080
 8013e38:	004000e0 	.word	0x004000e0
 8013e3c:	a3200008 	.word	0xa3200008

08013e40 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8013e40:	b480      	push	{r7}
 8013e42:	b085      	sub	sp, #20
 8013e44:	af00      	add	r7, sp, #0
 8013e46:	6078      	str	r0, [r7, #4]
 8013e48:	460b      	mov	r3, r1
 8013e4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8013e50:	68fb      	ldr	r3, [r7, #12]
 8013e52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	68fa      	ldr	r2, [r7, #12]
 8013e5a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8013e5e:	f023 0303 	bic.w	r3, r3, #3
 8013e62:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013e6a:	681a      	ldr	r2, [r3, #0]
 8013e6c:	78fb      	ldrb	r3, [r7, #3]
 8013e6e:	f003 0303 	and.w	r3, r3, #3
 8013e72:	68f9      	ldr	r1, [r7, #12]
 8013e74:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8013e78:	4313      	orrs	r3, r2
 8013e7a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8013e7c:	78fb      	ldrb	r3, [r7, #3]
 8013e7e:	2b01      	cmp	r3, #1
 8013e80:	d107      	bne.n	8013e92 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013e88:	461a      	mov	r2, r3
 8013e8a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8013e8e:	6053      	str	r3, [r2, #4]
 8013e90:	e009      	b.n	8013ea6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8013e92:	78fb      	ldrb	r3, [r7, #3]
 8013e94:	2b02      	cmp	r3, #2
 8013e96:	d106      	bne.n	8013ea6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013e9e:	461a      	mov	r2, r3
 8013ea0:	f241 7370 	movw	r3, #6000	@ 0x1770
 8013ea4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8013ea6:	2300      	movs	r3, #0
}
 8013ea8:	4618      	mov	r0, r3
 8013eaa:	3714      	adds	r7, #20
 8013eac:	46bd      	mov	sp, r7
 8013eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb2:	4770      	bx	lr

08013eb4 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8013eb4:	b580      	push	{r7, lr}
 8013eb6:	b084      	sub	sp, #16
 8013eb8:	af00      	add	r7, sp, #0
 8013eba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8013ec0:	2300      	movs	r3, #0
 8013ec2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8013eca:	681b      	ldr	r3, [r3, #0]
 8013ecc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8013ece:	68bb      	ldr	r3, [r7, #8]
 8013ed0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8013ed4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8013ed6:	68bb      	ldr	r3, [r7, #8]
 8013ed8:	68fa      	ldr	r2, [r7, #12]
 8013eda:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8013ede:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013ee2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8013ee4:	2064      	movs	r0, #100	@ 0x64
 8013ee6:	f7f3 ff41 	bl	8007d6c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8013eea:	68bb      	ldr	r3, [r7, #8]
 8013eec:	68fa      	ldr	r2, [r7, #12]
 8013eee:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8013ef2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013ef6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8013ef8:	200a      	movs	r0, #10
 8013efa:	f7f3 ff37 	bl	8007d6c <HAL_Delay>

  return HAL_OK;
 8013efe:	2300      	movs	r3, #0
}
 8013f00:	4618      	mov	r0, r3
 8013f02:	3710      	adds	r7, #16
 8013f04:	46bd      	mov	sp, r7
 8013f06:	bd80      	pop	{r7, pc}

08013f08 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8013f08:	b480      	push	{r7}
 8013f0a:	b085      	sub	sp, #20
 8013f0c:	af00      	add	r7, sp, #0
 8013f0e:	6078      	str	r0, [r7, #4]
 8013f10:	460b      	mov	r3, r1
 8013f12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8013f18:	2300      	movs	r3, #0
 8013f1a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8013f26:	68bb      	ldr	r3, [r7, #8]
 8013f28:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8013f2c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8013f2e:	68bb      	ldr	r3, [r7, #8]
 8013f30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	d109      	bne.n	8013f4c <USB_DriveVbus+0x44>
 8013f38:	78fb      	ldrb	r3, [r7, #3]
 8013f3a:	2b01      	cmp	r3, #1
 8013f3c:	d106      	bne.n	8013f4c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8013f3e:	68bb      	ldr	r3, [r7, #8]
 8013f40:	68fa      	ldr	r2, [r7, #12]
 8013f42:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8013f46:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8013f4a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8013f4c:	68bb      	ldr	r3, [r7, #8]
 8013f4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8013f52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013f56:	d109      	bne.n	8013f6c <USB_DriveVbus+0x64>
 8013f58:	78fb      	ldrb	r3, [r7, #3]
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d106      	bne.n	8013f6c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8013f5e:	68bb      	ldr	r3, [r7, #8]
 8013f60:	68fa      	ldr	r2, [r7, #12]
 8013f62:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8013f66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013f6a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8013f6c:	2300      	movs	r3, #0
}
 8013f6e:	4618      	mov	r0, r3
 8013f70:	3714      	adds	r7, #20
 8013f72:	46bd      	mov	sp, r7
 8013f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f78:	4770      	bx	lr

08013f7a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8013f7a:	b480      	push	{r7}
 8013f7c:	b085      	sub	sp, #20
 8013f7e:	af00      	add	r7, sp, #0
 8013f80:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8013f86:	2300      	movs	r3, #0
 8013f88:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8013f8a:	68fb      	ldr	r3, [r7, #12]
 8013f8c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8013f90:	681b      	ldr	r3, [r3, #0]
 8013f92:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8013f94:	68bb      	ldr	r3, [r7, #8]
 8013f96:	0c5b      	lsrs	r3, r3, #17
 8013f98:	f003 0303 	and.w	r3, r3, #3
}
 8013f9c:	4618      	mov	r0, r3
 8013f9e:	3714      	adds	r7, #20
 8013fa0:	46bd      	mov	sp, r7
 8013fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fa6:	4770      	bx	lr

08013fa8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8013fa8:	b480      	push	{r7}
 8013faa:	b085      	sub	sp, #20
 8013fac:	af00      	add	r7, sp, #0
 8013fae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8013fb4:	68fb      	ldr	r3, [r7, #12]
 8013fb6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8013fba:	689b      	ldr	r3, [r3, #8]
 8013fbc:	b29b      	uxth	r3, r3
}
 8013fbe:	4618      	mov	r0, r3
 8013fc0:	3714      	adds	r7, #20
 8013fc2:	46bd      	mov	sp, r7
 8013fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fc8:	4770      	bx	lr
	...

08013fcc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8013fcc:	b580      	push	{r7, lr}
 8013fce:	b088      	sub	sp, #32
 8013fd0:	af00      	add	r7, sp, #0
 8013fd2:	6078      	str	r0, [r7, #4]
 8013fd4:	4608      	mov	r0, r1
 8013fd6:	4611      	mov	r1, r2
 8013fd8:	461a      	mov	r2, r3
 8013fda:	4603      	mov	r3, r0
 8013fdc:	70fb      	strb	r3, [r7, #3]
 8013fde:	460b      	mov	r3, r1
 8013fe0:	70bb      	strb	r3, [r7, #2]
 8013fe2:	4613      	mov	r3, r2
 8013fe4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8013fe6:	2300      	movs	r3, #0
 8013fe8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8013fee:	78fb      	ldrb	r3, [r7, #3]
 8013ff0:	015a      	lsls	r2, r3, #5
 8013ff2:	693b      	ldr	r3, [r7, #16]
 8013ff4:	4413      	add	r3, r2
 8013ff6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8013ffa:	461a      	mov	r2, r3
 8013ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8014000:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8014002:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8014006:	2b03      	cmp	r3, #3
 8014008:	d87e      	bhi.n	8014108 <USB_HC_Init+0x13c>
 801400a:	a201      	add	r2, pc, #4	@ (adr r2, 8014010 <USB_HC_Init+0x44>)
 801400c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014010:	08014021 	.word	0x08014021
 8014014:	080140cb 	.word	0x080140cb
 8014018:	08014021 	.word	0x08014021
 801401c:	0801408d 	.word	0x0801408d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8014020:	78fb      	ldrb	r3, [r7, #3]
 8014022:	015a      	lsls	r2, r3, #5
 8014024:	693b      	ldr	r3, [r7, #16]
 8014026:	4413      	add	r3, r2
 8014028:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801402c:	461a      	mov	r2, r3
 801402e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8014032:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8014034:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8014038:	2b00      	cmp	r3, #0
 801403a:	da10      	bge.n	801405e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 801403c:	78fb      	ldrb	r3, [r7, #3]
 801403e:	015a      	lsls	r2, r3, #5
 8014040:	693b      	ldr	r3, [r7, #16]
 8014042:	4413      	add	r3, r2
 8014044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014048:	68db      	ldr	r3, [r3, #12]
 801404a:	78fa      	ldrb	r2, [r7, #3]
 801404c:	0151      	lsls	r1, r2, #5
 801404e:	693a      	ldr	r2, [r7, #16]
 8014050:	440a      	add	r2, r1
 8014052:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801405a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 801405c:	e057      	b.n	801410e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014066:	2b00      	cmp	r3, #0
 8014068:	d051      	beq.n	801410e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 801406a:	78fb      	ldrb	r3, [r7, #3]
 801406c:	015a      	lsls	r2, r3, #5
 801406e:	693b      	ldr	r3, [r7, #16]
 8014070:	4413      	add	r3, r2
 8014072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014076:	68db      	ldr	r3, [r3, #12]
 8014078:	78fa      	ldrb	r2, [r7, #3]
 801407a:	0151      	lsls	r1, r2, #5
 801407c:	693a      	ldr	r2, [r7, #16]
 801407e:	440a      	add	r2, r1
 8014080:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014084:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8014088:	60d3      	str	r3, [r2, #12]
      break;
 801408a:	e040      	b.n	801410e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 801408c:	78fb      	ldrb	r3, [r7, #3]
 801408e:	015a      	lsls	r2, r3, #5
 8014090:	693b      	ldr	r3, [r7, #16]
 8014092:	4413      	add	r3, r2
 8014094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014098:	461a      	mov	r2, r3
 801409a:	f240 639d 	movw	r3, #1693	@ 0x69d
 801409e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80140a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	da34      	bge.n	8014112 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80140a8:	78fb      	ldrb	r3, [r7, #3]
 80140aa:	015a      	lsls	r2, r3, #5
 80140ac:	693b      	ldr	r3, [r7, #16]
 80140ae:	4413      	add	r3, r2
 80140b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80140b4:	68db      	ldr	r3, [r3, #12]
 80140b6:	78fa      	ldrb	r2, [r7, #3]
 80140b8:	0151      	lsls	r1, r2, #5
 80140ba:	693a      	ldr	r2, [r7, #16]
 80140bc:	440a      	add	r2, r1
 80140be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80140c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80140c6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80140c8:	e023      	b.n	8014112 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80140ca:	78fb      	ldrb	r3, [r7, #3]
 80140cc:	015a      	lsls	r2, r3, #5
 80140ce:	693b      	ldr	r3, [r7, #16]
 80140d0:	4413      	add	r3, r2
 80140d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80140d6:	461a      	mov	r2, r3
 80140d8:	f240 2325 	movw	r3, #549	@ 0x225
 80140dc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80140de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	da17      	bge.n	8014116 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80140e6:	78fb      	ldrb	r3, [r7, #3]
 80140e8:	015a      	lsls	r2, r3, #5
 80140ea:	693b      	ldr	r3, [r7, #16]
 80140ec:	4413      	add	r3, r2
 80140ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80140f2:	68db      	ldr	r3, [r3, #12]
 80140f4:	78fa      	ldrb	r2, [r7, #3]
 80140f6:	0151      	lsls	r1, r2, #5
 80140f8:	693a      	ldr	r2, [r7, #16]
 80140fa:	440a      	add	r2, r1
 80140fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014100:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8014104:	60d3      	str	r3, [r2, #12]
      }
      break;
 8014106:	e006      	b.n	8014116 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8014108:	2301      	movs	r3, #1
 801410a:	77fb      	strb	r3, [r7, #31]
      break;
 801410c:	e004      	b.n	8014118 <USB_HC_Init+0x14c>
      break;
 801410e:	bf00      	nop
 8014110:	e002      	b.n	8014118 <USB_HC_Init+0x14c>
      break;
 8014112:	bf00      	nop
 8014114:	e000      	b.n	8014118 <USB_HC_Init+0x14c>
      break;
 8014116:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8014118:	78fb      	ldrb	r3, [r7, #3]
 801411a:	015a      	lsls	r2, r3, #5
 801411c:	693b      	ldr	r3, [r7, #16]
 801411e:	4413      	add	r3, r2
 8014120:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014124:	68db      	ldr	r3, [r3, #12]
 8014126:	78fa      	ldrb	r2, [r7, #3]
 8014128:	0151      	lsls	r1, r2, #5
 801412a:	693a      	ldr	r2, [r7, #16]
 801412c:	440a      	add	r2, r1
 801412e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014132:	f043 0302 	orr.w	r3, r3, #2
 8014136:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8014138:	693b      	ldr	r3, [r7, #16]
 801413a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801413e:	699a      	ldr	r2, [r3, #24]
 8014140:	78fb      	ldrb	r3, [r7, #3]
 8014142:	f003 030f 	and.w	r3, r3, #15
 8014146:	2101      	movs	r1, #1
 8014148:	fa01 f303 	lsl.w	r3, r1, r3
 801414c:	6939      	ldr	r1, [r7, #16]
 801414e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8014152:	4313      	orrs	r3, r2
 8014154:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8014156:	687b      	ldr	r3, [r7, #4]
 8014158:	699b      	ldr	r3, [r3, #24]
 801415a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8014162:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8014166:	2b00      	cmp	r3, #0
 8014168:	da03      	bge.n	8014172 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 801416a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801416e:	61bb      	str	r3, [r7, #24]
 8014170:	e001      	b.n	8014176 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8014172:	2300      	movs	r3, #0
 8014174:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8014176:	6878      	ldr	r0, [r7, #4]
 8014178:	f7ff feff 	bl	8013f7a <USB_GetHostSpeed>
 801417c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 801417e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014182:	2b02      	cmp	r3, #2
 8014184:	d106      	bne.n	8014194 <USB_HC_Init+0x1c8>
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	2b02      	cmp	r3, #2
 801418a:	d003      	beq.n	8014194 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 801418c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8014190:	617b      	str	r3, [r7, #20]
 8014192:	e001      	b.n	8014198 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8014194:	2300      	movs	r3, #0
 8014196:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8014198:	787b      	ldrb	r3, [r7, #1]
 801419a:	059b      	lsls	r3, r3, #22
 801419c:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80141a0:	78bb      	ldrb	r3, [r7, #2]
 80141a2:	02db      	lsls	r3, r3, #11
 80141a4:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80141a8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80141aa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80141ae:	049b      	lsls	r3, r3, #18
 80141b0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80141b4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80141b6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80141b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80141bc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80141be:	69bb      	ldr	r3, [r7, #24]
 80141c0:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80141c2:	78fb      	ldrb	r3, [r7, #3]
 80141c4:	0159      	lsls	r1, r3, #5
 80141c6:	693b      	ldr	r3, [r7, #16]
 80141c8:	440b      	add	r3, r1
 80141ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80141ce:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80141d0:	697b      	ldr	r3, [r7, #20]
 80141d2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80141d4:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80141d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80141da:	2b03      	cmp	r3, #3
 80141dc:	d003      	beq.n	80141e6 <USB_HC_Init+0x21a>
 80141de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80141e2:	2b01      	cmp	r3, #1
 80141e4:	d10f      	bne.n	8014206 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80141e6:	78fb      	ldrb	r3, [r7, #3]
 80141e8:	015a      	lsls	r2, r3, #5
 80141ea:	693b      	ldr	r3, [r7, #16]
 80141ec:	4413      	add	r3, r2
 80141ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80141f2:	681b      	ldr	r3, [r3, #0]
 80141f4:	78fa      	ldrb	r2, [r7, #3]
 80141f6:	0151      	lsls	r1, r2, #5
 80141f8:	693a      	ldr	r2, [r7, #16]
 80141fa:	440a      	add	r2, r1
 80141fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014200:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014204:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8014206:	7ffb      	ldrb	r3, [r7, #31]
}
 8014208:	4618      	mov	r0, r3
 801420a:	3720      	adds	r7, #32
 801420c:	46bd      	mov	sp, r7
 801420e:	bd80      	pop	{r7, pc}

08014210 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8014210:	b580      	push	{r7, lr}
 8014212:	b08c      	sub	sp, #48	@ 0x30
 8014214:	af02      	add	r7, sp, #8
 8014216:	60f8      	str	r0, [r7, #12]
 8014218:	60b9      	str	r1, [r7, #8]
 801421a:	4613      	mov	r3, r2
 801421c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801421e:	68fb      	ldr	r3, [r7, #12]
 8014220:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8014222:	68bb      	ldr	r3, [r7, #8]
 8014224:	785b      	ldrb	r3, [r3, #1]
 8014226:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8014228:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801422c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014236:	2b00      	cmp	r3, #0
 8014238:	d02d      	beq.n	8014296 <USB_HC_StartXfer+0x86>
 801423a:	68bb      	ldr	r3, [r7, #8]
 801423c:	791b      	ldrb	r3, [r3, #4]
 801423e:	2b00      	cmp	r3, #0
 8014240:	d129      	bne.n	8014296 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8014242:	79fb      	ldrb	r3, [r7, #7]
 8014244:	2b01      	cmp	r3, #1
 8014246:	d117      	bne.n	8014278 <USB_HC_StartXfer+0x68>
 8014248:	68bb      	ldr	r3, [r7, #8]
 801424a:	79db      	ldrb	r3, [r3, #7]
 801424c:	2b00      	cmp	r3, #0
 801424e:	d003      	beq.n	8014258 <USB_HC_StartXfer+0x48>
 8014250:	68bb      	ldr	r3, [r7, #8]
 8014252:	79db      	ldrb	r3, [r3, #7]
 8014254:	2b02      	cmp	r3, #2
 8014256:	d10f      	bne.n	8014278 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8014258:	69fb      	ldr	r3, [r7, #28]
 801425a:	015a      	lsls	r2, r3, #5
 801425c:	6a3b      	ldr	r3, [r7, #32]
 801425e:	4413      	add	r3, r2
 8014260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014264:	68db      	ldr	r3, [r3, #12]
 8014266:	69fa      	ldr	r2, [r7, #28]
 8014268:	0151      	lsls	r1, r2, #5
 801426a:	6a3a      	ldr	r2, [r7, #32]
 801426c:	440a      	add	r2, r1
 801426e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8014276:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8014278:	79fb      	ldrb	r3, [r7, #7]
 801427a:	2b00      	cmp	r3, #0
 801427c:	d10b      	bne.n	8014296 <USB_HC_StartXfer+0x86>
 801427e:	68bb      	ldr	r3, [r7, #8]
 8014280:	795b      	ldrb	r3, [r3, #5]
 8014282:	2b01      	cmp	r3, #1
 8014284:	d107      	bne.n	8014296 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8014286:	68bb      	ldr	r3, [r7, #8]
 8014288:	785b      	ldrb	r3, [r3, #1]
 801428a:	4619      	mov	r1, r3
 801428c:	68f8      	ldr	r0, [r7, #12]
 801428e:	f000 fa0f 	bl	80146b0 <USB_DoPing>
      return HAL_OK;
 8014292:	2300      	movs	r3, #0
 8014294:	e0f8      	b.n	8014488 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8014296:	68bb      	ldr	r3, [r7, #8]
 8014298:	695b      	ldr	r3, [r3, #20]
 801429a:	2b00      	cmp	r3, #0
 801429c:	d018      	beq.n	80142d0 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 801429e:	68bb      	ldr	r3, [r7, #8]
 80142a0:	695b      	ldr	r3, [r3, #20]
 80142a2:	68ba      	ldr	r2, [r7, #8]
 80142a4:	8912      	ldrh	r2, [r2, #8]
 80142a6:	4413      	add	r3, r2
 80142a8:	3b01      	subs	r3, #1
 80142aa:	68ba      	ldr	r2, [r7, #8]
 80142ac:	8912      	ldrh	r2, [r2, #8]
 80142ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80142b2:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (num_packets > max_hc_pkt_count)
 80142b4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80142b6:	8b7b      	ldrh	r3, [r7, #26]
 80142b8:	429a      	cmp	r2, r3
 80142ba:	d90b      	bls.n	80142d4 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80142bc:	8b7b      	ldrh	r3, [r7, #26]
 80142be:	84fb      	strh	r3, [r7, #38]	@ 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80142c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80142c2:	68ba      	ldr	r2, [r7, #8]
 80142c4:	8912      	ldrh	r2, [r2, #8]
 80142c6:	fb03 f202 	mul.w	r2, r3, r2
 80142ca:	68bb      	ldr	r3, [r7, #8]
 80142cc:	611a      	str	r2, [r3, #16]
 80142ce:	e001      	b.n	80142d4 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80142d0:	2301      	movs	r3, #1
 80142d2:	84fb      	strh	r3, [r7, #38]	@ 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80142d4:	68bb      	ldr	r3, [r7, #8]
 80142d6:	78db      	ldrb	r3, [r3, #3]
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d007      	beq.n	80142ec <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80142dc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80142de:	68ba      	ldr	r2, [r7, #8]
 80142e0:	8912      	ldrh	r2, [r2, #8]
 80142e2:	fb03 f202 	mul.w	r2, r3, r2
 80142e6:	68bb      	ldr	r3, [r7, #8]
 80142e8:	611a      	str	r2, [r3, #16]
 80142ea:	e003      	b.n	80142f4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80142ec:	68bb      	ldr	r3, [r7, #8]
 80142ee:	695a      	ldr	r2, [r3, #20]
 80142f0:	68bb      	ldr	r3, [r7, #8]
 80142f2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80142f4:	68bb      	ldr	r3, [r7, #8]
 80142f6:	691b      	ldr	r3, [r3, #16]
 80142f8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80142fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80142fe:	04d9      	lsls	r1, r3, #19
 8014300:	4b63      	ldr	r3, [pc, #396]	@ (8014490 <USB_HC_StartXfer+0x280>)
 8014302:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8014304:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8014306:	68bb      	ldr	r3, [r7, #8]
 8014308:	7a9b      	ldrb	r3, [r3, #10]
 801430a:	075b      	lsls	r3, r3, #29
 801430c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8014310:	69f9      	ldr	r1, [r7, #28]
 8014312:	0148      	lsls	r0, r1, #5
 8014314:	6a39      	ldr	r1, [r7, #32]
 8014316:	4401      	add	r1, r0
 8014318:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 801431c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 801431e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8014320:	79fb      	ldrb	r3, [r7, #7]
 8014322:	2b00      	cmp	r3, #0
 8014324:	d009      	beq.n	801433a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8014326:	68bb      	ldr	r3, [r7, #8]
 8014328:	68d9      	ldr	r1, [r3, #12]
 801432a:	69fb      	ldr	r3, [r7, #28]
 801432c:	015a      	lsls	r2, r3, #5
 801432e:	6a3b      	ldr	r3, [r7, #32]
 8014330:	4413      	add	r3, r2
 8014332:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014336:	460a      	mov	r2, r1
 8014338:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 801433a:	6a3b      	ldr	r3, [r7, #32]
 801433c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014340:	689b      	ldr	r3, [r3, #8]
 8014342:	f003 0301 	and.w	r3, r3, #1
 8014346:	2b00      	cmp	r3, #0
 8014348:	bf0c      	ite	eq
 801434a:	2301      	moveq	r3, #1
 801434c:	2300      	movne	r3, #0
 801434e:	b2db      	uxtb	r3, r3
 8014350:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8014352:	69fb      	ldr	r3, [r7, #28]
 8014354:	015a      	lsls	r2, r3, #5
 8014356:	6a3b      	ldr	r3, [r7, #32]
 8014358:	4413      	add	r3, r2
 801435a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801435e:	681b      	ldr	r3, [r3, #0]
 8014360:	69fa      	ldr	r2, [r7, #28]
 8014362:	0151      	lsls	r1, r2, #5
 8014364:	6a3a      	ldr	r2, [r7, #32]
 8014366:	440a      	add	r2, r1
 8014368:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801436c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8014370:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8014372:	69fb      	ldr	r3, [r7, #28]
 8014374:	015a      	lsls	r2, r3, #5
 8014376:	6a3b      	ldr	r3, [r7, #32]
 8014378:	4413      	add	r3, r2
 801437a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801437e:	681a      	ldr	r2, [r3, #0]
 8014380:	7e7b      	ldrb	r3, [r7, #25]
 8014382:	075b      	lsls	r3, r3, #29
 8014384:	69f9      	ldr	r1, [r7, #28]
 8014386:	0148      	lsls	r0, r1, #5
 8014388:	6a39      	ldr	r1, [r7, #32]
 801438a:	4401      	add	r1, r0
 801438c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8014390:	4313      	orrs	r3, r2
 8014392:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8014394:	69fb      	ldr	r3, [r7, #28]
 8014396:	015a      	lsls	r2, r3, #5
 8014398:	6a3b      	ldr	r3, [r7, #32]
 801439a:	4413      	add	r3, r2
 801439c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80143a0:	681b      	ldr	r3, [r3, #0]
 80143a2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80143a4:	693b      	ldr	r3, [r7, #16]
 80143a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80143aa:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80143ac:	68bb      	ldr	r3, [r7, #8]
 80143ae:	78db      	ldrb	r3, [r3, #3]
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	d004      	beq.n	80143be <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80143b4:	693b      	ldr	r3, [r7, #16]
 80143b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80143ba:	613b      	str	r3, [r7, #16]
 80143bc:	e003      	b.n	80143c6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80143be:	693b      	ldr	r3, [r7, #16]
 80143c0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80143c4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80143c6:	693b      	ldr	r3, [r7, #16]
 80143c8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80143cc:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80143ce:	69fb      	ldr	r3, [r7, #28]
 80143d0:	015a      	lsls	r2, r3, #5
 80143d2:	6a3b      	ldr	r3, [r7, #32]
 80143d4:	4413      	add	r3, r2
 80143d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80143da:	461a      	mov	r2, r3
 80143dc:	693b      	ldr	r3, [r7, #16]
 80143de:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80143e0:	79fb      	ldrb	r3, [r7, #7]
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d001      	beq.n	80143ea <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 80143e6:	2300      	movs	r3, #0
 80143e8:	e04e      	b.n	8014488 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80143ea:	68bb      	ldr	r3, [r7, #8]
 80143ec:	78db      	ldrb	r3, [r3, #3]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d149      	bne.n	8014486 <USB_HC_StartXfer+0x276>
 80143f2:	68bb      	ldr	r3, [r7, #8]
 80143f4:	695b      	ldr	r3, [r3, #20]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d045      	beq.n	8014486 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80143fa:	68bb      	ldr	r3, [r7, #8]
 80143fc:	79db      	ldrb	r3, [r3, #7]
 80143fe:	2b03      	cmp	r3, #3
 8014400:	d830      	bhi.n	8014464 <USB_HC_StartXfer+0x254>
 8014402:	a201      	add	r2, pc, #4	@ (adr r2, 8014408 <USB_HC_StartXfer+0x1f8>)
 8014404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014408:	08014419 	.word	0x08014419
 801440c:	0801443d 	.word	0x0801443d
 8014410:	08014419 	.word	0x08014419
 8014414:	0801443d 	.word	0x0801443d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8014418:	68bb      	ldr	r3, [r7, #8]
 801441a:	695b      	ldr	r3, [r3, #20]
 801441c:	3303      	adds	r3, #3
 801441e:	089b      	lsrs	r3, r3, #2
 8014420:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8014422:	8afa      	ldrh	r2, [r7, #22]
 8014424:	68fb      	ldr	r3, [r7, #12]
 8014426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014428:	b29b      	uxth	r3, r3
 801442a:	429a      	cmp	r2, r3
 801442c:	d91c      	bls.n	8014468 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	699b      	ldr	r3, [r3, #24]
 8014432:	f043 0220 	orr.w	r2, r3, #32
 8014436:	68fb      	ldr	r3, [r7, #12]
 8014438:	619a      	str	r2, [r3, #24]
        }
        break;
 801443a:	e015      	b.n	8014468 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 801443c:	68bb      	ldr	r3, [r7, #8]
 801443e:	695b      	ldr	r3, [r3, #20]
 8014440:	3303      	adds	r3, #3
 8014442:	089b      	lsrs	r3, r3, #2
 8014444:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8014446:	8afa      	ldrh	r2, [r7, #22]
 8014448:	6a3b      	ldr	r3, [r7, #32]
 801444a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801444e:	691b      	ldr	r3, [r3, #16]
 8014450:	b29b      	uxth	r3, r3
 8014452:	429a      	cmp	r2, r3
 8014454:	d90a      	bls.n	801446c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8014456:	68fb      	ldr	r3, [r7, #12]
 8014458:	699b      	ldr	r3, [r3, #24]
 801445a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 801445e:	68fb      	ldr	r3, [r7, #12]
 8014460:	619a      	str	r2, [r3, #24]
        }
        break;
 8014462:	e003      	b.n	801446c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8014464:	bf00      	nop
 8014466:	e002      	b.n	801446e <USB_HC_StartXfer+0x25e>
        break;
 8014468:	bf00      	nop
 801446a:	e000      	b.n	801446e <USB_HC_StartXfer+0x25e>
        break;
 801446c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 801446e:	68bb      	ldr	r3, [r7, #8]
 8014470:	68d9      	ldr	r1, [r3, #12]
 8014472:	68bb      	ldr	r3, [r7, #8]
 8014474:	785a      	ldrb	r2, [r3, #1]
 8014476:	68bb      	ldr	r3, [r7, #8]
 8014478:	695b      	ldr	r3, [r3, #20]
 801447a:	b29b      	uxth	r3, r3
 801447c:	2000      	movs	r0, #0
 801447e:	9000      	str	r0, [sp, #0]
 8014480:	68f8      	ldr	r0, [r7, #12]
 8014482:	f7ff fb1d 	bl	8013ac0 <USB_WritePacket>
  }

  return HAL_OK;
 8014486:	2300      	movs	r3, #0
}
 8014488:	4618      	mov	r0, r3
 801448a:	3728      	adds	r7, #40	@ 0x28
 801448c:	46bd      	mov	sp, r7
 801448e:	bd80      	pop	{r7, pc}
 8014490:	1ff80000 	.word	0x1ff80000

08014494 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8014494:	b480      	push	{r7}
 8014496:	b085      	sub	sp, #20
 8014498:	af00      	add	r7, sp, #0
 801449a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801449c:	687b      	ldr	r3, [r7, #4]
 801449e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80144a0:	68fb      	ldr	r3, [r7, #12]
 80144a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80144a6:	695b      	ldr	r3, [r3, #20]
 80144a8:	b29b      	uxth	r3, r3
}
 80144aa:	4618      	mov	r0, r3
 80144ac:	3714      	adds	r7, #20
 80144ae:	46bd      	mov	sp, r7
 80144b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144b4:	4770      	bx	lr

080144b6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80144b6:	b480      	push	{r7}
 80144b8:	b089      	sub	sp, #36	@ 0x24
 80144ba:	af00      	add	r7, sp, #0
 80144bc:	6078      	str	r0, [r7, #4]
 80144be:	460b      	mov	r3, r1
 80144c0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80144c6:	78fb      	ldrb	r3, [r7, #3]
 80144c8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80144ca:	2300      	movs	r3, #0
 80144cc:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80144ce:	69bb      	ldr	r3, [r7, #24]
 80144d0:	015a      	lsls	r2, r3, #5
 80144d2:	69fb      	ldr	r3, [r7, #28]
 80144d4:	4413      	add	r3, r2
 80144d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	0c9b      	lsrs	r3, r3, #18
 80144de:	f003 0303 	and.w	r3, r3, #3
 80144e2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80144e4:	69bb      	ldr	r3, [r7, #24]
 80144e6:	015a      	lsls	r2, r3, #5
 80144e8:	69fb      	ldr	r3, [r7, #28]
 80144ea:	4413      	add	r3, r2
 80144ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80144f0:	681b      	ldr	r3, [r3, #0]
 80144f2:	0fdb      	lsrs	r3, r3, #31
 80144f4:	f003 0301 	and.w	r3, r3, #1
 80144f8:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	689b      	ldr	r3, [r3, #8]
 80144fe:	f003 0320 	and.w	r3, r3, #32
 8014502:	2b20      	cmp	r3, #32
 8014504:	d104      	bne.n	8014510 <USB_HC_Halt+0x5a>
 8014506:	693b      	ldr	r3, [r7, #16]
 8014508:	2b00      	cmp	r3, #0
 801450a:	d101      	bne.n	8014510 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 801450c:	2300      	movs	r3, #0
 801450e:	e0c8      	b.n	80146a2 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8014510:	697b      	ldr	r3, [r7, #20]
 8014512:	2b00      	cmp	r3, #0
 8014514:	d002      	beq.n	801451c <USB_HC_Halt+0x66>
 8014516:	697b      	ldr	r3, [r7, #20]
 8014518:	2b02      	cmp	r3, #2
 801451a:	d163      	bne.n	80145e4 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 801451c:	69bb      	ldr	r3, [r7, #24]
 801451e:	015a      	lsls	r2, r3, #5
 8014520:	69fb      	ldr	r3, [r7, #28]
 8014522:	4413      	add	r3, r2
 8014524:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014528:	681b      	ldr	r3, [r3, #0]
 801452a:	69ba      	ldr	r2, [r7, #24]
 801452c:	0151      	lsls	r1, r2, #5
 801452e:	69fa      	ldr	r2, [r7, #28]
 8014530:	440a      	add	r2, r1
 8014532:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014536:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801453a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	689b      	ldr	r3, [r3, #8]
 8014540:	f003 0320 	and.w	r3, r3, #32
 8014544:	2b00      	cmp	r3, #0
 8014546:	f040 80ab 	bne.w	80146a0 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801454e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8014552:	2b00      	cmp	r3, #0
 8014554:	d133      	bne.n	80145be <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8014556:	69bb      	ldr	r3, [r7, #24]
 8014558:	015a      	lsls	r2, r3, #5
 801455a:	69fb      	ldr	r3, [r7, #28]
 801455c:	4413      	add	r3, r2
 801455e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	69ba      	ldr	r2, [r7, #24]
 8014566:	0151      	lsls	r1, r2, #5
 8014568:	69fa      	ldr	r2, [r7, #28]
 801456a:	440a      	add	r2, r1
 801456c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014570:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014574:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8014576:	69bb      	ldr	r3, [r7, #24]
 8014578:	015a      	lsls	r2, r3, #5
 801457a:	69fb      	ldr	r3, [r7, #28]
 801457c:	4413      	add	r3, r2
 801457e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	69ba      	ldr	r2, [r7, #24]
 8014586:	0151      	lsls	r1, r2, #5
 8014588:	69fa      	ldr	r2, [r7, #28]
 801458a:	440a      	add	r2, r1
 801458c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014590:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8014594:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8014596:	68fb      	ldr	r3, [r7, #12]
 8014598:	3301      	adds	r3, #1
 801459a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80145a2:	d81d      	bhi.n	80145e0 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80145a4:	69bb      	ldr	r3, [r7, #24]
 80145a6:	015a      	lsls	r2, r3, #5
 80145a8:	69fb      	ldr	r3, [r7, #28]
 80145aa:	4413      	add	r3, r2
 80145ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80145b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80145ba:	d0ec      	beq.n	8014596 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80145bc:	e070      	b.n	80146a0 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80145be:	69bb      	ldr	r3, [r7, #24]
 80145c0:	015a      	lsls	r2, r3, #5
 80145c2:	69fb      	ldr	r3, [r7, #28]
 80145c4:	4413      	add	r3, r2
 80145c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	69ba      	ldr	r2, [r7, #24]
 80145ce:	0151      	lsls	r1, r2, #5
 80145d0:	69fa      	ldr	r2, [r7, #28]
 80145d2:	440a      	add	r2, r1
 80145d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80145d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80145dc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80145de:	e05f      	b.n	80146a0 <USB_HC_Halt+0x1ea>
            break;
 80145e0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80145e2:	e05d      	b.n	80146a0 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80145e4:	69bb      	ldr	r3, [r7, #24]
 80145e6:	015a      	lsls	r2, r3, #5
 80145e8:	69fb      	ldr	r3, [r7, #28]
 80145ea:	4413      	add	r3, r2
 80145ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	69ba      	ldr	r2, [r7, #24]
 80145f4:	0151      	lsls	r1, r2, #5
 80145f6:	69fa      	ldr	r2, [r7, #28]
 80145f8:	440a      	add	r2, r1
 80145fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80145fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014602:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8014604:	69fb      	ldr	r3, [r7, #28]
 8014606:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801460a:	691b      	ldr	r3, [r3, #16]
 801460c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8014610:	2b00      	cmp	r3, #0
 8014612:	d133      	bne.n	801467c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8014614:	69bb      	ldr	r3, [r7, #24]
 8014616:	015a      	lsls	r2, r3, #5
 8014618:	69fb      	ldr	r3, [r7, #28]
 801461a:	4413      	add	r3, r2
 801461c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	69ba      	ldr	r2, [r7, #24]
 8014624:	0151      	lsls	r1, r2, #5
 8014626:	69fa      	ldr	r2, [r7, #28]
 8014628:	440a      	add	r2, r1
 801462a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801462e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014632:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8014634:	69bb      	ldr	r3, [r7, #24]
 8014636:	015a      	lsls	r2, r3, #5
 8014638:	69fb      	ldr	r3, [r7, #28]
 801463a:	4413      	add	r3, r2
 801463c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014640:	681b      	ldr	r3, [r3, #0]
 8014642:	69ba      	ldr	r2, [r7, #24]
 8014644:	0151      	lsls	r1, r2, #5
 8014646:	69fa      	ldr	r2, [r7, #28]
 8014648:	440a      	add	r2, r1
 801464a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801464e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8014652:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	3301      	adds	r3, #1
 8014658:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8014660:	d81d      	bhi.n	801469e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8014662:	69bb      	ldr	r3, [r7, #24]
 8014664:	015a      	lsls	r2, r3, #5
 8014666:	69fb      	ldr	r3, [r7, #28]
 8014668:	4413      	add	r3, r2
 801466a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014674:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014678:	d0ec      	beq.n	8014654 <USB_HC_Halt+0x19e>
 801467a:	e011      	b.n	80146a0 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801467c:	69bb      	ldr	r3, [r7, #24]
 801467e:	015a      	lsls	r2, r3, #5
 8014680:	69fb      	ldr	r3, [r7, #28]
 8014682:	4413      	add	r3, r2
 8014684:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	69ba      	ldr	r2, [r7, #24]
 801468c:	0151      	lsls	r1, r2, #5
 801468e:	69fa      	ldr	r2, [r7, #28]
 8014690:	440a      	add	r2, r1
 8014692:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8014696:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801469a:	6013      	str	r3, [r2, #0]
 801469c:	e000      	b.n	80146a0 <USB_HC_Halt+0x1ea>
          break;
 801469e:	bf00      	nop
    }
  }

  return HAL_OK;
 80146a0:	2300      	movs	r3, #0
}
 80146a2:	4618      	mov	r0, r3
 80146a4:	3724      	adds	r7, #36	@ 0x24
 80146a6:	46bd      	mov	sp, r7
 80146a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146ac:	4770      	bx	lr
	...

080146b0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80146b0:	b480      	push	{r7}
 80146b2:	b087      	sub	sp, #28
 80146b4:	af00      	add	r7, sp, #0
 80146b6:	6078      	str	r0, [r7, #4]
 80146b8:	460b      	mov	r3, r1
 80146ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80146c0:	78fb      	ldrb	r3, [r7, #3]
 80146c2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80146c4:	2301      	movs	r3, #1
 80146c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	04da      	lsls	r2, r3, #19
 80146cc:	4b15      	ldr	r3, [pc, #84]	@ (8014724 <USB_DoPing+0x74>)
 80146ce:	4013      	ands	r3, r2
 80146d0:	693a      	ldr	r2, [r7, #16]
 80146d2:	0151      	lsls	r1, r2, #5
 80146d4:	697a      	ldr	r2, [r7, #20]
 80146d6:	440a      	add	r2, r1
 80146d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80146dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80146e0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80146e2:	693b      	ldr	r3, [r7, #16]
 80146e4:	015a      	lsls	r2, r3, #5
 80146e6:	697b      	ldr	r3, [r7, #20]
 80146e8:	4413      	add	r3, r2
 80146ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80146ee:	681b      	ldr	r3, [r3, #0]
 80146f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80146f2:	68bb      	ldr	r3, [r7, #8]
 80146f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80146f8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80146fa:	68bb      	ldr	r3, [r7, #8]
 80146fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8014700:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8014702:	693b      	ldr	r3, [r7, #16]
 8014704:	015a      	lsls	r2, r3, #5
 8014706:	697b      	ldr	r3, [r7, #20]
 8014708:	4413      	add	r3, r2
 801470a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801470e:	461a      	mov	r2, r3
 8014710:	68bb      	ldr	r3, [r7, #8]
 8014712:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8014714:	2300      	movs	r3, #0
}
 8014716:	4618      	mov	r0, r3
 8014718:	371c      	adds	r7, #28
 801471a:	46bd      	mov	sp, r7
 801471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014720:	4770      	bx	lr
 8014722:	bf00      	nop
 8014724:	1ff80000 	.word	0x1ff80000

08014728 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8014728:	b580      	push	{r7, lr}
 801472a:	b088      	sub	sp, #32
 801472c:	af00      	add	r7, sp, #0
 801472e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8014730:	2300      	movs	r3, #0
 8014732:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8014738:	2300      	movs	r3, #0
 801473a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 801473c:	6878      	ldr	r0, [r7, #4]
 801473e:	f7ff f8fe 	bl	801393e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014742:	2110      	movs	r1, #16
 8014744:	6878      	ldr	r0, [r7, #4]
 8014746:	f7ff f957 	bl	80139f8 <USB_FlushTxFifo>
 801474a:	4603      	mov	r3, r0
 801474c:	2b00      	cmp	r3, #0
 801474e:	d001      	beq.n	8014754 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8014750:	2301      	movs	r3, #1
 8014752:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014754:	6878      	ldr	r0, [r7, #4]
 8014756:	f7ff f983 	bl	8013a60 <USB_FlushRxFifo>
 801475a:	4603      	mov	r3, r0
 801475c:	2b00      	cmp	r3, #0
 801475e:	d001      	beq.n	8014764 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8014760:	2301      	movs	r3, #1
 8014762:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8014764:	2300      	movs	r3, #0
 8014766:	61bb      	str	r3, [r7, #24]
 8014768:	e01f      	b.n	80147aa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 801476a:	69bb      	ldr	r3, [r7, #24]
 801476c:	015a      	lsls	r2, r3, #5
 801476e:	697b      	ldr	r3, [r7, #20]
 8014770:	4413      	add	r3, r2
 8014772:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014776:	681b      	ldr	r3, [r3, #0]
 8014778:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 801477a:	693b      	ldr	r3, [r7, #16]
 801477c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014780:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8014782:	693b      	ldr	r3, [r7, #16]
 8014784:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014788:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 801478a:	693b      	ldr	r3, [r7, #16]
 801478c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8014790:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8014792:	69bb      	ldr	r3, [r7, #24]
 8014794:	015a      	lsls	r2, r3, #5
 8014796:	697b      	ldr	r3, [r7, #20]
 8014798:	4413      	add	r3, r2
 801479a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801479e:	461a      	mov	r2, r3
 80147a0:	693b      	ldr	r3, [r7, #16]
 80147a2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80147a4:	69bb      	ldr	r3, [r7, #24]
 80147a6:	3301      	adds	r3, #1
 80147a8:	61bb      	str	r3, [r7, #24]
 80147aa:	69bb      	ldr	r3, [r7, #24]
 80147ac:	2b0f      	cmp	r3, #15
 80147ae:	d9dc      	bls.n	801476a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80147b0:	2300      	movs	r3, #0
 80147b2:	61bb      	str	r3, [r7, #24]
 80147b4:	e034      	b.n	8014820 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80147b6:	69bb      	ldr	r3, [r7, #24]
 80147b8:	015a      	lsls	r2, r3, #5
 80147ba:	697b      	ldr	r3, [r7, #20]
 80147bc:	4413      	add	r3, r2
 80147be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80147c6:	693b      	ldr	r3, [r7, #16]
 80147c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80147cc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80147ce:	693b      	ldr	r3, [r7, #16]
 80147d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80147d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80147d6:	693b      	ldr	r3, [r7, #16]
 80147d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80147dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80147de:	69bb      	ldr	r3, [r7, #24]
 80147e0:	015a      	lsls	r2, r3, #5
 80147e2:	697b      	ldr	r3, [r7, #20]
 80147e4:	4413      	add	r3, r2
 80147e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80147ea:	461a      	mov	r2, r3
 80147ec:	693b      	ldr	r3, [r7, #16]
 80147ee:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80147f0:	68fb      	ldr	r3, [r7, #12]
 80147f2:	3301      	adds	r3, #1
 80147f4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80147fc:	d80c      	bhi.n	8014818 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80147fe:	69bb      	ldr	r3, [r7, #24]
 8014800:	015a      	lsls	r2, r3, #5
 8014802:	697b      	ldr	r3, [r7, #20]
 8014804:	4413      	add	r3, r2
 8014806:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801480a:	681b      	ldr	r3, [r3, #0]
 801480c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014810:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014814:	d0ec      	beq.n	80147f0 <USB_StopHost+0xc8>
 8014816:	e000      	b.n	801481a <USB_StopHost+0xf2>
        break;
 8014818:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 801481a:	69bb      	ldr	r3, [r7, #24]
 801481c:	3301      	adds	r3, #1
 801481e:	61bb      	str	r3, [r7, #24]
 8014820:	69bb      	ldr	r3, [r7, #24]
 8014822:	2b0f      	cmp	r3, #15
 8014824:	d9c7      	bls.n	80147b6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8014826:	697b      	ldr	r3, [r7, #20]
 8014828:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801482c:	461a      	mov	r2, r3
 801482e:	f04f 33ff 	mov.w	r3, #4294967295
 8014832:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	f04f 32ff 	mov.w	r2, #4294967295
 801483a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 801483c:	6878      	ldr	r0, [r7, #4]
 801483e:	f7ff f86d 	bl	801391c <USB_EnableGlobalInt>

  return ret;
 8014842:	7ffb      	ldrb	r3, [r7, #31]
}
 8014844:	4618      	mov	r0, r3
 8014846:	3720      	adds	r7, #32
 8014848:	46bd      	mov	sp, r7
 801484a:	bd80      	pop	{r7, pc}

0801484c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801484c:	b580      	push	{r7, lr}
 801484e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8014850:	4904      	ldr	r1, [pc, #16]	@ (8014864 <MX_FATFS_Init+0x18>)
 8014852:	4805      	ldr	r0, [pc, #20]	@ (8014868 <MX_FATFS_Init+0x1c>)
 8014854:	f005 fac6 	bl	8019de4 <FATFS_LinkDriver>
 8014858:	4603      	mov	r3, r0
 801485a:	461a      	mov	r2, r3
 801485c:	4b03      	ldr	r3, [pc, #12]	@ (801486c <MX_FATFS_Init+0x20>)
 801485e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8014860:	bf00      	nop
 8014862:	bd80      	pop	{r7, pc}
 8014864:	2000f4f8 	.word	0x2000f4f8
 8014868:	08024e34 	.word	0x08024e34
 801486c:	2000f4f4 	.word	0x2000f4f4

08014870 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8014870:	b480      	push	{r7}
 8014872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8014874:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8014876:	4618      	mov	r0, r3
 8014878:	46bd      	mov	sp, r7
 801487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801487e:	4770      	bx	lr

08014880 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8014880:	b580      	push	{r7, lr}
 8014882:	b082      	sub	sp, #8
 8014884:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8014886:	2300      	movs	r3, #0
 8014888:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801488a:	f000 f896 	bl	80149ba <BSP_SD_IsDetected>
 801488e:	4603      	mov	r3, r0
 8014890:	2b01      	cmp	r3, #1
 8014892:	d001      	beq.n	8014898 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8014894:	2302      	movs	r3, #2
 8014896:	e012      	b.n	80148be <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8014898:	480b      	ldr	r0, [pc, #44]	@ (80148c8 <BSP_SD_Init+0x48>)
 801489a:	f7fa fff6 	bl	800f88a <HAL_SD_Init>
 801489e:	4603      	mov	r3, r0
 80148a0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80148a2:	79fb      	ldrb	r3, [r7, #7]
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d109      	bne.n	80148bc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80148a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80148ac:	4806      	ldr	r0, [pc, #24]	@ (80148c8 <BSP_SD_Init+0x48>)
 80148ae:	f7fb fdbd 	bl	801042c <HAL_SD_ConfigWideBusOperation>
 80148b2:	4603      	mov	r3, r0
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d001      	beq.n	80148bc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80148b8:	2301      	movs	r3, #1
 80148ba:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80148bc:	79fb      	ldrb	r3, [r7, #7]
}
 80148be:	4618      	mov	r0, r3
 80148c0:	3708      	adds	r7, #8
 80148c2:	46bd      	mov	sp, r7
 80148c4:	bd80      	pop	{r7, pc}
 80148c6:	bf00      	nop
 80148c8:	200012c0 	.word	0x200012c0

080148cc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80148cc:	b580      	push	{r7, lr}
 80148ce:	b086      	sub	sp, #24
 80148d0:	af00      	add	r7, sp, #0
 80148d2:	60f8      	str	r0, [r7, #12]
 80148d4:	60b9      	str	r1, [r7, #8]
 80148d6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80148d8:	2300      	movs	r3, #0
 80148da:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80148dc:	687b      	ldr	r3, [r7, #4]
 80148de:	68ba      	ldr	r2, [r7, #8]
 80148e0:	68f9      	ldr	r1, [r7, #12]
 80148e2:	4806      	ldr	r0, [pc, #24]	@ (80148fc <BSP_SD_ReadBlocks_DMA+0x30>)
 80148e4:	f7fb f88a 	bl	800f9fc <HAL_SD_ReadBlocks_DMA>
 80148e8:	4603      	mov	r3, r0
 80148ea:	2b00      	cmp	r3, #0
 80148ec:	d001      	beq.n	80148f2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80148ee:	2301      	movs	r3, #1
 80148f0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80148f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80148f4:	4618      	mov	r0, r3
 80148f6:	3718      	adds	r7, #24
 80148f8:	46bd      	mov	sp, r7
 80148fa:	bd80      	pop	{r7, pc}
 80148fc:	200012c0 	.word	0x200012c0

08014900 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8014900:	b580      	push	{r7, lr}
 8014902:	b086      	sub	sp, #24
 8014904:	af00      	add	r7, sp, #0
 8014906:	60f8      	str	r0, [r7, #12]
 8014908:	60b9      	str	r1, [r7, #8]
 801490a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 801490c:	2300      	movs	r3, #0
 801490e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	68ba      	ldr	r2, [r7, #8]
 8014914:	68f9      	ldr	r1, [r7, #12]
 8014916:	4806      	ldr	r0, [pc, #24]	@ (8014930 <BSP_SD_WriteBlocks_DMA+0x30>)
 8014918:	f7fb f952 	bl	800fbc0 <HAL_SD_WriteBlocks_DMA>
 801491c:	4603      	mov	r3, r0
 801491e:	2b00      	cmp	r3, #0
 8014920:	d001      	beq.n	8014926 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8014922:	2301      	movs	r3, #1
 8014924:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8014926:	7dfb      	ldrb	r3, [r7, #23]
}
 8014928:	4618      	mov	r0, r3
 801492a:	3718      	adds	r7, #24
 801492c:	46bd      	mov	sp, r7
 801492e:	bd80      	pop	{r7, pc}
 8014930:	200012c0 	.word	0x200012c0

08014934 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8014934:	b580      	push	{r7, lr}
 8014936:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8014938:	4805      	ldr	r0, [pc, #20]	@ (8014950 <BSP_SD_GetCardState+0x1c>)
 801493a:	f7fb fe11 	bl	8010560 <HAL_SD_GetCardState>
 801493e:	4603      	mov	r3, r0
 8014940:	2b04      	cmp	r3, #4
 8014942:	bf14      	ite	ne
 8014944:	2301      	movne	r3, #1
 8014946:	2300      	moveq	r3, #0
 8014948:	b2db      	uxtb	r3, r3
}
 801494a:	4618      	mov	r0, r3
 801494c:	bd80      	pop	{r7, pc}
 801494e:	bf00      	nop
 8014950:	200012c0 	.word	0x200012c0

08014954 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8014954:	b580      	push	{r7, lr}
 8014956:	b082      	sub	sp, #8
 8014958:	af00      	add	r7, sp, #0
 801495a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 801495c:	6879      	ldr	r1, [r7, #4]
 801495e:	4803      	ldr	r0, [pc, #12]	@ (801496c <BSP_SD_GetCardInfo+0x18>)
 8014960:	f7fb fd38 	bl	80103d4 <HAL_SD_GetCardInfo>
}
 8014964:	bf00      	nop
 8014966:	3708      	adds	r7, #8
 8014968:	46bd      	mov	sp, r7
 801496a:	bd80      	pop	{r7, pc}
 801496c:	200012c0 	.word	0x200012c0

08014970 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8014970:	b580      	push	{r7, lr}
 8014972:	b082      	sub	sp, #8
 8014974:	af00      	add	r7, sp, #0
 8014976:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8014978:	f000 f818 	bl	80149ac <BSP_SD_AbortCallback>
}
 801497c:	bf00      	nop
 801497e:	3708      	adds	r7, #8
 8014980:	46bd      	mov	sp, r7
 8014982:	bd80      	pop	{r7, pc}

08014984 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014984:	b580      	push	{r7, lr}
 8014986:	b082      	sub	sp, #8
 8014988:	af00      	add	r7, sp, #0
 801498a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 801498c:	f000 f9c4 	bl	8014d18 <BSP_SD_WriteCpltCallback>
}
 8014990:	bf00      	nop
 8014992:	3708      	adds	r7, #8
 8014994:	46bd      	mov	sp, r7
 8014996:	bd80      	pop	{r7, pc}

08014998 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014998:	b580      	push	{r7, lr}
 801499a:	b082      	sub	sp, #8
 801499c:	af00      	add	r7, sp, #0
 801499e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80149a0:	f000 f9c8 	bl	8014d34 <BSP_SD_ReadCpltCallback>
}
 80149a4:	bf00      	nop
 80149a6:	3708      	adds	r7, #8
 80149a8:	46bd      	mov	sp, r7
 80149aa:	bd80      	pop	{r7, pc}

080149ac <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80149ac:	b480      	push	{r7}
 80149ae:	af00      	add	r7, sp, #0

}
 80149b0:	bf00      	nop
 80149b2:	46bd      	mov	sp, r7
 80149b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149b8:	4770      	bx	lr

080149ba <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80149ba:	b580      	push	{r7, lr}
 80149bc:	b082      	sub	sp, #8
 80149be:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80149c0:	2301      	movs	r3, #1
 80149c2:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80149c4:	f000 f80c 	bl	80149e0 <BSP_PlatformIsDetected>
 80149c8:	4603      	mov	r3, r0
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d101      	bne.n	80149d2 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80149ce:	2300      	movs	r3, #0
 80149d0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80149d2:	79fb      	ldrb	r3, [r7, #7]
 80149d4:	b2db      	uxtb	r3, r3
}
 80149d6:	4618      	mov	r0, r3
 80149d8:	3708      	adds	r7, #8
 80149da:	46bd      	mov	sp, r7
 80149dc:	bd80      	pop	{r7, pc}
	...

080149e0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80149e0:	b580      	push	{r7, lr}
 80149e2:	b082      	sub	sp, #8
 80149e4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80149e6:	2301      	movs	r3, #1
 80149e8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80149ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80149ee:	4806      	ldr	r0, [pc, #24]	@ (8014a08 <BSP_PlatformIsDetected+0x28>)
 80149f0:	f7f5 fca8 	bl	800a344 <HAL_GPIO_ReadPin>
 80149f4:	4603      	mov	r3, r0
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	d001      	beq.n	80149fe <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 80149fa:	2300      	movs	r3, #0
 80149fc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80149fe:	79fb      	ldrb	r3, [r7, #7]
}
 8014a00:	4618      	mov	r0, r3
 8014a02:	3708      	adds	r7, #8
 8014a04:	46bd      	mov	sp, r7
 8014a06:	bd80      	pop	{r7, pc}
 8014a08:	40020800 	.word	0x40020800

08014a0c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8014a0c:	b580      	push	{r7, lr}
 8014a0e:	b084      	sub	sp, #16
 8014a10:	af00      	add	r7, sp, #0
 8014a12:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 8014a14:	f005 fa7e 	bl	8019f14 <osKernelSysTick>
 8014a18:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 8014a1a:	e006      	b.n	8014a2a <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014a1c:	f7ff ff8a 	bl	8014934 <BSP_SD_GetCardState>
 8014a20:	4603      	mov	r3, r0
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	d101      	bne.n	8014a2a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8014a26:	2300      	movs	r3, #0
 8014a28:	e009      	b.n	8014a3e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 8014a2a:	f005 fa73 	bl	8019f14 <osKernelSysTick>
 8014a2e:	4602      	mov	r2, r0
 8014a30:	68fb      	ldr	r3, [r7, #12]
 8014a32:	1ad3      	subs	r3, r2, r3
 8014a34:	687a      	ldr	r2, [r7, #4]
 8014a36:	429a      	cmp	r2, r3
 8014a38:	d8f0      	bhi.n	8014a1c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8014a3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014a3e:	4618      	mov	r0, r3
 8014a40:	3710      	adds	r7, #16
 8014a42:	46bd      	mov	sp, r7
 8014a44:	bd80      	pop	{r7, pc}
	...

08014a48 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8014a48:	b580      	push	{r7, lr}
 8014a4a:	b082      	sub	sp, #8
 8014a4c:	af00      	add	r7, sp, #0
 8014a4e:	4603      	mov	r3, r0
 8014a50:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8014a52:	4b0b      	ldr	r3, [pc, #44]	@ (8014a80 <SD_CheckStatus+0x38>)
 8014a54:	2201      	movs	r2, #1
 8014a56:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014a58:	f7ff ff6c 	bl	8014934 <BSP_SD_GetCardState>
 8014a5c:	4603      	mov	r3, r0
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d107      	bne.n	8014a72 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8014a62:	4b07      	ldr	r3, [pc, #28]	@ (8014a80 <SD_CheckStatus+0x38>)
 8014a64:	781b      	ldrb	r3, [r3, #0]
 8014a66:	b2db      	uxtb	r3, r3
 8014a68:	f023 0301 	bic.w	r3, r3, #1
 8014a6c:	b2da      	uxtb	r2, r3
 8014a6e:	4b04      	ldr	r3, [pc, #16]	@ (8014a80 <SD_CheckStatus+0x38>)
 8014a70:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8014a72:	4b03      	ldr	r3, [pc, #12]	@ (8014a80 <SD_CheckStatus+0x38>)
 8014a74:	781b      	ldrb	r3, [r3, #0]
 8014a76:	b2db      	uxtb	r3, r3
}
 8014a78:	4618      	mov	r0, r3
 8014a7a:	3708      	adds	r7, #8
 8014a7c:	46bd      	mov	sp, r7
 8014a7e:	bd80      	pop	{r7, pc}
 8014a80:	20000051 	.word	0x20000051

08014a84 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8014a84:	b590      	push	{r4, r7, lr}
 8014a86:	b087      	sub	sp, #28
 8014a88:	af00      	add	r7, sp, #0
 8014a8a:	4603      	mov	r3, r0
 8014a8c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8014a8e:	4b20      	ldr	r3, [pc, #128]	@ (8014b10 <SD_initialize+0x8c>)
 8014a90:	2201      	movs	r2, #1
 8014a92:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8014a94:	f005 fa32 	bl	8019efc <osKernelRunning>
 8014a98:	4603      	mov	r3, r0
 8014a9a:	2b00      	cmp	r3, #0
 8014a9c:	d030      	beq.n	8014b00 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8014a9e:	f7ff feef 	bl	8014880 <BSP_SD_Init>
 8014aa2:	4603      	mov	r3, r0
 8014aa4:	2b00      	cmp	r3, #0
 8014aa6:	d107      	bne.n	8014ab8 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8014aa8:	79fb      	ldrb	r3, [r7, #7]
 8014aaa:	4618      	mov	r0, r3
 8014aac:	f7ff ffcc 	bl	8014a48 <SD_CheckStatus>
 8014ab0:	4603      	mov	r3, r0
 8014ab2:	461a      	mov	r2, r3
 8014ab4:	4b16      	ldr	r3, [pc, #88]	@ (8014b10 <SD_initialize+0x8c>)
 8014ab6:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8014ab8:	4b15      	ldr	r3, [pc, #84]	@ (8014b10 <SD_initialize+0x8c>)
 8014aba:	781b      	ldrb	r3, [r3, #0]
 8014abc:	b2db      	uxtb	r3, r3
 8014abe:	2b01      	cmp	r3, #1
 8014ac0:	d01e      	beq.n	8014b00 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 8014ac2:	4b14      	ldr	r3, [pc, #80]	@ (8014b14 <SD_initialize+0x90>)
 8014ac4:	681b      	ldr	r3, [r3, #0]
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d10e      	bne.n	8014ae8 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8014aca:	4b13      	ldr	r3, [pc, #76]	@ (8014b18 <SD_initialize+0x94>)
 8014acc:	f107 0408 	add.w	r4, r7, #8
 8014ad0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014ad2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 8014ad6:	f107 0308 	add.w	r3, r7, #8
 8014ada:	2100      	movs	r1, #0
 8014adc:	4618      	mov	r0, r3
 8014ade:	f005 fb60 	bl	801a1a2 <osMessageCreate>
 8014ae2:	4603      	mov	r3, r0
 8014ae4:	4a0b      	ldr	r2, [pc, #44]	@ (8014b14 <SD_initialize+0x90>)
 8014ae6:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 8014ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8014b14 <SD_initialize+0x90>)
 8014aea:	681b      	ldr	r3, [r3, #0]
 8014aec:	2b00      	cmp	r3, #0
 8014aee:	d107      	bne.n	8014b00 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 8014af0:	4b07      	ldr	r3, [pc, #28]	@ (8014b10 <SD_initialize+0x8c>)
 8014af2:	781b      	ldrb	r3, [r3, #0]
 8014af4:	b2db      	uxtb	r3, r3
 8014af6:	f043 0301 	orr.w	r3, r3, #1
 8014afa:	b2da      	uxtb	r2, r3
 8014afc:	4b04      	ldr	r3, [pc, #16]	@ (8014b10 <SD_initialize+0x8c>)
 8014afe:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8014b00:	4b03      	ldr	r3, [pc, #12]	@ (8014b10 <SD_initialize+0x8c>)
 8014b02:	781b      	ldrb	r3, [r3, #0]
 8014b04:	b2db      	uxtb	r3, r3
}
 8014b06:	4618      	mov	r0, r3
 8014b08:	371c      	adds	r7, #28
 8014b0a:	46bd      	mov	sp, r7
 8014b0c:	bd90      	pop	{r4, r7, pc}
 8014b0e:	bf00      	nop
 8014b10:	20000051 	.word	0x20000051
 8014b14:	2000f960 	.word	0x2000f960
 8014b18:	08023294 	.word	0x08023294

08014b1c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8014b1c:	b580      	push	{r7, lr}
 8014b1e:	b082      	sub	sp, #8
 8014b20:	af00      	add	r7, sp, #0
 8014b22:	4603      	mov	r3, r0
 8014b24:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8014b26:	79fb      	ldrb	r3, [r7, #7]
 8014b28:	4618      	mov	r0, r3
 8014b2a:	f7ff ff8d 	bl	8014a48 <SD_CheckStatus>
 8014b2e:	4603      	mov	r3, r0
}
 8014b30:	4618      	mov	r0, r3
 8014b32:	3708      	adds	r7, #8
 8014b34:	46bd      	mov	sp, r7
 8014b36:	bd80      	pop	{r7, pc}

08014b38 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8014b38:	b580      	push	{r7, lr}
 8014b3a:	b08a      	sub	sp, #40	@ 0x28
 8014b3c:	af00      	add	r7, sp, #0
 8014b3e:	60b9      	str	r1, [r7, #8]
 8014b40:	607a      	str	r2, [r7, #4]
 8014b42:	603b      	str	r3, [r7, #0]
 8014b44:	4603      	mov	r3, r0
 8014b46:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8014b48:	2301      	movs	r3, #1
 8014b4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8014b4e:	f247 5030 	movw	r0, #30000	@ 0x7530
 8014b52:	f7ff ff5b 	bl	8014a0c <SD_CheckStatusWithTimeout>
 8014b56:	4603      	mov	r3, r0
 8014b58:	2b00      	cmp	r3, #0
 8014b5a:	da02      	bge.n	8014b62 <SD_read+0x2a>
  {
    return res;
 8014b5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b60:	e032      	b.n	8014bc8 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8014b62:	683a      	ldr	r2, [r7, #0]
 8014b64:	6879      	ldr	r1, [r7, #4]
 8014b66:	68b8      	ldr	r0, [r7, #8]
 8014b68:	f7ff feb0 	bl	80148cc <BSP_SD_ReadBlocks_DMA>
 8014b6c:	4603      	mov	r3, r0
 8014b6e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 8014b72:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014b76:	2b00      	cmp	r3, #0
 8014b78:	d124      	bne.n	8014bc4 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8014b7a:	4b15      	ldr	r3, [pc, #84]	@ (8014bd0 <SD_read+0x98>)
 8014b7c:	6819      	ldr	r1, [r3, #0]
 8014b7e:	f107 0314 	add.w	r3, r7, #20
 8014b82:	f247 5230 	movw	r2, #30000	@ 0x7530
 8014b86:	4618      	mov	r0, r3
 8014b88:	f005 fb74 	bl	801a274 <osMessageGet>

    if (event.status == osEventMessage)
 8014b8c:	697b      	ldr	r3, [r7, #20]
 8014b8e:	2b10      	cmp	r3, #16
 8014b90:	d118      	bne.n	8014bc4 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8014b92:	69bb      	ldr	r3, [r7, #24]
 8014b94:	2b01      	cmp	r3, #1
 8014b96:	d115      	bne.n	8014bc4 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 8014b98:	f005 f9bc 	bl	8019f14 <osKernelSysTick>
 8014b9c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8014b9e:	e008      	b.n	8014bb2 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014ba0:	f7ff fec8 	bl	8014934 <BSP_SD_GetCardState>
 8014ba4:	4603      	mov	r3, r0
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	d103      	bne.n	8014bb2 <SD_read+0x7a>
              {
                res = RES_OK;
 8014baa:	2300      	movs	r3, #0
 8014bac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8014bb0:	e008      	b.n	8014bc4 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8014bb2:	f005 f9af 	bl	8019f14 <osKernelSysTick>
 8014bb6:	4602      	mov	r2, r0
 8014bb8:	6a3b      	ldr	r3, [r7, #32]
 8014bba:	1ad3      	subs	r3, r2, r3
 8014bbc:	f247 522f 	movw	r2, #29999	@ 0x752f
 8014bc0:	4293      	cmp	r3, r2
 8014bc2:	d9ed      	bls.n	8014ba0 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8014bc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8014bc8:	4618      	mov	r0, r3
 8014bca:	3728      	adds	r7, #40	@ 0x28
 8014bcc:	46bd      	mov	sp, r7
 8014bce:	bd80      	pop	{r7, pc}
 8014bd0:	2000f960 	.word	0x2000f960

08014bd4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8014bd4:	b580      	push	{r7, lr}
 8014bd6:	b08a      	sub	sp, #40	@ 0x28
 8014bd8:	af00      	add	r7, sp, #0
 8014bda:	60b9      	str	r1, [r7, #8]
 8014bdc:	607a      	str	r2, [r7, #4]
 8014bde:	603b      	str	r3, [r7, #0]
 8014be0:	4603      	mov	r3, r0
 8014be2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8014be4:	2301      	movs	r3, #1
 8014be6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8014bea:	f247 5030 	movw	r0, #30000	@ 0x7530
 8014bee:	f7ff ff0d 	bl	8014a0c <SD_CheckStatusWithTimeout>
 8014bf2:	4603      	mov	r3, r0
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	da02      	bge.n	8014bfe <SD_write+0x2a>
  {
    return res;
 8014bf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014bfc:	e02e      	b.n	8014c5c <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8014bfe:	683a      	ldr	r2, [r7, #0]
 8014c00:	6879      	ldr	r1, [r7, #4]
 8014c02:	68b8      	ldr	r0, [r7, #8]
 8014c04:	f7ff fe7c 	bl	8014900 <BSP_SD_WriteBlocks_DMA>
 8014c08:	4603      	mov	r3, r0
 8014c0a:	2b00      	cmp	r3, #0
 8014c0c:	d124      	bne.n	8014c58 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8014c0e:	4b15      	ldr	r3, [pc, #84]	@ (8014c64 <SD_write+0x90>)
 8014c10:	6819      	ldr	r1, [r3, #0]
 8014c12:	f107 0314 	add.w	r3, r7, #20
 8014c16:	f247 5230 	movw	r2, #30000	@ 0x7530
 8014c1a:	4618      	mov	r0, r3
 8014c1c:	f005 fb2a 	bl	801a274 <osMessageGet>

    if (event.status == osEventMessage)
 8014c20:	697b      	ldr	r3, [r7, #20]
 8014c22:	2b10      	cmp	r3, #16
 8014c24:	d118      	bne.n	8014c58 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 8014c26:	69bb      	ldr	r3, [r7, #24]
 8014c28:	2b02      	cmp	r3, #2
 8014c2a:	d115      	bne.n	8014c58 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 8014c2c:	f005 f972 	bl	8019f14 <osKernelSysTick>
 8014c30:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8014c32:	e008      	b.n	8014c46 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014c34:	f7ff fe7e 	bl	8014934 <BSP_SD_GetCardState>
 8014c38:	4603      	mov	r3, r0
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	d103      	bne.n	8014c46 <SD_write+0x72>
          {
            res = RES_OK;
 8014c3e:	2300      	movs	r3, #0
 8014c40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8014c44:	e008      	b.n	8014c58 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8014c46:	f005 f965 	bl	8019f14 <osKernelSysTick>
 8014c4a:	4602      	mov	r2, r0
 8014c4c:	6a3b      	ldr	r3, [r7, #32]
 8014c4e:	1ad3      	subs	r3, r2, r3
 8014c50:	f247 522f 	movw	r2, #29999	@ 0x752f
 8014c54:	4293      	cmp	r3, r2
 8014c56:	d9ed      	bls.n	8014c34 <SD_write+0x60>
    }

  }
#endif

  return res;
 8014c58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8014c5c:	4618      	mov	r0, r3
 8014c5e:	3728      	adds	r7, #40	@ 0x28
 8014c60:	46bd      	mov	sp, r7
 8014c62:	bd80      	pop	{r7, pc}
 8014c64:	2000f960 	.word	0x2000f960

08014c68 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8014c68:	b580      	push	{r7, lr}
 8014c6a:	b08c      	sub	sp, #48	@ 0x30
 8014c6c:	af00      	add	r7, sp, #0
 8014c6e:	4603      	mov	r3, r0
 8014c70:	603a      	str	r2, [r7, #0]
 8014c72:	71fb      	strb	r3, [r7, #7]
 8014c74:	460b      	mov	r3, r1
 8014c76:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8014c78:	2301      	movs	r3, #1
 8014c7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8014c7e:	4b25      	ldr	r3, [pc, #148]	@ (8014d14 <SD_ioctl+0xac>)
 8014c80:	781b      	ldrb	r3, [r3, #0]
 8014c82:	b2db      	uxtb	r3, r3
 8014c84:	f003 0301 	and.w	r3, r3, #1
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d001      	beq.n	8014c90 <SD_ioctl+0x28>
 8014c8c:	2303      	movs	r3, #3
 8014c8e:	e03c      	b.n	8014d0a <SD_ioctl+0xa2>

  switch (cmd)
 8014c90:	79bb      	ldrb	r3, [r7, #6]
 8014c92:	2b03      	cmp	r3, #3
 8014c94:	d834      	bhi.n	8014d00 <SD_ioctl+0x98>
 8014c96:	a201      	add	r2, pc, #4	@ (adr r2, 8014c9c <SD_ioctl+0x34>)
 8014c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c9c:	08014cad 	.word	0x08014cad
 8014ca0:	08014cb5 	.word	0x08014cb5
 8014ca4:	08014ccd 	.word	0x08014ccd
 8014ca8:	08014ce7 	.word	0x08014ce7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8014cac:	2300      	movs	r3, #0
 8014cae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8014cb2:	e028      	b.n	8014d06 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8014cb4:	f107 030c 	add.w	r3, r7, #12
 8014cb8:	4618      	mov	r0, r3
 8014cba:	f7ff fe4b 	bl	8014954 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8014cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014cc0:	683b      	ldr	r3, [r7, #0]
 8014cc2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014cc4:	2300      	movs	r3, #0
 8014cc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8014cca:	e01c      	b.n	8014d06 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014ccc:	f107 030c 	add.w	r3, r7, #12
 8014cd0:	4618      	mov	r0, r3
 8014cd2:	f7ff fe3f 	bl	8014954 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8014cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cd8:	b29a      	uxth	r2, r3
 8014cda:	683b      	ldr	r3, [r7, #0]
 8014cdc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8014cde:	2300      	movs	r3, #0
 8014ce0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8014ce4:	e00f      	b.n	8014d06 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014ce6:	f107 030c 	add.w	r3, r7, #12
 8014cea:	4618      	mov	r0, r3
 8014cec:	f7ff fe32 	bl	8014954 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8014cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cf2:	0a5a      	lsrs	r2, r3, #9
 8014cf4:	683b      	ldr	r3, [r7, #0]
 8014cf6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8014cfe:	e002      	b.n	8014d06 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8014d00:	2304      	movs	r3, #4
 8014d02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8014d06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8014d0a:	4618      	mov	r0, r3
 8014d0c:	3730      	adds	r7, #48	@ 0x30
 8014d0e:	46bd      	mov	sp, r7
 8014d10:	bd80      	pop	{r7, pc}
 8014d12:	bf00      	nop
 8014d14:	20000051 	.word	0x20000051

08014d18 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8014d18:	b580      	push	{r7, lr}
 8014d1a:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 8014d1c:	4b04      	ldr	r3, [pc, #16]	@ (8014d30 <BSP_SD_WriteCpltCallback+0x18>)
 8014d1e:	681b      	ldr	r3, [r3, #0]
 8014d20:	2200      	movs	r2, #0
 8014d22:	2102      	movs	r1, #2
 8014d24:	4618      	mov	r0, r3
 8014d26:	f005 fa65 	bl	801a1f4 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 8014d2a:	bf00      	nop
 8014d2c:	bd80      	pop	{r7, pc}
 8014d2e:	bf00      	nop
 8014d30:	2000f960 	.word	0x2000f960

08014d34 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8014d34:	b580      	push	{r7, lr}
 8014d36:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8014d38:	4b04      	ldr	r3, [pc, #16]	@ (8014d4c <BSP_SD_ReadCpltCallback+0x18>)
 8014d3a:	681b      	ldr	r3, [r3, #0]
 8014d3c:	2200      	movs	r2, #0
 8014d3e:	2101      	movs	r1, #1
 8014d40:	4618      	mov	r0, r3
 8014d42:	f005 fa57 	bl	801a1f4 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
#endif
}
 8014d46:	bf00      	nop
 8014d48:	bd80      	pop	{r7, pc}
 8014d4a:	bf00      	nop
 8014d4c:	2000f960 	.word	0x2000f960

08014d50 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8014d50:	b590      	push	{r4, r7, lr}
 8014d52:	b089      	sub	sp, #36	@ 0x24
 8014d54:	af04      	add	r7, sp, #16
 8014d56:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8014d58:	2301      	movs	r3, #1
 8014d5a:	2202      	movs	r2, #2
 8014d5c:	2102      	movs	r1, #2
 8014d5e:	6878      	ldr	r0, [r7, #4]
 8014d60:	f000 fcd7 	bl	8015712 <USBH_FindInterface>
 8014d64:	4603      	mov	r3, r0
 8014d66:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8014d68:	7bfb      	ldrb	r3, [r7, #15]
 8014d6a:	2bff      	cmp	r3, #255	@ 0xff
 8014d6c:	d002      	beq.n	8014d74 <USBH_CDC_InterfaceInit+0x24>
 8014d6e:	7bfb      	ldrb	r3, [r7, #15]
 8014d70:	2b01      	cmp	r3, #1
 8014d72:	d901      	bls.n	8014d78 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8014d74:	2302      	movs	r3, #2
 8014d76:	e13d      	b.n	8014ff4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8014d78:	7bfb      	ldrb	r3, [r7, #15]
 8014d7a:	4619      	mov	r1, r3
 8014d7c:	6878      	ldr	r0, [r7, #4]
 8014d7e:	f000 fcac 	bl	80156da <USBH_SelectInterface>
 8014d82:	4603      	mov	r3, r0
 8014d84:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8014d86:	7bbb      	ldrb	r3, [r7, #14]
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	d001      	beq.n	8014d90 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8014d8c:	2302      	movs	r3, #2
 8014d8e:	e131      	b.n	8014ff4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8014d96:	2050      	movs	r0, #80	@ 0x50
 8014d98:	f00b fb64 	bl	8020464 <malloc>
 8014d9c:	4603      	mov	r3, r0
 8014d9e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8014da0:	687b      	ldr	r3, [r7, #4]
 8014da2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8014da6:	69db      	ldr	r3, [r3, #28]
 8014da8:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8014daa:	68bb      	ldr	r3, [r7, #8]
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	d101      	bne.n	8014db4 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8014db0:	2302      	movs	r3, #2
 8014db2:	e11f      	b.n	8014ff4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8014db4:	2250      	movs	r2, #80	@ 0x50
 8014db6:	2100      	movs	r1, #0
 8014db8:	68b8      	ldr	r0, [r7, #8]
 8014dba:	f00b fdb7 	bl	802092c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8014dbe:	7bfb      	ldrb	r3, [r7, #15]
 8014dc0:	687a      	ldr	r2, [r7, #4]
 8014dc2:	211a      	movs	r1, #26
 8014dc4:	fb01 f303 	mul.w	r3, r1, r3
 8014dc8:	4413      	add	r3, r2
 8014dca:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8014dce:	781b      	ldrb	r3, [r3, #0]
 8014dd0:	b25b      	sxtb	r3, r3
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	da15      	bge.n	8014e02 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8014dd6:	7bfb      	ldrb	r3, [r7, #15]
 8014dd8:	687a      	ldr	r2, [r7, #4]
 8014dda:	211a      	movs	r1, #26
 8014ddc:	fb01 f303 	mul.w	r3, r1, r3
 8014de0:	4413      	add	r3, r2
 8014de2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8014de6:	781a      	ldrb	r2, [r3, #0]
 8014de8:	68bb      	ldr	r3, [r7, #8]
 8014dea:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8014dec:	7bfb      	ldrb	r3, [r7, #15]
 8014dee:	687a      	ldr	r2, [r7, #4]
 8014df0:	211a      	movs	r1, #26
 8014df2:	fb01 f303 	mul.w	r3, r1, r3
 8014df6:	4413      	add	r3, r2
 8014df8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8014dfc:	881a      	ldrh	r2, [r3, #0]
 8014dfe:	68bb      	ldr	r3, [r7, #8]
 8014e00:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8014e02:	68bb      	ldr	r3, [r7, #8]
 8014e04:	785b      	ldrb	r3, [r3, #1]
 8014e06:	4619      	mov	r1, r3
 8014e08:	6878      	ldr	r0, [r7, #4]
 8014e0a:	f002 f974 	bl	80170f6 <USBH_AllocPipe>
 8014e0e:	4603      	mov	r3, r0
 8014e10:	461a      	mov	r2, r3
 8014e12:	68bb      	ldr	r3, [r7, #8]
 8014e14:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8014e16:	68bb      	ldr	r3, [r7, #8]
 8014e18:	7819      	ldrb	r1, [r3, #0]
 8014e1a:	68bb      	ldr	r3, [r7, #8]
 8014e1c:	7858      	ldrb	r0, [r3, #1]
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8014e24:	687b      	ldr	r3, [r7, #4]
 8014e26:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014e2a:	68ba      	ldr	r2, [r7, #8]
 8014e2c:	8952      	ldrh	r2, [r2, #10]
 8014e2e:	9202      	str	r2, [sp, #8]
 8014e30:	2203      	movs	r2, #3
 8014e32:	9201      	str	r2, [sp, #4]
 8014e34:	9300      	str	r3, [sp, #0]
 8014e36:	4623      	mov	r3, r4
 8014e38:	4602      	mov	r2, r0
 8014e3a:	6878      	ldr	r0, [r7, #4]
 8014e3c:	f002 f92c 	bl	8017098 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8014e40:	68bb      	ldr	r3, [r7, #8]
 8014e42:	781b      	ldrb	r3, [r3, #0]
 8014e44:	2200      	movs	r2, #0
 8014e46:	4619      	mov	r1, r3
 8014e48:	6878      	ldr	r0, [r7, #4]
 8014e4a:	f008 fa75 	bl	801d338 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8014e4e:	2300      	movs	r3, #0
 8014e50:	2200      	movs	r2, #0
 8014e52:	210a      	movs	r1, #10
 8014e54:	6878      	ldr	r0, [r7, #4]
 8014e56:	f000 fc5c 	bl	8015712 <USBH_FindInterface>
 8014e5a:	4603      	mov	r3, r0
 8014e5c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8014e5e:	7bfb      	ldrb	r3, [r7, #15]
 8014e60:	2bff      	cmp	r3, #255	@ 0xff
 8014e62:	d002      	beq.n	8014e6a <USBH_CDC_InterfaceInit+0x11a>
 8014e64:	7bfb      	ldrb	r3, [r7, #15]
 8014e66:	2b01      	cmp	r3, #1
 8014e68:	d901      	bls.n	8014e6e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8014e6a:	2302      	movs	r3, #2
 8014e6c:	e0c2      	b.n	8014ff4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8014e6e:	7bfb      	ldrb	r3, [r7, #15]
 8014e70:	687a      	ldr	r2, [r7, #4]
 8014e72:	211a      	movs	r1, #26
 8014e74:	fb01 f303 	mul.w	r3, r1, r3
 8014e78:	4413      	add	r3, r2
 8014e7a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8014e7e:	781b      	ldrb	r3, [r3, #0]
 8014e80:	b25b      	sxtb	r3, r3
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	da16      	bge.n	8014eb4 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8014e86:	7bfb      	ldrb	r3, [r7, #15]
 8014e88:	687a      	ldr	r2, [r7, #4]
 8014e8a:	211a      	movs	r1, #26
 8014e8c:	fb01 f303 	mul.w	r3, r1, r3
 8014e90:	4413      	add	r3, r2
 8014e92:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8014e96:	781a      	ldrb	r2, [r3, #0]
 8014e98:	68bb      	ldr	r3, [r7, #8]
 8014e9a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8014e9c:	7bfb      	ldrb	r3, [r7, #15]
 8014e9e:	687a      	ldr	r2, [r7, #4]
 8014ea0:	211a      	movs	r1, #26
 8014ea2:	fb01 f303 	mul.w	r3, r1, r3
 8014ea6:	4413      	add	r3, r2
 8014ea8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8014eac:	881a      	ldrh	r2, [r3, #0]
 8014eae:	68bb      	ldr	r3, [r7, #8]
 8014eb0:	835a      	strh	r2, [r3, #26]
 8014eb2:	e015      	b.n	8014ee0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8014eb4:	7bfb      	ldrb	r3, [r7, #15]
 8014eb6:	687a      	ldr	r2, [r7, #4]
 8014eb8:	211a      	movs	r1, #26
 8014eba:	fb01 f303 	mul.w	r3, r1, r3
 8014ebe:	4413      	add	r3, r2
 8014ec0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8014ec4:	781a      	ldrb	r2, [r3, #0]
 8014ec6:	68bb      	ldr	r3, [r7, #8]
 8014ec8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8014eca:	7bfb      	ldrb	r3, [r7, #15]
 8014ecc:	687a      	ldr	r2, [r7, #4]
 8014ece:	211a      	movs	r1, #26
 8014ed0:	fb01 f303 	mul.w	r3, r1, r3
 8014ed4:	4413      	add	r3, r2
 8014ed6:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8014eda:	881a      	ldrh	r2, [r3, #0]
 8014edc:	68bb      	ldr	r3, [r7, #8]
 8014ede:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8014ee0:	7bfb      	ldrb	r3, [r7, #15]
 8014ee2:	687a      	ldr	r2, [r7, #4]
 8014ee4:	211a      	movs	r1, #26
 8014ee6:	fb01 f303 	mul.w	r3, r1, r3
 8014eea:	4413      	add	r3, r2
 8014eec:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8014ef0:	781b      	ldrb	r3, [r3, #0]
 8014ef2:	b25b      	sxtb	r3, r3
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	da16      	bge.n	8014f26 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8014ef8:	7bfb      	ldrb	r3, [r7, #15]
 8014efa:	687a      	ldr	r2, [r7, #4]
 8014efc:	211a      	movs	r1, #26
 8014efe:	fb01 f303 	mul.w	r3, r1, r3
 8014f02:	4413      	add	r3, r2
 8014f04:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8014f08:	781a      	ldrb	r2, [r3, #0]
 8014f0a:	68bb      	ldr	r3, [r7, #8]
 8014f0c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8014f0e:	7bfb      	ldrb	r3, [r7, #15]
 8014f10:	687a      	ldr	r2, [r7, #4]
 8014f12:	211a      	movs	r1, #26
 8014f14:	fb01 f303 	mul.w	r3, r1, r3
 8014f18:	4413      	add	r3, r2
 8014f1a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8014f1e:	881a      	ldrh	r2, [r3, #0]
 8014f20:	68bb      	ldr	r3, [r7, #8]
 8014f22:	835a      	strh	r2, [r3, #26]
 8014f24:	e015      	b.n	8014f52 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8014f26:	7bfb      	ldrb	r3, [r7, #15]
 8014f28:	687a      	ldr	r2, [r7, #4]
 8014f2a:	211a      	movs	r1, #26
 8014f2c:	fb01 f303 	mul.w	r3, r1, r3
 8014f30:	4413      	add	r3, r2
 8014f32:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8014f36:	781a      	ldrb	r2, [r3, #0]
 8014f38:	68bb      	ldr	r3, [r7, #8]
 8014f3a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8014f3c:	7bfb      	ldrb	r3, [r7, #15]
 8014f3e:	687a      	ldr	r2, [r7, #4]
 8014f40:	211a      	movs	r1, #26
 8014f42:	fb01 f303 	mul.w	r3, r1, r3
 8014f46:	4413      	add	r3, r2
 8014f48:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8014f4c:	881a      	ldrh	r2, [r3, #0]
 8014f4e:	68bb      	ldr	r3, [r7, #8]
 8014f50:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8014f52:	68bb      	ldr	r3, [r7, #8]
 8014f54:	7b9b      	ldrb	r3, [r3, #14]
 8014f56:	4619      	mov	r1, r3
 8014f58:	6878      	ldr	r0, [r7, #4]
 8014f5a:	f002 f8cc 	bl	80170f6 <USBH_AllocPipe>
 8014f5e:	4603      	mov	r3, r0
 8014f60:	461a      	mov	r2, r3
 8014f62:	68bb      	ldr	r3, [r7, #8]
 8014f64:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8014f66:	68bb      	ldr	r3, [r7, #8]
 8014f68:	7bdb      	ldrb	r3, [r3, #15]
 8014f6a:	4619      	mov	r1, r3
 8014f6c:	6878      	ldr	r0, [r7, #4]
 8014f6e:	f002 f8c2 	bl	80170f6 <USBH_AllocPipe>
 8014f72:	4603      	mov	r3, r0
 8014f74:	461a      	mov	r2, r3
 8014f76:	68bb      	ldr	r3, [r7, #8]
 8014f78:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8014f7a:	68bb      	ldr	r3, [r7, #8]
 8014f7c:	7b59      	ldrb	r1, [r3, #13]
 8014f7e:	68bb      	ldr	r3, [r7, #8]
 8014f80:	7b98      	ldrb	r0, [r3, #14]
 8014f82:	687b      	ldr	r3, [r7, #4]
 8014f84:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014f8e:	68ba      	ldr	r2, [r7, #8]
 8014f90:	8b12      	ldrh	r2, [r2, #24]
 8014f92:	9202      	str	r2, [sp, #8]
 8014f94:	2202      	movs	r2, #2
 8014f96:	9201      	str	r2, [sp, #4]
 8014f98:	9300      	str	r3, [sp, #0]
 8014f9a:	4623      	mov	r3, r4
 8014f9c:	4602      	mov	r2, r0
 8014f9e:	6878      	ldr	r0, [r7, #4]
 8014fa0:	f002 f87a 	bl	8017098 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8014fa4:	68bb      	ldr	r3, [r7, #8]
 8014fa6:	7b19      	ldrb	r1, [r3, #12]
 8014fa8:	68bb      	ldr	r3, [r7, #8]
 8014faa:	7bd8      	ldrb	r0, [r3, #15]
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014fb8:	68ba      	ldr	r2, [r7, #8]
 8014fba:	8b52      	ldrh	r2, [r2, #26]
 8014fbc:	9202      	str	r2, [sp, #8]
 8014fbe:	2202      	movs	r2, #2
 8014fc0:	9201      	str	r2, [sp, #4]
 8014fc2:	9300      	str	r3, [sp, #0]
 8014fc4:	4623      	mov	r3, r4
 8014fc6:	4602      	mov	r2, r0
 8014fc8:	6878      	ldr	r0, [r7, #4]
 8014fca:	f002 f865 	bl	8017098 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8014fce:	68bb      	ldr	r3, [r7, #8]
 8014fd0:	2200      	movs	r2, #0
 8014fd2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8014fd6:	68bb      	ldr	r3, [r7, #8]
 8014fd8:	7b5b      	ldrb	r3, [r3, #13]
 8014fda:	2200      	movs	r2, #0
 8014fdc:	4619      	mov	r1, r3
 8014fde:	6878      	ldr	r0, [r7, #4]
 8014fe0:	f008 f9aa 	bl	801d338 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8014fe4:	68bb      	ldr	r3, [r7, #8]
 8014fe6:	7b1b      	ldrb	r3, [r3, #12]
 8014fe8:	2200      	movs	r2, #0
 8014fea:	4619      	mov	r1, r3
 8014fec:	6878      	ldr	r0, [r7, #4]
 8014fee:	f008 f9a3 	bl	801d338 <USBH_LL_SetToggle>

  return USBH_OK;
 8014ff2:	2300      	movs	r3, #0
}
 8014ff4:	4618      	mov	r0, r3
 8014ff6:	3714      	adds	r7, #20
 8014ff8:	46bd      	mov	sp, r7
 8014ffa:	bd90      	pop	{r4, r7, pc}

08014ffc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8014ffc:	b580      	push	{r7, lr}
 8014ffe:	b084      	sub	sp, #16
 8015000:	af00      	add	r7, sp, #0
 8015002:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801500a:	69db      	ldr	r3, [r3, #28]
 801500c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 801500e:	68fb      	ldr	r3, [r7, #12]
 8015010:	781b      	ldrb	r3, [r3, #0]
 8015012:	2b00      	cmp	r3, #0
 8015014:	d00e      	beq.n	8015034 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	781b      	ldrb	r3, [r3, #0]
 801501a:	4619      	mov	r1, r3
 801501c:	6878      	ldr	r0, [r7, #4]
 801501e:	f002 f85a 	bl	80170d6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8015022:	68fb      	ldr	r3, [r7, #12]
 8015024:	781b      	ldrb	r3, [r3, #0]
 8015026:	4619      	mov	r1, r3
 8015028:	6878      	ldr	r0, [r7, #4]
 801502a:	f002 f885 	bl	8017138 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 801502e:	68fb      	ldr	r3, [r7, #12]
 8015030:	2200      	movs	r2, #0
 8015032:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8015034:	68fb      	ldr	r3, [r7, #12]
 8015036:	7b1b      	ldrb	r3, [r3, #12]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d00e      	beq.n	801505a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	7b1b      	ldrb	r3, [r3, #12]
 8015040:	4619      	mov	r1, r3
 8015042:	6878      	ldr	r0, [r7, #4]
 8015044:	f002 f847 	bl	80170d6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	7b1b      	ldrb	r3, [r3, #12]
 801504c:	4619      	mov	r1, r3
 801504e:	6878      	ldr	r0, [r7, #4]
 8015050:	f002 f872 	bl	8017138 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8015054:	68fb      	ldr	r3, [r7, #12]
 8015056:	2200      	movs	r2, #0
 8015058:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	7b5b      	ldrb	r3, [r3, #13]
 801505e:	2b00      	cmp	r3, #0
 8015060:	d00e      	beq.n	8015080 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8015062:	68fb      	ldr	r3, [r7, #12]
 8015064:	7b5b      	ldrb	r3, [r3, #13]
 8015066:	4619      	mov	r1, r3
 8015068:	6878      	ldr	r0, [r7, #4]
 801506a:	f002 f834 	bl	80170d6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	7b5b      	ldrb	r3, [r3, #13]
 8015072:	4619      	mov	r1, r3
 8015074:	6878      	ldr	r0, [r7, #4]
 8015076:	f002 f85f 	bl	8017138 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 801507a:	68fb      	ldr	r3, [r7, #12]
 801507c:	2200      	movs	r2, #0
 801507e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015086:	69db      	ldr	r3, [r3, #28]
 8015088:	2b00      	cmp	r3, #0
 801508a:	d00b      	beq.n	80150a4 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015092:	69db      	ldr	r3, [r3, #28]
 8015094:	4618      	mov	r0, r3
 8015096:	f00b f9ed 	bl	8020474 <free>
    phost->pActiveClass->pData = 0U;
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80150a0:	2200      	movs	r2, #0
 80150a2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80150a4:	2300      	movs	r3, #0
}
 80150a6:	4618      	mov	r0, r3
 80150a8:	3710      	adds	r7, #16
 80150aa:	46bd      	mov	sp, r7
 80150ac:	bd80      	pop	{r7, pc}

080150ae <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80150ae:	b580      	push	{r7, lr}
 80150b0:	b084      	sub	sp, #16
 80150b2:	af00      	add	r7, sp, #0
 80150b4:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80150bc:	69db      	ldr	r3, [r3, #28]
 80150be:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80150c0:	68fb      	ldr	r3, [r7, #12]
 80150c2:	3340      	adds	r3, #64	@ 0x40
 80150c4:	4619      	mov	r1, r3
 80150c6:	6878      	ldr	r0, [r7, #4]
 80150c8:	f000 f8b1 	bl	801522e <GetLineCoding>
 80150cc:	4603      	mov	r3, r0
 80150ce:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80150d0:	7afb      	ldrb	r3, [r7, #11]
 80150d2:	2b00      	cmp	r3, #0
 80150d4:	d105      	bne.n	80150e2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80150dc:	2102      	movs	r1, #2
 80150de:	6878      	ldr	r0, [r7, #4]
 80150e0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80150e2:	7afb      	ldrb	r3, [r7, #11]
}
 80150e4:	4618      	mov	r0, r3
 80150e6:	3710      	adds	r7, #16
 80150e8:	46bd      	mov	sp, r7
 80150ea:	bd80      	pop	{r7, pc}

080150ec <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80150ec:	b580      	push	{r7, lr}
 80150ee:	b084      	sub	sp, #16
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80150f4:	2301      	movs	r3, #1
 80150f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80150f8:	2300      	movs	r3, #0
 80150fa:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80150fc:	687b      	ldr	r3, [r7, #4]
 80150fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015102:	69db      	ldr	r3, [r3, #28]
 8015104:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8015106:	68bb      	ldr	r3, [r7, #8]
 8015108:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 801510c:	2b04      	cmp	r3, #4
 801510e:	d877      	bhi.n	8015200 <USBH_CDC_Process+0x114>
 8015110:	a201      	add	r2, pc, #4	@ (adr r2, 8015118 <USBH_CDC_Process+0x2c>)
 8015112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015116:	bf00      	nop
 8015118:	0801512d 	.word	0x0801512d
 801511c:	08015133 	.word	0x08015133
 8015120:	08015163 	.word	0x08015163
 8015124:	080151d7 	.word	0x080151d7
 8015128:	080151e5 	.word	0x080151e5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 801512c:	2300      	movs	r3, #0
 801512e:	73fb      	strb	r3, [r7, #15]
      break;
 8015130:	e06d      	b.n	801520e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8015132:	68bb      	ldr	r3, [r7, #8]
 8015134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015136:	4619      	mov	r1, r3
 8015138:	6878      	ldr	r0, [r7, #4]
 801513a:	f000 f897 	bl	801526c <SetLineCoding>
 801513e:	4603      	mov	r3, r0
 8015140:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8015142:	7bbb      	ldrb	r3, [r7, #14]
 8015144:	2b00      	cmp	r3, #0
 8015146:	d104      	bne.n	8015152 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8015148:	68bb      	ldr	r3, [r7, #8]
 801514a:	2202      	movs	r2, #2
 801514c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8015150:	e058      	b.n	8015204 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8015152:	7bbb      	ldrb	r3, [r7, #14]
 8015154:	2b01      	cmp	r3, #1
 8015156:	d055      	beq.n	8015204 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8015158:	68bb      	ldr	r3, [r7, #8]
 801515a:	2204      	movs	r2, #4
 801515c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8015160:	e050      	b.n	8015204 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8015162:	68bb      	ldr	r3, [r7, #8]
 8015164:	3340      	adds	r3, #64	@ 0x40
 8015166:	4619      	mov	r1, r3
 8015168:	6878      	ldr	r0, [r7, #4]
 801516a:	f000 f860 	bl	801522e <GetLineCoding>
 801516e:	4603      	mov	r3, r0
 8015170:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8015172:	7bbb      	ldrb	r3, [r7, #14]
 8015174:	2b00      	cmp	r3, #0
 8015176:	d126      	bne.n	80151c6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8015178:	68bb      	ldr	r3, [r7, #8]
 801517a:	2200      	movs	r2, #0
 801517c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8015180:	68bb      	ldr	r3, [r7, #8]
 8015182:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8015186:	68bb      	ldr	r3, [r7, #8]
 8015188:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801518a:	791b      	ldrb	r3, [r3, #4]
 801518c:	429a      	cmp	r2, r3
 801518e:	d13b      	bne.n	8015208 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8015190:	68bb      	ldr	r3, [r7, #8]
 8015192:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8015196:	68bb      	ldr	r3, [r7, #8]
 8015198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801519a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 801519c:	429a      	cmp	r2, r3
 801519e:	d133      	bne.n	8015208 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80151a0:	68bb      	ldr	r3, [r7, #8]
 80151a2:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80151a6:	68bb      	ldr	r3, [r7, #8]
 80151a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80151aa:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80151ac:	429a      	cmp	r2, r3
 80151ae:	d12b      	bne.n	8015208 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80151b0:	68bb      	ldr	r3, [r7, #8]
 80151b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80151b4:	68bb      	ldr	r3, [r7, #8]
 80151b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80151b8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80151ba:	429a      	cmp	r2, r3
 80151bc:	d124      	bne.n	8015208 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80151be:	6878      	ldr	r0, [r7, #4]
 80151c0:	f000 f982 	bl	80154c8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80151c4:	e020      	b.n	8015208 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80151c6:	7bbb      	ldrb	r3, [r7, #14]
 80151c8:	2b01      	cmp	r3, #1
 80151ca:	d01d      	beq.n	8015208 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80151cc:	68bb      	ldr	r3, [r7, #8]
 80151ce:	2204      	movs	r2, #4
 80151d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80151d4:	e018      	b.n	8015208 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80151d6:	6878      	ldr	r0, [r7, #4]
 80151d8:	f000 f867 	bl	80152aa <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80151dc:	6878      	ldr	r0, [r7, #4]
 80151de:	f000 f8f6 	bl	80153ce <CDC_ProcessReception>
      break;
 80151e2:	e014      	b.n	801520e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80151e4:	2100      	movs	r1, #0
 80151e6:	6878      	ldr	r0, [r7, #4]
 80151e8:	f001 f975 	bl	80164d6 <USBH_ClrFeature>
 80151ec:	4603      	mov	r3, r0
 80151ee:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80151f0:	7bbb      	ldrb	r3, [r7, #14]
 80151f2:	2b00      	cmp	r3, #0
 80151f4:	d10a      	bne.n	801520c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80151f6:	68bb      	ldr	r3, [r7, #8]
 80151f8:	2200      	movs	r2, #0
 80151fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80151fe:	e005      	b.n	801520c <USBH_CDC_Process+0x120>

    default:
      break;
 8015200:	bf00      	nop
 8015202:	e004      	b.n	801520e <USBH_CDC_Process+0x122>
      break;
 8015204:	bf00      	nop
 8015206:	e002      	b.n	801520e <USBH_CDC_Process+0x122>
      break;
 8015208:	bf00      	nop
 801520a:	e000      	b.n	801520e <USBH_CDC_Process+0x122>
      break;
 801520c:	bf00      	nop

  }

  return status;
 801520e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015210:	4618      	mov	r0, r3
 8015212:	3710      	adds	r7, #16
 8015214:	46bd      	mov	sp, r7
 8015216:	bd80      	pop	{r7, pc}

08015218 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8015218:	b480      	push	{r7}
 801521a:	b083      	sub	sp, #12
 801521c:	af00      	add	r7, sp, #0
 801521e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8015220:	2300      	movs	r3, #0
}
 8015222:	4618      	mov	r0, r3
 8015224:	370c      	adds	r7, #12
 8015226:	46bd      	mov	sp, r7
 8015228:	f85d 7b04 	ldr.w	r7, [sp], #4
 801522c:	4770      	bx	lr

0801522e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 801522e:	b580      	push	{r7, lr}
 8015230:	b082      	sub	sp, #8
 8015232:	af00      	add	r7, sp, #0
 8015234:	6078      	str	r0, [r7, #4]
 8015236:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	22a1      	movs	r2, #161	@ 0xa1
 801523c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 801523e:	687b      	ldr	r3, [r7, #4]
 8015240:	2221      	movs	r2, #33	@ 0x21
 8015242:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	2200      	movs	r2, #0
 8015248:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	2200      	movs	r2, #0
 801524e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	2207      	movs	r2, #7
 8015254:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8015256:	683b      	ldr	r3, [r7, #0]
 8015258:	2207      	movs	r2, #7
 801525a:	4619      	mov	r1, r3
 801525c:	6878      	ldr	r0, [r7, #4]
 801525e:	f001 fbda 	bl	8016a16 <USBH_CtlReq>
 8015262:	4603      	mov	r3, r0
}
 8015264:	4618      	mov	r0, r3
 8015266:	3708      	adds	r7, #8
 8015268:	46bd      	mov	sp, r7
 801526a:	bd80      	pop	{r7, pc}

0801526c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 801526c:	b580      	push	{r7, lr}
 801526e:	b082      	sub	sp, #8
 8015270:	af00      	add	r7, sp, #0
 8015272:	6078      	str	r0, [r7, #4]
 8015274:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	2221      	movs	r2, #33	@ 0x21
 801527a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	2220      	movs	r2, #32
 8015280:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	2200      	movs	r2, #0
 8015286:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	2200      	movs	r2, #0
 801528c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	2207      	movs	r2, #7
 8015292:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8015294:	683b      	ldr	r3, [r7, #0]
 8015296:	2207      	movs	r2, #7
 8015298:	4619      	mov	r1, r3
 801529a:	6878      	ldr	r0, [r7, #4]
 801529c:	f001 fbbb 	bl	8016a16 <USBH_CtlReq>
 80152a0:	4603      	mov	r3, r0
}
 80152a2:	4618      	mov	r0, r3
 80152a4:	3708      	adds	r7, #8
 80152a6:	46bd      	mov	sp, r7
 80152a8:	bd80      	pop	{r7, pc}

080152aa <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80152aa:	b580      	push	{r7, lr}
 80152ac:	b086      	sub	sp, #24
 80152ae:	af02      	add	r7, sp, #8
 80152b0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80152b2:	687b      	ldr	r3, [r7, #4]
 80152b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80152b8:	69db      	ldr	r3, [r3, #28]
 80152ba:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80152bc:	2300      	movs	r3, #0
 80152be:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80152c0:	68fb      	ldr	r3, [r7, #12]
 80152c2:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80152c6:	2b01      	cmp	r3, #1
 80152c8:	d002      	beq.n	80152d0 <CDC_ProcessTransmission+0x26>
 80152ca:	2b02      	cmp	r3, #2
 80152cc:	d023      	beq.n	8015316 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80152ce:	e07a      	b.n	80153c6 <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80152d4:	68fa      	ldr	r2, [r7, #12]
 80152d6:	8b12      	ldrh	r2, [r2, #24]
 80152d8:	4293      	cmp	r3, r2
 80152da:	d90b      	bls.n	80152f4 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80152dc:	68fb      	ldr	r3, [r7, #12]
 80152de:	69d9      	ldr	r1, [r3, #28]
 80152e0:	68fb      	ldr	r3, [r7, #12]
 80152e2:	8b1a      	ldrh	r2, [r3, #24]
 80152e4:	68fb      	ldr	r3, [r7, #12]
 80152e6:	7b5b      	ldrb	r3, [r3, #13]
 80152e8:	2001      	movs	r0, #1
 80152ea:	9000      	str	r0, [sp, #0]
 80152ec:	6878      	ldr	r0, [r7, #4]
 80152ee:	f001 fe90 	bl	8017012 <USBH_BulkSendData>
 80152f2:	e00b      	b.n	801530c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80152f4:	68fb      	ldr	r3, [r7, #12]
 80152f6:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80152fc:	b29a      	uxth	r2, r3
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	7b5b      	ldrb	r3, [r3, #13]
 8015302:	2001      	movs	r0, #1
 8015304:	9000      	str	r0, [sp, #0]
 8015306:	6878      	ldr	r0, [r7, #4]
 8015308:	f001 fe83 	bl	8017012 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 801530c:	68fb      	ldr	r3, [r7, #12]
 801530e:	2202      	movs	r2, #2
 8015310:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8015314:	e057      	b.n	80153c6 <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8015316:	68fb      	ldr	r3, [r7, #12]
 8015318:	7b5b      	ldrb	r3, [r3, #13]
 801531a:	4619      	mov	r1, r3
 801531c:	6878      	ldr	r0, [r7, #4]
 801531e:	f007 ffe1 	bl	801d2e4 <USBH_LL_GetURBState>
 8015322:	4603      	mov	r3, r0
 8015324:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8015326:	7afb      	ldrb	r3, [r7, #11]
 8015328:	2b01      	cmp	r3, #1
 801532a:	d136      	bne.n	801539a <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 801532c:	68fb      	ldr	r3, [r7, #12]
 801532e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015330:	68fa      	ldr	r2, [r7, #12]
 8015332:	8b12      	ldrh	r2, [r2, #24]
 8015334:	4293      	cmp	r3, r2
 8015336:	d90e      	bls.n	8015356 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8015338:	68fb      	ldr	r3, [r7, #12]
 801533a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801533c:	68fa      	ldr	r2, [r7, #12]
 801533e:	8b12      	ldrh	r2, [r2, #24]
 8015340:	1a9a      	subs	r2, r3, r2
 8015342:	68fb      	ldr	r3, [r7, #12]
 8015344:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8015346:	68fb      	ldr	r3, [r7, #12]
 8015348:	69db      	ldr	r3, [r3, #28]
 801534a:	68fa      	ldr	r2, [r7, #12]
 801534c:	8b12      	ldrh	r2, [r2, #24]
 801534e:	441a      	add	r2, r3
 8015350:	68fb      	ldr	r3, [r7, #12]
 8015352:	61da      	str	r2, [r3, #28]
 8015354:	e002      	b.n	801535c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8015356:	68fb      	ldr	r3, [r7, #12]
 8015358:	2200      	movs	r2, #0
 801535a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 801535c:	68fb      	ldr	r3, [r7, #12]
 801535e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015360:	2b00      	cmp	r3, #0
 8015362:	d004      	beq.n	801536e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8015364:	68fb      	ldr	r3, [r7, #12]
 8015366:	2201      	movs	r2, #1
 8015368:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 801536c:	e006      	b.n	801537c <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	2200      	movs	r2, #0
 8015372:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8015376:	6878      	ldr	r0, [r7, #4]
 8015378:	f000 f892 	bl	80154a0 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	2204      	movs	r2, #4
 8015380:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015390:	2200      	movs	r2, #0
 8015392:	4619      	mov	r1, r3
 8015394:	f004 ff2e 	bl	801a1f4 <osMessagePut>
      break;
 8015398:	e014      	b.n	80153c4 <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 801539a:	7afb      	ldrb	r3, [r7, #11]
 801539c:	2b02      	cmp	r3, #2
 801539e:	d111      	bne.n	80153c4 <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80153a0:	68fb      	ldr	r3, [r7, #12]
 80153a2:	2201      	movs	r2, #1
 80153a4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	2204      	movs	r2, #4
 80153ac:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80153b6:	687b      	ldr	r3, [r7, #4]
 80153b8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80153bc:	2200      	movs	r2, #0
 80153be:	4619      	mov	r1, r3
 80153c0:	f004 ff18 	bl	801a1f4 <osMessagePut>
      break;
 80153c4:	bf00      	nop
  }
}
 80153c6:	bf00      	nop
 80153c8:	3710      	adds	r7, #16
 80153ca:	46bd      	mov	sp, r7
 80153cc:	bd80      	pop	{r7, pc}

080153ce <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80153ce:	b580      	push	{r7, lr}
 80153d0:	b086      	sub	sp, #24
 80153d2:	af00      	add	r7, sp, #0
 80153d4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80153dc:	69db      	ldr	r3, [r3, #28]
 80153de:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80153e0:	2300      	movs	r3, #0
 80153e2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80153e4:	697b      	ldr	r3, [r7, #20]
 80153e6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 80153ea:	2b03      	cmp	r3, #3
 80153ec:	d002      	beq.n	80153f4 <CDC_ProcessReception+0x26>
 80153ee:	2b04      	cmp	r3, #4
 80153f0:	d00e      	beq.n	8015410 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80153f2:	e051      	b.n	8015498 <CDC_ProcessReception+0xca>
      (void)USBH_BulkReceiveData(phost,
 80153f4:	697b      	ldr	r3, [r7, #20]
 80153f6:	6a19      	ldr	r1, [r3, #32]
 80153f8:	697b      	ldr	r3, [r7, #20]
 80153fa:	8b5a      	ldrh	r2, [r3, #26]
 80153fc:	697b      	ldr	r3, [r7, #20]
 80153fe:	7b1b      	ldrb	r3, [r3, #12]
 8015400:	6878      	ldr	r0, [r7, #4]
 8015402:	f001 fe2b 	bl	801705c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8015406:	697b      	ldr	r3, [r7, #20]
 8015408:	2204      	movs	r2, #4
 801540a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 801540e:	e043      	b.n	8015498 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8015410:	697b      	ldr	r3, [r7, #20]
 8015412:	7b1b      	ldrb	r3, [r3, #12]
 8015414:	4619      	mov	r1, r3
 8015416:	6878      	ldr	r0, [r7, #4]
 8015418:	f007 ff64 	bl	801d2e4 <USBH_LL_GetURBState>
 801541c:	4603      	mov	r3, r0
 801541e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8015420:	7cfb      	ldrb	r3, [r7, #19]
 8015422:	2b01      	cmp	r3, #1
 8015424:	d137      	bne.n	8015496 <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8015426:	697b      	ldr	r3, [r7, #20]
 8015428:	7b1b      	ldrb	r3, [r3, #12]
 801542a:	4619      	mov	r1, r3
 801542c:	6878      	ldr	r0, [r7, #4]
 801542e:	f007 fec7 	bl	801d1c0 <USBH_LL_GetLastXferSize>
 8015432:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8015434:	697b      	ldr	r3, [r7, #20]
 8015436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015438:	68fa      	ldr	r2, [r7, #12]
 801543a:	429a      	cmp	r2, r3
 801543c:	d016      	beq.n	801546c <CDC_ProcessReception+0x9e>
 801543e:	697b      	ldr	r3, [r7, #20]
 8015440:	8b5b      	ldrh	r3, [r3, #26]
 8015442:	461a      	mov	r2, r3
 8015444:	68fb      	ldr	r3, [r7, #12]
 8015446:	4293      	cmp	r3, r2
 8015448:	d910      	bls.n	801546c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 801544a:	697b      	ldr	r3, [r7, #20]
 801544c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801544e:	68fb      	ldr	r3, [r7, #12]
 8015450:	1ad2      	subs	r2, r2, r3
 8015452:	697b      	ldr	r3, [r7, #20]
 8015454:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8015456:	697b      	ldr	r3, [r7, #20]
 8015458:	6a1a      	ldr	r2, [r3, #32]
 801545a:	68fb      	ldr	r3, [r7, #12]
 801545c:	441a      	add	r2, r3
 801545e:	697b      	ldr	r3, [r7, #20]
 8015460:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8015462:	697b      	ldr	r3, [r7, #20]
 8015464:	2203      	movs	r2, #3
 8015466:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 801546a:	e006      	b.n	801547a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 801546c:	697b      	ldr	r3, [r7, #20]
 801546e:	2200      	movs	r2, #0
 8015470:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8015474:	6878      	ldr	r0, [r7, #4]
 8015476:	f000 f81d 	bl	80154b4 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 801547a:	687b      	ldr	r3, [r7, #4]
 801547c:	2204      	movs	r2, #4
 801547e:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 801548e:	2200      	movs	r2, #0
 8015490:	4619      	mov	r1, r3
 8015492:	f004 feaf 	bl	801a1f4 <osMessagePut>
      break;
 8015496:	bf00      	nop
  }
}
 8015498:	bf00      	nop
 801549a:	3718      	adds	r7, #24
 801549c:	46bd      	mov	sp, r7
 801549e:	bd80      	pop	{r7, pc}

080154a0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80154a0:	b480      	push	{r7}
 80154a2:	b083      	sub	sp, #12
 80154a4:	af00      	add	r7, sp, #0
 80154a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80154a8:	bf00      	nop
 80154aa:	370c      	adds	r7, #12
 80154ac:	46bd      	mov	sp, r7
 80154ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154b2:	4770      	bx	lr

080154b4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80154b4:	b480      	push	{r7}
 80154b6:	b083      	sub	sp, #12
 80154b8:	af00      	add	r7, sp, #0
 80154ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80154bc:	bf00      	nop
 80154be:	370c      	adds	r7, #12
 80154c0:	46bd      	mov	sp, r7
 80154c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154c6:	4770      	bx	lr

080154c8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80154c8:	b480      	push	{r7}
 80154ca:	b083      	sub	sp, #12
 80154cc:	af00      	add	r7, sp, #0
 80154ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80154d0:	bf00      	nop
 80154d2:	370c      	adds	r7, #12
 80154d4:	46bd      	mov	sp, r7
 80154d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154da:	4770      	bx	lr

080154dc <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80154dc:	b5b0      	push	{r4, r5, r7, lr}
 80154de:	b090      	sub	sp, #64	@ 0x40
 80154e0:	af00      	add	r7, sp, #0
 80154e2:	60f8      	str	r0, [r7, #12]
 80154e4:	60b9      	str	r1, [r7, #8]
 80154e6:	4613      	mov	r3, r2
 80154e8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80154ea:	68fb      	ldr	r3, [r7, #12]
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d101      	bne.n	80154f4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80154f0:	2302      	movs	r3, #2
 80154f2:	e04d      	b.n	8015590 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	79fa      	ldrb	r2, [r7, #7]
 80154f8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80154fc:	68fb      	ldr	r3, [r7, #12]
 80154fe:	2200      	movs	r2, #0
 8015500:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8015504:	68fb      	ldr	r3, [r7, #12]
 8015506:	2200      	movs	r2, #0
 8015508:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 801550c:	68f8      	ldr	r0, [r7, #12]
 801550e:	f000 f847 	bl	80155a0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	2200      	movs	r2, #0
 8015516:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 801551a:	68fb      	ldr	r3, [r7, #12]
 801551c:	2200      	movs	r2, #0
 801551e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8015522:	68fb      	ldr	r3, [r7, #12]
 8015524:	2200      	movs	r2, #0
 8015526:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 801552a:	68fb      	ldr	r3, [r7, #12]
 801552c:	2200      	movs	r2, #0
 801552e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8015532:	68bb      	ldr	r3, [r7, #8]
 8015534:	2b00      	cmp	r3, #0
 8015536:	d003      	beq.n	8015540 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8015538:	68fb      	ldr	r3, [r7, #12]
 801553a:	68ba      	ldr	r2, [r7, #8]
 801553c:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 8015540:	4b15      	ldr	r3, [pc, #84]	@ (8015598 <USBH_Init+0xbc>)
 8015542:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8015546:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015548:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 801554c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8015550:	2100      	movs	r1, #0
 8015552:	4618      	mov	r0, r3
 8015554:	f004 fe25 	bl	801a1a2 <osMessageCreate>
 8015558:	4602      	mov	r2, r0
 801555a:	68fb      	ldr	r3, [r7, #12]
 801555c:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 8015560:	4b0e      	ldr	r3, [pc, #56]	@ (801559c <USBH_Init+0xc0>)
 8015562:	f107 0414 	add.w	r4, r7, #20
 8015566:	461d      	mov	r5, r3
 8015568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801556a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801556c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8015570:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 8015574:	f107 0314 	add.w	r3, r7, #20
 8015578:	68f9      	ldr	r1, [r7, #12]
 801557a:	4618      	mov	r0, r3
 801557c:	f004 fcda 	bl	8019f34 <osThreadCreate>
 8015580:	4602      	mov	r2, r0
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8015588:	68f8      	ldr	r0, [r7, #12]
 801558a:	f007 fd65 	bl	801d058 <USBH_LL_Init>

  return USBH_OK;
 801558e:	2300      	movs	r3, #0
}
 8015590:	4618      	mov	r0, r3
 8015592:	3740      	adds	r7, #64	@ 0x40
 8015594:	46bd      	mov	sp, r7
 8015596:	bdb0      	pop	{r4, r5, r7, pc}
 8015598:	080232a8 	.word	0x080232a8
 801559c:	080232c4 	.word	0x080232c4

080155a0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80155a0:	b580      	push	{r7, lr}
 80155a2:	b084      	sub	sp, #16
 80155a4:	af00      	add	r7, sp, #0
 80155a6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80155a8:	2300      	movs	r3, #0
 80155aa:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80155ac:	2300      	movs	r3, #0
 80155ae:	60fb      	str	r3, [r7, #12]
 80155b0:	e009      	b.n	80155c6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80155b2:	687a      	ldr	r2, [r7, #4]
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	33e0      	adds	r3, #224	@ 0xe0
 80155b8:	009b      	lsls	r3, r3, #2
 80155ba:	4413      	add	r3, r2
 80155bc:	2200      	movs	r2, #0
 80155be:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	3301      	adds	r3, #1
 80155c4:	60fb      	str	r3, [r7, #12]
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	2b0f      	cmp	r3, #15
 80155ca:	d9f2      	bls.n	80155b2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80155cc:	2300      	movs	r3, #0
 80155ce:	60fb      	str	r3, [r7, #12]
 80155d0:	e009      	b.n	80155e6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80155d2:	687a      	ldr	r2, [r7, #4]
 80155d4:	68fb      	ldr	r3, [r7, #12]
 80155d6:	4413      	add	r3, r2
 80155d8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80155dc:	2200      	movs	r2, #0
 80155de:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	3301      	adds	r3, #1
 80155e4:	60fb      	str	r3, [r7, #12]
 80155e6:	68fb      	ldr	r3, [r7, #12]
 80155e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80155ec:	d3f1      	bcc.n	80155d2 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80155ee:	687b      	ldr	r3, [r7, #4]
 80155f0:	2200      	movs	r2, #0
 80155f2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80155f4:	687b      	ldr	r3, [r7, #4]
 80155f6:	2200      	movs	r2, #0
 80155f8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	2201      	movs	r2, #1
 80155fe:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8015600:	687b      	ldr	r3, [r7, #4]
 8015602:	2200      	movs	r2, #0
 8015604:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	2201      	movs	r2, #1
 801560c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	2240      	movs	r2, #64	@ 0x40
 8015612:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	2200      	movs	r2, #0
 8015618:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 801561a:	687b      	ldr	r3, [r7, #4]
 801561c:	2200      	movs	r2, #0
 801561e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	2201      	movs	r2, #1
 8015626:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 801562a:	687b      	ldr	r3, [r7, #4]
 801562c:	2200      	movs	r2, #0
 801562e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8015632:	687b      	ldr	r3, [r7, #4]
 8015634:	2200      	movs	r2, #0
 8015636:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	331c      	adds	r3, #28
 801563e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8015642:	2100      	movs	r1, #0
 8015644:	4618      	mov	r0, r3
 8015646:	f00b f971 	bl	802092c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8015650:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015654:	2100      	movs	r1, #0
 8015656:	4618      	mov	r0, r3
 8015658:	f00b f968 	bl	802092c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8015662:	2212      	movs	r2, #18
 8015664:	2100      	movs	r1, #0
 8015666:	4618      	mov	r0, r3
 8015668:	f00b f960 	bl	802092c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 801566c:	687b      	ldr	r3, [r7, #4]
 801566e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8015672:	223e      	movs	r2, #62	@ 0x3e
 8015674:	2100      	movs	r1, #0
 8015676:	4618      	mov	r0, r3
 8015678:	f00b f958 	bl	802092c <memset>

  return USBH_OK;
 801567c:	2300      	movs	r3, #0
}
 801567e:	4618      	mov	r0, r3
 8015680:	3710      	adds	r7, #16
 8015682:	46bd      	mov	sp, r7
 8015684:	bd80      	pop	{r7, pc}

08015686 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8015686:	b480      	push	{r7}
 8015688:	b085      	sub	sp, #20
 801568a:	af00      	add	r7, sp, #0
 801568c:	6078      	str	r0, [r7, #4]
 801568e:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8015690:	2300      	movs	r3, #0
 8015692:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8015694:	683b      	ldr	r3, [r7, #0]
 8015696:	2b00      	cmp	r3, #0
 8015698:	d016      	beq.n	80156c8 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 801569a:	687b      	ldr	r3, [r7, #4]
 801569c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80156a0:	2b00      	cmp	r3, #0
 80156a2:	d10e      	bne.n	80156c2 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80156a4:	687b      	ldr	r3, [r7, #4]
 80156a6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80156aa:	1c59      	adds	r1, r3, #1
 80156ac:	687a      	ldr	r2, [r7, #4]
 80156ae:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80156b2:	687a      	ldr	r2, [r7, #4]
 80156b4:	33de      	adds	r3, #222	@ 0xde
 80156b6:	6839      	ldr	r1, [r7, #0]
 80156b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80156bc:	2300      	movs	r3, #0
 80156be:	73fb      	strb	r3, [r7, #15]
 80156c0:	e004      	b.n	80156cc <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80156c2:	2302      	movs	r3, #2
 80156c4:	73fb      	strb	r3, [r7, #15]
 80156c6:	e001      	b.n	80156cc <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80156c8:	2302      	movs	r3, #2
 80156ca:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80156cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80156ce:	4618      	mov	r0, r3
 80156d0:	3714      	adds	r7, #20
 80156d2:	46bd      	mov	sp, r7
 80156d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156d8:	4770      	bx	lr

080156da <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80156da:	b480      	push	{r7}
 80156dc:	b085      	sub	sp, #20
 80156de:	af00      	add	r7, sp, #0
 80156e0:	6078      	str	r0, [r7, #4]
 80156e2:	460b      	mov	r3, r1
 80156e4:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80156e6:	2300      	movs	r3, #0
 80156e8:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80156f0:	78fa      	ldrb	r2, [r7, #3]
 80156f2:	429a      	cmp	r2, r3
 80156f4:	d204      	bcs.n	8015700 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80156f6:	687b      	ldr	r3, [r7, #4]
 80156f8:	78fa      	ldrb	r2, [r7, #3]
 80156fa:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80156fe:	e001      	b.n	8015704 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8015700:	2302      	movs	r3, #2
 8015702:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8015704:	7bfb      	ldrb	r3, [r7, #15]
}
 8015706:	4618      	mov	r0, r3
 8015708:	3714      	adds	r7, #20
 801570a:	46bd      	mov	sp, r7
 801570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015710:	4770      	bx	lr

08015712 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8015712:	b480      	push	{r7}
 8015714:	b087      	sub	sp, #28
 8015716:	af00      	add	r7, sp, #0
 8015718:	6078      	str	r0, [r7, #4]
 801571a:	4608      	mov	r0, r1
 801571c:	4611      	mov	r1, r2
 801571e:	461a      	mov	r2, r3
 8015720:	4603      	mov	r3, r0
 8015722:	70fb      	strb	r3, [r7, #3]
 8015724:	460b      	mov	r3, r1
 8015726:	70bb      	strb	r3, [r7, #2]
 8015728:	4613      	mov	r3, r2
 801572a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 801572c:	2300      	movs	r3, #0
 801572e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8015730:	2300      	movs	r3, #0
 8015732:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 801573a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 801573c:	e025      	b.n	801578a <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 801573e:	7dfb      	ldrb	r3, [r7, #23]
 8015740:	221a      	movs	r2, #26
 8015742:	fb02 f303 	mul.w	r3, r2, r3
 8015746:	3308      	adds	r3, #8
 8015748:	68fa      	ldr	r2, [r7, #12]
 801574a:	4413      	add	r3, r2
 801574c:	3302      	adds	r3, #2
 801574e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8015750:	693b      	ldr	r3, [r7, #16]
 8015752:	795b      	ldrb	r3, [r3, #5]
 8015754:	78fa      	ldrb	r2, [r7, #3]
 8015756:	429a      	cmp	r2, r3
 8015758:	d002      	beq.n	8015760 <USBH_FindInterface+0x4e>
 801575a:	78fb      	ldrb	r3, [r7, #3]
 801575c:	2bff      	cmp	r3, #255	@ 0xff
 801575e:	d111      	bne.n	8015784 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8015760:	693b      	ldr	r3, [r7, #16]
 8015762:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8015764:	78ba      	ldrb	r2, [r7, #2]
 8015766:	429a      	cmp	r2, r3
 8015768:	d002      	beq.n	8015770 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801576a:	78bb      	ldrb	r3, [r7, #2]
 801576c:	2bff      	cmp	r3, #255	@ 0xff
 801576e:	d109      	bne.n	8015784 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8015770:	693b      	ldr	r3, [r7, #16]
 8015772:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8015774:	787a      	ldrb	r2, [r7, #1]
 8015776:	429a      	cmp	r2, r3
 8015778:	d002      	beq.n	8015780 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 801577a:	787b      	ldrb	r3, [r7, #1]
 801577c:	2bff      	cmp	r3, #255	@ 0xff
 801577e:	d101      	bne.n	8015784 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8015780:	7dfb      	ldrb	r3, [r7, #23]
 8015782:	e006      	b.n	8015792 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8015784:	7dfb      	ldrb	r3, [r7, #23]
 8015786:	3301      	adds	r3, #1
 8015788:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 801578a:	7dfb      	ldrb	r3, [r7, #23]
 801578c:	2b01      	cmp	r3, #1
 801578e:	d9d6      	bls.n	801573e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8015790:	23ff      	movs	r3, #255	@ 0xff
}
 8015792:	4618      	mov	r0, r3
 8015794:	371c      	adds	r7, #28
 8015796:	46bd      	mov	sp, r7
 8015798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801579c:	4770      	bx	lr

0801579e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 801579e:	b580      	push	{r7, lr}
 80157a0:	b082      	sub	sp, #8
 80157a2:	af00      	add	r7, sp, #0
 80157a4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80157a6:	6878      	ldr	r0, [r7, #4]
 80157a8:	f007 fc92 	bl	801d0d0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80157ac:	2101      	movs	r1, #1
 80157ae:	6878      	ldr	r0, [r7, #4]
 80157b0:	f007 fdab 	bl	801d30a <USBH_LL_DriverVBUS>

  return USBH_OK;
 80157b4:	2300      	movs	r3, #0
}
 80157b6:	4618      	mov	r0, r3
 80157b8:	3708      	adds	r7, #8
 80157ba:	46bd      	mov	sp, r7
 80157bc:	bd80      	pop	{r7, pc}
	...

080157c0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 80157c0:	b580      	push	{r7, lr}
 80157c2:	b088      	sub	sp, #32
 80157c4:	af04      	add	r7, sp, #16
 80157c6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80157c8:	2302      	movs	r3, #2
 80157ca:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80157cc:	2300      	movs	r3, #0
 80157ce:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 80157d6:	b2db      	uxtb	r3, r3
 80157d8:	2b01      	cmp	r3, #1
 80157da:	d102      	bne.n	80157e2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	2203      	movs	r2, #3
 80157e0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	781b      	ldrb	r3, [r3, #0]
 80157e6:	b2db      	uxtb	r3, r3
 80157e8:	2b0b      	cmp	r3, #11
 80157ea:	f200 8244 	bhi.w	8015c76 <USBH_Process+0x4b6>
 80157ee:	a201      	add	r2, pc, #4	@ (adr r2, 80157f4 <USBH_Process+0x34>)
 80157f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80157f4:	08015825 	.word	0x08015825
 80157f8:	08015873 	.word	0x08015873
 80157fc:	080158f7 	.word	0x080158f7
 8015800:	08015bf5 	.word	0x08015bf5
 8015804:	08015c77 	.word	0x08015c77
 8015808:	080159b3 	.word	0x080159b3
 801580c:	08015b7f 	.word	0x08015b7f
 8015810:	08015a05 	.word	0x08015a05
 8015814:	08015a41 	.word	0x08015a41
 8015818:	08015a79 	.word	0x08015a79
 801581c:	08015ad7 	.word	0x08015ad7
 8015820:	08015bdd 	.word	0x08015bdd
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8015824:	687b      	ldr	r3, [r7, #4]
 8015826:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 801582a:	b2db      	uxtb	r3, r3
 801582c:	2b00      	cmp	r3, #0
 801582e:	f000 8224 	beq.w	8015c7a <USBH_Process+0x4ba>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	2201      	movs	r2, #1
 8015836:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8015838:	20c8      	movs	r0, #200	@ 0xc8
 801583a:	f007 fdad 	bl	801d398 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 801583e:	6878      	ldr	r0, [r7, #4]
 8015840:	f007 fca3 	bl	801d18a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8015844:	687b      	ldr	r3, [r7, #4]
 8015846:	2200      	movs	r2, #0
 8015848:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 801584c:	687b      	ldr	r3, [r7, #4]
 801584e:	2200      	movs	r2, #0
 8015850:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	2201      	movs	r2, #1
 8015858:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801585c:	687b      	ldr	r3, [r7, #4]
 801585e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015868:	2200      	movs	r2, #0
 801586a:	4619      	mov	r1, r3
 801586c:	f004 fcc2 	bl	801a1f4 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8015870:	e203      	b.n	8015c7a <USBH_Process+0x4ba>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8015878:	2b01      	cmp	r3, #1
 801587a:	d107      	bne.n	801588c <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	2200      	movs	r2, #0
 8015880:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	2202      	movs	r2, #2
 8015888:	701a      	strb	r2, [r3, #0]
 801588a:	e025      	b.n	80158d8 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8015892:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015896:	d914      	bls.n	80158c2 <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 801589e:	3301      	adds	r3, #1
 80158a0:	b2da      	uxtb	r2, r3
 80158a2:	687b      	ldr	r3, [r7, #4]
 80158a4:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80158ae:	2b03      	cmp	r3, #3
 80158b0:	d903      	bls.n	80158ba <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 80158b2:	687b      	ldr	r3, [r7, #4]
 80158b4:	220d      	movs	r2, #13
 80158b6:	701a      	strb	r2, [r3, #0]
 80158b8:	e00e      	b.n	80158d8 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	2200      	movs	r2, #0
 80158be:	701a      	strb	r2, [r3, #0]
 80158c0:	e00a      	b.n	80158d8 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80158c8:	f103 020a 	add.w	r2, r3, #10
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80158d2:	200a      	movs	r0, #10
 80158d4:	f007 fd60 	bl	801d398 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	2201      	movs	r2, #1
 80158dc:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80158ec:	2200      	movs	r2, #0
 80158ee:	4619      	mov	r1, r3
 80158f0:	f004 fc80 	bl	801a1f4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80158f4:	e1c8      	b.n	8015c88 <USBH_Process+0x4c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80158f6:	687b      	ldr	r3, [r7, #4]
 80158f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80158fc:	2b00      	cmp	r3, #0
 80158fe:	d005      	beq.n	801590c <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015906:	2104      	movs	r1, #4
 8015908:	6878      	ldr	r0, [r7, #4]
 801590a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 801590c:	2064      	movs	r0, #100	@ 0x64
 801590e:	f007 fd43 	bl	801d398 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8015912:	6878      	ldr	r0, [r7, #4]
 8015914:	f007 fc12 	bl	801d13c <USBH_LL_GetSpeed>
 8015918:	4603      	mov	r3, r0
 801591a:	461a      	mov	r2, r3
 801591c:	687b      	ldr	r3, [r7, #4]
 801591e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 8015922:	687b      	ldr	r3, [r7, #4]
 8015924:	2205      	movs	r2, #5
 8015926:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8015928:	2100      	movs	r1, #0
 801592a:	6878      	ldr	r0, [r7, #4]
 801592c:	f001 fbe3 	bl	80170f6 <USBH_AllocPipe>
 8015930:	4603      	mov	r3, r0
 8015932:	461a      	mov	r2, r3
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8015938:	2180      	movs	r1, #128	@ 0x80
 801593a:	6878      	ldr	r0, [r7, #4]
 801593c:	f001 fbdb 	bl	80170f6 <USBH_AllocPipe>
 8015940:	4603      	mov	r3, r0
 8015942:	461a      	mov	r2, r3
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	7919      	ldrb	r1, [r3, #4]
 801594c:	687b      	ldr	r3, [r7, #4]
 801594e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8015958:	687a      	ldr	r2, [r7, #4]
 801595a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 801595c:	9202      	str	r2, [sp, #8]
 801595e:	2200      	movs	r2, #0
 8015960:	9201      	str	r2, [sp, #4]
 8015962:	9300      	str	r3, [sp, #0]
 8015964:	4603      	mov	r3, r0
 8015966:	2280      	movs	r2, #128	@ 0x80
 8015968:	6878      	ldr	r0, [r7, #4]
 801596a:	f001 fb95 	bl	8017098 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	7959      	ldrb	r1, [r3, #5]
 8015972:	687b      	ldr	r3, [r7, #4]
 8015974:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 801597e:	687a      	ldr	r2, [r7, #4]
 8015980:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8015982:	9202      	str	r2, [sp, #8]
 8015984:	2200      	movs	r2, #0
 8015986:	9201      	str	r2, [sp, #4]
 8015988:	9300      	str	r3, [sp, #0]
 801598a:	4603      	mov	r3, r0
 801598c:	2200      	movs	r2, #0
 801598e:	6878      	ldr	r0, [r7, #4]
 8015990:	f001 fb82 	bl	8017098 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8015994:	687b      	ldr	r3, [r7, #4]
 8015996:	2201      	movs	r2, #1
 8015998:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80159a8:	2200      	movs	r2, #0
 80159aa:	4619      	mov	r1, r3
 80159ac:	f004 fc22 	bl	801a1f4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80159b0:	e16a      	b.n	8015c88 <USBH_Process+0x4c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80159b2:	6878      	ldr	r0, [r7, #4]
 80159b4:	f000 f96e 	bl	8015c94 <USBH_HandleEnum>
 80159b8:	4603      	mov	r3, r0
 80159ba:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80159bc:	7bbb      	ldrb	r3, [r7, #14]
 80159be:	b2db      	uxtb	r3, r3
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	f040 815c 	bne.w	8015c7e <USBH_Process+0x4be>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	2200      	movs	r2, #0
 80159ca:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80159d4:	2b01      	cmp	r3, #1
 80159d6:	d103      	bne.n	80159e0 <USBH_Process+0x220>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	2208      	movs	r2, #8
 80159dc:	701a      	strb	r2, [r3, #0]
 80159de:	e002      	b.n	80159e6 <USBH_Process+0x226>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	2207      	movs	r2, #7
 80159e4:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	2205      	movs	r2, #5
 80159ea:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80159f4:	687b      	ldr	r3, [r7, #4]
 80159f6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80159fa:	2200      	movs	r2, #0
 80159fc:	4619      	mov	r1, r3
 80159fe:	f004 fbf9 	bl	801a1f4 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8015a02:	e13c      	b.n	8015c7e <USBH_Process+0x4be>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	f000 8139 	beq.w	8015c82 <USBH_Process+0x4c2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015a16:	2101      	movs	r1, #1
 8015a18:	6878      	ldr	r0, [r7, #4]
 8015a1a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	2208      	movs	r2, #8
 8015a20:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	2205      	movs	r2, #5
 8015a26:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015a36:	2200      	movs	r2, #0
 8015a38:	4619      	mov	r1, r3
 8015a3a:	f004 fbdb 	bl	801a1f4 <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8015a3e:	e120      	b.n	8015c82 <USBH_Process+0x4c2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8015a46:	4619      	mov	r1, r3
 8015a48:	6878      	ldr	r0, [r7, #4]
 8015a4a:	f000 fcfd 	bl	8016448 <USBH_SetCfg>
 8015a4e:	4603      	mov	r3, r0
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d102      	bne.n	8015a5a <USBH_Process+0x29a>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	2209      	movs	r2, #9
 8015a58:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	2201      	movs	r2, #1
 8015a5e:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015a6e:	2200      	movs	r2, #0
 8015a70:	4619      	mov	r1, r3
 8015a72:	f004 fbbf 	bl	801a1f4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8015a76:	e107      	b.n	8015c88 <USBH_Process+0x4c8>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8015a7e:	f003 0320 	and.w	r3, r3, #32
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d015      	beq.n	8015ab2 <USBH_Process+0x2f2>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8015a86:	2101      	movs	r1, #1
 8015a88:	6878      	ldr	r0, [r7, #4]
 8015a8a:	f000 fd00 	bl	801648e <USBH_SetFeature>
 8015a8e:	4603      	mov	r3, r0
 8015a90:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8015a92:	7bbb      	ldrb	r3, [r7, #14]
 8015a94:	b2db      	uxtb	r3, r3
 8015a96:	2b00      	cmp	r3, #0
 8015a98:	d103      	bne.n	8015aa2 <USBH_Process+0x2e2>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	220a      	movs	r2, #10
 8015a9e:	701a      	strb	r2, [r3, #0]
 8015aa0:	e00a      	b.n	8015ab8 <USBH_Process+0x2f8>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8015aa2:	7bbb      	ldrb	r3, [r7, #14]
 8015aa4:	b2db      	uxtb	r3, r3
 8015aa6:	2b03      	cmp	r3, #3
 8015aa8:	d106      	bne.n	8015ab8 <USBH_Process+0x2f8>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	220a      	movs	r2, #10
 8015aae:	701a      	strb	r2, [r3, #0]
 8015ab0:	e002      	b.n	8015ab8 <USBH_Process+0x2f8>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8015ab2:	687b      	ldr	r3, [r7, #4]
 8015ab4:	220a      	movs	r2, #10
 8015ab6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	2201      	movs	r2, #1
 8015abc:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015acc:	2200      	movs	r2, #0
 8015ace:	4619      	mov	r1, r3
 8015ad0:	f004 fb90 	bl	801a1f4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8015ad4:	e0d8      	b.n	8015c88 <USBH_Process+0x4c8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8015adc:	2b00      	cmp	r3, #0
 8015ade:	d03f      	beq.n	8015b60 <USBH_Process+0x3a0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8015ae0:	687b      	ldr	r3, [r7, #4]
 8015ae2:	2200      	movs	r2, #0
 8015ae4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8015ae8:	2300      	movs	r3, #0
 8015aea:	73fb      	strb	r3, [r7, #15]
 8015aec:	e016      	b.n	8015b1c <USBH_Process+0x35c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8015aee:	7bfa      	ldrb	r2, [r7, #15]
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	32de      	adds	r2, #222	@ 0xde
 8015af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015af8:	791a      	ldrb	r2, [r3, #4]
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8015b00:	429a      	cmp	r2, r3
 8015b02:	d108      	bne.n	8015b16 <USBH_Process+0x356>
          {
            phost->pActiveClass = phost->pClass[idx];
 8015b04:	7bfa      	ldrb	r2, [r7, #15]
 8015b06:	687b      	ldr	r3, [r7, #4]
 8015b08:	32de      	adds	r2, #222	@ 0xde
 8015b0a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015b0e:	687b      	ldr	r3, [r7, #4]
 8015b10:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8015b14:	e005      	b.n	8015b22 <USBH_Process+0x362>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8015b16:	7bfb      	ldrb	r3, [r7, #15]
 8015b18:	3301      	adds	r3, #1
 8015b1a:	73fb      	strb	r3, [r7, #15]
 8015b1c:	7bfb      	ldrb	r3, [r7, #15]
 8015b1e:	2b00      	cmp	r3, #0
 8015b20:	d0e5      	beq.n	8015aee <USBH_Process+0x32e>
          }
        }

        if (phost->pActiveClass != NULL)
 8015b22:	687b      	ldr	r3, [r7, #4]
 8015b24:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d016      	beq.n	8015b5a <USBH_Process+0x39a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015b32:	689b      	ldr	r3, [r3, #8]
 8015b34:	6878      	ldr	r0, [r7, #4]
 8015b36:	4798      	blx	r3
 8015b38:	4603      	mov	r3, r0
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d109      	bne.n	8015b52 <USBH_Process+0x392>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	2206      	movs	r2, #6
 8015b42:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015b4a:	2103      	movs	r1, #3
 8015b4c:	6878      	ldr	r0, [r7, #4]
 8015b4e:	4798      	blx	r3
 8015b50:	e006      	b.n	8015b60 <USBH_Process+0x3a0>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	220d      	movs	r2, #13
 8015b56:	701a      	strb	r2, [r3, #0]
 8015b58:	e002      	b.n	8015b60 <USBH_Process+0x3a0>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	220d      	movs	r2, #13
 8015b5e:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	2205      	movs	r2, #5
 8015b64:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015b74:	2200      	movs	r2, #0
 8015b76:	4619      	mov	r1, r3
 8015b78:	f004 fb3c 	bl	801a1f4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8015b7c:	e084      	b.n	8015c88 <USBH_Process+0x4c8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d017      	beq.n	8015bb8 <USBH_Process+0x3f8>
      {
        status = phost->pActiveClass->Requests(phost);
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015b8e:	691b      	ldr	r3, [r3, #16]
 8015b90:	6878      	ldr	r0, [r7, #4]
 8015b92:	4798      	blx	r3
 8015b94:	4603      	mov	r3, r0
 8015b96:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8015b98:	7bbb      	ldrb	r3, [r7, #14]
 8015b9a:	b2db      	uxtb	r3, r3
 8015b9c:	2b00      	cmp	r3, #0
 8015b9e:	d103      	bne.n	8015ba8 <USBH_Process+0x3e8>
        {
          phost->gState = HOST_CLASS;
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	220b      	movs	r2, #11
 8015ba4:	701a      	strb	r2, [r3, #0]
 8015ba6:	e00a      	b.n	8015bbe <USBH_Process+0x3fe>
        }
        else if (status == USBH_FAIL)
 8015ba8:	7bbb      	ldrb	r3, [r7, #14]
 8015baa:	b2db      	uxtb	r3, r3
 8015bac:	2b02      	cmp	r3, #2
 8015bae:	d106      	bne.n	8015bbe <USBH_Process+0x3fe>
        {
          phost->gState = HOST_ABORT_STATE;
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	220d      	movs	r2, #13
 8015bb4:	701a      	strb	r2, [r3, #0]
 8015bb6:	e002      	b.n	8015bbe <USBH_Process+0x3fe>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	220d      	movs	r2, #13
 8015bbc:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8015bbe:	687b      	ldr	r3, [r7, #4]
 8015bc0:	2205      	movs	r2, #5
 8015bc2:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015bc6:	687b      	ldr	r3, [r7, #4]
 8015bc8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015bd2:	2200      	movs	r2, #0
 8015bd4:	4619      	mov	r1, r3
 8015bd6:	f004 fb0d 	bl	801a1f4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8015bda:	e055      	b.n	8015c88 <USBH_Process+0x4c8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d04f      	beq.n	8015c86 <USBH_Process+0x4c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015bec:	695b      	ldr	r3, [r3, #20]
 8015bee:	6878      	ldr	r0, [r7, #4]
 8015bf0:	4798      	blx	r3
      }
      break;
 8015bf2:	e048      	b.n	8015c86 <USBH_Process+0x4c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	2200      	movs	r2, #0
 8015bf8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8015bfc:	6878      	ldr	r0, [r7, #4]
 8015bfe:	f7ff fccf 	bl	80155a0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d009      	beq.n	8015c20 <USBH_Process+0x460>
      {
        phost->pActiveClass->DeInit(phost);
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8015c12:	68db      	ldr	r3, [r3, #12]
 8015c14:	6878      	ldr	r0, [r7, #4]
 8015c16:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	2200      	movs	r2, #0
 8015c1c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d005      	beq.n	8015c36 <USBH_Process+0x476>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8015c30:	2105      	movs	r1, #5
 8015c32:	6878      	ldr	r0, [r7, #4]
 8015c34:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8015c3c:	b2db      	uxtb	r3, r3
 8015c3e:	2b01      	cmp	r3, #1
 8015c40:	d107      	bne.n	8015c52 <USBH_Process+0x492>
      {
        phost->device.is_ReEnumerated = 0U;
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	2200      	movs	r2, #0
 8015c46:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8015c4a:	6878      	ldr	r0, [r7, #4]
 8015c4c:	f7ff fda7 	bl	801579e <USBH_Start>
 8015c50:	e002      	b.n	8015c58 <USBH_Process+0x498>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8015c52:	6878      	ldr	r0, [r7, #4]
 8015c54:	f007 fa3c 	bl	801d0d0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	2201      	movs	r2, #1
 8015c5c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015c66:	687b      	ldr	r3, [r7, #4]
 8015c68:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015c6c:	2200      	movs	r2, #0
 8015c6e:	4619      	mov	r1, r3
 8015c70:	f004 fac0 	bl	801a1f4 <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8015c74:	e008      	b.n	8015c88 <USBH_Process+0x4c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8015c76:	bf00      	nop
 8015c78:	e006      	b.n	8015c88 <USBH_Process+0x4c8>
      break;
 8015c7a:	bf00      	nop
 8015c7c:	e004      	b.n	8015c88 <USBH_Process+0x4c8>
      break;
 8015c7e:	bf00      	nop
 8015c80:	e002      	b.n	8015c88 <USBH_Process+0x4c8>
    break;
 8015c82:	bf00      	nop
 8015c84:	e000      	b.n	8015c88 <USBH_Process+0x4c8>
      break;
 8015c86:	bf00      	nop
  }
  return USBH_OK;
 8015c88:	2300      	movs	r3, #0
}
 8015c8a:	4618      	mov	r0, r3
 8015c8c:	3710      	adds	r7, #16
 8015c8e:	46bd      	mov	sp, r7
 8015c90:	bd80      	pop	{r7, pc}
 8015c92:	bf00      	nop

08015c94 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8015c94:	b580      	push	{r7, lr}
 8015c96:	b088      	sub	sp, #32
 8015c98:	af04      	add	r7, sp, #16
 8015c9a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8015c9c:	2301      	movs	r3, #1
 8015c9e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8015ca0:	2301      	movs	r3, #1
 8015ca2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	785b      	ldrb	r3, [r3, #1]
 8015ca8:	2b07      	cmp	r3, #7
 8015caa:	f200 8204 	bhi.w	80160b6 <USBH_HandleEnum+0x422>
 8015cae:	a201      	add	r2, pc, #4	@ (adr r2, 8015cb4 <USBH_HandleEnum+0x20>)
 8015cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015cb4:	08015cd5 	.word	0x08015cd5
 8015cb8:	08015d8f 	.word	0x08015d8f
 8015cbc:	08015df9 	.word	0x08015df9
 8015cc0:	08015e83 	.word	0x08015e83
 8015cc4:	08015eed 	.word	0x08015eed
 8015cc8:	08015f5d 	.word	0x08015f5d
 8015ccc:	08015ff9 	.word	0x08015ff9
 8015cd0:	08016077 	.word	0x08016077
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8015cd4:	2108      	movs	r1, #8
 8015cd6:	6878      	ldr	r0, [r7, #4]
 8015cd8:	f000 fae6 	bl	80162a8 <USBH_Get_DevDesc>
 8015cdc:	4603      	mov	r3, r0
 8015cde:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8015ce0:	7bbb      	ldrb	r3, [r7, #14]
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d12e      	bne.n	8015d44 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8015ce6:	687b      	ldr	r3, [r7, #4]
 8015ce8:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8015cf0:	687b      	ldr	r3, [r7, #4]
 8015cf2:	2201      	movs	r2, #1
 8015cf4:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	7919      	ldrb	r1, [r3, #4]
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8015d06:	687a      	ldr	r2, [r7, #4]
 8015d08:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8015d0a:	9202      	str	r2, [sp, #8]
 8015d0c:	2200      	movs	r2, #0
 8015d0e:	9201      	str	r2, [sp, #4]
 8015d10:	9300      	str	r3, [sp, #0]
 8015d12:	4603      	mov	r3, r0
 8015d14:	2280      	movs	r2, #128	@ 0x80
 8015d16:	6878      	ldr	r0, [r7, #4]
 8015d18:	f001 f9be 	bl	8017098 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	7959      	ldrb	r1, [r3, #5]
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8015d2c:	687a      	ldr	r2, [r7, #4]
 8015d2e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8015d30:	9202      	str	r2, [sp, #8]
 8015d32:	2200      	movs	r2, #0
 8015d34:	9201      	str	r2, [sp, #4]
 8015d36:	9300      	str	r3, [sp, #0]
 8015d38:	4603      	mov	r3, r0
 8015d3a:	2200      	movs	r2, #0
 8015d3c:	6878      	ldr	r0, [r7, #4]
 8015d3e:	f001 f9ab 	bl	8017098 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8015d42:	e1ba      	b.n	80160ba <USBH_HandleEnum+0x426>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8015d44:	7bbb      	ldrb	r3, [r7, #14]
 8015d46:	2b03      	cmp	r3, #3
 8015d48:	f040 81b7 	bne.w	80160ba <USBH_HandleEnum+0x426>
        phost->device.EnumCnt++;
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8015d52:	3301      	adds	r3, #1
 8015d54:	b2da      	uxtb	r2, r3
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8015d5c:	687b      	ldr	r3, [r7, #4]
 8015d5e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8015d62:	2b03      	cmp	r3, #3
 8015d64:	d903      	bls.n	8015d6e <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	220d      	movs	r2, #13
 8015d6a:	701a      	strb	r2, [r3, #0]
      break;
 8015d6c:	e1a5      	b.n	80160ba <USBH_HandleEnum+0x426>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	795b      	ldrb	r3, [r3, #5]
 8015d72:	4619      	mov	r1, r3
 8015d74:	6878      	ldr	r0, [r7, #4]
 8015d76:	f001 f9df 	bl	8017138 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	791b      	ldrb	r3, [r3, #4]
 8015d7e:	4619      	mov	r1, r3
 8015d80:	6878      	ldr	r0, [r7, #4]
 8015d82:	f001 f9d9 	bl	8017138 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	2200      	movs	r2, #0
 8015d8a:	701a      	strb	r2, [r3, #0]
      break;
 8015d8c:	e195      	b.n	80160ba <USBH_HandleEnum+0x426>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8015d8e:	2112      	movs	r1, #18
 8015d90:	6878      	ldr	r0, [r7, #4]
 8015d92:	f000 fa89 	bl	80162a8 <USBH_Get_DevDesc>
 8015d96:	4603      	mov	r3, r0
 8015d98:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8015d9a:	7bbb      	ldrb	r3, [r7, #14]
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d103      	bne.n	8015da8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	2202      	movs	r2, #2
 8015da4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8015da6:	e18a      	b.n	80160be <USBH_HandleEnum+0x42a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8015da8:	7bbb      	ldrb	r3, [r7, #14]
 8015daa:	2b03      	cmp	r3, #3
 8015dac:	f040 8187 	bne.w	80160be <USBH_HandleEnum+0x42a>
        phost->device.EnumCnt++;
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8015db6:	3301      	adds	r3, #1
 8015db8:	b2da      	uxtb	r2, r3
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8015dc0:	687b      	ldr	r3, [r7, #4]
 8015dc2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8015dc6:	2b03      	cmp	r3, #3
 8015dc8:	d903      	bls.n	8015dd2 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8015dca:	687b      	ldr	r3, [r7, #4]
 8015dcc:	220d      	movs	r2, #13
 8015dce:	701a      	strb	r2, [r3, #0]
      break;
 8015dd0:	e175      	b.n	80160be <USBH_HandleEnum+0x42a>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8015dd2:	687b      	ldr	r3, [r7, #4]
 8015dd4:	795b      	ldrb	r3, [r3, #5]
 8015dd6:	4619      	mov	r1, r3
 8015dd8:	6878      	ldr	r0, [r7, #4]
 8015dda:	f001 f9ad 	bl	8017138 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	791b      	ldrb	r3, [r3, #4]
 8015de2:	4619      	mov	r1, r3
 8015de4:	6878      	ldr	r0, [r7, #4]
 8015de6:	f001 f9a7 	bl	8017138 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8015dea:	687b      	ldr	r3, [r7, #4]
 8015dec:	2200      	movs	r2, #0
 8015dee:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8015df0:	687b      	ldr	r3, [r7, #4]
 8015df2:	2200      	movs	r2, #0
 8015df4:	701a      	strb	r2, [r3, #0]
      break;
 8015df6:	e162      	b.n	80160be <USBH_HandleEnum+0x42a>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8015df8:	2101      	movs	r1, #1
 8015dfa:	6878      	ldr	r0, [r7, #4]
 8015dfc:	f000 fb00 	bl	8016400 <USBH_SetAddress>
 8015e00:	4603      	mov	r3, r0
 8015e02:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8015e04:	7bbb      	ldrb	r3, [r7, #14]
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d130      	bne.n	8015e6c <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8015e0a:	2002      	movs	r0, #2
 8015e0c:	f007 fac4 	bl	801d398 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	2201      	movs	r2, #1
 8015e14:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	2203      	movs	r2, #3
 8015e1c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8015e1e:	687b      	ldr	r3, [r7, #4]
 8015e20:	7919      	ldrb	r1, [r3, #4]
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8015e2e:	687a      	ldr	r2, [r7, #4]
 8015e30:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8015e32:	9202      	str	r2, [sp, #8]
 8015e34:	2200      	movs	r2, #0
 8015e36:	9201      	str	r2, [sp, #4]
 8015e38:	9300      	str	r3, [sp, #0]
 8015e3a:	4603      	mov	r3, r0
 8015e3c:	2280      	movs	r2, #128	@ 0x80
 8015e3e:	6878      	ldr	r0, [r7, #4]
 8015e40:	f001 f92a 	bl	8017098 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	7959      	ldrb	r1, [r3, #5]
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8015e54:	687a      	ldr	r2, [r7, #4]
 8015e56:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8015e58:	9202      	str	r2, [sp, #8]
 8015e5a:	2200      	movs	r2, #0
 8015e5c:	9201      	str	r2, [sp, #4]
 8015e5e:	9300      	str	r3, [sp, #0]
 8015e60:	4603      	mov	r3, r0
 8015e62:	2200      	movs	r2, #0
 8015e64:	6878      	ldr	r0, [r7, #4]
 8015e66:	f001 f917 	bl	8017098 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8015e6a:	e12a      	b.n	80160c2 <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8015e6c:	7bbb      	ldrb	r3, [r7, #14]
 8015e6e:	2b03      	cmp	r3, #3
 8015e70:	f040 8127 	bne.w	80160c2 <USBH_HandleEnum+0x42e>
        phost->gState = HOST_ABORT_STATE;
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	220d      	movs	r2, #13
 8015e78:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	2200      	movs	r2, #0
 8015e7e:	705a      	strb	r2, [r3, #1]
      break;
 8015e80:	e11f      	b.n	80160c2 <USBH_HandleEnum+0x42e>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8015e82:	2109      	movs	r1, #9
 8015e84:	6878      	ldr	r0, [r7, #4]
 8015e86:	f000 fa37 	bl	80162f8 <USBH_Get_CfgDesc>
 8015e8a:	4603      	mov	r3, r0
 8015e8c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8015e8e:	7bbb      	ldrb	r3, [r7, #14]
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d103      	bne.n	8015e9c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	2204      	movs	r2, #4
 8015e98:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8015e9a:	e114      	b.n	80160c6 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8015e9c:	7bbb      	ldrb	r3, [r7, #14]
 8015e9e:	2b03      	cmp	r3, #3
 8015ea0:	f040 8111 	bne.w	80160c6 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8015ea4:	687b      	ldr	r3, [r7, #4]
 8015ea6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8015eaa:	3301      	adds	r3, #1
 8015eac:	b2da      	uxtb	r2, r3
 8015eae:	687b      	ldr	r3, [r7, #4]
 8015eb0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8015eb4:	687b      	ldr	r3, [r7, #4]
 8015eb6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8015eba:	2b03      	cmp	r3, #3
 8015ebc:	d903      	bls.n	8015ec6 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8015ebe:	687b      	ldr	r3, [r7, #4]
 8015ec0:	220d      	movs	r2, #13
 8015ec2:	701a      	strb	r2, [r3, #0]
      break;
 8015ec4:	e0ff      	b.n	80160c6 <USBH_HandleEnum+0x432>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	795b      	ldrb	r3, [r3, #5]
 8015eca:	4619      	mov	r1, r3
 8015ecc:	6878      	ldr	r0, [r7, #4]
 8015ece:	f001 f933 	bl	8017138 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8015ed2:	687b      	ldr	r3, [r7, #4]
 8015ed4:	791b      	ldrb	r3, [r3, #4]
 8015ed6:	4619      	mov	r1, r3
 8015ed8:	6878      	ldr	r0, [r7, #4]
 8015eda:	f001 f92d 	bl	8017138 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	2200      	movs	r2, #0
 8015ee2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	2200      	movs	r2, #0
 8015ee8:	701a      	strb	r2, [r3, #0]
      break;
 8015eea:	e0ec      	b.n	80160c6 <USBH_HandleEnum+0x432>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8015ef2:	4619      	mov	r1, r3
 8015ef4:	6878      	ldr	r0, [r7, #4]
 8015ef6:	f000 f9ff 	bl	80162f8 <USBH_Get_CfgDesc>
 8015efa:	4603      	mov	r3, r0
 8015efc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8015efe:	7bbb      	ldrb	r3, [r7, #14]
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d103      	bne.n	8015f0c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	2205      	movs	r2, #5
 8015f08:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8015f0a:	e0de      	b.n	80160ca <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8015f0c:	7bbb      	ldrb	r3, [r7, #14]
 8015f0e:	2b03      	cmp	r3, #3
 8015f10:	f040 80db 	bne.w	80160ca <USBH_HandleEnum+0x436>
        phost->device.EnumCnt++;
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8015f1a:	3301      	adds	r3, #1
 8015f1c:	b2da      	uxtb	r2, r3
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8015f2a:	2b03      	cmp	r3, #3
 8015f2c:	d903      	bls.n	8015f36 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	220d      	movs	r2, #13
 8015f32:	701a      	strb	r2, [r3, #0]
      break;
 8015f34:	e0c9      	b.n	80160ca <USBH_HandleEnum+0x436>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8015f36:	687b      	ldr	r3, [r7, #4]
 8015f38:	795b      	ldrb	r3, [r3, #5]
 8015f3a:	4619      	mov	r1, r3
 8015f3c:	6878      	ldr	r0, [r7, #4]
 8015f3e:	f001 f8fb 	bl	8017138 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	791b      	ldrb	r3, [r3, #4]
 8015f46:	4619      	mov	r1, r3
 8015f48:	6878      	ldr	r0, [r7, #4]
 8015f4a:	f001 f8f5 	bl	8017138 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	2200      	movs	r2, #0
 8015f52:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	2200      	movs	r2, #0
 8015f58:	701a      	strb	r2, [r3, #0]
      break;
 8015f5a:	e0b6      	b.n	80160ca <USBH_HandleEnum+0x436>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	d036      	beq.n	8015fd4 <USBH_HandleEnum+0x340>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8015f72:	23ff      	movs	r3, #255	@ 0xff
 8015f74:	6878      	ldr	r0, [r7, #4]
 8015f76:	f000 f9e3 	bl	8016340 <USBH_Get_StringDesc>
 8015f7a:	4603      	mov	r3, r0
 8015f7c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8015f7e:	7bbb      	ldrb	r3, [r7, #14]
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d111      	bne.n	8015fa8 <USBH_HandleEnum+0x314>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8015f84:	687b      	ldr	r3, [r7, #4]
 8015f86:	2206      	movs	r2, #6
 8015f88:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8015f8a:	687b      	ldr	r3, [r7, #4]
 8015f8c:	2205      	movs	r2, #5
 8015f8e:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015f9e:	2200      	movs	r2, #0
 8015fa0:	4619      	mov	r1, r3
 8015fa2:	f004 f927 	bl	801a1f4 <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8015fa6:	e092      	b.n	80160ce <USBH_HandleEnum+0x43a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8015fa8:	7bbb      	ldrb	r3, [r7, #14]
 8015faa:	2b03      	cmp	r3, #3
 8015fac:	f040 808f 	bne.w	80160ce <USBH_HandleEnum+0x43a>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8015fb0:	687b      	ldr	r3, [r7, #4]
 8015fb2:	2206      	movs	r2, #6
 8015fb4:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	2205      	movs	r2, #5
 8015fba:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015fca:	2200      	movs	r2, #0
 8015fcc:	4619      	mov	r1, r3
 8015fce:	f004 f911 	bl	801a1f4 <osMessagePut>
      break;
 8015fd2:	e07c      	b.n	80160ce <USBH_HandleEnum+0x43a>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	2206      	movs	r2, #6
 8015fd8:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	2205      	movs	r2, #5
 8015fde:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8015fe8:	687b      	ldr	r3, [r7, #4]
 8015fea:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8015fee:	2200      	movs	r2, #0
 8015ff0:	4619      	mov	r1, r3
 8015ff2:	f004 f8ff 	bl	801a1f4 <osMessagePut>
      break;
 8015ff6:	e06a      	b.n	80160ce <USBH_HandleEnum+0x43a>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8015ffe:	2b00      	cmp	r3, #0
 8016000:	d027      	beq.n	8016052 <USBH_HandleEnum+0x3be>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 801600e:	23ff      	movs	r3, #255	@ 0xff
 8016010:	6878      	ldr	r0, [r7, #4]
 8016012:	f000 f995 	bl	8016340 <USBH_Get_StringDesc>
 8016016:	4603      	mov	r3, r0
 8016018:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801601a:	7bbb      	ldrb	r3, [r7, #14]
 801601c:	2b00      	cmp	r3, #0
 801601e:	d103      	bne.n	8016028 <USBH_HandleEnum+0x394>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	2207      	movs	r2, #7
 8016024:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8016026:	e054      	b.n	80160d2 <USBH_HandleEnum+0x43e>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8016028:	7bbb      	ldrb	r3, [r7, #14]
 801602a:	2b03      	cmp	r3, #3
 801602c:	d151      	bne.n	80160d2 <USBH_HandleEnum+0x43e>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	2207      	movs	r2, #7
 8016032:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	2205      	movs	r2, #5
 8016038:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801603c:	687b      	ldr	r3, [r7, #4]
 801603e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016048:	2200      	movs	r2, #0
 801604a:	4619      	mov	r1, r3
 801604c:	f004 f8d2 	bl	801a1f4 <osMessagePut>
      break;
 8016050:	e03f      	b.n	80160d2 <USBH_HandleEnum+0x43e>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	2207      	movs	r2, #7
 8016056:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	2205      	movs	r2, #5
 801605c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 801606c:	2200      	movs	r2, #0
 801606e:	4619      	mov	r1, r3
 8016070:	f004 f8c0 	bl	801a1f4 <osMessagePut>
      break;
 8016074:	e02d      	b.n	80160d2 <USBH_HandleEnum+0x43e>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8016076:	687b      	ldr	r3, [r7, #4]
 8016078:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 801607c:	2b00      	cmp	r3, #0
 801607e:	d017      	beq.n	80160b0 <USBH_HandleEnum+0x41c>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8016086:	687b      	ldr	r3, [r7, #4]
 8016088:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 801608c:	23ff      	movs	r3, #255	@ 0xff
 801608e:	6878      	ldr	r0, [r7, #4]
 8016090:	f000 f956 	bl	8016340 <USBH_Get_StringDesc>
 8016094:	4603      	mov	r3, r0
 8016096:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8016098:	7bbb      	ldrb	r3, [r7, #14]
 801609a:	2b00      	cmp	r3, #0
 801609c:	d102      	bne.n	80160a4 <USBH_HandleEnum+0x410>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 801609e:	2300      	movs	r3, #0
 80160a0:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80160a2:	e018      	b.n	80160d6 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80160a4:	7bbb      	ldrb	r3, [r7, #14]
 80160a6:	2b03      	cmp	r3, #3
 80160a8:	d115      	bne.n	80160d6 <USBH_HandleEnum+0x442>
          Status = USBH_OK;
 80160aa:	2300      	movs	r3, #0
 80160ac:	73fb      	strb	r3, [r7, #15]
      break;
 80160ae:	e012      	b.n	80160d6 <USBH_HandleEnum+0x442>
        Status = USBH_OK;
 80160b0:	2300      	movs	r3, #0
 80160b2:	73fb      	strb	r3, [r7, #15]
      break;
 80160b4:	e00f      	b.n	80160d6 <USBH_HandleEnum+0x442>

    default:
      break;
 80160b6:	bf00      	nop
 80160b8:	e00e      	b.n	80160d8 <USBH_HandleEnum+0x444>
      break;
 80160ba:	bf00      	nop
 80160bc:	e00c      	b.n	80160d8 <USBH_HandleEnum+0x444>
      break;
 80160be:	bf00      	nop
 80160c0:	e00a      	b.n	80160d8 <USBH_HandleEnum+0x444>
      break;
 80160c2:	bf00      	nop
 80160c4:	e008      	b.n	80160d8 <USBH_HandleEnum+0x444>
      break;
 80160c6:	bf00      	nop
 80160c8:	e006      	b.n	80160d8 <USBH_HandleEnum+0x444>
      break;
 80160ca:	bf00      	nop
 80160cc:	e004      	b.n	80160d8 <USBH_HandleEnum+0x444>
      break;
 80160ce:	bf00      	nop
 80160d0:	e002      	b.n	80160d8 <USBH_HandleEnum+0x444>
      break;
 80160d2:	bf00      	nop
 80160d4:	e000      	b.n	80160d8 <USBH_HandleEnum+0x444>
      break;
 80160d6:	bf00      	nop
  }
  return Status;
 80160d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80160da:	4618      	mov	r0, r3
 80160dc:	3710      	adds	r7, #16
 80160de:	46bd      	mov	sp, r7
 80160e0:	bd80      	pop	{r7, pc}
 80160e2:	bf00      	nop

080160e4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80160e4:	b480      	push	{r7}
 80160e6:	b083      	sub	sp, #12
 80160e8:	af00      	add	r7, sp, #0
 80160ea:	6078      	str	r0, [r7, #4]
 80160ec:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	683a      	ldr	r2, [r7, #0]
 80160f2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80160f6:	bf00      	nop
 80160f8:	370c      	adds	r7, #12
 80160fa:	46bd      	mov	sp, r7
 80160fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016100:	4770      	bx	lr

08016102 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8016102:	b580      	push	{r7, lr}
 8016104:	b082      	sub	sp, #8
 8016106:	af00      	add	r7, sp, #0
 8016108:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8016110:	1c5a      	adds	r2, r3, #1
 8016112:	687b      	ldr	r3, [r7, #4]
 8016114:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8016118:	6878      	ldr	r0, [r7, #4]
 801611a:	f000 f804 	bl	8016126 <USBH_HandleSof>
}
 801611e:	bf00      	nop
 8016120:	3708      	adds	r7, #8
 8016122:	46bd      	mov	sp, r7
 8016124:	bd80      	pop	{r7, pc}

08016126 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8016126:	b580      	push	{r7, lr}
 8016128:	b082      	sub	sp, #8
 801612a:	af00      	add	r7, sp, #0
 801612c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	781b      	ldrb	r3, [r3, #0]
 8016132:	b2db      	uxtb	r3, r3
 8016134:	2b0b      	cmp	r3, #11
 8016136:	d10a      	bne.n	801614e <USBH_HandleSof+0x28>
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801613e:	2b00      	cmp	r3, #0
 8016140:	d005      	beq.n	801614e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8016148:	699b      	ldr	r3, [r3, #24]
 801614a:	6878      	ldr	r0, [r7, #4]
 801614c:	4798      	blx	r3
  }
}
 801614e:	bf00      	nop
 8016150:	3708      	adds	r7, #8
 8016152:	46bd      	mov	sp, r7
 8016154:	bd80      	pop	{r7, pc}

08016156 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8016156:	b580      	push	{r7, lr}
 8016158:	b082      	sub	sp, #8
 801615a:	af00      	add	r7, sp, #0
 801615c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 801615e:	687b      	ldr	r3, [r7, #4]
 8016160:	2201      	movs	r2, #1
 8016162:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	2201      	movs	r2, #1
 801616a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 801617a:	2200      	movs	r2, #0
 801617c:	4619      	mov	r1, r3
 801617e:	f004 f839 	bl	801a1f4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8016182:	bf00      	nop
}
 8016184:	3708      	adds	r7, #8
 8016186:	46bd      	mov	sp, r7
 8016188:	bd80      	pop	{r7, pc}

0801618a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 801618a:	b480      	push	{r7}
 801618c:	b083      	sub	sp, #12
 801618e:	af00      	add	r7, sp, #0
 8016190:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8016192:	687b      	ldr	r3, [r7, #4]
 8016194:	2200      	movs	r2, #0
 8016196:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 801619a:	bf00      	nop
}
 801619c:	370c      	adds	r7, #12
 801619e:	46bd      	mov	sp, r7
 80161a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161a4:	4770      	bx	lr

080161a6 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80161a6:	b580      	push	{r7, lr}
 80161a8:	b082      	sub	sp, #8
 80161aa:	af00      	add	r7, sp, #0
 80161ac:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	2201      	movs	r2, #1
 80161b2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	2200      	movs	r2, #0
 80161ba:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	2200      	movs	r2, #0
 80161c2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	2201      	movs	r2, #1
 80161ca:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 80161ce:	687b      	ldr	r3, [r7, #4]
 80161d0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80161da:	2200      	movs	r2, #0
 80161dc:	4619      	mov	r1, r3
 80161de:	f004 f809 	bl	801a1f4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80161e2:	2300      	movs	r3, #0
}
 80161e4:	4618      	mov	r0, r3
 80161e6:	3708      	adds	r7, #8
 80161e8:	46bd      	mov	sp, r7
 80161ea:	bd80      	pop	{r7, pc}

080161ec <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80161ec:	b580      	push	{r7, lr}
 80161ee:	b082      	sub	sp, #8
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	2201      	movs	r2, #1
 80161f8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	2200      	movs	r2, #0
 8016200:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	2200      	movs	r2, #0
 8016208:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 801620c:	6878      	ldr	r0, [r7, #4]
 801620e:	f006 ff7a 	bl	801d106 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8016212:	687b      	ldr	r3, [r7, #4]
 8016214:	791b      	ldrb	r3, [r3, #4]
 8016216:	4619      	mov	r1, r3
 8016218:	6878      	ldr	r0, [r7, #4]
 801621a:	f000 ff8d 	bl	8017138 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	795b      	ldrb	r3, [r3, #5]
 8016222:	4619      	mov	r1, r3
 8016224:	6878      	ldr	r0, [r7, #4]
 8016226:	f000 ff87 	bl	8017138 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 801622a:	687b      	ldr	r3, [r7, #4]
 801622c:	2201      	movs	r2, #1
 801622e:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016238:	687b      	ldr	r3, [r7, #4]
 801623a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 801623e:	2200      	movs	r2, #0
 8016240:	4619      	mov	r1, r3
 8016242:	f003 ffd7 	bl	801a1f4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8016246:	2300      	movs	r3, #0
}
 8016248:	4618      	mov	r0, r3
 801624a:	3708      	adds	r7, #8
 801624c:	46bd      	mov	sp, r7
 801624e:	bd80      	pop	{r7, pc}

08016250 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8016250:	b580      	push	{r7, lr}
 8016252:	b086      	sub	sp, #24
 8016254:	af00      	add	r7, sp, #0
 8016256:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 801625e:	f107 030c 	add.w	r3, r7, #12
 8016262:	f04f 32ff 	mov.w	r2, #4294967295
 8016266:	4618      	mov	r0, r3
 8016268:	f004 f804 	bl	801a274 <osMessageGet>
    if (event.status == osEventMessage)
 801626c:	68fb      	ldr	r3, [r7, #12]
 801626e:	2b10      	cmp	r3, #16
 8016270:	d1f2      	bne.n	8016258 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8016272:	6878      	ldr	r0, [r7, #4]
 8016274:	f7ff faa4 	bl	80157c0 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8016278:	e7ee      	b.n	8016258 <USBH_Process_OS+0x8>

0801627a <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 801627a:	b580      	push	{r7, lr}
 801627c:	b082      	sub	sp, #8
 801627e:	af00      	add	r7, sp, #0
 8016280:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	2201      	movs	r2, #1
 8016286:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 801628a:	687b      	ldr	r3, [r7, #4]
 801628c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016290:	687b      	ldr	r3, [r7, #4]
 8016292:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016296:	2200      	movs	r2, #0
 8016298:	4619      	mov	r1, r3
 801629a:	f003 ffab 	bl	801a1f4 <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif

  return USBH_OK;
 801629e:	2300      	movs	r3, #0
}
 80162a0:	4618      	mov	r0, r3
 80162a2:	3708      	adds	r7, #8
 80162a4:	46bd      	mov	sp, r7
 80162a6:	bd80      	pop	{r7, pc}

080162a8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80162a8:	b580      	push	{r7, lr}
 80162aa:	b086      	sub	sp, #24
 80162ac:	af02      	add	r7, sp, #8
 80162ae:	6078      	str	r0, [r7, #4]
 80162b0:	460b      	mov	r3, r1
 80162b2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80162ba:	78fb      	ldrb	r3, [r7, #3]
 80162bc:	b29b      	uxth	r3, r3
 80162be:	9300      	str	r3, [sp, #0]
 80162c0:	4613      	mov	r3, r2
 80162c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80162c6:	2100      	movs	r1, #0
 80162c8:	6878      	ldr	r0, [r7, #4]
 80162ca:	f000 f864 	bl	8016396 <USBH_GetDescriptor>
 80162ce:	4603      	mov	r3, r0
 80162d0:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 80162d2:	7bfb      	ldrb	r3, [r7, #15]
 80162d4:	2b00      	cmp	r3, #0
 80162d6:	d10a      	bne.n	80162ee <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	f203 3026 	addw	r0, r3, #806	@ 0x326
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80162e4:	78fa      	ldrb	r2, [r7, #3]
 80162e6:	b292      	uxth	r2, r2
 80162e8:	4619      	mov	r1, r3
 80162ea:	f000 f919 	bl	8016520 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80162ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80162f0:	4618      	mov	r0, r3
 80162f2:	3710      	adds	r7, #16
 80162f4:	46bd      	mov	sp, r7
 80162f6:	bd80      	pop	{r7, pc}

080162f8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80162f8:	b580      	push	{r7, lr}
 80162fa:	b086      	sub	sp, #24
 80162fc:	af02      	add	r7, sp, #8
 80162fe:	6078      	str	r0, [r7, #4]
 8016300:	460b      	mov	r3, r1
 8016302:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	331c      	adds	r3, #28
 8016308:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 801630a:	887b      	ldrh	r3, [r7, #2]
 801630c:	9300      	str	r3, [sp, #0]
 801630e:	68bb      	ldr	r3, [r7, #8]
 8016310:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016314:	2100      	movs	r1, #0
 8016316:	6878      	ldr	r0, [r7, #4]
 8016318:	f000 f83d 	bl	8016396 <USBH_GetDescriptor>
 801631c:	4603      	mov	r3, r0
 801631e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8016320:	7bfb      	ldrb	r3, [r7, #15]
 8016322:	2b00      	cmp	r3, #0
 8016324:	d107      	bne.n	8016336 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8016326:	887b      	ldrh	r3, [r7, #2]
 8016328:	461a      	mov	r2, r3
 801632a:	68b9      	ldr	r1, [r7, #8]
 801632c:	6878      	ldr	r0, [r7, #4]
 801632e:	f000 f985 	bl	801663c <USBH_ParseCfgDesc>
 8016332:	4603      	mov	r3, r0
 8016334:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8016336:	7bfb      	ldrb	r3, [r7, #15]
}
 8016338:	4618      	mov	r0, r3
 801633a:	3710      	adds	r7, #16
 801633c:	46bd      	mov	sp, r7
 801633e:	bd80      	pop	{r7, pc}

08016340 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8016340:	b580      	push	{r7, lr}
 8016342:	b088      	sub	sp, #32
 8016344:	af02      	add	r7, sp, #8
 8016346:	60f8      	str	r0, [r7, #12]
 8016348:	607a      	str	r2, [r7, #4]
 801634a:	461a      	mov	r2, r3
 801634c:	460b      	mov	r3, r1
 801634e:	72fb      	strb	r3, [r7, #11]
 8016350:	4613      	mov	r3, r2
 8016352:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8016354:	7afb      	ldrb	r3, [r7, #11]
 8016356:	b29b      	uxth	r3, r3
 8016358:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 801635c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 801635e:	68fb      	ldr	r3, [r7, #12]
 8016360:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8016364:	893b      	ldrh	r3, [r7, #8]
 8016366:	9300      	str	r3, [sp, #0]
 8016368:	460b      	mov	r3, r1
 801636a:	2100      	movs	r1, #0
 801636c:	68f8      	ldr	r0, [r7, #12]
 801636e:	f000 f812 	bl	8016396 <USBH_GetDescriptor>
 8016372:	4603      	mov	r3, r0
 8016374:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8016376:	7dfb      	ldrb	r3, [r7, #23]
 8016378:	2b00      	cmp	r3, #0
 801637a:	d107      	bne.n	801638c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 801637c:	68fb      	ldr	r3, [r7, #12]
 801637e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8016382:	893a      	ldrh	r2, [r7, #8]
 8016384:	6879      	ldr	r1, [r7, #4]
 8016386:	4618      	mov	r0, r3
 8016388:	f000 faf8 	bl	801697c <USBH_ParseStringDesc>
  }

  return status;
 801638c:	7dfb      	ldrb	r3, [r7, #23]
}
 801638e:	4618      	mov	r0, r3
 8016390:	3718      	adds	r7, #24
 8016392:	46bd      	mov	sp, r7
 8016394:	bd80      	pop	{r7, pc}

08016396 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8016396:	b580      	push	{r7, lr}
 8016398:	b084      	sub	sp, #16
 801639a:	af00      	add	r7, sp, #0
 801639c:	60f8      	str	r0, [r7, #12]
 801639e:	607b      	str	r3, [r7, #4]
 80163a0:	460b      	mov	r3, r1
 80163a2:	72fb      	strb	r3, [r7, #11]
 80163a4:	4613      	mov	r3, r2
 80163a6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80163a8:	68fb      	ldr	r3, [r7, #12]
 80163aa:	789b      	ldrb	r3, [r3, #2]
 80163ac:	2b01      	cmp	r3, #1
 80163ae:	d11c      	bne.n	80163ea <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80163b0:	7afb      	ldrb	r3, [r7, #11]
 80163b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80163b6:	b2da      	uxtb	r2, r3
 80163b8:	68fb      	ldr	r3, [r7, #12]
 80163ba:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80163bc:	68fb      	ldr	r3, [r7, #12]
 80163be:	2206      	movs	r2, #6
 80163c0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80163c2:	68fb      	ldr	r3, [r7, #12]
 80163c4:	893a      	ldrh	r2, [r7, #8]
 80163c6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80163c8:	893b      	ldrh	r3, [r7, #8]
 80163ca:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80163ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80163d2:	d104      	bne.n	80163de <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80163d4:	68fb      	ldr	r3, [r7, #12]
 80163d6:	f240 4209 	movw	r2, #1033	@ 0x409
 80163da:	829a      	strh	r2, [r3, #20]
 80163dc:	e002      	b.n	80163e4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80163de:	68fb      	ldr	r3, [r7, #12]
 80163e0:	2200      	movs	r2, #0
 80163e2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80163e4:	68fb      	ldr	r3, [r7, #12]
 80163e6:	8b3a      	ldrh	r2, [r7, #24]
 80163e8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80163ea:	8b3b      	ldrh	r3, [r7, #24]
 80163ec:	461a      	mov	r2, r3
 80163ee:	6879      	ldr	r1, [r7, #4]
 80163f0:	68f8      	ldr	r0, [r7, #12]
 80163f2:	f000 fb10 	bl	8016a16 <USBH_CtlReq>
 80163f6:	4603      	mov	r3, r0
}
 80163f8:	4618      	mov	r0, r3
 80163fa:	3710      	adds	r7, #16
 80163fc:	46bd      	mov	sp, r7
 80163fe:	bd80      	pop	{r7, pc}

08016400 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8016400:	b580      	push	{r7, lr}
 8016402:	b082      	sub	sp, #8
 8016404:	af00      	add	r7, sp, #0
 8016406:	6078      	str	r0, [r7, #4]
 8016408:	460b      	mov	r3, r1
 801640a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	789b      	ldrb	r3, [r3, #2]
 8016410:	2b01      	cmp	r3, #1
 8016412:	d10f      	bne.n	8016434 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	2200      	movs	r2, #0
 8016418:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	2205      	movs	r2, #5
 801641e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8016420:	78fb      	ldrb	r3, [r7, #3]
 8016422:	b29a      	uxth	r2, r3
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	2200      	movs	r2, #0
 801642c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	2200      	movs	r2, #0
 8016432:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8016434:	2200      	movs	r2, #0
 8016436:	2100      	movs	r1, #0
 8016438:	6878      	ldr	r0, [r7, #4]
 801643a:	f000 faec 	bl	8016a16 <USBH_CtlReq>
 801643e:	4603      	mov	r3, r0
}
 8016440:	4618      	mov	r0, r3
 8016442:	3708      	adds	r7, #8
 8016444:	46bd      	mov	sp, r7
 8016446:	bd80      	pop	{r7, pc}

08016448 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8016448:	b580      	push	{r7, lr}
 801644a:	b082      	sub	sp, #8
 801644c:	af00      	add	r7, sp, #0
 801644e:	6078      	str	r0, [r7, #4]
 8016450:	460b      	mov	r3, r1
 8016452:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8016454:	687b      	ldr	r3, [r7, #4]
 8016456:	789b      	ldrb	r3, [r3, #2]
 8016458:	2b01      	cmp	r3, #1
 801645a:	d10e      	bne.n	801647a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	2200      	movs	r2, #0
 8016460:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	2209      	movs	r2, #9
 8016466:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8016468:	687b      	ldr	r3, [r7, #4]
 801646a:	887a      	ldrh	r2, [r7, #2]
 801646c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	2200      	movs	r2, #0
 8016472:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	2200      	movs	r2, #0
 8016478:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801647a:	2200      	movs	r2, #0
 801647c:	2100      	movs	r1, #0
 801647e:	6878      	ldr	r0, [r7, #4]
 8016480:	f000 fac9 	bl	8016a16 <USBH_CtlReq>
 8016484:	4603      	mov	r3, r0
}
 8016486:	4618      	mov	r0, r3
 8016488:	3708      	adds	r7, #8
 801648a:	46bd      	mov	sp, r7
 801648c:	bd80      	pop	{r7, pc}

0801648e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 801648e:	b580      	push	{r7, lr}
 8016490:	b082      	sub	sp, #8
 8016492:	af00      	add	r7, sp, #0
 8016494:	6078      	str	r0, [r7, #4]
 8016496:	460b      	mov	r3, r1
 8016498:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	789b      	ldrb	r3, [r3, #2]
 801649e:	2b01      	cmp	r3, #1
 80164a0:	d10f      	bne.n	80164c2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	2200      	movs	r2, #0
 80164a6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	2203      	movs	r2, #3
 80164ac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80164ae:	78fb      	ldrb	r3, [r7, #3]
 80164b0:	b29a      	uxth	r2, r3
 80164b2:	687b      	ldr	r3, [r7, #4]
 80164b4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	2200      	movs	r2, #0
 80164ba:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	2200      	movs	r2, #0
 80164c0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80164c2:	2200      	movs	r2, #0
 80164c4:	2100      	movs	r1, #0
 80164c6:	6878      	ldr	r0, [r7, #4]
 80164c8:	f000 faa5 	bl	8016a16 <USBH_CtlReq>
 80164cc:	4603      	mov	r3, r0
}
 80164ce:	4618      	mov	r0, r3
 80164d0:	3708      	adds	r7, #8
 80164d2:	46bd      	mov	sp, r7
 80164d4:	bd80      	pop	{r7, pc}

080164d6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80164d6:	b580      	push	{r7, lr}
 80164d8:	b082      	sub	sp, #8
 80164da:	af00      	add	r7, sp, #0
 80164dc:	6078      	str	r0, [r7, #4]
 80164de:	460b      	mov	r3, r1
 80164e0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	789b      	ldrb	r3, [r3, #2]
 80164e6:	2b01      	cmp	r3, #1
 80164e8:	d10f      	bne.n	801650a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	2202      	movs	r2, #2
 80164ee:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	2201      	movs	r2, #1
 80164f4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	2200      	movs	r2, #0
 80164fa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80164fc:	78fb      	ldrb	r3, [r7, #3]
 80164fe:	b29a      	uxth	r2, r3
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	2200      	movs	r2, #0
 8016508:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 801650a:	2200      	movs	r2, #0
 801650c:	2100      	movs	r1, #0
 801650e:	6878      	ldr	r0, [r7, #4]
 8016510:	f000 fa81 	bl	8016a16 <USBH_CtlReq>
 8016514:	4603      	mov	r3, r0
}
 8016516:	4618      	mov	r0, r3
 8016518:	3708      	adds	r7, #8
 801651a:	46bd      	mov	sp, r7
 801651c:	bd80      	pop	{r7, pc}
	...

08016520 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                              uint16_t length)
{
 8016520:	b480      	push	{r7}
 8016522:	b085      	sub	sp, #20
 8016524:	af00      	add	r7, sp, #0
 8016526:	60f8      	str	r0, [r7, #12]
 8016528:	60b9      	str	r1, [r7, #8]
 801652a:	4613      	mov	r3, r2
 801652c:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 801652e:	68bb      	ldr	r3, [r7, #8]
 8016530:	781a      	ldrb	r2, [r3, #0]
 8016532:	68fb      	ldr	r3, [r7, #12]
 8016534:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8016536:	68bb      	ldr	r3, [r7, #8]
 8016538:	785a      	ldrb	r2, [r3, #1]
 801653a:	68fb      	ldr	r3, [r7, #12]
 801653c:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 801653e:	68bb      	ldr	r3, [r7, #8]
 8016540:	3302      	adds	r3, #2
 8016542:	781b      	ldrb	r3, [r3, #0]
 8016544:	461a      	mov	r2, r3
 8016546:	68bb      	ldr	r3, [r7, #8]
 8016548:	3303      	adds	r3, #3
 801654a:	781b      	ldrb	r3, [r3, #0]
 801654c:	021b      	lsls	r3, r3, #8
 801654e:	b29b      	uxth	r3, r3
 8016550:	4313      	orrs	r3, r2
 8016552:	b29a      	uxth	r2, r3
 8016554:	68fb      	ldr	r3, [r7, #12]
 8016556:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8016558:	68bb      	ldr	r3, [r7, #8]
 801655a:	791a      	ldrb	r2, [r3, #4]
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8016560:	68bb      	ldr	r3, [r7, #8]
 8016562:	795a      	ldrb	r2, [r3, #5]
 8016564:	68fb      	ldr	r3, [r7, #12]
 8016566:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8016568:	68bb      	ldr	r3, [r7, #8]
 801656a:	799a      	ldrb	r2, [r3, #6]
 801656c:	68fb      	ldr	r3, [r7, #12]
 801656e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8016570:	68bb      	ldr	r3, [r7, #8]
 8016572:	79da      	ldrb	r2, [r3, #7]
 8016574:	68fb      	ldr	r3, [r7, #12]
 8016576:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8016578:	68fb      	ldr	r3, [r7, #12]
 801657a:	79db      	ldrb	r3, [r3, #7]
 801657c:	2b20      	cmp	r3, #32
 801657e:	dc0f      	bgt.n	80165a0 <USBH_ParseDevDesc+0x80>
 8016580:	2b08      	cmp	r3, #8
 8016582:	db14      	blt.n	80165ae <USBH_ParseDevDesc+0x8e>
 8016584:	3b08      	subs	r3, #8
 8016586:	4a2c      	ldr	r2, [pc, #176]	@ (8016638 <USBH_ParseDevDesc+0x118>)
 8016588:	fa22 f303 	lsr.w	r3, r2, r3
 801658c:	f003 0301 	and.w	r3, r3, #1
 8016590:	2b00      	cmp	r3, #0
 8016592:	bf14      	ite	ne
 8016594:	2301      	movne	r3, #1
 8016596:	2300      	moveq	r3, #0
 8016598:	b2db      	uxtb	r3, r3
 801659a:	2b00      	cmp	r3, #0
 801659c:	d102      	bne.n	80165a4 <USBH_ParseDevDesc+0x84>
 801659e:	e006      	b.n	80165ae <USBH_ParseDevDesc+0x8e>
 80165a0:	2b40      	cmp	r3, #64	@ 0x40
 80165a2:	d104      	bne.n	80165ae <USBH_ParseDevDesc+0x8e>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 80165a4:	68fb      	ldr	r3, [r7, #12]
 80165a6:	79da      	ldrb	r2, [r3, #7]
 80165a8:	68fb      	ldr	r3, [r7, #12]
 80165aa:	71da      	strb	r2, [r3, #7]
      break;
 80165ac:	e003      	b.n	80165b6 <USBH_ParseDevDesc+0x96>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 80165ae:	68fb      	ldr	r3, [r7, #12]
 80165b0:	2240      	movs	r2, #64	@ 0x40
 80165b2:	71da      	strb	r2, [r3, #7]
      break;
 80165b4:	bf00      	nop
  }

  if (length > 8U)
 80165b6:	88fb      	ldrh	r3, [r7, #6]
 80165b8:	2b08      	cmp	r3, #8
 80165ba:	d936      	bls.n	801662a <USBH_ParseDevDesc+0x10a>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80165bc:	68bb      	ldr	r3, [r7, #8]
 80165be:	3308      	adds	r3, #8
 80165c0:	781b      	ldrb	r3, [r3, #0]
 80165c2:	461a      	mov	r2, r3
 80165c4:	68bb      	ldr	r3, [r7, #8]
 80165c6:	3309      	adds	r3, #9
 80165c8:	781b      	ldrb	r3, [r3, #0]
 80165ca:	021b      	lsls	r3, r3, #8
 80165cc:	b29b      	uxth	r3, r3
 80165ce:	4313      	orrs	r3, r2
 80165d0:	b29a      	uxth	r2, r3
 80165d2:	68fb      	ldr	r3, [r7, #12]
 80165d4:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80165d6:	68bb      	ldr	r3, [r7, #8]
 80165d8:	330a      	adds	r3, #10
 80165da:	781b      	ldrb	r3, [r3, #0]
 80165dc:	461a      	mov	r2, r3
 80165de:	68bb      	ldr	r3, [r7, #8]
 80165e0:	330b      	adds	r3, #11
 80165e2:	781b      	ldrb	r3, [r3, #0]
 80165e4:	021b      	lsls	r3, r3, #8
 80165e6:	b29b      	uxth	r3, r3
 80165e8:	4313      	orrs	r3, r2
 80165ea:	b29a      	uxth	r2, r3
 80165ec:	68fb      	ldr	r3, [r7, #12]
 80165ee:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80165f0:	68bb      	ldr	r3, [r7, #8]
 80165f2:	330c      	adds	r3, #12
 80165f4:	781b      	ldrb	r3, [r3, #0]
 80165f6:	461a      	mov	r2, r3
 80165f8:	68bb      	ldr	r3, [r7, #8]
 80165fa:	330d      	adds	r3, #13
 80165fc:	781b      	ldrb	r3, [r3, #0]
 80165fe:	021b      	lsls	r3, r3, #8
 8016600:	b29b      	uxth	r3, r3
 8016602:	4313      	orrs	r3, r2
 8016604:	b29a      	uxth	r2, r3
 8016606:	68fb      	ldr	r3, [r7, #12]
 8016608:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 801660a:	68bb      	ldr	r3, [r7, #8]
 801660c:	7b9a      	ldrb	r2, [r3, #14]
 801660e:	68fb      	ldr	r3, [r7, #12]
 8016610:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8016612:	68bb      	ldr	r3, [r7, #8]
 8016614:	7bda      	ldrb	r2, [r3, #15]
 8016616:	68fb      	ldr	r3, [r7, #12]
 8016618:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 801661a:	68bb      	ldr	r3, [r7, #8]
 801661c:	7c1a      	ldrb	r2, [r3, #16]
 801661e:	68fb      	ldr	r3, [r7, #12]
 8016620:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8016622:	68bb      	ldr	r3, [r7, #8]
 8016624:	7c5a      	ldrb	r2, [r3, #17]
 8016626:	68fb      	ldr	r3, [r7, #12]
 8016628:	745a      	strb	r2, [r3, #17]
  }
}
 801662a:	bf00      	nop
 801662c:	3714      	adds	r7, #20
 801662e:	46bd      	mov	sp, r7
 8016630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016634:	4770      	bx	lr
 8016636:	bf00      	nop
 8016638:	01000101 	.word	0x01000101

0801663c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 801663c:	b580      	push	{r7, lr}
 801663e:	b08c      	sub	sp, #48	@ 0x30
 8016640:	af00      	add	r7, sp, #0
 8016642:	60f8      	str	r0, [r7, #12]
 8016644:	60b9      	str	r1, [r7, #8]
 8016646:	4613      	mov	r3, r2
 8016648:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 801664a:	68fb      	ldr	r3, [r7, #12]
 801664c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8016650:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8016652:	2300      	movs	r3, #0
 8016654:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8016658:	68bb      	ldr	r3, [r7, #8]
 801665a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 801665c:	2300      	movs	r3, #0
 801665e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8016662:	2300      	movs	r3, #0
 8016664:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8016668:	68bb      	ldr	r3, [r7, #8]
 801666a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 801666c:	68bb      	ldr	r3, [r7, #8]
 801666e:	781a      	ldrb	r2, [r3, #0]
 8016670:	6a3b      	ldr	r3, [r7, #32]
 8016672:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8016674:	68bb      	ldr	r3, [r7, #8]
 8016676:	785a      	ldrb	r2, [r3, #1]
 8016678:	6a3b      	ldr	r3, [r7, #32]
 801667a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 801667c:	68bb      	ldr	r3, [r7, #8]
 801667e:	3302      	adds	r3, #2
 8016680:	781b      	ldrb	r3, [r3, #0]
 8016682:	461a      	mov	r2, r3
 8016684:	68bb      	ldr	r3, [r7, #8]
 8016686:	3303      	adds	r3, #3
 8016688:	781b      	ldrb	r3, [r3, #0]
 801668a:	021b      	lsls	r3, r3, #8
 801668c:	b29b      	uxth	r3, r3
 801668e:	4313      	orrs	r3, r2
 8016690:	b29b      	uxth	r3, r3
 8016692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016696:	bf28      	it	cs
 8016698:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 801669c:	b29a      	uxth	r2, r3
 801669e:	6a3b      	ldr	r3, [r7, #32]
 80166a0:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80166a2:	68bb      	ldr	r3, [r7, #8]
 80166a4:	791a      	ldrb	r2, [r3, #4]
 80166a6:	6a3b      	ldr	r3, [r7, #32]
 80166a8:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80166aa:	68bb      	ldr	r3, [r7, #8]
 80166ac:	795a      	ldrb	r2, [r3, #5]
 80166ae:	6a3b      	ldr	r3, [r7, #32]
 80166b0:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80166b2:	68bb      	ldr	r3, [r7, #8]
 80166b4:	799a      	ldrb	r2, [r3, #6]
 80166b6:	6a3b      	ldr	r3, [r7, #32]
 80166b8:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80166ba:	68bb      	ldr	r3, [r7, #8]
 80166bc:	79da      	ldrb	r2, [r3, #7]
 80166be:	6a3b      	ldr	r3, [r7, #32]
 80166c0:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80166c2:	68bb      	ldr	r3, [r7, #8]
 80166c4:	7a1a      	ldrb	r2, [r3, #8]
 80166c6:	6a3b      	ldr	r3, [r7, #32]
 80166c8:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 80166ca:	6a3b      	ldr	r3, [r7, #32]
 80166cc:	781b      	ldrb	r3, [r3, #0]
 80166ce:	2b09      	cmp	r3, #9
 80166d0:	d002      	beq.n	80166d8 <USBH_ParseCfgDesc+0x9c>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80166d2:	6a3b      	ldr	r3, [r7, #32]
 80166d4:	2209      	movs	r2, #9
 80166d6:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80166d8:	88fb      	ldrh	r3, [r7, #6]
 80166da:	2b09      	cmp	r3, #9
 80166dc:	f240 8099 	bls.w	8016812 <USBH_ParseCfgDesc+0x1d6>
  {
    ptr = USB_LEN_CFG_DESC;
 80166e0:	2309      	movs	r3, #9
 80166e2:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80166e4:	2300      	movs	r3, #0
 80166e6:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80166e8:	e07d      	b.n	80167e6 <USBH_ParseCfgDesc+0x1aa>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80166ea:	f107 0316 	add.w	r3, r7, #22
 80166ee:	4619      	mov	r1, r3
 80166f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80166f2:	f000 f976 	bl	80169e2 <USBH_GetNextDesc>
 80166f6:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80166f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80166fa:	785b      	ldrb	r3, [r3, #1]
 80166fc:	2b04      	cmp	r3, #4
 80166fe:	d172      	bne.n	80167e6 <USBH_ParseCfgDesc+0x1aa>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8016700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016702:	781b      	ldrb	r3, [r3, #0]
 8016704:	2b09      	cmp	r3, #9
 8016706:	d002      	beq.n	801670e <USBH_ParseCfgDesc+0xd2>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8016708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801670a:	2209      	movs	r2, #9
 801670c:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 801670e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016712:	221a      	movs	r2, #26
 8016714:	fb02 f303 	mul.w	r3, r2, r3
 8016718:	3308      	adds	r3, #8
 801671a:	6a3a      	ldr	r2, [r7, #32]
 801671c:	4413      	add	r3, r2
 801671e:	3302      	adds	r3, #2
 8016720:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8016722:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8016724:	69f8      	ldr	r0, [r7, #28]
 8016726:	f000 f87a 	bl	801681e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 801672a:	2300      	movs	r3, #0
 801672c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8016730:	2300      	movs	r3, #0
 8016732:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8016734:	e03f      	b.n	80167b6 <USBH_ParseCfgDesc+0x17a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8016736:	f107 0316 	add.w	r3, r7, #22
 801673a:	4619      	mov	r1, r3
 801673c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801673e:	f000 f950 	bl	80169e2 <USBH_GetNextDesc>
 8016742:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016746:	785b      	ldrb	r3, [r3, #1]
 8016748:	2b05      	cmp	r3, #5
 801674a:	d134      	bne.n	80167b6 <USBH_ParseCfgDesc+0x17a>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 801674c:	69fb      	ldr	r3, [r7, #28]
 801674e:	795b      	ldrb	r3, [r3, #5]
 8016750:	2b01      	cmp	r3, #1
 8016752:	d10f      	bne.n	8016774 <USBH_ParseCfgDesc+0x138>
 8016754:	69fb      	ldr	r3, [r7, #28]
 8016756:	799b      	ldrb	r3, [r3, #6]
 8016758:	2b02      	cmp	r3, #2
 801675a:	d10b      	bne.n	8016774 <USBH_ParseCfgDesc+0x138>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801675c:	69fb      	ldr	r3, [r7, #28]
 801675e:	79db      	ldrb	r3, [r3, #7]
 8016760:	2b00      	cmp	r3, #0
 8016762:	d10b      	bne.n	801677c <USBH_ParseCfgDesc+0x140>
 8016764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016766:	781b      	ldrb	r3, [r3, #0]
 8016768:	2b09      	cmp	r3, #9
 801676a:	d007      	beq.n	801677c <USBH_ParseCfgDesc+0x140>
              {
                pdesc->bLength = 0x09U;
 801676c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801676e:	2209      	movs	r2, #9
 8016770:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8016772:	e003      	b.n	801677c <USBH_ParseCfgDesc+0x140>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8016774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016776:	2207      	movs	r2, #7
 8016778:	701a      	strb	r2, [r3, #0]
 801677a:	e000      	b.n	801677e <USBH_ParseCfgDesc+0x142>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801677c:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 801677e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016782:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8016786:	3201      	adds	r2, #1
 8016788:	00d2      	lsls	r2, r2, #3
 801678a:	211a      	movs	r1, #26
 801678c:	fb01 f303 	mul.w	r3, r1, r3
 8016790:	4413      	add	r3, r2
 8016792:	3308      	adds	r3, #8
 8016794:	6a3a      	ldr	r2, [r7, #32]
 8016796:	4413      	add	r3, r2
 8016798:	3304      	adds	r3, #4
 801679a:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 801679c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801679e:	69b9      	ldr	r1, [r7, #24]
 80167a0:	68f8      	ldr	r0, [r7, #12]
 80167a2:	f000 f86b 	bl	801687c <USBH_ParseEPDesc>
 80167a6:	4603      	mov	r3, r0
 80167a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80167ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80167b0:	3301      	adds	r3, #1
 80167b2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80167b6:	69fb      	ldr	r3, [r7, #28]
 80167b8:	791b      	ldrb	r3, [r3, #4]
 80167ba:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80167be:	429a      	cmp	r2, r3
 80167c0:	d204      	bcs.n	80167cc <USBH_ParseCfgDesc+0x190>
 80167c2:	6a3b      	ldr	r3, [r7, #32]
 80167c4:	885a      	ldrh	r2, [r3, #2]
 80167c6:	8afb      	ldrh	r3, [r7, #22]
 80167c8:	429a      	cmp	r2, r3
 80167ca:	d8b4      	bhi.n	8016736 <USBH_ParseCfgDesc+0xfa>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80167cc:	69fb      	ldr	r3, [r7, #28]
 80167ce:	791b      	ldrb	r3, [r3, #4]
 80167d0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80167d4:	429a      	cmp	r2, r3
 80167d6:	d201      	bcs.n	80167dc <USBH_ParseCfgDesc+0x1a0>
        {
          return USBH_NOT_SUPPORTED;
 80167d8:	2303      	movs	r3, #3
 80167da:	e01c      	b.n	8016816 <USBH_ParseCfgDesc+0x1da>
        }

        if_ix++;
 80167dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80167e0:	3301      	adds	r3, #1
 80167e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80167e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80167ea:	2b01      	cmp	r3, #1
 80167ec:	d805      	bhi.n	80167fa <USBH_ParseCfgDesc+0x1be>
 80167ee:	6a3b      	ldr	r3, [r7, #32]
 80167f0:	885a      	ldrh	r2, [r3, #2]
 80167f2:	8afb      	ldrh	r3, [r7, #22]
 80167f4:	429a      	cmp	r2, r3
 80167f6:	f63f af78 	bhi.w	80166ea <USBH_ParseCfgDesc+0xae>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80167fa:	6a3b      	ldr	r3, [r7, #32]
 80167fc:	791b      	ldrb	r3, [r3, #4]
 80167fe:	2b02      	cmp	r3, #2
 8016800:	bf28      	it	cs
 8016802:	2302      	movcs	r3, #2
 8016804:	b2db      	uxtb	r3, r3
 8016806:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801680a:	429a      	cmp	r2, r3
 801680c:	d201      	bcs.n	8016812 <USBH_ParseCfgDesc+0x1d6>
    {
      return USBH_NOT_SUPPORTED;
 801680e:	2303      	movs	r3, #3
 8016810:	e001      	b.n	8016816 <USBH_ParseCfgDesc+0x1da>
    }
  }

  return status;
 8016812:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8016816:	4618      	mov	r0, r3
 8016818:	3730      	adds	r7, #48	@ 0x30
 801681a:	46bd      	mov	sp, r7
 801681c:	bd80      	pop	{r7, pc}

0801681e <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                    uint8_t *buf)
{
 801681e:	b480      	push	{r7}
 8016820:	b083      	sub	sp, #12
 8016822:	af00      	add	r7, sp, #0
 8016824:	6078      	str	r0, [r7, #4]
 8016826:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8016828:	683b      	ldr	r3, [r7, #0]
 801682a:	781a      	ldrb	r2, [r3, #0]
 801682c:	687b      	ldr	r3, [r7, #4]
 801682e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8016830:	683b      	ldr	r3, [r7, #0]
 8016832:	785a      	ldrb	r2, [r3, #1]
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8016838:	683b      	ldr	r3, [r7, #0]
 801683a:	789a      	ldrb	r2, [r3, #2]
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8016840:	683b      	ldr	r3, [r7, #0]
 8016842:	78da      	ldrb	r2, [r3, #3]
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8016848:	683b      	ldr	r3, [r7, #0]
 801684a:	791a      	ldrb	r2, [r3, #4]
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8016850:	683b      	ldr	r3, [r7, #0]
 8016852:	795a      	ldrb	r2, [r3, #5]
 8016854:	687b      	ldr	r3, [r7, #4]
 8016856:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8016858:	683b      	ldr	r3, [r7, #0]
 801685a:	799a      	ldrb	r2, [r3, #6]
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8016860:	683b      	ldr	r3, [r7, #0]
 8016862:	79da      	ldrb	r2, [r3, #7]
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8016868:	683b      	ldr	r3, [r7, #0]
 801686a:	7a1a      	ldrb	r2, [r3, #8]
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	721a      	strb	r2, [r3, #8]
}
 8016870:	bf00      	nop
 8016872:	370c      	adds	r7, #12
 8016874:	46bd      	mov	sp, r7
 8016876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801687a:	4770      	bx	lr

0801687c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                           uint8_t *buf)
{
 801687c:	b480      	push	{r7}
 801687e:	b087      	sub	sp, #28
 8016880:	af00      	add	r7, sp, #0
 8016882:	60f8      	str	r0, [r7, #12]
 8016884:	60b9      	str	r1, [r7, #8]
 8016886:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8016888:	2300      	movs	r3, #0
 801688a:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 801688c:	687b      	ldr	r3, [r7, #4]
 801688e:	781a      	ldrb	r2, [r3, #0]
 8016890:	68bb      	ldr	r3, [r7, #8]
 8016892:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8016894:	687b      	ldr	r3, [r7, #4]
 8016896:	785a      	ldrb	r2, [r3, #1]
 8016898:	68bb      	ldr	r3, [r7, #8]
 801689a:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	789a      	ldrb	r2, [r3, #2]
 80168a0:	68bb      	ldr	r3, [r7, #8]
 80168a2:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	78da      	ldrb	r2, [r3, #3]
 80168a8:	68bb      	ldr	r3, [r7, #8]
 80168aa:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80168ac:	687b      	ldr	r3, [r7, #4]
 80168ae:	3304      	adds	r3, #4
 80168b0:	781b      	ldrb	r3, [r3, #0]
 80168b2:	461a      	mov	r2, r3
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	3305      	adds	r3, #5
 80168b8:	781b      	ldrb	r3, [r3, #0]
 80168ba:	021b      	lsls	r3, r3, #8
 80168bc:	b29b      	uxth	r3, r3
 80168be:	4313      	orrs	r3, r2
 80168c0:	b29a      	uxth	r2, r3
 80168c2:	68bb      	ldr	r3, [r7, #8]
 80168c4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	799a      	ldrb	r2, [r3, #6]
 80168ca:	68bb      	ldr	r3, [r7, #8]
 80168cc:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 80168ce:	68bb      	ldr	r3, [r7, #8]
 80168d0:	889b      	ldrh	r3, [r3, #4]
 80168d2:	2b00      	cmp	r3, #0
 80168d4:	d102      	bne.n	80168dc <USBH_ParseEPDesc+0x60>
  {
    status = USBH_NOT_SUPPORTED;
 80168d6:	2303      	movs	r3, #3
 80168d8:	75fb      	strb	r3, [r7, #23]
 80168da:	e00d      	b.n	80168f8 <USBH_ParseEPDesc+0x7c>
      ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_EP_PACKET_SIZE);
    }
    else
    {
      /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
      ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 80168dc:	68bb      	ldr	r3, [r7, #8]
 80168de:	889a      	ldrh	r2, [r3, #4]
 80168e0:	4b25      	ldr	r3, [pc, #148]	@ (8016978 <USBH_ParseEPDesc+0xfc>)
 80168e2:	4013      	ands	r3, r2
 80168e4:	b29a      	uxth	r2, r3
 80168e6:	68bb      	ldr	r3, [r7, #8]
 80168e8:	809a      	strh	r2, [r3, #4]
      ep_descriptor->wMaxPacketSize |= USBH_MAX_EP_PACKET_SIZE;
 80168ea:	68bb      	ldr	r3, [r7, #8]
 80168ec:	889b      	ldrh	r3, [r3, #4]
 80168ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80168f2:	b29a      	uxth	r2, r3
 80168f4:	68bb      	ldr	r3, [r7, #8]
 80168f6:	809a      	strh	r2, [r3, #4]
    }
  }
  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80168f8:	68fb      	ldr	r3, [r7, #12]
 80168fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d116      	bne.n	8016930 <USBH_ParseEPDesc+0xb4>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8016902:	68bb      	ldr	r3, [r7, #8]
 8016904:	78db      	ldrb	r3, [r3, #3]
 8016906:	f003 0303 	and.w	r3, r3, #3
 801690a:	2b01      	cmp	r3, #1
 801690c:	d005      	beq.n	801691a <USBH_ParseEPDesc+0x9e>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 801690e:	68bb      	ldr	r3, [r7, #8]
 8016910:	78db      	ldrb	r3, [r3, #3]
 8016912:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8016916:	2b03      	cmp	r3, #3
 8016918:	d127      	bne.n	801696a <USBH_ParseEPDesc+0xee>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 801691a:	68bb      	ldr	r3, [r7, #8]
 801691c:	799b      	ldrb	r3, [r3, #6]
 801691e:	2b00      	cmp	r3, #0
 8016920:	d003      	beq.n	801692a <USBH_ParseEPDesc+0xae>
 8016922:	68bb      	ldr	r3, [r7, #8]
 8016924:	799b      	ldrb	r3, [r3, #6]
 8016926:	2b10      	cmp	r3, #16
 8016928:	d91f      	bls.n	801696a <USBH_ParseEPDesc+0xee>
      {
        status = USBH_NOT_SUPPORTED;
 801692a:	2303      	movs	r3, #3
 801692c:	75fb      	strb	r3, [r7, #23]
 801692e:	e01c      	b.n	801696a <USBH_ParseEPDesc+0xee>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8016930:	68bb      	ldr	r3, [r7, #8]
 8016932:	78db      	ldrb	r3, [r3, #3]
 8016934:	f003 0303 	and.w	r3, r3, #3
 8016938:	2b01      	cmp	r3, #1
 801693a:	d10a      	bne.n	8016952 <USBH_ParseEPDesc+0xd6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 801693c:	68bb      	ldr	r3, [r7, #8]
 801693e:	799b      	ldrb	r3, [r3, #6]
 8016940:	2b00      	cmp	r3, #0
 8016942:	d003      	beq.n	801694c <USBH_ParseEPDesc+0xd0>
 8016944:	68bb      	ldr	r3, [r7, #8]
 8016946:	799b      	ldrb	r3, [r3, #6]
 8016948:	2b10      	cmp	r3, #16
 801694a:	d90e      	bls.n	801696a <USBH_ParseEPDesc+0xee>
      {
        status = USBH_NOT_SUPPORTED;
 801694c:	2303      	movs	r3, #3
 801694e:	75fb      	strb	r3, [r7, #23]
 8016950:	e00b      	b.n	801696a <USBH_ParseEPDesc+0xee>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8016952:	68bb      	ldr	r3, [r7, #8]
 8016954:	78db      	ldrb	r3, [r3, #3]
 8016956:	f003 0303 	and.w	r3, r3, #3
 801695a:	2b03      	cmp	r3, #3
 801695c:	d105      	bne.n	801696a <USBH_ParseEPDesc+0xee>
    {
      if (ep_descriptor->bInterval == 0U)
 801695e:	68bb      	ldr	r3, [r7, #8]
 8016960:	799b      	ldrb	r3, [r3, #6]
 8016962:	2b00      	cmp	r3, #0
 8016964:	d101      	bne.n	801696a <USBH_ParseEPDesc+0xee>
      {
        status = USBH_NOT_SUPPORTED;
 8016966:	2303      	movs	r3, #3
 8016968:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 801696a:	7dfb      	ldrb	r3, [r7, #23]
}
 801696c:	4618      	mov	r0, r3
 801696e:	371c      	adds	r7, #28
 8016970:	46bd      	mov	sp, r7
 8016972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016976:	4770      	bx	lr
 8016978:	fffff800 	.word	0xfffff800

0801697c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 801697c:	b480      	push	{r7}
 801697e:	b087      	sub	sp, #28
 8016980:	af00      	add	r7, sp, #0
 8016982:	60f8      	str	r0, [r7, #12]
 8016984:	60b9      	str	r1, [r7, #8]
 8016986:	4613      	mov	r3, r2
 8016988:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 801698a:	68fb      	ldr	r3, [r7, #12]
 801698c:	3301      	adds	r3, #1
 801698e:	781b      	ldrb	r3, [r3, #0]
 8016990:	2b03      	cmp	r3, #3
 8016992:	d120      	bne.n	80169d6 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8016994:	68fb      	ldr	r3, [r7, #12]
 8016996:	781b      	ldrb	r3, [r3, #0]
 8016998:	1e9a      	subs	r2, r3, #2
 801699a:	88fb      	ldrh	r3, [r7, #6]
 801699c:	4293      	cmp	r3, r2
 801699e:	bf28      	it	cs
 80169a0:	4613      	movcs	r3, r2
 80169a2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80169a4:	68fb      	ldr	r3, [r7, #12]
 80169a6:	3302      	adds	r3, #2
 80169a8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80169aa:	2300      	movs	r3, #0
 80169ac:	82fb      	strh	r3, [r7, #22]
 80169ae:	e00b      	b.n	80169c8 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80169b0:	8afb      	ldrh	r3, [r7, #22]
 80169b2:	68fa      	ldr	r2, [r7, #12]
 80169b4:	4413      	add	r3, r2
 80169b6:	781a      	ldrb	r2, [r3, #0]
 80169b8:	68bb      	ldr	r3, [r7, #8]
 80169ba:	701a      	strb	r2, [r3, #0]
      pdest++;
 80169bc:	68bb      	ldr	r3, [r7, #8]
 80169be:	3301      	adds	r3, #1
 80169c0:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80169c2:	8afb      	ldrh	r3, [r7, #22]
 80169c4:	3302      	adds	r3, #2
 80169c6:	82fb      	strh	r3, [r7, #22]
 80169c8:	8afa      	ldrh	r2, [r7, #22]
 80169ca:	8abb      	ldrh	r3, [r7, #20]
 80169cc:	429a      	cmp	r2, r3
 80169ce:	d3ef      	bcc.n	80169b0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80169d0:	68bb      	ldr	r3, [r7, #8]
 80169d2:	2200      	movs	r2, #0
 80169d4:	701a      	strb	r2, [r3, #0]
  }
}
 80169d6:	bf00      	nop
 80169d8:	371c      	adds	r7, #28
 80169da:	46bd      	mov	sp, r7
 80169dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169e0:	4770      	bx	lr

080169e2 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80169e2:	b480      	push	{r7}
 80169e4:	b085      	sub	sp, #20
 80169e6:	af00      	add	r7, sp, #0
 80169e8:	6078      	str	r0, [r7, #4]
 80169ea:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80169ec:	683b      	ldr	r3, [r7, #0]
 80169ee:	881b      	ldrh	r3, [r3, #0]
 80169f0:	687a      	ldr	r2, [r7, #4]
 80169f2:	7812      	ldrb	r2, [r2, #0]
 80169f4:	4413      	add	r3, r2
 80169f6:	b29a      	uxth	r2, r3
 80169f8:	683b      	ldr	r3, [r7, #0]
 80169fa:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80169fc:	687b      	ldr	r3, [r7, #4]
 80169fe:	781b      	ldrb	r3, [r3, #0]
 8016a00:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8016a02:	687b      	ldr	r3, [r7, #4]
 8016a04:	4413      	add	r3, r2
 8016a06:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8016a08:	68fb      	ldr	r3, [r7, #12]
}
 8016a0a:	4618      	mov	r0, r3
 8016a0c:	3714      	adds	r7, #20
 8016a0e:	46bd      	mov	sp, r7
 8016a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a14:	4770      	bx	lr

08016a16 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8016a16:	b580      	push	{r7, lr}
 8016a18:	b086      	sub	sp, #24
 8016a1a:	af00      	add	r7, sp, #0
 8016a1c:	60f8      	str	r0, [r7, #12]
 8016a1e:	60b9      	str	r1, [r7, #8]
 8016a20:	4613      	mov	r3, r2
 8016a22:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8016a24:	2301      	movs	r3, #1
 8016a26:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8016a28:	68fb      	ldr	r3, [r7, #12]
 8016a2a:	789b      	ldrb	r3, [r3, #2]
 8016a2c:	2b01      	cmp	r3, #1
 8016a2e:	d002      	beq.n	8016a36 <USBH_CtlReq+0x20>
 8016a30:	2b02      	cmp	r3, #2
 8016a32:	d01d      	beq.n	8016a70 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 8016a34:	e043      	b.n	8016abe <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 8016a36:	68fb      	ldr	r3, [r7, #12]
 8016a38:	68ba      	ldr	r2, [r7, #8]
 8016a3a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8016a3c:	68fb      	ldr	r3, [r7, #12]
 8016a3e:	88fa      	ldrh	r2, [r7, #6]
 8016a40:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	2201      	movs	r2, #1
 8016a46:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8016a48:	68fb      	ldr	r3, [r7, #12]
 8016a4a:	2202      	movs	r2, #2
 8016a4c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8016a4e:	2301      	movs	r3, #1
 8016a50:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016a52:	68fb      	ldr	r3, [r7, #12]
 8016a54:	2203      	movs	r2, #3
 8016a56:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016a5a:	68fb      	ldr	r3, [r7, #12]
 8016a5c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016a60:	68fb      	ldr	r3, [r7, #12]
 8016a62:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016a66:	2200      	movs	r2, #0
 8016a68:	4619      	mov	r1, r3
 8016a6a:	f003 fbc3 	bl	801a1f4 <osMessagePut>
      break;
 8016a6e:	e026      	b.n	8016abe <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 8016a70:	68f8      	ldr	r0, [r7, #12]
 8016a72:	f000 f829 	bl	8016ac8 <USBH_HandleControl>
 8016a76:	4603      	mov	r3, r0
 8016a78:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8016a7a:	7dfb      	ldrb	r3, [r7, #23]
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	d002      	beq.n	8016a86 <USBH_CtlReq+0x70>
 8016a80:	7dfb      	ldrb	r3, [r7, #23]
 8016a82:	2b03      	cmp	r3, #3
 8016a84:	d106      	bne.n	8016a94 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 8016a86:	68fb      	ldr	r3, [r7, #12]
 8016a88:	2201      	movs	r2, #1
 8016a8a:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8016a8c:	68fb      	ldr	r3, [r7, #12]
 8016a8e:	2200      	movs	r2, #0
 8016a90:	761a      	strb	r2, [r3, #24]
 8016a92:	e005      	b.n	8016aa0 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 8016a94:	7dfb      	ldrb	r3, [r7, #23]
 8016a96:	2b02      	cmp	r3, #2
 8016a98:	d102      	bne.n	8016aa0 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	2201      	movs	r2, #1
 8016a9e:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016aa0:	68fb      	ldr	r3, [r7, #12]
 8016aa2:	2203      	movs	r2, #3
 8016aa4:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016aa8:	68fb      	ldr	r3, [r7, #12]
 8016aaa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016aae:	68fb      	ldr	r3, [r7, #12]
 8016ab0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016ab4:	2200      	movs	r2, #0
 8016ab6:	4619      	mov	r1, r3
 8016ab8:	f003 fb9c 	bl	801a1f4 <osMessagePut>
      break;
 8016abc:	bf00      	nop
  }
  return status;
 8016abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8016ac0:	4618      	mov	r0, r3
 8016ac2:	3718      	adds	r7, #24
 8016ac4:	46bd      	mov	sp, r7
 8016ac6:	bd80      	pop	{r7, pc}

08016ac8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8016ac8:	b580      	push	{r7, lr}
 8016aca:	b086      	sub	sp, #24
 8016acc:	af02      	add	r7, sp, #8
 8016ace:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8016ad0:	2301      	movs	r3, #1
 8016ad2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8016ad4:	2300      	movs	r3, #0
 8016ad6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	7e1b      	ldrb	r3, [r3, #24]
 8016adc:	3b01      	subs	r3, #1
 8016ade:	2b0a      	cmp	r3, #10
 8016ae0:	f200 8229 	bhi.w	8016f36 <USBH_HandleControl+0x46e>
 8016ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8016aec <USBH_HandleControl+0x24>)
 8016ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016aea:	bf00      	nop
 8016aec:	08016b19 	.word	0x08016b19
 8016af0:	08016b33 	.word	0x08016b33
 8016af4:	08016bd5 	.word	0x08016bd5
 8016af8:	08016bfb 	.word	0x08016bfb
 8016afc:	08016c87 	.word	0x08016c87
 8016b00:	08016cb1 	.word	0x08016cb1
 8016b04:	08016d73 	.word	0x08016d73
 8016b08:	08016d95 	.word	0x08016d95
 8016b0c:	08016e27 	.word	0x08016e27
 8016b10:	08016e4d 	.word	0x08016e4d
 8016b14:	08016edf 	.word	0x08016edf
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8016b18:	687b      	ldr	r3, [r7, #4]
 8016b1a:	f103 0110 	add.w	r1, r3, #16
 8016b1e:	687b      	ldr	r3, [r7, #4]
 8016b20:	795b      	ldrb	r3, [r3, #5]
 8016b22:	461a      	mov	r2, r3
 8016b24:	6878      	ldr	r0, [r7, #4]
 8016b26:	f000 fa17 	bl	8016f58 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	2202      	movs	r2, #2
 8016b2e:	761a      	strb	r2, [r3, #24]
      break;
 8016b30:	e20c      	b.n	8016f4c <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	795b      	ldrb	r3, [r3, #5]
 8016b36:	4619      	mov	r1, r3
 8016b38:	6878      	ldr	r0, [r7, #4]
 8016b3a:	f006 fbd3 	bl	801d2e4 <USBH_LL_GetURBState>
 8016b3e:	4603      	mov	r3, r0
 8016b40:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8016b42:	7bbb      	ldrb	r3, [r7, #14]
 8016b44:	2b01      	cmp	r3, #1
 8016b46:	d12c      	bne.n	8016ba2 <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	7c1b      	ldrb	r3, [r3, #16]
 8016b4c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8016b50:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8016b52:	687b      	ldr	r3, [r7, #4]
 8016b54:	8adb      	ldrh	r3, [r3, #22]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d00a      	beq.n	8016b70 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8016b5a:	7b7b      	ldrb	r3, [r7, #13]
 8016b5c:	2b80      	cmp	r3, #128	@ 0x80
 8016b5e:	d103      	bne.n	8016b68 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	2203      	movs	r2, #3
 8016b64:	761a      	strb	r2, [r3, #24]
 8016b66:	e00d      	b.n	8016b84 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	2205      	movs	r2, #5
 8016b6c:	761a      	strb	r2, [r3, #24]
 8016b6e:	e009      	b.n	8016b84 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 8016b70:	7b7b      	ldrb	r3, [r7, #13]
 8016b72:	2b80      	cmp	r3, #128	@ 0x80
 8016b74:	d103      	bne.n	8016b7e <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	2209      	movs	r2, #9
 8016b7a:	761a      	strb	r2, [r3, #24]
 8016b7c:	e002      	b.n	8016b84 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 8016b7e:	687b      	ldr	r3, [r7, #4]
 8016b80:	2207      	movs	r2, #7
 8016b82:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	2203      	movs	r2, #3
 8016b88:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016b8c:	687b      	ldr	r3, [r7, #4]
 8016b8e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016b98:	2200      	movs	r2, #0
 8016b9a:	4619      	mov	r1, r3
 8016b9c:	f003 fb2a 	bl	801a1f4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8016ba0:	e1cb      	b.n	8016f3a <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8016ba2:	7bbb      	ldrb	r3, [r7, #14]
 8016ba4:	2b04      	cmp	r3, #4
 8016ba6:	d003      	beq.n	8016bb0 <USBH_HandleControl+0xe8>
 8016ba8:	7bbb      	ldrb	r3, [r7, #14]
 8016baa:	2b02      	cmp	r3, #2
 8016bac:	f040 81c5 	bne.w	8016f3a <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 8016bb0:	687b      	ldr	r3, [r7, #4]
 8016bb2:	220b      	movs	r2, #11
 8016bb4:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	2203      	movs	r2, #3
 8016bba:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016bbe:	687b      	ldr	r3, [r7, #4]
 8016bc0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016bca:	2200      	movs	r2, #0
 8016bcc:	4619      	mov	r1, r3
 8016bce:	f003 fb11 	bl	801a1f4 <osMessagePut>
      break;
 8016bd2:	e1b2      	b.n	8016f3a <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8016bd4:	687b      	ldr	r3, [r7, #4]
 8016bd6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8016bda:	b29a      	uxth	r2, r3
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	6899      	ldr	r1, [r3, #8]
 8016be4:	687b      	ldr	r3, [r7, #4]
 8016be6:	899a      	ldrh	r2, [r3, #12]
 8016be8:	687b      	ldr	r3, [r7, #4]
 8016bea:	791b      	ldrb	r3, [r3, #4]
 8016bec:	6878      	ldr	r0, [r7, #4]
 8016bee:	f000 f9f2 	bl	8016fd6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8016bf2:	687b      	ldr	r3, [r7, #4]
 8016bf4:	2204      	movs	r2, #4
 8016bf6:	761a      	strb	r2, [r3, #24]
      break;
 8016bf8:	e1a8      	b.n	8016f4c <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8016bfa:	687b      	ldr	r3, [r7, #4]
 8016bfc:	791b      	ldrb	r3, [r3, #4]
 8016bfe:	4619      	mov	r1, r3
 8016c00:	6878      	ldr	r0, [r7, #4]
 8016c02:	f006 fb6f 	bl	801d2e4 <USBH_LL_GetURBState>
 8016c06:	4603      	mov	r3, r0
 8016c08:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8016c0a:	7bbb      	ldrb	r3, [r7, #14]
 8016c0c:	2b01      	cmp	r3, #1
 8016c0e:	d110      	bne.n	8016c32 <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	2209      	movs	r2, #9
 8016c14:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	2203      	movs	r2, #3
 8016c1a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016c1e:	687b      	ldr	r3, [r7, #4]
 8016c20:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016c2a:	2200      	movs	r2, #0
 8016c2c:	4619      	mov	r1, r3
 8016c2e:	f003 fae1 	bl	801a1f4 <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8016c32:	7bbb      	ldrb	r3, [r7, #14]
 8016c34:	2b05      	cmp	r3, #5
 8016c36:	d110      	bne.n	8016c5a <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8016c38:	2303      	movs	r3, #3
 8016c3a:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	2203      	movs	r2, #3
 8016c40:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016c50:	2200      	movs	r2, #0
 8016c52:	4619      	mov	r1, r3
 8016c54:	f003 face 	bl	801a1f4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8016c58:	e171      	b.n	8016f3e <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 8016c5a:	7bbb      	ldrb	r3, [r7, #14]
 8016c5c:	2b04      	cmp	r3, #4
 8016c5e:	f040 816e 	bne.w	8016f3e <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	220b      	movs	r2, #11
 8016c66:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	2203      	movs	r2, #3
 8016c6c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016c70:	687b      	ldr	r3, [r7, #4]
 8016c72:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016c7c:	2200      	movs	r2, #0
 8016c7e:	4619      	mov	r1, r3
 8016c80:	f003 fab8 	bl	801a1f4 <osMessagePut>
      break;
 8016c84:	e15b      	b.n	8016f3e <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8016c86:	687b      	ldr	r3, [r7, #4]
 8016c88:	6899      	ldr	r1, [r3, #8]
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	899a      	ldrh	r2, [r3, #12]
 8016c8e:	687b      	ldr	r3, [r7, #4]
 8016c90:	795b      	ldrb	r3, [r3, #5]
 8016c92:	2001      	movs	r0, #1
 8016c94:	9000      	str	r0, [sp, #0]
 8016c96:	6878      	ldr	r0, [r7, #4]
 8016c98:	f000 f978 	bl	8016f8c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8016ca2:	b29a      	uxth	r2, r3
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	2206      	movs	r2, #6
 8016cac:	761a      	strb	r2, [r3, #24]
      break;
 8016cae:	e14d      	b.n	8016f4c <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	795b      	ldrb	r3, [r3, #5]
 8016cb4:	4619      	mov	r1, r3
 8016cb6:	6878      	ldr	r0, [r7, #4]
 8016cb8:	f006 fb14 	bl	801d2e4 <USBH_LL_GetURBState>
 8016cbc:	4603      	mov	r3, r0
 8016cbe:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8016cc0:	7bbb      	ldrb	r3, [r7, #14]
 8016cc2:	2b01      	cmp	r3, #1
 8016cc4:	d111      	bne.n	8016cea <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	2207      	movs	r2, #7
 8016cca:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016ccc:	687b      	ldr	r3, [r7, #4]
 8016cce:	2203      	movs	r2, #3
 8016cd0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016ce0:	2200      	movs	r2, #0
 8016ce2:	4619      	mov	r1, r3
 8016ce4:	f003 fa86 	bl	801a1f4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8016ce8:	e12b      	b.n	8016f42 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 8016cea:	7bbb      	ldrb	r3, [r7, #14]
 8016cec:	2b05      	cmp	r3, #5
 8016cee:	d113      	bne.n	8016d18 <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	220c      	movs	r2, #12
 8016cf4:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8016cf6:	2303      	movs	r3, #3
 8016cf8:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	2203      	movs	r2, #3
 8016cfe:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016d0e:	2200      	movs	r2, #0
 8016d10:	4619      	mov	r1, r3
 8016d12:	f003 fa6f 	bl	801a1f4 <osMessagePut>
      break;
 8016d16:	e114      	b.n	8016f42 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 8016d18:	7bbb      	ldrb	r3, [r7, #14]
 8016d1a:	2b02      	cmp	r3, #2
 8016d1c:	d111      	bne.n	8016d42 <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 8016d1e:	687b      	ldr	r3, [r7, #4]
 8016d20:	2205      	movs	r2, #5
 8016d22:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	2203      	movs	r2, #3
 8016d28:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016d32:	687b      	ldr	r3, [r7, #4]
 8016d34:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016d38:	2200      	movs	r2, #0
 8016d3a:	4619      	mov	r1, r3
 8016d3c:	f003 fa5a 	bl	801a1f4 <osMessagePut>
      break;
 8016d40:	e0ff      	b.n	8016f42 <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 8016d42:	7bbb      	ldrb	r3, [r7, #14]
 8016d44:	2b04      	cmp	r3, #4
 8016d46:	f040 80fc 	bne.w	8016f42 <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	220b      	movs	r2, #11
 8016d4e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8016d50:	2302      	movs	r3, #2
 8016d52:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	2203      	movs	r2, #3
 8016d58:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016d5c:	687b      	ldr	r3, [r7, #4]
 8016d5e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016d62:	687b      	ldr	r3, [r7, #4]
 8016d64:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016d68:	2200      	movs	r2, #0
 8016d6a:	4619      	mov	r1, r3
 8016d6c:	f003 fa42 	bl	801a1f4 <osMessagePut>
      break;
 8016d70:	e0e7      	b.n	8016f42 <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	791b      	ldrb	r3, [r3, #4]
 8016d76:	2200      	movs	r2, #0
 8016d78:	2100      	movs	r1, #0
 8016d7a:	6878      	ldr	r0, [r7, #4]
 8016d7c:	f000 f92b 	bl	8016fd6 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8016d86:	b29a      	uxth	r2, r3
 8016d88:	687b      	ldr	r3, [r7, #4]
 8016d8a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8016d8c:	687b      	ldr	r3, [r7, #4]
 8016d8e:	2208      	movs	r2, #8
 8016d90:	761a      	strb	r2, [r3, #24]

      break;
 8016d92:	e0db      	b.n	8016f4c <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	791b      	ldrb	r3, [r3, #4]
 8016d98:	4619      	mov	r1, r3
 8016d9a:	6878      	ldr	r0, [r7, #4]
 8016d9c:	f006 faa2 	bl	801d2e4 <USBH_LL_GetURBState>
 8016da0:	4603      	mov	r3, r0
 8016da2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8016da4:	7bbb      	ldrb	r3, [r7, #14]
 8016da6:	2b01      	cmp	r3, #1
 8016da8:	d113      	bne.n	8016dd2 <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	220d      	movs	r2, #13
 8016dae:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8016db0:	2300      	movs	r3, #0
 8016db2:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016db4:	687b      	ldr	r3, [r7, #4]
 8016db6:	2203      	movs	r2, #3
 8016db8:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016dc8:	2200      	movs	r2, #0
 8016dca:	4619      	mov	r1, r3
 8016dcc:	f003 fa12 	bl	801a1f4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8016dd0:	e0b9      	b.n	8016f46 <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 8016dd2:	7bbb      	ldrb	r3, [r7, #14]
 8016dd4:	2b04      	cmp	r3, #4
 8016dd6:	d111      	bne.n	8016dfc <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	220b      	movs	r2, #11
 8016ddc:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	2203      	movs	r2, #3
 8016de2:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016df2:	2200      	movs	r2, #0
 8016df4:	4619      	mov	r1, r3
 8016df6:	f003 f9fd 	bl	801a1f4 <osMessagePut>
      break;
 8016dfa:	e0a4      	b.n	8016f46 <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 8016dfc:	7bbb      	ldrb	r3, [r7, #14]
 8016dfe:	2b05      	cmp	r3, #5
 8016e00:	f040 80a1 	bne.w	8016f46 <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 8016e04:	2303      	movs	r3, #3
 8016e06:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	2203      	movs	r2, #3
 8016e0c:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016e1c:	2200      	movs	r2, #0
 8016e1e:	4619      	mov	r1, r3
 8016e20:	f003 f9e8 	bl	801a1f4 <osMessagePut>
      break;
 8016e24:	e08f      	b.n	8016f46 <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	795b      	ldrb	r3, [r3, #5]
 8016e2a:	2201      	movs	r2, #1
 8016e2c:	9200      	str	r2, [sp, #0]
 8016e2e:	2200      	movs	r2, #0
 8016e30:	2100      	movs	r1, #0
 8016e32:	6878      	ldr	r0, [r7, #4]
 8016e34:	f000 f8aa 	bl	8016f8c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8016e3e:	b29a      	uxth	r2, r3
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	220a      	movs	r2, #10
 8016e48:	761a      	strb	r2, [r3, #24]
      break;
 8016e4a:	e07f      	b.n	8016f4c <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	795b      	ldrb	r3, [r3, #5]
 8016e50:	4619      	mov	r1, r3
 8016e52:	6878      	ldr	r0, [r7, #4]
 8016e54:	f006 fa46 	bl	801d2e4 <USBH_LL_GetURBState>
 8016e58:	4603      	mov	r3, r0
 8016e5a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8016e5c:	7bbb      	ldrb	r3, [r7, #14]
 8016e5e:	2b01      	cmp	r3, #1
 8016e60:	d113      	bne.n	8016e8a <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 8016e62:	2300      	movs	r3, #0
 8016e64:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	220d      	movs	r2, #13
 8016e6a:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	2203      	movs	r2, #3
 8016e70:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016e80:	2200      	movs	r2, #0
 8016e82:	4619      	mov	r1, r3
 8016e84:	f003 f9b6 	bl	801a1f4 <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8016e88:	e05f      	b.n	8016f4a <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 8016e8a:	7bbb      	ldrb	r3, [r7, #14]
 8016e8c:	2b02      	cmp	r3, #2
 8016e8e:	d111      	bne.n	8016eb4 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	2209      	movs	r2, #9
 8016e94:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016e96:	687b      	ldr	r3, [r7, #4]
 8016e98:	2203      	movs	r2, #3
 8016e9a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016e9e:	687b      	ldr	r3, [r7, #4]
 8016ea0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016eaa:	2200      	movs	r2, #0
 8016eac:	4619      	mov	r1, r3
 8016eae:	f003 f9a1 	bl	801a1f4 <osMessagePut>
      break;
 8016eb2:	e04a      	b.n	8016f4a <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 8016eb4:	7bbb      	ldrb	r3, [r7, #14]
 8016eb6:	2b04      	cmp	r3, #4
 8016eb8:	d147      	bne.n	8016f4a <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	220b      	movs	r2, #11
 8016ebe:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	2203      	movs	r2, #3
 8016ec4:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 8016ec8:	687b      	ldr	r3, [r7, #4]
 8016eca:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8016ece:	687b      	ldr	r3, [r7, #4]
 8016ed0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8016ed4:	2200      	movs	r2, #0
 8016ed6:	4619      	mov	r1, r3
 8016ed8:	f003 f98c 	bl	801a1f4 <osMessagePut>
      break;
 8016edc:	e035      	b.n	8016f4a <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	7e5b      	ldrb	r3, [r3, #25]
 8016ee2:	3301      	adds	r3, #1
 8016ee4:	b2da      	uxtb	r2, r3
 8016ee6:	687b      	ldr	r3, [r7, #4]
 8016ee8:	765a      	strb	r2, [r3, #25]
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	7e5b      	ldrb	r3, [r3, #25]
 8016eee:	2b02      	cmp	r3, #2
 8016ef0:	d806      	bhi.n	8016f00 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8016ef2:	687b      	ldr	r3, [r7, #4]
 8016ef4:	2201      	movs	r2, #1
 8016ef6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	2201      	movs	r2, #1
 8016efc:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8016efe:	e025      	b.n	8016f4c <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8016f00:	687b      	ldr	r3, [r7, #4]
 8016f02:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8016f06:	2106      	movs	r1, #6
 8016f08:	6878      	ldr	r0, [r7, #4]
 8016f0a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8016f0c:	687b      	ldr	r3, [r7, #4]
 8016f0e:	2200      	movs	r2, #0
 8016f10:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8016f12:	687b      	ldr	r3, [r7, #4]
 8016f14:	795b      	ldrb	r3, [r3, #5]
 8016f16:	4619      	mov	r1, r3
 8016f18:	6878      	ldr	r0, [r7, #4]
 8016f1a:	f000 f90d 	bl	8017138 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	791b      	ldrb	r3, [r3, #4]
 8016f22:	4619      	mov	r1, r3
 8016f24:	6878      	ldr	r0, [r7, #4]
 8016f26:	f000 f907 	bl	8017138 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8016f2a:	687b      	ldr	r3, [r7, #4]
 8016f2c:	2200      	movs	r2, #0
 8016f2e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8016f30:	2302      	movs	r3, #2
 8016f32:	73fb      	strb	r3, [r7, #15]
      break;
 8016f34:	e00a      	b.n	8016f4c <USBH_HandleControl+0x484>

    default:
      break;
 8016f36:	bf00      	nop
 8016f38:	e008      	b.n	8016f4c <USBH_HandleControl+0x484>
      break;
 8016f3a:	bf00      	nop
 8016f3c:	e006      	b.n	8016f4c <USBH_HandleControl+0x484>
      break;
 8016f3e:	bf00      	nop
 8016f40:	e004      	b.n	8016f4c <USBH_HandleControl+0x484>
      break;
 8016f42:	bf00      	nop
 8016f44:	e002      	b.n	8016f4c <USBH_HandleControl+0x484>
      break;
 8016f46:	bf00      	nop
 8016f48:	e000      	b.n	8016f4c <USBH_HandleControl+0x484>
      break;
 8016f4a:	bf00      	nop
  }

  return status;
 8016f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016f4e:	4618      	mov	r0, r3
 8016f50:	3710      	adds	r7, #16
 8016f52:	46bd      	mov	sp, r7
 8016f54:	bd80      	pop	{r7, pc}
 8016f56:	bf00      	nop

08016f58 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8016f58:	b580      	push	{r7, lr}
 8016f5a:	b088      	sub	sp, #32
 8016f5c:	af04      	add	r7, sp, #16
 8016f5e:	60f8      	str	r0, [r7, #12]
 8016f60:	60b9      	str	r1, [r7, #8]
 8016f62:	4613      	mov	r3, r2
 8016f64:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8016f66:	79f9      	ldrb	r1, [r7, #7]
 8016f68:	2300      	movs	r3, #0
 8016f6a:	9303      	str	r3, [sp, #12]
 8016f6c:	2308      	movs	r3, #8
 8016f6e:	9302      	str	r3, [sp, #8]
 8016f70:	68bb      	ldr	r3, [r7, #8]
 8016f72:	9301      	str	r3, [sp, #4]
 8016f74:	2300      	movs	r3, #0
 8016f76:	9300      	str	r3, [sp, #0]
 8016f78:	2300      	movs	r3, #0
 8016f7a:	2200      	movs	r2, #0
 8016f7c:	68f8      	ldr	r0, [r7, #12]
 8016f7e:	f006 f980 	bl	801d282 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8016f82:	2300      	movs	r3, #0
}
 8016f84:	4618      	mov	r0, r3
 8016f86:	3710      	adds	r7, #16
 8016f88:	46bd      	mov	sp, r7
 8016f8a:	bd80      	pop	{r7, pc}

08016f8c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8016f8c:	b580      	push	{r7, lr}
 8016f8e:	b088      	sub	sp, #32
 8016f90:	af04      	add	r7, sp, #16
 8016f92:	60f8      	str	r0, [r7, #12]
 8016f94:	60b9      	str	r1, [r7, #8]
 8016f96:	4611      	mov	r1, r2
 8016f98:	461a      	mov	r2, r3
 8016f9a:	460b      	mov	r3, r1
 8016f9c:	80fb      	strh	r3, [r7, #6]
 8016f9e:	4613      	mov	r3, r2
 8016fa0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8016fa2:	68fb      	ldr	r3, [r7, #12]
 8016fa4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d001      	beq.n	8016fb0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8016fac:	2300      	movs	r3, #0
 8016fae:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8016fb0:	7979      	ldrb	r1, [r7, #5]
 8016fb2:	7e3b      	ldrb	r3, [r7, #24]
 8016fb4:	9303      	str	r3, [sp, #12]
 8016fb6:	88fb      	ldrh	r3, [r7, #6]
 8016fb8:	9302      	str	r3, [sp, #8]
 8016fba:	68bb      	ldr	r3, [r7, #8]
 8016fbc:	9301      	str	r3, [sp, #4]
 8016fbe:	2301      	movs	r3, #1
 8016fc0:	9300      	str	r3, [sp, #0]
 8016fc2:	2300      	movs	r3, #0
 8016fc4:	2200      	movs	r2, #0
 8016fc6:	68f8      	ldr	r0, [r7, #12]
 8016fc8:	f006 f95b 	bl	801d282 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8016fcc:	2300      	movs	r3, #0
}
 8016fce:	4618      	mov	r0, r3
 8016fd0:	3710      	adds	r7, #16
 8016fd2:	46bd      	mov	sp, r7
 8016fd4:	bd80      	pop	{r7, pc}

08016fd6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8016fd6:	b580      	push	{r7, lr}
 8016fd8:	b088      	sub	sp, #32
 8016fda:	af04      	add	r7, sp, #16
 8016fdc:	60f8      	str	r0, [r7, #12]
 8016fde:	60b9      	str	r1, [r7, #8]
 8016fe0:	4611      	mov	r1, r2
 8016fe2:	461a      	mov	r2, r3
 8016fe4:	460b      	mov	r3, r1
 8016fe6:	80fb      	strh	r3, [r7, #6]
 8016fe8:	4613      	mov	r3, r2
 8016fea:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8016fec:	7979      	ldrb	r1, [r7, #5]
 8016fee:	2300      	movs	r3, #0
 8016ff0:	9303      	str	r3, [sp, #12]
 8016ff2:	88fb      	ldrh	r3, [r7, #6]
 8016ff4:	9302      	str	r3, [sp, #8]
 8016ff6:	68bb      	ldr	r3, [r7, #8]
 8016ff8:	9301      	str	r3, [sp, #4]
 8016ffa:	2301      	movs	r3, #1
 8016ffc:	9300      	str	r3, [sp, #0]
 8016ffe:	2300      	movs	r3, #0
 8017000:	2201      	movs	r2, #1
 8017002:	68f8      	ldr	r0, [r7, #12]
 8017004:	f006 f93d 	bl	801d282 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8017008:	2300      	movs	r3, #0

}
 801700a:	4618      	mov	r0, r3
 801700c:	3710      	adds	r7, #16
 801700e:	46bd      	mov	sp, r7
 8017010:	bd80      	pop	{r7, pc}

08017012 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8017012:	b580      	push	{r7, lr}
 8017014:	b088      	sub	sp, #32
 8017016:	af04      	add	r7, sp, #16
 8017018:	60f8      	str	r0, [r7, #12]
 801701a:	60b9      	str	r1, [r7, #8]
 801701c:	4611      	mov	r1, r2
 801701e:	461a      	mov	r2, r3
 8017020:	460b      	mov	r3, r1
 8017022:	80fb      	strh	r3, [r7, #6]
 8017024:	4613      	mov	r3, r2
 8017026:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8017028:	68fb      	ldr	r3, [r7, #12]
 801702a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801702e:	2b00      	cmp	r3, #0
 8017030:	d001      	beq.n	8017036 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8017032:	2300      	movs	r3, #0
 8017034:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8017036:	7979      	ldrb	r1, [r7, #5]
 8017038:	7e3b      	ldrb	r3, [r7, #24]
 801703a:	9303      	str	r3, [sp, #12]
 801703c:	88fb      	ldrh	r3, [r7, #6]
 801703e:	9302      	str	r3, [sp, #8]
 8017040:	68bb      	ldr	r3, [r7, #8]
 8017042:	9301      	str	r3, [sp, #4]
 8017044:	2301      	movs	r3, #1
 8017046:	9300      	str	r3, [sp, #0]
 8017048:	2302      	movs	r3, #2
 801704a:	2200      	movs	r2, #0
 801704c:	68f8      	ldr	r0, [r7, #12]
 801704e:	f006 f918 	bl	801d282 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8017052:	2300      	movs	r3, #0
}
 8017054:	4618      	mov	r0, r3
 8017056:	3710      	adds	r7, #16
 8017058:	46bd      	mov	sp, r7
 801705a:	bd80      	pop	{r7, pc}

0801705c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 801705c:	b580      	push	{r7, lr}
 801705e:	b088      	sub	sp, #32
 8017060:	af04      	add	r7, sp, #16
 8017062:	60f8      	str	r0, [r7, #12]
 8017064:	60b9      	str	r1, [r7, #8]
 8017066:	4611      	mov	r1, r2
 8017068:	461a      	mov	r2, r3
 801706a:	460b      	mov	r3, r1
 801706c:	80fb      	strh	r3, [r7, #6]
 801706e:	4613      	mov	r3, r2
 8017070:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8017072:	7979      	ldrb	r1, [r7, #5]
 8017074:	2300      	movs	r3, #0
 8017076:	9303      	str	r3, [sp, #12]
 8017078:	88fb      	ldrh	r3, [r7, #6]
 801707a:	9302      	str	r3, [sp, #8]
 801707c:	68bb      	ldr	r3, [r7, #8]
 801707e:	9301      	str	r3, [sp, #4]
 8017080:	2301      	movs	r3, #1
 8017082:	9300      	str	r3, [sp, #0]
 8017084:	2302      	movs	r3, #2
 8017086:	2201      	movs	r2, #1
 8017088:	68f8      	ldr	r0, [r7, #12]
 801708a:	f006 f8fa 	bl	801d282 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 801708e:	2300      	movs	r3, #0
}
 8017090:	4618      	mov	r0, r3
 8017092:	3710      	adds	r7, #16
 8017094:	46bd      	mov	sp, r7
 8017096:	bd80      	pop	{r7, pc}

08017098 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8017098:	b580      	push	{r7, lr}
 801709a:	b086      	sub	sp, #24
 801709c:	af04      	add	r7, sp, #16
 801709e:	6078      	str	r0, [r7, #4]
 80170a0:	4608      	mov	r0, r1
 80170a2:	4611      	mov	r1, r2
 80170a4:	461a      	mov	r2, r3
 80170a6:	4603      	mov	r3, r0
 80170a8:	70fb      	strb	r3, [r7, #3]
 80170aa:	460b      	mov	r3, r1
 80170ac:	70bb      	strb	r3, [r7, #2]
 80170ae:	4613      	mov	r3, r2
 80170b0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80170b2:	7878      	ldrb	r0, [r7, #1]
 80170b4:	78ba      	ldrb	r2, [r7, #2]
 80170b6:	78f9      	ldrb	r1, [r7, #3]
 80170b8:	8b3b      	ldrh	r3, [r7, #24]
 80170ba:	9302      	str	r3, [sp, #8]
 80170bc:	7d3b      	ldrb	r3, [r7, #20]
 80170be:	9301      	str	r3, [sp, #4]
 80170c0:	7c3b      	ldrb	r3, [r7, #16]
 80170c2:	9300      	str	r3, [sp, #0]
 80170c4:	4603      	mov	r3, r0
 80170c6:	6878      	ldr	r0, [r7, #4]
 80170c8:	f006 f88d 	bl	801d1e6 <USBH_LL_OpenPipe>

  return USBH_OK;
 80170cc:	2300      	movs	r3, #0
}
 80170ce:	4618      	mov	r0, r3
 80170d0:	3708      	adds	r7, #8
 80170d2:	46bd      	mov	sp, r7
 80170d4:	bd80      	pop	{r7, pc}

080170d6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80170d6:	b580      	push	{r7, lr}
 80170d8:	b082      	sub	sp, #8
 80170da:	af00      	add	r7, sp, #0
 80170dc:	6078      	str	r0, [r7, #4]
 80170de:	460b      	mov	r3, r1
 80170e0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80170e2:	78fb      	ldrb	r3, [r7, #3]
 80170e4:	4619      	mov	r1, r3
 80170e6:	6878      	ldr	r0, [r7, #4]
 80170e8:	f006 f8ac 	bl	801d244 <USBH_LL_ClosePipe>

  return USBH_OK;
 80170ec:	2300      	movs	r3, #0
}
 80170ee:	4618      	mov	r0, r3
 80170f0:	3708      	adds	r7, #8
 80170f2:	46bd      	mov	sp, r7
 80170f4:	bd80      	pop	{r7, pc}

080170f6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80170f6:	b580      	push	{r7, lr}
 80170f8:	b084      	sub	sp, #16
 80170fa:	af00      	add	r7, sp, #0
 80170fc:	6078      	str	r0, [r7, #4]
 80170fe:	460b      	mov	r3, r1
 8017100:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8017102:	6878      	ldr	r0, [r7, #4]
 8017104:	f000 f836 	bl	8017174 <USBH_GetFreePipe>
 8017108:	4603      	mov	r3, r0
 801710a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 801710c:	89fb      	ldrh	r3, [r7, #14]
 801710e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017112:	4293      	cmp	r3, r2
 8017114:	d00a      	beq.n	801712c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8017116:	78fa      	ldrb	r2, [r7, #3]
 8017118:	89fb      	ldrh	r3, [r7, #14]
 801711a:	f003 030f 	and.w	r3, r3, #15
 801711e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8017122:	6879      	ldr	r1, [r7, #4]
 8017124:	33e0      	adds	r3, #224	@ 0xe0
 8017126:	009b      	lsls	r3, r3, #2
 8017128:	440b      	add	r3, r1
 801712a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 801712c:	89fb      	ldrh	r3, [r7, #14]
 801712e:	b2db      	uxtb	r3, r3
}
 8017130:	4618      	mov	r0, r3
 8017132:	3710      	adds	r7, #16
 8017134:	46bd      	mov	sp, r7
 8017136:	bd80      	pop	{r7, pc}

08017138 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8017138:	b480      	push	{r7}
 801713a:	b083      	sub	sp, #12
 801713c:	af00      	add	r7, sp, #0
 801713e:	6078      	str	r0, [r7, #4]
 8017140:	460b      	mov	r3, r1
 8017142:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8017144:	78fb      	ldrb	r3, [r7, #3]
 8017146:	2b0f      	cmp	r3, #15
 8017148:	d80d      	bhi.n	8017166 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 801714a:	78fb      	ldrb	r3, [r7, #3]
 801714c:	687a      	ldr	r2, [r7, #4]
 801714e:	33e0      	adds	r3, #224	@ 0xe0
 8017150:	009b      	lsls	r3, r3, #2
 8017152:	4413      	add	r3, r2
 8017154:	685a      	ldr	r2, [r3, #4]
 8017156:	78fb      	ldrb	r3, [r7, #3]
 8017158:	f3c2 020e 	ubfx	r2, r2, #0, #15
 801715c:	6879      	ldr	r1, [r7, #4]
 801715e:	33e0      	adds	r3, #224	@ 0xe0
 8017160:	009b      	lsls	r3, r3, #2
 8017162:	440b      	add	r3, r1
 8017164:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8017166:	2300      	movs	r3, #0
}
 8017168:	4618      	mov	r0, r3
 801716a:	370c      	adds	r7, #12
 801716c:	46bd      	mov	sp, r7
 801716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017172:	4770      	bx	lr

08017174 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8017174:	b480      	push	{r7}
 8017176:	b085      	sub	sp, #20
 8017178:	af00      	add	r7, sp, #0
 801717a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 801717c:	2300      	movs	r3, #0
 801717e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8017180:	2300      	movs	r3, #0
 8017182:	73fb      	strb	r3, [r7, #15]
 8017184:	e00f      	b.n	80171a6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8017186:	7bfb      	ldrb	r3, [r7, #15]
 8017188:	687a      	ldr	r2, [r7, #4]
 801718a:	33e0      	adds	r3, #224	@ 0xe0
 801718c:	009b      	lsls	r3, r3, #2
 801718e:	4413      	add	r3, r2
 8017190:	685b      	ldr	r3, [r3, #4]
 8017192:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8017196:	2b00      	cmp	r3, #0
 8017198:	d102      	bne.n	80171a0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 801719a:	7bfb      	ldrb	r3, [r7, #15]
 801719c:	b29b      	uxth	r3, r3
 801719e:	e007      	b.n	80171b0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80171a0:	7bfb      	ldrb	r3, [r7, #15]
 80171a2:	3301      	adds	r3, #1
 80171a4:	73fb      	strb	r3, [r7, #15]
 80171a6:	7bfb      	ldrb	r3, [r7, #15]
 80171a8:	2b0f      	cmp	r3, #15
 80171aa:	d9ec      	bls.n	8017186 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80171ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80171b0:	4618      	mov	r0, r3
 80171b2:	3714      	adds	r7, #20
 80171b4:	46bd      	mov	sp, r7
 80171b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171ba:	4770      	bx	lr

080171bc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80171bc:	b580      	push	{r7, lr}
 80171be:	b084      	sub	sp, #16
 80171c0:	af00      	add	r7, sp, #0
 80171c2:	4603      	mov	r3, r0
 80171c4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80171c6:	79fb      	ldrb	r3, [r7, #7]
 80171c8:	4a08      	ldr	r2, [pc, #32]	@ (80171ec <disk_status+0x30>)
 80171ca:	009b      	lsls	r3, r3, #2
 80171cc:	4413      	add	r3, r2
 80171ce:	685b      	ldr	r3, [r3, #4]
 80171d0:	685b      	ldr	r3, [r3, #4]
 80171d2:	79fa      	ldrb	r2, [r7, #7]
 80171d4:	4905      	ldr	r1, [pc, #20]	@ (80171ec <disk_status+0x30>)
 80171d6:	440a      	add	r2, r1
 80171d8:	7a12      	ldrb	r2, [r2, #8]
 80171da:	4610      	mov	r0, r2
 80171dc:	4798      	blx	r3
 80171de:	4603      	mov	r3, r0
 80171e0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80171e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80171e4:	4618      	mov	r0, r3
 80171e6:	3710      	adds	r7, #16
 80171e8:	46bd      	mov	sp, r7
 80171ea:	bd80      	pop	{r7, pc}
 80171ec:	2000f98c 	.word	0x2000f98c

080171f0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80171f0:	b580      	push	{r7, lr}
 80171f2:	b084      	sub	sp, #16
 80171f4:	af00      	add	r7, sp, #0
 80171f6:	4603      	mov	r3, r0
 80171f8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80171fa:	2300      	movs	r3, #0
 80171fc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80171fe:	79fb      	ldrb	r3, [r7, #7]
 8017200:	4a0d      	ldr	r2, [pc, #52]	@ (8017238 <disk_initialize+0x48>)
 8017202:	5cd3      	ldrb	r3, [r2, r3]
 8017204:	2b00      	cmp	r3, #0
 8017206:	d111      	bne.n	801722c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8017208:	79fb      	ldrb	r3, [r7, #7]
 801720a:	4a0b      	ldr	r2, [pc, #44]	@ (8017238 <disk_initialize+0x48>)
 801720c:	2101      	movs	r1, #1
 801720e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8017210:	79fb      	ldrb	r3, [r7, #7]
 8017212:	4a09      	ldr	r2, [pc, #36]	@ (8017238 <disk_initialize+0x48>)
 8017214:	009b      	lsls	r3, r3, #2
 8017216:	4413      	add	r3, r2
 8017218:	685b      	ldr	r3, [r3, #4]
 801721a:	681b      	ldr	r3, [r3, #0]
 801721c:	79fa      	ldrb	r2, [r7, #7]
 801721e:	4906      	ldr	r1, [pc, #24]	@ (8017238 <disk_initialize+0x48>)
 8017220:	440a      	add	r2, r1
 8017222:	7a12      	ldrb	r2, [r2, #8]
 8017224:	4610      	mov	r0, r2
 8017226:	4798      	blx	r3
 8017228:	4603      	mov	r3, r0
 801722a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 801722c:	7bfb      	ldrb	r3, [r7, #15]
}
 801722e:	4618      	mov	r0, r3
 8017230:	3710      	adds	r7, #16
 8017232:	46bd      	mov	sp, r7
 8017234:	bd80      	pop	{r7, pc}
 8017236:	bf00      	nop
 8017238:	2000f98c 	.word	0x2000f98c

0801723c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 801723c:	b590      	push	{r4, r7, lr}
 801723e:	b087      	sub	sp, #28
 8017240:	af00      	add	r7, sp, #0
 8017242:	60b9      	str	r1, [r7, #8]
 8017244:	607a      	str	r2, [r7, #4]
 8017246:	603b      	str	r3, [r7, #0]
 8017248:	4603      	mov	r3, r0
 801724a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 801724c:	7bfb      	ldrb	r3, [r7, #15]
 801724e:	4a0a      	ldr	r2, [pc, #40]	@ (8017278 <disk_read+0x3c>)
 8017250:	009b      	lsls	r3, r3, #2
 8017252:	4413      	add	r3, r2
 8017254:	685b      	ldr	r3, [r3, #4]
 8017256:	689c      	ldr	r4, [r3, #8]
 8017258:	7bfb      	ldrb	r3, [r7, #15]
 801725a:	4a07      	ldr	r2, [pc, #28]	@ (8017278 <disk_read+0x3c>)
 801725c:	4413      	add	r3, r2
 801725e:	7a18      	ldrb	r0, [r3, #8]
 8017260:	683b      	ldr	r3, [r7, #0]
 8017262:	687a      	ldr	r2, [r7, #4]
 8017264:	68b9      	ldr	r1, [r7, #8]
 8017266:	47a0      	blx	r4
 8017268:	4603      	mov	r3, r0
 801726a:	75fb      	strb	r3, [r7, #23]
  return res;
 801726c:	7dfb      	ldrb	r3, [r7, #23]
}
 801726e:	4618      	mov	r0, r3
 8017270:	371c      	adds	r7, #28
 8017272:	46bd      	mov	sp, r7
 8017274:	bd90      	pop	{r4, r7, pc}
 8017276:	bf00      	nop
 8017278:	2000f98c 	.word	0x2000f98c

0801727c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 801727c:	b590      	push	{r4, r7, lr}
 801727e:	b087      	sub	sp, #28
 8017280:	af00      	add	r7, sp, #0
 8017282:	60b9      	str	r1, [r7, #8]
 8017284:	607a      	str	r2, [r7, #4]
 8017286:	603b      	str	r3, [r7, #0]
 8017288:	4603      	mov	r3, r0
 801728a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 801728c:	7bfb      	ldrb	r3, [r7, #15]
 801728e:	4a0a      	ldr	r2, [pc, #40]	@ (80172b8 <disk_write+0x3c>)
 8017290:	009b      	lsls	r3, r3, #2
 8017292:	4413      	add	r3, r2
 8017294:	685b      	ldr	r3, [r3, #4]
 8017296:	68dc      	ldr	r4, [r3, #12]
 8017298:	7bfb      	ldrb	r3, [r7, #15]
 801729a:	4a07      	ldr	r2, [pc, #28]	@ (80172b8 <disk_write+0x3c>)
 801729c:	4413      	add	r3, r2
 801729e:	7a18      	ldrb	r0, [r3, #8]
 80172a0:	683b      	ldr	r3, [r7, #0]
 80172a2:	687a      	ldr	r2, [r7, #4]
 80172a4:	68b9      	ldr	r1, [r7, #8]
 80172a6:	47a0      	blx	r4
 80172a8:	4603      	mov	r3, r0
 80172aa:	75fb      	strb	r3, [r7, #23]
  return res;
 80172ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80172ae:	4618      	mov	r0, r3
 80172b0:	371c      	adds	r7, #28
 80172b2:	46bd      	mov	sp, r7
 80172b4:	bd90      	pop	{r4, r7, pc}
 80172b6:	bf00      	nop
 80172b8:	2000f98c 	.word	0x2000f98c

080172bc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80172bc:	b580      	push	{r7, lr}
 80172be:	b084      	sub	sp, #16
 80172c0:	af00      	add	r7, sp, #0
 80172c2:	4603      	mov	r3, r0
 80172c4:	603a      	str	r2, [r7, #0]
 80172c6:	71fb      	strb	r3, [r7, #7]
 80172c8:	460b      	mov	r3, r1
 80172ca:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80172cc:	79fb      	ldrb	r3, [r7, #7]
 80172ce:	4a09      	ldr	r2, [pc, #36]	@ (80172f4 <disk_ioctl+0x38>)
 80172d0:	009b      	lsls	r3, r3, #2
 80172d2:	4413      	add	r3, r2
 80172d4:	685b      	ldr	r3, [r3, #4]
 80172d6:	691b      	ldr	r3, [r3, #16]
 80172d8:	79fa      	ldrb	r2, [r7, #7]
 80172da:	4906      	ldr	r1, [pc, #24]	@ (80172f4 <disk_ioctl+0x38>)
 80172dc:	440a      	add	r2, r1
 80172de:	7a10      	ldrb	r0, [r2, #8]
 80172e0:	79b9      	ldrb	r1, [r7, #6]
 80172e2:	683a      	ldr	r2, [r7, #0]
 80172e4:	4798      	blx	r3
 80172e6:	4603      	mov	r3, r0
 80172e8:	73fb      	strb	r3, [r7, #15]
  return res;
 80172ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80172ec:	4618      	mov	r0, r3
 80172ee:	3710      	adds	r7, #16
 80172f0:	46bd      	mov	sp, r7
 80172f2:	bd80      	pop	{r7, pc}
 80172f4:	2000f98c 	.word	0x2000f98c

080172f8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80172f8:	b480      	push	{r7}
 80172fa:	b085      	sub	sp, #20
 80172fc:	af00      	add	r7, sp, #0
 80172fe:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	3301      	adds	r3, #1
 8017304:	781b      	ldrb	r3, [r3, #0]
 8017306:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8017308:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801730c:	021b      	lsls	r3, r3, #8
 801730e:	b21a      	sxth	r2, r3
 8017310:	687b      	ldr	r3, [r7, #4]
 8017312:	781b      	ldrb	r3, [r3, #0]
 8017314:	b21b      	sxth	r3, r3
 8017316:	4313      	orrs	r3, r2
 8017318:	b21b      	sxth	r3, r3
 801731a:	81fb      	strh	r3, [r7, #14]
	return rv;
 801731c:	89fb      	ldrh	r3, [r7, #14]
}
 801731e:	4618      	mov	r0, r3
 8017320:	3714      	adds	r7, #20
 8017322:	46bd      	mov	sp, r7
 8017324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017328:	4770      	bx	lr

0801732a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 801732a:	b480      	push	{r7}
 801732c:	b085      	sub	sp, #20
 801732e:	af00      	add	r7, sp, #0
 8017330:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	3303      	adds	r3, #3
 8017336:	781b      	ldrb	r3, [r3, #0]
 8017338:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 801733a:	68fb      	ldr	r3, [r7, #12]
 801733c:	021b      	lsls	r3, r3, #8
 801733e:	687a      	ldr	r2, [r7, #4]
 8017340:	3202      	adds	r2, #2
 8017342:	7812      	ldrb	r2, [r2, #0]
 8017344:	4313      	orrs	r3, r2
 8017346:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8017348:	68fb      	ldr	r3, [r7, #12]
 801734a:	021b      	lsls	r3, r3, #8
 801734c:	687a      	ldr	r2, [r7, #4]
 801734e:	3201      	adds	r2, #1
 8017350:	7812      	ldrb	r2, [r2, #0]
 8017352:	4313      	orrs	r3, r2
 8017354:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8017356:	68fb      	ldr	r3, [r7, #12]
 8017358:	021b      	lsls	r3, r3, #8
 801735a:	687a      	ldr	r2, [r7, #4]
 801735c:	7812      	ldrb	r2, [r2, #0]
 801735e:	4313      	orrs	r3, r2
 8017360:	60fb      	str	r3, [r7, #12]
	return rv;
 8017362:	68fb      	ldr	r3, [r7, #12]
}
 8017364:	4618      	mov	r0, r3
 8017366:	3714      	adds	r7, #20
 8017368:	46bd      	mov	sp, r7
 801736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801736e:	4770      	bx	lr

08017370 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8017370:	b480      	push	{r7}
 8017372:	b083      	sub	sp, #12
 8017374:	af00      	add	r7, sp, #0
 8017376:	6078      	str	r0, [r7, #4]
 8017378:	460b      	mov	r3, r1
 801737a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	1c5a      	adds	r2, r3, #1
 8017380:	607a      	str	r2, [r7, #4]
 8017382:	887a      	ldrh	r2, [r7, #2]
 8017384:	b2d2      	uxtb	r2, r2
 8017386:	701a      	strb	r2, [r3, #0]
 8017388:	887b      	ldrh	r3, [r7, #2]
 801738a:	0a1b      	lsrs	r3, r3, #8
 801738c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	1c5a      	adds	r2, r3, #1
 8017392:	607a      	str	r2, [r7, #4]
 8017394:	887a      	ldrh	r2, [r7, #2]
 8017396:	b2d2      	uxtb	r2, r2
 8017398:	701a      	strb	r2, [r3, #0]
}
 801739a:	bf00      	nop
 801739c:	370c      	adds	r7, #12
 801739e:	46bd      	mov	sp, r7
 80173a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173a4:	4770      	bx	lr

080173a6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80173a6:	b480      	push	{r7}
 80173a8:	b083      	sub	sp, #12
 80173aa:	af00      	add	r7, sp, #0
 80173ac:	6078      	str	r0, [r7, #4]
 80173ae:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80173b0:	687b      	ldr	r3, [r7, #4]
 80173b2:	1c5a      	adds	r2, r3, #1
 80173b4:	607a      	str	r2, [r7, #4]
 80173b6:	683a      	ldr	r2, [r7, #0]
 80173b8:	b2d2      	uxtb	r2, r2
 80173ba:	701a      	strb	r2, [r3, #0]
 80173bc:	683b      	ldr	r3, [r7, #0]
 80173be:	0a1b      	lsrs	r3, r3, #8
 80173c0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80173c2:	687b      	ldr	r3, [r7, #4]
 80173c4:	1c5a      	adds	r2, r3, #1
 80173c6:	607a      	str	r2, [r7, #4]
 80173c8:	683a      	ldr	r2, [r7, #0]
 80173ca:	b2d2      	uxtb	r2, r2
 80173cc:	701a      	strb	r2, [r3, #0]
 80173ce:	683b      	ldr	r3, [r7, #0]
 80173d0:	0a1b      	lsrs	r3, r3, #8
 80173d2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	1c5a      	adds	r2, r3, #1
 80173d8:	607a      	str	r2, [r7, #4]
 80173da:	683a      	ldr	r2, [r7, #0]
 80173dc:	b2d2      	uxtb	r2, r2
 80173de:	701a      	strb	r2, [r3, #0]
 80173e0:	683b      	ldr	r3, [r7, #0]
 80173e2:	0a1b      	lsrs	r3, r3, #8
 80173e4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	1c5a      	adds	r2, r3, #1
 80173ea:	607a      	str	r2, [r7, #4]
 80173ec:	683a      	ldr	r2, [r7, #0]
 80173ee:	b2d2      	uxtb	r2, r2
 80173f0:	701a      	strb	r2, [r3, #0]
}
 80173f2:	bf00      	nop
 80173f4:	370c      	adds	r7, #12
 80173f6:	46bd      	mov	sp, r7
 80173f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173fc:	4770      	bx	lr

080173fe <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80173fe:	b480      	push	{r7}
 8017400:	b087      	sub	sp, #28
 8017402:	af00      	add	r7, sp, #0
 8017404:	60f8      	str	r0, [r7, #12]
 8017406:	60b9      	str	r1, [r7, #8]
 8017408:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801740a:	68fb      	ldr	r3, [r7, #12]
 801740c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801740e:	68bb      	ldr	r3, [r7, #8]
 8017410:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	2b00      	cmp	r3, #0
 8017416:	d00d      	beq.n	8017434 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8017418:	693a      	ldr	r2, [r7, #16]
 801741a:	1c53      	adds	r3, r2, #1
 801741c:	613b      	str	r3, [r7, #16]
 801741e:	697b      	ldr	r3, [r7, #20]
 8017420:	1c59      	adds	r1, r3, #1
 8017422:	6179      	str	r1, [r7, #20]
 8017424:	7812      	ldrb	r2, [r2, #0]
 8017426:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	3b01      	subs	r3, #1
 801742c:	607b      	str	r3, [r7, #4]
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	2b00      	cmp	r3, #0
 8017432:	d1f1      	bne.n	8017418 <mem_cpy+0x1a>
	}
}
 8017434:	bf00      	nop
 8017436:	371c      	adds	r7, #28
 8017438:	46bd      	mov	sp, r7
 801743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801743e:	4770      	bx	lr

08017440 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8017440:	b480      	push	{r7}
 8017442:	b087      	sub	sp, #28
 8017444:	af00      	add	r7, sp, #0
 8017446:	60f8      	str	r0, [r7, #12]
 8017448:	60b9      	str	r1, [r7, #8]
 801744a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801744c:	68fb      	ldr	r3, [r7, #12]
 801744e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8017450:	697b      	ldr	r3, [r7, #20]
 8017452:	1c5a      	adds	r2, r3, #1
 8017454:	617a      	str	r2, [r7, #20]
 8017456:	68ba      	ldr	r2, [r7, #8]
 8017458:	b2d2      	uxtb	r2, r2
 801745a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	3b01      	subs	r3, #1
 8017460:	607b      	str	r3, [r7, #4]
 8017462:	687b      	ldr	r3, [r7, #4]
 8017464:	2b00      	cmp	r3, #0
 8017466:	d1f3      	bne.n	8017450 <mem_set+0x10>
}
 8017468:	bf00      	nop
 801746a:	bf00      	nop
 801746c:	371c      	adds	r7, #28
 801746e:	46bd      	mov	sp, r7
 8017470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017474:	4770      	bx	lr

08017476 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8017476:	b480      	push	{r7}
 8017478:	b089      	sub	sp, #36	@ 0x24
 801747a:	af00      	add	r7, sp, #0
 801747c:	60f8      	str	r0, [r7, #12]
 801747e:	60b9      	str	r1, [r7, #8]
 8017480:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8017482:	68fb      	ldr	r3, [r7, #12]
 8017484:	61fb      	str	r3, [r7, #28]
 8017486:	68bb      	ldr	r3, [r7, #8]
 8017488:	61bb      	str	r3, [r7, #24]
	int r = 0;
 801748a:	2300      	movs	r3, #0
 801748c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801748e:	69fb      	ldr	r3, [r7, #28]
 8017490:	1c5a      	adds	r2, r3, #1
 8017492:	61fa      	str	r2, [r7, #28]
 8017494:	781b      	ldrb	r3, [r3, #0]
 8017496:	4619      	mov	r1, r3
 8017498:	69bb      	ldr	r3, [r7, #24]
 801749a:	1c5a      	adds	r2, r3, #1
 801749c:	61ba      	str	r2, [r7, #24]
 801749e:	781b      	ldrb	r3, [r3, #0]
 80174a0:	1acb      	subs	r3, r1, r3
 80174a2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80174a4:	687b      	ldr	r3, [r7, #4]
 80174a6:	3b01      	subs	r3, #1
 80174a8:	607b      	str	r3, [r7, #4]
 80174aa:	687b      	ldr	r3, [r7, #4]
 80174ac:	2b00      	cmp	r3, #0
 80174ae:	d002      	beq.n	80174b6 <mem_cmp+0x40>
 80174b0:	697b      	ldr	r3, [r7, #20]
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	d0eb      	beq.n	801748e <mem_cmp+0x18>

	return r;
 80174b6:	697b      	ldr	r3, [r7, #20]
}
 80174b8:	4618      	mov	r0, r3
 80174ba:	3724      	adds	r7, #36	@ 0x24
 80174bc:	46bd      	mov	sp, r7
 80174be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174c2:	4770      	bx	lr

080174c4 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80174c4:	b480      	push	{r7}
 80174c6:	b083      	sub	sp, #12
 80174c8:	af00      	add	r7, sp, #0
 80174ca:	6078      	str	r0, [r7, #4]
 80174cc:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80174ce:	e002      	b.n	80174d6 <chk_chr+0x12>
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	3301      	adds	r3, #1
 80174d4:	607b      	str	r3, [r7, #4]
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	781b      	ldrb	r3, [r3, #0]
 80174da:	2b00      	cmp	r3, #0
 80174dc:	d005      	beq.n	80174ea <chk_chr+0x26>
 80174de:	687b      	ldr	r3, [r7, #4]
 80174e0:	781b      	ldrb	r3, [r3, #0]
 80174e2:	461a      	mov	r2, r3
 80174e4:	683b      	ldr	r3, [r7, #0]
 80174e6:	4293      	cmp	r3, r2
 80174e8:	d1f2      	bne.n	80174d0 <chk_chr+0xc>
	return *str;
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	781b      	ldrb	r3, [r3, #0]
}
 80174ee:	4618      	mov	r0, r3
 80174f0:	370c      	adds	r7, #12
 80174f2:	46bd      	mov	sp, r7
 80174f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174f8:	4770      	bx	lr

080174fa <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80174fa:	b580      	push	{r7, lr}
 80174fc:	b082      	sub	sp, #8
 80174fe:	af00      	add	r7, sp, #0
 8017500:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	2b00      	cmp	r3, #0
 8017506:	d009      	beq.n	801751c <lock_fs+0x22>
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	68db      	ldr	r3, [r3, #12]
 801750c:	4618      	mov	r0, r3
 801750e:	f002 fca4 	bl	8019e5a <ff_req_grant>
 8017512:	4603      	mov	r3, r0
 8017514:	2b00      	cmp	r3, #0
 8017516:	d001      	beq.n	801751c <lock_fs+0x22>
 8017518:	2301      	movs	r3, #1
 801751a:	e000      	b.n	801751e <lock_fs+0x24>
 801751c:	2300      	movs	r3, #0
}
 801751e:	4618      	mov	r0, r3
 8017520:	3708      	adds	r7, #8
 8017522:	46bd      	mov	sp, r7
 8017524:	bd80      	pop	{r7, pc}

08017526 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8017526:	b580      	push	{r7, lr}
 8017528:	b082      	sub	sp, #8
 801752a:	af00      	add	r7, sp, #0
 801752c:	6078      	str	r0, [r7, #4]
 801752e:	460b      	mov	r3, r1
 8017530:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8017532:	687b      	ldr	r3, [r7, #4]
 8017534:	2b00      	cmp	r3, #0
 8017536:	d00d      	beq.n	8017554 <unlock_fs+0x2e>
 8017538:	78fb      	ldrb	r3, [r7, #3]
 801753a:	2b0c      	cmp	r3, #12
 801753c:	d00a      	beq.n	8017554 <unlock_fs+0x2e>
 801753e:	78fb      	ldrb	r3, [r7, #3]
 8017540:	2b0b      	cmp	r3, #11
 8017542:	d007      	beq.n	8017554 <unlock_fs+0x2e>
 8017544:	78fb      	ldrb	r3, [r7, #3]
 8017546:	2b0f      	cmp	r3, #15
 8017548:	d004      	beq.n	8017554 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 801754a:	687b      	ldr	r3, [r7, #4]
 801754c:	68db      	ldr	r3, [r3, #12]
 801754e:	4618      	mov	r0, r3
 8017550:	f002 fc98 	bl	8019e84 <ff_rel_grant>
	}
}
 8017554:	bf00      	nop
 8017556:	3708      	adds	r7, #8
 8017558:	46bd      	mov	sp, r7
 801755a:	bd80      	pop	{r7, pc}

0801755c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801755c:	b480      	push	{r7}
 801755e:	b085      	sub	sp, #20
 8017560:	af00      	add	r7, sp, #0
 8017562:	6078      	str	r0, [r7, #4]
 8017564:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8017566:	2300      	movs	r3, #0
 8017568:	60bb      	str	r3, [r7, #8]
 801756a:	68bb      	ldr	r3, [r7, #8]
 801756c:	60fb      	str	r3, [r7, #12]
 801756e:	e029      	b.n	80175c4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8017570:	4a27      	ldr	r2, [pc, #156]	@ (8017610 <chk_lock+0xb4>)
 8017572:	68fb      	ldr	r3, [r7, #12]
 8017574:	011b      	lsls	r3, r3, #4
 8017576:	4413      	add	r3, r2
 8017578:	681b      	ldr	r3, [r3, #0]
 801757a:	2b00      	cmp	r3, #0
 801757c:	d01d      	beq.n	80175ba <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801757e:	4a24      	ldr	r2, [pc, #144]	@ (8017610 <chk_lock+0xb4>)
 8017580:	68fb      	ldr	r3, [r7, #12]
 8017582:	011b      	lsls	r3, r3, #4
 8017584:	4413      	add	r3, r2
 8017586:	681a      	ldr	r2, [r3, #0]
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	681b      	ldr	r3, [r3, #0]
 801758c:	429a      	cmp	r2, r3
 801758e:	d116      	bne.n	80175be <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8017590:	4a1f      	ldr	r2, [pc, #124]	@ (8017610 <chk_lock+0xb4>)
 8017592:	68fb      	ldr	r3, [r7, #12]
 8017594:	011b      	lsls	r3, r3, #4
 8017596:	4413      	add	r3, r2
 8017598:	3304      	adds	r3, #4
 801759a:	681a      	ldr	r2, [r3, #0]
 801759c:	687b      	ldr	r3, [r7, #4]
 801759e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80175a0:	429a      	cmp	r2, r3
 80175a2:	d10c      	bne.n	80175be <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80175a4:	4a1a      	ldr	r2, [pc, #104]	@ (8017610 <chk_lock+0xb4>)
 80175a6:	68fb      	ldr	r3, [r7, #12]
 80175a8:	011b      	lsls	r3, r3, #4
 80175aa:	4413      	add	r3, r2
 80175ac:	3308      	adds	r3, #8
 80175ae:	681a      	ldr	r2, [r3, #0]
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80175b4:	429a      	cmp	r2, r3
 80175b6:	d102      	bne.n	80175be <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80175b8:	e007      	b.n	80175ca <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80175ba:	2301      	movs	r3, #1
 80175bc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80175be:	68fb      	ldr	r3, [r7, #12]
 80175c0:	3301      	adds	r3, #1
 80175c2:	60fb      	str	r3, [r7, #12]
 80175c4:	68fb      	ldr	r3, [r7, #12]
 80175c6:	2b01      	cmp	r3, #1
 80175c8:	d9d2      	bls.n	8017570 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80175ca:	68fb      	ldr	r3, [r7, #12]
 80175cc:	2b02      	cmp	r3, #2
 80175ce:	d109      	bne.n	80175e4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80175d0:	68bb      	ldr	r3, [r7, #8]
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d102      	bne.n	80175dc <chk_lock+0x80>
 80175d6:	683b      	ldr	r3, [r7, #0]
 80175d8:	2b02      	cmp	r3, #2
 80175da:	d101      	bne.n	80175e0 <chk_lock+0x84>
 80175dc:	2300      	movs	r3, #0
 80175de:	e010      	b.n	8017602 <chk_lock+0xa6>
 80175e0:	2312      	movs	r3, #18
 80175e2:	e00e      	b.n	8017602 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80175e4:	683b      	ldr	r3, [r7, #0]
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	d108      	bne.n	80175fc <chk_lock+0xa0>
 80175ea:	4a09      	ldr	r2, [pc, #36]	@ (8017610 <chk_lock+0xb4>)
 80175ec:	68fb      	ldr	r3, [r7, #12]
 80175ee:	011b      	lsls	r3, r3, #4
 80175f0:	4413      	add	r3, r2
 80175f2:	330c      	adds	r3, #12
 80175f4:	881b      	ldrh	r3, [r3, #0]
 80175f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80175fa:	d101      	bne.n	8017600 <chk_lock+0xa4>
 80175fc:	2310      	movs	r3, #16
 80175fe:	e000      	b.n	8017602 <chk_lock+0xa6>
 8017600:	2300      	movs	r3, #0
}
 8017602:	4618      	mov	r0, r3
 8017604:	3714      	adds	r7, #20
 8017606:	46bd      	mov	sp, r7
 8017608:	f85d 7b04 	ldr.w	r7, [sp], #4
 801760c:	4770      	bx	lr
 801760e:	bf00      	nop
 8017610:	2000f96c 	.word	0x2000f96c

08017614 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8017614:	b480      	push	{r7}
 8017616:	b083      	sub	sp, #12
 8017618:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801761a:	2300      	movs	r3, #0
 801761c:	607b      	str	r3, [r7, #4]
 801761e:	e002      	b.n	8017626 <enq_lock+0x12>
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	3301      	adds	r3, #1
 8017624:	607b      	str	r3, [r7, #4]
 8017626:	687b      	ldr	r3, [r7, #4]
 8017628:	2b01      	cmp	r3, #1
 801762a:	d806      	bhi.n	801763a <enq_lock+0x26>
 801762c:	4a09      	ldr	r2, [pc, #36]	@ (8017654 <enq_lock+0x40>)
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	011b      	lsls	r3, r3, #4
 8017632:	4413      	add	r3, r2
 8017634:	681b      	ldr	r3, [r3, #0]
 8017636:	2b00      	cmp	r3, #0
 8017638:	d1f2      	bne.n	8017620 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801763a:	687b      	ldr	r3, [r7, #4]
 801763c:	2b02      	cmp	r3, #2
 801763e:	bf14      	ite	ne
 8017640:	2301      	movne	r3, #1
 8017642:	2300      	moveq	r3, #0
 8017644:	b2db      	uxtb	r3, r3
}
 8017646:	4618      	mov	r0, r3
 8017648:	370c      	adds	r7, #12
 801764a:	46bd      	mov	sp, r7
 801764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017650:	4770      	bx	lr
 8017652:	bf00      	nop
 8017654:	2000f96c 	.word	0x2000f96c

08017658 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8017658:	b480      	push	{r7}
 801765a:	b085      	sub	sp, #20
 801765c:	af00      	add	r7, sp, #0
 801765e:	6078      	str	r0, [r7, #4]
 8017660:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8017662:	2300      	movs	r3, #0
 8017664:	60fb      	str	r3, [r7, #12]
 8017666:	e01f      	b.n	80176a8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8017668:	4a41      	ldr	r2, [pc, #260]	@ (8017770 <inc_lock+0x118>)
 801766a:	68fb      	ldr	r3, [r7, #12]
 801766c:	011b      	lsls	r3, r3, #4
 801766e:	4413      	add	r3, r2
 8017670:	681a      	ldr	r2, [r3, #0]
 8017672:	687b      	ldr	r3, [r7, #4]
 8017674:	681b      	ldr	r3, [r3, #0]
 8017676:	429a      	cmp	r2, r3
 8017678:	d113      	bne.n	80176a2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801767a:	4a3d      	ldr	r2, [pc, #244]	@ (8017770 <inc_lock+0x118>)
 801767c:	68fb      	ldr	r3, [r7, #12]
 801767e:	011b      	lsls	r3, r3, #4
 8017680:	4413      	add	r3, r2
 8017682:	3304      	adds	r3, #4
 8017684:	681a      	ldr	r2, [r3, #0]
 8017686:	687b      	ldr	r3, [r7, #4]
 8017688:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801768a:	429a      	cmp	r2, r3
 801768c:	d109      	bne.n	80176a2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801768e:	4a38      	ldr	r2, [pc, #224]	@ (8017770 <inc_lock+0x118>)
 8017690:	68fb      	ldr	r3, [r7, #12]
 8017692:	011b      	lsls	r3, r3, #4
 8017694:	4413      	add	r3, r2
 8017696:	3308      	adds	r3, #8
 8017698:	681a      	ldr	r2, [r3, #0]
 801769a:	687b      	ldr	r3, [r7, #4]
 801769c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801769e:	429a      	cmp	r2, r3
 80176a0:	d006      	beq.n	80176b0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80176a2:	68fb      	ldr	r3, [r7, #12]
 80176a4:	3301      	adds	r3, #1
 80176a6:	60fb      	str	r3, [r7, #12]
 80176a8:	68fb      	ldr	r3, [r7, #12]
 80176aa:	2b01      	cmp	r3, #1
 80176ac:	d9dc      	bls.n	8017668 <inc_lock+0x10>
 80176ae:	e000      	b.n	80176b2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80176b0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80176b2:	68fb      	ldr	r3, [r7, #12]
 80176b4:	2b02      	cmp	r3, #2
 80176b6:	d132      	bne.n	801771e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80176b8:	2300      	movs	r3, #0
 80176ba:	60fb      	str	r3, [r7, #12]
 80176bc:	e002      	b.n	80176c4 <inc_lock+0x6c>
 80176be:	68fb      	ldr	r3, [r7, #12]
 80176c0:	3301      	adds	r3, #1
 80176c2:	60fb      	str	r3, [r7, #12]
 80176c4:	68fb      	ldr	r3, [r7, #12]
 80176c6:	2b01      	cmp	r3, #1
 80176c8:	d806      	bhi.n	80176d8 <inc_lock+0x80>
 80176ca:	4a29      	ldr	r2, [pc, #164]	@ (8017770 <inc_lock+0x118>)
 80176cc:	68fb      	ldr	r3, [r7, #12]
 80176ce:	011b      	lsls	r3, r3, #4
 80176d0:	4413      	add	r3, r2
 80176d2:	681b      	ldr	r3, [r3, #0]
 80176d4:	2b00      	cmp	r3, #0
 80176d6:	d1f2      	bne.n	80176be <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80176d8:	68fb      	ldr	r3, [r7, #12]
 80176da:	2b02      	cmp	r3, #2
 80176dc:	d101      	bne.n	80176e2 <inc_lock+0x8a>
 80176de:	2300      	movs	r3, #0
 80176e0:	e040      	b.n	8017764 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	681a      	ldr	r2, [r3, #0]
 80176e6:	4922      	ldr	r1, [pc, #136]	@ (8017770 <inc_lock+0x118>)
 80176e8:	68fb      	ldr	r3, [r7, #12]
 80176ea:	011b      	lsls	r3, r3, #4
 80176ec:	440b      	add	r3, r1
 80176ee:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80176f0:	687b      	ldr	r3, [r7, #4]
 80176f2:	689a      	ldr	r2, [r3, #8]
 80176f4:	491e      	ldr	r1, [pc, #120]	@ (8017770 <inc_lock+0x118>)
 80176f6:	68fb      	ldr	r3, [r7, #12]
 80176f8:	011b      	lsls	r3, r3, #4
 80176fa:	440b      	add	r3, r1
 80176fc:	3304      	adds	r3, #4
 80176fe:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	695a      	ldr	r2, [r3, #20]
 8017704:	491a      	ldr	r1, [pc, #104]	@ (8017770 <inc_lock+0x118>)
 8017706:	68fb      	ldr	r3, [r7, #12]
 8017708:	011b      	lsls	r3, r3, #4
 801770a:	440b      	add	r3, r1
 801770c:	3308      	adds	r3, #8
 801770e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8017710:	4a17      	ldr	r2, [pc, #92]	@ (8017770 <inc_lock+0x118>)
 8017712:	68fb      	ldr	r3, [r7, #12]
 8017714:	011b      	lsls	r3, r3, #4
 8017716:	4413      	add	r3, r2
 8017718:	330c      	adds	r3, #12
 801771a:	2200      	movs	r2, #0
 801771c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801771e:	683b      	ldr	r3, [r7, #0]
 8017720:	2b00      	cmp	r3, #0
 8017722:	d009      	beq.n	8017738 <inc_lock+0xe0>
 8017724:	4a12      	ldr	r2, [pc, #72]	@ (8017770 <inc_lock+0x118>)
 8017726:	68fb      	ldr	r3, [r7, #12]
 8017728:	011b      	lsls	r3, r3, #4
 801772a:	4413      	add	r3, r2
 801772c:	330c      	adds	r3, #12
 801772e:	881b      	ldrh	r3, [r3, #0]
 8017730:	2b00      	cmp	r3, #0
 8017732:	d001      	beq.n	8017738 <inc_lock+0xe0>
 8017734:	2300      	movs	r3, #0
 8017736:	e015      	b.n	8017764 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8017738:	683b      	ldr	r3, [r7, #0]
 801773a:	2b00      	cmp	r3, #0
 801773c:	d108      	bne.n	8017750 <inc_lock+0xf8>
 801773e:	4a0c      	ldr	r2, [pc, #48]	@ (8017770 <inc_lock+0x118>)
 8017740:	68fb      	ldr	r3, [r7, #12]
 8017742:	011b      	lsls	r3, r3, #4
 8017744:	4413      	add	r3, r2
 8017746:	330c      	adds	r3, #12
 8017748:	881b      	ldrh	r3, [r3, #0]
 801774a:	3301      	adds	r3, #1
 801774c:	b29a      	uxth	r2, r3
 801774e:	e001      	b.n	8017754 <inc_lock+0xfc>
 8017750:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017754:	4906      	ldr	r1, [pc, #24]	@ (8017770 <inc_lock+0x118>)
 8017756:	68fb      	ldr	r3, [r7, #12]
 8017758:	011b      	lsls	r3, r3, #4
 801775a:	440b      	add	r3, r1
 801775c:	330c      	adds	r3, #12
 801775e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8017760:	68fb      	ldr	r3, [r7, #12]
 8017762:	3301      	adds	r3, #1
}
 8017764:	4618      	mov	r0, r3
 8017766:	3714      	adds	r7, #20
 8017768:	46bd      	mov	sp, r7
 801776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801776e:	4770      	bx	lr
 8017770:	2000f96c 	.word	0x2000f96c

08017774 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8017774:	b480      	push	{r7}
 8017776:	b085      	sub	sp, #20
 8017778:	af00      	add	r7, sp, #0
 801777a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 801777c:	687b      	ldr	r3, [r7, #4]
 801777e:	3b01      	subs	r3, #1
 8017780:	607b      	str	r3, [r7, #4]
 8017782:	687b      	ldr	r3, [r7, #4]
 8017784:	2b01      	cmp	r3, #1
 8017786:	d825      	bhi.n	80177d4 <dec_lock+0x60>
		n = Files[i].ctr;
 8017788:	4a17      	ldr	r2, [pc, #92]	@ (80177e8 <dec_lock+0x74>)
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	011b      	lsls	r3, r3, #4
 801778e:	4413      	add	r3, r2
 8017790:	330c      	adds	r3, #12
 8017792:	881b      	ldrh	r3, [r3, #0]
 8017794:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8017796:	89fb      	ldrh	r3, [r7, #14]
 8017798:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801779c:	d101      	bne.n	80177a2 <dec_lock+0x2e>
 801779e:	2300      	movs	r3, #0
 80177a0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80177a2:	89fb      	ldrh	r3, [r7, #14]
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d002      	beq.n	80177ae <dec_lock+0x3a>
 80177a8:	89fb      	ldrh	r3, [r7, #14]
 80177aa:	3b01      	subs	r3, #1
 80177ac:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80177ae:	4a0e      	ldr	r2, [pc, #56]	@ (80177e8 <dec_lock+0x74>)
 80177b0:	687b      	ldr	r3, [r7, #4]
 80177b2:	011b      	lsls	r3, r3, #4
 80177b4:	4413      	add	r3, r2
 80177b6:	330c      	adds	r3, #12
 80177b8:	89fa      	ldrh	r2, [r7, #14]
 80177ba:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80177bc:	89fb      	ldrh	r3, [r7, #14]
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d105      	bne.n	80177ce <dec_lock+0x5a>
 80177c2:	4a09      	ldr	r2, [pc, #36]	@ (80177e8 <dec_lock+0x74>)
 80177c4:	687b      	ldr	r3, [r7, #4]
 80177c6:	011b      	lsls	r3, r3, #4
 80177c8:	4413      	add	r3, r2
 80177ca:	2200      	movs	r2, #0
 80177cc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80177ce:	2300      	movs	r3, #0
 80177d0:	737b      	strb	r3, [r7, #13]
 80177d2:	e001      	b.n	80177d8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80177d4:	2302      	movs	r3, #2
 80177d6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80177d8:	7b7b      	ldrb	r3, [r7, #13]
}
 80177da:	4618      	mov	r0, r3
 80177dc:	3714      	adds	r7, #20
 80177de:	46bd      	mov	sp, r7
 80177e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177e4:	4770      	bx	lr
 80177e6:	bf00      	nop
 80177e8:	2000f96c 	.word	0x2000f96c

080177ec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80177ec:	b480      	push	{r7}
 80177ee:	b085      	sub	sp, #20
 80177f0:	af00      	add	r7, sp, #0
 80177f2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80177f4:	2300      	movs	r3, #0
 80177f6:	60fb      	str	r3, [r7, #12]
 80177f8:	e010      	b.n	801781c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80177fa:	4a0d      	ldr	r2, [pc, #52]	@ (8017830 <clear_lock+0x44>)
 80177fc:	68fb      	ldr	r3, [r7, #12]
 80177fe:	011b      	lsls	r3, r3, #4
 8017800:	4413      	add	r3, r2
 8017802:	681b      	ldr	r3, [r3, #0]
 8017804:	687a      	ldr	r2, [r7, #4]
 8017806:	429a      	cmp	r2, r3
 8017808:	d105      	bne.n	8017816 <clear_lock+0x2a>
 801780a:	4a09      	ldr	r2, [pc, #36]	@ (8017830 <clear_lock+0x44>)
 801780c:	68fb      	ldr	r3, [r7, #12]
 801780e:	011b      	lsls	r3, r3, #4
 8017810:	4413      	add	r3, r2
 8017812:	2200      	movs	r2, #0
 8017814:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8017816:	68fb      	ldr	r3, [r7, #12]
 8017818:	3301      	adds	r3, #1
 801781a:	60fb      	str	r3, [r7, #12]
 801781c:	68fb      	ldr	r3, [r7, #12]
 801781e:	2b01      	cmp	r3, #1
 8017820:	d9eb      	bls.n	80177fa <clear_lock+0xe>
	}
}
 8017822:	bf00      	nop
 8017824:	bf00      	nop
 8017826:	3714      	adds	r7, #20
 8017828:	46bd      	mov	sp, r7
 801782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801782e:	4770      	bx	lr
 8017830:	2000f96c 	.word	0x2000f96c

08017834 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8017834:	b580      	push	{r7, lr}
 8017836:	b086      	sub	sp, #24
 8017838:	af00      	add	r7, sp, #0
 801783a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 801783c:	2300      	movs	r3, #0
 801783e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	78db      	ldrb	r3, [r3, #3]
 8017844:	2b00      	cmp	r3, #0
 8017846:	d034      	beq.n	80178b2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801784c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801784e:	687b      	ldr	r3, [r7, #4]
 8017850:	7858      	ldrb	r0, [r3, #1]
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8017858:	2301      	movs	r3, #1
 801785a:	697a      	ldr	r2, [r7, #20]
 801785c:	f7ff fd0e 	bl	801727c <disk_write>
 8017860:	4603      	mov	r3, r0
 8017862:	2b00      	cmp	r3, #0
 8017864:	d002      	beq.n	801786c <sync_window+0x38>
			res = FR_DISK_ERR;
 8017866:	2301      	movs	r3, #1
 8017868:	73fb      	strb	r3, [r7, #15]
 801786a:	e022      	b.n	80178b2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 801786c:	687b      	ldr	r3, [r7, #4]
 801786e:	2200      	movs	r2, #0
 8017870:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8017872:	687b      	ldr	r3, [r7, #4]
 8017874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017876:	697a      	ldr	r2, [r7, #20]
 8017878:	1ad2      	subs	r2, r2, r3
 801787a:	687b      	ldr	r3, [r7, #4]
 801787c:	69db      	ldr	r3, [r3, #28]
 801787e:	429a      	cmp	r2, r3
 8017880:	d217      	bcs.n	80178b2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	789b      	ldrb	r3, [r3, #2]
 8017886:	613b      	str	r3, [r7, #16]
 8017888:	e010      	b.n	80178ac <sync_window+0x78>
					wsect += fs->fsize;
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	69db      	ldr	r3, [r3, #28]
 801788e:	697a      	ldr	r2, [r7, #20]
 8017890:	4413      	add	r3, r2
 8017892:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8017894:	687b      	ldr	r3, [r7, #4]
 8017896:	7858      	ldrb	r0, [r3, #1]
 8017898:	687b      	ldr	r3, [r7, #4]
 801789a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801789e:	2301      	movs	r3, #1
 80178a0:	697a      	ldr	r2, [r7, #20]
 80178a2:	f7ff fceb 	bl	801727c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80178a6:	693b      	ldr	r3, [r7, #16]
 80178a8:	3b01      	subs	r3, #1
 80178aa:	613b      	str	r3, [r7, #16]
 80178ac:	693b      	ldr	r3, [r7, #16]
 80178ae:	2b01      	cmp	r3, #1
 80178b0:	d8eb      	bhi.n	801788a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80178b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80178b4:	4618      	mov	r0, r3
 80178b6:	3718      	adds	r7, #24
 80178b8:	46bd      	mov	sp, r7
 80178ba:	bd80      	pop	{r7, pc}

080178bc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80178bc:	b580      	push	{r7, lr}
 80178be:	b084      	sub	sp, #16
 80178c0:	af00      	add	r7, sp, #0
 80178c2:	6078      	str	r0, [r7, #4]
 80178c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80178c6:	2300      	movs	r3, #0
 80178c8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80178ca:	687b      	ldr	r3, [r7, #4]
 80178cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80178ce:	683a      	ldr	r2, [r7, #0]
 80178d0:	429a      	cmp	r2, r3
 80178d2:	d01b      	beq.n	801790c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80178d4:	6878      	ldr	r0, [r7, #4]
 80178d6:	f7ff ffad 	bl	8017834 <sync_window>
 80178da:	4603      	mov	r3, r0
 80178dc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80178de:	7bfb      	ldrb	r3, [r7, #15]
 80178e0:	2b00      	cmp	r3, #0
 80178e2:	d113      	bne.n	801790c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80178e4:	687b      	ldr	r3, [r7, #4]
 80178e6:	7858      	ldrb	r0, [r3, #1]
 80178e8:	687b      	ldr	r3, [r7, #4]
 80178ea:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80178ee:	2301      	movs	r3, #1
 80178f0:	683a      	ldr	r2, [r7, #0]
 80178f2:	f7ff fca3 	bl	801723c <disk_read>
 80178f6:	4603      	mov	r3, r0
 80178f8:	2b00      	cmp	r3, #0
 80178fa:	d004      	beq.n	8017906 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80178fc:	f04f 33ff 	mov.w	r3, #4294967295
 8017900:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8017902:	2301      	movs	r3, #1
 8017904:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8017906:	687b      	ldr	r3, [r7, #4]
 8017908:	683a      	ldr	r2, [r7, #0]
 801790a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 801790c:	7bfb      	ldrb	r3, [r7, #15]
}
 801790e:	4618      	mov	r0, r3
 8017910:	3710      	adds	r7, #16
 8017912:	46bd      	mov	sp, r7
 8017914:	bd80      	pop	{r7, pc}
	...

08017918 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8017918:	b580      	push	{r7, lr}
 801791a:	b084      	sub	sp, #16
 801791c:	af00      	add	r7, sp, #0
 801791e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8017920:	6878      	ldr	r0, [r7, #4]
 8017922:	f7ff ff87 	bl	8017834 <sync_window>
 8017926:	4603      	mov	r3, r0
 8017928:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801792a:	7bfb      	ldrb	r3, [r7, #15]
 801792c:	2b00      	cmp	r3, #0
 801792e:	d158      	bne.n	80179e2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8017930:	687b      	ldr	r3, [r7, #4]
 8017932:	781b      	ldrb	r3, [r3, #0]
 8017934:	2b03      	cmp	r3, #3
 8017936:	d148      	bne.n	80179ca <sync_fs+0xb2>
 8017938:	687b      	ldr	r3, [r7, #4]
 801793a:	791b      	ldrb	r3, [r3, #4]
 801793c:	2b01      	cmp	r3, #1
 801793e:	d144      	bne.n	80179ca <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	3334      	adds	r3, #52	@ 0x34
 8017944:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017948:	2100      	movs	r1, #0
 801794a:	4618      	mov	r0, r3
 801794c:	f7ff fd78 	bl	8017440 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	3334      	adds	r3, #52	@ 0x34
 8017954:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8017958:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 801795c:	4618      	mov	r0, r3
 801795e:	f7ff fd07 	bl	8017370 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8017962:	687b      	ldr	r3, [r7, #4]
 8017964:	3334      	adds	r3, #52	@ 0x34
 8017966:	4921      	ldr	r1, [pc, #132]	@ (80179ec <sync_fs+0xd4>)
 8017968:	4618      	mov	r0, r3
 801796a:	f7ff fd1c 	bl	80173a6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	3334      	adds	r3, #52	@ 0x34
 8017972:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8017976:	491e      	ldr	r1, [pc, #120]	@ (80179f0 <sync_fs+0xd8>)
 8017978:	4618      	mov	r0, r3
 801797a:	f7ff fd14 	bl	80173a6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801797e:	687b      	ldr	r3, [r7, #4]
 8017980:	3334      	adds	r3, #52	@ 0x34
 8017982:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8017986:	687b      	ldr	r3, [r7, #4]
 8017988:	695b      	ldr	r3, [r3, #20]
 801798a:	4619      	mov	r1, r3
 801798c:	4610      	mov	r0, r2
 801798e:	f7ff fd0a 	bl	80173a6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8017992:	687b      	ldr	r3, [r7, #4]
 8017994:	3334      	adds	r3, #52	@ 0x34
 8017996:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 801799a:	687b      	ldr	r3, [r7, #4]
 801799c:	691b      	ldr	r3, [r3, #16]
 801799e:	4619      	mov	r1, r3
 80179a0:	4610      	mov	r0, r2
 80179a2:	f7ff fd00 	bl	80173a6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80179a6:	687b      	ldr	r3, [r7, #4]
 80179a8:	6a1b      	ldr	r3, [r3, #32]
 80179aa:	1c5a      	adds	r2, r3, #1
 80179ac:	687b      	ldr	r3, [r7, #4]
 80179ae:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80179b0:	687b      	ldr	r3, [r7, #4]
 80179b2:	7858      	ldrb	r0, [r3, #1]
 80179b4:	687b      	ldr	r3, [r7, #4]
 80179b6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80179ba:	687b      	ldr	r3, [r7, #4]
 80179bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80179be:	2301      	movs	r3, #1
 80179c0:	f7ff fc5c 	bl	801727c <disk_write>
			fs->fsi_flag = 0;
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	2200      	movs	r2, #0
 80179c8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	785b      	ldrb	r3, [r3, #1]
 80179ce:	2200      	movs	r2, #0
 80179d0:	2100      	movs	r1, #0
 80179d2:	4618      	mov	r0, r3
 80179d4:	f7ff fc72 	bl	80172bc <disk_ioctl>
 80179d8:	4603      	mov	r3, r0
 80179da:	2b00      	cmp	r3, #0
 80179dc:	d001      	beq.n	80179e2 <sync_fs+0xca>
 80179de:	2301      	movs	r3, #1
 80179e0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80179e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80179e4:	4618      	mov	r0, r3
 80179e6:	3710      	adds	r7, #16
 80179e8:	46bd      	mov	sp, r7
 80179ea:	bd80      	pop	{r7, pc}
 80179ec:	41615252 	.word	0x41615252
 80179f0:	61417272 	.word	0x61417272

080179f4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80179f4:	b480      	push	{r7}
 80179f6:	b083      	sub	sp, #12
 80179f8:	af00      	add	r7, sp, #0
 80179fa:	6078      	str	r0, [r7, #4]
 80179fc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80179fe:	683b      	ldr	r3, [r7, #0]
 8017a00:	3b02      	subs	r3, #2
 8017a02:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	699b      	ldr	r3, [r3, #24]
 8017a08:	3b02      	subs	r3, #2
 8017a0a:	683a      	ldr	r2, [r7, #0]
 8017a0c:	429a      	cmp	r2, r3
 8017a0e:	d301      	bcc.n	8017a14 <clust2sect+0x20>
 8017a10:	2300      	movs	r3, #0
 8017a12:	e008      	b.n	8017a26 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	895b      	ldrh	r3, [r3, #10]
 8017a18:	461a      	mov	r2, r3
 8017a1a:	683b      	ldr	r3, [r7, #0]
 8017a1c:	fb03 f202 	mul.w	r2, r3, r2
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a24:	4413      	add	r3, r2
}
 8017a26:	4618      	mov	r0, r3
 8017a28:	370c      	adds	r7, #12
 8017a2a:	46bd      	mov	sp, r7
 8017a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a30:	4770      	bx	lr

08017a32 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8017a32:	b580      	push	{r7, lr}
 8017a34:	b086      	sub	sp, #24
 8017a36:	af00      	add	r7, sp, #0
 8017a38:	6078      	str	r0, [r7, #4]
 8017a3a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	681b      	ldr	r3, [r3, #0]
 8017a40:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8017a42:	683b      	ldr	r3, [r7, #0]
 8017a44:	2b01      	cmp	r3, #1
 8017a46:	d904      	bls.n	8017a52 <get_fat+0x20>
 8017a48:	693b      	ldr	r3, [r7, #16]
 8017a4a:	699b      	ldr	r3, [r3, #24]
 8017a4c:	683a      	ldr	r2, [r7, #0]
 8017a4e:	429a      	cmp	r2, r3
 8017a50:	d302      	bcc.n	8017a58 <get_fat+0x26>
		val = 1;	/* Internal error */
 8017a52:	2301      	movs	r3, #1
 8017a54:	617b      	str	r3, [r7, #20]
 8017a56:	e08e      	b.n	8017b76 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8017a58:	f04f 33ff 	mov.w	r3, #4294967295
 8017a5c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8017a5e:	693b      	ldr	r3, [r7, #16]
 8017a60:	781b      	ldrb	r3, [r3, #0]
 8017a62:	2b03      	cmp	r3, #3
 8017a64:	d061      	beq.n	8017b2a <get_fat+0xf8>
 8017a66:	2b03      	cmp	r3, #3
 8017a68:	dc7b      	bgt.n	8017b62 <get_fat+0x130>
 8017a6a:	2b01      	cmp	r3, #1
 8017a6c:	d002      	beq.n	8017a74 <get_fat+0x42>
 8017a6e:	2b02      	cmp	r3, #2
 8017a70:	d041      	beq.n	8017af6 <get_fat+0xc4>
 8017a72:	e076      	b.n	8017b62 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8017a74:	683b      	ldr	r3, [r7, #0]
 8017a76:	60fb      	str	r3, [r7, #12]
 8017a78:	68fb      	ldr	r3, [r7, #12]
 8017a7a:	085b      	lsrs	r3, r3, #1
 8017a7c:	68fa      	ldr	r2, [r7, #12]
 8017a7e:	4413      	add	r3, r2
 8017a80:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017a82:	693b      	ldr	r3, [r7, #16]
 8017a84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017a86:	68fb      	ldr	r3, [r7, #12]
 8017a88:	0a5b      	lsrs	r3, r3, #9
 8017a8a:	4413      	add	r3, r2
 8017a8c:	4619      	mov	r1, r3
 8017a8e:	6938      	ldr	r0, [r7, #16]
 8017a90:	f7ff ff14 	bl	80178bc <move_window>
 8017a94:	4603      	mov	r3, r0
 8017a96:	2b00      	cmp	r3, #0
 8017a98:	d166      	bne.n	8017b68 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8017a9a:	68fb      	ldr	r3, [r7, #12]
 8017a9c:	1c5a      	adds	r2, r3, #1
 8017a9e:	60fa      	str	r2, [r7, #12]
 8017aa0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017aa4:	693a      	ldr	r2, [r7, #16]
 8017aa6:	4413      	add	r3, r2
 8017aa8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8017aac:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017aae:	693b      	ldr	r3, [r7, #16]
 8017ab0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017ab2:	68fb      	ldr	r3, [r7, #12]
 8017ab4:	0a5b      	lsrs	r3, r3, #9
 8017ab6:	4413      	add	r3, r2
 8017ab8:	4619      	mov	r1, r3
 8017aba:	6938      	ldr	r0, [r7, #16]
 8017abc:	f7ff fefe 	bl	80178bc <move_window>
 8017ac0:	4603      	mov	r3, r0
 8017ac2:	2b00      	cmp	r3, #0
 8017ac4:	d152      	bne.n	8017b6c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8017ac6:	68fb      	ldr	r3, [r7, #12]
 8017ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017acc:	693a      	ldr	r2, [r7, #16]
 8017ace:	4413      	add	r3, r2
 8017ad0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8017ad4:	021b      	lsls	r3, r3, #8
 8017ad6:	68ba      	ldr	r2, [r7, #8]
 8017ad8:	4313      	orrs	r3, r2
 8017ada:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8017adc:	683b      	ldr	r3, [r7, #0]
 8017ade:	f003 0301 	and.w	r3, r3, #1
 8017ae2:	2b00      	cmp	r3, #0
 8017ae4:	d002      	beq.n	8017aec <get_fat+0xba>
 8017ae6:	68bb      	ldr	r3, [r7, #8]
 8017ae8:	091b      	lsrs	r3, r3, #4
 8017aea:	e002      	b.n	8017af2 <get_fat+0xc0>
 8017aec:	68bb      	ldr	r3, [r7, #8]
 8017aee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8017af2:	617b      	str	r3, [r7, #20]
			break;
 8017af4:	e03f      	b.n	8017b76 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8017af6:	693b      	ldr	r3, [r7, #16]
 8017af8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017afa:	683b      	ldr	r3, [r7, #0]
 8017afc:	0a1b      	lsrs	r3, r3, #8
 8017afe:	4413      	add	r3, r2
 8017b00:	4619      	mov	r1, r3
 8017b02:	6938      	ldr	r0, [r7, #16]
 8017b04:	f7ff feda 	bl	80178bc <move_window>
 8017b08:	4603      	mov	r3, r0
 8017b0a:	2b00      	cmp	r3, #0
 8017b0c:	d130      	bne.n	8017b70 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8017b0e:	693b      	ldr	r3, [r7, #16]
 8017b10:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8017b14:	683b      	ldr	r3, [r7, #0]
 8017b16:	005b      	lsls	r3, r3, #1
 8017b18:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8017b1c:	4413      	add	r3, r2
 8017b1e:	4618      	mov	r0, r3
 8017b20:	f7ff fbea 	bl	80172f8 <ld_word>
 8017b24:	4603      	mov	r3, r0
 8017b26:	617b      	str	r3, [r7, #20]
			break;
 8017b28:	e025      	b.n	8017b76 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8017b2a:	693b      	ldr	r3, [r7, #16]
 8017b2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017b2e:	683b      	ldr	r3, [r7, #0]
 8017b30:	09db      	lsrs	r3, r3, #7
 8017b32:	4413      	add	r3, r2
 8017b34:	4619      	mov	r1, r3
 8017b36:	6938      	ldr	r0, [r7, #16]
 8017b38:	f7ff fec0 	bl	80178bc <move_window>
 8017b3c:	4603      	mov	r3, r0
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	d118      	bne.n	8017b74 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8017b42:	693b      	ldr	r3, [r7, #16]
 8017b44:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8017b48:	683b      	ldr	r3, [r7, #0]
 8017b4a:	009b      	lsls	r3, r3, #2
 8017b4c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8017b50:	4413      	add	r3, r2
 8017b52:	4618      	mov	r0, r3
 8017b54:	f7ff fbe9 	bl	801732a <ld_dword>
 8017b58:	4603      	mov	r3, r0
 8017b5a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8017b5e:	617b      	str	r3, [r7, #20]
			break;
 8017b60:	e009      	b.n	8017b76 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8017b62:	2301      	movs	r3, #1
 8017b64:	617b      	str	r3, [r7, #20]
 8017b66:	e006      	b.n	8017b76 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017b68:	bf00      	nop
 8017b6a:	e004      	b.n	8017b76 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8017b6c:	bf00      	nop
 8017b6e:	e002      	b.n	8017b76 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8017b70:	bf00      	nop
 8017b72:	e000      	b.n	8017b76 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8017b74:	bf00      	nop
		}
	}

	return val;
 8017b76:	697b      	ldr	r3, [r7, #20]
}
 8017b78:	4618      	mov	r0, r3
 8017b7a:	3718      	adds	r7, #24
 8017b7c:	46bd      	mov	sp, r7
 8017b7e:	bd80      	pop	{r7, pc}

08017b80 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8017b80:	b590      	push	{r4, r7, lr}
 8017b82:	b089      	sub	sp, #36	@ 0x24
 8017b84:	af00      	add	r7, sp, #0
 8017b86:	60f8      	str	r0, [r7, #12]
 8017b88:	60b9      	str	r1, [r7, #8]
 8017b8a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8017b8c:	2302      	movs	r3, #2
 8017b8e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8017b90:	68bb      	ldr	r3, [r7, #8]
 8017b92:	2b01      	cmp	r3, #1
 8017b94:	f240 80d9 	bls.w	8017d4a <put_fat+0x1ca>
 8017b98:	68fb      	ldr	r3, [r7, #12]
 8017b9a:	699b      	ldr	r3, [r3, #24]
 8017b9c:	68ba      	ldr	r2, [r7, #8]
 8017b9e:	429a      	cmp	r2, r3
 8017ba0:	f080 80d3 	bcs.w	8017d4a <put_fat+0x1ca>
		switch (fs->fs_type) {
 8017ba4:	68fb      	ldr	r3, [r7, #12]
 8017ba6:	781b      	ldrb	r3, [r3, #0]
 8017ba8:	2b03      	cmp	r3, #3
 8017baa:	f000 8096 	beq.w	8017cda <put_fat+0x15a>
 8017bae:	2b03      	cmp	r3, #3
 8017bb0:	f300 80cb 	bgt.w	8017d4a <put_fat+0x1ca>
 8017bb4:	2b01      	cmp	r3, #1
 8017bb6:	d002      	beq.n	8017bbe <put_fat+0x3e>
 8017bb8:	2b02      	cmp	r3, #2
 8017bba:	d06e      	beq.n	8017c9a <put_fat+0x11a>
 8017bbc:	e0c5      	b.n	8017d4a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8017bbe:	68bb      	ldr	r3, [r7, #8]
 8017bc0:	61bb      	str	r3, [r7, #24]
 8017bc2:	69bb      	ldr	r3, [r7, #24]
 8017bc4:	085b      	lsrs	r3, r3, #1
 8017bc6:	69ba      	ldr	r2, [r7, #24]
 8017bc8:	4413      	add	r3, r2
 8017bca:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8017bcc:	68fb      	ldr	r3, [r7, #12]
 8017bce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017bd0:	69bb      	ldr	r3, [r7, #24]
 8017bd2:	0a5b      	lsrs	r3, r3, #9
 8017bd4:	4413      	add	r3, r2
 8017bd6:	4619      	mov	r1, r3
 8017bd8:	68f8      	ldr	r0, [r7, #12]
 8017bda:	f7ff fe6f 	bl	80178bc <move_window>
 8017bde:	4603      	mov	r3, r0
 8017be0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017be2:	7ffb      	ldrb	r3, [r7, #31]
 8017be4:	2b00      	cmp	r3, #0
 8017be6:	f040 80a9 	bne.w	8017d3c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8017bea:	68fb      	ldr	r3, [r7, #12]
 8017bec:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8017bf0:	69bb      	ldr	r3, [r7, #24]
 8017bf2:	1c59      	adds	r1, r3, #1
 8017bf4:	61b9      	str	r1, [r7, #24]
 8017bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017bfa:	4413      	add	r3, r2
 8017bfc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8017bfe:	68bb      	ldr	r3, [r7, #8]
 8017c00:	f003 0301 	and.w	r3, r3, #1
 8017c04:	2b00      	cmp	r3, #0
 8017c06:	d00d      	beq.n	8017c24 <put_fat+0xa4>
 8017c08:	697b      	ldr	r3, [r7, #20]
 8017c0a:	781b      	ldrb	r3, [r3, #0]
 8017c0c:	b25b      	sxtb	r3, r3
 8017c0e:	f003 030f 	and.w	r3, r3, #15
 8017c12:	b25a      	sxtb	r2, r3
 8017c14:	687b      	ldr	r3, [r7, #4]
 8017c16:	b25b      	sxtb	r3, r3
 8017c18:	011b      	lsls	r3, r3, #4
 8017c1a:	b25b      	sxtb	r3, r3
 8017c1c:	4313      	orrs	r3, r2
 8017c1e:	b25b      	sxtb	r3, r3
 8017c20:	b2db      	uxtb	r3, r3
 8017c22:	e001      	b.n	8017c28 <put_fat+0xa8>
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	b2db      	uxtb	r3, r3
 8017c28:	697a      	ldr	r2, [r7, #20]
 8017c2a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017c2c:	68fb      	ldr	r3, [r7, #12]
 8017c2e:	2201      	movs	r2, #1
 8017c30:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8017c32:	68fb      	ldr	r3, [r7, #12]
 8017c34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c36:	69bb      	ldr	r3, [r7, #24]
 8017c38:	0a5b      	lsrs	r3, r3, #9
 8017c3a:	4413      	add	r3, r2
 8017c3c:	4619      	mov	r1, r3
 8017c3e:	68f8      	ldr	r0, [r7, #12]
 8017c40:	f7ff fe3c 	bl	80178bc <move_window>
 8017c44:	4603      	mov	r3, r0
 8017c46:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017c48:	7ffb      	ldrb	r3, [r7, #31]
 8017c4a:	2b00      	cmp	r3, #0
 8017c4c:	d178      	bne.n	8017d40 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8017c4e:	68fb      	ldr	r3, [r7, #12]
 8017c50:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8017c54:	69bb      	ldr	r3, [r7, #24]
 8017c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017c5a:	4413      	add	r3, r2
 8017c5c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8017c5e:	68bb      	ldr	r3, [r7, #8]
 8017c60:	f003 0301 	and.w	r3, r3, #1
 8017c64:	2b00      	cmp	r3, #0
 8017c66:	d003      	beq.n	8017c70 <put_fat+0xf0>
 8017c68:	687b      	ldr	r3, [r7, #4]
 8017c6a:	091b      	lsrs	r3, r3, #4
 8017c6c:	b2db      	uxtb	r3, r3
 8017c6e:	e00e      	b.n	8017c8e <put_fat+0x10e>
 8017c70:	697b      	ldr	r3, [r7, #20]
 8017c72:	781b      	ldrb	r3, [r3, #0]
 8017c74:	b25b      	sxtb	r3, r3
 8017c76:	f023 030f 	bic.w	r3, r3, #15
 8017c7a:	b25a      	sxtb	r2, r3
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	0a1b      	lsrs	r3, r3, #8
 8017c80:	b25b      	sxtb	r3, r3
 8017c82:	f003 030f 	and.w	r3, r3, #15
 8017c86:	b25b      	sxtb	r3, r3
 8017c88:	4313      	orrs	r3, r2
 8017c8a:	b25b      	sxtb	r3, r3
 8017c8c:	b2db      	uxtb	r3, r3
 8017c8e:	697a      	ldr	r2, [r7, #20]
 8017c90:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8017c92:	68fb      	ldr	r3, [r7, #12]
 8017c94:	2201      	movs	r2, #1
 8017c96:	70da      	strb	r2, [r3, #3]
			break;
 8017c98:	e057      	b.n	8017d4a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8017c9a:	68fb      	ldr	r3, [r7, #12]
 8017c9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017c9e:	68bb      	ldr	r3, [r7, #8]
 8017ca0:	0a1b      	lsrs	r3, r3, #8
 8017ca2:	4413      	add	r3, r2
 8017ca4:	4619      	mov	r1, r3
 8017ca6:	68f8      	ldr	r0, [r7, #12]
 8017ca8:	f7ff fe08 	bl	80178bc <move_window>
 8017cac:	4603      	mov	r3, r0
 8017cae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017cb0:	7ffb      	ldrb	r3, [r7, #31]
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	d146      	bne.n	8017d44 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8017cb6:	68fb      	ldr	r3, [r7, #12]
 8017cb8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8017cbc:	68bb      	ldr	r3, [r7, #8]
 8017cbe:	005b      	lsls	r3, r3, #1
 8017cc0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8017cc4:	4413      	add	r3, r2
 8017cc6:	687a      	ldr	r2, [r7, #4]
 8017cc8:	b292      	uxth	r2, r2
 8017cca:	4611      	mov	r1, r2
 8017ccc:	4618      	mov	r0, r3
 8017cce:	f7ff fb4f 	bl	8017370 <st_word>
			fs->wflag = 1;
 8017cd2:	68fb      	ldr	r3, [r7, #12]
 8017cd4:	2201      	movs	r2, #1
 8017cd6:	70da      	strb	r2, [r3, #3]
			break;
 8017cd8:	e037      	b.n	8017d4a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8017cda:	68fb      	ldr	r3, [r7, #12]
 8017cdc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017cde:	68bb      	ldr	r3, [r7, #8]
 8017ce0:	09db      	lsrs	r3, r3, #7
 8017ce2:	4413      	add	r3, r2
 8017ce4:	4619      	mov	r1, r3
 8017ce6:	68f8      	ldr	r0, [r7, #12]
 8017ce8:	f7ff fde8 	bl	80178bc <move_window>
 8017cec:	4603      	mov	r3, r0
 8017cee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8017cf0:	7ffb      	ldrb	r3, [r7, #31]
 8017cf2:	2b00      	cmp	r3, #0
 8017cf4:	d128      	bne.n	8017d48 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8017cfc:	68fb      	ldr	r3, [r7, #12]
 8017cfe:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8017d02:	68bb      	ldr	r3, [r7, #8]
 8017d04:	009b      	lsls	r3, r3, #2
 8017d06:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8017d0a:	4413      	add	r3, r2
 8017d0c:	4618      	mov	r0, r3
 8017d0e:	f7ff fb0c 	bl	801732a <ld_dword>
 8017d12:	4603      	mov	r3, r0
 8017d14:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8017d18:	4323      	orrs	r3, r4
 8017d1a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8017d1c:	68fb      	ldr	r3, [r7, #12]
 8017d1e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8017d22:	68bb      	ldr	r3, [r7, #8]
 8017d24:	009b      	lsls	r3, r3, #2
 8017d26:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8017d2a:	4413      	add	r3, r2
 8017d2c:	6879      	ldr	r1, [r7, #4]
 8017d2e:	4618      	mov	r0, r3
 8017d30:	f7ff fb39 	bl	80173a6 <st_dword>
			fs->wflag = 1;
 8017d34:	68fb      	ldr	r3, [r7, #12]
 8017d36:	2201      	movs	r2, #1
 8017d38:	70da      	strb	r2, [r3, #3]
			break;
 8017d3a:	e006      	b.n	8017d4a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8017d3c:	bf00      	nop
 8017d3e:	e004      	b.n	8017d4a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8017d40:	bf00      	nop
 8017d42:	e002      	b.n	8017d4a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8017d44:	bf00      	nop
 8017d46:	e000      	b.n	8017d4a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8017d48:	bf00      	nop
		}
	}
	return res;
 8017d4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8017d4c:	4618      	mov	r0, r3
 8017d4e:	3724      	adds	r7, #36	@ 0x24
 8017d50:	46bd      	mov	sp, r7
 8017d52:	bd90      	pop	{r4, r7, pc}

08017d54 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8017d54:	b580      	push	{r7, lr}
 8017d56:	b088      	sub	sp, #32
 8017d58:	af00      	add	r7, sp, #0
 8017d5a:	60f8      	str	r0, [r7, #12]
 8017d5c:	60b9      	str	r1, [r7, #8]
 8017d5e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8017d60:	2300      	movs	r3, #0
 8017d62:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8017d64:	68fb      	ldr	r3, [r7, #12]
 8017d66:	681b      	ldr	r3, [r3, #0]
 8017d68:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8017d6a:	68bb      	ldr	r3, [r7, #8]
 8017d6c:	2b01      	cmp	r3, #1
 8017d6e:	d904      	bls.n	8017d7a <remove_chain+0x26>
 8017d70:	69bb      	ldr	r3, [r7, #24]
 8017d72:	699b      	ldr	r3, [r3, #24]
 8017d74:	68ba      	ldr	r2, [r7, #8]
 8017d76:	429a      	cmp	r2, r3
 8017d78:	d301      	bcc.n	8017d7e <remove_chain+0x2a>
 8017d7a:	2302      	movs	r3, #2
 8017d7c:	e04b      	b.n	8017e16 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	2b00      	cmp	r3, #0
 8017d82:	d00c      	beq.n	8017d9e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8017d84:	f04f 32ff 	mov.w	r2, #4294967295
 8017d88:	6879      	ldr	r1, [r7, #4]
 8017d8a:	69b8      	ldr	r0, [r7, #24]
 8017d8c:	f7ff fef8 	bl	8017b80 <put_fat>
 8017d90:	4603      	mov	r3, r0
 8017d92:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8017d94:	7ffb      	ldrb	r3, [r7, #31]
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	d001      	beq.n	8017d9e <remove_chain+0x4a>
 8017d9a:	7ffb      	ldrb	r3, [r7, #31]
 8017d9c:	e03b      	b.n	8017e16 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8017d9e:	68b9      	ldr	r1, [r7, #8]
 8017da0:	68f8      	ldr	r0, [r7, #12]
 8017da2:	f7ff fe46 	bl	8017a32 <get_fat>
 8017da6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8017da8:	697b      	ldr	r3, [r7, #20]
 8017daa:	2b00      	cmp	r3, #0
 8017dac:	d031      	beq.n	8017e12 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8017dae:	697b      	ldr	r3, [r7, #20]
 8017db0:	2b01      	cmp	r3, #1
 8017db2:	d101      	bne.n	8017db8 <remove_chain+0x64>
 8017db4:	2302      	movs	r3, #2
 8017db6:	e02e      	b.n	8017e16 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8017db8:	697b      	ldr	r3, [r7, #20]
 8017dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017dbe:	d101      	bne.n	8017dc4 <remove_chain+0x70>
 8017dc0:	2301      	movs	r3, #1
 8017dc2:	e028      	b.n	8017e16 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8017dc4:	2200      	movs	r2, #0
 8017dc6:	68b9      	ldr	r1, [r7, #8]
 8017dc8:	69b8      	ldr	r0, [r7, #24]
 8017dca:	f7ff fed9 	bl	8017b80 <put_fat>
 8017dce:	4603      	mov	r3, r0
 8017dd0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8017dd2:	7ffb      	ldrb	r3, [r7, #31]
 8017dd4:	2b00      	cmp	r3, #0
 8017dd6:	d001      	beq.n	8017ddc <remove_chain+0x88>
 8017dd8:	7ffb      	ldrb	r3, [r7, #31]
 8017dda:	e01c      	b.n	8017e16 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8017ddc:	69bb      	ldr	r3, [r7, #24]
 8017dde:	695a      	ldr	r2, [r3, #20]
 8017de0:	69bb      	ldr	r3, [r7, #24]
 8017de2:	699b      	ldr	r3, [r3, #24]
 8017de4:	3b02      	subs	r3, #2
 8017de6:	429a      	cmp	r2, r3
 8017de8:	d20b      	bcs.n	8017e02 <remove_chain+0xae>
			fs->free_clst++;
 8017dea:	69bb      	ldr	r3, [r7, #24]
 8017dec:	695b      	ldr	r3, [r3, #20]
 8017dee:	1c5a      	adds	r2, r3, #1
 8017df0:	69bb      	ldr	r3, [r7, #24]
 8017df2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8017df4:	69bb      	ldr	r3, [r7, #24]
 8017df6:	791b      	ldrb	r3, [r3, #4]
 8017df8:	f043 0301 	orr.w	r3, r3, #1
 8017dfc:	b2da      	uxtb	r2, r3
 8017dfe:	69bb      	ldr	r3, [r7, #24]
 8017e00:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8017e02:	697b      	ldr	r3, [r7, #20]
 8017e04:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8017e06:	69bb      	ldr	r3, [r7, #24]
 8017e08:	699b      	ldr	r3, [r3, #24]
 8017e0a:	68ba      	ldr	r2, [r7, #8]
 8017e0c:	429a      	cmp	r2, r3
 8017e0e:	d3c6      	bcc.n	8017d9e <remove_chain+0x4a>
 8017e10:	e000      	b.n	8017e14 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8017e12:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8017e14:	2300      	movs	r3, #0
}
 8017e16:	4618      	mov	r0, r3
 8017e18:	3720      	adds	r7, #32
 8017e1a:	46bd      	mov	sp, r7
 8017e1c:	bd80      	pop	{r7, pc}

08017e1e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8017e1e:	b580      	push	{r7, lr}
 8017e20:	b088      	sub	sp, #32
 8017e22:	af00      	add	r7, sp, #0
 8017e24:	6078      	str	r0, [r7, #4]
 8017e26:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8017e28:	687b      	ldr	r3, [r7, #4]
 8017e2a:	681b      	ldr	r3, [r3, #0]
 8017e2c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8017e2e:	683b      	ldr	r3, [r7, #0]
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d10d      	bne.n	8017e50 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8017e34:	693b      	ldr	r3, [r7, #16]
 8017e36:	691b      	ldr	r3, [r3, #16]
 8017e38:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8017e3a:	69bb      	ldr	r3, [r7, #24]
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d004      	beq.n	8017e4a <create_chain+0x2c>
 8017e40:	693b      	ldr	r3, [r7, #16]
 8017e42:	699b      	ldr	r3, [r3, #24]
 8017e44:	69ba      	ldr	r2, [r7, #24]
 8017e46:	429a      	cmp	r2, r3
 8017e48:	d31b      	bcc.n	8017e82 <create_chain+0x64>
 8017e4a:	2301      	movs	r3, #1
 8017e4c:	61bb      	str	r3, [r7, #24]
 8017e4e:	e018      	b.n	8017e82 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8017e50:	6839      	ldr	r1, [r7, #0]
 8017e52:	6878      	ldr	r0, [r7, #4]
 8017e54:	f7ff fded 	bl	8017a32 <get_fat>
 8017e58:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8017e5a:	68fb      	ldr	r3, [r7, #12]
 8017e5c:	2b01      	cmp	r3, #1
 8017e5e:	d801      	bhi.n	8017e64 <create_chain+0x46>
 8017e60:	2301      	movs	r3, #1
 8017e62:	e070      	b.n	8017f46 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8017e64:	68fb      	ldr	r3, [r7, #12]
 8017e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017e6a:	d101      	bne.n	8017e70 <create_chain+0x52>
 8017e6c:	68fb      	ldr	r3, [r7, #12]
 8017e6e:	e06a      	b.n	8017f46 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8017e70:	693b      	ldr	r3, [r7, #16]
 8017e72:	699b      	ldr	r3, [r3, #24]
 8017e74:	68fa      	ldr	r2, [r7, #12]
 8017e76:	429a      	cmp	r2, r3
 8017e78:	d201      	bcs.n	8017e7e <create_chain+0x60>
 8017e7a:	68fb      	ldr	r3, [r7, #12]
 8017e7c:	e063      	b.n	8017f46 <create_chain+0x128>
		scl = clst;
 8017e7e:	683b      	ldr	r3, [r7, #0]
 8017e80:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8017e82:	69bb      	ldr	r3, [r7, #24]
 8017e84:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8017e86:	69fb      	ldr	r3, [r7, #28]
 8017e88:	3301      	adds	r3, #1
 8017e8a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8017e8c:	693b      	ldr	r3, [r7, #16]
 8017e8e:	699b      	ldr	r3, [r3, #24]
 8017e90:	69fa      	ldr	r2, [r7, #28]
 8017e92:	429a      	cmp	r2, r3
 8017e94:	d307      	bcc.n	8017ea6 <create_chain+0x88>
				ncl = 2;
 8017e96:	2302      	movs	r3, #2
 8017e98:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8017e9a:	69fa      	ldr	r2, [r7, #28]
 8017e9c:	69bb      	ldr	r3, [r7, #24]
 8017e9e:	429a      	cmp	r2, r3
 8017ea0:	d901      	bls.n	8017ea6 <create_chain+0x88>
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	e04f      	b.n	8017f46 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8017ea6:	69f9      	ldr	r1, [r7, #28]
 8017ea8:	6878      	ldr	r0, [r7, #4]
 8017eaa:	f7ff fdc2 	bl	8017a32 <get_fat>
 8017eae:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8017eb0:	68fb      	ldr	r3, [r7, #12]
 8017eb2:	2b00      	cmp	r3, #0
 8017eb4:	d00e      	beq.n	8017ed4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8017eb6:	68fb      	ldr	r3, [r7, #12]
 8017eb8:	2b01      	cmp	r3, #1
 8017eba:	d003      	beq.n	8017ec4 <create_chain+0xa6>
 8017ebc:	68fb      	ldr	r3, [r7, #12]
 8017ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017ec2:	d101      	bne.n	8017ec8 <create_chain+0xaa>
 8017ec4:	68fb      	ldr	r3, [r7, #12]
 8017ec6:	e03e      	b.n	8017f46 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8017ec8:	69fa      	ldr	r2, [r7, #28]
 8017eca:	69bb      	ldr	r3, [r7, #24]
 8017ecc:	429a      	cmp	r2, r3
 8017ece:	d1da      	bne.n	8017e86 <create_chain+0x68>
 8017ed0:	2300      	movs	r3, #0
 8017ed2:	e038      	b.n	8017f46 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8017ed4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8017ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8017eda:	69f9      	ldr	r1, [r7, #28]
 8017edc:	6938      	ldr	r0, [r7, #16]
 8017ede:	f7ff fe4f 	bl	8017b80 <put_fat>
 8017ee2:	4603      	mov	r3, r0
 8017ee4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8017ee6:	7dfb      	ldrb	r3, [r7, #23]
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d109      	bne.n	8017f00 <create_chain+0xe2>
 8017eec:	683b      	ldr	r3, [r7, #0]
 8017eee:	2b00      	cmp	r3, #0
 8017ef0:	d006      	beq.n	8017f00 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8017ef2:	69fa      	ldr	r2, [r7, #28]
 8017ef4:	6839      	ldr	r1, [r7, #0]
 8017ef6:	6938      	ldr	r0, [r7, #16]
 8017ef8:	f7ff fe42 	bl	8017b80 <put_fat>
 8017efc:	4603      	mov	r3, r0
 8017efe:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8017f00:	7dfb      	ldrb	r3, [r7, #23]
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d116      	bne.n	8017f34 <create_chain+0x116>
		fs->last_clst = ncl;
 8017f06:	693b      	ldr	r3, [r7, #16]
 8017f08:	69fa      	ldr	r2, [r7, #28]
 8017f0a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8017f0c:	693b      	ldr	r3, [r7, #16]
 8017f0e:	695a      	ldr	r2, [r3, #20]
 8017f10:	693b      	ldr	r3, [r7, #16]
 8017f12:	699b      	ldr	r3, [r3, #24]
 8017f14:	3b02      	subs	r3, #2
 8017f16:	429a      	cmp	r2, r3
 8017f18:	d804      	bhi.n	8017f24 <create_chain+0x106>
 8017f1a:	693b      	ldr	r3, [r7, #16]
 8017f1c:	695b      	ldr	r3, [r3, #20]
 8017f1e:	1e5a      	subs	r2, r3, #1
 8017f20:	693b      	ldr	r3, [r7, #16]
 8017f22:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8017f24:	693b      	ldr	r3, [r7, #16]
 8017f26:	791b      	ldrb	r3, [r3, #4]
 8017f28:	f043 0301 	orr.w	r3, r3, #1
 8017f2c:	b2da      	uxtb	r2, r3
 8017f2e:	693b      	ldr	r3, [r7, #16]
 8017f30:	711a      	strb	r2, [r3, #4]
 8017f32:	e007      	b.n	8017f44 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8017f34:	7dfb      	ldrb	r3, [r7, #23]
 8017f36:	2b01      	cmp	r3, #1
 8017f38:	d102      	bne.n	8017f40 <create_chain+0x122>
 8017f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8017f3e:	e000      	b.n	8017f42 <create_chain+0x124>
 8017f40:	2301      	movs	r3, #1
 8017f42:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8017f44:	69fb      	ldr	r3, [r7, #28]
}
 8017f46:	4618      	mov	r0, r3
 8017f48:	3720      	adds	r7, #32
 8017f4a:	46bd      	mov	sp, r7
 8017f4c:	bd80      	pop	{r7, pc}

08017f4e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8017f4e:	b480      	push	{r7}
 8017f50:	b087      	sub	sp, #28
 8017f52:	af00      	add	r7, sp, #0
 8017f54:	6078      	str	r0, [r7, #4]
 8017f56:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	681b      	ldr	r3, [r3, #0]
 8017f5c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8017f5e:	687b      	ldr	r3, [r7, #4]
 8017f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017f62:	3304      	adds	r3, #4
 8017f64:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8017f66:	683b      	ldr	r3, [r7, #0]
 8017f68:	0a5b      	lsrs	r3, r3, #9
 8017f6a:	68fa      	ldr	r2, [r7, #12]
 8017f6c:	8952      	ldrh	r2, [r2, #10]
 8017f6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8017f72:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8017f74:	693b      	ldr	r3, [r7, #16]
 8017f76:	1d1a      	adds	r2, r3, #4
 8017f78:	613a      	str	r2, [r7, #16]
 8017f7a:	681b      	ldr	r3, [r3, #0]
 8017f7c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8017f7e:	68bb      	ldr	r3, [r7, #8]
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	d101      	bne.n	8017f88 <clmt_clust+0x3a>
 8017f84:	2300      	movs	r3, #0
 8017f86:	e010      	b.n	8017faa <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8017f88:	697a      	ldr	r2, [r7, #20]
 8017f8a:	68bb      	ldr	r3, [r7, #8]
 8017f8c:	429a      	cmp	r2, r3
 8017f8e:	d307      	bcc.n	8017fa0 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8017f90:	697a      	ldr	r2, [r7, #20]
 8017f92:	68bb      	ldr	r3, [r7, #8]
 8017f94:	1ad3      	subs	r3, r2, r3
 8017f96:	617b      	str	r3, [r7, #20]
 8017f98:	693b      	ldr	r3, [r7, #16]
 8017f9a:	3304      	adds	r3, #4
 8017f9c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8017f9e:	e7e9      	b.n	8017f74 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8017fa0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8017fa2:	693b      	ldr	r3, [r7, #16]
 8017fa4:	681a      	ldr	r2, [r3, #0]
 8017fa6:	697b      	ldr	r3, [r7, #20]
 8017fa8:	4413      	add	r3, r2
}
 8017faa:	4618      	mov	r0, r3
 8017fac:	371c      	adds	r7, #28
 8017fae:	46bd      	mov	sp, r7
 8017fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fb4:	4770      	bx	lr

08017fb6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8017fb6:	b580      	push	{r7, lr}
 8017fb8:	b086      	sub	sp, #24
 8017fba:	af00      	add	r7, sp, #0
 8017fbc:	6078      	str	r0, [r7, #4]
 8017fbe:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	681b      	ldr	r3, [r3, #0]
 8017fc4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8017fc6:	683b      	ldr	r3, [r7, #0]
 8017fc8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8017fcc:	d204      	bcs.n	8017fd8 <dir_sdi+0x22>
 8017fce:	683b      	ldr	r3, [r7, #0]
 8017fd0:	f003 031f 	and.w	r3, r3, #31
 8017fd4:	2b00      	cmp	r3, #0
 8017fd6:	d001      	beq.n	8017fdc <dir_sdi+0x26>
		return FR_INT_ERR;
 8017fd8:	2302      	movs	r3, #2
 8017fda:	e063      	b.n	80180a4 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8017fdc:	687b      	ldr	r3, [r7, #4]
 8017fde:	683a      	ldr	r2, [r7, #0]
 8017fe0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8017fe2:	687b      	ldr	r3, [r7, #4]
 8017fe4:	689b      	ldr	r3, [r3, #8]
 8017fe6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8017fe8:	697b      	ldr	r3, [r7, #20]
 8017fea:	2b00      	cmp	r3, #0
 8017fec:	d106      	bne.n	8017ffc <dir_sdi+0x46>
 8017fee:	693b      	ldr	r3, [r7, #16]
 8017ff0:	781b      	ldrb	r3, [r3, #0]
 8017ff2:	2b02      	cmp	r3, #2
 8017ff4:	d902      	bls.n	8017ffc <dir_sdi+0x46>
		clst = fs->dirbase;
 8017ff6:	693b      	ldr	r3, [r7, #16]
 8017ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017ffa:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8017ffc:	697b      	ldr	r3, [r7, #20]
 8017ffe:	2b00      	cmp	r3, #0
 8018000:	d10c      	bne.n	801801c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8018002:	683b      	ldr	r3, [r7, #0]
 8018004:	095b      	lsrs	r3, r3, #5
 8018006:	693a      	ldr	r2, [r7, #16]
 8018008:	8912      	ldrh	r2, [r2, #8]
 801800a:	4293      	cmp	r3, r2
 801800c:	d301      	bcc.n	8018012 <dir_sdi+0x5c>
 801800e:	2302      	movs	r3, #2
 8018010:	e048      	b.n	80180a4 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8018012:	693b      	ldr	r3, [r7, #16]
 8018014:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018016:	687b      	ldr	r3, [r7, #4]
 8018018:	61da      	str	r2, [r3, #28]
 801801a:	e029      	b.n	8018070 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801801c:	693b      	ldr	r3, [r7, #16]
 801801e:	895b      	ldrh	r3, [r3, #10]
 8018020:	025b      	lsls	r3, r3, #9
 8018022:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8018024:	e019      	b.n	801805a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8018026:	687b      	ldr	r3, [r7, #4]
 8018028:	6979      	ldr	r1, [r7, #20]
 801802a:	4618      	mov	r0, r3
 801802c:	f7ff fd01 	bl	8017a32 <get_fat>
 8018030:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8018032:	697b      	ldr	r3, [r7, #20]
 8018034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018038:	d101      	bne.n	801803e <dir_sdi+0x88>
 801803a:	2301      	movs	r3, #1
 801803c:	e032      	b.n	80180a4 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801803e:	697b      	ldr	r3, [r7, #20]
 8018040:	2b01      	cmp	r3, #1
 8018042:	d904      	bls.n	801804e <dir_sdi+0x98>
 8018044:	693b      	ldr	r3, [r7, #16]
 8018046:	699b      	ldr	r3, [r3, #24]
 8018048:	697a      	ldr	r2, [r7, #20]
 801804a:	429a      	cmp	r2, r3
 801804c:	d301      	bcc.n	8018052 <dir_sdi+0x9c>
 801804e:	2302      	movs	r3, #2
 8018050:	e028      	b.n	80180a4 <dir_sdi+0xee>
			ofs -= csz;
 8018052:	683a      	ldr	r2, [r7, #0]
 8018054:	68fb      	ldr	r3, [r7, #12]
 8018056:	1ad3      	subs	r3, r2, r3
 8018058:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801805a:	683a      	ldr	r2, [r7, #0]
 801805c:	68fb      	ldr	r3, [r7, #12]
 801805e:	429a      	cmp	r2, r3
 8018060:	d2e1      	bcs.n	8018026 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8018062:	6979      	ldr	r1, [r7, #20]
 8018064:	6938      	ldr	r0, [r7, #16]
 8018066:	f7ff fcc5 	bl	80179f4 <clust2sect>
 801806a:	4602      	mov	r2, r0
 801806c:	687b      	ldr	r3, [r7, #4]
 801806e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8018070:	687b      	ldr	r3, [r7, #4]
 8018072:	697a      	ldr	r2, [r7, #20]
 8018074:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8018076:	687b      	ldr	r3, [r7, #4]
 8018078:	69db      	ldr	r3, [r3, #28]
 801807a:	2b00      	cmp	r3, #0
 801807c:	d101      	bne.n	8018082 <dir_sdi+0xcc>
 801807e:	2302      	movs	r3, #2
 8018080:	e010      	b.n	80180a4 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8018082:	687b      	ldr	r3, [r7, #4]
 8018084:	69da      	ldr	r2, [r3, #28]
 8018086:	683b      	ldr	r3, [r7, #0]
 8018088:	0a5b      	lsrs	r3, r3, #9
 801808a:	441a      	add	r2, r3
 801808c:	687b      	ldr	r3, [r7, #4]
 801808e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8018090:	693b      	ldr	r3, [r7, #16]
 8018092:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8018096:	683b      	ldr	r3, [r7, #0]
 8018098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801809c:	441a      	add	r2, r3
 801809e:	687b      	ldr	r3, [r7, #4]
 80180a0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80180a2:	2300      	movs	r3, #0
}
 80180a4:	4618      	mov	r0, r3
 80180a6:	3718      	adds	r7, #24
 80180a8:	46bd      	mov	sp, r7
 80180aa:	bd80      	pop	{r7, pc}

080180ac <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80180ac:	b580      	push	{r7, lr}
 80180ae:	b086      	sub	sp, #24
 80180b0:	af00      	add	r7, sp, #0
 80180b2:	6078      	str	r0, [r7, #4]
 80180b4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80180b6:	687b      	ldr	r3, [r7, #4]
 80180b8:	681b      	ldr	r3, [r3, #0]
 80180ba:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	695b      	ldr	r3, [r3, #20]
 80180c0:	3320      	adds	r3, #32
 80180c2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	69db      	ldr	r3, [r3, #28]
 80180c8:	2b00      	cmp	r3, #0
 80180ca:	d003      	beq.n	80180d4 <dir_next+0x28>
 80180cc:	68bb      	ldr	r3, [r7, #8]
 80180ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80180d2:	d301      	bcc.n	80180d8 <dir_next+0x2c>
 80180d4:	2304      	movs	r3, #4
 80180d6:	e0aa      	b.n	801822e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80180d8:	68bb      	ldr	r3, [r7, #8]
 80180da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80180de:	2b00      	cmp	r3, #0
 80180e0:	f040 8098 	bne.w	8018214 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80180e4:	687b      	ldr	r3, [r7, #4]
 80180e6:	69db      	ldr	r3, [r3, #28]
 80180e8:	1c5a      	adds	r2, r3, #1
 80180ea:	687b      	ldr	r3, [r7, #4]
 80180ec:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80180ee:	687b      	ldr	r3, [r7, #4]
 80180f0:	699b      	ldr	r3, [r3, #24]
 80180f2:	2b00      	cmp	r3, #0
 80180f4:	d10b      	bne.n	801810e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80180f6:	68bb      	ldr	r3, [r7, #8]
 80180f8:	095b      	lsrs	r3, r3, #5
 80180fa:	68fa      	ldr	r2, [r7, #12]
 80180fc:	8912      	ldrh	r2, [r2, #8]
 80180fe:	4293      	cmp	r3, r2
 8018100:	f0c0 8088 	bcc.w	8018214 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8018104:	687b      	ldr	r3, [r7, #4]
 8018106:	2200      	movs	r2, #0
 8018108:	61da      	str	r2, [r3, #28]
 801810a:	2304      	movs	r3, #4
 801810c:	e08f      	b.n	801822e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801810e:	68bb      	ldr	r3, [r7, #8]
 8018110:	0a5b      	lsrs	r3, r3, #9
 8018112:	68fa      	ldr	r2, [r7, #12]
 8018114:	8952      	ldrh	r2, [r2, #10]
 8018116:	3a01      	subs	r2, #1
 8018118:	4013      	ands	r3, r2
 801811a:	2b00      	cmp	r3, #0
 801811c:	d17a      	bne.n	8018214 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801811e:	687a      	ldr	r2, [r7, #4]
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	699b      	ldr	r3, [r3, #24]
 8018124:	4619      	mov	r1, r3
 8018126:	4610      	mov	r0, r2
 8018128:	f7ff fc83 	bl	8017a32 <get_fat>
 801812c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801812e:	697b      	ldr	r3, [r7, #20]
 8018130:	2b01      	cmp	r3, #1
 8018132:	d801      	bhi.n	8018138 <dir_next+0x8c>
 8018134:	2302      	movs	r3, #2
 8018136:	e07a      	b.n	801822e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8018138:	697b      	ldr	r3, [r7, #20]
 801813a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801813e:	d101      	bne.n	8018144 <dir_next+0x98>
 8018140:	2301      	movs	r3, #1
 8018142:	e074      	b.n	801822e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8018144:	68fb      	ldr	r3, [r7, #12]
 8018146:	699b      	ldr	r3, [r3, #24]
 8018148:	697a      	ldr	r2, [r7, #20]
 801814a:	429a      	cmp	r2, r3
 801814c:	d358      	bcc.n	8018200 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801814e:	683b      	ldr	r3, [r7, #0]
 8018150:	2b00      	cmp	r3, #0
 8018152:	d104      	bne.n	801815e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8018154:	687b      	ldr	r3, [r7, #4]
 8018156:	2200      	movs	r2, #0
 8018158:	61da      	str	r2, [r3, #28]
 801815a:	2304      	movs	r3, #4
 801815c:	e067      	b.n	801822e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801815e:	687a      	ldr	r2, [r7, #4]
 8018160:	687b      	ldr	r3, [r7, #4]
 8018162:	699b      	ldr	r3, [r3, #24]
 8018164:	4619      	mov	r1, r3
 8018166:	4610      	mov	r0, r2
 8018168:	f7ff fe59 	bl	8017e1e <create_chain>
 801816c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801816e:	697b      	ldr	r3, [r7, #20]
 8018170:	2b00      	cmp	r3, #0
 8018172:	d101      	bne.n	8018178 <dir_next+0xcc>
 8018174:	2307      	movs	r3, #7
 8018176:	e05a      	b.n	801822e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8018178:	697b      	ldr	r3, [r7, #20]
 801817a:	2b01      	cmp	r3, #1
 801817c:	d101      	bne.n	8018182 <dir_next+0xd6>
 801817e:	2302      	movs	r3, #2
 8018180:	e055      	b.n	801822e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8018182:	697b      	ldr	r3, [r7, #20]
 8018184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018188:	d101      	bne.n	801818e <dir_next+0xe2>
 801818a:	2301      	movs	r3, #1
 801818c:	e04f      	b.n	801822e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801818e:	68f8      	ldr	r0, [r7, #12]
 8018190:	f7ff fb50 	bl	8017834 <sync_window>
 8018194:	4603      	mov	r3, r0
 8018196:	2b00      	cmp	r3, #0
 8018198:	d001      	beq.n	801819e <dir_next+0xf2>
 801819a:	2301      	movs	r3, #1
 801819c:	e047      	b.n	801822e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801819e:	68fb      	ldr	r3, [r7, #12]
 80181a0:	3334      	adds	r3, #52	@ 0x34
 80181a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80181a6:	2100      	movs	r1, #0
 80181a8:	4618      	mov	r0, r3
 80181aa:	f7ff f949 	bl	8017440 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80181ae:	2300      	movs	r3, #0
 80181b0:	613b      	str	r3, [r7, #16]
 80181b2:	6979      	ldr	r1, [r7, #20]
 80181b4:	68f8      	ldr	r0, [r7, #12]
 80181b6:	f7ff fc1d 	bl	80179f4 <clust2sect>
 80181ba:	4602      	mov	r2, r0
 80181bc:	68fb      	ldr	r3, [r7, #12]
 80181be:	631a      	str	r2, [r3, #48]	@ 0x30
 80181c0:	e012      	b.n	80181e8 <dir_next+0x13c>
						fs->wflag = 1;
 80181c2:	68fb      	ldr	r3, [r7, #12]
 80181c4:	2201      	movs	r2, #1
 80181c6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80181c8:	68f8      	ldr	r0, [r7, #12]
 80181ca:	f7ff fb33 	bl	8017834 <sync_window>
 80181ce:	4603      	mov	r3, r0
 80181d0:	2b00      	cmp	r3, #0
 80181d2:	d001      	beq.n	80181d8 <dir_next+0x12c>
 80181d4:	2301      	movs	r3, #1
 80181d6:	e02a      	b.n	801822e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80181d8:	693b      	ldr	r3, [r7, #16]
 80181da:	3301      	adds	r3, #1
 80181dc:	613b      	str	r3, [r7, #16]
 80181de:	68fb      	ldr	r3, [r7, #12]
 80181e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80181e2:	1c5a      	adds	r2, r3, #1
 80181e4:	68fb      	ldr	r3, [r7, #12]
 80181e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80181e8:	68fb      	ldr	r3, [r7, #12]
 80181ea:	895b      	ldrh	r3, [r3, #10]
 80181ec:	461a      	mov	r2, r3
 80181ee:	693b      	ldr	r3, [r7, #16]
 80181f0:	4293      	cmp	r3, r2
 80181f2:	d3e6      	bcc.n	80181c2 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80181f4:	68fb      	ldr	r3, [r7, #12]
 80181f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80181f8:	693b      	ldr	r3, [r7, #16]
 80181fa:	1ad2      	subs	r2, r2, r3
 80181fc:	68fb      	ldr	r3, [r7, #12]
 80181fe:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8018200:	687b      	ldr	r3, [r7, #4]
 8018202:	697a      	ldr	r2, [r7, #20]
 8018204:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8018206:	6979      	ldr	r1, [r7, #20]
 8018208:	68f8      	ldr	r0, [r7, #12]
 801820a:	f7ff fbf3 	bl	80179f4 <clust2sect>
 801820e:	4602      	mov	r2, r0
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	68ba      	ldr	r2, [r7, #8]
 8018218:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801821a:	68fb      	ldr	r3, [r7, #12]
 801821c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8018220:	68bb      	ldr	r3, [r7, #8]
 8018222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018226:	441a      	add	r2, r3
 8018228:	687b      	ldr	r3, [r7, #4]
 801822a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801822c:	2300      	movs	r3, #0
}
 801822e:	4618      	mov	r0, r3
 8018230:	3718      	adds	r7, #24
 8018232:	46bd      	mov	sp, r7
 8018234:	bd80      	pop	{r7, pc}

08018236 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8018236:	b580      	push	{r7, lr}
 8018238:	b086      	sub	sp, #24
 801823a:	af00      	add	r7, sp, #0
 801823c:	6078      	str	r0, [r7, #4]
 801823e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8018240:	687b      	ldr	r3, [r7, #4]
 8018242:	681b      	ldr	r3, [r3, #0]
 8018244:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8018246:	2100      	movs	r1, #0
 8018248:	6878      	ldr	r0, [r7, #4]
 801824a:	f7ff feb4 	bl	8017fb6 <dir_sdi>
 801824e:	4603      	mov	r3, r0
 8018250:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8018252:	7dfb      	ldrb	r3, [r7, #23]
 8018254:	2b00      	cmp	r3, #0
 8018256:	d12b      	bne.n	80182b0 <dir_alloc+0x7a>
		n = 0;
 8018258:	2300      	movs	r3, #0
 801825a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801825c:	687b      	ldr	r3, [r7, #4]
 801825e:	69db      	ldr	r3, [r3, #28]
 8018260:	4619      	mov	r1, r3
 8018262:	68f8      	ldr	r0, [r7, #12]
 8018264:	f7ff fb2a 	bl	80178bc <move_window>
 8018268:	4603      	mov	r3, r0
 801826a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801826c:	7dfb      	ldrb	r3, [r7, #23]
 801826e:	2b00      	cmp	r3, #0
 8018270:	d11d      	bne.n	80182ae <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8018272:	687b      	ldr	r3, [r7, #4]
 8018274:	6a1b      	ldr	r3, [r3, #32]
 8018276:	781b      	ldrb	r3, [r3, #0]
 8018278:	2be5      	cmp	r3, #229	@ 0xe5
 801827a:	d004      	beq.n	8018286 <dir_alloc+0x50>
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	6a1b      	ldr	r3, [r3, #32]
 8018280:	781b      	ldrb	r3, [r3, #0]
 8018282:	2b00      	cmp	r3, #0
 8018284:	d107      	bne.n	8018296 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8018286:	693b      	ldr	r3, [r7, #16]
 8018288:	3301      	adds	r3, #1
 801828a:	613b      	str	r3, [r7, #16]
 801828c:	693a      	ldr	r2, [r7, #16]
 801828e:	683b      	ldr	r3, [r7, #0]
 8018290:	429a      	cmp	r2, r3
 8018292:	d102      	bne.n	801829a <dir_alloc+0x64>
 8018294:	e00c      	b.n	80182b0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8018296:	2300      	movs	r3, #0
 8018298:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801829a:	2101      	movs	r1, #1
 801829c:	6878      	ldr	r0, [r7, #4]
 801829e:	f7ff ff05 	bl	80180ac <dir_next>
 80182a2:	4603      	mov	r3, r0
 80182a4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80182a6:	7dfb      	ldrb	r3, [r7, #23]
 80182a8:	2b00      	cmp	r3, #0
 80182aa:	d0d7      	beq.n	801825c <dir_alloc+0x26>
 80182ac:	e000      	b.n	80182b0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80182ae:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80182b0:	7dfb      	ldrb	r3, [r7, #23]
 80182b2:	2b04      	cmp	r3, #4
 80182b4:	d101      	bne.n	80182ba <dir_alloc+0x84>
 80182b6:	2307      	movs	r3, #7
 80182b8:	75fb      	strb	r3, [r7, #23]
	return res;
 80182ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80182bc:	4618      	mov	r0, r3
 80182be:	3718      	adds	r7, #24
 80182c0:	46bd      	mov	sp, r7
 80182c2:	bd80      	pop	{r7, pc}

080182c4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80182c4:	b580      	push	{r7, lr}
 80182c6:	b084      	sub	sp, #16
 80182c8:	af00      	add	r7, sp, #0
 80182ca:	6078      	str	r0, [r7, #4]
 80182cc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80182ce:	683b      	ldr	r3, [r7, #0]
 80182d0:	331a      	adds	r3, #26
 80182d2:	4618      	mov	r0, r3
 80182d4:	f7ff f810 	bl	80172f8 <ld_word>
 80182d8:	4603      	mov	r3, r0
 80182da:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80182dc:	687b      	ldr	r3, [r7, #4]
 80182de:	781b      	ldrb	r3, [r3, #0]
 80182e0:	2b03      	cmp	r3, #3
 80182e2:	d109      	bne.n	80182f8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80182e4:	683b      	ldr	r3, [r7, #0]
 80182e6:	3314      	adds	r3, #20
 80182e8:	4618      	mov	r0, r3
 80182ea:	f7ff f805 	bl	80172f8 <ld_word>
 80182ee:	4603      	mov	r3, r0
 80182f0:	041b      	lsls	r3, r3, #16
 80182f2:	68fa      	ldr	r2, [r7, #12]
 80182f4:	4313      	orrs	r3, r2
 80182f6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80182f8:	68fb      	ldr	r3, [r7, #12]
}
 80182fa:	4618      	mov	r0, r3
 80182fc:	3710      	adds	r7, #16
 80182fe:	46bd      	mov	sp, r7
 8018300:	bd80      	pop	{r7, pc}

08018302 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8018302:	b580      	push	{r7, lr}
 8018304:	b084      	sub	sp, #16
 8018306:	af00      	add	r7, sp, #0
 8018308:	60f8      	str	r0, [r7, #12]
 801830a:	60b9      	str	r1, [r7, #8]
 801830c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801830e:	68bb      	ldr	r3, [r7, #8]
 8018310:	331a      	adds	r3, #26
 8018312:	687a      	ldr	r2, [r7, #4]
 8018314:	b292      	uxth	r2, r2
 8018316:	4611      	mov	r1, r2
 8018318:	4618      	mov	r0, r3
 801831a:	f7ff f829 	bl	8017370 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801831e:	68fb      	ldr	r3, [r7, #12]
 8018320:	781b      	ldrb	r3, [r3, #0]
 8018322:	2b03      	cmp	r3, #3
 8018324:	d109      	bne.n	801833a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8018326:	68bb      	ldr	r3, [r7, #8]
 8018328:	f103 0214 	add.w	r2, r3, #20
 801832c:	687b      	ldr	r3, [r7, #4]
 801832e:	0c1b      	lsrs	r3, r3, #16
 8018330:	b29b      	uxth	r3, r3
 8018332:	4619      	mov	r1, r3
 8018334:	4610      	mov	r0, r2
 8018336:	f7ff f81b 	bl	8017370 <st_word>
	}
}
 801833a:	bf00      	nop
 801833c:	3710      	adds	r7, #16
 801833e:	46bd      	mov	sp, r7
 8018340:	bd80      	pop	{r7, pc}

08018342 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8018342:	b580      	push	{r7, lr}
 8018344:	b086      	sub	sp, #24
 8018346:	af00      	add	r7, sp, #0
 8018348:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801834a:	687b      	ldr	r3, [r7, #4]
 801834c:	681b      	ldr	r3, [r3, #0]
 801834e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8018350:	2100      	movs	r1, #0
 8018352:	6878      	ldr	r0, [r7, #4]
 8018354:	f7ff fe2f 	bl	8017fb6 <dir_sdi>
 8018358:	4603      	mov	r3, r0
 801835a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801835c:	7dfb      	ldrb	r3, [r7, #23]
 801835e:	2b00      	cmp	r3, #0
 8018360:	d001      	beq.n	8018366 <dir_find+0x24>
 8018362:	7dfb      	ldrb	r3, [r7, #23]
 8018364:	e03e      	b.n	80183e4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8018366:	687b      	ldr	r3, [r7, #4]
 8018368:	69db      	ldr	r3, [r3, #28]
 801836a:	4619      	mov	r1, r3
 801836c:	6938      	ldr	r0, [r7, #16]
 801836e:	f7ff faa5 	bl	80178bc <move_window>
 8018372:	4603      	mov	r3, r0
 8018374:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8018376:	7dfb      	ldrb	r3, [r7, #23]
 8018378:	2b00      	cmp	r3, #0
 801837a:	d12f      	bne.n	80183dc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	6a1b      	ldr	r3, [r3, #32]
 8018380:	781b      	ldrb	r3, [r3, #0]
 8018382:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8018384:	7bfb      	ldrb	r3, [r7, #15]
 8018386:	2b00      	cmp	r3, #0
 8018388:	d102      	bne.n	8018390 <dir_find+0x4e>
 801838a:	2304      	movs	r3, #4
 801838c:	75fb      	strb	r3, [r7, #23]
 801838e:	e028      	b.n	80183e2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	6a1b      	ldr	r3, [r3, #32]
 8018394:	330b      	adds	r3, #11
 8018396:	781b      	ldrb	r3, [r3, #0]
 8018398:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801839c:	b2da      	uxtb	r2, r3
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80183a2:	687b      	ldr	r3, [r7, #4]
 80183a4:	6a1b      	ldr	r3, [r3, #32]
 80183a6:	330b      	adds	r3, #11
 80183a8:	781b      	ldrb	r3, [r3, #0]
 80183aa:	f003 0308 	and.w	r3, r3, #8
 80183ae:	2b00      	cmp	r3, #0
 80183b0:	d10a      	bne.n	80183c8 <dir_find+0x86>
 80183b2:	687b      	ldr	r3, [r7, #4]
 80183b4:	6a18      	ldr	r0, [r3, #32]
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	3324      	adds	r3, #36	@ 0x24
 80183ba:	220b      	movs	r2, #11
 80183bc:	4619      	mov	r1, r3
 80183be:	f7ff f85a 	bl	8017476 <mem_cmp>
 80183c2:	4603      	mov	r3, r0
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	d00b      	beq.n	80183e0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80183c8:	2100      	movs	r1, #0
 80183ca:	6878      	ldr	r0, [r7, #4]
 80183cc:	f7ff fe6e 	bl	80180ac <dir_next>
 80183d0:	4603      	mov	r3, r0
 80183d2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80183d4:	7dfb      	ldrb	r3, [r7, #23]
 80183d6:	2b00      	cmp	r3, #0
 80183d8:	d0c5      	beq.n	8018366 <dir_find+0x24>
 80183da:	e002      	b.n	80183e2 <dir_find+0xa0>
		if (res != FR_OK) break;
 80183dc:	bf00      	nop
 80183de:	e000      	b.n	80183e2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80183e0:	bf00      	nop

	return res;
 80183e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80183e4:	4618      	mov	r0, r3
 80183e6:	3718      	adds	r7, #24
 80183e8:	46bd      	mov	sp, r7
 80183ea:	bd80      	pop	{r7, pc}

080183ec <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80183ec:	b580      	push	{r7, lr}
 80183ee:	b084      	sub	sp, #16
 80183f0:	af00      	add	r7, sp, #0
 80183f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80183f4:	687b      	ldr	r3, [r7, #4]
 80183f6:	681b      	ldr	r3, [r3, #0]
 80183f8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80183fa:	2101      	movs	r1, #1
 80183fc:	6878      	ldr	r0, [r7, #4]
 80183fe:	f7ff ff1a 	bl	8018236 <dir_alloc>
 8018402:	4603      	mov	r3, r0
 8018404:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8018406:	7bfb      	ldrb	r3, [r7, #15]
 8018408:	2b00      	cmp	r3, #0
 801840a:	d11c      	bne.n	8018446 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 801840c:	687b      	ldr	r3, [r7, #4]
 801840e:	69db      	ldr	r3, [r3, #28]
 8018410:	4619      	mov	r1, r3
 8018412:	68b8      	ldr	r0, [r7, #8]
 8018414:	f7ff fa52 	bl	80178bc <move_window>
 8018418:	4603      	mov	r3, r0
 801841a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801841c:	7bfb      	ldrb	r3, [r7, #15]
 801841e:	2b00      	cmp	r3, #0
 8018420:	d111      	bne.n	8018446 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8018422:	687b      	ldr	r3, [r7, #4]
 8018424:	6a1b      	ldr	r3, [r3, #32]
 8018426:	2220      	movs	r2, #32
 8018428:	2100      	movs	r1, #0
 801842a:	4618      	mov	r0, r3
 801842c:	f7ff f808 	bl	8017440 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	6a18      	ldr	r0, [r3, #32]
 8018434:	687b      	ldr	r3, [r7, #4]
 8018436:	3324      	adds	r3, #36	@ 0x24
 8018438:	220b      	movs	r2, #11
 801843a:	4619      	mov	r1, r3
 801843c:	f7fe ffdf 	bl	80173fe <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8018440:	68bb      	ldr	r3, [r7, #8]
 8018442:	2201      	movs	r2, #1
 8018444:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8018446:	7bfb      	ldrb	r3, [r7, #15]
}
 8018448:	4618      	mov	r0, r3
 801844a:	3710      	adds	r7, #16
 801844c:	46bd      	mov	sp, r7
 801844e:	bd80      	pop	{r7, pc}

08018450 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8018450:	b580      	push	{r7, lr}
 8018452:	b088      	sub	sp, #32
 8018454:	af00      	add	r7, sp, #0
 8018456:	6078      	str	r0, [r7, #4]
 8018458:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801845a:	683b      	ldr	r3, [r7, #0]
 801845c:	681b      	ldr	r3, [r3, #0]
 801845e:	60fb      	str	r3, [r7, #12]
 8018460:	687b      	ldr	r3, [r7, #4]
 8018462:	3324      	adds	r3, #36	@ 0x24
 8018464:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8018466:	220b      	movs	r2, #11
 8018468:	2120      	movs	r1, #32
 801846a:	68b8      	ldr	r0, [r7, #8]
 801846c:	f7fe ffe8 	bl	8017440 <mem_set>
	si = i = 0; ni = 8;
 8018470:	2300      	movs	r3, #0
 8018472:	613b      	str	r3, [r7, #16]
 8018474:	693b      	ldr	r3, [r7, #16]
 8018476:	61fb      	str	r3, [r7, #28]
 8018478:	2308      	movs	r3, #8
 801847a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 801847c:	69fb      	ldr	r3, [r7, #28]
 801847e:	1c5a      	adds	r2, r3, #1
 8018480:	61fa      	str	r2, [r7, #28]
 8018482:	68fa      	ldr	r2, [r7, #12]
 8018484:	4413      	add	r3, r2
 8018486:	781b      	ldrb	r3, [r3, #0]
 8018488:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801848a:	7efb      	ldrb	r3, [r7, #27]
 801848c:	2b20      	cmp	r3, #32
 801848e:	d94e      	bls.n	801852e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8018490:	7efb      	ldrb	r3, [r7, #27]
 8018492:	2b2f      	cmp	r3, #47	@ 0x2f
 8018494:	d006      	beq.n	80184a4 <create_name+0x54>
 8018496:	7efb      	ldrb	r3, [r7, #27]
 8018498:	2b5c      	cmp	r3, #92	@ 0x5c
 801849a:	d110      	bne.n	80184be <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801849c:	e002      	b.n	80184a4 <create_name+0x54>
 801849e:	69fb      	ldr	r3, [r7, #28]
 80184a0:	3301      	adds	r3, #1
 80184a2:	61fb      	str	r3, [r7, #28]
 80184a4:	68fa      	ldr	r2, [r7, #12]
 80184a6:	69fb      	ldr	r3, [r7, #28]
 80184a8:	4413      	add	r3, r2
 80184aa:	781b      	ldrb	r3, [r3, #0]
 80184ac:	2b2f      	cmp	r3, #47	@ 0x2f
 80184ae:	d0f6      	beq.n	801849e <create_name+0x4e>
 80184b0:	68fa      	ldr	r2, [r7, #12]
 80184b2:	69fb      	ldr	r3, [r7, #28]
 80184b4:	4413      	add	r3, r2
 80184b6:	781b      	ldrb	r3, [r3, #0]
 80184b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80184ba:	d0f0      	beq.n	801849e <create_name+0x4e>
			break;
 80184bc:	e038      	b.n	8018530 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80184be:	7efb      	ldrb	r3, [r7, #27]
 80184c0:	2b2e      	cmp	r3, #46	@ 0x2e
 80184c2:	d003      	beq.n	80184cc <create_name+0x7c>
 80184c4:	693a      	ldr	r2, [r7, #16]
 80184c6:	697b      	ldr	r3, [r7, #20]
 80184c8:	429a      	cmp	r2, r3
 80184ca:	d30c      	bcc.n	80184e6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80184cc:	697b      	ldr	r3, [r7, #20]
 80184ce:	2b0b      	cmp	r3, #11
 80184d0:	d002      	beq.n	80184d8 <create_name+0x88>
 80184d2:	7efb      	ldrb	r3, [r7, #27]
 80184d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80184d6:	d001      	beq.n	80184dc <create_name+0x8c>
 80184d8:	2306      	movs	r3, #6
 80184da:	e044      	b.n	8018566 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80184dc:	2308      	movs	r3, #8
 80184de:	613b      	str	r3, [r7, #16]
 80184e0:	230b      	movs	r3, #11
 80184e2:	617b      	str	r3, [r7, #20]
			continue;
 80184e4:	e022      	b.n	801852c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80184e6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80184ea:	2b00      	cmp	r3, #0
 80184ec:	da04      	bge.n	80184f8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80184ee:	7efb      	ldrb	r3, [r7, #27]
 80184f0:	3b80      	subs	r3, #128	@ 0x80
 80184f2:	4a1f      	ldr	r2, [pc, #124]	@ (8018570 <create_name+0x120>)
 80184f4:	5cd3      	ldrb	r3, [r2, r3]
 80184f6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80184f8:	7efb      	ldrb	r3, [r7, #27]
 80184fa:	4619      	mov	r1, r3
 80184fc:	481d      	ldr	r0, [pc, #116]	@ (8018574 <create_name+0x124>)
 80184fe:	f7fe ffe1 	bl	80174c4 <chk_chr>
 8018502:	4603      	mov	r3, r0
 8018504:	2b00      	cmp	r3, #0
 8018506:	d001      	beq.n	801850c <create_name+0xbc>
 8018508:	2306      	movs	r3, #6
 801850a:	e02c      	b.n	8018566 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 801850c:	7efb      	ldrb	r3, [r7, #27]
 801850e:	2b60      	cmp	r3, #96	@ 0x60
 8018510:	d905      	bls.n	801851e <create_name+0xce>
 8018512:	7efb      	ldrb	r3, [r7, #27]
 8018514:	2b7a      	cmp	r3, #122	@ 0x7a
 8018516:	d802      	bhi.n	801851e <create_name+0xce>
 8018518:	7efb      	ldrb	r3, [r7, #27]
 801851a:	3b20      	subs	r3, #32
 801851c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 801851e:	693b      	ldr	r3, [r7, #16]
 8018520:	1c5a      	adds	r2, r3, #1
 8018522:	613a      	str	r2, [r7, #16]
 8018524:	68ba      	ldr	r2, [r7, #8]
 8018526:	4413      	add	r3, r2
 8018528:	7efa      	ldrb	r2, [r7, #27]
 801852a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 801852c:	e7a6      	b.n	801847c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801852e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8018530:	68fa      	ldr	r2, [r7, #12]
 8018532:	69fb      	ldr	r3, [r7, #28]
 8018534:	441a      	add	r2, r3
 8018536:	683b      	ldr	r3, [r7, #0]
 8018538:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801853a:	693b      	ldr	r3, [r7, #16]
 801853c:	2b00      	cmp	r3, #0
 801853e:	d101      	bne.n	8018544 <create_name+0xf4>
 8018540:	2306      	movs	r3, #6
 8018542:	e010      	b.n	8018566 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8018544:	68bb      	ldr	r3, [r7, #8]
 8018546:	781b      	ldrb	r3, [r3, #0]
 8018548:	2be5      	cmp	r3, #229	@ 0xe5
 801854a:	d102      	bne.n	8018552 <create_name+0x102>
 801854c:	68bb      	ldr	r3, [r7, #8]
 801854e:	2205      	movs	r2, #5
 8018550:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8018552:	7efb      	ldrb	r3, [r7, #27]
 8018554:	2b20      	cmp	r3, #32
 8018556:	d801      	bhi.n	801855c <create_name+0x10c>
 8018558:	2204      	movs	r2, #4
 801855a:	e000      	b.n	801855e <create_name+0x10e>
 801855c:	2200      	movs	r2, #0
 801855e:	68bb      	ldr	r3, [r7, #8]
 8018560:	330b      	adds	r3, #11
 8018562:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8018564:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8018566:	4618      	mov	r0, r3
 8018568:	3720      	adds	r7, #32
 801856a:	46bd      	mov	sp, r7
 801856c:	bd80      	pop	{r7, pc}
 801856e:	bf00      	nop
 8018570:	08024e48 	.word	0x08024e48
 8018574:	080232e0 	.word	0x080232e0

08018578 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8018578:	b580      	push	{r7, lr}
 801857a:	b086      	sub	sp, #24
 801857c:	af00      	add	r7, sp, #0
 801857e:	6078      	str	r0, [r7, #4]
 8018580:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8018582:	687b      	ldr	r3, [r7, #4]
 8018584:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8018586:	693b      	ldr	r3, [r7, #16]
 8018588:	681b      	ldr	r3, [r3, #0]
 801858a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801858c:	e002      	b.n	8018594 <follow_path+0x1c>
 801858e:	683b      	ldr	r3, [r7, #0]
 8018590:	3301      	adds	r3, #1
 8018592:	603b      	str	r3, [r7, #0]
 8018594:	683b      	ldr	r3, [r7, #0]
 8018596:	781b      	ldrb	r3, [r3, #0]
 8018598:	2b2f      	cmp	r3, #47	@ 0x2f
 801859a:	d0f8      	beq.n	801858e <follow_path+0x16>
 801859c:	683b      	ldr	r3, [r7, #0]
 801859e:	781b      	ldrb	r3, [r3, #0]
 80185a0:	2b5c      	cmp	r3, #92	@ 0x5c
 80185a2:	d0f4      	beq.n	801858e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80185a4:	693b      	ldr	r3, [r7, #16]
 80185a6:	2200      	movs	r2, #0
 80185a8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80185aa:	683b      	ldr	r3, [r7, #0]
 80185ac:	781b      	ldrb	r3, [r3, #0]
 80185ae:	2b1f      	cmp	r3, #31
 80185b0:	d80a      	bhi.n	80185c8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80185b2:	687b      	ldr	r3, [r7, #4]
 80185b4:	2280      	movs	r2, #128	@ 0x80
 80185b6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80185ba:	2100      	movs	r1, #0
 80185bc:	6878      	ldr	r0, [r7, #4]
 80185be:	f7ff fcfa 	bl	8017fb6 <dir_sdi>
 80185c2:	4603      	mov	r3, r0
 80185c4:	75fb      	strb	r3, [r7, #23]
 80185c6:	e043      	b.n	8018650 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80185c8:	463b      	mov	r3, r7
 80185ca:	4619      	mov	r1, r3
 80185cc:	6878      	ldr	r0, [r7, #4]
 80185ce:	f7ff ff3f 	bl	8018450 <create_name>
 80185d2:	4603      	mov	r3, r0
 80185d4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80185d6:	7dfb      	ldrb	r3, [r7, #23]
 80185d8:	2b00      	cmp	r3, #0
 80185da:	d134      	bne.n	8018646 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80185dc:	6878      	ldr	r0, [r7, #4]
 80185de:	f7ff feb0 	bl	8018342 <dir_find>
 80185e2:	4603      	mov	r3, r0
 80185e4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80185e6:	687b      	ldr	r3, [r7, #4]
 80185e8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80185ec:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80185ee:	7dfb      	ldrb	r3, [r7, #23]
 80185f0:	2b00      	cmp	r3, #0
 80185f2:	d00a      	beq.n	801860a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80185f4:	7dfb      	ldrb	r3, [r7, #23]
 80185f6:	2b04      	cmp	r3, #4
 80185f8:	d127      	bne.n	801864a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80185fa:	7afb      	ldrb	r3, [r7, #11]
 80185fc:	f003 0304 	and.w	r3, r3, #4
 8018600:	2b00      	cmp	r3, #0
 8018602:	d122      	bne.n	801864a <follow_path+0xd2>
 8018604:	2305      	movs	r3, #5
 8018606:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8018608:	e01f      	b.n	801864a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801860a:	7afb      	ldrb	r3, [r7, #11]
 801860c:	f003 0304 	and.w	r3, r3, #4
 8018610:	2b00      	cmp	r3, #0
 8018612:	d11c      	bne.n	801864e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8018614:	693b      	ldr	r3, [r7, #16]
 8018616:	799b      	ldrb	r3, [r3, #6]
 8018618:	f003 0310 	and.w	r3, r3, #16
 801861c:	2b00      	cmp	r3, #0
 801861e:	d102      	bne.n	8018626 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8018620:	2305      	movs	r3, #5
 8018622:	75fb      	strb	r3, [r7, #23]
 8018624:	e014      	b.n	8018650 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8018626:	68fb      	ldr	r3, [r7, #12]
 8018628:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	695b      	ldr	r3, [r3, #20]
 8018630:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018634:	4413      	add	r3, r2
 8018636:	4619      	mov	r1, r3
 8018638:	68f8      	ldr	r0, [r7, #12]
 801863a:	f7ff fe43 	bl	80182c4 <ld_clust>
 801863e:	4602      	mov	r2, r0
 8018640:	693b      	ldr	r3, [r7, #16]
 8018642:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8018644:	e7c0      	b.n	80185c8 <follow_path+0x50>
			if (res != FR_OK) break;
 8018646:	bf00      	nop
 8018648:	e002      	b.n	8018650 <follow_path+0xd8>
				break;
 801864a:	bf00      	nop
 801864c:	e000      	b.n	8018650 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801864e:	bf00      	nop
			}
		}
	}

	return res;
 8018650:	7dfb      	ldrb	r3, [r7, #23]
}
 8018652:	4618      	mov	r0, r3
 8018654:	3718      	adds	r7, #24
 8018656:	46bd      	mov	sp, r7
 8018658:	bd80      	pop	{r7, pc}

0801865a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801865a:	b480      	push	{r7}
 801865c:	b087      	sub	sp, #28
 801865e:	af00      	add	r7, sp, #0
 8018660:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8018662:	f04f 33ff 	mov.w	r3, #4294967295
 8018666:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8018668:	687b      	ldr	r3, [r7, #4]
 801866a:	681b      	ldr	r3, [r3, #0]
 801866c:	2b00      	cmp	r3, #0
 801866e:	d031      	beq.n	80186d4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	681b      	ldr	r3, [r3, #0]
 8018674:	617b      	str	r3, [r7, #20]
 8018676:	e002      	b.n	801867e <get_ldnumber+0x24>
 8018678:	697b      	ldr	r3, [r7, #20]
 801867a:	3301      	adds	r3, #1
 801867c:	617b      	str	r3, [r7, #20]
 801867e:	697b      	ldr	r3, [r7, #20]
 8018680:	781b      	ldrb	r3, [r3, #0]
 8018682:	2b20      	cmp	r3, #32
 8018684:	d903      	bls.n	801868e <get_ldnumber+0x34>
 8018686:	697b      	ldr	r3, [r7, #20]
 8018688:	781b      	ldrb	r3, [r3, #0]
 801868a:	2b3a      	cmp	r3, #58	@ 0x3a
 801868c:	d1f4      	bne.n	8018678 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801868e:	697b      	ldr	r3, [r7, #20]
 8018690:	781b      	ldrb	r3, [r3, #0]
 8018692:	2b3a      	cmp	r3, #58	@ 0x3a
 8018694:	d11c      	bne.n	80186d0 <get_ldnumber+0x76>
			tp = *path;
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	681b      	ldr	r3, [r3, #0]
 801869a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801869c:	68fb      	ldr	r3, [r7, #12]
 801869e:	1c5a      	adds	r2, r3, #1
 80186a0:	60fa      	str	r2, [r7, #12]
 80186a2:	781b      	ldrb	r3, [r3, #0]
 80186a4:	3b30      	subs	r3, #48	@ 0x30
 80186a6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80186a8:	68bb      	ldr	r3, [r7, #8]
 80186aa:	2b09      	cmp	r3, #9
 80186ac:	d80e      	bhi.n	80186cc <get_ldnumber+0x72>
 80186ae:	68fa      	ldr	r2, [r7, #12]
 80186b0:	697b      	ldr	r3, [r7, #20]
 80186b2:	429a      	cmp	r2, r3
 80186b4:	d10a      	bne.n	80186cc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80186b6:	68bb      	ldr	r3, [r7, #8]
 80186b8:	2b00      	cmp	r3, #0
 80186ba:	d107      	bne.n	80186cc <get_ldnumber+0x72>
					vol = (int)i;
 80186bc:	68bb      	ldr	r3, [r7, #8]
 80186be:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80186c0:	697b      	ldr	r3, [r7, #20]
 80186c2:	3301      	adds	r3, #1
 80186c4:	617b      	str	r3, [r7, #20]
 80186c6:	687b      	ldr	r3, [r7, #4]
 80186c8:	697a      	ldr	r2, [r7, #20]
 80186ca:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80186cc:	693b      	ldr	r3, [r7, #16]
 80186ce:	e002      	b.n	80186d6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80186d0:	2300      	movs	r3, #0
 80186d2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80186d4:	693b      	ldr	r3, [r7, #16]
}
 80186d6:	4618      	mov	r0, r3
 80186d8:	371c      	adds	r7, #28
 80186da:	46bd      	mov	sp, r7
 80186dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186e0:	4770      	bx	lr
	...

080186e4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80186e4:	b580      	push	{r7, lr}
 80186e6:	b082      	sub	sp, #8
 80186e8:	af00      	add	r7, sp, #0
 80186ea:	6078      	str	r0, [r7, #4]
 80186ec:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80186ee:	687b      	ldr	r3, [r7, #4]
 80186f0:	2200      	movs	r2, #0
 80186f2:	70da      	strb	r2, [r3, #3]
 80186f4:	687b      	ldr	r3, [r7, #4]
 80186f6:	f04f 32ff 	mov.w	r2, #4294967295
 80186fa:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80186fc:	6839      	ldr	r1, [r7, #0]
 80186fe:	6878      	ldr	r0, [r7, #4]
 8018700:	f7ff f8dc 	bl	80178bc <move_window>
 8018704:	4603      	mov	r3, r0
 8018706:	2b00      	cmp	r3, #0
 8018708:	d001      	beq.n	801870e <check_fs+0x2a>
 801870a:	2304      	movs	r3, #4
 801870c:	e038      	b.n	8018780 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 801870e:	687b      	ldr	r3, [r7, #4]
 8018710:	3334      	adds	r3, #52	@ 0x34
 8018712:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8018716:	4618      	mov	r0, r3
 8018718:	f7fe fdee 	bl	80172f8 <ld_word>
 801871c:	4603      	mov	r3, r0
 801871e:	461a      	mov	r2, r3
 8018720:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8018724:	429a      	cmp	r2, r3
 8018726:	d001      	beq.n	801872c <check_fs+0x48>
 8018728:	2303      	movs	r3, #3
 801872a:	e029      	b.n	8018780 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 801872c:	687b      	ldr	r3, [r7, #4]
 801872e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8018732:	2be9      	cmp	r3, #233	@ 0xe9
 8018734:	d009      	beq.n	801874a <check_fs+0x66>
 8018736:	687b      	ldr	r3, [r7, #4]
 8018738:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801873c:	2beb      	cmp	r3, #235	@ 0xeb
 801873e:	d11e      	bne.n	801877e <check_fs+0x9a>
 8018740:	687b      	ldr	r3, [r7, #4]
 8018742:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8018746:	2b90      	cmp	r3, #144	@ 0x90
 8018748:	d119      	bne.n	801877e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801874a:	687b      	ldr	r3, [r7, #4]
 801874c:	3334      	adds	r3, #52	@ 0x34
 801874e:	3336      	adds	r3, #54	@ 0x36
 8018750:	4618      	mov	r0, r3
 8018752:	f7fe fdea 	bl	801732a <ld_dword>
 8018756:	4603      	mov	r3, r0
 8018758:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801875c:	4a0a      	ldr	r2, [pc, #40]	@ (8018788 <check_fs+0xa4>)
 801875e:	4293      	cmp	r3, r2
 8018760:	d101      	bne.n	8018766 <check_fs+0x82>
 8018762:	2300      	movs	r3, #0
 8018764:	e00c      	b.n	8018780 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8018766:	687b      	ldr	r3, [r7, #4]
 8018768:	3334      	adds	r3, #52	@ 0x34
 801876a:	3352      	adds	r3, #82	@ 0x52
 801876c:	4618      	mov	r0, r3
 801876e:	f7fe fddc 	bl	801732a <ld_dword>
 8018772:	4603      	mov	r3, r0
 8018774:	4a05      	ldr	r2, [pc, #20]	@ (801878c <check_fs+0xa8>)
 8018776:	4293      	cmp	r3, r2
 8018778:	d101      	bne.n	801877e <check_fs+0x9a>
 801877a:	2300      	movs	r3, #0
 801877c:	e000      	b.n	8018780 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801877e:	2302      	movs	r3, #2
}
 8018780:	4618      	mov	r0, r3
 8018782:	3708      	adds	r7, #8
 8018784:	46bd      	mov	sp, r7
 8018786:	bd80      	pop	{r7, pc}
 8018788:	00544146 	.word	0x00544146
 801878c:	33544146 	.word	0x33544146

08018790 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8018790:	b580      	push	{r7, lr}
 8018792:	b096      	sub	sp, #88	@ 0x58
 8018794:	af00      	add	r7, sp, #0
 8018796:	60f8      	str	r0, [r7, #12]
 8018798:	60b9      	str	r1, [r7, #8]
 801879a:	4613      	mov	r3, r2
 801879c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801879e:	68bb      	ldr	r3, [r7, #8]
 80187a0:	2200      	movs	r2, #0
 80187a2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80187a4:	68f8      	ldr	r0, [r7, #12]
 80187a6:	f7ff ff58 	bl	801865a <get_ldnumber>
 80187aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80187ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80187ae:	2b00      	cmp	r3, #0
 80187b0:	da01      	bge.n	80187b6 <find_volume+0x26>
 80187b2:	230b      	movs	r3, #11
 80187b4:	e235      	b.n	8018c22 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80187b6:	4aa5      	ldr	r2, [pc, #660]	@ (8018a4c <find_volume+0x2bc>)
 80187b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80187ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80187be:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80187c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d101      	bne.n	80187ca <find_volume+0x3a>
 80187c6:	230c      	movs	r3, #12
 80187c8:	e22b      	b.n	8018c22 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 80187ca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80187cc:	f7fe fe95 	bl	80174fa <lock_fs>
 80187d0:	4603      	mov	r3, r0
 80187d2:	2b00      	cmp	r3, #0
 80187d4:	d101      	bne.n	80187da <find_volume+0x4a>
 80187d6:	230f      	movs	r3, #15
 80187d8:	e223      	b.n	8018c22 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 80187da:	68bb      	ldr	r3, [r7, #8]
 80187dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80187de:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80187e0:	79fb      	ldrb	r3, [r7, #7]
 80187e2:	f023 0301 	bic.w	r3, r3, #1
 80187e6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80187e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80187ea:	781b      	ldrb	r3, [r3, #0]
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	d01a      	beq.n	8018826 <find_volume+0x96>
		stat = disk_status(fs->drv);
 80187f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80187f2:	785b      	ldrb	r3, [r3, #1]
 80187f4:	4618      	mov	r0, r3
 80187f6:	f7fe fce1 	bl	80171bc <disk_status>
 80187fa:	4603      	mov	r3, r0
 80187fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8018800:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018804:	f003 0301 	and.w	r3, r3, #1
 8018808:	2b00      	cmp	r3, #0
 801880a:	d10c      	bne.n	8018826 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 801880c:	79fb      	ldrb	r3, [r7, #7]
 801880e:	2b00      	cmp	r3, #0
 8018810:	d007      	beq.n	8018822 <find_volume+0x92>
 8018812:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018816:	f003 0304 	and.w	r3, r3, #4
 801881a:	2b00      	cmp	r3, #0
 801881c:	d001      	beq.n	8018822 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 801881e:	230a      	movs	r3, #10
 8018820:	e1ff      	b.n	8018c22 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 8018822:	2300      	movs	r3, #0
 8018824:	e1fd      	b.n	8018c22 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8018826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018828:	2200      	movs	r2, #0
 801882a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 801882c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801882e:	b2da      	uxtb	r2, r3
 8018830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018832:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8018834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018836:	785b      	ldrb	r3, [r3, #1]
 8018838:	4618      	mov	r0, r3
 801883a:	f7fe fcd9 	bl	80171f0 <disk_initialize>
 801883e:	4603      	mov	r3, r0
 8018840:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8018844:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018848:	f003 0301 	and.w	r3, r3, #1
 801884c:	2b00      	cmp	r3, #0
 801884e:	d001      	beq.n	8018854 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8018850:	2303      	movs	r3, #3
 8018852:	e1e6      	b.n	8018c22 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8018854:	79fb      	ldrb	r3, [r7, #7]
 8018856:	2b00      	cmp	r3, #0
 8018858:	d007      	beq.n	801886a <find_volume+0xda>
 801885a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801885e:	f003 0304 	and.w	r3, r3, #4
 8018862:	2b00      	cmp	r3, #0
 8018864:	d001      	beq.n	801886a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8018866:	230a      	movs	r3, #10
 8018868:	e1db      	b.n	8018c22 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801886a:	2300      	movs	r3, #0
 801886c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801886e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8018870:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8018872:	f7ff ff37 	bl	80186e4 <check_fs>
 8018876:	4603      	mov	r3, r0
 8018878:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801887c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018880:	2b02      	cmp	r3, #2
 8018882:	d149      	bne.n	8018918 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8018884:	2300      	movs	r3, #0
 8018886:	643b      	str	r3, [r7, #64]	@ 0x40
 8018888:	e01e      	b.n	80188c8 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801888a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801888c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8018890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018892:	011b      	lsls	r3, r3, #4
 8018894:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8018898:	4413      	add	r3, r2
 801889a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801889c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801889e:	3304      	adds	r3, #4
 80188a0:	781b      	ldrb	r3, [r3, #0]
 80188a2:	2b00      	cmp	r3, #0
 80188a4:	d006      	beq.n	80188b4 <find_volume+0x124>
 80188a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80188a8:	3308      	adds	r3, #8
 80188aa:	4618      	mov	r0, r3
 80188ac:	f7fe fd3d 	bl	801732a <ld_dword>
 80188b0:	4602      	mov	r2, r0
 80188b2:	e000      	b.n	80188b6 <find_volume+0x126>
 80188b4:	2200      	movs	r2, #0
 80188b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80188b8:	009b      	lsls	r3, r3, #2
 80188ba:	3358      	adds	r3, #88	@ 0x58
 80188bc:	443b      	add	r3, r7
 80188be:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80188c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80188c4:	3301      	adds	r3, #1
 80188c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80188c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80188ca:	2b03      	cmp	r3, #3
 80188cc:	d9dd      	bls.n	801888a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80188ce:	2300      	movs	r3, #0
 80188d0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80188d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80188d4:	2b00      	cmp	r3, #0
 80188d6:	d002      	beq.n	80188de <find_volume+0x14e>
 80188d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80188da:	3b01      	subs	r3, #1
 80188dc:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80188de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80188e0:	009b      	lsls	r3, r3, #2
 80188e2:	3358      	adds	r3, #88	@ 0x58
 80188e4:	443b      	add	r3, r7
 80188e6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80188ea:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80188ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80188ee:	2b00      	cmp	r3, #0
 80188f0:	d005      	beq.n	80188fe <find_volume+0x16e>
 80188f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80188f4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80188f6:	f7ff fef5 	bl	80186e4 <check_fs>
 80188fa:	4603      	mov	r3, r0
 80188fc:	e000      	b.n	8018900 <find_volume+0x170>
 80188fe:	2303      	movs	r3, #3
 8018900:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8018904:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018908:	2b01      	cmp	r3, #1
 801890a:	d905      	bls.n	8018918 <find_volume+0x188>
 801890c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801890e:	3301      	adds	r3, #1
 8018910:	643b      	str	r3, [r7, #64]	@ 0x40
 8018912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018914:	2b03      	cmp	r3, #3
 8018916:	d9e2      	bls.n	80188de <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8018918:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801891c:	2b04      	cmp	r3, #4
 801891e:	d101      	bne.n	8018924 <find_volume+0x194>
 8018920:	2301      	movs	r3, #1
 8018922:	e17e      	b.n	8018c22 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8018924:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018928:	2b01      	cmp	r3, #1
 801892a:	d901      	bls.n	8018930 <find_volume+0x1a0>
 801892c:	230d      	movs	r3, #13
 801892e:	e178      	b.n	8018c22 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8018930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018932:	3334      	adds	r3, #52	@ 0x34
 8018934:	330b      	adds	r3, #11
 8018936:	4618      	mov	r0, r3
 8018938:	f7fe fcde 	bl	80172f8 <ld_word>
 801893c:	4603      	mov	r3, r0
 801893e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018942:	d001      	beq.n	8018948 <find_volume+0x1b8>
 8018944:	230d      	movs	r3, #13
 8018946:	e16c      	b.n	8018c22 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8018948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801894a:	3334      	adds	r3, #52	@ 0x34
 801894c:	3316      	adds	r3, #22
 801894e:	4618      	mov	r0, r3
 8018950:	f7fe fcd2 	bl	80172f8 <ld_word>
 8018954:	4603      	mov	r3, r0
 8018956:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8018958:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801895a:	2b00      	cmp	r3, #0
 801895c:	d106      	bne.n	801896c <find_volume+0x1dc>
 801895e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018960:	3334      	adds	r3, #52	@ 0x34
 8018962:	3324      	adds	r3, #36	@ 0x24
 8018964:	4618      	mov	r0, r3
 8018966:	f7fe fce0 	bl	801732a <ld_dword>
 801896a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 801896c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801896e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8018970:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8018972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018974:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8018978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801897a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801897c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801897e:	789b      	ldrb	r3, [r3, #2]
 8018980:	2b01      	cmp	r3, #1
 8018982:	d005      	beq.n	8018990 <find_volume+0x200>
 8018984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018986:	789b      	ldrb	r3, [r3, #2]
 8018988:	2b02      	cmp	r3, #2
 801898a:	d001      	beq.n	8018990 <find_volume+0x200>
 801898c:	230d      	movs	r3, #13
 801898e:	e148      	b.n	8018c22 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8018990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018992:	789b      	ldrb	r3, [r3, #2]
 8018994:	461a      	mov	r2, r3
 8018996:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018998:	fb02 f303 	mul.w	r3, r2, r3
 801899c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801899e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80189a4:	461a      	mov	r2, r3
 80189a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189a8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80189aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189ac:	895b      	ldrh	r3, [r3, #10]
 80189ae:	2b00      	cmp	r3, #0
 80189b0:	d008      	beq.n	80189c4 <find_volume+0x234>
 80189b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189b4:	895b      	ldrh	r3, [r3, #10]
 80189b6:	461a      	mov	r2, r3
 80189b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189ba:	895b      	ldrh	r3, [r3, #10]
 80189bc:	3b01      	subs	r3, #1
 80189be:	4013      	ands	r3, r2
 80189c0:	2b00      	cmp	r3, #0
 80189c2:	d001      	beq.n	80189c8 <find_volume+0x238>
 80189c4:	230d      	movs	r3, #13
 80189c6:	e12c      	b.n	8018c22 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80189c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189ca:	3334      	adds	r3, #52	@ 0x34
 80189cc:	3311      	adds	r3, #17
 80189ce:	4618      	mov	r0, r3
 80189d0:	f7fe fc92 	bl	80172f8 <ld_word>
 80189d4:	4603      	mov	r3, r0
 80189d6:	461a      	mov	r2, r3
 80189d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189da:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80189dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189de:	891b      	ldrh	r3, [r3, #8]
 80189e0:	f003 030f 	and.w	r3, r3, #15
 80189e4:	b29b      	uxth	r3, r3
 80189e6:	2b00      	cmp	r3, #0
 80189e8:	d001      	beq.n	80189ee <find_volume+0x25e>
 80189ea:	230d      	movs	r3, #13
 80189ec:	e119      	b.n	8018c22 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80189ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80189f0:	3334      	adds	r3, #52	@ 0x34
 80189f2:	3313      	adds	r3, #19
 80189f4:	4618      	mov	r0, r3
 80189f6:	f7fe fc7f 	bl	80172f8 <ld_word>
 80189fa:	4603      	mov	r3, r0
 80189fc:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80189fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018a00:	2b00      	cmp	r3, #0
 8018a02:	d106      	bne.n	8018a12 <find_volume+0x282>
 8018a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a06:	3334      	adds	r3, #52	@ 0x34
 8018a08:	3320      	adds	r3, #32
 8018a0a:	4618      	mov	r0, r3
 8018a0c:	f7fe fc8d 	bl	801732a <ld_dword>
 8018a10:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8018a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a14:	3334      	adds	r3, #52	@ 0x34
 8018a16:	330e      	adds	r3, #14
 8018a18:	4618      	mov	r0, r3
 8018a1a:	f7fe fc6d 	bl	80172f8 <ld_word>
 8018a1e:	4603      	mov	r3, r0
 8018a20:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8018a22:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8018a24:	2b00      	cmp	r3, #0
 8018a26:	d101      	bne.n	8018a2c <find_volume+0x29c>
 8018a28:	230d      	movs	r3, #13
 8018a2a:	e0fa      	b.n	8018c22 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8018a2c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8018a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018a30:	4413      	add	r3, r2
 8018a32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018a34:	8912      	ldrh	r2, [r2, #8]
 8018a36:	0912      	lsrs	r2, r2, #4
 8018a38:	b292      	uxth	r2, r2
 8018a3a:	4413      	add	r3, r2
 8018a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8018a3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a42:	429a      	cmp	r2, r3
 8018a44:	d204      	bcs.n	8018a50 <find_volume+0x2c0>
 8018a46:	230d      	movs	r3, #13
 8018a48:	e0eb      	b.n	8018c22 <find_volume+0x492>
 8018a4a:	bf00      	nop
 8018a4c:	2000f964 	.word	0x2000f964
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8018a50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8018a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018a54:	1ad3      	subs	r3, r2, r3
 8018a56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8018a58:	8952      	ldrh	r2, [r2, #10]
 8018a5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8018a5e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8018a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a62:	2b00      	cmp	r3, #0
 8018a64:	d101      	bne.n	8018a6a <find_volume+0x2da>
 8018a66:	230d      	movs	r3, #13
 8018a68:	e0db      	b.n	8018c22 <find_volume+0x492>
		fmt = FS_FAT32;
 8018a6a:	2303      	movs	r3, #3
 8018a6c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8018a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a72:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8018a76:	4293      	cmp	r3, r2
 8018a78:	d802      	bhi.n	8018a80 <find_volume+0x2f0>
 8018a7a:	2302      	movs	r3, #2
 8018a7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8018a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a82:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8018a86:	4293      	cmp	r3, r2
 8018a88:	d802      	bhi.n	8018a90 <find_volume+0x300>
 8018a8a:	2301      	movs	r3, #1
 8018a8c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8018a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a92:	1c9a      	adds	r2, r3, #2
 8018a94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a96:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8018a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018a9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8018a9c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8018a9e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8018aa0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018aa2:	441a      	add	r2, r3
 8018aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018aa6:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8018aa8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8018aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018aac:	441a      	add	r2, r3
 8018aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8018ab2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018ab6:	2b03      	cmp	r3, #3
 8018ab8:	d11e      	bne.n	8018af8 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8018aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018abc:	3334      	adds	r3, #52	@ 0x34
 8018abe:	332a      	adds	r3, #42	@ 0x2a
 8018ac0:	4618      	mov	r0, r3
 8018ac2:	f7fe fc19 	bl	80172f8 <ld_word>
 8018ac6:	4603      	mov	r3, r0
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d001      	beq.n	8018ad0 <find_volume+0x340>
 8018acc:	230d      	movs	r3, #13
 8018ace:	e0a8      	b.n	8018c22 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8018ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018ad2:	891b      	ldrh	r3, [r3, #8]
 8018ad4:	2b00      	cmp	r3, #0
 8018ad6:	d001      	beq.n	8018adc <find_volume+0x34c>
 8018ad8:	230d      	movs	r3, #13
 8018ada:	e0a2      	b.n	8018c22 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8018adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018ade:	3334      	adds	r3, #52	@ 0x34
 8018ae0:	332c      	adds	r3, #44	@ 0x2c
 8018ae2:	4618      	mov	r0, r3
 8018ae4:	f7fe fc21 	bl	801732a <ld_dword>
 8018ae8:	4602      	mov	r2, r0
 8018aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018aec:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8018aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018af0:	699b      	ldr	r3, [r3, #24]
 8018af2:	009b      	lsls	r3, r3, #2
 8018af4:	647b      	str	r3, [r7, #68]	@ 0x44
 8018af6:	e01f      	b.n	8018b38 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8018af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018afa:	891b      	ldrh	r3, [r3, #8]
 8018afc:	2b00      	cmp	r3, #0
 8018afe:	d101      	bne.n	8018b04 <find_volume+0x374>
 8018b00:	230d      	movs	r3, #13
 8018b02:	e08e      	b.n	8018c22 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8018b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018b08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b0a:	441a      	add	r2, r3
 8018b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b0e:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8018b10:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018b14:	2b02      	cmp	r3, #2
 8018b16:	d103      	bne.n	8018b20 <find_volume+0x390>
 8018b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b1a:	699b      	ldr	r3, [r3, #24]
 8018b1c:	005b      	lsls	r3, r3, #1
 8018b1e:	e00a      	b.n	8018b36 <find_volume+0x3a6>
 8018b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b22:	699a      	ldr	r2, [r3, #24]
 8018b24:	4613      	mov	r3, r2
 8018b26:	005b      	lsls	r3, r3, #1
 8018b28:	4413      	add	r3, r2
 8018b2a:	085a      	lsrs	r2, r3, #1
 8018b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b2e:	699b      	ldr	r3, [r3, #24]
 8018b30:	f003 0301 	and.w	r3, r3, #1
 8018b34:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8018b36:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8018b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b3a:	69da      	ldr	r2, [r3, #28]
 8018b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018b3e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8018b42:	0a5b      	lsrs	r3, r3, #9
 8018b44:	429a      	cmp	r2, r3
 8018b46:	d201      	bcs.n	8018b4c <find_volume+0x3bc>
 8018b48:	230d      	movs	r3, #13
 8018b4a:	e06a      	b.n	8018c22 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8018b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8018b52:	615a      	str	r2, [r3, #20]
 8018b54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b56:	695a      	ldr	r2, [r3, #20]
 8018b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b5a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8018b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b5e:	2280      	movs	r2, #128	@ 0x80
 8018b60:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8018b62:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8018b66:	2b03      	cmp	r3, #3
 8018b68:	d149      	bne.n	8018bfe <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8018b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b6c:	3334      	adds	r3, #52	@ 0x34
 8018b6e:	3330      	adds	r3, #48	@ 0x30
 8018b70:	4618      	mov	r0, r3
 8018b72:	f7fe fbc1 	bl	80172f8 <ld_word>
 8018b76:	4603      	mov	r3, r0
 8018b78:	2b01      	cmp	r3, #1
 8018b7a:	d140      	bne.n	8018bfe <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8018b7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018b7e:	3301      	adds	r3, #1
 8018b80:	4619      	mov	r1, r3
 8018b82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8018b84:	f7fe fe9a 	bl	80178bc <move_window>
 8018b88:	4603      	mov	r3, r0
 8018b8a:	2b00      	cmp	r3, #0
 8018b8c:	d137      	bne.n	8018bfe <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 8018b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b90:	2200      	movs	r2, #0
 8018b92:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8018b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018b96:	3334      	adds	r3, #52	@ 0x34
 8018b98:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8018b9c:	4618      	mov	r0, r3
 8018b9e:	f7fe fbab 	bl	80172f8 <ld_word>
 8018ba2:	4603      	mov	r3, r0
 8018ba4:	461a      	mov	r2, r3
 8018ba6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8018baa:	429a      	cmp	r2, r3
 8018bac:	d127      	bne.n	8018bfe <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8018bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bb0:	3334      	adds	r3, #52	@ 0x34
 8018bb2:	4618      	mov	r0, r3
 8018bb4:	f7fe fbb9 	bl	801732a <ld_dword>
 8018bb8:	4603      	mov	r3, r0
 8018bba:	4a1c      	ldr	r2, [pc, #112]	@ (8018c2c <find_volume+0x49c>)
 8018bbc:	4293      	cmp	r3, r2
 8018bbe:	d11e      	bne.n	8018bfe <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8018bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bc2:	3334      	adds	r3, #52	@ 0x34
 8018bc4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8018bc8:	4618      	mov	r0, r3
 8018bca:	f7fe fbae 	bl	801732a <ld_dword>
 8018bce:	4603      	mov	r3, r0
 8018bd0:	4a17      	ldr	r2, [pc, #92]	@ (8018c30 <find_volume+0x4a0>)
 8018bd2:	4293      	cmp	r3, r2
 8018bd4:	d113      	bne.n	8018bfe <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8018bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bd8:	3334      	adds	r3, #52	@ 0x34
 8018bda:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8018bde:	4618      	mov	r0, r3
 8018be0:	f7fe fba3 	bl	801732a <ld_dword>
 8018be4:	4602      	mov	r2, r0
 8018be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018be8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8018bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bec:	3334      	adds	r3, #52	@ 0x34
 8018bee:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8018bf2:	4618      	mov	r0, r3
 8018bf4:	f7fe fb99 	bl	801732a <ld_dword>
 8018bf8:	4602      	mov	r2, r0
 8018bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018bfc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8018bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018c00:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8018c04:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8018c06:	4b0b      	ldr	r3, [pc, #44]	@ (8018c34 <find_volume+0x4a4>)
 8018c08:	881b      	ldrh	r3, [r3, #0]
 8018c0a:	3301      	adds	r3, #1
 8018c0c:	b29a      	uxth	r2, r3
 8018c0e:	4b09      	ldr	r3, [pc, #36]	@ (8018c34 <find_volume+0x4a4>)
 8018c10:	801a      	strh	r2, [r3, #0]
 8018c12:	4b08      	ldr	r3, [pc, #32]	@ (8018c34 <find_volume+0x4a4>)
 8018c14:	881a      	ldrh	r2, [r3, #0]
 8018c16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018c18:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8018c1a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8018c1c:	f7fe fde6 	bl	80177ec <clear_lock>
#endif
	return FR_OK;
 8018c20:	2300      	movs	r3, #0
}
 8018c22:	4618      	mov	r0, r3
 8018c24:	3758      	adds	r7, #88	@ 0x58
 8018c26:	46bd      	mov	sp, r7
 8018c28:	bd80      	pop	{r7, pc}
 8018c2a:	bf00      	nop
 8018c2c:	41615252 	.word	0x41615252
 8018c30:	61417272 	.word	0x61417272
 8018c34:	2000f968 	.word	0x2000f968

08018c38 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8018c38:	b580      	push	{r7, lr}
 8018c3a:	b084      	sub	sp, #16
 8018c3c:	af00      	add	r7, sp, #0
 8018c3e:	6078      	str	r0, [r7, #4]
 8018c40:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8018c42:	2309      	movs	r3, #9
 8018c44:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8018c46:	687b      	ldr	r3, [r7, #4]
 8018c48:	2b00      	cmp	r3, #0
 8018c4a:	d02e      	beq.n	8018caa <validate+0x72>
 8018c4c:	687b      	ldr	r3, [r7, #4]
 8018c4e:	681b      	ldr	r3, [r3, #0]
 8018c50:	2b00      	cmp	r3, #0
 8018c52:	d02a      	beq.n	8018caa <validate+0x72>
 8018c54:	687b      	ldr	r3, [r7, #4]
 8018c56:	681b      	ldr	r3, [r3, #0]
 8018c58:	781b      	ldrb	r3, [r3, #0]
 8018c5a:	2b00      	cmp	r3, #0
 8018c5c:	d025      	beq.n	8018caa <validate+0x72>
 8018c5e:	687b      	ldr	r3, [r7, #4]
 8018c60:	889a      	ldrh	r2, [r3, #4]
 8018c62:	687b      	ldr	r3, [r7, #4]
 8018c64:	681b      	ldr	r3, [r3, #0]
 8018c66:	88db      	ldrh	r3, [r3, #6]
 8018c68:	429a      	cmp	r2, r3
 8018c6a:	d11e      	bne.n	8018caa <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8018c6c:	687b      	ldr	r3, [r7, #4]
 8018c6e:	681b      	ldr	r3, [r3, #0]
 8018c70:	4618      	mov	r0, r3
 8018c72:	f7fe fc42 	bl	80174fa <lock_fs>
 8018c76:	4603      	mov	r3, r0
 8018c78:	2b00      	cmp	r3, #0
 8018c7a:	d014      	beq.n	8018ca6 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8018c7c:	687b      	ldr	r3, [r7, #4]
 8018c7e:	681b      	ldr	r3, [r3, #0]
 8018c80:	785b      	ldrb	r3, [r3, #1]
 8018c82:	4618      	mov	r0, r3
 8018c84:	f7fe fa9a 	bl	80171bc <disk_status>
 8018c88:	4603      	mov	r3, r0
 8018c8a:	f003 0301 	and.w	r3, r3, #1
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	d102      	bne.n	8018c98 <validate+0x60>
				res = FR_OK;
 8018c92:	2300      	movs	r3, #0
 8018c94:	73fb      	strb	r3, [r7, #15]
 8018c96:	e008      	b.n	8018caa <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8018c98:	687b      	ldr	r3, [r7, #4]
 8018c9a:	681b      	ldr	r3, [r3, #0]
 8018c9c:	2100      	movs	r1, #0
 8018c9e:	4618      	mov	r0, r3
 8018ca0:	f7fe fc41 	bl	8017526 <unlock_fs>
 8018ca4:	e001      	b.n	8018caa <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8018ca6:	230f      	movs	r3, #15
 8018ca8:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8018caa:	7bfb      	ldrb	r3, [r7, #15]
 8018cac:	2b00      	cmp	r3, #0
 8018cae:	d102      	bne.n	8018cb6 <validate+0x7e>
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	681b      	ldr	r3, [r3, #0]
 8018cb4:	e000      	b.n	8018cb8 <validate+0x80>
 8018cb6:	2300      	movs	r3, #0
 8018cb8:	683a      	ldr	r2, [r7, #0]
 8018cba:	6013      	str	r3, [r2, #0]
	return res;
 8018cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8018cbe:	4618      	mov	r0, r3
 8018cc0:	3710      	adds	r7, #16
 8018cc2:	46bd      	mov	sp, r7
 8018cc4:	bd80      	pop	{r7, pc}
	...

08018cc8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8018cc8:	b580      	push	{r7, lr}
 8018cca:	b088      	sub	sp, #32
 8018ccc:	af00      	add	r7, sp, #0
 8018cce:	60f8      	str	r0, [r7, #12]
 8018cd0:	60b9      	str	r1, [r7, #8]
 8018cd2:	4613      	mov	r3, r2
 8018cd4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8018cd6:	68bb      	ldr	r3, [r7, #8]
 8018cd8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8018cda:	f107 0310 	add.w	r3, r7, #16
 8018cde:	4618      	mov	r0, r3
 8018ce0:	f7ff fcbb 	bl	801865a <get_ldnumber>
 8018ce4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8018ce6:	69fb      	ldr	r3, [r7, #28]
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	da01      	bge.n	8018cf0 <f_mount+0x28>
 8018cec:	230b      	movs	r3, #11
 8018cee:	e048      	b.n	8018d82 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8018cf0:	4a26      	ldr	r2, [pc, #152]	@ (8018d8c <f_mount+0xc4>)
 8018cf2:	69fb      	ldr	r3, [r7, #28]
 8018cf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018cf8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8018cfa:	69bb      	ldr	r3, [r7, #24]
 8018cfc:	2b00      	cmp	r3, #0
 8018cfe:	d00f      	beq.n	8018d20 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8018d00:	69b8      	ldr	r0, [r7, #24]
 8018d02:	f7fe fd73 	bl	80177ec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8018d06:	69bb      	ldr	r3, [r7, #24]
 8018d08:	68db      	ldr	r3, [r3, #12]
 8018d0a:	4618      	mov	r0, r3
 8018d0c:	f001 f899 	bl	8019e42 <ff_del_syncobj>
 8018d10:	4603      	mov	r3, r0
 8018d12:	2b00      	cmp	r3, #0
 8018d14:	d101      	bne.n	8018d1a <f_mount+0x52>
 8018d16:	2302      	movs	r3, #2
 8018d18:	e033      	b.n	8018d82 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8018d1a:	69bb      	ldr	r3, [r7, #24]
 8018d1c:	2200      	movs	r2, #0
 8018d1e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8018d20:	68fb      	ldr	r3, [r7, #12]
 8018d22:	2b00      	cmp	r3, #0
 8018d24:	d00f      	beq.n	8018d46 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8018d26:	68fb      	ldr	r3, [r7, #12]
 8018d28:	2200      	movs	r2, #0
 8018d2a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8018d2c:	69fb      	ldr	r3, [r7, #28]
 8018d2e:	b2da      	uxtb	r2, r3
 8018d30:	68fb      	ldr	r3, [r7, #12]
 8018d32:	330c      	adds	r3, #12
 8018d34:	4619      	mov	r1, r3
 8018d36:	4610      	mov	r0, r2
 8018d38:	f001 f863 	bl	8019e02 <ff_cre_syncobj>
 8018d3c:	4603      	mov	r3, r0
 8018d3e:	2b00      	cmp	r3, #0
 8018d40:	d101      	bne.n	8018d46 <f_mount+0x7e>
 8018d42:	2302      	movs	r3, #2
 8018d44:	e01d      	b.n	8018d82 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8018d46:	68fa      	ldr	r2, [r7, #12]
 8018d48:	4910      	ldr	r1, [pc, #64]	@ (8018d8c <f_mount+0xc4>)
 8018d4a:	69fb      	ldr	r3, [r7, #28]
 8018d4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8018d50:	68fb      	ldr	r3, [r7, #12]
 8018d52:	2b00      	cmp	r3, #0
 8018d54:	d002      	beq.n	8018d5c <f_mount+0x94>
 8018d56:	79fb      	ldrb	r3, [r7, #7]
 8018d58:	2b01      	cmp	r3, #1
 8018d5a:	d001      	beq.n	8018d60 <f_mount+0x98>
 8018d5c:	2300      	movs	r3, #0
 8018d5e:	e010      	b.n	8018d82 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8018d60:	f107 010c 	add.w	r1, r7, #12
 8018d64:	f107 0308 	add.w	r3, r7, #8
 8018d68:	2200      	movs	r2, #0
 8018d6a:	4618      	mov	r0, r3
 8018d6c:	f7ff fd10 	bl	8018790 <find_volume>
 8018d70:	4603      	mov	r3, r0
 8018d72:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8018d74:	68fb      	ldr	r3, [r7, #12]
 8018d76:	7dfa      	ldrb	r2, [r7, #23]
 8018d78:	4611      	mov	r1, r2
 8018d7a:	4618      	mov	r0, r3
 8018d7c:	f7fe fbd3 	bl	8017526 <unlock_fs>
 8018d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8018d82:	4618      	mov	r0, r3
 8018d84:	3720      	adds	r7, #32
 8018d86:	46bd      	mov	sp, r7
 8018d88:	bd80      	pop	{r7, pc}
 8018d8a:	bf00      	nop
 8018d8c:	2000f964 	.word	0x2000f964

08018d90 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8018d90:	b580      	push	{r7, lr}
 8018d92:	b098      	sub	sp, #96	@ 0x60
 8018d94:	af00      	add	r7, sp, #0
 8018d96:	60f8      	str	r0, [r7, #12]
 8018d98:	60b9      	str	r1, [r7, #8]
 8018d9a:	4613      	mov	r3, r2
 8018d9c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8018d9e:	68fb      	ldr	r3, [r7, #12]
 8018da0:	2b00      	cmp	r3, #0
 8018da2:	d101      	bne.n	8018da8 <f_open+0x18>
 8018da4:	2309      	movs	r3, #9
 8018da6:	e1b0      	b.n	801910a <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8018da8:	79fb      	ldrb	r3, [r7, #7]
 8018daa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018dae:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8018db0:	79fa      	ldrb	r2, [r7, #7]
 8018db2:	f107 0110 	add.w	r1, r7, #16
 8018db6:	f107 0308 	add.w	r3, r7, #8
 8018dba:	4618      	mov	r0, r3
 8018dbc:	f7ff fce8 	bl	8018790 <find_volume>
 8018dc0:	4603      	mov	r3, r0
 8018dc2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8018dc6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018dca:	2b00      	cmp	r3, #0
 8018dcc:	f040 818d 	bne.w	80190ea <f_open+0x35a>
		dj.obj.fs = fs;
 8018dd0:	693b      	ldr	r3, [r7, #16]
 8018dd2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8018dd4:	68ba      	ldr	r2, [r7, #8]
 8018dd6:	f107 0314 	add.w	r3, r7, #20
 8018dda:	4611      	mov	r1, r2
 8018ddc:	4618      	mov	r0, r3
 8018dde:	f7ff fbcb 	bl	8018578 <follow_path>
 8018de2:	4603      	mov	r3, r0
 8018de4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8018de8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018dec:	2b00      	cmp	r3, #0
 8018dee:	d118      	bne.n	8018e22 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8018df0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8018df4:	b25b      	sxtb	r3, r3
 8018df6:	2b00      	cmp	r3, #0
 8018df8:	da03      	bge.n	8018e02 <f_open+0x72>
				res = FR_INVALID_NAME;
 8018dfa:	2306      	movs	r3, #6
 8018dfc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8018e00:	e00f      	b.n	8018e22 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8018e02:	79fb      	ldrb	r3, [r7, #7]
 8018e04:	2b01      	cmp	r3, #1
 8018e06:	bf8c      	ite	hi
 8018e08:	2301      	movhi	r3, #1
 8018e0a:	2300      	movls	r3, #0
 8018e0c:	b2db      	uxtb	r3, r3
 8018e0e:	461a      	mov	r2, r3
 8018e10:	f107 0314 	add.w	r3, r7, #20
 8018e14:	4611      	mov	r1, r2
 8018e16:	4618      	mov	r0, r3
 8018e18:	f7fe fba0 	bl	801755c <chk_lock>
 8018e1c:	4603      	mov	r3, r0
 8018e1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8018e22:	79fb      	ldrb	r3, [r7, #7]
 8018e24:	f003 031c 	and.w	r3, r3, #28
 8018e28:	2b00      	cmp	r3, #0
 8018e2a:	d07f      	beq.n	8018f2c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8018e2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018e30:	2b00      	cmp	r3, #0
 8018e32:	d017      	beq.n	8018e64 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8018e34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018e38:	2b04      	cmp	r3, #4
 8018e3a:	d10e      	bne.n	8018e5a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8018e3c:	f7fe fbea 	bl	8017614 <enq_lock>
 8018e40:	4603      	mov	r3, r0
 8018e42:	2b00      	cmp	r3, #0
 8018e44:	d006      	beq.n	8018e54 <f_open+0xc4>
 8018e46:	f107 0314 	add.w	r3, r7, #20
 8018e4a:	4618      	mov	r0, r3
 8018e4c:	f7ff face 	bl	80183ec <dir_register>
 8018e50:	4603      	mov	r3, r0
 8018e52:	e000      	b.n	8018e56 <f_open+0xc6>
 8018e54:	2312      	movs	r3, #18
 8018e56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8018e5a:	79fb      	ldrb	r3, [r7, #7]
 8018e5c:	f043 0308 	orr.w	r3, r3, #8
 8018e60:	71fb      	strb	r3, [r7, #7]
 8018e62:	e010      	b.n	8018e86 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8018e64:	7ebb      	ldrb	r3, [r7, #26]
 8018e66:	f003 0311 	and.w	r3, r3, #17
 8018e6a:	2b00      	cmp	r3, #0
 8018e6c:	d003      	beq.n	8018e76 <f_open+0xe6>
					res = FR_DENIED;
 8018e6e:	2307      	movs	r3, #7
 8018e70:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8018e74:	e007      	b.n	8018e86 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8018e76:	79fb      	ldrb	r3, [r7, #7]
 8018e78:	f003 0304 	and.w	r3, r3, #4
 8018e7c:	2b00      	cmp	r3, #0
 8018e7e:	d002      	beq.n	8018e86 <f_open+0xf6>
 8018e80:	2308      	movs	r3, #8
 8018e82:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8018e86:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018e8a:	2b00      	cmp	r3, #0
 8018e8c:	d168      	bne.n	8018f60 <f_open+0x1d0>
 8018e8e:	79fb      	ldrb	r3, [r7, #7]
 8018e90:	f003 0308 	and.w	r3, r3, #8
 8018e94:	2b00      	cmp	r3, #0
 8018e96:	d063      	beq.n	8018f60 <f_open+0x1d0>
				dw = GET_FATTIME();
 8018e98:	f7fb fcea 	bl	8014870 <get_fattime>
 8018e9c:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8018e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018ea0:	330e      	adds	r3, #14
 8018ea2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8018ea4:	4618      	mov	r0, r3
 8018ea6:	f7fe fa7e 	bl	80173a6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8018eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018eac:	3316      	adds	r3, #22
 8018eae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8018eb0:	4618      	mov	r0, r3
 8018eb2:	f7fe fa78 	bl	80173a6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8018eb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018eb8:	330b      	adds	r3, #11
 8018eba:	2220      	movs	r2, #32
 8018ebc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8018ebe:	693b      	ldr	r3, [r7, #16]
 8018ec0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018ec2:	4611      	mov	r1, r2
 8018ec4:	4618      	mov	r0, r3
 8018ec6:	f7ff f9fd 	bl	80182c4 <ld_clust>
 8018eca:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8018ecc:	693b      	ldr	r3, [r7, #16]
 8018ece:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8018ed0:	2200      	movs	r2, #0
 8018ed2:	4618      	mov	r0, r3
 8018ed4:	f7ff fa15 	bl	8018302 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8018ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018eda:	331c      	adds	r3, #28
 8018edc:	2100      	movs	r1, #0
 8018ede:	4618      	mov	r0, r3
 8018ee0:	f7fe fa61 	bl	80173a6 <st_dword>
					fs->wflag = 1;
 8018ee4:	693b      	ldr	r3, [r7, #16]
 8018ee6:	2201      	movs	r2, #1
 8018ee8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8018eea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018eec:	2b00      	cmp	r3, #0
 8018eee:	d037      	beq.n	8018f60 <f_open+0x1d0>
						dw = fs->winsect;
 8018ef0:	693b      	ldr	r3, [r7, #16]
 8018ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018ef4:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8018ef6:	f107 0314 	add.w	r3, r7, #20
 8018efa:	2200      	movs	r2, #0
 8018efc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8018efe:	4618      	mov	r0, r3
 8018f00:	f7fe ff28 	bl	8017d54 <remove_chain>
 8018f04:	4603      	mov	r3, r0
 8018f06:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8018f0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018f0e:	2b00      	cmp	r3, #0
 8018f10:	d126      	bne.n	8018f60 <f_open+0x1d0>
							res = move_window(fs, dw);
 8018f12:	693b      	ldr	r3, [r7, #16]
 8018f14:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8018f16:	4618      	mov	r0, r3
 8018f18:	f7fe fcd0 	bl	80178bc <move_window>
 8018f1c:	4603      	mov	r3, r0
 8018f1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8018f22:	693b      	ldr	r3, [r7, #16]
 8018f24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8018f26:	3a01      	subs	r2, #1
 8018f28:	611a      	str	r2, [r3, #16]
 8018f2a:	e019      	b.n	8018f60 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8018f2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018f30:	2b00      	cmp	r3, #0
 8018f32:	d115      	bne.n	8018f60 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8018f34:	7ebb      	ldrb	r3, [r7, #26]
 8018f36:	f003 0310 	and.w	r3, r3, #16
 8018f3a:	2b00      	cmp	r3, #0
 8018f3c:	d003      	beq.n	8018f46 <f_open+0x1b6>
					res = FR_NO_FILE;
 8018f3e:	2304      	movs	r3, #4
 8018f40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8018f44:	e00c      	b.n	8018f60 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8018f46:	79fb      	ldrb	r3, [r7, #7]
 8018f48:	f003 0302 	and.w	r3, r3, #2
 8018f4c:	2b00      	cmp	r3, #0
 8018f4e:	d007      	beq.n	8018f60 <f_open+0x1d0>
 8018f50:	7ebb      	ldrb	r3, [r7, #26]
 8018f52:	f003 0301 	and.w	r3, r3, #1
 8018f56:	2b00      	cmp	r3, #0
 8018f58:	d002      	beq.n	8018f60 <f_open+0x1d0>
						res = FR_DENIED;
 8018f5a:	2307      	movs	r3, #7
 8018f5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8018f60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018f64:	2b00      	cmp	r3, #0
 8018f66:	d126      	bne.n	8018fb6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8018f68:	79fb      	ldrb	r3, [r7, #7]
 8018f6a:	f003 0308 	and.w	r3, r3, #8
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	d003      	beq.n	8018f7a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8018f72:	79fb      	ldrb	r3, [r7, #7]
 8018f74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018f78:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8018f7a:	693b      	ldr	r3, [r7, #16]
 8018f7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8018f7e:	68fb      	ldr	r3, [r7, #12]
 8018f80:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8018f82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018f84:	68fb      	ldr	r3, [r7, #12]
 8018f86:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8018f88:	79fb      	ldrb	r3, [r7, #7]
 8018f8a:	2b01      	cmp	r3, #1
 8018f8c:	bf8c      	ite	hi
 8018f8e:	2301      	movhi	r3, #1
 8018f90:	2300      	movls	r3, #0
 8018f92:	b2db      	uxtb	r3, r3
 8018f94:	461a      	mov	r2, r3
 8018f96:	f107 0314 	add.w	r3, r7, #20
 8018f9a:	4611      	mov	r1, r2
 8018f9c:	4618      	mov	r0, r3
 8018f9e:	f7fe fb5b 	bl	8017658 <inc_lock>
 8018fa2:	4602      	mov	r2, r0
 8018fa4:	68fb      	ldr	r3, [r7, #12]
 8018fa6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8018fa8:	68fb      	ldr	r3, [r7, #12]
 8018faa:	691b      	ldr	r3, [r3, #16]
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	d102      	bne.n	8018fb6 <f_open+0x226>
 8018fb0:	2302      	movs	r3, #2
 8018fb2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8018fb6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8018fba:	2b00      	cmp	r3, #0
 8018fbc:	f040 8095 	bne.w	80190ea <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8018fc0:	693b      	ldr	r3, [r7, #16]
 8018fc2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018fc4:	4611      	mov	r1, r2
 8018fc6:	4618      	mov	r0, r3
 8018fc8:	f7ff f97c 	bl	80182c4 <ld_clust>
 8018fcc:	4602      	mov	r2, r0
 8018fce:	68fb      	ldr	r3, [r7, #12]
 8018fd0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8018fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018fd4:	331c      	adds	r3, #28
 8018fd6:	4618      	mov	r0, r3
 8018fd8:	f7fe f9a7 	bl	801732a <ld_dword>
 8018fdc:	4602      	mov	r2, r0
 8018fde:	68fb      	ldr	r3, [r7, #12]
 8018fe0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8018fe2:	68fb      	ldr	r3, [r7, #12]
 8018fe4:	2200      	movs	r2, #0
 8018fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8018fe8:	693a      	ldr	r2, [r7, #16]
 8018fea:	68fb      	ldr	r3, [r7, #12]
 8018fec:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8018fee:	693b      	ldr	r3, [r7, #16]
 8018ff0:	88da      	ldrh	r2, [r3, #6]
 8018ff2:	68fb      	ldr	r3, [r7, #12]
 8018ff4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8018ff6:	68fb      	ldr	r3, [r7, #12]
 8018ff8:	79fa      	ldrb	r2, [r7, #7]
 8018ffa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8018ffc:	68fb      	ldr	r3, [r7, #12]
 8018ffe:	2200      	movs	r2, #0
 8019000:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8019002:	68fb      	ldr	r3, [r7, #12]
 8019004:	2200      	movs	r2, #0
 8019006:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8019008:	68fb      	ldr	r3, [r7, #12]
 801900a:	2200      	movs	r2, #0
 801900c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801900e:	68fb      	ldr	r3, [r7, #12]
 8019010:	3330      	adds	r3, #48	@ 0x30
 8019012:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019016:	2100      	movs	r1, #0
 8019018:	4618      	mov	r0, r3
 801901a:	f7fe fa11 	bl	8017440 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801901e:	79fb      	ldrb	r3, [r7, #7]
 8019020:	f003 0320 	and.w	r3, r3, #32
 8019024:	2b00      	cmp	r3, #0
 8019026:	d060      	beq.n	80190ea <f_open+0x35a>
 8019028:	68fb      	ldr	r3, [r7, #12]
 801902a:	68db      	ldr	r3, [r3, #12]
 801902c:	2b00      	cmp	r3, #0
 801902e:	d05c      	beq.n	80190ea <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8019030:	68fb      	ldr	r3, [r7, #12]
 8019032:	68da      	ldr	r2, [r3, #12]
 8019034:	68fb      	ldr	r3, [r7, #12]
 8019036:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8019038:	693b      	ldr	r3, [r7, #16]
 801903a:	895b      	ldrh	r3, [r3, #10]
 801903c:	025b      	lsls	r3, r3, #9
 801903e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8019040:	68fb      	ldr	r3, [r7, #12]
 8019042:	689b      	ldr	r3, [r3, #8]
 8019044:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8019046:	68fb      	ldr	r3, [r7, #12]
 8019048:	68db      	ldr	r3, [r3, #12]
 801904a:	657b      	str	r3, [r7, #84]	@ 0x54
 801904c:	e016      	b.n	801907c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 801904e:	68fb      	ldr	r3, [r7, #12]
 8019050:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8019052:	4618      	mov	r0, r3
 8019054:	f7fe fced 	bl	8017a32 <get_fat>
 8019058:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 801905a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801905c:	2b01      	cmp	r3, #1
 801905e:	d802      	bhi.n	8019066 <f_open+0x2d6>
 8019060:	2302      	movs	r3, #2
 8019062:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8019066:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8019068:	f1b3 3fff 	cmp.w	r3, #4294967295
 801906c:	d102      	bne.n	8019074 <f_open+0x2e4>
 801906e:	2301      	movs	r3, #1
 8019070:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8019074:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019078:	1ad3      	subs	r3, r2, r3
 801907a:	657b      	str	r3, [r7, #84]	@ 0x54
 801907c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8019080:	2b00      	cmp	r3, #0
 8019082:	d103      	bne.n	801908c <f_open+0x2fc>
 8019084:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8019086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019088:	429a      	cmp	r2, r3
 801908a:	d8e0      	bhi.n	801904e <f_open+0x2be>
				}
				fp->clust = clst;
 801908c:	68fb      	ldr	r3, [r7, #12]
 801908e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8019090:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8019092:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8019096:	2b00      	cmp	r3, #0
 8019098:	d127      	bne.n	80190ea <f_open+0x35a>
 801909a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801909c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80190a0:	2b00      	cmp	r3, #0
 80190a2:	d022      	beq.n	80190ea <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80190a4:	693b      	ldr	r3, [r7, #16]
 80190a6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80190a8:	4618      	mov	r0, r3
 80190aa:	f7fe fca3 	bl	80179f4 <clust2sect>
 80190ae:	6478      	str	r0, [r7, #68]	@ 0x44
 80190b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80190b2:	2b00      	cmp	r3, #0
 80190b4:	d103      	bne.n	80190be <f_open+0x32e>
						res = FR_INT_ERR;
 80190b6:	2302      	movs	r3, #2
 80190b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80190bc:	e015      	b.n	80190ea <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80190be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80190c0:	0a5a      	lsrs	r2, r3, #9
 80190c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80190c4:	441a      	add	r2, r3
 80190c6:	68fb      	ldr	r3, [r7, #12]
 80190c8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80190ca:	693b      	ldr	r3, [r7, #16]
 80190cc:	7858      	ldrb	r0, [r3, #1]
 80190ce:	68fb      	ldr	r3, [r7, #12]
 80190d0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80190d4:	68fb      	ldr	r3, [r7, #12]
 80190d6:	6a1a      	ldr	r2, [r3, #32]
 80190d8:	2301      	movs	r3, #1
 80190da:	f7fe f8af 	bl	801723c <disk_read>
 80190de:	4603      	mov	r3, r0
 80190e0:	2b00      	cmp	r3, #0
 80190e2:	d002      	beq.n	80190ea <f_open+0x35a>
 80190e4:	2301      	movs	r3, #1
 80190e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80190ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d002      	beq.n	80190f8 <f_open+0x368>
 80190f2:	68fb      	ldr	r3, [r7, #12]
 80190f4:	2200      	movs	r2, #0
 80190f6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80190f8:	693b      	ldr	r3, [r7, #16]
 80190fa:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 80190fe:	4611      	mov	r1, r2
 8019100:	4618      	mov	r0, r3
 8019102:	f7fe fa10 	bl	8017526 <unlock_fs>
 8019106:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 801910a:	4618      	mov	r0, r3
 801910c:	3760      	adds	r7, #96	@ 0x60
 801910e:	46bd      	mov	sp, r7
 8019110:	bd80      	pop	{r7, pc}

08019112 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8019112:	b580      	push	{r7, lr}
 8019114:	b08e      	sub	sp, #56	@ 0x38
 8019116:	af00      	add	r7, sp, #0
 8019118:	60f8      	str	r0, [r7, #12]
 801911a:	60b9      	str	r1, [r7, #8]
 801911c:	607a      	str	r2, [r7, #4]
 801911e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8019120:	68bb      	ldr	r3, [r7, #8]
 8019122:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8019124:	683b      	ldr	r3, [r7, #0]
 8019126:	2200      	movs	r2, #0
 8019128:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 801912a:	68fb      	ldr	r3, [r7, #12]
 801912c:	f107 0214 	add.w	r2, r7, #20
 8019130:	4611      	mov	r1, r2
 8019132:	4618      	mov	r0, r3
 8019134:	f7ff fd80 	bl	8018c38 <validate>
 8019138:	4603      	mov	r3, r0
 801913a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801913e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8019142:	2b00      	cmp	r3, #0
 8019144:	d107      	bne.n	8019156 <f_read+0x44>
 8019146:	68fb      	ldr	r3, [r7, #12]
 8019148:	7d5b      	ldrb	r3, [r3, #21]
 801914a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801914e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8019152:	2b00      	cmp	r3, #0
 8019154:	d009      	beq.n	801916a <f_read+0x58>
 8019156:	697b      	ldr	r3, [r7, #20]
 8019158:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 801915c:	4611      	mov	r1, r2
 801915e:	4618      	mov	r0, r3
 8019160:	f7fe f9e1 	bl	8017526 <unlock_fs>
 8019164:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8019168:	e13d      	b.n	80193e6 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801916a:	68fb      	ldr	r3, [r7, #12]
 801916c:	7d1b      	ldrb	r3, [r3, #20]
 801916e:	f003 0301 	and.w	r3, r3, #1
 8019172:	2b00      	cmp	r3, #0
 8019174:	d106      	bne.n	8019184 <f_read+0x72>
 8019176:	697b      	ldr	r3, [r7, #20]
 8019178:	2107      	movs	r1, #7
 801917a:	4618      	mov	r0, r3
 801917c:	f7fe f9d3 	bl	8017526 <unlock_fs>
 8019180:	2307      	movs	r3, #7
 8019182:	e130      	b.n	80193e6 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 8019184:	68fb      	ldr	r3, [r7, #12]
 8019186:	68da      	ldr	r2, [r3, #12]
 8019188:	68fb      	ldr	r3, [r7, #12]
 801918a:	699b      	ldr	r3, [r3, #24]
 801918c:	1ad3      	subs	r3, r2, r3
 801918e:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8019190:	687a      	ldr	r2, [r7, #4]
 8019192:	6a3b      	ldr	r3, [r7, #32]
 8019194:	429a      	cmp	r2, r3
 8019196:	f240 811c 	bls.w	80193d2 <f_read+0x2c0>
 801919a:	6a3b      	ldr	r3, [r7, #32]
 801919c:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 801919e:	e118      	b.n	80193d2 <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80191a0:	68fb      	ldr	r3, [r7, #12]
 80191a2:	699b      	ldr	r3, [r3, #24]
 80191a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	f040 80e4 	bne.w	8019376 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80191ae:	68fb      	ldr	r3, [r7, #12]
 80191b0:	699b      	ldr	r3, [r3, #24]
 80191b2:	0a5b      	lsrs	r3, r3, #9
 80191b4:	697a      	ldr	r2, [r7, #20]
 80191b6:	8952      	ldrh	r2, [r2, #10]
 80191b8:	3a01      	subs	r2, #1
 80191ba:	4013      	ands	r3, r2
 80191bc:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80191be:	69fb      	ldr	r3, [r7, #28]
 80191c0:	2b00      	cmp	r3, #0
 80191c2:	d139      	bne.n	8019238 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80191c4:	68fb      	ldr	r3, [r7, #12]
 80191c6:	699b      	ldr	r3, [r3, #24]
 80191c8:	2b00      	cmp	r3, #0
 80191ca:	d103      	bne.n	80191d4 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80191cc:	68fb      	ldr	r3, [r7, #12]
 80191ce:	689b      	ldr	r3, [r3, #8]
 80191d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80191d2:	e013      	b.n	80191fc <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80191d4:	68fb      	ldr	r3, [r7, #12]
 80191d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80191d8:	2b00      	cmp	r3, #0
 80191da:	d007      	beq.n	80191ec <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80191dc:	68fb      	ldr	r3, [r7, #12]
 80191de:	699b      	ldr	r3, [r3, #24]
 80191e0:	4619      	mov	r1, r3
 80191e2:	68f8      	ldr	r0, [r7, #12]
 80191e4:	f7fe feb3 	bl	8017f4e <clmt_clust>
 80191e8:	6338      	str	r0, [r7, #48]	@ 0x30
 80191ea:	e007      	b.n	80191fc <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80191ec:	68fa      	ldr	r2, [r7, #12]
 80191ee:	68fb      	ldr	r3, [r7, #12]
 80191f0:	69db      	ldr	r3, [r3, #28]
 80191f2:	4619      	mov	r1, r3
 80191f4:	4610      	mov	r0, r2
 80191f6:	f7fe fc1c 	bl	8017a32 <get_fat>
 80191fa:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80191fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80191fe:	2b01      	cmp	r3, #1
 8019200:	d809      	bhi.n	8019216 <f_read+0x104>
 8019202:	68fb      	ldr	r3, [r7, #12]
 8019204:	2202      	movs	r2, #2
 8019206:	755a      	strb	r2, [r3, #21]
 8019208:	697b      	ldr	r3, [r7, #20]
 801920a:	2102      	movs	r1, #2
 801920c:	4618      	mov	r0, r3
 801920e:	f7fe f98a 	bl	8017526 <unlock_fs>
 8019212:	2302      	movs	r3, #2
 8019214:	e0e7      	b.n	80193e6 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8019216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019218:	f1b3 3fff 	cmp.w	r3, #4294967295
 801921c:	d109      	bne.n	8019232 <f_read+0x120>
 801921e:	68fb      	ldr	r3, [r7, #12]
 8019220:	2201      	movs	r2, #1
 8019222:	755a      	strb	r2, [r3, #21]
 8019224:	697b      	ldr	r3, [r7, #20]
 8019226:	2101      	movs	r1, #1
 8019228:	4618      	mov	r0, r3
 801922a:	f7fe f97c 	bl	8017526 <unlock_fs>
 801922e:	2301      	movs	r3, #1
 8019230:	e0d9      	b.n	80193e6 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 8019232:	68fb      	ldr	r3, [r7, #12]
 8019234:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019236:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8019238:	697a      	ldr	r2, [r7, #20]
 801923a:	68fb      	ldr	r3, [r7, #12]
 801923c:	69db      	ldr	r3, [r3, #28]
 801923e:	4619      	mov	r1, r3
 8019240:	4610      	mov	r0, r2
 8019242:	f7fe fbd7 	bl	80179f4 <clust2sect>
 8019246:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8019248:	69bb      	ldr	r3, [r7, #24]
 801924a:	2b00      	cmp	r3, #0
 801924c:	d109      	bne.n	8019262 <f_read+0x150>
 801924e:	68fb      	ldr	r3, [r7, #12]
 8019250:	2202      	movs	r2, #2
 8019252:	755a      	strb	r2, [r3, #21]
 8019254:	697b      	ldr	r3, [r7, #20]
 8019256:	2102      	movs	r1, #2
 8019258:	4618      	mov	r0, r3
 801925a:	f7fe f964 	bl	8017526 <unlock_fs>
 801925e:	2302      	movs	r3, #2
 8019260:	e0c1      	b.n	80193e6 <f_read+0x2d4>
			sect += csect;
 8019262:	69ba      	ldr	r2, [r7, #24]
 8019264:	69fb      	ldr	r3, [r7, #28]
 8019266:	4413      	add	r3, r2
 8019268:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801926a:	687b      	ldr	r3, [r7, #4]
 801926c:	0a5b      	lsrs	r3, r3, #9
 801926e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8019270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019272:	2b00      	cmp	r3, #0
 8019274:	d03e      	beq.n	80192f4 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8019276:	69fa      	ldr	r2, [r7, #28]
 8019278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801927a:	4413      	add	r3, r2
 801927c:	697a      	ldr	r2, [r7, #20]
 801927e:	8952      	ldrh	r2, [r2, #10]
 8019280:	4293      	cmp	r3, r2
 8019282:	d905      	bls.n	8019290 <f_read+0x17e>
					cc = fs->csize - csect;
 8019284:	697b      	ldr	r3, [r7, #20]
 8019286:	895b      	ldrh	r3, [r3, #10]
 8019288:	461a      	mov	r2, r3
 801928a:	69fb      	ldr	r3, [r7, #28]
 801928c:	1ad3      	subs	r3, r2, r3
 801928e:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019290:	697b      	ldr	r3, [r7, #20]
 8019292:	7858      	ldrb	r0, [r3, #1]
 8019294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019296:	69ba      	ldr	r2, [r7, #24]
 8019298:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801929a:	f7fd ffcf 	bl	801723c <disk_read>
 801929e:	4603      	mov	r3, r0
 80192a0:	2b00      	cmp	r3, #0
 80192a2:	d009      	beq.n	80192b8 <f_read+0x1a6>
 80192a4:	68fb      	ldr	r3, [r7, #12]
 80192a6:	2201      	movs	r2, #1
 80192a8:	755a      	strb	r2, [r3, #21]
 80192aa:	697b      	ldr	r3, [r7, #20]
 80192ac:	2101      	movs	r1, #1
 80192ae:	4618      	mov	r0, r3
 80192b0:	f7fe f939 	bl	8017526 <unlock_fs>
 80192b4:	2301      	movs	r3, #1
 80192b6:	e096      	b.n	80193e6 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80192b8:	68fb      	ldr	r3, [r7, #12]
 80192ba:	7d1b      	ldrb	r3, [r3, #20]
 80192bc:	b25b      	sxtb	r3, r3
 80192be:	2b00      	cmp	r3, #0
 80192c0:	da14      	bge.n	80192ec <f_read+0x1da>
 80192c2:	68fb      	ldr	r3, [r7, #12]
 80192c4:	6a1a      	ldr	r2, [r3, #32]
 80192c6:	69bb      	ldr	r3, [r7, #24]
 80192c8:	1ad3      	subs	r3, r2, r3
 80192ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80192cc:	429a      	cmp	r2, r3
 80192ce:	d90d      	bls.n	80192ec <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80192d0:	68fb      	ldr	r3, [r7, #12]
 80192d2:	6a1a      	ldr	r2, [r3, #32]
 80192d4:	69bb      	ldr	r3, [r7, #24]
 80192d6:	1ad3      	subs	r3, r2, r3
 80192d8:	025b      	lsls	r3, r3, #9
 80192da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80192dc:	18d0      	adds	r0, r2, r3
 80192de:	68fb      	ldr	r3, [r7, #12]
 80192e0:	3330      	adds	r3, #48	@ 0x30
 80192e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80192e6:	4619      	mov	r1, r3
 80192e8:	f7fe f889 	bl	80173fe <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80192ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80192ee:	025b      	lsls	r3, r3, #9
 80192f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80192f2:	e05a      	b.n	80193aa <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80192f4:	68fb      	ldr	r3, [r7, #12]
 80192f6:	6a1b      	ldr	r3, [r3, #32]
 80192f8:	69ba      	ldr	r2, [r7, #24]
 80192fa:	429a      	cmp	r2, r3
 80192fc:	d038      	beq.n	8019370 <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80192fe:	68fb      	ldr	r3, [r7, #12]
 8019300:	7d1b      	ldrb	r3, [r3, #20]
 8019302:	b25b      	sxtb	r3, r3
 8019304:	2b00      	cmp	r3, #0
 8019306:	da1d      	bge.n	8019344 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019308:	697b      	ldr	r3, [r7, #20]
 801930a:	7858      	ldrb	r0, [r3, #1]
 801930c:	68fb      	ldr	r3, [r7, #12]
 801930e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8019312:	68fb      	ldr	r3, [r7, #12]
 8019314:	6a1a      	ldr	r2, [r3, #32]
 8019316:	2301      	movs	r3, #1
 8019318:	f7fd ffb0 	bl	801727c <disk_write>
 801931c:	4603      	mov	r3, r0
 801931e:	2b00      	cmp	r3, #0
 8019320:	d009      	beq.n	8019336 <f_read+0x224>
 8019322:	68fb      	ldr	r3, [r7, #12]
 8019324:	2201      	movs	r2, #1
 8019326:	755a      	strb	r2, [r3, #21]
 8019328:	697b      	ldr	r3, [r7, #20]
 801932a:	2101      	movs	r1, #1
 801932c:	4618      	mov	r0, r3
 801932e:	f7fe f8fa 	bl	8017526 <unlock_fs>
 8019332:	2301      	movs	r3, #1
 8019334:	e057      	b.n	80193e6 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 8019336:	68fb      	ldr	r3, [r7, #12]
 8019338:	7d1b      	ldrb	r3, [r3, #20]
 801933a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801933e:	b2da      	uxtb	r2, r3
 8019340:	68fb      	ldr	r3, [r7, #12]
 8019342:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8019344:	697b      	ldr	r3, [r7, #20]
 8019346:	7858      	ldrb	r0, [r3, #1]
 8019348:	68fb      	ldr	r3, [r7, #12]
 801934a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801934e:	2301      	movs	r3, #1
 8019350:	69ba      	ldr	r2, [r7, #24]
 8019352:	f7fd ff73 	bl	801723c <disk_read>
 8019356:	4603      	mov	r3, r0
 8019358:	2b00      	cmp	r3, #0
 801935a:	d009      	beq.n	8019370 <f_read+0x25e>
 801935c:	68fb      	ldr	r3, [r7, #12]
 801935e:	2201      	movs	r2, #1
 8019360:	755a      	strb	r2, [r3, #21]
 8019362:	697b      	ldr	r3, [r7, #20]
 8019364:	2101      	movs	r1, #1
 8019366:	4618      	mov	r0, r3
 8019368:	f7fe f8dd 	bl	8017526 <unlock_fs>
 801936c:	2301      	movs	r3, #1
 801936e:	e03a      	b.n	80193e6 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 8019370:	68fb      	ldr	r3, [r7, #12]
 8019372:	69ba      	ldr	r2, [r7, #24]
 8019374:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8019376:	68fb      	ldr	r3, [r7, #12]
 8019378:	699b      	ldr	r3, [r3, #24]
 801937a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801937e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8019382:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8019384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019386:	687b      	ldr	r3, [r7, #4]
 8019388:	429a      	cmp	r2, r3
 801938a:	d901      	bls.n	8019390 <f_read+0x27e>
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8019390:	68fb      	ldr	r3, [r7, #12]
 8019392:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8019396:	68fb      	ldr	r3, [r7, #12]
 8019398:	699b      	ldr	r3, [r3, #24]
 801939a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801939e:	4413      	add	r3, r2
 80193a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80193a2:	4619      	mov	r1, r3
 80193a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80193a6:	f7fe f82a 	bl	80173fe <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80193aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80193ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80193ae:	4413      	add	r3, r2
 80193b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80193b2:	68fb      	ldr	r3, [r7, #12]
 80193b4:	699a      	ldr	r2, [r3, #24]
 80193b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80193b8:	441a      	add	r2, r3
 80193ba:	68fb      	ldr	r3, [r7, #12]
 80193bc:	619a      	str	r2, [r3, #24]
 80193be:	683b      	ldr	r3, [r7, #0]
 80193c0:	681a      	ldr	r2, [r3, #0]
 80193c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80193c4:	441a      	add	r2, r3
 80193c6:	683b      	ldr	r3, [r7, #0]
 80193c8:	601a      	str	r2, [r3, #0]
 80193ca:	687a      	ldr	r2, [r7, #4]
 80193cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80193ce:	1ad3      	subs	r3, r2, r3
 80193d0:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	2b00      	cmp	r3, #0
 80193d6:	f47f aee3 	bne.w	80191a0 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80193da:	697b      	ldr	r3, [r7, #20]
 80193dc:	2100      	movs	r1, #0
 80193de:	4618      	mov	r0, r3
 80193e0:	f7fe f8a1 	bl	8017526 <unlock_fs>
 80193e4:	2300      	movs	r3, #0
}
 80193e6:	4618      	mov	r0, r3
 80193e8:	3738      	adds	r7, #56	@ 0x38
 80193ea:	46bd      	mov	sp, r7
 80193ec:	bd80      	pop	{r7, pc}

080193ee <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80193ee:	b580      	push	{r7, lr}
 80193f0:	b08c      	sub	sp, #48	@ 0x30
 80193f2:	af00      	add	r7, sp, #0
 80193f4:	60f8      	str	r0, [r7, #12]
 80193f6:	60b9      	str	r1, [r7, #8]
 80193f8:	607a      	str	r2, [r7, #4]
 80193fa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80193fc:	68bb      	ldr	r3, [r7, #8]
 80193fe:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8019400:	683b      	ldr	r3, [r7, #0]
 8019402:	2200      	movs	r2, #0
 8019404:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8019406:	68fb      	ldr	r3, [r7, #12]
 8019408:	f107 0210 	add.w	r2, r7, #16
 801940c:	4611      	mov	r1, r2
 801940e:	4618      	mov	r0, r3
 8019410:	f7ff fc12 	bl	8018c38 <validate>
 8019414:	4603      	mov	r3, r0
 8019416:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801941a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801941e:	2b00      	cmp	r3, #0
 8019420:	d107      	bne.n	8019432 <f_write+0x44>
 8019422:	68fb      	ldr	r3, [r7, #12]
 8019424:	7d5b      	ldrb	r3, [r3, #21]
 8019426:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801942a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801942e:	2b00      	cmp	r3, #0
 8019430:	d009      	beq.n	8019446 <f_write+0x58>
 8019432:	693b      	ldr	r3, [r7, #16]
 8019434:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8019438:	4611      	mov	r1, r2
 801943a:	4618      	mov	r0, r3
 801943c:	f7fe f873 	bl	8017526 <unlock_fs>
 8019440:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8019444:	e173      	b.n	801972e <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8019446:	68fb      	ldr	r3, [r7, #12]
 8019448:	7d1b      	ldrb	r3, [r3, #20]
 801944a:	f003 0302 	and.w	r3, r3, #2
 801944e:	2b00      	cmp	r3, #0
 8019450:	d106      	bne.n	8019460 <f_write+0x72>
 8019452:	693b      	ldr	r3, [r7, #16]
 8019454:	2107      	movs	r1, #7
 8019456:	4618      	mov	r0, r3
 8019458:	f7fe f865 	bl	8017526 <unlock_fs>
 801945c:	2307      	movs	r3, #7
 801945e:	e166      	b.n	801972e <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8019460:	68fb      	ldr	r3, [r7, #12]
 8019462:	699a      	ldr	r2, [r3, #24]
 8019464:	687b      	ldr	r3, [r7, #4]
 8019466:	441a      	add	r2, r3
 8019468:	68fb      	ldr	r3, [r7, #12]
 801946a:	699b      	ldr	r3, [r3, #24]
 801946c:	429a      	cmp	r2, r3
 801946e:	f080 814b 	bcs.w	8019708 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8019472:	68fb      	ldr	r3, [r7, #12]
 8019474:	699b      	ldr	r3, [r3, #24]
 8019476:	43db      	mvns	r3, r3
 8019478:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801947a:	e145      	b.n	8019708 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801947c:	68fb      	ldr	r3, [r7, #12]
 801947e:	699b      	ldr	r3, [r3, #24]
 8019480:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019484:	2b00      	cmp	r3, #0
 8019486:	f040 8101 	bne.w	801968c <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801948a:	68fb      	ldr	r3, [r7, #12]
 801948c:	699b      	ldr	r3, [r3, #24]
 801948e:	0a5b      	lsrs	r3, r3, #9
 8019490:	693a      	ldr	r2, [r7, #16]
 8019492:	8952      	ldrh	r2, [r2, #10]
 8019494:	3a01      	subs	r2, #1
 8019496:	4013      	ands	r3, r2
 8019498:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801949a:	69bb      	ldr	r3, [r7, #24]
 801949c:	2b00      	cmp	r3, #0
 801949e:	d14d      	bne.n	801953c <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80194a0:	68fb      	ldr	r3, [r7, #12]
 80194a2:	699b      	ldr	r3, [r3, #24]
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	d10c      	bne.n	80194c2 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80194a8:	68fb      	ldr	r3, [r7, #12]
 80194aa:	689b      	ldr	r3, [r3, #8]
 80194ac:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80194ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80194b0:	2b00      	cmp	r3, #0
 80194b2:	d11a      	bne.n	80194ea <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80194b4:	68fb      	ldr	r3, [r7, #12]
 80194b6:	2100      	movs	r1, #0
 80194b8:	4618      	mov	r0, r3
 80194ba:	f7fe fcb0 	bl	8017e1e <create_chain>
 80194be:	62b8      	str	r0, [r7, #40]	@ 0x28
 80194c0:	e013      	b.n	80194ea <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80194c2:	68fb      	ldr	r3, [r7, #12]
 80194c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80194c6:	2b00      	cmp	r3, #0
 80194c8:	d007      	beq.n	80194da <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80194ca:	68fb      	ldr	r3, [r7, #12]
 80194cc:	699b      	ldr	r3, [r3, #24]
 80194ce:	4619      	mov	r1, r3
 80194d0:	68f8      	ldr	r0, [r7, #12]
 80194d2:	f7fe fd3c 	bl	8017f4e <clmt_clust>
 80194d6:	62b8      	str	r0, [r7, #40]	@ 0x28
 80194d8:	e007      	b.n	80194ea <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80194da:	68fa      	ldr	r2, [r7, #12]
 80194dc:	68fb      	ldr	r3, [r7, #12]
 80194de:	69db      	ldr	r3, [r3, #28]
 80194e0:	4619      	mov	r1, r3
 80194e2:	4610      	mov	r0, r2
 80194e4:	f7fe fc9b 	bl	8017e1e <create_chain>
 80194e8:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80194ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80194ec:	2b00      	cmp	r3, #0
 80194ee:	f000 8110 	beq.w	8019712 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80194f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80194f4:	2b01      	cmp	r3, #1
 80194f6:	d109      	bne.n	801950c <f_write+0x11e>
 80194f8:	68fb      	ldr	r3, [r7, #12]
 80194fa:	2202      	movs	r2, #2
 80194fc:	755a      	strb	r2, [r3, #21]
 80194fe:	693b      	ldr	r3, [r7, #16]
 8019500:	2102      	movs	r1, #2
 8019502:	4618      	mov	r0, r3
 8019504:	f7fe f80f 	bl	8017526 <unlock_fs>
 8019508:	2302      	movs	r3, #2
 801950a:	e110      	b.n	801972e <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801950c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801950e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019512:	d109      	bne.n	8019528 <f_write+0x13a>
 8019514:	68fb      	ldr	r3, [r7, #12]
 8019516:	2201      	movs	r2, #1
 8019518:	755a      	strb	r2, [r3, #21]
 801951a:	693b      	ldr	r3, [r7, #16]
 801951c:	2101      	movs	r1, #1
 801951e:	4618      	mov	r0, r3
 8019520:	f7fe f801 	bl	8017526 <unlock_fs>
 8019524:	2301      	movs	r3, #1
 8019526:	e102      	b.n	801972e <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8019528:	68fb      	ldr	r3, [r7, #12]
 801952a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801952c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801952e:	68fb      	ldr	r3, [r7, #12]
 8019530:	689b      	ldr	r3, [r3, #8]
 8019532:	2b00      	cmp	r3, #0
 8019534:	d102      	bne.n	801953c <f_write+0x14e>
 8019536:	68fb      	ldr	r3, [r7, #12]
 8019538:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801953a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801953c:	68fb      	ldr	r3, [r7, #12]
 801953e:	7d1b      	ldrb	r3, [r3, #20]
 8019540:	b25b      	sxtb	r3, r3
 8019542:	2b00      	cmp	r3, #0
 8019544:	da1d      	bge.n	8019582 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019546:	693b      	ldr	r3, [r7, #16]
 8019548:	7858      	ldrb	r0, [r3, #1]
 801954a:	68fb      	ldr	r3, [r7, #12]
 801954c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8019550:	68fb      	ldr	r3, [r7, #12]
 8019552:	6a1a      	ldr	r2, [r3, #32]
 8019554:	2301      	movs	r3, #1
 8019556:	f7fd fe91 	bl	801727c <disk_write>
 801955a:	4603      	mov	r3, r0
 801955c:	2b00      	cmp	r3, #0
 801955e:	d009      	beq.n	8019574 <f_write+0x186>
 8019560:	68fb      	ldr	r3, [r7, #12]
 8019562:	2201      	movs	r2, #1
 8019564:	755a      	strb	r2, [r3, #21]
 8019566:	693b      	ldr	r3, [r7, #16]
 8019568:	2101      	movs	r1, #1
 801956a:	4618      	mov	r0, r3
 801956c:	f7fd ffdb 	bl	8017526 <unlock_fs>
 8019570:	2301      	movs	r3, #1
 8019572:	e0dc      	b.n	801972e <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8019574:	68fb      	ldr	r3, [r7, #12]
 8019576:	7d1b      	ldrb	r3, [r3, #20]
 8019578:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801957c:	b2da      	uxtb	r2, r3
 801957e:	68fb      	ldr	r3, [r7, #12]
 8019580:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8019582:	693a      	ldr	r2, [r7, #16]
 8019584:	68fb      	ldr	r3, [r7, #12]
 8019586:	69db      	ldr	r3, [r3, #28]
 8019588:	4619      	mov	r1, r3
 801958a:	4610      	mov	r0, r2
 801958c:	f7fe fa32 	bl	80179f4 <clust2sect>
 8019590:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8019592:	697b      	ldr	r3, [r7, #20]
 8019594:	2b00      	cmp	r3, #0
 8019596:	d109      	bne.n	80195ac <f_write+0x1be>
 8019598:	68fb      	ldr	r3, [r7, #12]
 801959a:	2202      	movs	r2, #2
 801959c:	755a      	strb	r2, [r3, #21]
 801959e:	693b      	ldr	r3, [r7, #16]
 80195a0:	2102      	movs	r1, #2
 80195a2:	4618      	mov	r0, r3
 80195a4:	f7fd ffbf 	bl	8017526 <unlock_fs>
 80195a8:	2302      	movs	r3, #2
 80195aa:	e0c0      	b.n	801972e <f_write+0x340>
			sect += csect;
 80195ac:	697a      	ldr	r2, [r7, #20]
 80195ae:	69bb      	ldr	r3, [r7, #24]
 80195b0:	4413      	add	r3, r2
 80195b2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80195b4:	687b      	ldr	r3, [r7, #4]
 80195b6:	0a5b      	lsrs	r3, r3, #9
 80195b8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80195ba:	6a3b      	ldr	r3, [r7, #32]
 80195bc:	2b00      	cmp	r3, #0
 80195be:	d041      	beq.n	8019644 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80195c0:	69ba      	ldr	r2, [r7, #24]
 80195c2:	6a3b      	ldr	r3, [r7, #32]
 80195c4:	4413      	add	r3, r2
 80195c6:	693a      	ldr	r2, [r7, #16]
 80195c8:	8952      	ldrh	r2, [r2, #10]
 80195ca:	4293      	cmp	r3, r2
 80195cc:	d905      	bls.n	80195da <f_write+0x1ec>
					cc = fs->csize - csect;
 80195ce:	693b      	ldr	r3, [r7, #16]
 80195d0:	895b      	ldrh	r3, [r3, #10]
 80195d2:	461a      	mov	r2, r3
 80195d4:	69bb      	ldr	r3, [r7, #24]
 80195d6:	1ad3      	subs	r3, r2, r3
 80195d8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80195da:	693b      	ldr	r3, [r7, #16]
 80195dc:	7858      	ldrb	r0, [r3, #1]
 80195de:	6a3b      	ldr	r3, [r7, #32]
 80195e0:	697a      	ldr	r2, [r7, #20]
 80195e2:	69f9      	ldr	r1, [r7, #28]
 80195e4:	f7fd fe4a 	bl	801727c <disk_write>
 80195e8:	4603      	mov	r3, r0
 80195ea:	2b00      	cmp	r3, #0
 80195ec:	d009      	beq.n	8019602 <f_write+0x214>
 80195ee:	68fb      	ldr	r3, [r7, #12]
 80195f0:	2201      	movs	r2, #1
 80195f2:	755a      	strb	r2, [r3, #21]
 80195f4:	693b      	ldr	r3, [r7, #16]
 80195f6:	2101      	movs	r1, #1
 80195f8:	4618      	mov	r0, r3
 80195fa:	f7fd ff94 	bl	8017526 <unlock_fs>
 80195fe:	2301      	movs	r3, #1
 8019600:	e095      	b.n	801972e <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8019602:	68fb      	ldr	r3, [r7, #12]
 8019604:	6a1a      	ldr	r2, [r3, #32]
 8019606:	697b      	ldr	r3, [r7, #20]
 8019608:	1ad3      	subs	r3, r2, r3
 801960a:	6a3a      	ldr	r2, [r7, #32]
 801960c:	429a      	cmp	r2, r3
 801960e:	d915      	bls.n	801963c <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8019610:	68fb      	ldr	r3, [r7, #12]
 8019612:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8019616:	68fb      	ldr	r3, [r7, #12]
 8019618:	6a1a      	ldr	r2, [r3, #32]
 801961a:	697b      	ldr	r3, [r7, #20]
 801961c:	1ad3      	subs	r3, r2, r3
 801961e:	025b      	lsls	r3, r3, #9
 8019620:	69fa      	ldr	r2, [r7, #28]
 8019622:	4413      	add	r3, r2
 8019624:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8019628:	4619      	mov	r1, r3
 801962a:	f7fd fee8 	bl	80173fe <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801962e:	68fb      	ldr	r3, [r7, #12]
 8019630:	7d1b      	ldrb	r3, [r3, #20]
 8019632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019636:	b2da      	uxtb	r2, r3
 8019638:	68fb      	ldr	r3, [r7, #12]
 801963a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801963c:	6a3b      	ldr	r3, [r7, #32]
 801963e:	025b      	lsls	r3, r3, #9
 8019640:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8019642:	e044      	b.n	80196ce <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8019644:	68fb      	ldr	r3, [r7, #12]
 8019646:	6a1b      	ldr	r3, [r3, #32]
 8019648:	697a      	ldr	r2, [r7, #20]
 801964a:	429a      	cmp	r2, r3
 801964c:	d01b      	beq.n	8019686 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 801964e:	68fb      	ldr	r3, [r7, #12]
 8019650:	699a      	ldr	r2, [r3, #24]
 8019652:	68fb      	ldr	r3, [r7, #12]
 8019654:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8019656:	429a      	cmp	r2, r3
 8019658:	d215      	bcs.n	8019686 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801965a:	693b      	ldr	r3, [r7, #16]
 801965c:	7858      	ldrb	r0, [r3, #1]
 801965e:	68fb      	ldr	r3, [r7, #12]
 8019660:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8019664:	2301      	movs	r3, #1
 8019666:	697a      	ldr	r2, [r7, #20]
 8019668:	f7fd fde8 	bl	801723c <disk_read>
 801966c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801966e:	2b00      	cmp	r3, #0
 8019670:	d009      	beq.n	8019686 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8019672:	68fb      	ldr	r3, [r7, #12]
 8019674:	2201      	movs	r2, #1
 8019676:	755a      	strb	r2, [r3, #21]
 8019678:	693b      	ldr	r3, [r7, #16]
 801967a:	2101      	movs	r1, #1
 801967c:	4618      	mov	r0, r3
 801967e:	f7fd ff52 	bl	8017526 <unlock_fs>
 8019682:	2301      	movs	r3, #1
 8019684:	e053      	b.n	801972e <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8019686:	68fb      	ldr	r3, [r7, #12]
 8019688:	697a      	ldr	r2, [r7, #20]
 801968a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801968c:	68fb      	ldr	r3, [r7, #12]
 801968e:	699b      	ldr	r3, [r3, #24]
 8019690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019694:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8019698:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801969a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	429a      	cmp	r2, r3
 80196a0:	d901      	bls.n	80196a6 <f_write+0x2b8>
 80196a2:	687b      	ldr	r3, [r7, #4]
 80196a4:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80196a6:	68fb      	ldr	r3, [r7, #12]
 80196a8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80196ac:	68fb      	ldr	r3, [r7, #12]
 80196ae:	699b      	ldr	r3, [r3, #24]
 80196b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80196b4:	4413      	add	r3, r2
 80196b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80196b8:	69f9      	ldr	r1, [r7, #28]
 80196ba:	4618      	mov	r0, r3
 80196bc:	f7fd fe9f 	bl	80173fe <mem_cpy>
		fp->flag |= FA_DIRTY;
 80196c0:	68fb      	ldr	r3, [r7, #12]
 80196c2:	7d1b      	ldrb	r3, [r3, #20]
 80196c4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80196c8:	b2da      	uxtb	r2, r3
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80196ce:	69fa      	ldr	r2, [r7, #28]
 80196d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196d2:	4413      	add	r3, r2
 80196d4:	61fb      	str	r3, [r7, #28]
 80196d6:	68fb      	ldr	r3, [r7, #12]
 80196d8:	699a      	ldr	r2, [r3, #24]
 80196da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196dc:	441a      	add	r2, r3
 80196de:	68fb      	ldr	r3, [r7, #12]
 80196e0:	619a      	str	r2, [r3, #24]
 80196e2:	68fb      	ldr	r3, [r7, #12]
 80196e4:	68da      	ldr	r2, [r3, #12]
 80196e6:	68fb      	ldr	r3, [r7, #12]
 80196e8:	699b      	ldr	r3, [r3, #24]
 80196ea:	429a      	cmp	r2, r3
 80196ec:	bf38      	it	cc
 80196ee:	461a      	movcc	r2, r3
 80196f0:	68fb      	ldr	r3, [r7, #12]
 80196f2:	60da      	str	r2, [r3, #12]
 80196f4:	683b      	ldr	r3, [r7, #0]
 80196f6:	681a      	ldr	r2, [r3, #0]
 80196f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196fa:	441a      	add	r2, r3
 80196fc:	683b      	ldr	r3, [r7, #0]
 80196fe:	601a      	str	r2, [r3, #0]
 8019700:	687a      	ldr	r2, [r7, #4]
 8019702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019704:	1ad3      	subs	r3, r2, r3
 8019706:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8019708:	687b      	ldr	r3, [r7, #4]
 801970a:	2b00      	cmp	r3, #0
 801970c:	f47f aeb6 	bne.w	801947c <f_write+0x8e>
 8019710:	e000      	b.n	8019714 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8019712:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8019714:	68fb      	ldr	r3, [r7, #12]
 8019716:	7d1b      	ldrb	r3, [r3, #20]
 8019718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801971c:	b2da      	uxtb	r2, r3
 801971e:	68fb      	ldr	r3, [r7, #12]
 8019720:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8019722:	693b      	ldr	r3, [r7, #16]
 8019724:	2100      	movs	r1, #0
 8019726:	4618      	mov	r0, r3
 8019728:	f7fd fefd 	bl	8017526 <unlock_fs>
 801972c:	2300      	movs	r3, #0
}
 801972e:	4618      	mov	r0, r3
 8019730:	3730      	adds	r7, #48	@ 0x30
 8019732:	46bd      	mov	sp, r7
 8019734:	bd80      	pop	{r7, pc}

08019736 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8019736:	b580      	push	{r7, lr}
 8019738:	b086      	sub	sp, #24
 801973a:	af00      	add	r7, sp, #0
 801973c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801973e:	687b      	ldr	r3, [r7, #4]
 8019740:	f107 0208 	add.w	r2, r7, #8
 8019744:	4611      	mov	r1, r2
 8019746:	4618      	mov	r0, r3
 8019748:	f7ff fa76 	bl	8018c38 <validate>
 801974c:	4603      	mov	r3, r0
 801974e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8019750:	7dfb      	ldrb	r3, [r7, #23]
 8019752:	2b00      	cmp	r3, #0
 8019754:	d16d      	bne.n	8019832 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8019756:	687b      	ldr	r3, [r7, #4]
 8019758:	7d1b      	ldrb	r3, [r3, #20]
 801975a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801975e:	2b00      	cmp	r3, #0
 8019760:	d067      	beq.n	8019832 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8019762:	687b      	ldr	r3, [r7, #4]
 8019764:	7d1b      	ldrb	r3, [r3, #20]
 8019766:	b25b      	sxtb	r3, r3
 8019768:	2b00      	cmp	r3, #0
 801976a:	da1a      	bge.n	80197a2 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 801976c:	68bb      	ldr	r3, [r7, #8]
 801976e:	7858      	ldrb	r0, [r3, #1]
 8019770:	687b      	ldr	r3, [r7, #4]
 8019772:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8019776:	687b      	ldr	r3, [r7, #4]
 8019778:	6a1a      	ldr	r2, [r3, #32]
 801977a:	2301      	movs	r3, #1
 801977c:	f7fd fd7e 	bl	801727c <disk_write>
 8019780:	4603      	mov	r3, r0
 8019782:	2b00      	cmp	r3, #0
 8019784:	d006      	beq.n	8019794 <f_sync+0x5e>
 8019786:	68bb      	ldr	r3, [r7, #8]
 8019788:	2101      	movs	r1, #1
 801978a:	4618      	mov	r0, r3
 801978c:	f7fd fecb 	bl	8017526 <unlock_fs>
 8019790:	2301      	movs	r3, #1
 8019792:	e055      	b.n	8019840 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8019794:	687b      	ldr	r3, [r7, #4]
 8019796:	7d1b      	ldrb	r3, [r3, #20]
 8019798:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801979c:	b2da      	uxtb	r2, r3
 801979e:	687b      	ldr	r3, [r7, #4]
 80197a0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80197a2:	f7fb f865 	bl	8014870 <get_fattime>
 80197a6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80197a8:	68ba      	ldr	r2, [r7, #8]
 80197aa:	687b      	ldr	r3, [r7, #4]
 80197ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80197ae:	4619      	mov	r1, r3
 80197b0:	4610      	mov	r0, r2
 80197b2:	f7fe f883 	bl	80178bc <move_window>
 80197b6:	4603      	mov	r3, r0
 80197b8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80197ba:	7dfb      	ldrb	r3, [r7, #23]
 80197bc:	2b00      	cmp	r3, #0
 80197be:	d138      	bne.n	8019832 <f_sync+0xfc>
					dir = fp->dir_ptr;
 80197c0:	687b      	ldr	r3, [r7, #4]
 80197c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80197c4:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80197c6:	68fb      	ldr	r3, [r7, #12]
 80197c8:	330b      	adds	r3, #11
 80197ca:	781a      	ldrb	r2, [r3, #0]
 80197cc:	68fb      	ldr	r3, [r7, #12]
 80197ce:	330b      	adds	r3, #11
 80197d0:	f042 0220 	orr.w	r2, r2, #32
 80197d4:	b2d2      	uxtb	r2, r2
 80197d6:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	6818      	ldr	r0, [r3, #0]
 80197dc:	687b      	ldr	r3, [r7, #4]
 80197de:	689b      	ldr	r3, [r3, #8]
 80197e0:	461a      	mov	r2, r3
 80197e2:	68f9      	ldr	r1, [r7, #12]
 80197e4:	f7fe fd8d 	bl	8018302 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80197e8:	68fb      	ldr	r3, [r7, #12]
 80197ea:	f103 021c 	add.w	r2, r3, #28
 80197ee:	687b      	ldr	r3, [r7, #4]
 80197f0:	68db      	ldr	r3, [r3, #12]
 80197f2:	4619      	mov	r1, r3
 80197f4:	4610      	mov	r0, r2
 80197f6:	f7fd fdd6 	bl	80173a6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80197fa:	68fb      	ldr	r3, [r7, #12]
 80197fc:	3316      	adds	r3, #22
 80197fe:	6939      	ldr	r1, [r7, #16]
 8019800:	4618      	mov	r0, r3
 8019802:	f7fd fdd0 	bl	80173a6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8019806:	68fb      	ldr	r3, [r7, #12]
 8019808:	3312      	adds	r3, #18
 801980a:	2100      	movs	r1, #0
 801980c:	4618      	mov	r0, r3
 801980e:	f7fd fdaf 	bl	8017370 <st_word>
					fs->wflag = 1;
 8019812:	68bb      	ldr	r3, [r7, #8]
 8019814:	2201      	movs	r2, #1
 8019816:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8019818:	68bb      	ldr	r3, [r7, #8]
 801981a:	4618      	mov	r0, r3
 801981c:	f7fe f87c 	bl	8017918 <sync_fs>
 8019820:	4603      	mov	r3, r0
 8019822:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8019824:	687b      	ldr	r3, [r7, #4]
 8019826:	7d1b      	ldrb	r3, [r3, #20]
 8019828:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801982c:	b2da      	uxtb	r2, r3
 801982e:	687b      	ldr	r3, [r7, #4]
 8019830:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8019832:	68bb      	ldr	r3, [r7, #8]
 8019834:	7dfa      	ldrb	r2, [r7, #23]
 8019836:	4611      	mov	r1, r2
 8019838:	4618      	mov	r0, r3
 801983a:	f7fd fe74 	bl	8017526 <unlock_fs>
 801983e:	7dfb      	ldrb	r3, [r7, #23]
}
 8019840:	4618      	mov	r0, r3
 8019842:	3718      	adds	r7, #24
 8019844:	46bd      	mov	sp, r7
 8019846:	bd80      	pop	{r7, pc}

08019848 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8019848:	b580      	push	{r7, lr}
 801984a:	b084      	sub	sp, #16
 801984c:	af00      	add	r7, sp, #0
 801984e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8019850:	6878      	ldr	r0, [r7, #4]
 8019852:	f7ff ff70 	bl	8019736 <f_sync>
 8019856:	4603      	mov	r3, r0
 8019858:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801985a:	7bfb      	ldrb	r3, [r7, #15]
 801985c:	2b00      	cmp	r3, #0
 801985e:	d11d      	bne.n	801989c <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8019860:	687b      	ldr	r3, [r7, #4]
 8019862:	f107 0208 	add.w	r2, r7, #8
 8019866:	4611      	mov	r1, r2
 8019868:	4618      	mov	r0, r3
 801986a:	f7ff f9e5 	bl	8018c38 <validate>
 801986e:	4603      	mov	r3, r0
 8019870:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8019872:	7bfb      	ldrb	r3, [r7, #15]
 8019874:	2b00      	cmp	r3, #0
 8019876:	d111      	bne.n	801989c <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8019878:	687b      	ldr	r3, [r7, #4]
 801987a:	691b      	ldr	r3, [r3, #16]
 801987c:	4618      	mov	r0, r3
 801987e:	f7fd ff79 	bl	8017774 <dec_lock>
 8019882:	4603      	mov	r3, r0
 8019884:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8019886:	7bfb      	ldrb	r3, [r7, #15]
 8019888:	2b00      	cmp	r3, #0
 801988a:	d102      	bne.n	8019892 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801988c:	687b      	ldr	r3, [r7, #4]
 801988e:	2200      	movs	r2, #0
 8019890:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8019892:	68bb      	ldr	r3, [r7, #8]
 8019894:	2100      	movs	r1, #0
 8019896:	4618      	mov	r0, r3
 8019898:	f7fd fe45 	bl	8017526 <unlock_fs>
#endif
		}
	}
	return res;
 801989c:	7bfb      	ldrb	r3, [r7, #15]
}
 801989e:	4618      	mov	r0, r3
 80198a0:	3710      	adds	r7, #16
 80198a2:	46bd      	mov	sp, r7
 80198a4:	bd80      	pop	{r7, pc}

080198a6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80198a6:	b580      	push	{r7, lr}
 80198a8:	b090      	sub	sp, #64	@ 0x40
 80198aa:	af00      	add	r7, sp, #0
 80198ac:	6078      	str	r0, [r7, #4]
 80198ae:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80198b0:	687b      	ldr	r3, [r7, #4]
 80198b2:	f107 0208 	add.w	r2, r7, #8
 80198b6:	4611      	mov	r1, r2
 80198b8:	4618      	mov	r0, r3
 80198ba:	f7ff f9bd 	bl	8018c38 <validate>
 80198be:	4603      	mov	r3, r0
 80198c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80198c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80198c8:	2b00      	cmp	r3, #0
 80198ca:	d103      	bne.n	80198d4 <f_lseek+0x2e>
 80198cc:	687b      	ldr	r3, [r7, #4]
 80198ce:	7d5b      	ldrb	r3, [r3, #21]
 80198d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80198d4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80198d8:	2b00      	cmp	r3, #0
 80198da:	d009      	beq.n	80198f0 <f_lseek+0x4a>
 80198dc:	68bb      	ldr	r3, [r7, #8]
 80198de:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80198e2:	4611      	mov	r1, r2
 80198e4:	4618      	mov	r0, r3
 80198e6:	f7fd fe1e 	bl	8017526 <unlock_fs>
 80198ea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80198ee:	e229      	b.n	8019d44 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80198f0:	687b      	ldr	r3, [r7, #4]
 80198f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80198f4:	2b00      	cmp	r3, #0
 80198f6:	f000 80ea 	beq.w	8019ace <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80198fa:	683b      	ldr	r3, [r7, #0]
 80198fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019900:	d164      	bne.n	80199cc <f_lseek+0x126>
			tbl = fp->cltbl;
 8019902:	687b      	ldr	r3, [r7, #4]
 8019904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019906:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8019908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801990a:	1d1a      	adds	r2, r3, #4
 801990c:	627a      	str	r2, [r7, #36]	@ 0x24
 801990e:	681b      	ldr	r3, [r3, #0]
 8019910:	617b      	str	r3, [r7, #20]
 8019912:	2302      	movs	r3, #2
 8019914:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8019916:	687b      	ldr	r3, [r7, #4]
 8019918:	689b      	ldr	r3, [r3, #8]
 801991a:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 801991c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801991e:	2b00      	cmp	r3, #0
 8019920:	d044      	beq.n	80199ac <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8019922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019924:	613b      	str	r3, [r7, #16]
 8019926:	2300      	movs	r3, #0
 8019928:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801992a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801992c:	3302      	adds	r3, #2
 801992e:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 8019930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019932:	60fb      	str	r3, [r7, #12]
 8019934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019936:	3301      	adds	r3, #1
 8019938:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 801993a:	687b      	ldr	r3, [r7, #4]
 801993c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801993e:	4618      	mov	r0, r3
 8019940:	f7fe f877 	bl	8017a32 <get_fat>
 8019944:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8019946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019948:	2b01      	cmp	r3, #1
 801994a:	d809      	bhi.n	8019960 <f_lseek+0xba>
 801994c:	687b      	ldr	r3, [r7, #4]
 801994e:	2202      	movs	r2, #2
 8019950:	755a      	strb	r2, [r3, #21]
 8019952:	68bb      	ldr	r3, [r7, #8]
 8019954:	2102      	movs	r1, #2
 8019956:	4618      	mov	r0, r3
 8019958:	f7fd fde5 	bl	8017526 <unlock_fs>
 801995c:	2302      	movs	r3, #2
 801995e:	e1f1      	b.n	8019d44 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8019960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019966:	d109      	bne.n	801997c <f_lseek+0xd6>
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	2201      	movs	r2, #1
 801996c:	755a      	strb	r2, [r3, #21]
 801996e:	68bb      	ldr	r3, [r7, #8]
 8019970:	2101      	movs	r1, #1
 8019972:	4618      	mov	r0, r3
 8019974:	f7fd fdd7 	bl	8017526 <unlock_fs>
 8019978:	2301      	movs	r3, #1
 801997a:	e1e3      	b.n	8019d44 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 801997c:	68fb      	ldr	r3, [r7, #12]
 801997e:	3301      	adds	r3, #1
 8019980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019982:	429a      	cmp	r2, r3
 8019984:	d0d4      	beq.n	8019930 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8019986:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019988:	697b      	ldr	r3, [r7, #20]
 801998a:	429a      	cmp	r2, r3
 801998c:	d809      	bhi.n	80199a2 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 801998e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019990:	1d1a      	adds	r2, r3, #4
 8019992:	627a      	str	r2, [r7, #36]	@ 0x24
 8019994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019996:	601a      	str	r2, [r3, #0]
 8019998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801999a:	1d1a      	adds	r2, r3, #4
 801999c:	627a      	str	r2, [r7, #36]	@ 0x24
 801999e:	693a      	ldr	r2, [r7, #16]
 80199a0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80199a2:	68bb      	ldr	r3, [r7, #8]
 80199a4:	699b      	ldr	r3, [r3, #24]
 80199a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80199a8:	429a      	cmp	r2, r3
 80199aa:	d3ba      	bcc.n	8019922 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80199ac:	687b      	ldr	r3, [r7, #4]
 80199ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80199b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80199b2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80199b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80199b6:	697b      	ldr	r3, [r7, #20]
 80199b8:	429a      	cmp	r2, r3
 80199ba:	d803      	bhi.n	80199c4 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 80199bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199be:	2200      	movs	r2, #0
 80199c0:	601a      	str	r2, [r3, #0]
 80199c2:	e1b6      	b.n	8019d32 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80199c4:	2311      	movs	r3, #17
 80199c6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80199ca:	e1b2      	b.n	8019d32 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80199cc:	687b      	ldr	r3, [r7, #4]
 80199ce:	68db      	ldr	r3, [r3, #12]
 80199d0:	683a      	ldr	r2, [r7, #0]
 80199d2:	429a      	cmp	r2, r3
 80199d4:	d902      	bls.n	80199dc <f_lseek+0x136>
 80199d6:	687b      	ldr	r3, [r7, #4]
 80199d8:	68db      	ldr	r3, [r3, #12]
 80199da:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80199dc:	687b      	ldr	r3, [r7, #4]
 80199de:	683a      	ldr	r2, [r7, #0]
 80199e0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80199e2:	683b      	ldr	r3, [r7, #0]
 80199e4:	2b00      	cmp	r3, #0
 80199e6:	f000 81a4 	beq.w	8019d32 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80199ea:	683b      	ldr	r3, [r7, #0]
 80199ec:	3b01      	subs	r3, #1
 80199ee:	4619      	mov	r1, r3
 80199f0:	6878      	ldr	r0, [r7, #4]
 80199f2:	f7fe faac 	bl	8017f4e <clmt_clust>
 80199f6:	4602      	mov	r2, r0
 80199f8:	687b      	ldr	r3, [r7, #4]
 80199fa:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80199fc:	68ba      	ldr	r2, [r7, #8]
 80199fe:	687b      	ldr	r3, [r7, #4]
 8019a00:	69db      	ldr	r3, [r3, #28]
 8019a02:	4619      	mov	r1, r3
 8019a04:	4610      	mov	r0, r2
 8019a06:	f7fd fff5 	bl	80179f4 <clust2sect>
 8019a0a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8019a0c:	69bb      	ldr	r3, [r7, #24]
 8019a0e:	2b00      	cmp	r3, #0
 8019a10:	d109      	bne.n	8019a26 <f_lseek+0x180>
 8019a12:	687b      	ldr	r3, [r7, #4]
 8019a14:	2202      	movs	r2, #2
 8019a16:	755a      	strb	r2, [r3, #21]
 8019a18:	68bb      	ldr	r3, [r7, #8]
 8019a1a:	2102      	movs	r1, #2
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	f7fd fd82 	bl	8017526 <unlock_fs>
 8019a22:	2302      	movs	r3, #2
 8019a24:	e18e      	b.n	8019d44 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8019a26:	683b      	ldr	r3, [r7, #0]
 8019a28:	3b01      	subs	r3, #1
 8019a2a:	0a5b      	lsrs	r3, r3, #9
 8019a2c:	68ba      	ldr	r2, [r7, #8]
 8019a2e:	8952      	ldrh	r2, [r2, #10]
 8019a30:	3a01      	subs	r2, #1
 8019a32:	4013      	ands	r3, r2
 8019a34:	69ba      	ldr	r2, [r7, #24]
 8019a36:	4413      	add	r3, r2
 8019a38:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8019a3a:	687b      	ldr	r3, [r7, #4]
 8019a3c:	699b      	ldr	r3, [r3, #24]
 8019a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019a42:	2b00      	cmp	r3, #0
 8019a44:	f000 8175 	beq.w	8019d32 <f_lseek+0x48c>
 8019a48:	687b      	ldr	r3, [r7, #4]
 8019a4a:	6a1b      	ldr	r3, [r3, #32]
 8019a4c:	69ba      	ldr	r2, [r7, #24]
 8019a4e:	429a      	cmp	r2, r3
 8019a50:	f000 816f 	beq.w	8019d32 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8019a54:	687b      	ldr	r3, [r7, #4]
 8019a56:	7d1b      	ldrb	r3, [r3, #20]
 8019a58:	b25b      	sxtb	r3, r3
 8019a5a:	2b00      	cmp	r3, #0
 8019a5c:	da1d      	bge.n	8019a9a <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019a5e:	68bb      	ldr	r3, [r7, #8]
 8019a60:	7858      	ldrb	r0, [r3, #1]
 8019a62:	687b      	ldr	r3, [r7, #4]
 8019a64:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8019a68:	687b      	ldr	r3, [r7, #4]
 8019a6a:	6a1a      	ldr	r2, [r3, #32]
 8019a6c:	2301      	movs	r3, #1
 8019a6e:	f7fd fc05 	bl	801727c <disk_write>
 8019a72:	4603      	mov	r3, r0
 8019a74:	2b00      	cmp	r3, #0
 8019a76:	d009      	beq.n	8019a8c <f_lseek+0x1e6>
 8019a78:	687b      	ldr	r3, [r7, #4]
 8019a7a:	2201      	movs	r2, #1
 8019a7c:	755a      	strb	r2, [r3, #21]
 8019a7e:	68bb      	ldr	r3, [r7, #8]
 8019a80:	2101      	movs	r1, #1
 8019a82:	4618      	mov	r0, r3
 8019a84:	f7fd fd4f 	bl	8017526 <unlock_fs>
 8019a88:	2301      	movs	r3, #1
 8019a8a:	e15b      	b.n	8019d44 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8019a8c:	687b      	ldr	r3, [r7, #4]
 8019a8e:	7d1b      	ldrb	r3, [r3, #20]
 8019a90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019a94:	b2da      	uxtb	r2, r3
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8019a9a:	68bb      	ldr	r3, [r7, #8]
 8019a9c:	7858      	ldrb	r0, [r3, #1]
 8019a9e:	687b      	ldr	r3, [r7, #4]
 8019aa0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8019aa4:	2301      	movs	r3, #1
 8019aa6:	69ba      	ldr	r2, [r7, #24]
 8019aa8:	f7fd fbc8 	bl	801723c <disk_read>
 8019aac:	4603      	mov	r3, r0
 8019aae:	2b00      	cmp	r3, #0
 8019ab0:	d009      	beq.n	8019ac6 <f_lseek+0x220>
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	2201      	movs	r2, #1
 8019ab6:	755a      	strb	r2, [r3, #21]
 8019ab8:	68bb      	ldr	r3, [r7, #8]
 8019aba:	2101      	movs	r1, #1
 8019abc:	4618      	mov	r0, r3
 8019abe:	f7fd fd32 	bl	8017526 <unlock_fs>
 8019ac2:	2301      	movs	r3, #1
 8019ac4:	e13e      	b.n	8019d44 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8019ac6:	687b      	ldr	r3, [r7, #4]
 8019ac8:	69ba      	ldr	r2, [r7, #24]
 8019aca:	621a      	str	r2, [r3, #32]
 8019acc:	e131      	b.n	8019d32 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8019ace:	687b      	ldr	r3, [r7, #4]
 8019ad0:	68db      	ldr	r3, [r3, #12]
 8019ad2:	683a      	ldr	r2, [r7, #0]
 8019ad4:	429a      	cmp	r2, r3
 8019ad6:	d908      	bls.n	8019aea <f_lseek+0x244>
 8019ad8:	687b      	ldr	r3, [r7, #4]
 8019ada:	7d1b      	ldrb	r3, [r3, #20]
 8019adc:	f003 0302 	and.w	r3, r3, #2
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	d102      	bne.n	8019aea <f_lseek+0x244>
			ofs = fp->obj.objsize;
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	68db      	ldr	r3, [r3, #12]
 8019ae8:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8019aea:	687b      	ldr	r3, [r7, #4]
 8019aec:	699b      	ldr	r3, [r3, #24]
 8019aee:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8019af0:	2300      	movs	r3, #0
 8019af2:	637b      	str	r3, [r7, #52]	@ 0x34
 8019af4:	687b      	ldr	r3, [r7, #4]
 8019af6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019af8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8019afa:	683b      	ldr	r3, [r7, #0]
 8019afc:	2b00      	cmp	r3, #0
 8019afe:	f000 80c0 	beq.w	8019c82 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8019b02:	68bb      	ldr	r3, [r7, #8]
 8019b04:	895b      	ldrh	r3, [r3, #10]
 8019b06:	025b      	lsls	r3, r3, #9
 8019b08:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8019b0a:	6a3b      	ldr	r3, [r7, #32]
 8019b0c:	2b00      	cmp	r3, #0
 8019b0e:	d01b      	beq.n	8019b48 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8019b10:	683b      	ldr	r3, [r7, #0]
 8019b12:	1e5a      	subs	r2, r3, #1
 8019b14:	69fb      	ldr	r3, [r7, #28]
 8019b16:	fbb2 f2f3 	udiv	r2, r2, r3
 8019b1a:	6a3b      	ldr	r3, [r7, #32]
 8019b1c:	1e59      	subs	r1, r3, #1
 8019b1e:	69fb      	ldr	r3, [r7, #28]
 8019b20:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8019b24:	429a      	cmp	r2, r3
 8019b26:	d30f      	bcc.n	8019b48 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8019b28:	6a3b      	ldr	r3, [r7, #32]
 8019b2a:	1e5a      	subs	r2, r3, #1
 8019b2c:	69fb      	ldr	r3, [r7, #28]
 8019b2e:	425b      	negs	r3, r3
 8019b30:	401a      	ands	r2, r3
 8019b32:	687b      	ldr	r3, [r7, #4]
 8019b34:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8019b36:	687b      	ldr	r3, [r7, #4]
 8019b38:	699b      	ldr	r3, [r3, #24]
 8019b3a:	683a      	ldr	r2, [r7, #0]
 8019b3c:	1ad3      	subs	r3, r2, r3
 8019b3e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8019b40:	687b      	ldr	r3, [r7, #4]
 8019b42:	69db      	ldr	r3, [r3, #28]
 8019b44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8019b46:	e02c      	b.n	8019ba2 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8019b48:	687b      	ldr	r3, [r7, #4]
 8019b4a:	689b      	ldr	r3, [r3, #8]
 8019b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8019b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019b50:	2b00      	cmp	r3, #0
 8019b52:	d123      	bne.n	8019b9c <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	2100      	movs	r1, #0
 8019b58:	4618      	mov	r0, r3
 8019b5a:	f7fe f960 	bl	8017e1e <create_chain>
 8019b5e:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8019b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019b62:	2b01      	cmp	r3, #1
 8019b64:	d109      	bne.n	8019b7a <f_lseek+0x2d4>
 8019b66:	687b      	ldr	r3, [r7, #4]
 8019b68:	2202      	movs	r2, #2
 8019b6a:	755a      	strb	r2, [r3, #21]
 8019b6c:	68bb      	ldr	r3, [r7, #8]
 8019b6e:	2102      	movs	r1, #2
 8019b70:	4618      	mov	r0, r3
 8019b72:	f7fd fcd8 	bl	8017526 <unlock_fs>
 8019b76:	2302      	movs	r3, #2
 8019b78:	e0e4      	b.n	8019d44 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8019b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019b80:	d109      	bne.n	8019b96 <f_lseek+0x2f0>
 8019b82:	687b      	ldr	r3, [r7, #4]
 8019b84:	2201      	movs	r2, #1
 8019b86:	755a      	strb	r2, [r3, #21]
 8019b88:	68bb      	ldr	r3, [r7, #8]
 8019b8a:	2101      	movs	r1, #1
 8019b8c:	4618      	mov	r0, r3
 8019b8e:	f7fd fcca 	bl	8017526 <unlock_fs>
 8019b92:	2301      	movs	r3, #1
 8019b94:	e0d6      	b.n	8019d44 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8019b96:	687b      	ldr	r3, [r7, #4]
 8019b98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019b9a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8019b9c:	687b      	ldr	r3, [r7, #4]
 8019b9e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019ba0:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8019ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019ba4:	2b00      	cmp	r3, #0
 8019ba6:	d06c      	beq.n	8019c82 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8019ba8:	e044      	b.n	8019c34 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8019baa:	683a      	ldr	r2, [r7, #0]
 8019bac:	69fb      	ldr	r3, [r7, #28]
 8019bae:	1ad3      	subs	r3, r2, r3
 8019bb0:	603b      	str	r3, [r7, #0]
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	699a      	ldr	r2, [r3, #24]
 8019bb6:	69fb      	ldr	r3, [r7, #28]
 8019bb8:	441a      	add	r2, r3
 8019bba:	687b      	ldr	r3, [r7, #4]
 8019bbc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8019bbe:	687b      	ldr	r3, [r7, #4]
 8019bc0:	7d1b      	ldrb	r3, [r3, #20]
 8019bc2:	f003 0302 	and.w	r3, r3, #2
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	d00b      	beq.n	8019be2 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8019bca:	687b      	ldr	r3, [r7, #4]
 8019bcc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019bce:	4618      	mov	r0, r3
 8019bd0:	f7fe f925 	bl	8017e1e <create_chain>
 8019bd4:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8019bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019bd8:	2b00      	cmp	r3, #0
 8019bda:	d108      	bne.n	8019bee <f_lseek+0x348>
							ofs = 0; break;
 8019bdc:	2300      	movs	r3, #0
 8019bde:	603b      	str	r3, [r7, #0]
 8019be0:	e02c      	b.n	8019c3c <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8019be2:	687b      	ldr	r3, [r7, #4]
 8019be4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019be6:	4618      	mov	r0, r3
 8019be8:	f7fd ff23 	bl	8017a32 <get_fat>
 8019bec:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8019bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8019bf4:	d109      	bne.n	8019c0a <f_lseek+0x364>
 8019bf6:	687b      	ldr	r3, [r7, #4]
 8019bf8:	2201      	movs	r2, #1
 8019bfa:	755a      	strb	r2, [r3, #21]
 8019bfc:	68bb      	ldr	r3, [r7, #8]
 8019bfe:	2101      	movs	r1, #1
 8019c00:	4618      	mov	r0, r3
 8019c02:	f7fd fc90 	bl	8017526 <unlock_fs>
 8019c06:	2301      	movs	r3, #1
 8019c08:	e09c      	b.n	8019d44 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8019c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019c0c:	2b01      	cmp	r3, #1
 8019c0e:	d904      	bls.n	8019c1a <f_lseek+0x374>
 8019c10:	68bb      	ldr	r3, [r7, #8]
 8019c12:	699b      	ldr	r3, [r3, #24]
 8019c14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019c16:	429a      	cmp	r2, r3
 8019c18:	d309      	bcc.n	8019c2e <f_lseek+0x388>
 8019c1a:	687b      	ldr	r3, [r7, #4]
 8019c1c:	2202      	movs	r2, #2
 8019c1e:	755a      	strb	r2, [r3, #21]
 8019c20:	68bb      	ldr	r3, [r7, #8]
 8019c22:	2102      	movs	r1, #2
 8019c24:	4618      	mov	r0, r3
 8019c26:	f7fd fc7e 	bl	8017526 <unlock_fs>
 8019c2a:	2302      	movs	r3, #2
 8019c2c:	e08a      	b.n	8019d44 <f_lseek+0x49e>
					fp->clust = clst;
 8019c2e:	687b      	ldr	r3, [r7, #4]
 8019c30:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019c32:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8019c34:	683a      	ldr	r2, [r7, #0]
 8019c36:	69fb      	ldr	r3, [r7, #28]
 8019c38:	429a      	cmp	r2, r3
 8019c3a:	d8b6      	bhi.n	8019baa <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8019c3c:	687b      	ldr	r3, [r7, #4]
 8019c3e:	699a      	ldr	r2, [r3, #24]
 8019c40:	683b      	ldr	r3, [r7, #0]
 8019c42:	441a      	add	r2, r3
 8019c44:	687b      	ldr	r3, [r7, #4]
 8019c46:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8019c48:	683b      	ldr	r3, [r7, #0]
 8019c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019c4e:	2b00      	cmp	r3, #0
 8019c50:	d017      	beq.n	8019c82 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8019c52:	68bb      	ldr	r3, [r7, #8]
 8019c54:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8019c56:	4618      	mov	r0, r3
 8019c58:	f7fd fecc 	bl	80179f4 <clust2sect>
 8019c5c:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8019c5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019c60:	2b00      	cmp	r3, #0
 8019c62:	d109      	bne.n	8019c78 <f_lseek+0x3d2>
 8019c64:	687b      	ldr	r3, [r7, #4]
 8019c66:	2202      	movs	r2, #2
 8019c68:	755a      	strb	r2, [r3, #21]
 8019c6a:	68bb      	ldr	r3, [r7, #8]
 8019c6c:	2102      	movs	r1, #2
 8019c6e:	4618      	mov	r0, r3
 8019c70:	f7fd fc59 	bl	8017526 <unlock_fs>
 8019c74:	2302      	movs	r3, #2
 8019c76:	e065      	b.n	8019d44 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 8019c78:	683b      	ldr	r3, [r7, #0]
 8019c7a:	0a5b      	lsrs	r3, r3, #9
 8019c7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019c7e:	4413      	add	r3, r2
 8019c80:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8019c82:	687b      	ldr	r3, [r7, #4]
 8019c84:	699a      	ldr	r2, [r3, #24]
 8019c86:	687b      	ldr	r3, [r7, #4]
 8019c88:	68db      	ldr	r3, [r3, #12]
 8019c8a:	429a      	cmp	r2, r3
 8019c8c:	d90a      	bls.n	8019ca4 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 8019c8e:	687b      	ldr	r3, [r7, #4]
 8019c90:	699a      	ldr	r2, [r3, #24]
 8019c92:	687b      	ldr	r3, [r7, #4]
 8019c94:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8019c96:	687b      	ldr	r3, [r7, #4]
 8019c98:	7d1b      	ldrb	r3, [r3, #20]
 8019c9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c9e:	b2da      	uxtb	r2, r3
 8019ca0:	687b      	ldr	r3, [r7, #4]
 8019ca2:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8019ca4:	687b      	ldr	r3, [r7, #4]
 8019ca6:	699b      	ldr	r3, [r3, #24]
 8019ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019cac:	2b00      	cmp	r3, #0
 8019cae:	d040      	beq.n	8019d32 <f_lseek+0x48c>
 8019cb0:	687b      	ldr	r3, [r7, #4]
 8019cb2:	6a1b      	ldr	r3, [r3, #32]
 8019cb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019cb6:	429a      	cmp	r2, r3
 8019cb8:	d03b      	beq.n	8019d32 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	7d1b      	ldrb	r3, [r3, #20]
 8019cbe:	b25b      	sxtb	r3, r3
 8019cc0:	2b00      	cmp	r3, #0
 8019cc2:	da1d      	bge.n	8019d00 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8019cc4:	68bb      	ldr	r3, [r7, #8]
 8019cc6:	7858      	ldrb	r0, [r3, #1]
 8019cc8:	687b      	ldr	r3, [r7, #4]
 8019cca:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	6a1a      	ldr	r2, [r3, #32]
 8019cd2:	2301      	movs	r3, #1
 8019cd4:	f7fd fad2 	bl	801727c <disk_write>
 8019cd8:	4603      	mov	r3, r0
 8019cda:	2b00      	cmp	r3, #0
 8019cdc:	d009      	beq.n	8019cf2 <f_lseek+0x44c>
 8019cde:	687b      	ldr	r3, [r7, #4]
 8019ce0:	2201      	movs	r2, #1
 8019ce2:	755a      	strb	r2, [r3, #21]
 8019ce4:	68bb      	ldr	r3, [r7, #8]
 8019ce6:	2101      	movs	r1, #1
 8019ce8:	4618      	mov	r0, r3
 8019cea:	f7fd fc1c 	bl	8017526 <unlock_fs>
 8019cee:	2301      	movs	r3, #1
 8019cf0:	e028      	b.n	8019d44 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8019cf2:	687b      	ldr	r3, [r7, #4]
 8019cf4:	7d1b      	ldrb	r3, [r3, #20]
 8019cf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019cfa:	b2da      	uxtb	r2, r3
 8019cfc:	687b      	ldr	r3, [r7, #4]
 8019cfe:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8019d00:	68bb      	ldr	r3, [r7, #8]
 8019d02:	7858      	ldrb	r0, [r3, #1]
 8019d04:	687b      	ldr	r3, [r7, #4]
 8019d06:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8019d0a:	2301      	movs	r3, #1
 8019d0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019d0e:	f7fd fa95 	bl	801723c <disk_read>
 8019d12:	4603      	mov	r3, r0
 8019d14:	2b00      	cmp	r3, #0
 8019d16:	d009      	beq.n	8019d2c <f_lseek+0x486>
 8019d18:	687b      	ldr	r3, [r7, #4]
 8019d1a:	2201      	movs	r2, #1
 8019d1c:	755a      	strb	r2, [r3, #21]
 8019d1e:	68bb      	ldr	r3, [r7, #8]
 8019d20:	2101      	movs	r1, #1
 8019d22:	4618      	mov	r0, r3
 8019d24:	f7fd fbff 	bl	8017526 <unlock_fs>
 8019d28:	2301      	movs	r3, #1
 8019d2a:	e00b      	b.n	8019d44 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8019d2c:	687b      	ldr	r3, [r7, #4]
 8019d2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019d30:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8019d32:	68bb      	ldr	r3, [r7, #8]
 8019d34:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8019d38:	4611      	mov	r1, r2
 8019d3a:	4618      	mov	r0, r3
 8019d3c:	f7fd fbf3 	bl	8017526 <unlock_fs>
 8019d40:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8019d44:	4618      	mov	r0, r3
 8019d46:	3740      	adds	r7, #64	@ 0x40
 8019d48:	46bd      	mov	sp, r7
 8019d4a:	bd80      	pop	{r7, pc}

08019d4c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8019d4c:	b480      	push	{r7}
 8019d4e:	b087      	sub	sp, #28
 8019d50:	af00      	add	r7, sp, #0
 8019d52:	60f8      	str	r0, [r7, #12]
 8019d54:	60b9      	str	r1, [r7, #8]
 8019d56:	4613      	mov	r3, r2
 8019d58:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8019d5a:	2301      	movs	r3, #1
 8019d5c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8019d5e:	2300      	movs	r3, #0
 8019d60:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8019d62:	4b1f      	ldr	r3, [pc, #124]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019d64:	7a5b      	ldrb	r3, [r3, #9]
 8019d66:	b2db      	uxtb	r3, r3
 8019d68:	2b00      	cmp	r3, #0
 8019d6a:	d131      	bne.n	8019dd0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8019d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019d6e:	7a5b      	ldrb	r3, [r3, #9]
 8019d70:	b2db      	uxtb	r3, r3
 8019d72:	461a      	mov	r2, r3
 8019d74:	4b1a      	ldr	r3, [pc, #104]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019d76:	2100      	movs	r1, #0
 8019d78:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8019d7a:	4b19      	ldr	r3, [pc, #100]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019d7c:	7a5b      	ldrb	r3, [r3, #9]
 8019d7e:	b2db      	uxtb	r3, r3
 8019d80:	4a17      	ldr	r2, [pc, #92]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019d82:	009b      	lsls	r3, r3, #2
 8019d84:	4413      	add	r3, r2
 8019d86:	68fa      	ldr	r2, [r7, #12]
 8019d88:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8019d8a:	4b15      	ldr	r3, [pc, #84]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019d8c:	7a5b      	ldrb	r3, [r3, #9]
 8019d8e:	b2db      	uxtb	r3, r3
 8019d90:	461a      	mov	r2, r3
 8019d92:	4b13      	ldr	r3, [pc, #76]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019d94:	4413      	add	r3, r2
 8019d96:	79fa      	ldrb	r2, [r7, #7]
 8019d98:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8019d9a:	4b11      	ldr	r3, [pc, #68]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019d9c:	7a5b      	ldrb	r3, [r3, #9]
 8019d9e:	b2db      	uxtb	r3, r3
 8019da0:	1c5a      	adds	r2, r3, #1
 8019da2:	b2d1      	uxtb	r1, r2
 8019da4:	4a0e      	ldr	r2, [pc, #56]	@ (8019de0 <FATFS_LinkDriverEx+0x94>)
 8019da6:	7251      	strb	r1, [r2, #9]
 8019da8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8019daa:	7dbb      	ldrb	r3, [r7, #22]
 8019dac:	3330      	adds	r3, #48	@ 0x30
 8019dae:	b2da      	uxtb	r2, r3
 8019db0:	68bb      	ldr	r3, [r7, #8]
 8019db2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8019db4:	68bb      	ldr	r3, [r7, #8]
 8019db6:	3301      	adds	r3, #1
 8019db8:	223a      	movs	r2, #58	@ 0x3a
 8019dba:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8019dbc:	68bb      	ldr	r3, [r7, #8]
 8019dbe:	3302      	adds	r3, #2
 8019dc0:	222f      	movs	r2, #47	@ 0x2f
 8019dc2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8019dc4:	68bb      	ldr	r3, [r7, #8]
 8019dc6:	3303      	adds	r3, #3
 8019dc8:	2200      	movs	r2, #0
 8019dca:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8019dcc:	2300      	movs	r3, #0
 8019dce:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8019dd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8019dd2:	4618      	mov	r0, r3
 8019dd4:	371c      	adds	r7, #28
 8019dd6:	46bd      	mov	sp, r7
 8019dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ddc:	4770      	bx	lr
 8019dde:	bf00      	nop
 8019de0:	2000f98c 	.word	0x2000f98c

08019de4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8019de4:	b580      	push	{r7, lr}
 8019de6:	b082      	sub	sp, #8
 8019de8:	af00      	add	r7, sp, #0
 8019dea:	6078      	str	r0, [r7, #4]
 8019dec:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8019dee:	2200      	movs	r2, #0
 8019df0:	6839      	ldr	r1, [r7, #0]
 8019df2:	6878      	ldr	r0, [r7, #4]
 8019df4:	f7ff ffaa 	bl	8019d4c <FATFS_LinkDriverEx>
 8019df8:	4603      	mov	r3, r0
}
 8019dfa:	4618      	mov	r0, r3
 8019dfc:	3708      	adds	r7, #8
 8019dfe:	46bd      	mov	sp, r7
 8019e00:	bd80      	pop	{r7, pc}

08019e02 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8019e02:	b580      	push	{r7, lr}
 8019e04:	b086      	sub	sp, #24
 8019e06:	af00      	add	r7, sp, #0
 8019e08:	4603      	mov	r3, r0
 8019e0a:	6039      	str	r1, [r7, #0]
 8019e0c:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8019e0e:	2300      	movs	r3, #0
 8019e10:	60fb      	str	r3, [r7, #12]
 8019e12:	2300      	movs	r3, #0
 8019e14:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8019e16:	f107 030c 	add.w	r3, r7, #12
 8019e1a:	2101      	movs	r1, #1
 8019e1c:	4618      	mov	r0, r3
 8019e1e:	f000 f8e9 	bl	8019ff4 <osSemaphoreCreate>
 8019e22:	4602      	mov	r2, r0
 8019e24:	683b      	ldr	r3, [r7, #0]
 8019e26:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8019e28:	683b      	ldr	r3, [r7, #0]
 8019e2a:	681b      	ldr	r3, [r3, #0]
 8019e2c:	2b00      	cmp	r3, #0
 8019e2e:	bf14      	ite	ne
 8019e30:	2301      	movne	r3, #1
 8019e32:	2300      	moveq	r3, #0
 8019e34:	b2db      	uxtb	r3, r3
 8019e36:	617b      	str	r3, [r7, #20]

    return ret;
 8019e38:	697b      	ldr	r3, [r7, #20]
}
 8019e3a:	4618      	mov	r0, r3
 8019e3c:	3718      	adds	r7, #24
 8019e3e:	46bd      	mov	sp, r7
 8019e40:	bd80      	pop	{r7, pc}

08019e42 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8019e42:	b580      	push	{r7, lr}
 8019e44:	b082      	sub	sp, #8
 8019e46:	af00      	add	r7, sp, #0
 8019e48:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8019e4a:	6878      	ldr	r0, [r7, #4]
 8019e4c:	f000 f996 	bl	801a17c <osSemaphoreDelete>
#endif
    return 1;
 8019e50:	2301      	movs	r3, #1
}
 8019e52:	4618      	mov	r0, r3
 8019e54:	3708      	adds	r7, #8
 8019e56:	46bd      	mov	sp, r7
 8019e58:	bd80      	pop	{r7, pc}

08019e5a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8019e5a:	b580      	push	{r7, lr}
 8019e5c:	b084      	sub	sp, #16
 8019e5e:	af00      	add	r7, sp, #0
 8019e60:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8019e62:	2300      	movs	r3, #0
 8019e64:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8019e66:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8019e6a:	6878      	ldr	r0, [r7, #4]
 8019e6c:	f000 f902 	bl	801a074 <osSemaphoreWait>
 8019e70:	4603      	mov	r3, r0
 8019e72:	2b00      	cmp	r3, #0
 8019e74:	d101      	bne.n	8019e7a <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8019e76:	2301      	movs	r3, #1
 8019e78:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8019e7a:	68fb      	ldr	r3, [r7, #12]
}
 8019e7c:	4618      	mov	r0, r3
 8019e7e:	3710      	adds	r7, #16
 8019e80:	46bd      	mov	sp, r7
 8019e82:	bd80      	pop	{r7, pc}

08019e84 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8019e84:	b580      	push	{r7, lr}
 8019e86:	b082      	sub	sp, #8
 8019e88:	af00      	add	r7, sp, #0
 8019e8a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8019e8c:	6878      	ldr	r0, [r7, #4]
 8019e8e:	f000 f93f 	bl	801a110 <osSemaphoreRelease>
#endif
}
 8019e92:	bf00      	nop
 8019e94:	3708      	adds	r7, #8
 8019e96:	46bd      	mov	sp, r7
 8019e98:	bd80      	pop	{r7, pc}

08019e9a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8019e9a:	b480      	push	{r7}
 8019e9c:	b085      	sub	sp, #20
 8019e9e:	af00      	add	r7, sp, #0
 8019ea0:	4603      	mov	r3, r0
 8019ea2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8019ea4:	2300      	movs	r3, #0
 8019ea6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8019ea8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8019eac:	2b84      	cmp	r3, #132	@ 0x84
 8019eae:	d005      	beq.n	8019ebc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8019eb0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8019eb4:	68fb      	ldr	r3, [r7, #12]
 8019eb6:	4413      	add	r3, r2
 8019eb8:	3303      	adds	r3, #3
 8019eba:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8019ebc:	68fb      	ldr	r3, [r7, #12]
}
 8019ebe:	4618      	mov	r0, r3
 8019ec0:	3714      	adds	r7, #20
 8019ec2:	46bd      	mov	sp, r7
 8019ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ec8:	4770      	bx	lr

08019eca <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8019eca:	b480      	push	{r7}
 8019ecc:	b083      	sub	sp, #12
 8019ece:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8019ed0:	f3ef 8305 	mrs	r3, IPSR
 8019ed4:	607b      	str	r3, [r7, #4]
  return(result);
 8019ed6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8019ed8:	2b00      	cmp	r3, #0
 8019eda:	bf14      	ite	ne
 8019edc:	2301      	movne	r3, #1
 8019ede:	2300      	moveq	r3, #0
 8019ee0:	b2db      	uxtb	r3, r3
}
 8019ee2:	4618      	mov	r0, r3
 8019ee4:	370c      	adds	r7, #12
 8019ee6:	46bd      	mov	sp, r7
 8019ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019eec:	4770      	bx	lr

08019eee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8019eee:	b580      	push	{r7, lr}
 8019ef0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8019ef2:	f001 fcdb 	bl	801b8ac <vTaskStartScheduler>
  
  return osOK;
 8019ef6:	2300      	movs	r3, #0
}
 8019ef8:	4618      	mov	r0, r3
 8019efa:	bd80      	pop	{r7, pc}

08019efc <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8019efc:	b580      	push	{r7, lr}
 8019efe:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8019f00:	f002 f93c 	bl	801c17c <xTaskGetSchedulerState>
 8019f04:	4603      	mov	r3, r0
 8019f06:	2b01      	cmp	r3, #1
 8019f08:	d101      	bne.n	8019f0e <osKernelRunning+0x12>
    return 0;
 8019f0a:	2300      	movs	r3, #0
 8019f0c:	e000      	b.n	8019f10 <osKernelRunning+0x14>
  else
    return 1;
 8019f0e:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8019f10:	4618      	mov	r0, r3
 8019f12:	bd80      	pop	{r7, pc}

08019f14 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8019f14:	b580      	push	{r7, lr}
 8019f16:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8019f18:	f7ff ffd7 	bl	8019eca <inHandlerMode>
 8019f1c:	4603      	mov	r3, r0
 8019f1e:	2b00      	cmp	r3, #0
 8019f20:	d003      	beq.n	8019f2a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8019f22:	f001 fde7 	bl	801baf4 <xTaskGetTickCountFromISR>
 8019f26:	4603      	mov	r3, r0
 8019f28:	e002      	b.n	8019f30 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8019f2a:	f001 fdd3 	bl	801bad4 <xTaskGetTickCount>
 8019f2e:	4603      	mov	r3, r0
  }
}
 8019f30:	4618      	mov	r0, r3
 8019f32:	bd80      	pop	{r7, pc}

08019f34 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8019f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019f36:	b089      	sub	sp, #36	@ 0x24
 8019f38:	af04      	add	r7, sp, #16
 8019f3a:	6078      	str	r0, [r7, #4]
 8019f3c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8019f3e:	687b      	ldr	r3, [r7, #4]
 8019f40:	695b      	ldr	r3, [r3, #20]
 8019f42:	2b00      	cmp	r3, #0
 8019f44:	d020      	beq.n	8019f88 <osThreadCreate+0x54>
 8019f46:	687b      	ldr	r3, [r7, #4]
 8019f48:	699b      	ldr	r3, [r3, #24]
 8019f4a:	2b00      	cmp	r3, #0
 8019f4c:	d01c      	beq.n	8019f88 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8019f4e:	687b      	ldr	r3, [r7, #4]
 8019f50:	685c      	ldr	r4, [r3, #4]
 8019f52:	687b      	ldr	r3, [r7, #4]
 8019f54:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8019f56:	687b      	ldr	r3, [r7, #4]
 8019f58:	691e      	ldr	r6, [r3, #16]
 8019f5a:	687b      	ldr	r3, [r7, #4]
 8019f5c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8019f60:	4618      	mov	r0, r3
 8019f62:	f7ff ff9a 	bl	8019e9a <makeFreeRtosPriority>
 8019f66:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8019f68:	687b      	ldr	r3, [r7, #4]
 8019f6a:	695b      	ldr	r3, [r3, #20]
 8019f6c:	687a      	ldr	r2, [r7, #4]
 8019f6e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8019f70:	9202      	str	r2, [sp, #8]
 8019f72:	9301      	str	r3, [sp, #4]
 8019f74:	9100      	str	r1, [sp, #0]
 8019f76:	683b      	ldr	r3, [r7, #0]
 8019f78:	4632      	mov	r2, r6
 8019f7a:	4629      	mov	r1, r5
 8019f7c:	4620      	mov	r0, r4
 8019f7e:	f001 fab3 	bl	801b4e8 <xTaskCreateStatic>
 8019f82:	4603      	mov	r3, r0
 8019f84:	60fb      	str	r3, [r7, #12]
 8019f86:	e01c      	b.n	8019fc2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8019f88:	687b      	ldr	r3, [r7, #4]
 8019f8a:	685c      	ldr	r4, [r3, #4]
 8019f8c:	687b      	ldr	r3, [r7, #4]
 8019f8e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8019f90:	687b      	ldr	r3, [r7, #4]
 8019f92:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8019f94:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8019f9c:	4618      	mov	r0, r3
 8019f9e:	f7ff ff7c 	bl	8019e9a <makeFreeRtosPriority>
 8019fa2:	4602      	mov	r2, r0
 8019fa4:	f107 030c 	add.w	r3, r7, #12
 8019fa8:	9301      	str	r3, [sp, #4]
 8019faa:	9200      	str	r2, [sp, #0]
 8019fac:	683b      	ldr	r3, [r7, #0]
 8019fae:	4632      	mov	r2, r6
 8019fb0:	4629      	mov	r1, r5
 8019fb2:	4620      	mov	r0, r4
 8019fb4:	f001 fafe 	bl	801b5b4 <xTaskCreate>
 8019fb8:	4603      	mov	r3, r0
 8019fba:	2b01      	cmp	r3, #1
 8019fbc:	d001      	beq.n	8019fc2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8019fbe:	2300      	movs	r3, #0
 8019fc0:	e000      	b.n	8019fc4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8019fc2:	68fb      	ldr	r3, [r7, #12]
}
 8019fc4:	4618      	mov	r0, r3
 8019fc6:	3714      	adds	r7, #20
 8019fc8:	46bd      	mov	sp, r7
 8019fca:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019fcc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8019fcc:	b580      	push	{r7, lr}
 8019fce:	b084      	sub	sp, #16
 8019fd0:	af00      	add	r7, sp, #0
 8019fd2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8019fd4:	687b      	ldr	r3, [r7, #4]
 8019fd6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8019fd8:	68fb      	ldr	r3, [r7, #12]
 8019fda:	2b00      	cmp	r3, #0
 8019fdc:	d001      	beq.n	8019fe2 <osDelay+0x16>
 8019fde:	68fb      	ldr	r3, [r7, #12]
 8019fe0:	e000      	b.n	8019fe4 <osDelay+0x18>
 8019fe2:	2301      	movs	r3, #1
 8019fe4:	4618      	mov	r0, r3
 8019fe6:	f001 fc29 	bl	801b83c <vTaskDelay>
  
  return osOK;
 8019fea:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8019fec:	4618      	mov	r0, r3
 8019fee:	3710      	adds	r7, #16
 8019ff0:	46bd      	mov	sp, r7
 8019ff2:	bd80      	pop	{r7, pc}

08019ff4 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8019ff4:	b580      	push	{r7, lr}
 8019ff6:	b086      	sub	sp, #24
 8019ff8:	af02      	add	r7, sp, #8
 8019ffa:	6078      	str	r0, [r7, #4]
 8019ffc:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8019ffe:	687b      	ldr	r3, [r7, #4]
 801a000:	685b      	ldr	r3, [r3, #4]
 801a002:	2b00      	cmp	r3, #0
 801a004:	d016      	beq.n	801a034 <osSemaphoreCreate+0x40>
    if (count == 1) {
 801a006:	683b      	ldr	r3, [r7, #0]
 801a008:	2b01      	cmp	r3, #1
 801a00a:	d10a      	bne.n	801a022 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 801a00c:	687b      	ldr	r3, [r7, #4]
 801a00e:	685b      	ldr	r3, [r3, #4]
 801a010:	2203      	movs	r2, #3
 801a012:	9200      	str	r2, [sp, #0]
 801a014:	2200      	movs	r2, #0
 801a016:	2100      	movs	r1, #0
 801a018:	2001      	movs	r0, #1
 801a01a:	f000 fabf 	bl	801a59c <xQueueGenericCreateStatic>
 801a01e:	4603      	mov	r3, r0
 801a020:	e023      	b.n	801a06a <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 801a022:	6838      	ldr	r0, [r7, #0]
 801a024:	6839      	ldr	r1, [r7, #0]
 801a026:	687b      	ldr	r3, [r7, #4]
 801a028:	685b      	ldr	r3, [r3, #4]
 801a02a:	461a      	mov	r2, r3
 801a02c:	f000 fb9f 	bl	801a76e <xQueueCreateCountingSemaphoreStatic>
 801a030:	4603      	mov	r3, r0
 801a032:	e01a      	b.n	801a06a <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 801a034:	683b      	ldr	r3, [r7, #0]
 801a036:	2b01      	cmp	r3, #1
 801a038:	d110      	bne.n	801a05c <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 801a03a:	2203      	movs	r2, #3
 801a03c:	2100      	movs	r1, #0
 801a03e:	2001      	movs	r0, #1
 801a040:	f000 fb33 	bl	801a6aa <xQueueGenericCreate>
 801a044:	60f8      	str	r0, [r7, #12]
 801a046:	68fb      	ldr	r3, [r7, #12]
 801a048:	2b00      	cmp	r3, #0
 801a04a:	d005      	beq.n	801a058 <osSemaphoreCreate+0x64>
 801a04c:	2300      	movs	r3, #0
 801a04e:	2200      	movs	r2, #0
 801a050:	2100      	movs	r1, #0
 801a052:	68f8      	ldr	r0, [r7, #12]
 801a054:	f000 fc02 	bl	801a85c <xQueueGenericSend>
      return sema;
 801a058:	68fb      	ldr	r3, [r7, #12]
 801a05a:	e006      	b.n	801a06a <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 801a05c:	683b      	ldr	r3, [r7, #0]
 801a05e:	683a      	ldr	r2, [r7, #0]
 801a060:	4611      	mov	r1, r2
 801a062:	4618      	mov	r0, r3
 801a064:	f000 fbc0 	bl	801a7e8 <xQueueCreateCountingSemaphore>
 801a068:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 801a06a:	4618      	mov	r0, r3
 801a06c:	3710      	adds	r7, #16
 801a06e:	46bd      	mov	sp, r7
 801a070:	bd80      	pop	{r7, pc}
	...

0801a074 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 801a074:	b580      	push	{r7, lr}
 801a076:	b084      	sub	sp, #16
 801a078:	af00      	add	r7, sp, #0
 801a07a:	6078      	str	r0, [r7, #4]
 801a07c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 801a07e:	2300      	movs	r3, #0
 801a080:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 801a082:	687b      	ldr	r3, [r7, #4]
 801a084:	2b00      	cmp	r3, #0
 801a086:	d101      	bne.n	801a08c <osSemaphoreWait+0x18>
    return osErrorParameter;
 801a088:	2380      	movs	r3, #128	@ 0x80
 801a08a:	e03a      	b.n	801a102 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 801a08c:	2300      	movs	r3, #0
 801a08e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 801a090:	683b      	ldr	r3, [r7, #0]
 801a092:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a096:	d103      	bne.n	801a0a0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 801a098:	f04f 33ff 	mov.w	r3, #4294967295
 801a09c:	60fb      	str	r3, [r7, #12]
 801a09e:	e009      	b.n	801a0b4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 801a0a0:	683b      	ldr	r3, [r7, #0]
 801a0a2:	2b00      	cmp	r3, #0
 801a0a4:	d006      	beq.n	801a0b4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 801a0a6:	683b      	ldr	r3, [r7, #0]
 801a0a8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 801a0aa:	68fb      	ldr	r3, [r7, #12]
 801a0ac:	2b00      	cmp	r3, #0
 801a0ae:	d101      	bne.n	801a0b4 <osSemaphoreWait+0x40>
      ticks = 1;
 801a0b0:	2301      	movs	r3, #1
 801a0b2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 801a0b4:	f7ff ff09 	bl	8019eca <inHandlerMode>
 801a0b8:	4603      	mov	r3, r0
 801a0ba:	2b00      	cmp	r3, #0
 801a0bc:	d017      	beq.n	801a0ee <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801a0be:	f107 0308 	add.w	r3, r7, #8
 801a0c2:	461a      	mov	r2, r3
 801a0c4:	2100      	movs	r1, #0
 801a0c6:	6878      	ldr	r0, [r7, #4]
 801a0c8:	f001 f80e 	bl	801b0e8 <xQueueReceiveFromISR>
 801a0cc:	4603      	mov	r3, r0
 801a0ce:	2b01      	cmp	r3, #1
 801a0d0:	d001      	beq.n	801a0d6 <osSemaphoreWait+0x62>
      return osErrorOS;
 801a0d2:	23ff      	movs	r3, #255	@ 0xff
 801a0d4:	e015      	b.n	801a102 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 801a0d6:	68bb      	ldr	r3, [r7, #8]
 801a0d8:	2b00      	cmp	r3, #0
 801a0da:	d011      	beq.n	801a100 <osSemaphoreWait+0x8c>
 801a0dc:	4b0b      	ldr	r3, [pc, #44]	@ (801a10c <osSemaphoreWait+0x98>)
 801a0de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a0e2:	601a      	str	r2, [r3, #0]
 801a0e4:	f3bf 8f4f 	dsb	sy
 801a0e8:	f3bf 8f6f 	isb	sy
 801a0ec:	e008      	b.n	801a100 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 801a0ee:	68f9      	ldr	r1, [r7, #12]
 801a0f0:	6878      	ldr	r0, [r7, #4]
 801a0f2:	f000 fee1 	bl	801aeb8 <xQueueSemaphoreTake>
 801a0f6:	4603      	mov	r3, r0
 801a0f8:	2b01      	cmp	r3, #1
 801a0fa:	d001      	beq.n	801a100 <osSemaphoreWait+0x8c>
    return osErrorOS;
 801a0fc:	23ff      	movs	r3, #255	@ 0xff
 801a0fe:	e000      	b.n	801a102 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 801a100:	2300      	movs	r3, #0
}
 801a102:	4618      	mov	r0, r3
 801a104:	3710      	adds	r7, #16
 801a106:	46bd      	mov	sp, r7
 801a108:	bd80      	pop	{r7, pc}
 801a10a:	bf00      	nop
 801a10c:	e000ed04 	.word	0xe000ed04

0801a110 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 801a110:	b580      	push	{r7, lr}
 801a112:	b084      	sub	sp, #16
 801a114:	af00      	add	r7, sp, #0
 801a116:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 801a118:	2300      	movs	r3, #0
 801a11a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 801a11c:	2300      	movs	r3, #0
 801a11e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 801a120:	f7ff fed3 	bl	8019eca <inHandlerMode>
 801a124:	4603      	mov	r3, r0
 801a126:	2b00      	cmp	r3, #0
 801a128:	d016      	beq.n	801a158 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801a12a:	f107 0308 	add.w	r3, r7, #8
 801a12e:	4619      	mov	r1, r3
 801a130:	6878      	ldr	r0, [r7, #4]
 801a132:	f000 fd40 	bl	801abb6 <xQueueGiveFromISR>
 801a136:	4603      	mov	r3, r0
 801a138:	2b01      	cmp	r3, #1
 801a13a:	d001      	beq.n	801a140 <osSemaphoreRelease+0x30>
      return osErrorOS;
 801a13c:	23ff      	movs	r3, #255	@ 0xff
 801a13e:	e017      	b.n	801a170 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801a140:	68bb      	ldr	r3, [r7, #8]
 801a142:	2b00      	cmp	r3, #0
 801a144:	d013      	beq.n	801a16e <osSemaphoreRelease+0x5e>
 801a146:	4b0c      	ldr	r3, [pc, #48]	@ (801a178 <osSemaphoreRelease+0x68>)
 801a148:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a14c:	601a      	str	r2, [r3, #0]
 801a14e:	f3bf 8f4f 	dsb	sy
 801a152:	f3bf 8f6f 	isb	sy
 801a156:	e00a      	b.n	801a16e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 801a158:	2300      	movs	r3, #0
 801a15a:	2200      	movs	r2, #0
 801a15c:	2100      	movs	r1, #0
 801a15e:	6878      	ldr	r0, [r7, #4]
 801a160:	f000 fb7c 	bl	801a85c <xQueueGenericSend>
 801a164:	4603      	mov	r3, r0
 801a166:	2b01      	cmp	r3, #1
 801a168:	d001      	beq.n	801a16e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 801a16a:	23ff      	movs	r3, #255	@ 0xff
 801a16c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 801a16e:	68fb      	ldr	r3, [r7, #12]
}
 801a170:	4618      	mov	r0, r3
 801a172:	3710      	adds	r7, #16
 801a174:	46bd      	mov	sp, r7
 801a176:	bd80      	pop	{r7, pc}
 801a178:	e000ed04 	.word	0xe000ed04

0801a17c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 801a17c:	b580      	push	{r7, lr}
 801a17e:	b082      	sub	sp, #8
 801a180:	af00      	add	r7, sp, #0
 801a182:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 801a184:	f7ff fea1 	bl	8019eca <inHandlerMode>
 801a188:	4603      	mov	r3, r0
 801a18a:	2b00      	cmp	r3, #0
 801a18c:	d001      	beq.n	801a192 <osSemaphoreDelete+0x16>
    return osErrorISR;
 801a18e:	2382      	movs	r3, #130	@ 0x82
 801a190:	e003      	b.n	801a19a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 801a192:	6878      	ldr	r0, [r7, #4]
 801a194:	f001 f830 	bl	801b1f8 <vQueueDelete>

  return osOK; 
 801a198:	2300      	movs	r3, #0
}
 801a19a:	4618      	mov	r0, r3
 801a19c:	3708      	adds	r7, #8
 801a19e:	46bd      	mov	sp, r7
 801a1a0:	bd80      	pop	{r7, pc}

0801a1a2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 801a1a2:	b590      	push	{r4, r7, lr}
 801a1a4:	b085      	sub	sp, #20
 801a1a6:	af02      	add	r7, sp, #8
 801a1a8:	6078      	str	r0, [r7, #4]
 801a1aa:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 801a1ac:	687b      	ldr	r3, [r7, #4]
 801a1ae:	689b      	ldr	r3, [r3, #8]
 801a1b0:	2b00      	cmp	r3, #0
 801a1b2:	d011      	beq.n	801a1d8 <osMessageCreate+0x36>
 801a1b4:	687b      	ldr	r3, [r7, #4]
 801a1b6:	68db      	ldr	r3, [r3, #12]
 801a1b8:	2b00      	cmp	r3, #0
 801a1ba:	d00d      	beq.n	801a1d8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 801a1bc:	687b      	ldr	r3, [r7, #4]
 801a1be:	6818      	ldr	r0, [r3, #0]
 801a1c0:	687b      	ldr	r3, [r7, #4]
 801a1c2:	6859      	ldr	r1, [r3, #4]
 801a1c4:	687b      	ldr	r3, [r7, #4]
 801a1c6:	689a      	ldr	r2, [r3, #8]
 801a1c8:	687b      	ldr	r3, [r7, #4]
 801a1ca:	68db      	ldr	r3, [r3, #12]
 801a1cc:	2400      	movs	r4, #0
 801a1ce:	9400      	str	r4, [sp, #0]
 801a1d0:	f000 f9e4 	bl	801a59c <xQueueGenericCreateStatic>
 801a1d4:	4603      	mov	r3, r0
 801a1d6:	e008      	b.n	801a1ea <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 801a1d8:	687b      	ldr	r3, [r7, #4]
 801a1da:	6818      	ldr	r0, [r3, #0]
 801a1dc:	687b      	ldr	r3, [r7, #4]
 801a1de:	685b      	ldr	r3, [r3, #4]
 801a1e0:	2200      	movs	r2, #0
 801a1e2:	4619      	mov	r1, r3
 801a1e4:	f000 fa61 	bl	801a6aa <xQueueGenericCreate>
 801a1e8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 801a1ea:	4618      	mov	r0, r3
 801a1ec:	370c      	adds	r7, #12
 801a1ee:	46bd      	mov	sp, r7
 801a1f0:	bd90      	pop	{r4, r7, pc}
	...

0801a1f4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 801a1f4:	b580      	push	{r7, lr}
 801a1f6:	b086      	sub	sp, #24
 801a1f8:	af00      	add	r7, sp, #0
 801a1fa:	60f8      	str	r0, [r7, #12]
 801a1fc:	60b9      	str	r1, [r7, #8]
 801a1fe:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 801a200:	2300      	movs	r3, #0
 801a202:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 801a204:	687b      	ldr	r3, [r7, #4]
 801a206:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 801a208:	697b      	ldr	r3, [r7, #20]
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	d101      	bne.n	801a212 <osMessagePut+0x1e>
    ticks = 1;
 801a20e:	2301      	movs	r3, #1
 801a210:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 801a212:	f7ff fe5a 	bl	8019eca <inHandlerMode>
 801a216:	4603      	mov	r3, r0
 801a218:	2b00      	cmp	r3, #0
 801a21a:	d018      	beq.n	801a24e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 801a21c:	f107 0210 	add.w	r2, r7, #16
 801a220:	f107 0108 	add.w	r1, r7, #8
 801a224:	2300      	movs	r3, #0
 801a226:	68f8      	ldr	r0, [r7, #12]
 801a228:	f000 fc22 	bl	801aa70 <xQueueGenericSendFromISR>
 801a22c:	4603      	mov	r3, r0
 801a22e:	2b01      	cmp	r3, #1
 801a230:	d001      	beq.n	801a236 <osMessagePut+0x42>
      return osErrorOS;
 801a232:	23ff      	movs	r3, #255	@ 0xff
 801a234:	e018      	b.n	801a268 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801a236:	693b      	ldr	r3, [r7, #16]
 801a238:	2b00      	cmp	r3, #0
 801a23a:	d014      	beq.n	801a266 <osMessagePut+0x72>
 801a23c:	4b0c      	ldr	r3, [pc, #48]	@ (801a270 <osMessagePut+0x7c>)
 801a23e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a242:	601a      	str	r2, [r3, #0]
 801a244:	f3bf 8f4f 	dsb	sy
 801a248:	f3bf 8f6f 	isb	sy
 801a24c:	e00b      	b.n	801a266 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801a24e:	f107 0108 	add.w	r1, r7, #8
 801a252:	2300      	movs	r3, #0
 801a254:	697a      	ldr	r2, [r7, #20]
 801a256:	68f8      	ldr	r0, [r7, #12]
 801a258:	f000 fb00 	bl	801a85c <xQueueGenericSend>
 801a25c:	4603      	mov	r3, r0
 801a25e:	2b01      	cmp	r3, #1
 801a260:	d001      	beq.n	801a266 <osMessagePut+0x72>
      return osErrorOS;
 801a262:	23ff      	movs	r3, #255	@ 0xff
 801a264:	e000      	b.n	801a268 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 801a266:	2300      	movs	r3, #0
}
 801a268:	4618      	mov	r0, r3
 801a26a:	3718      	adds	r7, #24
 801a26c:	46bd      	mov	sp, r7
 801a26e:	bd80      	pop	{r7, pc}
 801a270:	e000ed04 	.word	0xe000ed04

0801a274 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 801a274:	b590      	push	{r4, r7, lr}
 801a276:	b08b      	sub	sp, #44	@ 0x2c
 801a278:	af00      	add	r7, sp, #0
 801a27a:	60f8      	str	r0, [r7, #12]
 801a27c:	60b9      	str	r1, [r7, #8]
 801a27e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 801a280:	68bb      	ldr	r3, [r7, #8]
 801a282:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 801a284:	2300      	movs	r3, #0
 801a286:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 801a288:	68bb      	ldr	r3, [r7, #8]
 801a28a:	2b00      	cmp	r3, #0
 801a28c:	d10a      	bne.n	801a2a4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 801a28e:	2380      	movs	r3, #128	@ 0x80
 801a290:	617b      	str	r3, [r7, #20]
    return event;
 801a292:	68fb      	ldr	r3, [r7, #12]
 801a294:	461c      	mov	r4, r3
 801a296:	f107 0314 	add.w	r3, r7, #20
 801a29a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a29e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801a2a2:	e054      	b.n	801a34e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 801a2a4:	2300      	movs	r3, #0
 801a2a6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 801a2a8:	2300      	movs	r3, #0
 801a2aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 801a2ac:	687b      	ldr	r3, [r7, #4]
 801a2ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a2b2:	d103      	bne.n	801a2bc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 801a2b4:	f04f 33ff 	mov.w	r3, #4294967295
 801a2b8:	627b      	str	r3, [r7, #36]	@ 0x24
 801a2ba:	e009      	b.n	801a2d0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 801a2bc:	687b      	ldr	r3, [r7, #4]
 801a2be:	2b00      	cmp	r3, #0
 801a2c0:	d006      	beq.n	801a2d0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 801a2c2:	687b      	ldr	r3, [r7, #4]
 801a2c4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 801a2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a2c8:	2b00      	cmp	r3, #0
 801a2ca:	d101      	bne.n	801a2d0 <osMessageGet+0x5c>
      ticks = 1;
 801a2cc:	2301      	movs	r3, #1
 801a2ce:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 801a2d0:	f7ff fdfb 	bl	8019eca <inHandlerMode>
 801a2d4:	4603      	mov	r3, r0
 801a2d6:	2b00      	cmp	r3, #0
 801a2d8:	d01c      	beq.n	801a314 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 801a2da:	f107 0220 	add.w	r2, r7, #32
 801a2de:	f107 0314 	add.w	r3, r7, #20
 801a2e2:	3304      	adds	r3, #4
 801a2e4:	4619      	mov	r1, r3
 801a2e6:	68b8      	ldr	r0, [r7, #8]
 801a2e8:	f000 fefe 	bl	801b0e8 <xQueueReceiveFromISR>
 801a2ec:	4603      	mov	r3, r0
 801a2ee:	2b01      	cmp	r3, #1
 801a2f0:	d102      	bne.n	801a2f8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 801a2f2:	2310      	movs	r3, #16
 801a2f4:	617b      	str	r3, [r7, #20]
 801a2f6:	e001      	b.n	801a2fc <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 801a2f8:	2300      	movs	r3, #0
 801a2fa:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 801a2fc:	6a3b      	ldr	r3, [r7, #32]
 801a2fe:	2b00      	cmp	r3, #0
 801a300:	d01d      	beq.n	801a33e <osMessageGet+0xca>
 801a302:	4b15      	ldr	r3, [pc, #84]	@ (801a358 <osMessageGet+0xe4>)
 801a304:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a308:	601a      	str	r2, [r3, #0]
 801a30a:	f3bf 8f4f 	dsb	sy
 801a30e:	f3bf 8f6f 	isb	sy
 801a312:	e014      	b.n	801a33e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 801a314:	f107 0314 	add.w	r3, r7, #20
 801a318:	3304      	adds	r3, #4
 801a31a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a31c:	4619      	mov	r1, r3
 801a31e:	68b8      	ldr	r0, [r7, #8]
 801a320:	f000 fce2 	bl	801ace8 <xQueueReceive>
 801a324:	4603      	mov	r3, r0
 801a326:	2b01      	cmp	r3, #1
 801a328:	d102      	bne.n	801a330 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801a32a:	2310      	movs	r3, #16
 801a32c:	617b      	str	r3, [r7, #20]
 801a32e:	e006      	b.n	801a33e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 801a330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a332:	2b00      	cmp	r3, #0
 801a334:	d101      	bne.n	801a33a <osMessageGet+0xc6>
 801a336:	2300      	movs	r3, #0
 801a338:	e000      	b.n	801a33c <osMessageGet+0xc8>
 801a33a:	2340      	movs	r3, #64	@ 0x40
 801a33c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 801a33e:	68fb      	ldr	r3, [r7, #12]
 801a340:	461c      	mov	r4, r3
 801a342:	f107 0314 	add.w	r3, r7, #20
 801a346:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a34a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801a34e:	68f8      	ldr	r0, [r7, #12]
 801a350:	372c      	adds	r7, #44	@ 0x2c
 801a352:	46bd      	mov	sp, r7
 801a354:	bd90      	pop	{r4, r7, pc}
 801a356:	bf00      	nop
 801a358:	e000ed04 	.word	0xe000ed04

0801a35c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801a35c:	b480      	push	{r7}
 801a35e:	b083      	sub	sp, #12
 801a360:	af00      	add	r7, sp, #0
 801a362:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801a364:	687b      	ldr	r3, [r7, #4]
 801a366:	f103 0208 	add.w	r2, r3, #8
 801a36a:	687b      	ldr	r3, [r7, #4]
 801a36c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801a36e:	687b      	ldr	r3, [r7, #4]
 801a370:	f04f 32ff 	mov.w	r2, #4294967295
 801a374:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801a376:	687b      	ldr	r3, [r7, #4]
 801a378:	f103 0208 	add.w	r2, r3, #8
 801a37c:	687b      	ldr	r3, [r7, #4]
 801a37e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801a380:	687b      	ldr	r3, [r7, #4]
 801a382:	f103 0208 	add.w	r2, r3, #8
 801a386:	687b      	ldr	r3, [r7, #4]
 801a388:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801a38a:	687b      	ldr	r3, [r7, #4]
 801a38c:	2200      	movs	r2, #0
 801a38e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801a390:	bf00      	nop
 801a392:	370c      	adds	r7, #12
 801a394:	46bd      	mov	sp, r7
 801a396:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a39a:	4770      	bx	lr

0801a39c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801a39c:	b480      	push	{r7}
 801a39e:	b083      	sub	sp, #12
 801a3a0:	af00      	add	r7, sp, #0
 801a3a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801a3a4:	687b      	ldr	r3, [r7, #4]
 801a3a6:	2200      	movs	r2, #0
 801a3a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801a3aa:	bf00      	nop
 801a3ac:	370c      	adds	r7, #12
 801a3ae:	46bd      	mov	sp, r7
 801a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3b4:	4770      	bx	lr

0801a3b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801a3b6:	b480      	push	{r7}
 801a3b8:	b085      	sub	sp, #20
 801a3ba:	af00      	add	r7, sp, #0
 801a3bc:	6078      	str	r0, [r7, #4]
 801a3be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801a3c0:	687b      	ldr	r3, [r7, #4]
 801a3c2:	685b      	ldr	r3, [r3, #4]
 801a3c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801a3c6:	683b      	ldr	r3, [r7, #0]
 801a3c8:	68fa      	ldr	r2, [r7, #12]
 801a3ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801a3cc:	68fb      	ldr	r3, [r7, #12]
 801a3ce:	689a      	ldr	r2, [r3, #8]
 801a3d0:	683b      	ldr	r3, [r7, #0]
 801a3d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801a3d4:	68fb      	ldr	r3, [r7, #12]
 801a3d6:	689b      	ldr	r3, [r3, #8]
 801a3d8:	683a      	ldr	r2, [r7, #0]
 801a3da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801a3dc:	68fb      	ldr	r3, [r7, #12]
 801a3de:	683a      	ldr	r2, [r7, #0]
 801a3e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801a3e2:	683b      	ldr	r3, [r7, #0]
 801a3e4:	687a      	ldr	r2, [r7, #4]
 801a3e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801a3e8:	687b      	ldr	r3, [r7, #4]
 801a3ea:	681b      	ldr	r3, [r3, #0]
 801a3ec:	1c5a      	adds	r2, r3, #1
 801a3ee:	687b      	ldr	r3, [r7, #4]
 801a3f0:	601a      	str	r2, [r3, #0]
}
 801a3f2:	bf00      	nop
 801a3f4:	3714      	adds	r7, #20
 801a3f6:	46bd      	mov	sp, r7
 801a3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3fc:	4770      	bx	lr

0801a3fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801a3fe:	b480      	push	{r7}
 801a400:	b085      	sub	sp, #20
 801a402:	af00      	add	r7, sp, #0
 801a404:	6078      	str	r0, [r7, #4]
 801a406:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801a408:	683b      	ldr	r3, [r7, #0]
 801a40a:	681b      	ldr	r3, [r3, #0]
 801a40c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801a40e:	68bb      	ldr	r3, [r7, #8]
 801a410:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a414:	d103      	bne.n	801a41e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	691b      	ldr	r3, [r3, #16]
 801a41a:	60fb      	str	r3, [r7, #12]
 801a41c:	e00c      	b.n	801a438 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	3308      	adds	r3, #8
 801a422:	60fb      	str	r3, [r7, #12]
 801a424:	e002      	b.n	801a42c <vListInsert+0x2e>
 801a426:	68fb      	ldr	r3, [r7, #12]
 801a428:	685b      	ldr	r3, [r3, #4]
 801a42a:	60fb      	str	r3, [r7, #12]
 801a42c:	68fb      	ldr	r3, [r7, #12]
 801a42e:	685b      	ldr	r3, [r3, #4]
 801a430:	681b      	ldr	r3, [r3, #0]
 801a432:	68ba      	ldr	r2, [r7, #8]
 801a434:	429a      	cmp	r2, r3
 801a436:	d2f6      	bcs.n	801a426 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801a438:	68fb      	ldr	r3, [r7, #12]
 801a43a:	685a      	ldr	r2, [r3, #4]
 801a43c:	683b      	ldr	r3, [r7, #0]
 801a43e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801a440:	683b      	ldr	r3, [r7, #0]
 801a442:	685b      	ldr	r3, [r3, #4]
 801a444:	683a      	ldr	r2, [r7, #0]
 801a446:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801a448:	683b      	ldr	r3, [r7, #0]
 801a44a:	68fa      	ldr	r2, [r7, #12]
 801a44c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801a44e:	68fb      	ldr	r3, [r7, #12]
 801a450:	683a      	ldr	r2, [r7, #0]
 801a452:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 801a454:	683b      	ldr	r3, [r7, #0]
 801a456:	687a      	ldr	r2, [r7, #4]
 801a458:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801a45a:	687b      	ldr	r3, [r7, #4]
 801a45c:	681b      	ldr	r3, [r3, #0]
 801a45e:	1c5a      	adds	r2, r3, #1
 801a460:	687b      	ldr	r3, [r7, #4]
 801a462:	601a      	str	r2, [r3, #0]
}
 801a464:	bf00      	nop
 801a466:	3714      	adds	r7, #20
 801a468:	46bd      	mov	sp, r7
 801a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a46e:	4770      	bx	lr

0801a470 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801a470:	b480      	push	{r7}
 801a472:	b085      	sub	sp, #20
 801a474:	af00      	add	r7, sp, #0
 801a476:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801a478:	687b      	ldr	r3, [r7, #4]
 801a47a:	691b      	ldr	r3, [r3, #16]
 801a47c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801a47e:	687b      	ldr	r3, [r7, #4]
 801a480:	685b      	ldr	r3, [r3, #4]
 801a482:	687a      	ldr	r2, [r7, #4]
 801a484:	6892      	ldr	r2, [r2, #8]
 801a486:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801a488:	687b      	ldr	r3, [r7, #4]
 801a48a:	689b      	ldr	r3, [r3, #8]
 801a48c:	687a      	ldr	r2, [r7, #4]
 801a48e:	6852      	ldr	r2, [r2, #4]
 801a490:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801a492:	68fb      	ldr	r3, [r7, #12]
 801a494:	685b      	ldr	r3, [r3, #4]
 801a496:	687a      	ldr	r2, [r7, #4]
 801a498:	429a      	cmp	r2, r3
 801a49a:	d103      	bne.n	801a4a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801a49c:	687b      	ldr	r3, [r7, #4]
 801a49e:	689a      	ldr	r2, [r3, #8]
 801a4a0:	68fb      	ldr	r3, [r7, #12]
 801a4a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801a4a4:	687b      	ldr	r3, [r7, #4]
 801a4a6:	2200      	movs	r2, #0
 801a4a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801a4aa:	68fb      	ldr	r3, [r7, #12]
 801a4ac:	681b      	ldr	r3, [r3, #0]
 801a4ae:	1e5a      	subs	r2, r3, #1
 801a4b0:	68fb      	ldr	r3, [r7, #12]
 801a4b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801a4b4:	68fb      	ldr	r3, [r7, #12]
 801a4b6:	681b      	ldr	r3, [r3, #0]
}
 801a4b8:	4618      	mov	r0, r3
 801a4ba:	3714      	adds	r7, #20
 801a4bc:	46bd      	mov	sp, r7
 801a4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4c2:	4770      	bx	lr

0801a4c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801a4c4:	b580      	push	{r7, lr}
 801a4c6:	b084      	sub	sp, #16
 801a4c8:	af00      	add	r7, sp, #0
 801a4ca:	6078      	str	r0, [r7, #4]
 801a4cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801a4ce:	687b      	ldr	r3, [r7, #4]
 801a4d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801a4d2:	68fb      	ldr	r3, [r7, #12]
 801a4d4:	2b00      	cmp	r3, #0
 801a4d6:	d10d      	bne.n	801a4f4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801a4d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a4dc:	b672      	cpsid	i
 801a4de:	f383 8811 	msr	BASEPRI, r3
 801a4e2:	f3bf 8f6f 	isb	sy
 801a4e6:	f3bf 8f4f 	dsb	sy
 801a4ea:	b662      	cpsie	i
 801a4ec:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801a4ee:	bf00      	nop
 801a4f0:	bf00      	nop
 801a4f2:	e7fd      	b.n	801a4f0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 801a4f4:	f002 f992 	bl	801c81c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801a4f8:	68fb      	ldr	r3, [r7, #12]
 801a4fa:	681a      	ldr	r2, [r3, #0]
 801a4fc:	68fb      	ldr	r3, [r7, #12]
 801a4fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a500:	68f9      	ldr	r1, [r7, #12]
 801a502:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801a504:	fb01 f303 	mul.w	r3, r1, r3
 801a508:	441a      	add	r2, r3
 801a50a:	68fb      	ldr	r3, [r7, #12]
 801a50c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801a50e:	68fb      	ldr	r3, [r7, #12]
 801a510:	2200      	movs	r2, #0
 801a512:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801a514:	68fb      	ldr	r3, [r7, #12]
 801a516:	681a      	ldr	r2, [r3, #0]
 801a518:	68fb      	ldr	r3, [r7, #12]
 801a51a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801a51c:	68fb      	ldr	r3, [r7, #12]
 801a51e:	681a      	ldr	r2, [r3, #0]
 801a520:	68fb      	ldr	r3, [r7, #12]
 801a522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a524:	3b01      	subs	r3, #1
 801a526:	68f9      	ldr	r1, [r7, #12]
 801a528:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801a52a:	fb01 f303 	mul.w	r3, r1, r3
 801a52e:	441a      	add	r2, r3
 801a530:	68fb      	ldr	r3, [r7, #12]
 801a532:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801a534:	68fb      	ldr	r3, [r7, #12]
 801a536:	22ff      	movs	r2, #255	@ 0xff
 801a538:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801a53c:	68fb      	ldr	r3, [r7, #12]
 801a53e:	22ff      	movs	r2, #255	@ 0xff
 801a540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 801a544:	683b      	ldr	r3, [r7, #0]
 801a546:	2b00      	cmp	r3, #0
 801a548:	d114      	bne.n	801a574 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801a54a:	68fb      	ldr	r3, [r7, #12]
 801a54c:	691b      	ldr	r3, [r3, #16]
 801a54e:	2b00      	cmp	r3, #0
 801a550:	d01a      	beq.n	801a588 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801a552:	68fb      	ldr	r3, [r7, #12]
 801a554:	3310      	adds	r3, #16
 801a556:	4618      	mov	r0, r3
 801a558:	f001 fc46 	bl	801bde8 <xTaskRemoveFromEventList>
 801a55c:	4603      	mov	r3, r0
 801a55e:	2b00      	cmp	r3, #0
 801a560:	d012      	beq.n	801a588 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801a562:	4b0d      	ldr	r3, [pc, #52]	@ (801a598 <xQueueGenericReset+0xd4>)
 801a564:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a568:	601a      	str	r2, [r3, #0]
 801a56a:	f3bf 8f4f 	dsb	sy
 801a56e:	f3bf 8f6f 	isb	sy
 801a572:	e009      	b.n	801a588 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801a574:	68fb      	ldr	r3, [r7, #12]
 801a576:	3310      	adds	r3, #16
 801a578:	4618      	mov	r0, r3
 801a57a:	f7ff feef 	bl	801a35c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801a57e:	68fb      	ldr	r3, [r7, #12]
 801a580:	3324      	adds	r3, #36	@ 0x24
 801a582:	4618      	mov	r0, r3
 801a584:	f7ff feea 	bl	801a35c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801a588:	f002 f97e 	bl	801c888 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801a58c:	2301      	movs	r3, #1
}
 801a58e:	4618      	mov	r0, r3
 801a590:	3710      	adds	r7, #16
 801a592:	46bd      	mov	sp, r7
 801a594:	bd80      	pop	{r7, pc}
 801a596:	bf00      	nop
 801a598:	e000ed04 	.word	0xe000ed04

0801a59c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801a59c:	b580      	push	{r7, lr}
 801a59e:	b08e      	sub	sp, #56	@ 0x38
 801a5a0:	af02      	add	r7, sp, #8
 801a5a2:	60f8      	str	r0, [r7, #12]
 801a5a4:	60b9      	str	r1, [r7, #8]
 801a5a6:	607a      	str	r2, [r7, #4]
 801a5a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801a5aa:	68fb      	ldr	r3, [r7, #12]
 801a5ac:	2b00      	cmp	r3, #0
 801a5ae:	d10d      	bne.n	801a5cc <xQueueGenericCreateStatic+0x30>
	__asm volatile
 801a5b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a5b4:	b672      	cpsid	i
 801a5b6:	f383 8811 	msr	BASEPRI, r3
 801a5ba:	f3bf 8f6f 	isb	sy
 801a5be:	f3bf 8f4f 	dsb	sy
 801a5c2:	b662      	cpsie	i
 801a5c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801a5c6:	bf00      	nop
 801a5c8:	bf00      	nop
 801a5ca:	e7fd      	b.n	801a5c8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801a5cc:	683b      	ldr	r3, [r7, #0]
 801a5ce:	2b00      	cmp	r3, #0
 801a5d0:	d10d      	bne.n	801a5ee <xQueueGenericCreateStatic+0x52>
	__asm volatile
 801a5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a5d6:	b672      	cpsid	i
 801a5d8:	f383 8811 	msr	BASEPRI, r3
 801a5dc:	f3bf 8f6f 	isb	sy
 801a5e0:	f3bf 8f4f 	dsb	sy
 801a5e4:	b662      	cpsie	i
 801a5e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801a5e8:	bf00      	nop
 801a5ea:	bf00      	nop
 801a5ec:	e7fd      	b.n	801a5ea <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801a5ee:	687b      	ldr	r3, [r7, #4]
 801a5f0:	2b00      	cmp	r3, #0
 801a5f2:	d002      	beq.n	801a5fa <xQueueGenericCreateStatic+0x5e>
 801a5f4:	68bb      	ldr	r3, [r7, #8]
 801a5f6:	2b00      	cmp	r3, #0
 801a5f8:	d001      	beq.n	801a5fe <xQueueGenericCreateStatic+0x62>
 801a5fa:	2301      	movs	r3, #1
 801a5fc:	e000      	b.n	801a600 <xQueueGenericCreateStatic+0x64>
 801a5fe:	2300      	movs	r3, #0
 801a600:	2b00      	cmp	r3, #0
 801a602:	d10d      	bne.n	801a620 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 801a604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a608:	b672      	cpsid	i
 801a60a:	f383 8811 	msr	BASEPRI, r3
 801a60e:	f3bf 8f6f 	isb	sy
 801a612:	f3bf 8f4f 	dsb	sy
 801a616:	b662      	cpsie	i
 801a618:	623b      	str	r3, [r7, #32]
}
 801a61a:	bf00      	nop
 801a61c:	bf00      	nop
 801a61e:	e7fd      	b.n	801a61c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801a620:	687b      	ldr	r3, [r7, #4]
 801a622:	2b00      	cmp	r3, #0
 801a624:	d102      	bne.n	801a62c <xQueueGenericCreateStatic+0x90>
 801a626:	68bb      	ldr	r3, [r7, #8]
 801a628:	2b00      	cmp	r3, #0
 801a62a:	d101      	bne.n	801a630 <xQueueGenericCreateStatic+0x94>
 801a62c:	2301      	movs	r3, #1
 801a62e:	e000      	b.n	801a632 <xQueueGenericCreateStatic+0x96>
 801a630:	2300      	movs	r3, #0
 801a632:	2b00      	cmp	r3, #0
 801a634:	d10d      	bne.n	801a652 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 801a636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a63a:	b672      	cpsid	i
 801a63c:	f383 8811 	msr	BASEPRI, r3
 801a640:	f3bf 8f6f 	isb	sy
 801a644:	f3bf 8f4f 	dsb	sy
 801a648:	b662      	cpsie	i
 801a64a:	61fb      	str	r3, [r7, #28]
}
 801a64c:	bf00      	nop
 801a64e:	bf00      	nop
 801a650:	e7fd      	b.n	801a64e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801a652:	2348      	movs	r3, #72	@ 0x48
 801a654:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801a656:	697b      	ldr	r3, [r7, #20]
 801a658:	2b48      	cmp	r3, #72	@ 0x48
 801a65a:	d00d      	beq.n	801a678 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 801a65c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a660:	b672      	cpsid	i
 801a662:	f383 8811 	msr	BASEPRI, r3
 801a666:	f3bf 8f6f 	isb	sy
 801a66a:	f3bf 8f4f 	dsb	sy
 801a66e:	b662      	cpsie	i
 801a670:	61bb      	str	r3, [r7, #24]
}
 801a672:	bf00      	nop
 801a674:	bf00      	nop
 801a676:	e7fd      	b.n	801a674 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801a678:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801a67a:	683b      	ldr	r3, [r7, #0]
 801a67c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801a67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a680:	2b00      	cmp	r3, #0
 801a682:	d00d      	beq.n	801a6a0 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801a684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a686:	2201      	movs	r2, #1
 801a688:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801a68c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801a690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a692:	9300      	str	r3, [sp, #0]
 801a694:	4613      	mov	r3, r2
 801a696:	687a      	ldr	r2, [r7, #4]
 801a698:	68b9      	ldr	r1, [r7, #8]
 801a69a:	68f8      	ldr	r0, [r7, #12]
 801a69c:	f000 f848 	bl	801a730 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801a6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 801a6a2:	4618      	mov	r0, r3
 801a6a4:	3730      	adds	r7, #48	@ 0x30
 801a6a6:	46bd      	mov	sp, r7
 801a6a8:	bd80      	pop	{r7, pc}

0801a6aa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 801a6aa:	b580      	push	{r7, lr}
 801a6ac:	b08a      	sub	sp, #40	@ 0x28
 801a6ae:	af02      	add	r7, sp, #8
 801a6b0:	60f8      	str	r0, [r7, #12]
 801a6b2:	60b9      	str	r1, [r7, #8]
 801a6b4:	4613      	mov	r3, r2
 801a6b6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801a6b8:	68fb      	ldr	r3, [r7, #12]
 801a6ba:	2b00      	cmp	r3, #0
 801a6bc:	d10d      	bne.n	801a6da <xQueueGenericCreate+0x30>
	__asm volatile
 801a6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a6c2:	b672      	cpsid	i
 801a6c4:	f383 8811 	msr	BASEPRI, r3
 801a6c8:	f3bf 8f6f 	isb	sy
 801a6cc:	f3bf 8f4f 	dsb	sy
 801a6d0:	b662      	cpsie	i
 801a6d2:	613b      	str	r3, [r7, #16]
}
 801a6d4:	bf00      	nop
 801a6d6:	bf00      	nop
 801a6d8:	e7fd      	b.n	801a6d6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801a6da:	68bb      	ldr	r3, [r7, #8]
 801a6dc:	2b00      	cmp	r3, #0
 801a6de:	d102      	bne.n	801a6e6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 801a6e0:	2300      	movs	r3, #0
 801a6e2:	61fb      	str	r3, [r7, #28]
 801a6e4:	e004      	b.n	801a6f0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801a6e6:	68fb      	ldr	r3, [r7, #12]
 801a6e8:	68ba      	ldr	r2, [r7, #8]
 801a6ea:	fb02 f303 	mul.w	r3, r2, r3
 801a6ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 801a6f0:	69fb      	ldr	r3, [r7, #28]
 801a6f2:	3348      	adds	r3, #72	@ 0x48
 801a6f4:	4618      	mov	r0, r3
 801a6f6:	f002 f9bf 	bl	801ca78 <pvPortMalloc>
 801a6fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801a6fc:	69bb      	ldr	r3, [r7, #24]
 801a6fe:	2b00      	cmp	r3, #0
 801a700:	d011      	beq.n	801a726 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801a702:	69bb      	ldr	r3, [r7, #24]
 801a704:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801a706:	697b      	ldr	r3, [r7, #20]
 801a708:	3348      	adds	r3, #72	@ 0x48
 801a70a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801a70c:	69bb      	ldr	r3, [r7, #24]
 801a70e:	2200      	movs	r2, #0
 801a710:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801a714:	79fa      	ldrb	r2, [r7, #7]
 801a716:	69bb      	ldr	r3, [r7, #24]
 801a718:	9300      	str	r3, [sp, #0]
 801a71a:	4613      	mov	r3, r2
 801a71c:	697a      	ldr	r2, [r7, #20]
 801a71e:	68b9      	ldr	r1, [r7, #8]
 801a720:	68f8      	ldr	r0, [r7, #12]
 801a722:	f000 f805 	bl	801a730 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801a726:	69bb      	ldr	r3, [r7, #24]
	}
 801a728:	4618      	mov	r0, r3
 801a72a:	3720      	adds	r7, #32
 801a72c:	46bd      	mov	sp, r7
 801a72e:	bd80      	pop	{r7, pc}

0801a730 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801a730:	b580      	push	{r7, lr}
 801a732:	b084      	sub	sp, #16
 801a734:	af00      	add	r7, sp, #0
 801a736:	60f8      	str	r0, [r7, #12]
 801a738:	60b9      	str	r1, [r7, #8]
 801a73a:	607a      	str	r2, [r7, #4]
 801a73c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801a73e:	68bb      	ldr	r3, [r7, #8]
 801a740:	2b00      	cmp	r3, #0
 801a742:	d103      	bne.n	801a74c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801a744:	69bb      	ldr	r3, [r7, #24]
 801a746:	69ba      	ldr	r2, [r7, #24]
 801a748:	601a      	str	r2, [r3, #0]
 801a74a:	e002      	b.n	801a752 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801a74c:	69bb      	ldr	r3, [r7, #24]
 801a74e:	687a      	ldr	r2, [r7, #4]
 801a750:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801a752:	69bb      	ldr	r3, [r7, #24]
 801a754:	68fa      	ldr	r2, [r7, #12]
 801a756:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801a758:	69bb      	ldr	r3, [r7, #24]
 801a75a:	68ba      	ldr	r2, [r7, #8]
 801a75c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801a75e:	2101      	movs	r1, #1
 801a760:	69b8      	ldr	r0, [r7, #24]
 801a762:	f7ff feaf 	bl	801a4c4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801a766:	bf00      	nop
 801a768:	3710      	adds	r7, #16
 801a76a:	46bd      	mov	sp, r7
 801a76c:	bd80      	pop	{r7, pc}

0801a76e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 801a76e:	b580      	push	{r7, lr}
 801a770:	b08a      	sub	sp, #40	@ 0x28
 801a772:	af02      	add	r7, sp, #8
 801a774:	60f8      	str	r0, [r7, #12]
 801a776:	60b9      	str	r1, [r7, #8]
 801a778:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801a77a:	68fb      	ldr	r3, [r7, #12]
 801a77c:	2b00      	cmp	r3, #0
 801a77e:	d10d      	bne.n	801a79c <xQueueCreateCountingSemaphoreStatic+0x2e>
	__asm volatile
 801a780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a784:	b672      	cpsid	i
 801a786:	f383 8811 	msr	BASEPRI, r3
 801a78a:	f3bf 8f6f 	isb	sy
 801a78e:	f3bf 8f4f 	dsb	sy
 801a792:	b662      	cpsie	i
 801a794:	61bb      	str	r3, [r7, #24]
}
 801a796:	bf00      	nop
 801a798:	bf00      	nop
 801a79a:	e7fd      	b.n	801a798 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 801a79c:	68ba      	ldr	r2, [r7, #8]
 801a79e:	68fb      	ldr	r3, [r7, #12]
 801a7a0:	429a      	cmp	r2, r3
 801a7a2:	d90d      	bls.n	801a7c0 <xQueueCreateCountingSemaphoreStatic+0x52>
	__asm volatile
 801a7a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a7a8:	b672      	cpsid	i
 801a7aa:	f383 8811 	msr	BASEPRI, r3
 801a7ae:	f3bf 8f6f 	isb	sy
 801a7b2:	f3bf 8f4f 	dsb	sy
 801a7b6:	b662      	cpsie	i
 801a7b8:	617b      	str	r3, [r7, #20]
}
 801a7ba:	bf00      	nop
 801a7bc:	bf00      	nop
 801a7be:	e7fd      	b.n	801a7bc <xQueueCreateCountingSemaphoreStatic+0x4e>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801a7c0:	2302      	movs	r3, #2
 801a7c2:	9300      	str	r3, [sp, #0]
 801a7c4:	687b      	ldr	r3, [r7, #4]
 801a7c6:	2200      	movs	r2, #0
 801a7c8:	2100      	movs	r1, #0
 801a7ca:	68f8      	ldr	r0, [r7, #12]
 801a7cc:	f7ff fee6 	bl	801a59c <xQueueGenericCreateStatic>
 801a7d0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 801a7d2:	69fb      	ldr	r3, [r7, #28]
 801a7d4:	2b00      	cmp	r3, #0
 801a7d6:	d002      	beq.n	801a7de <xQueueCreateCountingSemaphoreStatic+0x70>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801a7d8:	69fb      	ldr	r3, [r7, #28]
 801a7da:	68ba      	ldr	r2, [r7, #8]
 801a7dc:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801a7de:	69fb      	ldr	r3, [r7, #28]
	}
 801a7e0:	4618      	mov	r0, r3
 801a7e2:	3720      	adds	r7, #32
 801a7e4:	46bd      	mov	sp, r7
 801a7e6:	bd80      	pop	{r7, pc}

0801a7e8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 801a7e8:	b580      	push	{r7, lr}
 801a7ea:	b086      	sub	sp, #24
 801a7ec:	af00      	add	r7, sp, #0
 801a7ee:	6078      	str	r0, [r7, #4]
 801a7f0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801a7f2:	687b      	ldr	r3, [r7, #4]
 801a7f4:	2b00      	cmp	r3, #0
 801a7f6:	d10d      	bne.n	801a814 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 801a7f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a7fc:	b672      	cpsid	i
 801a7fe:	f383 8811 	msr	BASEPRI, r3
 801a802:	f3bf 8f6f 	isb	sy
 801a806:	f3bf 8f4f 	dsb	sy
 801a80a:	b662      	cpsie	i
 801a80c:	613b      	str	r3, [r7, #16]
}
 801a80e:	bf00      	nop
 801a810:	bf00      	nop
 801a812:	e7fd      	b.n	801a810 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 801a814:	683a      	ldr	r2, [r7, #0]
 801a816:	687b      	ldr	r3, [r7, #4]
 801a818:	429a      	cmp	r2, r3
 801a81a:	d90d      	bls.n	801a838 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 801a81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a820:	b672      	cpsid	i
 801a822:	f383 8811 	msr	BASEPRI, r3
 801a826:	f3bf 8f6f 	isb	sy
 801a82a:	f3bf 8f4f 	dsb	sy
 801a82e:	b662      	cpsie	i
 801a830:	60fb      	str	r3, [r7, #12]
}
 801a832:	bf00      	nop
 801a834:	bf00      	nop
 801a836:	e7fd      	b.n	801a834 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801a838:	2202      	movs	r2, #2
 801a83a:	2100      	movs	r1, #0
 801a83c:	6878      	ldr	r0, [r7, #4]
 801a83e:	f7ff ff34 	bl	801a6aa <xQueueGenericCreate>
 801a842:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 801a844:	697b      	ldr	r3, [r7, #20]
 801a846:	2b00      	cmp	r3, #0
 801a848:	d002      	beq.n	801a850 <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801a84a:	697b      	ldr	r3, [r7, #20]
 801a84c:	683a      	ldr	r2, [r7, #0]
 801a84e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801a850:	697b      	ldr	r3, [r7, #20]
	}
 801a852:	4618      	mov	r0, r3
 801a854:	3718      	adds	r7, #24
 801a856:	46bd      	mov	sp, r7
 801a858:	bd80      	pop	{r7, pc}
	...

0801a85c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 801a85c:	b580      	push	{r7, lr}
 801a85e:	b08e      	sub	sp, #56	@ 0x38
 801a860:	af00      	add	r7, sp, #0
 801a862:	60f8      	str	r0, [r7, #12]
 801a864:	60b9      	str	r1, [r7, #8]
 801a866:	607a      	str	r2, [r7, #4]
 801a868:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801a86a:	2300      	movs	r3, #0
 801a86c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801a86e:	68fb      	ldr	r3, [r7, #12]
 801a870:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801a872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a874:	2b00      	cmp	r3, #0
 801a876:	d10d      	bne.n	801a894 <xQueueGenericSend+0x38>
	__asm volatile
 801a878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a87c:	b672      	cpsid	i
 801a87e:	f383 8811 	msr	BASEPRI, r3
 801a882:	f3bf 8f6f 	isb	sy
 801a886:	f3bf 8f4f 	dsb	sy
 801a88a:	b662      	cpsie	i
 801a88c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801a88e:	bf00      	nop
 801a890:	bf00      	nop
 801a892:	e7fd      	b.n	801a890 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801a894:	68bb      	ldr	r3, [r7, #8]
 801a896:	2b00      	cmp	r3, #0
 801a898:	d103      	bne.n	801a8a2 <xQueueGenericSend+0x46>
 801a89a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a89c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	d101      	bne.n	801a8a6 <xQueueGenericSend+0x4a>
 801a8a2:	2301      	movs	r3, #1
 801a8a4:	e000      	b.n	801a8a8 <xQueueGenericSend+0x4c>
 801a8a6:	2300      	movs	r3, #0
 801a8a8:	2b00      	cmp	r3, #0
 801a8aa:	d10d      	bne.n	801a8c8 <xQueueGenericSend+0x6c>
	__asm volatile
 801a8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a8b0:	b672      	cpsid	i
 801a8b2:	f383 8811 	msr	BASEPRI, r3
 801a8b6:	f3bf 8f6f 	isb	sy
 801a8ba:	f3bf 8f4f 	dsb	sy
 801a8be:	b662      	cpsie	i
 801a8c0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801a8c2:	bf00      	nop
 801a8c4:	bf00      	nop
 801a8c6:	e7fd      	b.n	801a8c4 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801a8c8:	683b      	ldr	r3, [r7, #0]
 801a8ca:	2b02      	cmp	r3, #2
 801a8cc:	d103      	bne.n	801a8d6 <xQueueGenericSend+0x7a>
 801a8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a8d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a8d2:	2b01      	cmp	r3, #1
 801a8d4:	d101      	bne.n	801a8da <xQueueGenericSend+0x7e>
 801a8d6:	2301      	movs	r3, #1
 801a8d8:	e000      	b.n	801a8dc <xQueueGenericSend+0x80>
 801a8da:	2300      	movs	r3, #0
 801a8dc:	2b00      	cmp	r3, #0
 801a8de:	d10d      	bne.n	801a8fc <xQueueGenericSend+0xa0>
	__asm volatile
 801a8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a8e4:	b672      	cpsid	i
 801a8e6:	f383 8811 	msr	BASEPRI, r3
 801a8ea:	f3bf 8f6f 	isb	sy
 801a8ee:	f3bf 8f4f 	dsb	sy
 801a8f2:	b662      	cpsie	i
 801a8f4:	623b      	str	r3, [r7, #32]
}
 801a8f6:	bf00      	nop
 801a8f8:	bf00      	nop
 801a8fa:	e7fd      	b.n	801a8f8 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801a8fc:	f001 fc3e 	bl	801c17c <xTaskGetSchedulerState>
 801a900:	4603      	mov	r3, r0
 801a902:	2b00      	cmp	r3, #0
 801a904:	d102      	bne.n	801a90c <xQueueGenericSend+0xb0>
 801a906:	687b      	ldr	r3, [r7, #4]
 801a908:	2b00      	cmp	r3, #0
 801a90a:	d101      	bne.n	801a910 <xQueueGenericSend+0xb4>
 801a90c:	2301      	movs	r3, #1
 801a90e:	e000      	b.n	801a912 <xQueueGenericSend+0xb6>
 801a910:	2300      	movs	r3, #0
 801a912:	2b00      	cmp	r3, #0
 801a914:	d10d      	bne.n	801a932 <xQueueGenericSend+0xd6>
	__asm volatile
 801a916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801a91a:	b672      	cpsid	i
 801a91c:	f383 8811 	msr	BASEPRI, r3
 801a920:	f3bf 8f6f 	isb	sy
 801a924:	f3bf 8f4f 	dsb	sy
 801a928:	b662      	cpsie	i
 801a92a:	61fb      	str	r3, [r7, #28]
}
 801a92c:	bf00      	nop
 801a92e:	bf00      	nop
 801a930:	e7fd      	b.n	801a92e <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801a932:	f001 ff73 	bl	801c81c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801a936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a938:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a93c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801a93e:	429a      	cmp	r2, r3
 801a940:	d302      	bcc.n	801a948 <xQueueGenericSend+0xec>
 801a942:	683b      	ldr	r3, [r7, #0]
 801a944:	2b02      	cmp	r3, #2
 801a946:	d129      	bne.n	801a99c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801a948:	683a      	ldr	r2, [r7, #0]
 801a94a:	68b9      	ldr	r1, [r7, #8]
 801a94c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801a94e:	f000 fc91 	bl	801b274 <prvCopyDataToQueue>
 801a952:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801a954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a956:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a958:	2b00      	cmp	r3, #0
 801a95a:	d010      	beq.n	801a97e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801a95c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a95e:	3324      	adds	r3, #36	@ 0x24
 801a960:	4618      	mov	r0, r3
 801a962:	f001 fa41 	bl	801bde8 <xTaskRemoveFromEventList>
 801a966:	4603      	mov	r3, r0
 801a968:	2b00      	cmp	r3, #0
 801a96a:	d013      	beq.n	801a994 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 801a96c:	4b3f      	ldr	r3, [pc, #252]	@ (801aa6c <xQueueGenericSend+0x210>)
 801a96e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a972:	601a      	str	r2, [r3, #0]
 801a974:	f3bf 8f4f 	dsb	sy
 801a978:	f3bf 8f6f 	isb	sy
 801a97c:	e00a      	b.n	801a994 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801a97e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a980:	2b00      	cmp	r3, #0
 801a982:	d007      	beq.n	801a994 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 801a984:	4b39      	ldr	r3, [pc, #228]	@ (801aa6c <xQueueGenericSend+0x210>)
 801a986:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801a98a:	601a      	str	r2, [r3, #0]
 801a98c:	f3bf 8f4f 	dsb	sy
 801a990:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801a994:	f001 ff78 	bl	801c888 <vPortExitCritical>
				return pdPASS;
 801a998:	2301      	movs	r3, #1
 801a99a:	e063      	b.n	801aa64 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801a99c:	687b      	ldr	r3, [r7, #4]
 801a99e:	2b00      	cmp	r3, #0
 801a9a0:	d103      	bne.n	801a9aa <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801a9a2:	f001 ff71 	bl	801c888 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801a9a6:	2300      	movs	r3, #0
 801a9a8:	e05c      	b.n	801aa64 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 801a9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a9ac:	2b00      	cmp	r3, #0
 801a9ae:	d106      	bne.n	801a9be <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801a9b0:	f107 0314 	add.w	r3, r7, #20
 801a9b4:	4618      	mov	r0, r3
 801a9b6:	f001 fa7d 	bl	801beb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801a9ba:	2301      	movs	r3, #1
 801a9bc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801a9be:	f001 ff63 	bl	801c888 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801a9c2:	f000 ffd9 	bl	801b978 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801a9c6:	f001 ff29 	bl	801c81c <vPortEnterCritical>
 801a9ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a9cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801a9d0:	b25b      	sxtb	r3, r3
 801a9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a9d6:	d103      	bne.n	801a9e0 <xQueueGenericSend+0x184>
 801a9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a9da:	2200      	movs	r2, #0
 801a9dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801a9e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a9e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801a9e6:	b25b      	sxtb	r3, r3
 801a9e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a9ec:	d103      	bne.n	801a9f6 <xQueueGenericSend+0x19a>
 801a9ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a9f0:	2200      	movs	r2, #0
 801a9f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801a9f6:	f001 ff47 	bl	801c888 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801a9fa:	1d3a      	adds	r2, r7, #4
 801a9fc:	f107 0314 	add.w	r3, r7, #20
 801aa00:	4611      	mov	r1, r2
 801aa02:	4618      	mov	r0, r3
 801aa04:	f001 fa6c 	bl	801bee0 <xTaskCheckForTimeOut>
 801aa08:	4603      	mov	r3, r0
 801aa0a:	2b00      	cmp	r3, #0
 801aa0c:	d124      	bne.n	801aa58 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801aa0e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801aa10:	f000 fd28 	bl	801b464 <prvIsQueueFull>
 801aa14:	4603      	mov	r3, r0
 801aa16:	2b00      	cmp	r3, #0
 801aa18:	d018      	beq.n	801aa4c <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801aa1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aa1c:	3310      	adds	r3, #16
 801aa1e:	687a      	ldr	r2, [r7, #4]
 801aa20:	4611      	mov	r1, r2
 801aa22:	4618      	mov	r0, r3
 801aa24:	f001 f9b8 	bl	801bd98 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801aa28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801aa2a:	f000 fcb3 	bl	801b394 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801aa2e:	f000 ffb1 	bl	801b994 <xTaskResumeAll>
 801aa32:	4603      	mov	r3, r0
 801aa34:	2b00      	cmp	r3, #0
 801aa36:	f47f af7c 	bne.w	801a932 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 801aa3a:	4b0c      	ldr	r3, [pc, #48]	@ (801aa6c <xQueueGenericSend+0x210>)
 801aa3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801aa40:	601a      	str	r2, [r3, #0]
 801aa42:	f3bf 8f4f 	dsb	sy
 801aa46:	f3bf 8f6f 	isb	sy
 801aa4a:	e772      	b.n	801a932 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 801aa4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801aa4e:	f000 fca1 	bl	801b394 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801aa52:	f000 ff9f 	bl	801b994 <xTaskResumeAll>
 801aa56:	e76c      	b.n	801a932 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801aa58:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801aa5a:	f000 fc9b 	bl	801b394 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801aa5e:	f000 ff99 	bl	801b994 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801aa62:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 801aa64:	4618      	mov	r0, r3
 801aa66:	3738      	adds	r7, #56	@ 0x38
 801aa68:	46bd      	mov	sp, r7
 801aa6a:	bd80      	pop	{r7, pc}
 801aa6c:	e000ed04 	.word	0xe000ed04

0801aa70 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801aa70:	b580      	push	{r7, lr}
 801aa72:	b08e      	sub	sp, #56	@ 0x38
 801aa74:	af00      	add	r7, sp, #0
 801aa76:	60f8      	str	r0, [r7, #12]
 801aa78:	60b9      	str	r1, [r7, #8]
 801aa7a:	607a      	str	r2, [r7, #4]
 801aa7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801aa7e:	68fb      	ldr	r3, [r7, #12]
 801aa80:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801aa82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aa84:	2b00      	cmp	r3, #0
 801aa86:	d10d      	bne.n	801aaa4 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 801aa88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801aa8c:	b672      	cpsid	i
 801aa8e:	f383 8811 	msr	BASEPRI, r3
 801aa92:	f3bf 8f6f 	isb	sy
 801aa96:	f3bf 8f4f 	dsb	sy
 801aa9a:	b662      	cpsie	i
 801aa9c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801aa9e:	bf00      	nop
 801aaa0:	bf00      	nop
 801aaa2:	e7fd      	b.n	801aaa0 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801aaa4:	68bb      	ldr	r3, [r7, #8]
 801aaa6:	2b00      	cmp	r3, #0
 801aaa8:	d103      	bne.n	801aab2 <xQueueGenericSendFromISR+0x42>
 801aaaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aaac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801aaae:	2b00      	cmp	r3, #0
 801aab0:	d101      	bne.n	801aab6 <xQueueGenericSendFromISR+0x46>
 801aab2:	2301      	movs	r3, #1
 801aab4:	e000      	b.n	801aab8 <xQueueGenericSendFromISR+0x48>
 801aab6:	2300      	movs	r3, #0
 801aab8:	2b00      	cmp	r3, #0
 801aaba:	d10d      	bne.n	801aad8 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 801aabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801aac0:	b672      	cpsid	i
 801aac2:	f383 8811 	msr	BASEPRI, r3
 801aac6:	f3bf 8f6f 	isb	sy
 801aaca:	f3bf 8f4f 	dsb	sy
 801aace:	b662      	cpsie	i
 801aad0:	623b      	str	r3, [r7, #32]
}
 801aad2:	bf00      	nop
 801aad4:	bf00      	nop
 801aad6:	e7fd      	b.n	801aad4 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801aad8:	683b      	ldr	r3, [r7, #0]
 801aada:	2b02      	cmp	r3, #2
 801aadc:	d103      	bne.n	801aae6 <xQueueGenericSendFromISR+0x76>
 801aade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801aae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801aae2:	2b01      	cmp	r3, #1
 801aae4:	d101      	bne.n	801aaea <xQueueGenericSendFromISR+0x7a>
 801aae6:	2301      	movs	r3, #1
 801aae8:	e000      	b.n	801aaec <xQueueGenericSendFromISR+0x7c>
 801aaea:	2300      	movs	r3, #0
 801aaec:	2b00      	cmp	r3, #0
 801aaee:	d10d      	bne.n	801ab0c <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 801aaf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801aaf4:	b672      	cpsid	i
 801aaf6:	f383 8811 	msr	BASEPRI, r3
 801aafa:	f3bf 8f6f 	isb	sy
 801aafe:	f3bf 8f4f 	dsb	sy
 801ab02:	b662      	cpsie	i
 801ab04:	61fb      	str	r3, [r7, #28]
}
 801ab06:	bf00      	nop
 801ab08:	bf00      	nop
 801ab0a:	e7fd      	b.n	801ab08 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801ab0c:	f001 ff6e 	bl	801c9ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801ab10:	f3ef 8211 	mrs	r2, BASEPRI
 801ab14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ab18:	b672      	cpsid	i
 801ab1a:	f383 8811 	msr	BASEPRI, r3
 801ab1e:	f3bf 8f6f 	isb	sy
 801ab22:	f3bf 8f4f 	dsb	sy
 801ab26:	b662      	cpsie	i
 801ab28:	61ba      	str	r2, [r7, #24]
 801ab2a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801ab2c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801ab2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801ab30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801ab34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ab38:	429a      	cmp	r2, r3
 801ab3a:	d302      	bcc.n	801ab42 <xQueueGenericSendFromISR+0xd2>
 801ab3c:	683b      	ldr	r3, [r7, #0]
 801ab3e:	2b02      	cmp	r3, #2
 801ab40:	d12c      	bne.n	801ab9c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801ab42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801ab48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801ab4c:	683a      	ldr	r2, [r7, #0]
 801ab4e:	68b9      	ldr	r1, [r7, #8]
 801ab50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801ab52:	f000 fb8f 	bl	801b274 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801ab56:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 801ab5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ab5e:	d112      	bne.n	801ab86 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801ab60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ab64:	2b00      	cmp	r3, #0
 801ab66:	d016      	beq.n	801ab96 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801ab68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab6a:	3324      	adds	r3, #36	@ 0x24
 801ab6c:	4618      	mov	r0, r3
 801ab6e:	f001 f93b 	bl	801bde8 <xTaskRemoveFromEventList>
 801ab72:	4603      	mov	r3, r0
 801ab74:	2b00      	cmp	r3, #0
 801ab76:	d00e      	beq.n	801ab96 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801ab78:	687b      	ldr	r3, [r7, #4]
 801ab7a:	2b00      	cmp	r3, #0
 801ab7c:	d00b      	beq.n	801ab96 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801ab7e:	687b      	ldr	r3, [r7, #4]
 801ab80:	2201      	movs	r2, #1
 801ab82:	601a      	str	r2, [r3, #0]
 801ab84:	e007      	b.n	801ab96 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801ab86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801ab8a:	3301      	adds	r3, #1
 801ab8c:	b2db      	uxtb	r3, r3
 801ab8e:	b25a      	sxtb	r2, r3
 801ab90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ab92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801ab96:	2301      	movs	r3, #1
 801ab98:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 801ab9a:	e001      	b.n	801aba0 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801ab9c:	2300      	movs	r3, #0
 801ab9e:	637b      	str	r3, [r7, #52]	@ 0x34
 801aba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aba2:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801aba4:	693b      	ldr	r3, [r7, #16]
 801aba6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801abaa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801abac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801abae:	4618      	mov	r0, r3
 801abb0:	3738      	adds	r7, #56	@ 0x38
 801abb2:	46bd      	mov	sp, r7
 801abb4:	bd80      	pop	{r7, pc}

0801abb6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801abb6:	b580      	push	{r7, lr}
 801abb8:	b08e      	sub	sp, #56	@ 0x38
 801abba:	af00      	add	r7, sp, #0
 801abbc:	6078      	str	r0, [r7, #4]
 801abbe:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801abc0:	687b      	ldr	r3, [r7, #4]
 801abc2:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 801abc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801abc6:	2b00      	cmp	r3, #0
 801abc8:	d10d      	bne.n	801abe6 <xQueueGiveFromISR+0x30>
	__asm volatile
 801abca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801abce:	b672      	cpsid	i
 801abd0:	f383 8811 	msr	BASEPRI, r3
 801abd4:	f3bf 8f6f 	isb	sy
 801abd8:	f3bf 8f4f 	dsb	sy
 801abdc:	b662      	cpsie	i
 801abde:	623b      	str	r3, [r7, #32]
}
 801abe0:	bf00      	nop
 801abe2:	bf00      	nop
 801abe4:	e7fd      	b.n	801abe2 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801abe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801abe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801abea:	2b00      	cmp	r3, #0
 801abec:	d00d      	beq.n	801ac0a <xQueueGiveFromISR+0x54>
	__asm volatile
 801abee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801abf2:	b672      	cpsid	i
 801abf4:	f383 8811 	msr	BASEPRI, r3
 801abf8:	f3bf 8f6f 	isb	sy
 801abfc:	f3bf 8f4f 	dsb	sy
 801ac00:	b662      	cpsie	i
 801ac02:	61fb      	str	r3, [r7, #28]
}
 801ac04:	bf00      	nop
 801ac06:	bf00      	nop
 801ac08:	e7fd      	b.n	801ac06 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 801ac0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac0c:	681b      	ldr	r3, [r3, #0]
 801ac0e:	2b00      	cmp	r3, #0
 801ac10:	d103      	bne.n	801ac1a <xQueueGiveFromISR+0x64>
 801ac12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac14:	689b      	ldr	r3, [r3, #8]
 801ac16:	2b00      	cmp	r3, #0
 801ac18:	d101      	bne.n	801ac1e <xQueueGiveFromISR+0x68>
 801ac1a:	2301      	movs	r3, #1
 801ac1c:	e000      	b.n	801ac20 <xQueueGiveFromISR+0x6a>
 801ac1e:	2300      	movs	r3, #0
 801ac20:	2b00      	cmp	r3, #0
 801ac22:	d10d      	bne.n	801ac40 <xQueueGiveFromISR+0x8a>
	__asm volatile
 801ac24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ac28:	b672      	cpsid	i
 801ac2a:	f383 8811 	msr	BASEPRI, r3
 801ac2e:	f3bf 8f6f 	isb	sy
 801ac32:	f3bf 8f4f 	dsb	sy
 801ac36:	b662      	cpsie	i
 801ac38:	61bb      	str	r3, [r7, #24]
}
 801ac3a:	bf00      	nop
 801ac3c:	bf00      	nop
 801ac3e:	e7fd      	b.n	801ac3c <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801ac40:	f001 fed4 	bl	801c9ec <vPortValidateInterruptPriority>
	__asm volatile
 801ac44:	f3ef 8211 	mrs	r2, BASEPRI
 801ac48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ac4c:	b672      	cpsid	i
 801ac4e:	f383 8811 	msr	BASEPRI, r3
 801ac52:	f3bf 8f6f 	isb	sy
 801ac56:	f3bf 8f4f 	dsb	sy
 801ac5a:	b662      	cpsie	i
 801ac5c:	617a      	str	r2, [r7, #20]
 801ac5e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801ac60:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801ac62:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801ac64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ac68:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801ac6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ac6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801ac70:	429a      	cmp	r2, r3
 801ac72:	d22b      	bcs.n	801accc <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801ac74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801ac7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801ac7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ac80:	1c5a      	adds	r2, r3, #1
 801ac82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac84:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801ac86:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801ac8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ac8e:	d112      	bne.n	801acb6 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801ac90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ac94:	2b00      	cmp	r3, #0
 801ac96:	d016      	beq.n	801acc6 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801ac98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ac9a:	3324      	adds	r3, #36	@ 0x24
 801ac9c:	4618      	mov	r0, r3
 801ac9e:	f001 f8a3 	bl	801bde8 <xTaskRemoveFromEventList>
 801aca2:	4603      	mov	r3, r0
 801aca4:	2b00      	cmp	r3, #0
 801aca6:	d00e      	beq.n	801acc6 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801aca8:	683b      	ldr	r3, [r7, #0]
 801acaa:	2b00      	cmp	r3, #0
 801acac:	d00b      	beq.n	801acc6 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801acae:	683b      	ldr	r3, [r7, #0]
 801acb0:	2201      	movs	r2, #1
 801acb2:	601a      	str	r2, [r3, #0]
 801acb4:	e007      	b.n	801acc6 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801acb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801acba:	3301      	adds	r3, #1
 801acbc:	b2db      	uxtb	r3, r3
 801acbe:	b25a      	sxtb	r2, r3
 801acc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801acc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801acc6:	2301      	movs	r3, #1
 801acc8:	637b      	str	r3, [r7, #52]	@ 0x34
 801acca:	e001      	b.n	801acd0 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801accc:	2300      	movs	r3, #0
 801acce:	637b      	str	r3, [r7, #52]	@ 0x34
 801acd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801acd2:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801acd4:	68fb      	ldr	r3, [r7, #12]
 801acd6:	f383 8811 	msr	BASEPRI, r3
}
 801acda:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801acdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801acde:	4618      	mov	r0, r3
 801ace0:	3738      	adds	r7, #56	@ 0x38
 801ace2:	46bd      	mov	sp, r7
 801ace4:	bd80      	pop	{r7, pc}
	...

0801ace8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801ace8:	b580      	push	{r7, lr}
 801acea:	b08c      	sub	sp, #48	@ 0x30
 801acec:	af00      	add	r7, sp, #0
 801acee:	60f8      	str	r0, [r7, #12]
 801acf0:	60b9      	str	r1, [r7, #8]
 801acf2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801acf4:	2300      	movs	r3, #0
 801acf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801acf8:	68fb      	ldr	r3, [r7, #12]
 801acfa:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801acfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801acfe:	2b00      	cmp	r3, #0
 801ad00:	d10d      	bne.n	801ad1e <xQueueReceive+0x36>
	__asm volatile
 801ad02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ad06:	b672      	cpsid	i
 801ad08:	f383 8811 	msr	BASEPRI, r3
 801ad0c:	f3bf 8f6f 	isb	sy
 801ad10:	f3bf 8f4f 	dsb	sy
 801ad14:	b662      	cpsie	i
 801ad16:	623b      	str	r3, [r7, #32]
}
 801ad18:	bf00      	nop
 801ad1a:	bf00      	nop
 801ad1c:	e7fd      	b.n	801ad1a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801ad1e:	68bb      	ldr	r3, [r7, #8]
 801ad20:	2b00      	cmp	r3, #0
 801ad22:	d103      	bne.n	801ad2c <xQueueReceive+0x44>
 801ad24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ad26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801ad28:	2b00      	cmp	r3, #0
 801ad2a:	d101      	bne.n	801ad30 <xQueueReceive+0x48>
 801ad2c:	2301      	movs	r3, #1
 801ad2e:	e000      	b.n	801ad32 <xQueueReceive+0x4a>
 801ad30:	2300      	movs	r3, #0
 801ad32:	2b00      	cmp	r3, #0
 801ad34:	d10d      	bne.n	801ad52 <xQueueReceive+0x6a>
	__asm volatile
 801ad36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ad3a:	b672      	cpsid	i
 801ad3c:	f383 8811 	msr	BASEPRI, r3
 801ad40:	f3bf 8f6f 	isb	sy
 801ad44:	f3bf 8f4f 	dsb	sy
 801ad48:	b662      	cpsie	i
 801ad4a:	61fb      	str	r3, [r7, #28]
}
 801ad4c:	bf00      	nop
 801ad4e:	bf00      	nop
 801ad50:	e7fd      	b.n	801ad4e <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801ad52:	f001 fa13 	bl	801c17c <xTaskGetSchedulerState>
 801ad56:	4603      	mov	r3, r0
 801ad58:	2b00      	cmp	r3, #0
 801ad5a:	d102      	bne.n	801ad62 <xQueueReceive+0x7a>
 801ad5c:	687b      	ldr	r3, [r7, #4]
 801ad5e:	2b00      	cmp	r3, #0
 801ad60:	d101      	bne.n	801ad66 <xQueueReceive+0x7e>
 801ad62:	2301      	movs	r3, #1
 801ad64:	e000      	b.n	801ad68 <xQueueReceive+0x80>
 801ad66:	2300      	movs	r3, #0
 801ad68:	2b00      	cmp	r3, #0
 801ad6a:	d10d      	bne.n	801ad88 <xQueueReceive+0xa0>
	__asm volatile
 801ad6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ad70:	b672      	cpsid	i
 801ad72:	f383 8811 	msr	BASEPRI, r3
 801ad76:	f3bf 8f6f 	isb	sy
 801ad7a:	f3bf 8f4f 	dsb	sy
 801ad7e:	b662      	cpsie	i
 801ad80:	61bb      	str	r3, [r7, #24]
}
 801ad82:	bf00      	nop
 801ad84:	bf00      	nop
 801ad86:	e7fd      	b.n	801ad84 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801ad88:	f001 fd48 	bl	801c81c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801ad8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ad8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ad90:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801ad92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ad94:	2b00      	cmp	r3, #0
 801ad96:	d01f      	beq.n	801add8 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801ad98:	68b9      	ldr	r1, [r7, #8]
 801ad9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ad9c:	f000 fad4 	bl	801b348 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801ada0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ada2:	1e5a      	subs	r2, r3, #1
 801ada4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ada6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801ada8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801adaa:	691b      	ldr	r3, [r3, #16]
 801adac:	2b00      	cmp	r3, #0
 801adae:	d00f      	beq.n	801add0 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801adb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801adb2:	3310      	adds	r3, #16
 801adb4:	4618      	mov	r0, r3
 801adb6:	f001 f817 	bl	801bde8 <xTaskRemoveFromEventList>
 801adba:	4603      	mov	r3, r0
 801adbc:	2b00      	cmp	r3, #0
 801adbe:	d007      	beq.n	801add0 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801adc0:	4b3c      	ldr	r3, [pc, #240]	@ (801aeb4 <xQueueReceive+0x1cc>)
 801adc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801adc6:	601a      	str	r2, [r3, #0]
 801adc8:	f3bf 8f4f 	dsb	sy
 801adcc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801add0:	f001 fd5a 	bl	801c888 <vPortExitCritical>
				return pdPASS;
 801add4:	2301      	movs	r3, #1
 801add6:	e069      	b.n	801aeac <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801add8:	687b      	ldr	r3, [r7, #4]
 801adda:	2b00      	cmp	r3, #0
 801addc:	d103      	bne.n	801ade6 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801adde:	f001 fd53 	bl	801c888 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801ade2:	2300      	movs	r3, #0
 801ade4:	e062      	b.n	801aeac <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 801ade6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ade8:	2b00      	cmp	r3, #0
 801adea:	d106      	bne.n	801adfa <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801adec:	f107 0310 	add.w	r3, r7, #16
 801adf0:	4618      	mov	r0, r3
 801adf2:	f001 f85f 	bl	801beb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801adf6:	2301      	movs	r3, #1
 801adf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801adfa:	f001 fd45 	bl	801c888 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801adfe:	f000 fdbb 	bl	801b978 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801ae02:	f001 fd0b 	bl	801c81c <vPortEnterCritical>
 801ae06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801ae0c:	b25b      	sxtb	r3, r3
 801ae0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ae12:	d103      	bne.n	801ae1c <xQueueReceive+0x134>
 801ae14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae16:	2200      	movs	r2, #0
 801ae18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801ae1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae1e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801ae22:	b25b      	sxtb	r3, r3
 801ae24:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ae28:	d103      	bne.n	801ae32 <xQueueReceive+0x14a>
 801ae2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae2c:	2200      	movs	r2, #0
 801ae2e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801ae32:	f001 fd29 	bl	801c888 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801ae36:	1d3a      	adds	r2, r7, #4
 801ae38:	f107 0310 	add.w	r3, r7, #16
 801ae3c:	4611      	mov	r1, r2
 801ae3e:	4618      	mov	r0, r3
 801ae40:	f001 f84e 	bl	801bee0 <xTaskCheckForTimeOut>
 801ae44:	4603      	mov	r3, r0
 801ae46:	2b00      	cmp	r3, #0
 801ae48:	d123      	bne.n	801ae92 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801ae4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ae4c:	f000 faf4 	bl	801b438 <prvIsQueueEmpty>
 801ae50:	4603      	mov	r3, r0
 801ae52:	2b00      	cmp	r3, #0
 801ae54:	d017      	beq.n	801ae86 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801ae56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ae58:	3324      	adds	r3, #36	@ 0x24
 801ae5a:	687a      	ldr	r2, [r7, #4]
 801ae5c:	4611      	mov	r1, r2
 801ae5e:	4618      	mov	r0, r3
 801ae60:	f000 ff9a 	bl	801bd98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801ae64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ae66:	f000 fa95 	bl	801b394 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801ae6a:	f000 fd93 	bl	801b994 <xTaskResumeAll>
 801ae6e:	4603      	mov	r3, r0
 801ae70:	2b00      	cmp	r3, #0
 801ae72:	d189      	bne.n	801ad88 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 801ae74:	4b0f      	ldr	r3, [pc, #60]	@ (801aeb4 <xQueueReceive+0x1cc>)
 801ae76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801ae7a:	601a      	str	r2, [r3, #0]
 801ae7c:	f3bf 8f4f 	dsb	sy
 801ae80:	f3bf 8f6f 	isb	sy
 801ae84:	e780      	b.n	801ad88 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801ae86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ae88:	f000 fa84 	bl	801b394 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801ae8c:	f000 fd82 	bl	801b994 <xTaskResumeAll>
 801ae90:	e77a      	b.n	801ad88 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801ae92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ae94:	f000 fa7e 	bl	801b394 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801ae98:	f000 fd7c 	bl	801b994 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801ae9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801ae9e:	f000 facb 	bl	801b438 <prvIsQueueEmpty>
 801aea2:	4603      	mov	r3, r0
 801aea4:	2b00      	cmp	r3, #0
 801aea6:	f43f af6f 	beq.w	801ad88 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801aeaa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801aeac:	4618      	mov	r0, r3
 801aeae:	3730      	adds	r7, #48	@ 0x30
 801aeb0:	46bd      	mov	sp, r7
 801aeb2:	bd80      	pop	{r7, pc}
 801aeb4:	e000ed04 	.word	0xe000ed04

0801aeb8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801aeb8:	b580      	push	{r7, lr}
 801aeba:	b08e      	sub	sp, #56	@ 0x38
 801aebc:	af00      	add	r7, sp, #0
 801aebe:	6078      	str	r0, [r7, #4]
 801aec0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801aec2:	2300      	movs	r3, #0
 801aec4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801aec6:	687b      	ldr	r3, [r7, #4]
 801aec8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801aeca:	2300      	movs	r3, #0
 801aecc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801aece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aed0:	2b00      	cmp	r3, #0
 801aed2:	d10d      	bne.n	801aef0 <xQueueSemaphoreTake+0x38>
	__asm volatile
 801aed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801aed8:	b672      	cpsid	i
 801aeda:	f383 8811 	msr	BASEPRI, r3
 801aede:	f3bf 8f6f 	isb	sy
 801aee2:	f3bf 8f4f 	dsb	sy
 801aee6:	b662      	cpsie	i
 801aee8:	623b      	str	r3, [r7, #32]
}
 801aeea:	bf00      	nop
 801aeec:	bf00      	nop
 801aeee:	e7fd      	b.n	801aeec <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801aef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801aef4:	2b00      	cmp	r3, #0
 801aef6:	d00d      	beq.n	801af14 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 801aef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801aefc:	b672      	cpsid	i
 801aefe:	f383 8811 	msr	BASEPRI, r3
 801af02:	f3bf 8f6f 	isb	sy
 801af06:	f3bf 8f4f 	dsb	sy
 801af0a:	b662      	cpsie	i
 801af0c:	61fb      	str	r3, [r7, #28]
}
 801af0e:	bf00      	nop
 801af10:	bf00      	nop
 801af12:	e7fd      	b.n	801af10 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801af14:	f001 f932 	bl	801c17c <xTaskGetSchedulerState>
 801af18:	4603      	mov	r3, r0
 801af1a:	2b00      	cmp	r3, #0
 801af1c:	d102      	bne.n	801af24 <xQueueSemaphoreTake+0x6c>
 801af1e:	683b      	ldr	r3, [r7, #0]
 801af20:	2b00      	cmp	r3, #0
 801af22:	d101      	bne.n	801af28 <xQueueSemaphoreTake+0x70>
 801af24:	2301      	movs	r3, #1
 801af26:	e000      	b.n	801af2a <xQueueSemaphoreTake+0x72>
 801af28:	2300      	movs	r3, #0
 801af2a:	2b00      	cmp	r3, #0
 801af2c:	d10d      	bne.n	801af4a <xQueueSemaphoreTake+0x92>
	__asm volatile
 801af2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801af32:	b672      	cpsid	i
 801af34:	f383 8811 	msr	BASEPRI, r3
 801af38:	f3bf 8f6f 	isb	sy
 801af3c:	f3bf 8f4f 	dsb	sy
 801af40:	b662      	cpsie	i
 801af42:	61bb      	str	r3, [r7, #24]
}
 801af44:	bf00      	nop
 801af46:	bf00      	nop
 801af48:	e7fd      	b.n	801af46 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801af4a:	f001 fc67 	bl	801c81c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801af4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801af52:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801af54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af56:	2b00      	cmp	r3, #0
 801af58:	d024      	beq.n	801afa4 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801af5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801af5c:	1e5a      	subs	r2, r3, #1
 801af5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af60:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801af62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af64:	681b      	ldr	r3, [r3, #0]
 801af66:	2b00      	cmp	r3, #0
 801af68:	d104      	bne.n	801af74 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801af6a:	f001 fad1 	bl	801c510 <pvTaskIncrementMutexHeldCount>
 801af6e:	4602      	mov	r2, r0
 801af70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af72:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801af74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af76:	691b      	ldr	r3, [r3, #16]
 801af78:	2b00      	cmp	r3, #0
 801af7a:	d00f      	beq.n	801af9c <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801af7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801af7e:	3310      	adds	r3, #16
 801af80:	4618      	mov	r0, r3
 801af82:	f000 ff31 	bl	801bde8 <xTaskRemoveFromEventList>
 801af86:	4603      	mov	r3, r0
 801af88:	2b00      	cmp	r3, #0
 801af8a:	d007      	beq.n	801af9c <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801af8c:	4b55      	ldr	r3, [pc, #340]	@ (801b0e4 <xQueueSemaphoreTake+0x22c>)
 801af8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801af92:	601a      	str	r2, [r3, #0]
 801af94:	f3bf 8f4f 	dsb	sy
 801af98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801af9c:	f001 fc74 	bl	801c888 <vPortExitCritical>
				return pdPASS;
 801afa0:	2301      	movs	r3, #1
 801afa2:	e09a      	b.n	801b0da <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801afa4:	683b      	ldr	r3, [r7, #0]
 801afa6:	2b00      	cmp	r3, #0
 801afa8:	d114      	bne.n	801afd4 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801afaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801afac:	2b00      	cmp	r3, #0
 801afae:	d00d      	beq.n	801afcc <xQueueSemaphoreTake+0x114>
	__asm volatile
 801afb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801afb4:	b672      	cpsid	i
 801afb6:	f383 8811 	msr	BASEPRI, r3
 801afba:	f3bf 8f6f 	isb	sy
 801afbe:	f3bf 8f4f 	dsb	sy
 801afc2:	b662      	cpsie	i
 801afc4:	617b      	str	r3, [r7, #20]
}
 801afc6:	bf00      	nop
 801afc8:	bf00      	nop
 801afca:	e7fd      	b.n	801afc8 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 801afcc:	f001 fc5c 	bl	801c888 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801afd0:	2300      	movs	r3, #0
 801afd2:	e082      	b.n	801b0da <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 801afd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801afd6:	2b00      	cmp	r3, #0
 801afd8:	d106      	bne.n	801afe8 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801afda:	f107 030c 	add.w	r3, r7, #12
 801afde:	4618      	mov	r0, r3
 801afe0:	f000 ff68 	bl	801beb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801afe4:	2301      	movs	r3, #1
 801afe6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801afe8:	f001 fc4e 	bl	801c888 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801afec:	f000 fcc4 	bl	801b978 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801aff0:	f001 fc14 	bl	801c81c <vPortEnterCritical>
 801aff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801aff6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801affa:	b25b      	sxtb	r3, r3
 801affc:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b000:	d103      	bne.n	801b00a <xQueueSemaphoreTake+0x152>
 801b002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b004:	2200      	movs	r2, #0
 801b006:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801b00a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b00c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801b010:	b25b      	sxtb	r3, r3
 801b012:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b016:	d103      	bne.n	801b020 <xQueueSemaphoreTake+0x168>
 801b018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b01a:	2200      	movs	r2, #0
 801b01c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801b020:	f001 fc32 	bl	801c888 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801b024:	463a      	mov	r2, r7
 801b026:	f107 030c 	add.w	r3, r7, #12
 801b02a:	4611      	mov	r1, r2
 801b02c:	4618      	mov	r0, r3
 801b02e:	f000 ff57 	bl	801bee0 <xTaskCheckForTimeOut>
 801b032:	4603      	mov	r3, r0
 801b034:	2b00      	cmp	r3, #0
 801b036:	d132      	bne.n	801b09e <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801b038:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b03a:	f000 f9fd 	bl	801b438 <prvIsQueueEmpty>
 801b03e:	4603      	mov	r3, r0
 801b040:	2b00      	cmp	r3, #0
 801b042:	d026      	beq.n	801b092 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801b044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b046:	681b      	ldr	r3, [r3, #0]
 801b048:	2b00      	cmp	r3, #0
 801b04a:	d109      	bne.n	801b060 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 801b04c:	f001 fbe6 	bl	801c81c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801b050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b052:	689b      	ldr	r3, [r3, #8]
 801b054:	4618      	mov	r0, r3
 801b056:	f001 f8af 	bl	801c1b8 <xTaskPriorityInherit>
 801b05a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 801b05c:	f001 fc14 	bl	801c888 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801b060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b062:	3324      	adds	r3, #36	@ 0x24
 801b064:	683a      	ldr	r2, [r7, #0]
 801b066:	4611      	mov	r1, r2
 801b068:	4618      	mov	r0, r3
 801b06a:	f000 fe95 	bl	801bd98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801b06e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b070:	f000 f990 	bl	801b394 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801b074:	f000 fc8e 	bl	801b994 <xTaskResumeAll>
 801b078:	4603      	mov	r3, r0
 801b07a:	2b00      	cmp	r3, #0
 801b07c:	f47f af65 	bne.w	801af4a <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 801b080:	4b18      	ldr	r3, [pc, #96]	@ (801b0e4 <xQueueSemaphoreTake+0x22c>)
 801b082:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801b086:	601a      	str	r2, [r3, #0]
 801b088:	f3bf 8f4f 	dsb	sy
 801b08c:	f3bf 8f6f 	isb	sy
 801b090:	e75b      	b.n	801af4a <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801b092:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b094:	f000 f97e 	bl	801b394 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801b098:	f000 fc7c 	bl	801b994 <xTaskResumeAll>
 801b09c:	e755      	b.n	801af4a <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801b09e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b0a0:	f000 f978 	bl	801b394 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801b0a4:	f000 fc76 	bl	801b994 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801b0a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b0aa:	f000 f9c5 	bl	801b438 <prvIsQueueEmpty>
 801b0ae:	4603      	mov	r3, r0
 801b0b0:	2b00      	cmp	r3, #0
 801b0b2:	f43f af4a 	beq.w	801af4a <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801b0b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b0b8:	2b00      	cmp	r3, #0
 801b0ba:	d00d      	beq.n	801b0d8 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 801b0bc:	f001 fbae 	bl	801c81c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801b0c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b0c2:	f000 f8bf 	bl	801b244 <prvGetDisinheritPriorityAfterTimeout>
 801b0c6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801b0c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b0ca:	689b      	ldr	r3, [r3, #8]
 801b0cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b0ce:	4618      	mov	r0, r3
 801b0d0:	f001 f97e 	bl	801c3d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801b0d4:	f001 fbd8 	bl	801c888 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801b0d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801b0da:	4618      	mov	r0, r3
 801b0dc:	3738      	adds	r7, #56	@ 0x38
 801b0de:	46bd      	mov	sp, r7
 801b0e0:	bd80      	pop	{r7, pc}
 801b0e2:	bf00      	nop
 801b0e4:	e000ed04 	.word	0xe000ed04

0801b0e8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801b0e8:	b580      	push	{r7, lr}
 801b0ea:	b08e      	sub	sp, #56	@ 0x38
 801b0ec:	af00      	add	r7, sp, #0
 801b0ee:	60f8      	str	r0, [r7, #12]
 801b0f0:	60b9      	str	r1, [r7, #8]
 801b0f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801b0f4:	68fb      	ldr	r3, [r7, #12]
 801b0f6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801b0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b0fa:	2b00      	cmp	r3, #0
 801b0fc:	d10d      	bne.n	801b11a <xQueueReceiveFromISR+0x32>
	__asm volatile
 801b0fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b102:	b672      	cpsid	i
 801b104:	f383 8811 	msr	BASEPRI, r3
 801b108:	f3bf 8f6f 	isb	sy
 801b10c:	f3bf 8f4f 	dsb	sy
 801b110:	b662      	cpsie	i
 801b112:	623b      	str	r3, [r7, #32]
}
 801b114:	bf00      	nop
 801b116:	bf00      	nop
 801b118:	e7fd      	b.n	801b116 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801b11a:	68bb      	ldr	r3, [r7, #8]
 801b11c:	2b00      	cmp	r3, #0
 801b11e:	d103      	bne.n	801b128 <xQueueReceiveFromISR+0x40>
 801b120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b124:	2b00      	cmp	r3, #0
 801b126:	d101      	bne.n	801b12c <xQueueReceiveFromISR+0x44>
 801b128:	2301      	movs	r3, #1
 801b12a:	e000      	b.n	801b12e <xQueueReceiveFromISR+0x46>
 801b12c:	2300      	movs	r3, #0
 801b12e:	2b00      	cmp	r3, #0
 801b130:	d10d      	bne.n	801b14e <xQueueReceiveFromISR+0x66>
	__asm volatile
 801b132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b136:	b672      	cpsid	i
 801b138:	f383 8811 	msr	BASEPRI, r3
 801b13c:	f3bf 8f6f 	isb	sy
 801b140:	f3bf 8f4f 	dsb	sy
 801b144:	b662      	cpsie	i
 801b146:	61fb      	str	r3, [r7, #28]
}
 801b148:	bf00      	nop
 801b14a:	bf00      	nop
 801b14c:	e7fd      	b.n	801b14a <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801b14e:	f001 fc4d 	bl	801c9ec <vPortValidateInterruptPriority>
	__asm volatile
 801b152:	f3ef 8211 	mrs	r2, BASEPRI
 801b156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b15a:	b672      	cpsid	i
 801b15c:	f383 8811 	msr	BASEPRI, r3
 801b160:	f3bf 8f6f 	isb	sy
 801b164:	f3bf 8f4f 	dsb	sy
 801b168:	b662      	cpsie	i
 801b16a:	61ba      	str	r2, [r7, #24]
 801b16c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801b16e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801b170:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801b172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b176:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801b178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b17a:	2b00      	cmp	r3, #0
 801b17c:	d02f      	beq.n	801b1de <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801b17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b180:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801b184:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801b188:	68b9      	ldr	r1, [r7, #8]
 801b18a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801b18c:	f000 f8dc 	bl	801b348 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801b190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b192:	1e5a      	subs	r2, r3, #1
 801b194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b196:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801b198:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801b19c:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b1a0:	d112      	bne.n	801b1c8 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801b1a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b1a4:	691b      	ldr	r3, [r3, #16]
 801b1a6:	2b00      	cmp	r3, #0
 801b1a8:	d016      	beq.n	801b1d8 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801b1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b1ac:	3310      	adds	r3, #16
 801b1ae:	4618      	mov	r0, r3
 801b1b0:	f000 fe1a 	bl	801bde8 <xTaskRemoveFromEventList>
 801b1b4:	4603      	mov	r3, r0
 801b1b6:	2b00      	cmp	r3, #0
 801b1b8:	d00e      	beq.n	801b1d8 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801b1ba:	687b      	ldr	r3, [r7, #4]
 801b1bc:	2b00      	cmp	r3, #0
 801b1be:	d00b      	beq.n	801b1d8 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801b1c0:	687b      	ldr	r3, [r7, #4]
 801b1c2:	2201      	movs	r2, #1
 801b1c4:	601a      	str	r2, [r3, #0]
 801b1c6:	e007      	b.n	801b1d8 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801b1c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b1cc:	3301      	adds	r3, #1
 801b1ce:	b2db      	uxtb	r3, r3
 801b1d0:	b25a      	sxtb	r2, r3
 801b1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b1d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 801b1d8:	2301      	movs	r3, #1
 801b1da:	637b      	str	r3, [r7, #52]	@ 0x34
 801b1dc:	e001      	b.n	801b1e2 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 801b1de:	2300      	movs	r3, #0
 801b1e0:	637b      	str	r3, [r7, #52]	@ 0x34
 801b1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b1e4:	613b      	str	r3, [r7, #16]
	__asm volatile
 801b1e6:	693b      	ldr	r3, [r7, #16]
 801b1e8:	f383 8811 	msr	BASEPRI, r3
}
 801b1ec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801b1ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801b1f0:	4618      	mov	r0, r3
 801b1f2:	3738      	adds	r7, #56	@ 0x38
 801b1f4:	46bd      	mov	sp, r7
 801b1f6:	bd80      	pop	{r7, pc}

0801b1f8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801b1f8:	b580      	push	{r7, lr}
 801b1fa:	b084      	sub	sp, #16
 801b1fc:	af00      	add	r7, sp, #0
 801b1fe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 801b200:	687b      	ldr	r3, [r7, #4]
 801b202:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801b204:	68fb      	ldr	r3, [r7, #12]
 801b206:	2b00      	cmp	r3, #0
 801b208:	d10d      	bne.n	801b226 <vQueueDelete+0x2e>
	__asm volatile
 801b20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b20e:	b672      	cpsid	i
 801b210:	f383 8811 	msr	BASEPRI, r3
 801b214:	f3bf 8f6f 	isb	sy
 801b218:	f3bf 8f4f 	dsb	sy
 801b21c:	b662      	cpsie	i
 801b21e:	60bb      	str	r3, [r7, #8]
}
 801b220:	bf00      	nop
 801b222:	bf00      	nop
 801b224:	e7fd      	b.n	801b222 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 801b226:	68f8      	ldr	r0, [r7, #12]
 801b228:	f000 f934 	bl	801b494 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801b22c:	68fb      	ldr	r3, [r7, #12]
 801b22e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801b232:	2b00      	cmp	r3, #0
 801b234:	d102      	bne.n	801b23c <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 801b236:	68f8      	ldr	r0, [r7, #12]
 801b238:	f001 fcf0 	bl	801cc1c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801b23c:	bf00      	nop
 801b23e:	3710      	adds	r7, #16
 801b240:	46bd      	mov	sp, r7
 801b242:	bd80      	pop	{r7, pc}

0801b244 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801b244:	b480      	push	{r7}
 801b246:	b085      	sub	sp, #20
 801b248:	af00      	add	r7, sp, #0
 801b24a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801b24c:	687b      	ldr	r3, [r7, #4]
 801b24e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b250:	2b00      	cmp	r3, #0
 801b252:	d006      	beq.n	801b262 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801b254:	687b      	ldr	r3, [r7, #4]
 801b256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801b258:	681b      	ldr	r3, [r3, #0]
 801b25a:	f1c3 0307 	rsb	r3, r3, #7
 801b25e:	60fb      	str	r3, [r7, #12]
 801b260:	e001      	b.n	801b266 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801b262:	2300      	movs	r3, #0
 801b264:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801b266:	68fb      	ldr	r3, [r7, #12]
	}
 801b268:	4618      	mov	r0, r3
 801b26a:	3714      	adds	r7, #20
 801b26c:	46bd      	mov	sp, r7
 801b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b272:	4770      	bx	lr

0801b274 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801b274:	b580      	push	{r7, lr}
 801b276:	b086      	sub	sp, #24
 801b278:	af00      	add	r7, sp, #0
 801b27a:	60f8      	str	r0, [r7, #12]
 801b27c:	60b9      	str	r1, [r7, #8]
 801b27e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801b280:	2300      	movs	r3, #0
 801b282:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801b284:	68fb      	ldr	r3, [r7, #12]
 801b286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b288:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801b28a:	68fb      	ldr	r3, [r7, #12]
 801b28c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b28e:	2b00      	cmp	r3, #0
 801b290:	d10d      	bne.n	801b2ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801b292:	68fb      	ldr	r3, [r7, #12]
 801b294:	681b      	ldr	r3, [r3, #0]
 801b296:	2b00      	cmp	r3, #0
 801b298:	d14d      	bne.n	801b336 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801b29a:	68fb      	ldr	r3, [r7, #12]
 801b29c:	689b      	ldr	r3, [r3, #8]
 801b29e:	4618      	mov	r0, r3
 801b2a0:	f001 f80a 	bl	801c2b8 <xTaskPriorityDisinherit>
 801b2a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801b2a6:	68fb      	ldr	r3, [r7, #12]
 801b2a8:	2200      	movs	r2, #0
 801b2aa:	609a      	str	r2, [r3, #8]
 801b2ac:	e043      	b.n	801b336 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801b2ae:	687b      	ldr	r3, [r7, #4]
 801b2b0:	2b00      	cmp	r3, #0
 801b2b2:	d119      	bne.n	801b2e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801b2b4:	68fb      	ldr	r3, [r7, #12]
 801b2b6:	6858      	ldr	r0, [r3, #4]
 801b2b8:	68fb      	ldr	r3, [r7, #12]
 801b2ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b2bc:	461a      	mov	r2, r3
 801b2be:	68b9      	ldr	r1, [r7, #8]
 801b2c0:	f005 fc1b 	bl	8020afa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801b2c4:	68fb      	ldr	r3, [r7, #12]
 801b2c6:	685a      	ldr	r2, [r3, #4]
 801b2c8:	68fb      	ldr	r3, [r7, #12]
 801b2ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b2cc:	441a      	add	r2, r3
 801b2ce:	68fb      	ldr	r3, [r7, #12]
 801b2d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801b2d2:	68fb      	ldr	r3, [r7, #12]
 801b2d4:	685a      	ldr	r2, [r3, #4]
 801b2d6:	68fb      	ldr	r3, [r7, #12]
 801b2d8:	689b      	ldr	r3, [r3, #8]
 801b2da:	429a      	cmp	r2, r3
 801b2dc:	d32b      	bcc.n	801b336 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801b2de:	68fb      	ldr	r3, [r7, #12]
 801b2e0:	681a      	ldr	r2, [r3, #0]
 801b2e2:	68fb      	ldr	r3, [r7, #12]
 801b2e4:	605a      	str	r2, [r3, #4]
 801b2e6:	e026      	b.n	801b336 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801b2e8:	68fb      	ldr	r3, [r7, #12]
 801b2ea:	68d8      	ldr	r0, [r3, #12]
 801b2ec:	68fb      	ldr	r3, [r7, #12]
 801b2ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b2f0:	461a      	mov	r2, r3
 801b2f2:	68b9      	ldr	r1, [r7, #8]
 801b2f4:	f005 fc01 	bl	8020afa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801b2f8:	68fb      	ldr	r3, [r7, #12]
 801b2fa:	68da      	ldr	r2, [r3, #12]
 801b2fc:	68fb      	ldr	r3, [r7, #12]
 801b2fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b300:	425b      	negs	r3, r3
 801b302:	441a      	add	r2, r3
 801b304:	68fb      	ldr	r3, [r7, #12]
 801b306:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801b308:	68fb      	ldr	r3, [r7, #12]
 801b30a:	68da      	ldr	r2, [r3, #12]
 801b30c:	68fb      	ldr	r3, [r7, #12]
 801b30e:	681b      	ldr	r3, [r3, #0]
 801b310:	429a      	cmp	r2, r3
 801b312:	d207      	bcs.n	801b324 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801b314:	68fb      	ldr	r3, [r7, #12]
 801b316:	689a      	ldr	r2, [r3, #8]
 801b318:	68fb      	ldr	r3, [r7, #12]
 801b31a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b31c:	425b      	negs	r3, r3
 801b31e:	441a      	add	r2, r3
 801b320:	68fb      	ldr	r3, [r7, #12]
 801b322:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801b324:	687b      	ldr	r3, [r7, #4]
 801b326:	2b02      	cmp	r3, #2
 801b328:	d105      	bne.n	801b336 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801b32a:	693b      	ldr	r3, [r7, #16]
 801b32c:	2b00      	cmp	r3, #0
 801b32e:	d002      	beq.n	801b336 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801b330:	693b      	ldr	r3, [r7, #16]
 801b332:	3b01      	subs	r3, #1
 801b334:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801b336:	693b      	ldr	r3, [r7, #16]
 801b338:	1c5a      	adds	r2, r3, #1
 801b33a:	68fb      	ldr	r3, [r7, #12]
 801b33c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801b33e:	697b      	ldr	r3, [r7, #20]
}
 801b340:	4618      	mov	r0, r3
 801b342:	3718      	adds	r7, #24
 801b344:	46bd      	mov	sp, r7
 801b346:	bd80      	pop	{r7, pc}

0801b348 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801b348:	b580      	push	{r7, lr}
 801b34a:	b082      	sub	sp, #8
 801b34c:	af00      	add	r7, sp, #0
 801b34e:	6078      	str	r0, [r7, #4]
 801b350:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801b352:	687b      	ldr	r3, [r7, #4]
 801b354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b356:	2b00      	cmp	r3, #0
 801b358:	d018      	beq.n	801b38c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801b35a:	687b      	ldr	r3, [r7, #4]
 801b35c:	68da      	ldr	r2, [r3, #12]
 801b35e:	687b      	ldr	r3, [r7, #4]
 801b360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b362:	441a      	add	r2, r3
 801b364:	687b      	ldr	r3, [r7, #4]
 801b366:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801b368:	687b      	ldr	r3, [r7, #4]
 801b36a:	68da      	ldr	r2, [r3, #12]
 801b36c:	687b      	ldr	r3, [r7, #4]
 801b36e:	689b      	ldr	r3, [r3, #8]
 801b370:	429a      	cmp	r2, r3
 801b372:	d303      	bcc.n	801b37c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801b374:	687b      	ldr	r3, [r7, #4]
 801b376:	681a      	ldr	r2, [r3, #0]
 801b378:	687b      	ldr	r3, [r7, #4]
 801b37a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801b37c:	687b      	ldr	r3, [r7, #4]
 801b37e:	68d9      	ldr	r1, [r3, #12]
 801b380:	687b      	ldr	r3, [r7, #4]
 801b382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b384:	461a      	mov	r2, r3
 801b386:	6838      	ldr	r0, [r7, #0]
 801b388:	f005 fbb7 	bl	8020afa <memcpy>
	}
}
 801b38c:	bf00      	nop
 801b38e:	3708      	adds	r7, #8
 801b390:	46bd      	mov	sp, r7
 801b392:	bd80      	pop	{r7, pc}

0801b394 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801b394:	b580      	push	{r7, lr}
 801b396:	b084      	sub	sp, #16
 801b398:	af00      	add	r7, sp, #0
 801b39a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801b39c:	f001 fa3e 	bl	801c81c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801b3a0:	687b      	ldr	r3, [r7, #4]
 801b3a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801b3a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801b3a8:	e011      	b.n	801b3ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801b3aa:	687b      	ldr	r3, [r7, #4]
 801b3ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b3ae:	2b00      	cmp	r3, #0
 801b3b0:	d012      	beq.n	801b3d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801b3b2:	687b      	ldr	r3, [r7, #4]
 801b3b4:	3324      	adds	r3, #36	@ 0x24
 801b3b6:	4618      	mov	r0, r3
 801b3b8:	f000 fd16 	bl	801bde8 <xTaskRemoveFromEventList>
 801b3bc:	4603      	mov	r3, r0
 801b3be:	2b00      	cmp	r3, #0
 801b3c0:	d001      	beq.n	801b3c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801b3c2:	f000 fdf5 	bl	801bfb0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801b3c6:	7bfb      	ldrb	r3, [r7, #15]
 801b3c8:	3b01      	subs	r3, #1
 801b3ca:	b2db      	uxtb	r3, r3
 801b3cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801b3ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b3d2:	2b00      	cmp	r3, #0
 801b3d4:	dce9      	bgt.n	801b3aa <prvUnlockQueue+0x16>
 801b3d6:	e000      	b.n	801b3da <prvUnlockQueue+0x46>
					break;
 801b3d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801b3da:	687b      	ldr	r3, [r7, #4]
 801b3dc:	22ff      	movs	r2, #255	@ 0xff
 801b3de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801b3e2:	f001 fa51 	bl	801c888 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801b3e6:	f001 fa19 	bl	801c81c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801b3ea:	687b      	ldr	r3, [r7, #4]
 801b3ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801b3f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801b3f2:	e011      	b.n	801b418 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801b3f4:	687b      	ldr	r3, [r7, #4]
 801b3f6:	691b      	ldr	r3, [r3, #16]
 801b3f8:	2b00      	cmp	r3, #0
 801b3fa:	d012      	beq.n	801b422 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801b3fc:	687b      	ldr	r3, [r7, #4]
 801b3fe:	3310      	adds	r3, #16
 801b400:	4618      	mov	r0, r3
 801b402:	f000 fcf1 	bl	801bde8 <xTaskRemoveFromEventList>
 801b406:	4603      	mov	r3, r0
 801b408:	2b00      	cmp	r3, #0
 801b40a:	d001      	beq.n	801b410 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801b40c:	f000 fdd0 	bl	801bfb0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801b410:	7bbb      	ldrb	r3, [r7, #14]
 801b412:	3b01      	subs	r3, #1
 801b414:	b2db      	uxtb	r3, r3
 801b416:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801b418:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801b41c:	2b00      	cmp	r3, #0
 801b41e:	dce9      	bgt.n	801b3f4 <prvUnlockQueue+0x60>
 801b420:	e000      	b.n	801b424 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801b422:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801b424:	687b      	ldr	r3, [r7, #4]
 801b426:	22ff      	movs	r2, #255	@ 0xff
 801b428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801b42c:	f001 fa2c 	bl	801c888 <vPortExitCritical>
}
 801b430:	bf00      	nop
 801b432:	3710      	adds	r7, #16
 801b434:	46bd      	mov	sp, r7
 801b436:	bd80      	pop	{r7, pc}

0801b438 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801b438:	b580      	push	{r7, lr}
 801b43a:	b084      	sub	sp, #16
 801b43c:	af00      	add	r7, sp, #0
 801b43e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801b440:	f001 f9ec 	bl	801c81c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801b444:	687b      	ldr	r3, [r7, #4]
 801b446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801b448:	2b00      	cmp	r3, #0
 801b44a:	d102      	bne.n	801b452 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801b44c:	2301      	movs	r3, #1
 801b44e:	60fb      	str	r3, [r7, #12]
 801b450:	e001      	b.n	801b456 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801b452:	2300      	movs	r3, #0
 801b454:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801b456:	f001 fa17 	bl	801c888 <vPortExitCritical>

	return xReturn;
 801b45a:	68fb      	ldr	r3, [r7, #12]
}
 801b45c:	4618      	mov	r0, r3
 801b45e:	3710      	adds	r7, #16
 801b460:	46bd      	mov	sp, r7
 801b462:	bd80      	pop	{r7, pc}

0801b464 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801b464:	b580      	push	{r7, lr}
 801b466:	b084      	sub	sp, #16
 801b468:	af00      	add	r7, sp, #0
 801b46a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801b46c:	f001 f9d6 	bl	801c81c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801b470:	687b      	ldr	r3, [r7, #4]
 801b472:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801b474:	687b      	ldr	r3, [r7, #4]
 801b476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b478:	429a      	cmp	r2, r3
 801b47a:	d102      	bne.n	801b482 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801b47c:	2301      	movs	r3, #1
 801b47e:	60fb      	str	r3, [r7, #12]
 801b480:	e001      	b.n	801b486 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801b482:	2300      	movs	r3, #0
 801b484:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801b486:	f001 f9ff 	bl	801c888 <vPortExitCritical>

	return xReturn;
 801b48a:	68fb      	ldr	r3, [r7, #12]
}
 801b48c:	4618      	mov	r0, r3
 801b48e:	3710      	adds	r7, #16
 801b490:	46bd      	mov	sp, r7
 801b492:	bd80      	pop	{r7, pc}

0801b494 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 801b494:	b480      	push	{r7}
 801b496:	b085      	sub	sp, #20
 801b498:	af00      	add	r7, sp, #0
 801b49a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801b49c:	2300      	movs	r3, #0
 801b49e:	60fb      	str	r3, [r7, #12]
 801b4a0:	e016      	b.n	801b4d0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801b4a2:	4a10      	ldr	r2, [pc, #64]	@ (801b4e4 <vQueueUnregisterQueue+0x50>)
 801b4a4:	68fb      	ldr	r3, [r7, #12]
 801b4a6:	00db      	lsls	r3, r3, #3
 801b4a8:	4413      	add	r3, r2
 801b4aa:	685b      	ldr	r3, [r3, #4]
 801b4ac:	687a      	ldr	r2, [r7, #4]
 801b4ae:	429a      	cmp	r2, r3
 801b4b0:	d10b      	bne.n	801b4ca <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801b4b2:	4a0c      	ldr	r2, [pc, #48]	@ (801b4e4 <vQueueUnregisterQueue+0x50>)
 801b4b4:	68fb      	ldr	r3, [r7, #12]
 801b4b6:	2100      	movs	r1, #0
 801b4b8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801b4bc:	4a09      	ldr	r2, [pc, #36]	@ (801b4e4 <vQueueUnregisterQueue+0x50>)
 801b4be:	68fb      	ldr	r3, [r7, #12]
 801b4c0:	00db      	lsls	r3, r3, #3
 801b4c2:	4413      	add	r3, r2
 801b4c4:	2200      	movs	r2, #0
 801b4c6:	605a      	str	r2, [r3, #4]
				break;
 801b4c8:	e006      	b.n	801b4d8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801b4ca:	68fb      	ldr	r3, [r7, #12]
 801b4cc:	3301      	adds	r3, #1
 801b4ce:	60fb      	str	r3, [r7, #12]
 801b4d0:	68fb      	ldr	r3, [r7, #12]
 801b4d2:	2b07      	cmp	r3, #7
 801b4d4:	d9e5      	bls.n	801b4a2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801b4d6:	bf00      	nop
 801b4d8:	bf00      	nop
 801b4da:	3714      	adds	r7, #20
 801b4dc:	46bd      	mov	sp, r7
 801b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b4e2:	4770      	bx	lr
 801b4e4:	2000f998 	.word	0x2000f998

0801b4e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801b4e8:	b580      	push	{r7, lr}
 801b4ea:	b08e      	sub	sp, #56	@ 0x38
 801b4ec:	af04      	add	r7, sp, #16
 801b4ee:	60f8      	str	r0, [r7, #12]
 801b4f0:	60b9      	str	r1, [r7, #8]
 801b4f2:	607a      	str	r2, [r7, #4]
 801b4f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801b4f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b4f8:	2b00      	cmp	r3, #0
 801b4fa:	d10d      	bne.n	801b518 <xTaskCreateStatic+0x30>
	__asm volatile
 801b4fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b500:	b672      	cpsid	i
 801b502:	f383 8811 	msr	BASEPRI, r3
 801b506:	f3bf 8f6f 	isb	sy
 801b50a:	f3bf 8f4f 	dsb	sy
 801b50e:	b662      	cpsie	i
 801b510:	623b      	str	r3, [r7, #32]
}
 801b512:	bf00      	nop
 801b514:	bf00      	nop
 801b516:	e7fd      	b.n	801b514 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 801b518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b51a:	2b00      	cmp	r3, #0
 801b51c:	d10d      	bne.n	801b53a <xTaskCreateStatic+0x52>
	__asm volatile
 801b51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b522:	b672      	cpsid	i
 801b524:	f383 8811 	msr	BASEPRI, r3
 801b528:	f3bf 8f6f 	isb	sy
 801b52c:	f3bf 8f4f 	dsb	sy
 801b530:	b662      	cpsie	i
 801b532:	61fb      	str	r3, [r7, #28]
}
 801b534:	bf00      	nop
 801b536:	bf00      	nop
 801b538:	e7fd      	b.n	801b536 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801b53a:	2358      	movs	r3, #88	@ 0x58
 801b53c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801b53e:	693b      	ldr	r3, [r7, #16]
 801b540:	2b58      	cmp	r3, #88	@ 0x58
 801b542:	d00d      	beq.n	801b560 <xTaskCreateStatic+0x78>
	__asm volatile
 801b544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b548:	b672      	cpsid	i
 801b54a:	f383 8811 	msr	BASEPRI, r3
 801b54e:	f3bf 8f6f 	isb	sy
 801b552:	f3bf 8f4f 	dsb	sy
 801b556:	b662      	cpsie	i
 801b558:	61bb      	str	r3, [r7, #24]
}
 801b55a:	bf00      	nop
 801b55c:	bf00      	nop
 801b55e:	e7fd      	b.n	801b55c <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801b560:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801b562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b564:	2b00      	cmp	r3, #0
 801b566:	d01e      	beq.n	801b5a6 <xTaskCreateStatic+0xbe>
 801b568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b56a:	2b00      	cmp	r3, #0
 801b56c:	d01b      	beq.n	801b5a6 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801b56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801b570:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801b572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801b576:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801b578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b57a:	2202      	movs	r2, #2
 801b57c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801b580:	2300      	movs	r3, #0
 801b582:	9303      	str	r3, [sp, #12]
 801b584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b586:	9302      	str	r3, [sp, #8]
 801b588:	f107 0314 	add.w	r3, r7, #20
 801b58c:	9301      	str	r3, [sp, #4]
 801b58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b590:	9300      	str	r3, [sp, #0]
 801b592:	683b      	ldr	r3, [r7, #0]
 801b594:	687a      	ldr	r2, [r7, #4]
 801b596:	68b9      	ldr	r1, [r7, #8]
 801b598:	68f8      	ldr	r0, [r7, #12]
 801b59a:	f000 f850 	bl	801b63e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801b59e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b5a0:	f000 f8e2 	bl	801b768 <prvAddNewTaskToReadyList>
 801b5a4:	e001      	b.n	801b5aa <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801b5a6:	2300      	movs	r3, #0
 801b5a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801b5aa:	697b      	ldr	r3, [r7, #20]
	}
 801b5ac:	4618      	mov	r0, r3
 801b5ae:	3728      	adds	r7, #40	@ 0x28
 801b5b0:	46bd      	mov	sp, r7
 801b5b2:	bd80      	pop	{r7, pc}

0801b5b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801b5b4:	b580      	push	{r7, lr}
 801b5b6:	b08c      	sub	sp, #48	@ 0x30
 801b5b8:	af04      	add	r7, sp, #16
 801b5ba:	60f8      	str	r0, [r7, #12]
 801b5bc:	60b9      	str	r1, [r7, #8]
 801b5be:	603b      	str	r3, [r7, #0]
 801b5c0:	4613      	mov	r3, r2
 801b5c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801b5c4:	88fb      	ldrh	r3, [r7, #6]
 801b5c6:	009b      	lsls	r3, r3, #2
 801b5c8:	4618      	mov	r0, r3
 801b5ca:	f001 fa55 	bl	801ca78 <pvPortMalloc>
 801b5ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801b5d0:	697b      	ldr	r3, [r7, #20]
 801b5d2:	2b00      	cmp	r3, #0
 801b5d4:	d00e      	beq.n	801b5f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801b5d6:	2058      	movs	r0, #88	@ 0x58
 801b5d8:	f001 fa4e 	bl	801ca78 <pvPortMalloc>
 801b5dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801b5de:	69fb      	ldr	r3, [r7, #28]
 801b5e0:	2b00      	cmp	r3, #0
 801b5e2:	d003      	beq.n	801b5ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801b5e4:	69fb      	ldr	r3, [r7, #28]
 801b5e6:	697a      	ldr	r2, [r7, #20]
 801b5e8:	631a      	str	r2, [r3, #48]	@ 0x30
 801b5ea:	e005      	b.n	801b5f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801b5ec:	6978      	ldr	r0, [r7, #20]
 801b5ee:	f001 fb15 	bl	801cc1c <vPortFree>
 801b5f2:	e001      	b.n	801b5f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801b5f4:	2300      	movs	r3, #0
 801b5f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801b5f8:	69fb      	ldr	r3, [r7, #28]
 801b5fa:	2b00      	cmp	r3, #0
 801b5fc:	d017      	beq.n	801b62e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801b5fe:	69fb      	ldr	r3, [r7, #28]
 801b600:	2200      	movs	r2, #0
 801b602:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801b606:	88fa      	ldrh	r2, [r7, #6]
 801b608:	2300      	movs	r3, #0
 801b60a:	9303      	str	r3, [sp, #12]
 801b60c:	69fb      	ldr	r3, [r7, #28]
 801b60e:	9302      	str	r3, [sp, #8]
 801b610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b612:	9301      	str	r3, [sp, #4]
 801b614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b616:	9300      	str	r3, [sp, #0]
 801b618:	683b      	ldr	r3, [r7, #0]
 801b61a:	68b9      	ldr	r1, [r7, #8]
 801b61c:	68f8      	ldr	r0, [r7, #12]
 801b61e:	f000 f80e 	bl	801b63e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801b622:	69f8      	ldr	r0, [r7, #28]
 801b624:	f000 f8a0 	bl	801b768 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801b628:	2301      	movs	r3, #1
 801b62a:	61bb      	str	r3, [r7, #24]
 801b62c:	e002      	b.n	801b634 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801b62e:	f04f 33ff 	mov.w	r3, #4294967295
 801b632:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801b634:	69bb      	ldr	r3, [r7, #24]
	}
 801b636:	4618      	mov	r0, r3
 801b638:	3720      	adds	r7, #32
 801b63a:	46bd      	mov	sp, r7
 801b63c:	bd80      	pop	{r7, pc}

0801b63e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801b63e:	b580      	push	{r7, lr}
 801b640:	b088      	sub	sp, #32
 801b642:	af00      	add	r7, sp, #0
 801b644:	60f8      	str	r0, [r7, #12]
 801b646:	60b9      	str	r1, [r7, #8]
 801b648:	607a      	str	r2, [r7, #4]
 801b64a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801b64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b64e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 801b650:	687b      	ldr	r3, [r7, #4]
 801b652:	009b      	lsls	r3, r3, #2
 801b654:	461a      	mov	r2, r3
 801b656:	21a5      	movs	r1, #165	@ 0xa5
 801b658:	f005 f968 	bl	802092c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801b65c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b65e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801b660:	6879      	ldr	r1, [r7, #4]
 801b662:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801b666:	440b      	add	r3, r1
 801b668:	009b      	lsls	r3, r3, #2
 801b66a:	4413      	add	r3, r2
 801b66c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801b66e:	69bb      	ldr	r3, [r7, #24]
 801b670:	f023 0307 	bic.w	r3, r3, #7
 801b674:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 801b676:	69bb      	ldr	r3, [r7, #24]
 801b678:	f003 0307 	and.w	r3, r3, #7
 801b67c:	2b00      	cmp	r3, #0
 801b67e:	d00d      	beq.n	801b69c <prvInitialiseNewTask+0x5e>
	__asm volatile
 801b680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b684:	b672      	cpsid	i
 801b686:	f383 8811 	msr	BASEPRI, r3
 801b68a:	f3bf 8f6f 	isb	sy
 801b68e:	f3bf 8f4f 	dsb	sy
 801b692:	b662      	cpsie	i
 801b694:	617b      	str	r3, [r7, #20]
}
 801b696:	bf00      	nop
 801b698:	bf00      	nop
 801b69a:	e7fd      	b.n	801b698 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801b69c:	68bb      	ldr	r3, [r7, #8]
 801b69e:	2b00      	cmp	r3, #0
 801b6a0:	d01f      	beq.n	801b6e2 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801b6a2:	2300      	movs	r3, #0
 801b6a4:	61fb      	str	r3, [r7, #28]
 801b6a6:	e012      	b.n	801b6ce <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801b6a8:	68ba      	ldr	r2, [r7, #8]
 801b6aa:	69fb      	ldr	r3, [r7, #28]
 801b6ac:	4413      	add	r3, r2
 801b6ae:	7819      	ldrb	r1, [r3, #0]
 801b6b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b6b2:	69fb      	ldr	r3, [r7, #28]
 801b6b4:	4413      	add	r3, r2
 801b6b6:	3334      	adds	r3, #52	@ 0x34
 801b6b8:	460a      	mov	r2, r1
 801b6ba:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801b6bc:	68ba      	ldr	r2, [r7, #8]
 801b6be:	69fb      	ldr	r3, [r7, #28]
 801b6c0:	4413      	add	r3, r2
 801b6c2:	781b      	ldrb	r3, [r3, #0]
 801b6c4:	2b00      	cmp	r3, #0
 801b6c6:	d006      	beq.n	801b6d6 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801b6c8:	69fb      	ldr	r3, [r7, #28]
 801b6ca:	3301      	adds	r3, #1
 801b6cc:	61fb      	str	r3, [r7, #28]
 801b6ce:	69fb      	ldr	r3, [r7, #28]
 801b6d0:	2b0f      	cmp	r3, #15
 801b6d2:	d9e9      	bls.n	801b6a8 <prvInitialiseNewTask+0x6a>
 801b6d4:	e000      	b.n	801b6d8 <prvInitialiseNewTask+0x9a>
			{
				break;
 801b6d6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801b6d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6da:	2200      	movs	r2, #0
 801b6dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801b6e0:	e003      	b.n	801b6ea <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801b6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6e4:	2200      	movs	r2, #0
 801b6e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 801b6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b6ec:	2b06      	cmp	r3, #6
 801b6ee:	d901      	bls.n	801b6f4 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801b6f0:	2306      	movs	r3, #6
 801b6f2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801b6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b6f8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801b6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b6fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b6fe:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801b700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b702:	2200      	movs	r2, #0
 801b704:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801b706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b708:	3304      	adds	r3, #4
 801b70a:	4618      	mov	r0, r3
 801b70c:	f7fe fe46 	bl	801a39c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801b710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b712:	3318      	adds	r3, #24
 801b714:	4618      	mov	r0, r3
 801b716:	f7fe fe41 	bl	801a39c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801b71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b71c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b71e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801b720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b722:	f1c3 0207 	rsb	r2, r3, #7
 801b726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b728:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801b72a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b72c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b72e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 801b730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b732:	2200      	movs	r2, #0
 801b734:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801b736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b738:	2200      	movs	r2, #0
 801b73a:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801b73c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b73e:	2200      	movs	r2, #0
 801b740:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801b744:	683a      	ldr	r2, [r7, #0]
 801b746:	68f9      	ldr	r1, [r7, #12]
 801b748:	69b8      	ldr	r0, [r7, #24]
 801b74a:	f000 ff5b 	bl	801c604 <pxPortInitialiseStack>
 801b74e:	4602      	mov	r2, r0
 801b750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b752:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801b754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b756:	2b00      	cmp	r3, #0
 801b758:	d002      	beq.n	801b760 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801b75a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b75c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b75e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801b760:	bf00      	nop
 801b762:	3720      	adds	r7, #32
 801b764:	46bd      	mov	sp, r7
 801b766:	bd80      	pop	{r7, pc}

0801b768 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801b768:	b580      	push	{r7, lr}
 801b76a:	b082      	sub	sp, #8
 801b76c:	af00      	add	r7, sp, #0
 801b76e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801b770:	f001 f854 	bl	801c81c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801b774:	4b2a      	ldr	r3, [pc, #168]	@ (801b820 <prvAddNewTaskToReadyList+0xb8>)
 801b776:	681b      	ldr	r3, [r3, #0]
 801b778:	3301      	adds	r3, #1
 801b77a:	4a29      	ldr	r2, [pc, #164]	@ (801b820 <prvAddNewTaskToReadyList+0xb8>)
 801b77c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801b77e:	4b29      	ldr	r3, [pc, #164]	@ (801b824 <prvAddNewTaskToReadyList+0xbc>)
 801b780:	681b      	ldr	r3, [r3, #0]
 801b782:	2b00      	cmp	r3, #0
 801b784:	d109      	bne.n	801b79a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801b786:	4a27      	ldr	r2, [pc, #156]	@ (801b824 <prvAddNewTaskToReadyList+0xbc>)
 801b788:	687b      	ldr	r3, [r7, #4]
 801b78a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801b78c:	4b24      	ldr	r3, [pc, #144]	@ (801b820 <prvAddNewTaskToReadyList+0xb8>)
 801b78e:	681b      	ldr	r3, [r3, #0]
 801b790:	2b01      	cmp	r3, #1
 801b792:	d110      	bne.n	801b7b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801b794:	f000 fc32 	bl	801bffc <prvInitialiseTaskLists>
 801b798:	e00d      	b.n	801b7b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801b79a:	4b23      	ldr	r3, [pc, #140]	@ (801b828 <prvAddNewTaskToReadyList+0xc0>)
 801b79c:	681b      	ldr	r3, [r3, #0]
 801b79e:	2b00      	cmp	r3, #0
 801b7a0:	d109      	bne.n	801b7b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801b7a2:	4b20      	ldr	r3, [pc, #128]	@ (801b824 <prvAddNewTaskToReadyList+0xbc>)
 801b7a4:	681b      	ldr	r3, [r3, #0]
 801b7a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801b7a8:	687b      	ldr	r3, [r7, #4]
 801b7aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b7ac:	429a      	cmp	r2, r3
 801b7ae:	d802      	bhi.n	801b7b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 801b7b0:	4a1c      	ldr	r2, [pc, #112]	@ (801b824 <prvAddNewTaskToReadyList+0xbc>)
 801b7b2:	687b      	ldr	r3, [r7, #4]
 801b7b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801b7b6:	4b1d      	ldr	r3, [pc, #116]	@ (801b82c <prvAddNewTaskToReadyList+0xc4>)
 801b7b8:	681b      	ldr	r3, [r3, #0]
 801b7ba:	3301      	adds	r3, #1
 801b7bc:	4a1b      	ldr	r2, [pc, #108]	@ (801b82c <prvAddNewTaskToReadyList+0xc4>)
 801b7be:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801b7c0:	687b      	ldr	r3, [r7, #4]
 801b7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b7c4:	2201      	movs	r2, #1
 801b7c6:	409a      	lsls	r2, r3
 801b7c8:	4b19      	ldr	r3, [pc, #100]	@ (801b830 <prvAddNewTaskToReadyList+0xc8>)
 801b7ca:	681b      	ldr	r3, [r3, #0]
 801b7cc:	4313      	orrs	r3, r2
 801b7ce:	4a18      	ldr	r2, [pc, #96]	@ (801b830 <prvAddNewTaskToReadyList+0xc8>)
 801b7d0:	6013      	str	r3, [r2, #0]
 801b7d2:	687b      	ldr	r3, [r7, #4]
 801b7d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801b7d6:	4613      	mov	r3, r2
 801b7d8:	009b      	lsls	r3, r3, #2
 801b7da:	4413      	add	r3, r2
 801b7dc:	009b      	lsls	r3, r3, #2
 801b7de:	4a15      	ldr	r2, [pc, #84]	@ (801b834 <prvAddNewTaskToReadyList+0xcc>)
 801b7e0:	441a      	add	r2, r3
 801b7e2:	687b      	ldr	r3, [r7, #4]
 801b7e4:	3304      	adds	r3, #4
 801b7e6:	4619      	mov	r1, r3
 801b7e8:	4610      	mov	r0, r2
 801b7ea:	f7fe fde4 	bl	801a3b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801b7ee:	f001 f84b 	bl	801c888 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801b7f2:	4b0d      	ldr	r3, [pc, #52]	@ (801b828 <prvAddNewTaskToReadyList+0xc0>)
 801b7f4:	681b      	ldr	r3, [r3, #0]
 801b7f6:	2b00      	cmp	r3, #0
 801b7f8:	d00e      	beq.n	801b818 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801b7fa:	4b0a      	ldr	r3, [pc, #40]	@ (801b824 <prvAddNewTaskToReadyList+0xbc>)
 801b7fc:	681b      	ldr	r3, [r3, #0]
 801b7fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801b800:	687b      	ldr	r3, [r7, #4]
 801b802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b804:	429a      	cmp	r2, r3
 801b806:	d207      	bcs.n	801b818 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801b808:	4b0b      	ldr	r3, [pc, #44]	@ (801b838 <prvAddNewTaskToReadyList+0xd0>)
 801b80a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801b80e:	601a      	str	r2, [r3, #0]
 801b810:	f3bf 8f4f 	dsb	sy
 801b814:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801b818:	bf00      	nop
 801b81a:	3708      	adds	r7, #8
 801b81c:	46bd      	mov	sp, r7
 801b81e:	bd80      	pop	{r7, pc}
 801b820:	2000fad8 	.word	0x2000fad8
 801b824:	2000f9d8 	.word	0x2000f9d8
 801b828:	2000fae4 	.word	0x2000fae4
 801b82c:	2000faf4 	.word	0x2000faf4
 801b830:	2000fae0 	.word	0x2000fae0
 801b834:	2000f9dc 	.word	0x2000f9dc
 801b838:	e000ed04 	.word	0xe000ed04

0801b83c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 801b83c:	b580      	push	{r7, lr}
 801b83e:	b084      	sub	sp, #16
 801b840:	af00      	add	r7, sp, #0
 801b842:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801b844:	2300      	movs	r3, #0
 801b846:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801b848:	687b      	ldr	r3, [r7, #4]
 801b84a:	2b00      	cmp	r3, #0
 801b84c:	d01a      	beq.n	801b884 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801b84e:	4b15      	ldr	r3, [pc, #84]	@ (801b8a4 <vTaskDelay+0x68>)
 801b850:	681b      	ldr	r3, [r3, #0]
 801b852:	2b00      	cmp	r3, #0
 801b854:	d00d      	beq.n	801b872 <vTaskDelay+0x36>
	__asm volatile
 801b856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b85a:	b672      	cpsid	i
 801b85c:	f383 8811 	msr	BASEPRI, r3
 801b860:	f3bf 8f6f 	isb	sy
 801b864:	f3bf 8f4f 	dsb	sy
 801b868:	b662      	cpsie	i
 801b86a:	60bb      	str	r3, [r7, #8]
}
 801b86c:	bf00      	nop
 801b86e:	bf00      	nop
 801b870:	e7fd      	b.n	801b86e <vTaskDelay+0x32>
			vTaskSuspendAll();
 801b872:	f000 f881 	bl	801b978 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801b876:	2100      	movs	r1, #0
 801b878:	6878      	ldr	r0, [r7, #4]
 801b87a:	f000 fe5d 	bl	801c538 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801b87e:	f000 f889 	bl	801b994 <xTaskResumeAll>
 801b882:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801b884:	68fb      	ldr	r3, [r7, #12]
 801b886:	2b00      	cmp	r3, #0
 801b888:	d107      	bne.n	801b89a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 801b88a:	4b07      	ldr	r3, [pc, #28]	@ (801b8a8 <vTaskDelay+0x6c>)
 801b88c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801b890:	601a      	str	r2, [r3, #0]
 801b892:	f3bf 8f4f 	dsb	sy
 801b896:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801b89a:	bf00      	nop
 801b89c:	3710      	adds	r7, #16
 801b89e:	46bd      	mov	sp, r7
 801b8a0:	bd80      	pop	{r7, pc}
 801b8a2:	bf00      	nop
 801b8a4:	2000fb00 	.word	0x2000fb00
 801b8a8:	e000ed04 	.word	0xe000ed04

0801b8ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801b8ac:	b580      	push	{r7, lr}
 801b8ae:	b08a      	sub	sp, #40	@ 0x28
 801b8b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801b8b2:	2300      	movs	r3, #0
 801b8b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801b8b6:	2300      	movs	r3, #0
 801b8b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801b8ba:	463a      	mov	r2, r7
 801b8bc:	1d39      	adds	r1, r7, #4
 801b8be:	f107 0308 	add.w	r3, r7, #8
 801b8c2:	4618      	mov	r0, r3
 801b8c4:	f7e5 f82a 	bl	800091c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801b8c8:	6839      	ldr	r1, [r7, #0]
 801b8ca:	687b      	ldr	r3, [r7, #4]
 801b8cc:	68ba      	ldr	r2, [r7, #8]
 801b8ce:	9202      	str	r2, [sp, #8]
 801b8d0:	9301      	str	r3, [sp, #4]
 801b8d2:	2300      	movs	r3, #0
 801b8d4:	9300      	str	r3, [sp, #0]
 801b8d6:	2300      	movs	r3, #0
 801b8d8:	460a      	mov	r2, r1
 801b8da:	4921      	ldr	r1, [pc, #132]	@ (801b960 <vTaskStartScheduler+0xb4>)
 801b8dc:	4821      	ldr	r0, [pc, #132]	@ (801b964 <vTaskStartScheduler+0xb8>)
 801b8de:	f7ff fe03 	bl	801b4e8 <xTaskCreateStatic>
 801b8e2:	4603      	mov	r3, r0
 801b8e4:	4a20      	ldr	r2, [pc, #128]	@ (801b968 <vTaskStartScheduler+0xbc>)
 801b8e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801b8e8:	4b1f      	ldr	r3, [pc, #124]	@ (801b968 <vTaskStartScheduler+0xbc>)
 801b8ea:	681b      	ldr	r3, [r3, #0]
 801b8ec:	2b00      	cmp	r3, #0
 801b8ee:	d002      	beq.n	801b8f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801b8f0:	2301      	movs	r3, #1
 801b8f2:	617b      	str	r3, [r7, #20]
 801b8f4:	e001      	b.n	801b8fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801b8f6:	2300      	movs	r3, #0
 801b8f8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801b8fa:	697b      	ldr	r3, [r7, #20]
 801b8fc:	2b01      	cmp	r3, #1
 801b8fe:	d118      	bne.n	801b932 <vTaskStartScheduler+0x86>
	__asm volatile
 801b900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b904:	b672      	cpsid	i
 801b906:	f383 8811 	msr	BASEPRI, r3
 801b90a:	f3bf 8f6f 	isb	sy
 801b90e:	f3bf 8f4f 	dsb	sy
 801b912:	b662      	cpsie	i
 801b914:	613b      	str	r3, [r7, #16]
}
 801b916:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801b918:	4b14      	ldr	r3, [pc, #80]	@ (801b96c <vTaskStartScheduler+0xc0>)
 801b91a:	f04f 32ff 	mov.w	r2, #4294967295
 801b91e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 801b920:	4b13      	ldr	r3, [pc, #76]	@ (801b970 <vTaskStartScheduler+0xc4>)
 801b922:	2201      	movs	r2, #1
 801b924:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801b926:	4b13      	ldr	r3, [pc, #76]	@ (801b974 <vTaskStartScheduler+0xc8>)
 801b928:	2200      	movs	r2, #0
 801b92a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801b92c:	f000 fef8 	bl	801c720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801b930:	e011      	b.n	801b956 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 801b932:	697b      	ldr	r3, [r7, #20]
 801b934:	f1b3 3fff 	cmp.w	r3, #4294967295
 801b938:	d10d      	bne.n	801b956 <vTaskStartScheduler+0xaa>
	__asm volatile
 801b93a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b93e:	b672      	cpsid	i
 801b940:	f383 8811 	msr	BASEPRI, r3
 801b944:	f3bf 8f6f 	isb	sy
 801b948:	f3bf 8f4f 	dsb	sy
 801b94c:	b662      	cpsie	i
 801b94e:	60fb      	str	r3, [r7, #12]
}
 801b950:	bf00      	nop
 801b952:	bf00      	nop
 801b954:	e7fd      	b.n	801b952 <vTaskStartScheduler+0xa6>
}
 801b956:	bf00      	nop
 801b958:	3718      	adds	r7, #24
 801b95a:	46bd      	mov	sp, r7
 801b95c:	bd80      	pop	{r7, pc}
 801b95e:	bf00      	nop
 801b960:	08023324 	.word	0x08023324
 801b964:	0801bfc9 	.word	0x0801bfc9
 801b968:	2000fafc 	.word	0x2000fafc
 801b96c:	2000faf8 	.word	0x2000faf8
 801b970:	2000fae4 	.word	0x2000fae4
 801b974:	2000fadc 	.word	0x2000fadc

0801b978 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801b978:	b480      	push	{r7}
 801b97a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 801b97c:	4b04      	ldr	r3, [pc, #16]	@ (801b990 <vTaskSuspendAll+0x18>)
 801b97e:	681b      	ldr	r3, [r3, #0]
 801b980:	3301      	adds	r3, #1
 801b982:	4a03      	ldr	r2, [pc, #12]	@ (801b990 <vTaskSuspendAll+0x18>)
 801b984:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801b986:	bf00      	nop
 801b988:	46bd      	mov	sp, r7
 801b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b98e:	4770      	bx	lr
 801b990:	2000fb00 	.word	0x2000fb00

0801b994 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801b994:	b580      	push	{r7, lr}
 801b996:	b084      	sub	sp, #16
 801b998:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801b99a:	2300      	movs	r3, #0
 801b99c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801b99e:	2300      	movs	r3, #0
 801b9a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801b9a2:	4b43      	ldr	r3, [pc, #268]	@ (801bab0 <xTaskResumeAll+0x11c>)
 801b9a4:	681b      	ldr	r3, [r3, #0]
 801b9a6:	2b00      	cmp	r3, #0
 801b9a8:	d10d      	bne.n	801b9c6 <xTaskResumeAll+0x32>
	__asm volatile
 801b9aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801b9ae:	b672      	cpsid	i
 801b9b0:	f383 8811 	msr	BASEPRI, r3
 801b9b4:	f3bf 8f6f 	isb	sy
 801b9b8:	f3bf 8f4f 	dsb	sy
 801b9bc:	b662      	cpsie	i
 801b9be:	603b      	str	r3, [r7, #0]
}
 801b9c0:	bf00      	nop
 801b9c2:	bf00      	nop
 801b9c4:	e7fd      	b.n	801b9c2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801b9c6:	f000 ff29 	bl	801c81c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801b9ca:	4b39      	ldr	r3, [pc, #228]	@ (801bab0 <xTaskResumeAll+0x11c>)
 801b9cc:	681b      	ldr	r3, [r3, #0]
 801b9ce:	3b01      	subs	r3, #1
 801b9d0:	4a37      	ldr	r2, [pc, #220]	@ (801bab0 <xTaskResumeAll+0x11c>)
 801b9d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801b9d4:	4b36      	ldr	r3, [pc, #216]	@ (801bab0 <xTaskResumeAll+0x11c>)
 801b9d6:	681b      	ldr	r3, [r3, #0]
 801b9d8:	2b00      	cmp	r3, #0
 801b9da:	d161      	bne.n	801baa0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801b9dc:	4b35      	ldr	r3, [pc, #212]	@ (801bab4 <xTaskResumeAll+0x120>)
 801b9de:	681b      	ldr	r3, [r3, #0]
 801b9e0:	2b00      	cmp	r3, #0
 801b9e2:	d05d      	beq.n	801baa0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801b9e4:	e02e      	b.n	801ba44 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801b9e6:	4b34      	ldr	r3, [pc, #208]	@ (801bab8 <xTaskResumeAll+0x124>)
 801b9e8:	68db      	ldr	r3, [r3, #12]
 801b9ea:	68db      	ldr	r3, [r3, #12]
 801b9ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801b9ee:	68fb      	ldr	r3, [r7, #12]
 801b9f0:	3318      	adds	r3, #24
 801b9f2:	4618      	mov	r0, r3
 801b9f4:	f7fe fd3c 	bl	801a470 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801b9f8:	68fb      	ldr	r3, [r7, #12]
 801b9fa:	3304      	adds	r3, #4
 801b9fc:	4618      	mov	r0, r3
 801b9fe:	f7fe fd37 	bl	801a470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801ba02:	68fb      	ldr	r3, [r7, #12]
 801ba04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ba06:	2201      	movs	r2, #1
 801ba08:	409a      	lsls	r2, r3
 801ba0a:	4b2c      	ldr	r3, [pc, #176]	@ (801babc <xTaskResumeAll+0x128>)
 801ba0c:	681b      	ldr	r3, [r3, #0]
 801ba0e:	4313      	orrs	r3, r2
 801ba10:	4a2a      	ldr	r2, [pc, #168]	@ (801babc <xTaskResumeAll+0x128>)
 801ba12:	6013      	str	r3, [r2, #0]
 801ba14:	68fb      	ldr	r3, [r7, #12]
 801ba16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801ba18:	4613      	mov	r3, r2
 801ba1a:	009b      	lsls	r3, r3, #2
 801ba1c:	4413      	add	r3, r2
 801ba1e:	009b      	lsls	r3, r3, #2
 801ba20:	4a27      	ldr	r2, [pc, #156]	@ (801bac0 <xTaskResumeAll+0x12c>)
 801ba22:	441a      	add	r2, r3
 801ba24:	68fb      	ldr	r3, [r7, #12]
 801ba26:	3304      	adds	r3, #4
 801ba28:	4619      	mov	r1, r3
 801ba2a:	4610      	mov	r0, r2
 801ba2c:	f7fe fcc3 	bl	801a3b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801ba30:	68fb      	ldr	r3, [r7, #12]
 801ba32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801ba34:	4b23      	ldr	r3, [pc, #140]	@ (801bac4 <xTaskResumeAll+0x130>)
 801ba36:	681b      	ldr	r3, [r3, #0]
 801ba38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ba3a:	429a      	cmp	r2, r3
 801ba3c:	d302      	bcc.n	801ba44 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 801ba3e:	4b22      	ldr	r3, [pc, #136]	@ (801bac8 <xTaskResumeAll+0x134>)
 801ba40:	2201      	movs	r2, #1
 801ba42:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801ba44:	4b1c      	ldr	r3, [pc, #112]	@ (801bab8 <xTaskResumeAll+0x124>)
 801ba46:	681b      	ldr	r3, [r3, #0]
 801ba48:	2b00      	cmp	r3, #0
 801ba4a:	d1cc      	bne.n	801b9e6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801ba4c:	68fb      	ldr	r3, [r7, #12]
 801ba4e:	2b00      	cmp	r3, #0
 801ba50:	d001      	beq.n	801ba56 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801ba52:	f000 fb73 	bl	801c13c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801ba56:	4b1d      	ldr	r3, [pc, #116]	@ (801bacc <xTaskResumeAll+0x138>)
 801ba58:	681b      	ldr	r3, [r3, #0]
 801ba5a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801ba5c:	687b      	ldr	r3, [r7, #4]
 801ba5e:	2b00      	cmp	r3, #0
 801ba60:	d010      	beq.n	801ba84 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801ba62:	f000 f859 	bl	801bb18 <xTaskIncrementTick>
 801ba66:	4603      	mov	r3, r0
 801ba68:	2b00      	cmp	r3, #0
 801ba6a:	d002      	beq.n	801ba72 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 801ba6c:	4b16      	ldr	r3, [pc, #88]	@ (801bac8 <xTaskResumeAll+0x134>)
 801ba6e:	2201      	movs	r2, #1
 801ba70:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 801ba72:	687b      	ldr	r3, [r7, #4]
 801ba74:	3b01      	subs	r3, #1
 801ba76:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801ba78:	687b      	ldr	r3, [r7, #4]
 801ba7a:	2b00      	cmp	r3, #0
 801ba7c:	d1f1      	bne.n	801ba62 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 801ba7e:	4b13      	ldr	r3, [pc, #76]	@ (801bacc <xTaskResumeAll+0x138>)
 801ba80:	2200      	movs	r2, #0
 801ba82:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801ba84:	4b10      	ldr	r3, [pc, #64]	@ (801bac8 <xTaskResumeAll+0x134>)
 801ba86:	681b      	ldr	r3, [r3, #0]
 801ba88:	2b00      	cmp	r3, #0
 801ba8a:	d009      	beq.n	801baa0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801ba8c:	2301      	movs	r3, #1
 801ba8e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801ba90:	4b0f      	ldr	r3, [pc, #60]	@ (801bad0 <xTaskResumeAll+0x13c>)
 801ba92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801ba96:	601a      	str	r2, [r3, #0]
 801ba98:	f3bf 8f4f 	dsb	sy
 801ba9c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801baa0:	f000 fef2 	bl	801c888 <vPortExitCritical>

	return xAlreadyYielded;
 801baa4:	68bb      	ldr	r3, [r7, #8]
}
 801baa6:	4618      	mov	r0, r3
 801baa8:	3710      	adds	r7, #16
 801baaa:	46bd      	mov	sp, r7
 801baac:	bd80      	pop	{r7, pc}
 801baae:	bf00      	nop
 801bab0:	2000fb00 	.word	0x2000fb00
 801bab4:	2000fad8 	.word	0x2000fad8
 801bab8:	2000fa98 	.word	0x2000fa98
 801babc:	2000fae0 	.word	0x2000fae0
 801bac0:	2000f9dc 	.word	0x2000f9dc
 801bac4:	2000f9d8 	.word	0x2000f9d8
 801bac8:	2000faec 	.word	0x2000faec
 801bacc:	2000fae8 	.word	0x2000fae8
 801bad0:	e000ed04 	.word	0xe000ed04

0801bad4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801bad4:	b480      	push	{r7}
 801bad6:	b083      	sub	sp, #12
 801bad8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801bada:	4b05      	ldr	r3, [pc, #20]	@ (801baf0 <xTaskGetTickCount+0x1c>)
 801badc:	681b      	ldr	r3, [r3, #0]
 801bade:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801bae0:	687b      	ldr	r3, [r7, #4]
}
 801bae2:	4618      	mov	r0, r3
 801bae4:	370c      	adds	r7, #12
 801bae6:	46bd      	mov	sp, r7
 801bae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801baec:	4770      	bx	lr
 801baee:	bf00      	nop
 801baf0:	2000fadc 	.word	0x2000fadc

0801baf4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801baf4:	b580      	push	{r7, lr}
 801baf6:	b082      	sub	sp, #8
 801baf8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801bafa:	f000 ff77 	bl	801c9ec <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801bafe:	2300      	movs	r3, #0
 801bb00:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801bb02:	4b04      	ldr	r3, [pc, #16]	@ (801bb14 <xTaskGetTickCountFromISR+0x20>)
 801bb04:	681b      	ldr	r3, [r3, #0]
 801bb06:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801bb08:	683b      	ldr	r3, [r7, #0]
}
 801bb0a:	4618      	mov	r0, r3
 801bb0c:	3708      	adds	r7, #8
 801bb0e:	46bd      	mov	sp, r7
 801bb10:	bd80      	pop	{r7, pc}
 801bb12:	bf00      	nop
 801bb14:	2000fadc 	.word	0x2000fadc

0801bb18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801bb18:	b580      	push	{r7, lr}
 801bb1a:	b086      	sub	sp, #24
 801bb1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801bb1e:	2300      	movs	r3, #0
 801bb20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801bb22:	4b50      	ldr	r3, [pc, #320]	@ (801bc64 <xTaskIncrementTick+0x14c>)
 801bb24:	681b      	ldr	r3, [r3, #0]
 801bb26:	2b00      	cmp	r3, #0
 801bb28:	f040 808b 	bne.w	801bc42 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801bb2c:	4b4e      	ldr	r3, [pc, #312]	@ (801bc68 <xTaskIncrementTick+0x150>)
 801bb2e:	681b      	ldr	r3, [r3, #0]
 801bb30:	3301      	adds	r3, #1
 801bb32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801bb34:	4a4c      	ldr	r2, [pc, #304]	@ (801bc68 <xTaskIncrementTick+0x150>)
 801bb36:	693b      	ldr	r3, [r7, #16]
 801bb38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801bb3a:	693b      	ldr	r3, [r7, #16]
 801bb3c:	2b00      	cmp	r3, #0
 801bb3e:	d123      	bne.n	801bb88 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 801bb40:	4b4a      	ldr	r3, [pc, #296]	@ (801bc6c <xTaskIncrementTick+0x154>)
 801bb42:	681b      	ldr	r3, [r3, #0]
 801bb44:	681b      	ldr	r3, [r3, #0]
 801bb46:	2b00      	cmp	r3, #0
 801bb48:	d00d      	beq.n	801bb66 <xTaskIncrementTick+0x4e>
	__asm volatile
 801bb4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801bb4e:	b672      	cpsid	i
 801bb50:	f383 8811 	msr	BASEPRI, r3
 801bb54:	f3bf 8f6f 	isb	sy
 801bb58:	f3bf 8f4f 	dsb	sy
 801bb5c:	b662      	cpsie	i
 801bb5e:	603b      	str	r3, [r7, #0]
}
 801bb60:	bf00      	nop
 801bb62:	bf00      	nop
 801bb64:	e7fd      	b.n	801bb62 <xTaskIncrementTick+0x4a>
 801bb66:	4b41      	ldr	r3, [pc, #260]	@ (801bc6c <xTaskIncrementTick+0x154>)
 801bb68:	681b      	ldr	r3, [r3, #0]
 801bb6a:	60fb      	str	r3, [r7, #12]
 801bb6c:	4b40      	ldr	r3, [pc, #256]	@ (801bc70 <xTaskIncrementTick+0x158>)
 801bb6e:	681b      	ldr	r3, [r3, #0]
 801bb70:	4a3e      	ldr	r2, [pc, #248]	@ (801bc6c <xTaskIncrementTick+0x154>)
 801bb72:	6013      	str	r3, [r2, #0]
 801bb74:	4a3e      	ldr	r2, [pc, #248]	@ (801bc70 <xTaskIncrementTick+0x158>)
 801bb76:	68fb      	ldr	r3, [r7, #12]
 801bb78:	6013      	str	r3, [r2, #0]
 801bb7a:	4b3e      	ldr	r3, [pc, #248]	@ (801bc74 <xTaskIncrementTick+0x15c>)
 801bb7c:	681b      	ldr	r3, [r3, #0]
 801bb7e:	3301      	adds	r3, #1
 801bb80:	4a3c      	ldr	r2, [pc, #240]	@ (801bc74 <xTaskIncrementTick+0x15c>)
 801bb82:	6013      	str	r3, [r2, #0]
 801bb84:	f000 fada 	bl	801c13c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801bb88:	4b3b      	ldr	r3, [pc, #236]	@ (801bc78 <xTaskIncrementTick+0x160>)
 801bb8a:	681b      	ldr	r3, [r3, #0]
 801bb8c:	693a      	ldr	r2, [r7, #16]
 801bb8e:	429a      	cmp	r2, r3
 801bb90:	d348      	bcc.n	801bc24 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801bb92:	4b36      	ldr	r3, [pc, #216]	@ (801bc6c <xTaskIncrementTick+0x154>)
 801bb94:	681b      	ldr	r3, [r3, #0]
 801bb96:	681b      	ldr	r3, [r3, #0]
 801bb98:	2b00      	cmp	r3, #0
 801bb9a:	d104      	bne.n	801bba6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801bb9c:	4b36      	ldr	r3, [pc, #216]	@ (801bc78 <xTaskIncrementTick+0x160>)
 801bb9e:	f04f 32ff 	mov.w	r2, #4294967295
 801bba2:	601a      	str	r2, [r3, #0]
					break;
 801bba4:	e03e      	b.n	801bc24 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801bba6:	4b31      	ldr	r3, [pc, #196]	@ (801bc6c <xTaskIncrementTick+0x154>)
 801bba8:	681b      	ldr	r3, [r3, #0]
 801bbaa:	68db      	ldr	r3, [r3, #12]
 801bbac:	68db      	ldr	r3, [r3, #12]
 801bbae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801bbb0:	68bb      	ldr	r3, [r7, #8]
 801bbb2:	685b      	ldr	r3, [r3, #4]
 801bbb4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801bbb6:	693a      	ldr	r2, [r7, #16]
 801bbb8:	687b      	ldr	r3, [r7, #4]
 801bbba:	429a      	cmp	r2, r3
 801bbbc:	d203      	bcs.n	801bbc6 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801bbbe:	4a2e      	ldr	r2, [pc, #184]	@ (801bc78 <xTaskIncrementTick+0x160>)
 801bbc0:	687b      	ldr	r3, [r7, #4]
 801bbc2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801bbc4:	e02e      	b.n	801bc24 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801bbc6:	68bb      	ldr	r3, [r7, #8]
 801bbc8:	3304      	adds	r3, #4
 801bbca:	4618      	mov	r0, r3
 801bbcc:	f7fe fc50 	bl	801a470 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801bbd0:	68bb      	ldr	r3, [r7, #8]
 801bbd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bbd4:	2b00      	cmp	r3, #0
 801bbd6:	d004      	beq.n	801bbe2 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801bbd8:	68bb      	ldr	r3, [r7, #8]
 801bbda:	3318      	adds	r3, #24
 801bbdc:	4618      	mov	r0, r3
 801bbde:	f7fe fc47 	bl	801a470 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801bbe2:	68bb      	ldr	r3, [r7, #8]
 801bbe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bbe6:	2201      	movs	r2, #1
 801bbe8:	409a      	lsls	r2, r3
 801bbea:	4b24      	ldr	r3, [pc, #144]	@ (801bc7c <xTaskIncrementTick+0x164>)
 801bbec:	681b      	ldr	r3, [r3, #0]
 801bbee:	4313      	orrs	r3, r2
 801bbf0:	4a22      	ldr	r2, [pc, #136]	@ (801bc7c <xTaskIncrementTick+0x164>)
 801bbf2:	6013      	str	r3, [r2, #0]
 801bbf4:	68bb      	ldr	r3, [r7, #8]
 801bbf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801bbf8:	4613      	mov	r3, r2
 801bbfa:	009b      	lsls	r3, r3, #2
 801bbfc:	4413      	add	r3, r2
 801bbfe:	009b      	lsls	r3, r3, #2
 801bc00:	4a1f      	ldr	r2, [pc, #124]	@ (801bc80 <xTaskIncrementTick+0x168>)
 801bc02:	441a      	add	r2, r3
 801bc04:	68bb      	ldr	r3, [r7, #8]
 801bc06:	3304      	adds	r3, #4
 801bc08:	4619      	mov	r1, r3
 801bc0a:	4610      	mov	r0, r2
 801bc0c:	f7fe fbd3 	bl	801a3b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801bc10:	68bb      	ldr	r3, [r7, #8]
 801bc12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801bc14:	4b1b      	ldr	r3, [pc, #108]	@ (801bc84 <xTaskIncrementTick+0x16c>)
 801bc16:	681b      	ldr	r3, [r3, #0]
 801bc18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bc1a:	429a      	cmp	r2, r3
 801bc1c:	d3b9      	bcc.n	801bb92 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 801bc1e:	2301      	movs	r3, #1
 801bc20:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801bc22:	e7b6      	b.n	801bb92 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801bc24:	4b17      	ldr	r3, [pc, #92]	@ (801bc84 <xTaskIncrementTick+0x16c>)
 801bc26:	681b      	ldr	r3, [r3, #0]
 801bc28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801bc2a:	4915      	ldr	r1, [pc, #84]	@ (801bc80 <xTaskIncrementTick+0x168>)
 801bc2c:	4613      	mov	r3, r2
 801bc2e:	009b      	lsls	r3, r3, #2
 801bc30:	4413      	add	r3, r2
 801bc32:	009b      	lsls	r3, r3, #2
 801bc34:	440b      	add	r3, r1
 801bc36:	681b      	ldr	r3, [r3, #0]
 801bc38:	2b01      	cmp	r3, #1
 801bc3a:	d907      	bls.n	801bc4c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 801bc3c:	2301      	movs	r3, #1
 801bc3e:	617b      	str	r3, [r7, #20]
 801bc40:	e004      	b.n	801bc4c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801bc42:	4b11      	ldr	r3, [pc, #68]	@ (801bc88 <xTaskIncrementTick+0x170>)
 801bc44:	681b      	ldr	r3, [r3, #0]
 801bc46:	3301      	adds	r3, #1
 801bc48:	4a0f      	ldr	r2, [pc, #60]	@ (801bc88 <xTaskIncrementTick+0x170>)
 801bc4a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801bc4c:	4b0f      	ldr	r3, [pc, #60]	@ (801bc8c <xTaskIncrementTick+0x174>)
 801bc4e:	681b      	ldr	r3, [r3, #0]
 801bc50:	2b00      	cmp	r3, #0
 801bc52:	d001      	beq.n	801bc58 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 801bc54:	2301      	movs	r3, #1
 801bc56:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 801bc58:	697b      	ldr	r3, [r7, #20]
}
 801bc5a:	4618      	mov	r0, r3
 801bc5c:	3718      	adds	r7, #24
 801bc5e:	46bd      	mov	sp, r7
 801bc60:	bd80      	pop	{r7, pc}
 801bc62:	bf00      	nop
 801bc64:	2000fb00 	.word	0x2000fb00
 801bc68:	2000fadc 	.word	0x2000fadc
 801bc6c:	2000fa90 	.word	0x2000fa90
 801bc70:	2000fa94 	.word	0x2000fa94
 801bc74:	2000faf0 	.word	0x2000faf0
 801bc78:	2000faf8 	.word	0x2000faf8
 801bc7c:	2000fae0 	.word	0x2000fae0
 801bc80:	2000f9dc 	.word	0x2000f9dc
 801bc84:	2000f9d8 	.word	0x2000f9d8
 801bc88:	2000fae8 	.word	0x2000fae8
 801bc8c:	2000faec 	.word	0x2000faec

0801bc90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801bc90:	b580      	push	{r7, lr}
 801bc92:	b088      	sub	sp, #32
 801bc94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801bc96:	4b3b      	ldr	r3, [pc, #236]	@ (801bd84 <vTaskSwitchContext+0xf4>)
 801bc98:	681b      	ldr	r3, [r3, #0]
 801bc9a:	2b00      	cmp	r3, #0
 801bc9c:	d003      	beq.n	801bca6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801bc9e:	4b3a      	ldr	r3, [pc, #232]	@ (801bd88 <vTaskSwitchContext+0xf8>)
 801bca0:	2201      	movs	r2, #1
 801bca2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801bca4:	e069      	b.n	801bd7a <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 801bca6:	4b38      	ldr	r3, [pc, #224]	@ (801bd88 <vTaskSwitchContext+0xf8>)
 801bca8:	2200      	movs	r2, #0
 801bcaa:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 801bcac:	4b37      	ldr	r3, [pc, #220]	@ (801bd8c <vTaskSwitchContext+0xfc>)
 801bcae:	681b      	ldr	r3, [r3, #0]
 801bcb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801bcb2:	61fb      	str	r3, [r7, #28]
 801bcb4:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 801bcb8:	61bb      	str	r3, [r7, #24]
 801bcba:	69fb      	ldr	r3, [r7, #28]
 801bcbc:	681b      	ldr	r3, [r3, #0]
 801bcbe:	69ba      	ldr	r2, [r7, #24]
 801bcc0:	429a      	cmp	r2, r3
 801bcc2:	d111      	bne.n	801bce8 <vTaskSwitchContext+0x58>
 801bcc4:	69fb      	ldr	r3, [r7, #28]
 801bcc6:	3304      	adds	r3, #4
 801bcc8:	681b      	ldr	r3, [r3, #0]
 801bcca:	69ba      	ldr	r2, [r7, #24]
 801bccc:	429a      	cmp	r2, r3
 801bcce:	d10b      	bne.n	801bce8 <vTaskSwitchContext+0x58>
 801bcd0:	69fb      	ldr	r3, [r7, #28]
 801bcd2:	3308      	adds	r3, #8
 801bcd4:	681b      	ldr	r3, [r3, #0]
 801bcd6:	69ba      	ldr	r2, [r7, #24]
 801bcd8:	429a      	cmp	r2, r3
 801bcda:	d105      	bne.n	801bce8 <vTaskSwitchContext+0x58>
 801bcdc:	69fb      	ldr	r3, [r7, #28]
 801bcde:	330c      	adds	r3, #12
 801bce0:	681b      	ldr	r3, [r3, #0]
 801bce2:	69ba      	ldr	r2, [r7, #24]
 801bce4:	429a      	cmp	r2, r3
 801bce6:	d008      	beq.n	801bcfa <vTaskSwitchContext+0x6a>
 801bce8:	4b28      	ldr	r3, [pc, #160]	@ (801bd8c <vTaskSwitchContext+0xfc>)
 801bcea:	681a      	ldr	r2, [r3, #0]
 801bcec:	4b27      	ldr	r3, [pc, #156]	@ (801bd8c <vTaskSwitchContext+0xfc>)
 801bcee:	681b      	ldr	r3, [r3, #0]
 801bcf0:	3334      	adds	r3, #52	@ 0x34
 801bcf2:	4619      	mov	r1, r3
 801bcf4:	4610      	mov	r0, r2
 801bcf6:	f7e4 fdfe 	bl	80008f6 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801bcfa:	4b25      	ldr	r3, [pc, #148]	@ (801bd90 <vTaskSwitchContext+0x100>)
 801bcfc:	681b      	ldr	r3, [r3, #0]
 801bcfe:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801bd00:	68fb      	ldr	r3, [r7, #12]
 801bd02:	fab3 f383 	clz	r3, r3
 801bd06:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801bd08:	7afb      	ldrb	r3, [r7, #11]
 801bd0a:	f1c3 031f 	rsb	r3, r3, #31
 801bd0e:	617b      	str	r3, [r7, #20]
 801bd10:	4920      	ldr	r1, [pc, #128]	@ (801bd94 <vTaskSwitchContext+0x104>)
 801bd12:	697a      	ldr	r2, [r7, #20]
 801bd14:	4613      	mov	r3, r2
 801bd16:	009b      	lsls	r3, r3, #2
 801bd18:	4413      	add	r3, r2
 801bd1a:	009b      	lsls	r3, r3, #2
 801bd1c:	440b      	add	r3, r1
 801bd1e:	681b      	ldr	r3, [r3, #0]
 801bd20:	2b00      	cmp	r3, #0
 801bd22:	d10d      	bne.n	801bd40 <vTaskSwitchContext+0xb0>
	__asm volatile
 801bd24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801bd28:	b672      	cpsid	i
 801bd2a:	f383 8811 	msr	BASEPRI, r3
 801bd2e:	f3bf 8f6f 	isb	sy
 801bd32:	f3bf 8f4f 	dsb	sy
 801bd36:	b662      	cpsie	i
 801bd38:	607b      	str	r3, [r7, #4]
}
 801bd3a:	bf00      	nop
 801bd3c:	bf00      	nop
 801bd3e:	e7fd      	b.n	801bd3c <vTaskSwitchContext+0xac>
 801bd40:	697a      	ldr	r2, [r7, #20]
 801bd42:	4613      	mov	r3, r2
 801bd44:	009b      	lsls	r3, r3, #2
 801bd46:	4413      	add	r3, r2
 801bd48:	009b      	lsls	r3, r3, #2
 801bd4a:	4a12      	ldr	r2, [pc, #72]	@ (801bd94 <vTaskSwitchContext+0x104>)
 801bd4c:	4413      	add	r3, r2
 801bd4e:	613b      	str	r3, [r7, #16]
 801bd50:	693b      	ldr	r3, [r7, #16]
 801bd52:	685b      	ldr	r3, [r3, #4]
 801bd54:	685a      	ldr	r2, [r3, #4]
 801bd56:	693b      	ldr	r3, [r7, #16]
 801bd58:	605a      	str	r2, [r3, #4]
 801bd5a:	693b      	ldr	r3, [r7, #16]
 801bd5c:	685a      	ldr	r2, [r3, #4]
 801bd5e:	693b      	ldr	r3, [r7, #16]
 801bd60:	3308      	adds	r3, #8
 801bd62:	429a      	cmp	r2, r3
 801bd64:	d104      	bne.n	801bd70 <vTaskSwitchContext+0xe0>
 801bd66:	693b      	ldr	r3, [r7, #16]
 801bd68:	685b      	ldr	r3, [r3, #4]
 801bd6a:	685a      	ldr	r2, [r3, #4]
 801bd6c:	693b      	ldr	r3, [r7, #16]
 801bd6e:	605a      	str	r2, [r3, #4]
 801bd70:	693b      	ldr	r3, [r7, #16]
 801bd72:	685b      	ldr	r3, [r3, #4]
 801bd74:	68db      	ldr	r3, [r3, #12]
 801bd76:	4a05      	ldr	r2, [pc, #20]	@ (801bd8c <vTaskSwitchContext+0xfc>)
 801bd78:	6013      	str	r3, [r2, #0]
}
 801bd7a:	bf00      	nop
 801bd7c:	3720      	adds	r7, #32
 801bd7e:	46bd      	mov	sp, r7
 801bd80:	bd80      	pop	{r7, pc}
 801bd82:	bf00      	nop
 801bd84:	2000fb00 	.word	0x2000fb00
 801bd88:	2000faec 	.word	0x2000faec
 801bd8c:	2000f9d8 	.word	0x2000f9d8
 801bd90:	2000fae0 	.word	0x2000fae0
 801bd94:	2000f9dc 	.word	0x2000f9dc

0801bd98 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801bd98:	b580      	push	{r7, lr}
 801bd9a:	b084      	sub	sp, #16
 801bd9c:	af00      	add	r7, sp, #0
 801bd9e:	6078      	str	r0, [r7, #4]
 801bda0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801bda2:	687b      	ldr	r3, [r7, #4]
 801bda4:	2b00      	cmp	r3, #0
 801bda6:	d10d      	bne.n	801bdc4 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 801bda8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801bdac:	b672      	cpsid	i
 801bdae:	f383 8811 	msr	BASEPRI, r3
 801bdb2:	f3bf 8f6f 	isb	sy
 801bdb6:	f3bf 8f4f 	dsb	sy
 801bdba:	b662      	cpsie	i
 801bdbc:	60fb      	str	r3, [r7, #12]
}
 801bdbe:	bf00      	nop
 801bdc0:	bf00      	nop
 801bdc2:	e7fd      	b.n	801bdc0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801bdc4:	4b07      	ldr	r3, [pc, #28]	@ (801bde4 <vTaskPlaceOnEventList+0x4c>)
 801bdc6:	681b      	ldr	r3, [r3, #0]
 801bdc8:	3318      	adds	r3, #24
 801bdca:	4619      	mov	r1, r3
 801bdcc:	6878      	ldr	r0, [r7, #4]
 801bdce:	f7fe fb16 	bl	801a3fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801bdd2:	2101      	movs	r1, #1
 801bdd4:	6838      	ldr	r0, [r7, #0]
 801bdd6:	f000 fbaf 	bl	801c538 <prvAddCurrentTaskToDelayedList>
}
 801bdda:	bf00      	nop
 801bddc:	3710      	adds	r7, #16
 801bdde:	46bd      	mov	sp, r7
 801bde0:	bd80      	pop	{r7, pc}
 801bde2:	bf00      	nop
 801bde4:	2000f9d8 	.word	0x2000f9d8

0801bde8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801bde8:	b580      	push	{r7, lr}
 801bdea:	b086      	sub	sp, #24
 801bdec:	af00      	add	r7, sp, #0
 801bdee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801bdf0:	687b      	ldr	r3, [r7, #4]
 801bdf2:	68db      	ldr	r3, [r3, #12]
 801bdf4:	68db      	ldr	r3, [r3, #12]
 801bdf6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801bdf8:	693b      	ldr	r3, [r7, #16]
 801bdfa:	2b00      	cmp	r3, #0
 801bdfc:	d10d      	bne.n	801be1a <xTaskRemoveFromEventList+0x32>
	__asm volatile
 801bdfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801be02:	b672      	cpsid	i
 801be04:	f383 8811 	msr	BASEPRI, r3
 801be08:	f3bf 8f6f 	isb	sy
 801be0c:	f3bf 8f4f 	dsb	sy
 801be10:	b662      	cpsie	i
 801be12:	60fb      	str	r3, [r7, #12]
}
 801be14:	bf00      	nop
 801be16:	bf00      	nop
 801be18:	e7fd      	b.n	801be16 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801be1a:	693b      	ldr	r3, [r7, #16]
 801be1c:	3318      	adds	r3, #24
 801be1e:	4618      	mov	r0, r3
 801be20:	f7fe fb26 	bl	801a470 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801be24:	4b1d      	ldr	r3, [pc, #116]	@ (801be9c <xTaskRemoveFromEventList+0xb4>)
 801be26:	681b      	ldr	r3, [r3, #0]
 801be28:	2b00      	cmp	r3, #0
 801be2a:	d11c      	bne.n	801be66 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801be2c:	693b      	ldr	r3, [r7, #16]
 801be2e:	3304      	adds	r3, #4
 801be30:	4618      	mov	r0, r3
 801be32:	f7fe fb1d 	bl	801a470 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801be36:	693b      	ldr	r3, [r7, #16]
 801be38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801be3a:	2201      	movs	r2, #1
 801be3c:	409a      	lsls	r2, r3
 801be3e:	4b18      	ldr	r3, [pc, #96]	@ (801bea0 <xTaskRemoveFromEventList+0xb8>)
 801be40:	681b      	ldr	r3, [r3, #0]
 801be42:	4313      	orrs	r3, r2
 801be44:	4a16      	ldr	r2, [pc, #88]	@ (801bea0 <xTaskRemoveFromEventList+0xb8>)
 801be46:	6013      	str	r3, [r2, #0]
 801be48:	693b      	ldr	r3, [r7, #16]
 801be4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801be4c:	4613      	mov	r3, r2
 801be4e:	009b      	lsls	r3, r3, #2
 801be50:	4413      	add	r3, r2
 801be52:	009b      	lsls	r3, r3, #2
 801be54:	4a13      	ldr	r2, [pc, #76]	@ (801bea4 <xTaskRemoveFromEventList+0xbc>)
 801be56:	441a      	add	r2, r3
 801be58:	693b      	ldr	r3, [r7, #16]
 801be5a:	3304      	adds	r3, #4
 801be5c:	4619      	mov	r1, r3
 801be5e:	4610      	mov	r0, r2
 801be60:	f7fe faa9 	bl	801a3b6 <vListInsertEnd>
 801be64:	e005      	b.n	801be72 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801be66:	693b      	ldr	r3, [r7, #16]
 801be68:	3318      	adds	r3, #24
 801be6a:	4619      	mov	r1, r3
 801be6c:	480e      	ldr	r0, [pc, #56]	@ (801bea8 <xTaskRemoveFromEventList+0xc0>)
 801be6e:	f7fe faa2 	bl	801a3b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801be72:	693b      	ldr	r3, [r7, #16]
 801be74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801be76:	4b0d      	ldr	r3, [pc, #52]	@ (801beac <xTaskRemoveFromEventList+0xc4>)
 801be78:	681b      	ldr	r3, [r3, #0]
 801be7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801be7c:	429a      	cmp	r2, r3
 801be7e:	d905      	bls.n	801be8c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801be80:	2301      	movs	r3, #1
 801be82:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801be84:	4b0a      	ldr	r3, [pc, #40]	@ (801beb0 <xTaskRemoveFromEventList+0xc8>)
 801be86:	2201      	movs	r2, #1
 801be88:	601a      	str	r2, [r3, #0]
 801be8a:	e001      	b.n	801be90 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 801be8c:	2300      	movs	r3, #0
 801be8e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801be90:	697b      	ldr	r3, [r7, #20]
}
 801be92:	4618      	mov	r0, r3
 801be94:	3718      	adds	r7, #24
 801be96:	46bd      	mov	sp, r7
 801be98:	bd80      	pop	{r7, pc}
 801be9a:	bf00      	nop
 801be9c:	2000fb00 	.word	0x2000fb00
 801bea0:	2000fae0 	.word	0x2000fae0
 801bea4:	2000f9dc 	.word	0x2000f9dc
 801bea8:	2000fa98 	.word	0x2000fa98
 801beac:	2000f9d8 	.word	0x2000f9d8
 801beb0:	2000faec 	.word	0x2000faec

0801beb4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801beb4:	b480      	push	{r7}
 801beb6:	b083      	sub	sp, #12
 801beb8:	af00      	add	r7, sp, #0
 801beba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801bebc:	4b06      	ldr	r3, [pc, #24]	@ (801bed8 <vTaskInternalSetTimeOutState+0x24>)
 801bebe:	681a      	ldr	r2, [r3, #0]
 801bec0:	687b      	ldr	r3, [r7, #4]
 801bec2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801bec4:	4b05      	ldr	r3, [pc, #20]	@ (801bedc <vTaskInternalSetTimeOutState+0x28>)
 801bec6:	681a      	ldr	r2, [r3, #0]
 801bec8:	687b      	ldr	r3, [r7, #4]
 801beca:	605a      	str	r2, [r3, #4]
}
 801becc:	bf00      	nop
 801bece:	370c      	adds	r7, #12
 801bed0:	46bd      	mov	sp, r7
 801bed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bed6:	4770      	bx	lr
 801bed8:	2000faf0 	.word	0x2000faf0
 801bedc:	2000fadc 	.word	0x2000fadc

0801bee0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801bee0:	b580      	push	{r7, lr}
 801bee2:	b088      	sub	sp, #32
 801bee4:	af00      	add	r7, sp, #0
 801bee6:	6078      	str	r0, [r7, #4]
 801bee8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801beea:	687b      	ldr	r3, [r7, #4]
 801beec:	2b00      	cmp	r3, #0
 801beee:	d10d      	bne.n	801bf0c <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 801bef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801bef4:	b672      	cpsid	i
 801bef6:	f383 8811 	msr	BASEPRI, r3
 801befa:	f3bf 8f6f 	isb	sy
 801befe:	f3bf 8f4f 	dsb	sy
 801bf02:	b662      	cpsie	i
 801bf04:	613b      	str	r3, [r7, #16]
}
 801bf06:	bf00      	nop
 801bf08:	bf00      	nop
 801bf0a:	e7fd      	b.n	801bf08 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 801bf0c:	683b      	ldr	r3, [r7, #0]
 801bf0e:	2b00      	cmp	r3, #0
 801bf10:	d10d      	bne.n	801bf2e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801bf12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801bf16:	b672      	cpsid	i
 801bf18:	f383 8811 	msr	BASEPRI, r3
 801bf1c:	f3bf 8f6f 	isb	sy
 801bf20:	f3bf 8f4f 	dsb	sy
 801bf24:	b662      	cpsie	i
 801bf26:	60fb      	str	r3, [r7, #12]
}
 801bf28:	bf00      	nop
 801bf2a:	bf00      	nop
 801bf2c:	e7fd      	b.n	801bf2a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 801bf2e:	f000 fc75 	bl	801c81c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801bf32:	4b1d      	ldr	r3, [pc, #116]	@ (801bfa8 <xTaskCheckForTimeOut+0xc8>)
 801bf34:	681b      	ldr	r3, [r3, #0]
 801bf36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801bf38:	687b      	ldr	r3, [r7, #4]
 801bf3a:	685b      	ldr	r3, [r3, #4]
 801bf3c:	69ba      	ldr	r2, [r7, #24]
 801bf3e:	1ad3      	subs	r3, r2, r3
 801bf40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801bf42:	683b      	ldr	r3, [r7, #0]
 801bf44:	681b      	ldr	r3, [r3, #0]
 801bf46:	f1b3 3fff 	cmp.w	r3, #4294967295
 801bf4a:	d102      	bne.n	801bf52 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801bf4c:	2300      	movs	r3, #0
 801bf4e:	61fb      	str	r3, [r7, #28]
 801bf50:	e023      	b.n	801bf9a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801bf52:	687b      	ldr	r3, [r7, #4]
 801bf54:	681a      	ldr	r2, [r3, #0]
 801bf56:	4b15      	ldr	r3, [pc, #84]	@ (801bfac <xTaskCheckForTimeOut+0xcc>)
 801bf58:	681b      	ldr	r3, [r3, #0]
 801bf5a:	429a      	cmp	r2, r3
 801bf5c:	d007      	beq.n	801bf6e <xTaskCheckForTimeOut+0x8e>
 801bf5e:	687b      	ldr	r3, [r7, #4]
 801bf60:	685b      	ldr	r3, [r3, #4]
 801bf62:	69ba      	ldr	r2, [r7, #24]
 801bf64:	429a      	cmp	r2, r3
 801bf66:	d302      	bcc.n	801bf6e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801bf68:	2301      	movs	r3, #1
 801bf6a:	61fb      	str	r3, [r7, #28]
 801bf6c:	e015      	b.n	801bf9a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801bf6e:	683b      	ldr	r3, [r7, #0]
 801bf70:	681b      	ldr	r3, [r3, #0]
 801bf72:	697a      	ldr	r2, [r7, #20]
 801bf74:	429a      	cmp	r2, r3
 801bf76:	d20b      	bcs.n	801bf90 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801bf78:	683b      	ldr	r3, [r7, #0]
 801bf7a:	681a      	ldr	r2, [r3, #0]
 801bf7c:	697b      	ldr	r3, [r7, #20]
 801bf7e:	1ad2      	subs	r2, r2, r3
 801bf80:	683b      	ldr	r3, [r7, #0]
 801bf82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801bf84:	6878      	ldr	r0, [r7, #4]
 801bf86:	f7ff ff95 	bl	801beb4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801bf8a:	2300      	movs	r3, #0
 801bf8c:	61fb      	str	r3, [r7, #28]
 801bf8e:	e004      	b.n	801bf9a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 801bf90:	683b      	ldr	r3, [r7, #0]
 801bf92:	2200      	movs	r2, #0
 801bf94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801bf96:	2301      	movs	r3, #1
 801bf98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801bf9a:	f000 fc75 	bl	801c888 <vPortExitCritical>

	return xReturn;
 801bf9e:	69fb      	ldr	r3, [r7, #28]
}
 801bfa0:	4618      	mov	r0, r3
 801bfa2:	3720      	adds	r7, #32
 801bfa4:	46bd      	mov	sp, r7
 801bfa6:	bd80      	pop	{r7, pc}
 801bfa8:	2000fadc 	.word	0x2000fadc
 801bfac:	2000faf0 	.word	0x2000faf0

0801bfb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801bfb0:	b480      	push	{r7}
 801bfb2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801bfb4:	4b03      	ldr	r3, [pc, #12]	@ (801bfc4 <vTaskMissedYield+0x14>)
 801bfb6:	2201      	movs	r2, #1
 801bfb8:	601a      	str	r2, [r3, #0]
}
 801bfba:	bf00      	nop
 801bfbc:	46bd      	mov	sp, r7
 801bfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bfc2:	4770      	bx	lr
 801bfc4:	2000faec 	.word	0x2000faec

0801bfc8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801bfc8:	b580      	push	{r7, lr}
 801bfca:	b082      	sub	sp, #8
 801bfcc:	af00      	add	r7, sp, #0
 801bfce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801bfd0:	f000 f854 	bl	801c07c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801bfd4:	4b07      	ldr	r3, [pc, #28]	@ (801bff4 <prvIdleTask+0x2c>)
 801bfd6:	681b      	ldr	r3, [r3, #0]
 801bfd8:	2b01      	cmp	r3, #1
 801bfda:	d907      	bls.n	801bfec <prvIdleTask+0x24>
			{
				taskYIELD();
 801bfdc:	4b06      	ldr	r3, [pc, #24]	@ (801bff8 <prvIdleTask+0x30>)
 801bfde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801bfe2:	601a      	str	r2, [r3, #0]
 801bfe4:	f3bf 8f4f 	dsb	sy
 801bfe8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 801bfec:	f7e4 fc7c 	bl	80008e8 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 801bff0:	e7ee      	b.n	801bfd0 <prvIdleTask+0x8>
 801bff2:	bf00      	nop
 801bff4:	2000f9dc 	.word	0x2000f9dc
 801bff8:	e000ed04 	.word	0xe000ed04

0801bffc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801bffc:	b580      	push	{r7, lr}
 801bffe:	b082      	sub	sp, #8
 801c000:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801c002:	2300      	movs	r3, #0
 801c004:	607b      	str	r3, [r7, #4]
 801c006:	e00c      	b.n	801c022 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801c008:	687a      	ldr	r2, [r7, #4]
 801c00a:	4613      	mov	r3, r2
 801c00c:	009b      	lsls	r3, r3, #2
 801c00e:	4413      	add	r3, r2
 801c010:	009b      	lsls	r3, r3, #2
 801c012:	4a12      	ldr	r2, [pc, #72]	@ (801c05c <prvInitialiseTaskLists+0x60>)
 801c014:	4413      	add	r3, r2
 801c016:	4618      	mov	r0, r3
 801c018:	f7fe f9a0 	bl	801a35c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801c01c:	687b      	ldr	r3, [r7, #4]
 801c01e:	3301      	adds	r3, #1
 801c020:	607b      	str	r3, [r7, #4]
 801c022:	687b      	ldr	r3, [r7, #4]
 801c024:	2b06      	cmp	r3, #6
 801c026:	d9ef      	bls.n	801c008 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801c028:	480d      	ldr	r0, [pc, #52]	@ (801c060 <prvInitialiseTaskLists+0x64>)
 801c02a:	f7fe f997 	bl	801a35c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801c02e:	480d      	ldr	r0, [pc, #52]	@ (801c064 <prvInitialiseTaskLists+0x68>)
 801c030:	f7fe f994 	bl	801a35c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801c034:	480c      	ldr	r0, [pc, #48]	@ (801c068 <prvInitialiseTaskLists+0x6c>)
 801c036:	f7fe f991 	bl	801a35c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801c03a:	480c      	ldr	r0, [pc, #48]	@ (801c06c <prvInitialiseTaskLists+0x70>)
 801c03c:	f7fe f98e 	bl	801a35c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801c040:	480b      	ldr	r0, [pc, #44]	@ (801c070 <prvInitialiseTaskLists+0x74>)
 801c042:	f7fe f98b 	bl	801a35c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801c046:	4b0b      	ldr	r3, [pc, #44]	@ (801c074 <prvInitialiseTaskLists+0x78>)
 801c048:	4a05      	ldr	r2, [pc, #20]	@ (801c060 <prvInitialiseTaskLists+0x64>)
 801c04a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801c04c:	4b0a      	ldr	r3, [pc, #40]	@ (801c078 <prvInitialiseTaskLists+0x7c>)
 801c04e:	4a05      	ldr	r2, [pc, #20]	@ (801c064 <prvInitialiseTaskLists+0x68>)
 801c050:	601a      	str	r2, [r3, #0]
}
 801c052:	bf00      	nop
 801c054:	3708      	adds	r7, #8
 801c056:	46bd      	mov	sp, r7
 801c058:	bd80      	pop	{r7, pc}
 801c05a:	bf00      	nop
 801c05c:	2000f9dc 	.word	0x2000f9dc
 801c060:	2000fa68 	.word	0x2000fa68
 801c064:	2000fa7c 	.word	0x2000fa7c
 801c068:	2000fa98 	.word	0x2000fa98
 801c06c:	2000faac 	.word	0x2000faac
 801c070:	2000fac4 	.word	0x2000fac4
 801c074:	2000fa90 	.word	0x2000fa90
 801c078:	2000fa94 	.word	0x2000fa94

0801c07c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801c07c:	b580      	push	{r7, lr}
 801c07e:	b082      	sub	sp, #8
 801c080:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801c082:	e019      	b.n	801c0b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801c084:	f000 fbca 	bl	801c81c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801c088:	4b10      	ldr	r3, [pc, #64]	@ (801c0cc <prvCheckTasksWaitingTermination+0x50>)
 801c08a:	68db      	ldr	r3, [r3, #12]
 801c08c:	68db      	ldr	r3, [r3, #12]
 801c08e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801c090:	687b      	ldr	r3, [r7, #4]
 801c092:	3304      	adds	r3, #4
 801c094:	4618      	mov	r0, r3
 801c096:	f7fe f9eb 	bl	801a470 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801c09a:	4b0d      	ldr	r3, [pc, #52]	@ (801c0d0 <prvCheckTasksWaitingTermination+0x54>)
 801c09c:	681b      	ldr	r3, [r3, #0]
 801c09e:	3b01      	subs	r3, #1
 801c0a0:	4a0b      	ldr	r2, [pc, #44]	@ (801c0d0 <prvCheckTasksWaitingTermination+0x54>)
 801c0a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801c0a4:	4b0b      	ldr	r3, [pc, #44]	@ (801c0d4 <prvCheckTasksWaitingTermination+0x58>)
 801c0a6:	681b      	ldr	r3, [r3, #0]
 801c0a8:	3b01      	subs	r3, #1
 801c0aa:	4a0a      	ldr	r2, [pc, #40]	@ (801c0d4 <prvCheckTasksWaitingTermination+0x58>)
 801c0ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801c0ae:	f000 fbeb 	bl	801c888 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801c0b2:	6878      	ldr	r0, [r7, #4]
 801c0b4:	f000 f810 	bl	801c0d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801c0b8:	4b06      	ldr	r3, [pc, #24]	@ (801c0d4 <prvCheckTasksWaitingTermination+0x58>)
 801c0ba:	681b      	ldr	r3, [r3, #0]
 801c0bc:	2b00      	cmp	r3, #0
 801c0be:	d1e1      	bne.n	801c084 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801c0c0:	bf00      	nop
 801c0c2:	bf00      	nop
 801c0c4:	3708      	adds	r7, #8
 801c0c6:	46bd      	mov	sp, r7
 801c0c8:	bd80      	pop	{r7, pc}
 801c0ca:	bf00      	nop
 801c0cc:	2000faac 	.word	0x2000faac
 801c0d0:	2000fad8 	.word	0x2000fad8
 801c0d4:	2000fac0 	.word	0x2000fac0

0801c0d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 801c0d8:	b580      	push	{r7, lr}
 801c0da:	b084      	sub	sp, #16
 801c0dc:	af00      	add	r7, sp, #0
 801c0de:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801c0e0:	687b      	ldr	r3, [r7, #4]
 801c0e2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801c0e6:	2b00      	cmp	r3, #0
 801c0e8:	d108      	bne.n	801c0fc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801c0ea:	687b      	ldr	r3, [r7, #4]
 801c0ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c0ee:	4618      	mov	r0, r3
 801c0f0:	f000 fd94 	bl	801cc1c <vPortFree>
				vPortFree( pxTCB );
 801c0f4:	6878      	ldr	r0, [r7, #4]
 801c0f6:	f000 fd91 	bl	801cc1c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801c0fa:	e01b      	b.n	801c134 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801c0fc:	687b      	ldr	r3, [r7, #4]
 801c0fe:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801c102:	2b01      	cmp	r3, #1
 801c104:	d103      	bne.n	801c10e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801c106:	6878      	ldr	r0, [r7, #4]
 801c108:	f000 fd88 	bl	801cc1c <vPortFree>
	}
 801c10c:	e012      	b.n	801c134 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801c10e:	687b      	ldr	r3, [r7, #4]
 801c110:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 801c114:	2b02      	cmp	r3, #2
 801c116:	d00d      	beq.n	801c134 <prvDeleteTCB+0x5c>
	__asm volatile
 801c118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c11c:	b672      	cpsid	i
 801c11e:	f383 8811 	msr	BASEPRI, r3
 801c122:	f3bf 8f6f 	isb	sy
 801c126:	f3bf 8f4f 	dsb	sy
 801c12a:	b662      	cpsie	i
 801c12c:	60fb      	str	r3, [r7, #12]
}
 801c12e:	bf00      	nop
 801c130:	bf00      	nop
 801c132:	e7fd      	b.n	801c130 <prvDeleteTCB+0x58>
	}
 801c134:	bf00      	nop
 801c136:	3710      	adds	r7, #16
 801c138:	46bd      	mov	sp, r7
 801c13a:	bd80      	pop	{r7, pc}

0801c13c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 801c13c:	b480      	push	{r7}
 801c13e:	b083      	sub	sp, #12
 801c140:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801c142:	4b0c      	ldr	r3, [pc, #48]	@ (801c174 <prvResetNextTaskUnblockTime+0x38>)
 801c144:	681b      	ldr	r3, [r3, #0]
 801c146:	681b      	ldr	r3, [r3, #0]
 801c148:	2b00      	cmp	r3, #0
 801c14a:	d104      	bne.n	801c156 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 801c14c:	4b0a      	ldr	r3, [pc, #40]	@ (801c178 <prvResetNextTaskUnblockTime+0x3c>)
 801c14e:	f04f 32ff 	mov.w	r2, #4294967295
 801c152:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801c154:	e008      	b.n	801c168 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801c156:	4b07      	ldr	r3, [pc, #28]	@ (801c174 <prvResetNextTaskUnblockTime+0x38>)
 801c158:	681b      	ldr	r3, [r3, #0]
 801c15a:	68db      	ldr	r3, [r3, #12]
 801c15c:	68db      	ldr	r3, [r3, #12]
 801c15e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801c160:	687b      	ldr	r3, [r7, #4]
 801c162:	685b      	ldr	r3, [r3, #4]
 801c164:	4a04      	ldr	r2, [pc, #16]	@ (801c178 <prvResetNextTaskUnblockTime+0x3c>)
 801c166:	6013      	str	r3, [r2, #0]
}
 801c168:	bf00      	nop
 801c16a:	370c      	adds	r7, #12
 801c16c:	46bd      	mov	sp, r7
 801c16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c172:	4770      	bx	lr
 801c174:	2000fa90 	.word	0x2000fa90
 801c178:	2000faf8 	.word	0x2000faf8

0801c17c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801c17c:	b480      	push	{r7}
 801c17e:	b083      	sub	sp, #12
 801c180:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801c182:	4b0b      	ldr	r3, [pc, #44]	@ (801c1b0 <xTaskGetSchedulerState+0x34>)
 801c184:	681b      	ldr	r3, [r3, #0]
 801c186:	2b00      	cmp	r3, #0
 801c188:	d102      	bne.n	801c190 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801c18a:	2301      	movs	r3, #1
 801c18c:	607b      	str	r3, [r7, #4]
 801c18e:	e008      	b.n	801c1a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801c190:	4b08      	ldr	r3, [pc, #32]	@ (801c1b4 <xTaskGetSchedulerState+0x38>)
 801c192:	681b      	ldr	r3, [r3, #0]
 801c194:	2b00      	cmp	r3, #0
 801c196:	d102      	bne.n	801c19e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801c198:	2302      	movs	r3, #2
 801c19a:	607b      	str	r3, [r7, #4]
 801c19c:	e001      	b.n	801c1a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801c19e:	2300      	movs	r3, #0
 801c1a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801c1a2:	687b      	ldr	r3, [r7, #4]
	}
 801c1a4:	4618      	mov	r0, r3
 801c1a6:	370c      	adds	r7, #12
 801c1a8:	46bd      	mov	sp, r7
 801c1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c1ae:	4770      	bx	lr
 801c1b0:	2000fae4 	.word	0x2000fae4
 801c1b4:	2000fb00 	.word	0x2000fb00

0801c1b8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801c1b8:	b580      	push	{r7, lr}
 801c1ba:	b084      	sub	sp, #16
 801c1bc:	af00      	add	r7, sp, #0
 801c1be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801c1c0:	687b      	ldr	r3, [r7, #4]
 801c1c2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 801c1c4:	2300      	movs	r3, #0
 801c1c6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801c1c8:	687b      	ldr	r3, [r7, #4]
 801c1ca:	2b00      	cmp	r3, #0
 801c1cc:	d069      	beq.n	801c2a2 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801c1ce:	68bb      	ldr	r3, [r7, #8]
 801c1d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c1d2:	4b36      	ldr	r3, [pc, #216]	@ (801c2ac <xTaskPriorityInherit+0xf4>)
 801c1d4:	681b      	ldr	r3, [r3, #0]
 801c1d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c1d8:	429a      	cmp	r2, r3
 801c1da:	d259      	bcs.n	801c290 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801c1dc:	68bb      	ldr	r3, [r7, #8]
 801c1de:	699b      	ldr	r3, [r3, #24]
 801c1e0:	2b00      	cmp	r3, #0
 801c1e2:	db06      	blt.n	801c1f2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801c1e4:	4b31      	ldr	r3, [pc, #196]	@ (801c2ac <xTaskPriorityInherit+0xf4>)
 801c1e6:	681b      	ldr	r3, [r3, #0]
 801c1e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c1ea:	f1c3 0207 	rsb	r2, r3, #7
 801c1ee:	68bb      	ldr	r3, [r7, #8]
 801c1f0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801c1f2:	68bb      	ldr	r3, [r7, #8]
 801c1f4:	6959      	ldr	r1, [r3, #20]
 801c1f6:	68bb      	ldr	r3, [r7, #8]
 801c1f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c1fa:	4613      	mov	r3, r2
 801c1fc:	009b      	lsls	r3, r3, #2
 801c1fe:	4413      	add	r3, r2
 801c200:	009b      	lsls	r3, r3, #2
 801c202:	4a2b      	ldr	r2, [pc, #172]	@ (801c2b0 <xTaskPriorityInherit+0xf8>)
 801c204:	4413      	add	r3, r2
 801c206:	4299      	cmp	r1, r3
 801c208:	d13a      	bne.n	801c280 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801c20a:	68bb      	ldr	r3, [r7, #8]
 801c20c:	3304      	adds	r3, #4
 801c20e:	4618      	mov	r0, r3
 801c210:	f7fe f92e 	bl	801a470 <uxListRemove>
 801c214:	4603      	mov	r3, r0
 801c216:	2b00      	cmp	r3, #0
 801c218:	d115      	bne.n	801c246 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801c21a:	68bb      	ldr	r3, [r7, #8]
 801c21c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c21e:	4924      	ldr	r1, [pc, #144]	@ (801c2b0 <xTaskPriorityInherit+0xf8>)
 801c220:	4613      	mov	r3, r2
 801c222:	009b      	lsls	r3, r3, #2
 801c224:	4413      	add	r3, r2
 801c226:	009b      	lsls	r3, r3, #2
 801c228:	440b      	add	r3, r1
 801c22a:	681b      	ldr	r3, [r3, #0]
 801c22c:	2b00      	cmp	r3, #0
 801c22e:	d10a      	bne.n	801c246 <xTaskPriorityInherit+0x8e>
 801c230:	68bb      	ldr	r3, [r7, #8]
 801c232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c234:	2201      	movs	r2, #1
 801c236:	fa02 f303 	lsl.w	r3, r2, r3
 801c23a:	43da      	mvns	r2, r3
 801c23c:	4b1d      	ldr	r3, [pc, #116]	@ (801c2b4 <xTaskPriorityInherit+0xfc>)
 801c23e:	681b      	ldr	r3, [r3, #0]
 801c240:	4013      	ands	r3, r2
 801c242:	4a1c      	ldr	r2, [pc, #112]	@ (801c2b4 <xTaskPriorityInherit+0xfc>)
 801c244:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801c246:	4b19      	ldr	r3, [pc, #100]	@ (801c2ac <xTaskPriorityInherit+0xf4>)
 801c248:	681b      	ldr	r3, [r3, #0]
 801c24a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c24c:	68bb      	ldr	r3, [r7, #8]
 801c24e:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801c250:	68bb      	ldr	r3, [r7, #8]
 801c252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c254:	2201      	movs	r2, #1
 801c256:	409a      	lsls	r2, r3
 801c258:	4b16      	ldr	r3, [pc, #88]	@ (801c2b4 <xTaskPriorityInherit+0xfc>)
 801c25a:	681b      	ldr	r3, [r3, #0]
 801c25c:	4313      	orrs	r3, r2
 801c25e:	4a15      	ldr	r2, [pc, #84]	@ (801c2b4 <xTaskPriorityInherit+0xfc>)
 801c260:	6013      	str	r3, [r2, #0]
 801c262:	68bb      	ldr	r3, [r7, #8]
 801c264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c266:	4613      	mov	r3, r2
 801c268:	009b      	lsls	r3, r3, #2
 801c26a:	4413      	add	r3, r2
 801c26c:	009b      	lsls	r3, r3, #2
 801c26e:	4a10      	ldr	r2, [pc, #64]	@ (801c2b0 <xTaskPriorityInherit+0xf8>)
 801c270:	441a      	add	r2, r3
 801c272:	68bb      	ldr	r3, [r7, #8]
 801c274:	3304      	adds	r3, #4
 801c276:	4619      	mov	r1, r3
 801c278:	4610      	mov	r0, r2
 801c27a:	f7fe f89c 	bl	801a3b6 <vListInsertEnd>
 801c27e:	e004      	b.n	801c28a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801c280:	4b0a      	ldr	r3, [pc, #40]	@ (801c2ac <xTaskPriorityInherit+0xf4>)
 801c282:	681b      	ldr	r3, [r3, #0]
 801c284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c286:	68bb      	ldr	r3, [r7, #8]
 801c288:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801c28a:	2301      	movs	r3, #1
 801c28c:	60fb      	str	r3, [r7, #12]
 801c28e:	e008      	b.n	801c2a2 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801c290:	68bb      	ldr	r3, [r7, #8]
 801c292:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801c294:	4b05      	ldr	r3, [pc, #20]	@ (801c2ac <xTaskPriorityInherit+0xf4>)
 801c296:	681b      	ldr	r3, [r3, #0]
 801c298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c29a:	429a      	cmp	r2, r3
 801c29c:	d201      	bcs.n	801c2a2 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801c29e:	2301      	movs	r3, #1
 801c2a0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801c2a2:	68fb      	ldr	r3, [r7, #12]
	}
 801c2a4:	4618      	mov	r0, r3
 801c2a6:	3710      	adds	r7, #16
 801c2a8:	46bd      	mov	sp, r7
 801c2aa:	bd80      	pop	{r7, pc}
 801c2ac:	2000f9d8 	.word	0x2000f9d8
 801c2b0:	2000f9dc 	.word	0x2000f9dc
 801c2b4:	2000fae0 	.word	0x2000fae0

0801c2b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801c2b8:	b580      	push	{r7, lr}
 801c2ba:	b086      	sub	sp, #24
 801c2bc:	af00      	add	r7, sp, #0
 801c2be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801c2c4:	2300      	movs	r3, #0
 801c2c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801c2c8:	687b      	ldr	r3, [r7, #4]
 801c2ca:	2b00      	cmp	r3, #0
 801c2cc:	d074      	beq.n	801c3b8 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801c2ce:	4b3d      	ldr	r3, [pc, #244]	@ (801c3c4 <xTaskPriorityDisinherit+0x10c>)
 801c2d0:	681b      	ldr	r3, [r3, #0]
 801c2d2:	693a      	ldr	r2, [r7, #16]
 801c2d4:	429a      	cmp	r2, r3
 801c2d6:	d00d      	beq.n	801c2f4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 801c2d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c2dc:	b672      	cpsid	i
 801c2de:	f383 8811 	msr	BASEPRI, r3
 801c2e2:	f3bf 8f6f 	isb	sy
 801c2e6:	f3bf 8f4f 	dsb	sy
 801c2ea:	b662      	cpsie	i
 801c2ec:	60fb      	str	r3, [r7, #12]
}
 801c2ee:	bf00      	nop
 801c2f0:	bf00      	nop
 801c2f2:	e7fd      	b.n	801c2f0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 801c2f4:	693b      	ldr	r3, [r7, #16]
 801c2f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c2f8:	2b00      	cmp	r3, #0
 801c2fa:	d10d      	bne.n	801c318 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 801c2fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c300:	b672      	cpsid	i
 801c302:	f383 8811 	msr	BASEPRI, r3
 801c306:	f3bf 8f6f 	isb	sy
 801c30a:	f3bf 8f4f 	dsb	sy
 801c30e:	b662      	cpsie	i
 801c310:	60bb      	str	r3, [r7, #8]
}
 801c312:	bf00      	nop
 801c314:	bf00      	nop
 801c316:	e7fd      	b.n	801c314 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 801c318:	693b      	ldr	r3, [r7, #16]
 801c31a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c31c:	1e5a      	subs	r2, r3, #1
 801c31e:	693b      	ldr	r3, [r7, #16]
 801c320:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801c322:	693b      	ldr	r3, [r7, #16]
 801c324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c326:	693b      	ldr	r3, [r7, #16]
 801c328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c32a:	429a      	cmp	r2, r3
 801c32c:	d044      	beq.n	801c3b8 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801c32e:	693b      	ldr	r3, [r7, #16]
 801c330:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c332:	2b00      	cmp	r3, #0
 801c334:	d140      	bne.n	801c3b8 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801c336:	693b      	ldr	r3, [r7, #16]
 801c338:	3304      	adds	r3, #4
 801c33a:	4618      	mov	r0, r3
 801c33c:	f7fe f898 	bl	801a470 <uxListRemove>
 801c340:	4603      	mov	r3, r0
 801c342:	2b00      	cmp	r3, #0
 801c344:	d115      	bne.n	801c372 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801c346:	693b      	ldr	r3, [r7, #16]
 801c348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c34a:	491f      	ldr	r1, [pc, #124]	@ (801c3c8 <xTaskPriorityDisinherit+0x110>)
 801c34c:	4613      	mov	r3, r2
 801c34e:	009b      	lsls	r3, r3, #2
 801c350:	4413      	add	r3, r2
 801c352:	009b      	lsls	r3, r3, #2
 801c354:	440b      	add	r3, r1
 801c356:	681b      	ldr	r3, [r3, #0]
 801c358:	2b00      	cmp	r3, #0
 801c35a:	d10a      	bne.n	801c372 <xTaskPriorityDisinherit+0xba>
 801c35c:	693b      	ldr	r3, [r7, #16]
 801c35e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c360:	2201      	movs	r2, #1
 801c362:	fa02 f303 	lsl.w	r3, r2, r3
 801c366:	43da      	mvns	r2, r3
 801c368:	4b18      	ldr	r3, [pc, #96]	@ (801c3cc <xTaskPriorityDisinherit+0x114>)
 801c36a:	681b      	ldr	r3, [r3, #0]
 801c36c:	4013      	ands	r3, r2
 801c36e:	4a17      	ldr	r2, [pc, #92]	@ (801c3cc <xTaskPriorityDisinherit+0x114>)
 801c370:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801c372:	693b      	ldr	r3, [r7, #16]
 801c374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801c376:	693b      	ldr	r3, [r7, #16]
 801c378:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801c37a:	693b      	ldr	r3, [r7, #16]
 801c37c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c37e:	f1c3 0207 	rsb	r2, r3, #7
 801c382:	693b      	ldr	r3, [r7, #16]
 801c384:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801c386:	693b      	ldr	r3, [r7, #16]
 801c388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c38a:	2201      	movs	r2, #1
 801c38c:	409a      	lsls	r2, r3
 801c38e:	4b0f      	ldr	r3, [pc, #60]	@ (801c3cc <xTaskPriorityDisinherit+0x114>)
 801c390:	681b      	ldr	r3, [r3, #0]
 801c392:	4313      	orrs	r3, r2
 801c394:	4a0d      	ldr	r2, [pc, #52]	@ (801c3cc <xTaskPriorityDisinherit+0x114>)
 801c396:	6013      	str	r3, [r2, #0]
 801c398:	693b      	ldr	r3, [r7, #16]
 801c39a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c39c:	4613      	mov	r3, r2
 801c39e:	009b      	lsls	r3, r3, #2
 801c3a0:	4413      	add	r3, r2
 801c3a2:	009b      	lsls	r3, r3, #2
 801c3a4:	4a08      	ldr	r2, [pc, #32]	@ (801c3c8 <xTaskPriorityDisinherit+0x110>)
 801c3a6:	441a      	add	r2, r3
 801c3a8:	693b      	ldr	r3, [r7, #16]
 801c3aa:	3304      	adds	r3, #4
 801c3ac:	4619      	mov	r1, r3
 801c3ae:	4610      	mov	r0, r2
 801c3b0:	f7fe f801 	bl	801a3b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 801c3b4:	2301      	movs	r3, #1
 801c3b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801c3b8:	697b      	ldr	r3, [r7, #20]
	}
 801c3ba:	4618      	mov	r0, r3
 801c3bc:	3718      	adds	r7, #24
 801c3be:	46bd      	mov	sp, r7
 801c3c0:	bd80      	pop	{r7, pc}
 801c3c2:	bf00      	nop
 801c3c4:	2000f9d8 	.word	0x2000f9d8
 801c3c8:	2000f9dc 	.word	0x2000f9dc
 801c3cc:	2000fae0 	.word	0x2000fae0

0801c3d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801c3d0:	b580      	push	{r7, lr}
 801c3d2:	b088      	sub	sp, #32
 801c3d4:	af00      	add	r7, sp, #0
 801c3d6:	6078      	str	r0, [r7, #4]
 801c3d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801c3da:	687b      	ldr	r3, [r7, #4]
 801c3dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801c3de:	2301      	movs	r3, #1
 801c3e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801c3e2:	687b      	ldr	r3, [r7, #4]
 801c3e4:	2b00      	cmp	r3, #0
 801c3e6:	f000 8089 	beq.w	801c4fc <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801c3ea:	69bb      	ldr	r3, [r7, #24]
 801c3ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c3ee:	2b00      	cmp	r3, #0
 801c3f0:	d10d      	bne.n	801c40e <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 801c3f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c3f6:	b672      	cpsid	i
 801c3f8:	f383 8811 	msr	BASEPRI, r3
 801c3fc:	f3bf 8f6f 	isb	sy
 801c400:	f3bf 8f4f 	dsb	sy
 801c404:	b662      	cpsie	i
 801c406:	60fb      	str	r3, [r7, #12]
}
 801c408:	bf00      	nop
 801c40a:	bf00      	nop
 801c40c:	e7fd      	b.n	801c40a <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801c40e:	69bb      	ldr	r3, [r7, #24]
 801c410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c412:	683a      	ldr	r2, [r7, #0]
 801c414:	429a      	cmp	r2, r3
 801c416:	d902      	bls.n	801c41e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801c418:	683b      	ldr	r3, [r7, #0]
 801c41a:	61fb      	str	r3, [r7, #28]
 801c41c:	e002      	b.n	801c424 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801c41e:	69bb      	ldr	r3, [r7, #24]
 801c420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c422:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801c424:	69bb      	ldr	r3, [r7, #24]
 801c426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c428:	69fa      	ldr	r2, [r7, #28]
 801c42a:	429a      	cmp	r2, r3
 801c42c:	d066      	beq.n	801c4fc <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801c42e:	69bb      	ldr	r3, [r7, #24]
 801c430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c432:	697a      	ldr	r2, [r7, #20]
 801c434:	429a      	cmp	r2, r3
 801c436:	d161      	bne.n	801c4fc <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801c438:	4b32      	ldr	r3, [pc, #200]	@ (801c504 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 801c43a:	681b      	ldr	r3, [r3, #0]
 801c43c:	69ba      	ldr	r2, [r7, #24]
 801c43e:	429a      	cmp	r2, r3
 801c440:	d10d      	bne.n	801c45e <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 801c442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c446:	b672      	cpsid	i
 801c448:	f383 8811 	msr	BASEPRI, r3
 801c44c:	f3bf 8f6f 	isb	sy
 801c450:	f3bf 8f4f 	dsb	sy
 801c454:	b662      	cpsie	i
 801c456:	60bb      	str	r3, [r7, #8]
}
 801c458:	bf00      	nop
 801c45a:	bf00      	nop
 801c45c:	e7fd      	b.n	801c45a <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801c45e:	69bb      	ldr	r3, [r7, #24]
 801c460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c462:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801c464:	69bb      	ldr	r3, [r7, #24]
 801c466:	69fa      	ldr	r2, [r7, #28]
 801c468:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801c46a:	69bb      	ldr	r3, [r7, #24]
 801c46c:	699b      	ldr	r3, [r3, #24]
 801c46e:	2b00      	cmp	r3, #0
 801c470:	db04      	blt.n	801c47c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801c472:	69fb      	ldr	r3, [r7, #28]
 801c474:	f1c3 0207 	rsb	r2, r3, #7
 801c478:	69bb      	ldr	r3, [r7, #24]
 801c47a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801c47c:	69bb      	ldr	r3, [r7, #24]
 801c47e:	6959      	ldr	r1, [r3, #20]
 801c480:	693a      	ldr	r2, [r7, #16]
 801c482:	4613      	mov	r3, r2
 801c484:	009b      	lsls	r3, r3, #2
 801c486:	4413      	add	r3, r2
 801c488:	009b      	lsls	r3, r3, #2
 801c48a:	4a1f      	ldr	r2, [pc, #124]	@ (801c508 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 801c48c:	4413      	add	r3, r2
 801c48e:	4299      	cmp	r1, r3
 801c490:	d134      	bne.n	801c4fc <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801c492:	69bb      	ldr	r3, [r7, #24]
 801c494:	3304      	adds	r3, #4
 801c496:	4618      	mov	r0, r3
 801c498:	f7fd ffea 	bl	801a470 <uxListRemove>
 801c49c:	4603      	mov	r3, r0
 801c49e:	2b00      	cmp	r3, #0
 801c4a0:	d115      	bne.n	801c4ce <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801c4a2:	69bb      	ldr	r3, [r7, #24]
 801c4a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c4a6:	4918      	ldr	r1, [pc, #96]	@ (801c508 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 801c4a8:	4613      	mov	r3, r2
 801c4aa:	009b      	lsls	r3, r3, #2
 801c4ac:	4413      	add	r3, r2
 801c4ae:	009b      	lsls	r3, r3, #2
 801c4b0:	440b      	add	r3, r1
 801c4b2:	681b      	ldr	r3, [r3, #0]
 801c4b4:	2b00      	cmp	r3, #0
 801c4b6:	d10a      	bne.n	801c4ce <vTaskPriorityDisinheritAfterTimeout+0xfe>
 801c4b8:	69bb      	ldr	r3, [r7, #24]
 801c4ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c4bc:	2201      	movs	r2, #1
 801c4be:	fa02 f303 	lsl.w	r3, r2, r3
 801c4c2:	43da      	mvns	r2, r3
 801c4c4:	4b11      	ldr	r3, [pc, #68]	@ (801c50c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801c4c6:	681b      	ldr	r3, [r3, #0]
 801c4c8:	4013      	ands	r3, r2
 801c4ca:	4a10      	ldr	r2, [pc, #64]	@ (801c50c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801c4cc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801c4ce:	69bb      	ldr	r3, [r7, #24]
 801c4d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c4d2:	2201      	movs	r2, #1
 801c4d4:	409a      	lsls	r2, r3
 801c4d6:	4b0d      	ldr	r3, [pc, #52]	@ (801c50c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801c4d8:	681b      	ldr	r3, [r3, #0]
 801c4da:	4313      	orrs	r3, r2
 801c4dc:	4a0b      	ldr	r2, [pc, #44]	@ (801c50c <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801c4de:	6013      	str	r3, [r2, #0]
 801c4e0:	69bb      	ldr	r3, [r7, #24]
 801c4e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801c4e4:	4613      	mov	r3, r2
 801c4e6:	009b      	lsls	r3, r3, #2
 801c4e8:	4413      	add	r3, r2
 801c4ea:	009b      	lsls	r3, r3, #2
 801c4ec:	4a06      	ldr	r2, [pc, #24]	@ (801c508 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 801c4ee:	441a      	add	r2, r3
 801c4f0:	69bb      	ldr	r3, [r7, #24]
 801c4f2:	3304      	adds	r3, #4
 801c4f4:	4619      	mov	r1, r3
 801c4f6:	4610      	mov	r0, r2
 801c4f8:	f7fd ff5d 	bl	801a3b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801c4fc:	bf00      	nop
 801c4fe:	3720      	adds	r7, #32
 801c500:	46bd      	mov	sp, r7
 801c502:	bd80      	pop	{r7, pc}
 801c504:	2000f9d8 	.word	0x2000f9d8
 801c508:	2000f9dc 	.word	0x2000f9dc
 801c50c:	2000fae0 	.word	0x2000fae0

0801c510 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 801c510:	b480      	push	{r7}
 801c512:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801c514:	4b07      	ldr	r3, [pc, #28]	@ (801c534 <pvTaskIncrementMutexHeldCount+0x24>)
 801c516:	681b      	ldr	r3, [r3, #0]
 801c518:	2b00      	cmp	r3, #0
 801c51a:	d004      	beq.n	801c526 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801c51c:	4b05      	ldr	r3, [pc, #20]	@ (801c534 <pvTaskIncrementMutexHeldCount+0x24>)
 801c51e:	681b      	ldr	r3, [r3, #0]
 801c520:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801c522:	3201      	adds	r2, #1
 801c524:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 801c526:	4b03      	ldr	r3, [pc, #12]	@ (801c534 <pvTaskIncrementMutexHeldCount+0x24>)
 801c528:	681b      	ldr	r3, [r3, #0]
	}
 801c52a:	4618      	mov	r0, r3
 801c52c:	46bd      	mov	sp, r7
 801c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c532:	4770      	bx	lr
 801c534:	2000f9d8 	.word	0x2000f9d8

0801c538 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801c538:	b580      	push	{r7, lr}
 801c53a:	b084      	sub	sp, #16
 801c53c:	af00      	add	r7, sp, #0
 801c53e:	6078      	str	r0, [r7, #4]
 801c540:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801c542:	4b29      	ldr	r3, [pc, #164]	@ (801c5e8 <prvAddCurrentTaskToDelayedList+0xb0>)
 801c544:	681b      	ldr	r3, [r3, #0]
 801c546:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801c548:	4b28      	ldr	r3, [pc, #160]	@ (801c5ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801c54a:	681b      	ldr	r3, [r3, #0]
 801c54c:	3304      	adds	r3, #4
 801c54e:	4618      	mov	r0, r3
 801c550:	f7fd ff8e 	bl	801a470 <uxListRemove>
 801c554:	4603      	mov	r3, r0
 801c556:	2b00      	cmp	r3, #0
 801c558:	d10b      	bne.n	801c572 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 801c55a:	4b24      	ldr	r3, [pc, #144]	@ (801c5ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801c55c:	681b      	ldr	r3, [r3, #0]
 801c55e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c560:	2201      	movs	r2, #1
 801c562:	fa02 f303 	lsl.w	r3, r2, r3
 801c566:	43da      	mvns	r2, r3
 801c568:	4b21      	ldr	r3, [pc, #132]	@ (801c5f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 801c56a:	681b      	ldr	r3, [r3, #0]
 801c56c:	4013      	ands	r3, r2
 801c56e:	4a20      	ldr	r2, [pc, #128]	@ (801c5f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 801c570:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801c572:	687b      	ldr	r3, [r7, #4]
 801c574:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c578:	d10a      	bne.n	801c590 <prvAddCurrentTaskToDelayedList+0x58>
 801c57a:	683b      	ldr	r3, [r7, #0]
 801c57c:	2b00      	cmp	r3, #0
 801c57e:	d007      	beq.n	801c590 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801c580:	4b1a      	ldr	r3, [pc, #104]	@ (801c5ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801c582:	681b      	ldr	r3, [r3, #0]
 801c584:	3304      	adds	r3, #4
 801c586:	4619      	mov	r1, r3
 801c588:	481a      	ldr	r0, [pc, #104]	@ (801c5f4 <prvAddCurrentTaskToDelayedList+0xbc>)
 801c58a:	f7fd ff14 	bl	801a3b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801c58e:	e026      	b.n	801c5de <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801c590:	68fa      	ldr	r2, [r7, #12]
 801c592:	687b      	ldr	r3, [r7, #4]
 801c594:	4413      	add	r3, r2
 801c596:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 801c598:	4b14      	ldr	r3, [pc, #80]	@ (801c5ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801c59a:	681b      	ldr	r3, [r3, #0]
 801c59c:	68ba      	ldr	r2, [r7, #8]
 801c59e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801c5a0:	68ba      	ldr	r2, [r7, #8]
 801c5a2:	68fb      	ldr	r3, [r7, #12]
 801c5a4:	429a      	cmp	r2, r3
 801c5a6:	d209      	bcs.n	801c5bc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801c5a8:	4b13      	ldr	r3, [pc, #76]	@ (801c5f8 <prvAddCurrentTaskToDelayedList+0xc0>)
 801c5aa:	681a      	ldr	r2, [r3, #0]
 801c5ac:	4b0f      	ldr	r3, [pc, #60]	@ (801c5ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801c5ae:	681b      	ldr	r3, [r3, #0]
 801c5b0:	3304      	adds	r3, #4
 801c5b2:	4619      	mov	r1, r3
 801c5b4:	4610      	mov	r0, r2
 801c5b6:	f7fd ff22 	bl	801a3fe <vListInsert>
}
 801c5ba:	e010      	b.n	801c5de <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801c5bc:	4b0f      	ldr	r3, [pc, #60]	@ (801c5fc <prvAddCurrentTaskToDelayedList+0xc4>)
 801c5be:	681a      	ldr	r2, [r3, #0]
 801c5c0:	4b0a      	ldr	r3, [pc, #40]	@ (801c5ec <prvAddCurrentTaskToDelayedList+0xb4>)
 801c5c2:	681b      	ldr	r3, [r3, #0]
 801c5c4:	3304      	adds	r3, #4
 801c5c6:	4619      	mov	r1, r3
 801c5c8:	4610      	mov	r0, r2
 801c5ca:	f7fd ff18 	bl	801a3fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801c5ce:	4b0c      	ldr	r3, [pc, #48]	@ (801c600 <prvAddCurrentTaskToDelayedList+0xc8>)
 801c5d0:	681b      	ldr	r3, [r3, #0]
 801c5d2:	68ba      	ldr	r2, [r7, #8]
 801c5d4:	429a      	cmp	r2, r3
 801c5d6:	d202      	bcs.n	801c5de <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801c5d8:	4a09      	ldr	r2, [pc, #36]	@ (801c600 <prvAddCurrentTaskToDelayedList+0xc8>)
 801c5da:	68bb      	ldr	r3, [r7, #8]
 801c5dc:	6013      	str	r3, [r2, #0]
}
 801c5de:	bf00      	nop
 801c5e0:	3710      	adds	r7, #16
 801c5e2:	46bd      	mov	sp, r7
 801c5e4:	bd80      	pop	{r7, pc}
 801c5e6:	bf00      	nop
 801c5e8:	2000fadc 	.word	0x2000fadc
 801c5ec:	2000f9d8 	.word	0x2000f9d8
 801c5f0:	2000fae0 	.word	0x2000fae0
 801c5f4:	2000fac4 	.word	0x2000fac4
 801c5f8:	2000fa94 	.word	0x2000fa94
 801c5fc:	2000fa90 	.word	0x2000fa90
 801c600:	2000faf8 	.word	0x2000faf8

0801c604 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801c604:	b480      	push	{r7}
 801c606:	b085      	sub	sp, #20
 801c608:	af00      	add	r7, sp, #0
 801c60a:	60f8      	str	r0, [r7, #12]
 801c60c:	60b9      	str	r1, [r7, #8]
 801c60e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801c610:	68fb      	ldr	r3, [r7, #12]
 801c612:	3b04      	subs	r3, #4
 801c614:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801c616:	68fb      	ldr	r3, [r7, #12]
 801c618:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801c61c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801c61e:	68fb      	ldr	r3, [r7, #12]
 801c620:	3b04      	subs	r3, #4
 801c622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801c624:	68bb      	ldr	r3, [r7, #8]
 801c626:	f023 0201 	bic.w	r2, r3, #1
 801c62a:	68fb      	ldr	r3, [r7, #12]
 801c62c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801c62e:	68fb      	ldr	r3, [r7, #12]
 801c630:	3b04      	subs	r3, #4
 801c632:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801c634:	4a0c      	ldr	r2, [pc, #48]	@ (801c668 <pxPortInitialiseStack+0x64>)
 801c636:	68fb      	ldr	r3, [r7, #12]
 801c638:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801c63a:	68fb      	ldr	r3, [r7, #12]
 801c63c:	3b14      	subs	r3, #20
 801c63e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801c640:	687a      	ldr	r2, [r7, #4]
 801c642:	68fb      	ldr	r3, [r7, #12]
 801c644:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801c646:	68fb      	ldr	r3, [r7, #12]
 801c648:	3b04      	subs	r3, #4
 801c64a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 801c64c:	68fb      	ldr	r3, [r7, #12]
 801c64e:	f06f 0202 	mvn.w	r2, #2
 801c652:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801c654:	68fb      	ldr	r3, [r7, #12]
 801c656:	3b20      	subs	r3, #32
 801c658:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801c65a:	68fb      	ldr	r3, [r7, #12]
}
 801c65c:	4618      	mov	r0, r3
 801c65e:	3714      	adds	r7, #20
 801c660:	46bd      	mov	sp, r7
 801c662:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c666:	4770      	bx	lr
 801c668:	0801c66d 	.word	0x0801c66d

0801c66c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801c66c:	b480      	push	{r7}
 801c66e:	b085      	sub	sp, #20
 801c670:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801c672:	2300      	movs	r3, #0
 801c674:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801c676:	4b15      	ldr	r3, [pc, #84]	@ (801c6cc <prvTaskExitError+0x60>)
 801c678:	681b      	ldr	r3, [r3, #0]
 801c67a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c67e:	d00d      	beq.n	801c69c <prvTaskExitError+0x30>
	__asm volatile
 801c680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c684:	b672      	cpsid	i
 801c686:	f383 8811 	msr	BASEPRI, r3
 801c68a:	f3bf 8f6f 	isb	sy
 801c68e:	f3bf 8f4f 	dsb	sy
 801c692:	b662      	cpsie	i
 801c694:	60fb      	str	r3, [r7, #12]
}
 801c696:	bf00      	nop
 801c698:	bf00      	nop
 801c69a:	e7fd      	b.n	801c698 <prvTaskExitError+0x2c>
	__asm volatile
 801c69c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c6a0:	b672      	cpsid	i
 801c6a2:	f383 8811 	msr	BASEPRI, r3
 801c6a6:	f3bf 8f6f 	isb	sy
 801c6aa:	f3bf 8f4f 	dsb	sy
 801c6ae:	b662      	cpsie	i
 801c6b0:	60bb      	str	r3, [r7, #8]
}
 801c6b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801c6b4:	bf00      	nop
 801c6b6:	687b      	ldr	r3, [r7, #4]
 801c6b8:	2b00      	cmp	r3, #0
 801c6ba:	d0fc      	beq.n	801c6b6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801c6bc:	bf00      	nop
 801c6be:	bf00      	nop
 801c6c0:	3714      	adds	r7, #20
 801c6c2:	46bd      	mov	sp, r7
 801c6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6c8:	4770      	bx	lr
 801c6ca:	bf00      	nop
 801c6cc:	20000074 	.word	0x20000074

0801c6d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 801c6d0:	4b07      	ldr	r3, [pc, #28]	@ (801c6f0 <pxCurrentTCBConst2>)
 801c6d2:	6819      	ldr	r1, [r3, #0]
 801c6d4:	6808      	ldr	r0, [r1, #0]
 801c6d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6da:	f380 8809 	msr	PSP, r0
 801c6de:	f3bf 8f6f 	isb	sy
 801c6e2:	f04f 0000 	mov.w	r0, #0
 801c6e6:	f380 8811 	msr	BASEPRI, r0
 801c6ea:	4770      	bx	lr
 801c6ec:	f3af 8000 	nop.w

0801c6f0 <pxCurrentTCBConst2>:
 801c6f0:	2000f9d8 	.word	0x2000f9d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 801c6f4:	bf00      	nop
 801c6f6:	bf00      	nop

0801c6f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 801c6f8:	4808      	ldr	r0, [pc, #32]	@ (801c71c <prvPortStartFirstTask+0x24>)
 801c6fa:	6800      	ldr	r0, [r0, #0]
 801c6fc:	6800      	ldr	r0, [r0, #0]
 801c6fe:	f380 8808 	msr	MSP, r0
 801c702:	f04f 0000 	mov.w	r0, #0
 801c706:	f380 8814 	msr	CONTROL, r0
 801c70a:	b662      	cpsie	i
 801c70c:	b661      	cpsie	f
 801c70e:	f3bf 8f4f 	dsb	sy
 801c712:	f3bf 8f6f 	isb	sy
 801c716:	df00      	svc	0
 801c718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801c71a:	bf00      	nop
 801c71c:	e000ed08 	.word	0xe000ed08

0801c720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 801c720:	b580      	push	{r7, lr}
 801c722:	b084      	sub	sp, #16
 801c724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801c726:	4b37      	ldr	r3, [pc, #220]	@ (801c804 <xPortStartScheduler+0xe4>)
 801c728:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801c72a:	68fb      	ldr	r3, [r7, #12]
 801c72c:	781b      	ldrb	r3, [r3, #0]
 801c72e:	b2db      	uxtb	r3, r3
 801c730:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 801c732:	68fb      	ldr	r3, [r7, #12]
 801c734:	22ff      	movs	r2, #255	@ 0xff
 801c736:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801c738:	68fb      	ldr	r3, [r7, #12]
 801c73a:	781b      	ldrb	r3, [r3, #0]
 801c73c:	b2db      	uxtb	r3, r3
 801c73e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 801c740:	78fb      	ldrb	r3, [r7, #3]
 801c742:	b2db      	uxtb	r3, r3
 801c744:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801c748:	b2da      	uxtb	r2, r3
 801c74a:	4b2f      	ldr	r3, [pc, #188]	@ (801c808 <xPortStartScheduler+0xe8>)
 801c74c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801c74e:	4b2f      	ldr	r3, [pc, #188]	@ (801c80c <xPortStartScheduler+0xec>)
 801c750:	2207      	movs	r2, #7
 801c752:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801c754:	e009      	b.n	801c76a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 801c756:	4b2d      	ldr	r3, [pc, #180]	@ (801c80c <xPortStartScheduler+0xec>)
 801c758:	681b      	ldr	r3, [r3, #0]
 801c75a:	3b01      	subs	r3, #1
 801c75c:	4a2b      	ldr	r2, [pc, #172]	@ (801c80c <xPortStartScheduler+0xec>)
 801c75e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 801c760:	78fb      	ldrb	r3, [r7, #3]
 801c762:	b2db      	uxtb	r3, r3
 801c764:	005b      	lsls	r3, r3, #1
 801c766:	b2db      	uxtb	r3, r3
 801c768:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801c76a:	78fb      	ldrb	r3, [r7, #3]
 801c76c:	b2db      	uxtb	r3, r3
 801c76e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801c772:	2b80      	cmp	r3, #128	@ 0x80
 801c774:	d0ef      	beq.n	801c756 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801c776:	4b25      	ldr	r3, [pc, #148]	@ (801c80c <xPortStartScheduler+0xec>)
 801c778:	681b      	ldr	r3, [r3, #0]
 801c77a:	f1c3 0307 	rsb	r3, r3, #7
 801c77e:	2b04      	cmp	r3, #4
 801c780:	d00d      	beq.n	801c79e <xPortStartScheduler+0x7e>
	__asm volatile
 801c782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c786:	b672      	cpsid	i
 801c788:	f383 8811 	msr	BASEPRI, r3
 801c78c:	f3bf 8f6f 	isb	sy
 801c790:	f3bf 8f4f 	dsb	sy
 801c794:	b662      	cpsie	i
 801c796:	60bb      	str	r3, [r7, #8]
}
 801c798:	bf00      	nop
 801c79a:	bf00      	nop
 801c79c:	e7fd      	b.n	801c79a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801c79e:	4b1b      	ldr	r3, [pc, #108]	@ (801c80c <xPortStartScheduler+0xec>)
 801c7a0:	681b      	ldr	r3, [r3, #0]
 801c7a2:	021b      	lsls	r3, r3, #8
 801c7a4:	4a19      	ldr	r2, [pc, #100]	@ (801c80c <xPortStartScheduler+0xec>)
 801c7a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 801c7a8:	4b18      	ldr	r3, [pc, #96]	@ (801c80c <xPortStartScheduler+0xec>)
 801c7aa:	681b      	ldr	r3, [r3, #0]
 801c7ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 801c7b0:	4a16      	ldr	r2, [pc, #88]	@ (801c80c <xPortStartScheduler+0xec>)
 801c7b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801c7b4:	687b      	ldr	r3, [r7, #4]
 801c7b6:	b2da      	uxtb	r2, r3
 801c7b8:	68fb      	ldr	r3, [r7, #12]
 801c7ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801c7bc:	4b14      	ldr	r3, [pc, #80]	@ (801c810 <xPortStartScheduler+0xf0>)
 801c7be:	681b      	ldr	r3, [r3, #0]
 801c7c0:	4a13      	ldr	r2, [pc, #76]	@ (801c810 <xPortStartScheduler+0xf0>)
 801c7c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 801c7c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 801c7c8:	4b11      	ldr	r3, [pc, #68]	@ (801c810 <xPortStartScheduler+0xf0>)
 801c7ca:	681b      	ldr	r3, [r3, #0]
 801c7cc:	4a10      	ldr	r2, [pc, #64]	@ (801c810 <xPortStartScheduler+0xf0>)
 801c7ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 801c7d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801c7d4:	f000 f8dc 	bl	801c990 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801c7d8:	4b0e      	ldr	r3, [pc, #56]	@ (801c814 <xPortStartScheduler+0xf4>)
 801c7da:	2200      	movs	r2, #0
 801c7dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801c7de:	f000 f8fb 	bl	801c9d8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801c7e2:	4b0d      	ldr	r3, [pc, #52]	@ (801c818 <xPortStartScheduler+0xf8>)
 801c7e4:	681b      	ldr	r3, [r3, #0]
 801c7e6:	4a0c      	ldr	r2, [pc, #48]	@ (801c818 <xPortStartScheduler+0xf8>)
 801c7e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801c7ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801c7ee:	f7ff ff83 	bl	801c6f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801c7f2:	f7ff fa4d 	bl	801bc90 <vTaskSwitchContext>
	prvTaskExitError();
 801c7f6:	f7ff ff39 	bl	801c66c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801c7fa:	2300      	movs	r3, #0
}
 801c7fc:	4618      	mov	r0, r3
 801c7fe:	3710      	adds	r7, #16
 801c800:	46bd      	mov	sp, r7
 801c802:	bd80      	pop	{r7, pc}
 801c804:	e000e400 	.word	0xe000e400
 801c808:	2000fb04 	.word	0x2000fb04
 801c80c:	2000fb08 	.word	0x2000fb08
 801c810:	e000ed20 	.word	0xe000ed20
 801c814:	20000074 	.word	0x20000074
 801c818:	e000ef34 	.word	0xe000ef34

0801c81c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801c81c:	b480      	push	{r7}
 801c81e:	b083      	sub	sp, #12
 801c820:	af00      	add	r7, sp, #0
	__asm volatile
 801c822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c826:	b672      	cpsid	i
 801c828:	f383 8811 	msr	BASEPRI, r3
 801c82c:	f3bf 8f6f 	isb	sy
 801c830:	f3bf 8f4f 	dsb	sy
 801c834:	b662      	cpsie	i
 801c836:	607b      	str	r3, [r7, #4]
}
 801c838:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801c83a:	4b11      	ldr	r3, [pc, #68]	@ (801c880 <vPortEnterCritical+0x64>)
 801c83c:	681b      	ldr	r3, [r3, #0]
 801c83e:	3301      	adds	r3, #1
 801c840:	4a0f      	ldr	r2, [pc, #60]	@ (801c880 <vPortEnterCritical+0x64>)
 801c842:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801c844:	4b0e      	ldr	r3, [pc, #56]	@ (801c880 <vPortEnterCritical+0x64>)
 801c846:	681b      	ldr	r3, [r3, #0]
 801c848:	2b01      	cmp	r3, #1
 801c84a:	d112      	bne.n	801c872 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801c84c:	4b0d      	ldr	r3, [pc, #52]	@ (801c884 <vPortEnterCritical+0x68>)
 801c84e:	681b      	ldr	r3, [r3, #0]
 801c850:	b2db      	uxtb	r3, r3
 801c852:	2b00      	cmp	r3, #0
 801c854:	d00d      	beq.n	801c872 <vPortEnterCritical+0x56>
	__asm volatile
 801c856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c85a:	b672      	cpsid	i
 801c85c:	f383 8811 	msr	BASEPRI, r3
 801c860:	f3bf 8f6f 	isb	sy
 801c864:	f3bf 8f4f 	dsb	sy
 801c868:	b662      	cpsie	i
 801c86a:	603b      	str	r3, [r7, #0]
}
 801c86c:	bf00      	nop
 801c86e:	bf00      	nop
 801c870:	e7fd      	b.n	801c86e <vPortEnterCritical+0x52>
	}
}
 801c872:	bf00      	nop
 801c874:	370c      	adds	r7, #12
 801c876:	46bd      	mov	sp, r7
 801c878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c87c:	4770      	bx	lr
 801c87e:	bf00      	nop
 801c880:	20000074 	.word	0x20000074
 801c884:	e000ed04 	.word	0xe000ed04

0801c888 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801c888:	b480      	push	{r7}
 801c88a:	b083      	sub	sp, #12
 801c88c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801c88e:	4b13      	ldr	r3, [pc, #76]	@ (801c8dc <vPortExitCritical+0x54>)
 801c890:	681b      	ldr	r3, [r3, #0]
 801c892:	2b00      	cmp	r3, #0
 801c894:	d10d      	bne.n	801c8b2 <vPortExitCritical+0x2a>
	__asm volatile
 801c896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c89a:	b672      	cpsid	i
 801c89c:	f383 8811 	msr	BASEPRI, r3
 801c8a0:	f3bf 8f6f 	isb	sy
 801c8a4:	f3bf 8f4f 	dsb	sy
 801c8a8:	b662      	cpsie	i
 801c8aa:	607b      	str	r3, [r7, #4]
}
 801c8ac:	bf00      	nop
 801c8ae:	bf00      	nop
 801c8b0:	e7fd      	b.n	801c8ae <vPortExitCritical+0x26>
	uxCriticalNesting--;
 801c8b2:	4b0a      	ldr	r3, [pc, #40]	@ (801c8dc <vPortExitCritical+0x54>)
 801c8b4:	681b      	ldr	r3, [r3, #0]
 801c8b6:	3b01      	subs	r3, #1
 801c8b8:	4a08      	ldr	r2, [pc, #32]	@ (801c8dc <vPortExitCritical+0x54>)
 801c8ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801c8bc:	4b07      	ldr	r3, [pc, #28]	@ (801c8dc <vPortExitCritical+0x54>)
 801c8be:	681b      	ldr	r3, [r3, #0]
 801c8c0:	2b00      	cmp	r3, #0
 801c8c2:	d105      	bne.n	801c8d0 <vPortExitCritical+0x48>
 801c8c4:	2300      	movs	r3, #0
 801c8c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 801c8c8:	683b      	ldr	r3, [r7, #0]
 801c8ca:	f383 8811 	msr	BASEPRI, r3
}
 801c8ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 801c8d0:	bf00      	nop
 801c8d2:	370c      	adds	r7, #12
 801c8d4:	46bd      	mov	sp, r7
 801c8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c8da:	4770      	bx	lr
 801c8dc:	20000074 	.word	0x20000074

0801c8e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 801c8e0:	f3ef 8009 	mrs	r0, PSP
 801c8e4:	f3bf 8f6f 	isb	sy
 801c8e8:	4b15      	ldr	r3, [pc, #84]	@ (801c940 <pxCurrentTCBConst>)
 801c8ea:	681a      	ldr	r2, [r3, #0]
 801c8ec:	f01e 0f10 	tst.w	lr, #16
 801c8f0:	bf08      	it	eq
 801c8f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 801c8f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c8fa:	6010      	str	r0, [r2, #0]
 801c8fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 801c900:	f04f 0050 	mov.w	r0, #80	@ 0x50
 801c904:	b672      	cpsid	i
 801c906:	f380 8811 	msr	BASEPRI, r0
 801c90a:	f3bf 8f4f 	dsb	sy
 801c90e:	f3bf 8f6f 	isb	sy
 801c912:	b662      	cpsie	i
 801c914:	f7ff f9bc 	bl	801bc90 <vTaskSwitchContext>
 801c918:	f04f 0000 	mov.w	r0, #0
 801c91c:	f380 8811 	msr	BASEPRI, r0
 801c920:	bc09      	pop	{r0, r3}
 801c922:	6819      	ldr	r1, [r3, #0]
 801c924:	6808      	ldr	r0, [r1, #0]
 801c926:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c92a:	f01e 0f10 	tst.w	lr, #16
 801c92e:	bf08      	it	eq
 801c930:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 801c934:	f380 8809 	msr	PSP, r0
 801c938:	f3bf 8f6f 	isb	sy
 801c93c:	4770      	bx	lr
 801c93e:	bf00      	nop

0801c940 <pxCurrentTCBConst>:
 801c940:	2000f9d8 	.word	0x2000f9d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 801c944:	bf00      	nop
 801c946:	bf00      	nop

0801c948 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 801c948:	b580      	push	{r7, lr}
 801c94a:	b082      	sub	sp, #8
 801c94c:	af00      	add	r7, sp, #0
	__asm volatile
 801c94e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801c952:	b672      	cpsid	i
 801c954:	f383 8811 	msr	BASEPRI, r3
 801c958:	f3bf 8f6f 	isb	sy
 801c95c:	f3bf 8f4f 	dsb	sy
 801c960:	b662      	cpsie	i
 801c962:	607b      	str	r3, [r7, #4]
}
 801c964:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 801c966:	f7ff f8d7 	bl	801bb18 <xTaskIncrementTick>
 801c96a:	4603      	mov	r3, r0
 801c96c:	2b00      	cmp	r3, #0
 801c96e:	d003      	beq.n	801c978 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801c970:	4b06      	ldr	r3, [pc, #24]	@ (801c98c <SysTick_Handler+0x44>)
 801c972:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801c976:	601a      	str	r2, [r3, #0]
 801c978:	2300      	movs	r3, #0
 801c97a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801c97c:	683b      	ldr	r3, [r7, #0]
 801c97e:	f383 8811 	msr	BASEPRI, r3
}
 801c982:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 801c984:	bf00      	nop
 801c986:	3708      	adds	r7, #8
 801c988:	46bd      	mov	sp, r7
 801c98a:	bd80      	pop	{r7, pc}
 801c98c:	e000ed04 	.word	0xe000ed04

0801c990 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801c990:	b480      	push	{r7}
 801c992:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 801c994:	4b0b      	ldr	r3, [pc, #44]	@ (801c9c4 <vPortSetupTimerInterrupt+0x34>)
 801c996:	2200      	movs	r2, #0
 801c998:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 801c99a:	4b0b      	ldr	r3, [pc, #44]	@ (801c9c8 <vPortSetupTimerInterrupt+0x38>)
 801c99c:	2200      	movs	r2, #0
 801c99e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801c9a0:	4b0a      	ldr	r3, [pc, #40]	@ (801c9cc <vPortSetupTimerInterrupt+0x3c>)
 801c9a2:	681b      	ldr	r3, [r3, #0]
 801c9a4:	4a0a      	ldr	r2, [pc, #40]	@ (801c9d0 <vPortSetupTimerInterrupt+0x40>)
 801c9a6:	fba2 2303 	umull	r2, r3, r2, r3
 801c9aa:	099b      	lsrs	r3, r3, #6
 801c9ac:	4a09      	ldr	r2, [pc, #36]	@ (801c9d4 <vPortSetupTimerInterrupt+0x44>)
 801c9ae:	3b01      	subs	r3, #1
 801c9b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801c9b2:	4b04      	ldr	r3, [pc, #16]	@ (801c9c4 <vPortSetupTimerInterrupt+0x34>)
 801c9b4:	2207      	movs	r2, #7
 801c9b6:	601a      	str	r2, [r3, #0]
}
 801c9b8:	bf00      	nop
 801c9ba:	46bd      	mov	sp, r7
 801c9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c9c0:	4770      	bx	lr
 801c9c2:	bf00      	nop
 801c9c4:	e000e010 	.word	0xe000e010
 801c9c8:	e000e018 	.word	0xe000e018
 801c9cc:	20000008 	.word	0x20000008
 801c9d0:	10624dd3 	.word	0x10624dd3
 801c9d4:	e000e014 	.word	0xe000e014

0801c9d8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 801c9d8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 801c9e8 <vPortEnableVFP+0x10>
 801c9dc:	6801      	ldr	r1, [r0, #0]
 801c9de:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801c9e2:	6001      	str	r1, [r0, #0]
 801c9e4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801c9e6:	bf00      	nop
 801c9e8:	e000ed88 	.word	0xe000ed88

0801c9ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801c9ec:	b480      	push	{r7}
 801c9ee:	b085      	sub	sp, #20
 801c9f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801c9f2:	f3ef 8305 	mrs	r3, IPSR
 801c9f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 801c9f8:	68fb      	ldr	r3, [r7, #12]
 801c9fa:	2b0f      	cmp	r3, #15
 801c9fc:	d917      	bls.n	801ca2e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801c9fe:	4a1a      	ldr	r2, [pc, #104]	@ (801ca68 <vPortValidateInterruptPriority+0x7c>)
 801ca00:	68fb      	ldr	r3, [r7, #12]
 801ca02:	4413      	add	r3, r2
 801ca04:	781b      	ldrb	r3, [r3, #0]
 801ca06:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 801ca08:	4b18      	ldr	r3, [pc, #96]	@ (801ca6c <vPortValidateInterruptPriority+0x80>)
 801ca0a:	781b      	ldrb	r3, [r3, #0]
 801ca0c:	7afa      	ldrb	r2, [r7, #11]
 801ca0e:	429a      	cmp	r2, r3
 801ca10:	d20d      	bcs.n	801ca2e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 801ca12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ca16:	b672      	cpsid	i
 801ca18:	f383 8811 	msr	BASEPRI, r3
 801ca1c:	f3bf 8f6f 	isb	sy
 801ca20:	f3bf 8f4f 	dsb	sy
 801ca24:	b662      	cpsie	i
 801ca26:	607b      	str	r3, [r7, #4]
}
 801ca28:	bf00      	nop
 801ca2a:	bf00      	nop
 801ca2c:	e7fd      	b.n	801ca2a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801ca2e:	4b10      	ldr	r3, [pc, #64]	@ (801ca70 <vPortValidateInterruptPriority+0x84>)
 801ca30:	681b      	ldr	r3, [r3, #0]
 801ca32:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801ca36:	4b0f      	ldr	r3, [pc, #60]	@ (801ca74 <vPortValidateInterruptPriority+0x88>)
 801ca38:	681b      	ldr	r3, [r3, #0]
 801ca3a:	429a      	cmp	r2, r3
 801ca3c:	d90d      	bls.n	801ca5a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801ca3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801ca42:	b672      	cpsid	i
 801ca44:	f383 8811 	msr	BASEPRI, r3
 801ca48:	f3bf 8f6f 	isb	sy
 801ca4c:	f3bf 8f4f 	dsb	sy
 801ca50:	b662      	cpsie	i
 801ca52:	603b      	str	r3, [r7, #0]
}
 801ca54:	bf00      	nop
 801ca56:	bf00      	nop
 801ca58:	e7fd      	b.n	801ca56 <vPortValidateInterruptPriority+0x6a>
	}
 801ca5a:	bf00      	nop
 801ca5c:	3714      	adds	r7, #20
 801ca5e:	46bd      	mov	sp, r7
 801ca60:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ca64:	4770      	bx	lr
 801ca66:	bf00      	nop
 801ca68:	e000e3f0 	.word	0xe000e3f0
 801ca6c:	2000fb04 	.word	0x2000fb04
 801ca70:	e000ed0c 	.word	0xe000ed0c
 801ca74:	2000fb08 	.word	0x2000fb08

0801ca78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801ca78:	b580      	push	{r7, lr}
 801ca7a:	b08a      	sub	sp, #40	@ 0x28
 801ca7c:	af00      	add	r7, sp, #0
 801ca7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 801ca80:	2300      	movs	r3, #0
 801ca82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 801ca84:	f7fe ff78 	bl	801b978 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801ca88:	4b5f      	ldr	r3, [pc, #380]	@ (801cc08 <pvPortMalloc+0x190>)
 801ca8a:	681b      	ldr	r3, [r3, #0]
 801ca8c:	2b00      	cmp	r3, #0
 801ca8e:	d101      	bne.n	801ca94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 801ca90:	f000 f924 	bl	801ccdc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 801ca94:	4b5d      	ldr	r3, [pc, #372]	@ (801cc0c <pvPortMalloc+0x194>)
 801ca96:	681a      	ldr	r2, [r3, #0]
 801ca98:	687b      	ldr	r3, [r7, #4]
 801ca9a:	4013      	ands	r3, r2
 801ca9c:	2b00      	cmp	r3, #0
 801ca9e:	f040 8094 	bne.w	801cbca <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 801caa2:	687b      	ldr	r3, [r7, #4]
 801caa4:	2b00      	cmp	r3, #0
 801caa6:	d020      	beq.n	801caea <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 801caa8:	2208      	movs	r2, #8
 801caaa:	687b      	ldr	r3, [r7, #4]
 801caac:	4413      	add	r3, r2
 801caae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 801cab0:	687b      	ldr	r3, [r7, #4]
 801cab2:	f003 0307 	and.w	r3, r3, #7
 801cab6:	2b00      	cmp	r3, #0
 801cab8:	d017      	beq.n	801caea <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801caba:	687b      	ldr	r3, [r7, #4]
 801cabc:	f023 0307 	bic.w	r3, r3, #7
 801cac0:	3308      	adds	r3, #8
 801cac2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 801cac4:	687b      	ldr	r3, [r7, #4]
 801cac6:	f003 0307 	and.w	r3, r3, #7
 801caca:	2b00      	cmp	r3, #0
 801cacc:	d00d      	beq.n	801caea <pvPortMalloc+0x72>
	__asm volatile
 801cace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801cad2:	b672      	cpsid	i
 801cad4:	f383 8811 	msr	BASEPRI, r3
 801cad8:	f3bf 8f6f 	isb	sy
 801cadc:	f3bf 8f4f 	dsb	sy
 801cae0:	b662      	cpsie	i
 801cae2:	617b      	str	r3, [r7, #20]
}
 801cae4:	bf00      	nop
 801cae6:	bf00      	nop
 801cae8:	e7fd      	b.n	801cae6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801caea:	687b      	ldr	r3, [r7, #4]
 801caec:	2b00      	cmp	r3, #0
 801caee:	d06c      	beq.n	801cbca <pvPortMalloc+0x152>
 801caf0:	4b47      	ldr	r3, [pc, #284]	@ (801cc10 <pvPortMalloc+0x198>)
 801caf2:	681b      	ldr	r3, [r3, #0]
 801caf4:	687a      	ldr	r2, [r7, #4]
 801caf6:	429a      	cmp	r2, r3
 801caf8:	d867      	bhi.n	801cbca <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801cafa:	4b46      	ldr	r3, [pc, #280]	@ (801cc14 <pvPortMalloc+0x19c>)
 801cafc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801cafe:	4b45      	ldr	r3, [pc, #276]	@ (801cc14 <pvPortMalloc+0x19c>)
 801cb00:	681b      	ldr	r3, [r3, #0]
 801cb02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801cb04:	e004      	b.n	801cb10 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 801cb06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801cb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb0c:	681b      	ldr	r3, [r3, #0]
 801cb0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801cb10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb12:	685b      	ldr	r3, [r3, #4]
 801cb14:	687a      	ldr	r2, [r7, #4]
 801cb16:	429a      	cmp	r2, r3
 801cb18:	d903      	bls.n	801cb22 <pvPortMalloc+0xaa>
 801cb1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb1c:	681b      	ldr	r3, [r3, #0]
 801cb1e:	2b00      	cmp	r3, #0
 801cb20:	d1f1      	bne.n	801cb06 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801cb22:	4b39      	ldr	r3, [pc, #228]	@ (801cc08 <pvPortMalloc+0x190>)
 801cb24:	681b      	ldr	r3, [r3, #0]
 801cb26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cb28:	429a      	cmp	r2, r3
 801cb2a:	d04e      	beq.n	801cbca <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801cb2c:	6a3b      	ldr	r3, [r7, #32]
 801cb2e:	681b      	ldr	r3, [r3, #0]
 801cb30:	2208      	movs	r2, #8
 801cb32:	4413      	add	r3, r2
 801cb34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 801cb36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb38:	681a      	ldr	r2, [r3, #0]
 801cb3a:	6a3b      	ldr	r3, [r7, #32]
 801cb3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801cb3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb40:	685a      	ldr	r2, [r3, #4]
 801cb42:	687b      	ldr	r3, [r7, #4]
 801cb44:	1ad2      	subs	r2, r2, r3
 801cb46:	2308      	movs	r3, #8
 801cb48:	005b      	lsls	r3, r3, #1
 801cb4a:	429a      	cmp	r2, r3
 801cb4c:	d922      	bls.n	801cb94 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801cb4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cb50:	687b      	ldr	r3, [r7, #4]
 801cb52:	4413      	add	r3, r2
 801cb54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 801cb56:	69bb      	ldr	r3, [r7, #24]
 801cb58:	f003 0307 	and.w	r3, r3, #7
 801cb5c:	2b00      	cmp	r3, #0
 801cb5e:	d00d      	beq.n	801cb7c <pvPortMalloc+0x104>
	__asm volatile
 801cb60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801cb64:	b672      	cpsid	i
 801cb66:	f383 8811 	msr	BASEPRI, r3
 801cb6a:	f3bf 8f6f 	isb	sy
 801cb6e:	f3bf 8f4f 	dsb	sy
 801cb72:	b662      	cpsie	i
 801cb74:	613b      	str	r3, [r7, #16]
}
 801cb76:	bf00      	nop
 801cb78:	bf00      	nop
 801cb7a:	e7fd      	b.n	801cb78 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801cb7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb7e:	685a      	ldr	r2, [r3, #4]
 801cb80:	687b      	ldr	r3, [r7, #4]
 801cb82:	1ad2      	subs	r2, r2, r3
 801cb84:	69bb      	ldr	r3, [r7, #24]
 801cb86:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801cb88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb8a:	687a      	ldr	r2, [r7, #4]
 801cb8c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801cb8e:	69b8      	ldr	r0, [r7, #24]
 801cb90:	f000 f906 	bl	801cda0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801cb94:	4b1e      	ldr	r3, [pc, #120]	@ (801cc10 <pvPortMalloc+0x198>)
 801cb96:	681a      	ldr	r2, [r3, #0]
 801cb98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb9a:	685b      	ldr	r3, [r3, #4]
 801cb9c:	1ad3      	subs	r3, r2, r3
 801cb9e:	4a1c      	ldr	r2, [pc, #112]	@ (801cc10 <pvPortMalloc+0x198>)
 801cba0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801cba2:	4b1b      	ldr	r3, [pc, #108]	@ (801cc10 <pvPortMalloc+0x198>)
 801cba4:	681a      	ldr	r2, [r3, #0]
 801cba6:	4b1c      	ldr	r3, [pc, #112]	@ (801cc18 <pvPortMalloc+0x1a0>)
 801cba8:	681b      	ldr	r3, [r3, #0]
 801cbaa:	429a      	cmp	r2, r3
 801cbac:	d203      	bcs.n	801cbb6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801cbae:	4b18      	ldr	r3, [pc, #96]	@ (801cc10 <pvPortMalloc+0x198>)
 801cbb0:	681b      	ldr	r3, [r3, #0]
 801cbb2:	4a19      	ldr	r2, [pc, #100]	@ (801cc18 <pvPortMalloc+0x1a0>)
 801cbb4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801cbb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbb8:	685a      	ldr	r2, [r3, #4]
 801cbba:	4b14      	ldr	r3, [pc, #80]	@ (801cc0c <pvPortMalloc+0x194>)
 801cbbc:	681b      	ldr	r3, [r3, #0]
 801cbbe:	431a      	orrs	r2, r3
 801cbc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbc2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 801cbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbc6:	2200      	movs	r2, #0
 801cbc8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 801cbca:	f7fe fee3 	bl	801b994 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 801cbce:	69fb      	ldr	r3, [r7, #28]
 801cbd0:	2b00      	cmp	r3, #0
 801cbd2:	d101      	bne.n	801cbd8 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 801cbd4:	f7e3 fe9a 	bl	800090c <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801cbd8:	69fb      	ldr	r3, [r7, #28]
 801cbda:	f003 0307 	and.w	r3, r3, #7
 801cbde:	2b00      	cmp	r3, #0
 801cbe0:	d00d      	beq.n	801cbfe <pvPortMalloc+0x186>
	__asm volatile
 801cbe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801cbe6:	b672      	cpsid	i
 801cbe8:	f383 8811 	msr	BASEPRI, r3
 801cbec:	f3bf 8f6f 	isb	sy
 801cbf0:	f3bf 8f4f 	dsb	sy
 801cbf4:	b662      	cpsie	i
 801cbf6:	60fb      	str	r3, [r7, #12]
}
 801cbf8:	bf00      	nop
 801cbfa:	bf00      	nop
 801cbfc:	e7fd      	b.n	801cbfa <pvPortMalloc+0x182>
	return pvReturn;
 801cbfe:	69fb      	ldr	r3, [r7, #28]
}
 801cc00:	4618      	mov	r0, r3
 801cc02:	3728      	adds	r7, #40	@ 0x28
 801cc04:	46bd      	mov	sp, r7
 801cc06:	bd80      	pop	{r7, pc}
 801cc08:	20017b14 	.word	0x20017b14
 801cc0c:	20017b20 	.word	0x20017b20
 801cc10:	20017b18 	.word	0x20017b18
 801cc14:	20017b0c 	.word	0x20017b0c
 801cc18:	20017b1c 	.word	0x20017b1c

0801cc1c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801cc1c:	b580      	push	{r7, lr}
 801cc1e:	b086      	sub	sp, #24
 801cc20:	af00      	add	r7, sp, #0
 801cc22:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801cc24:	687b      	ldr	r3, [r7, #4]
 801cc26:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801cc28:	687b      	ldr	r3, [r7, #4]
 801cc2a:	2b00      	cmp	r3, #0
 801cc2c:	d04e      	beq.n	801cccc <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801cc2e:	2308      	movs	r3, #8
 801cc30:	425b      	negs	r3, r3
 801cc32:	697a      	ldr	r2, [r7, #20]
 801cc34:	4413      	add	r3, r2
 801cc36:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801cc38:	697b      	ldr	r3, [r7, #20]
 801cc3a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801cc3c:	693b      	ldr	r3, [r7, #16]
 801cc3e:	685a      	ldr	r2, [r3, #4]
 801cc40:	4b24      	ldr	r3, [pc, #144]	@ (801ccd4 <vPortFree+0xb8>)
 801cc42:	681b      	ldr	r3, [r3, #0]
 801cc44:	4013      	ands	r3, r2
 801cc46:	2b00      	cmp	r3, #0
 801cc48:	d10d      	bne.n	801cc66 <vPortFree+0x4a>
	__asm volatile
 801cc4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801cc4e:	b672      	cpsid	i
 801cc50:	f383 8811 	msr	BASEPRI, r3
 801cc54:	f3bf 8f6f 	isb	sy
 801cc58:	f3bf 8f4f 	dsb	sy
 801cc5c:	b662      	cpsie	i
 801cc5e:	60fb      	str	r3, [r7, #12]
}
 801cc60:	bf00      	nop
 801cc62:	bf00      	nop
 801cc64:	e7fd      	b.n	801cc62 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801cc66:	693b      	ldr	r3, [r7, #16]
 801cc68:	681b      	ldr	r3, [r3, #0]
 801cc6a:	2b00      	cmp	r3, #0
 801cc6c:	d00d      	beq.n	801cc8a <vPortFree+0x6e>
	__asm volatile
 801cc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801cc72:	b672      	cpsid	i
 801cc74:	f383 8811 	msr	BASEPRI, r3
 801cc78:	f3bf 8f6f 	isb	sy
 801cc7c:	f3bf 8f4f 	dsb	sy
 801cc80:	b662      	cpsie	i
 801cc82:	60bb      	str	r3, [r7, #8]
}
 801cc84:	bf00      	nop
 801cc86:	bf00      	nop
 801cc88:	e7fd      	b.n	801cc86 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801cc8a:	693b      	ldr	r3, [r7, #16]
 801cc8c:	685a      	ldr	r2, [r3, #4]
 801cc8e:	4b11      	ldr	r3, [pc, #68]	@ (801ccd4 <vPortFree+0xb8>)
 801cc90:	681b      	ldr	r3, [r3, #0]
 801cc92:	4013      	ands	r3, r2
 801cc94:	2b00      	cmp	r3, #0
 801cc96:	d019      	beq.n	801cccc <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801cc98:	693b      	ldr	r3, [r7, #16]
 801cc9a:	681b      	ldr	r3, [r3, #0]
 801cc9c:	2b00      	cmp	r3, #0
 801cc9e:	d115      	bne.n	801cccc <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801cca0:	693b      	ldr	r3, [r7, #16]
 801cca2:	685a      	ldr	r2, [r3, #4]
 801cca4:	4b0b      	ldr	r3, [pc, #44]	@ (801ccd4 <vPortFree+0xb8>)
 801cca6:	681b      	ldr	r3, [r3, #0]
 801cca8:	43db      	mvns	r3, r3
 801ccaa:	401a      	ands	r2, r3
 801ccac:	693b      	ldr	r3, [r7, #16]
 801ccae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 801ccb0:	f7fe fe62 	bl	801b978 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801ccb4:	693b      	ldr	r3, [r7, #16]
 801ccb6:	685a      	ldr	r2, [r3, #4]
 801ccb8:	4b07      	ldr	r3, [pc, #28]	@ (801ccd8 <vPortFree+0xbc>)
 801ccba:	681b      	ldr	r3, [r3, #0]
 801ccbc:	4413      	add	r3, r2
 801ccbe:	4a06      	ldr	r2, [pc, #24]	@ (801ccd8 <vPortFree+0xbc>)
 801ccc0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801ccc2:	6938      	ldr	r0, [r7, #16]
 801ccc4:	f000 f86c 	bl	801cda0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 801ccc8:	f7fe fe64 	bl	801b994 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801cccc:	bf00      	nop
 801ccce:	3718      	adds	r7, #24
 801ccd0:	46bd      	mov	sp, r7
 801ccd2:	bd80      	pop	{r7, pc}
 801ccd4:	20017b20 	.word	0x20017b20
 801ccd8:	20017b18 	.word	0x20017b18

0801ccdc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 801ccdc:	b480      	push	{r7}
 801ccde:	b085      	sub	sp, #20
 801cce0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801cce2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801cce6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801cce8:	4b27      	ldr	r3, [pc, #156]	@ (801cd88 <prvHeapInit+0xac>)
 801ccea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801ccec:	68fb      	ldr	r3, [r7, #12]
 801ccee:	f003 0307 	and.w	r3, r3, #7
 801ccf2:	2b00      	cmp	r3, #0
 801ccf4:	d00c      	beq.n	801cd10 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801ccf6:	68fb      	ldr	r3, [r7, #12]
 801ccf8:	3307      	adds	r3, #7
 801ccfa:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801ccfc:	68fb      	ldr	r3, [r7, #12]
 801ccfe:	f023 0307 	bic.w	r3, r3, #7
 801cd02:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801cd04:	68ba      	ldr	r2, [r7, #8]
 801cd06:	68fb      	ldr	r3, [r7, #12]
 801cd08:	1ad3      	subs	r3, r2, r3
 801cd0a:	4a1f      	ldr	r2, [pc, #124]	@ (801cd88 <prvHeapInit+0xac>)
 801cd0c:	4413      	add	r3, r2
 801cd0e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801cd10:	68fb      	ldr	r3, [r7, #12]
 801cd12:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801cd14:	4a1d      	ldr	r2, [pc, #116]	@ (801cd8c <prvHeapInit+0xb0>)
 801cd16:	687b      	ldr	r3, [r7, #4]
 801cd18:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801cd1a:	4b1c      	ldr	r3, [pc, #112]	@ (801cd8c <prvHeapInit+0xb0>)
 801cd1c:	2200      	movs	r2, #0
 801cd1e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801cd20:	687b      	ldr	r3, [r7, #4]
 801cd22:	68ba      	ldr	r2, [r7, #8]
 801cd24:	4413      	add	r3, r2
 801cd26:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801cd28:	2208      	movs	r2, #8
 801cd2a:	68fb      	ldr	r3, [r7, #12]
 801cd2c:	1a9b      	subs	r3, r3, r2
 801cd2e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801cd30:	68fb      	ldr	r3, [r7, #12]
 801cd32:	f023 0307 	bic.w	r3, r3, #7
 801cd36:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801cd38:	68fb      	ldr	r3, [r7, #12]
 801cd3a:	4a15      	ldr	r2, [pc, #84]	@ (801cd90 <prvHeapInit+0xb4>)
 801cd3c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801cd3e:	4b14      	ldr	r3, [pc, #80]	@ (801cd90 <prvHeapInit+0xb4>)
 801cd40:	681b      	ldr	r3, [r3, #0]
 801cd42:	2200      	movs	r2, #0
 801cd44:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801cd46:	4b12      	ldr	r3, [pc, #72]	@ (801cd90 <prvHeapInit+0xb4>)
 801cd48:	681b      	ldr	r3, [r3, #0]
 801cd4a:	2200      	movs	r2, #0
 801cd4c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801cd4e:	687b      	ldr	r3, [r7, #4]
 801cd50:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801cd52:	683b      	ldr	r3, [r7, #0]
 801cd54:	68fa      	ldr	r2, [r7, #12]
 801cd56:	1ad2      	subs	r2, r2, r3
 801cd58:	683b      	ldr	r3, [r7, #0]
 801cd5a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801cd5c:	4b0c      	ldr	r3, [pc, #48]	@ (801cd90 <prvHeapInit+0xb4>)
 801cd5e:	681a      	ldr	r2, [r3, #0]
 801cd60:	683b      	ldr	r3, [r7, #0]
 801cd62:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801cd64:	683b      	ldr	r3, [r7, #0]
 801cd66:	685b      	ldr	r3, [r3, #4]
 801cd68:	4a0a      	ldr	r2, [pc, #40]	@ (801cd94 <prvHeapInit+0xb8>)
 801cd6a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801cd6c:	683b      	ldr	r3, [r7, #0]
 801cd6e:	685b      	ldr	r3, [r3, #4]
 801cd70:	4a09      	ldr	r2, [pc, #36]	@ (801cd98 <prvHeapInit+0xbc>)
 801cd72:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801cd74:	4b09      	ldr	r3, [pc, #36]	@ (801cd9c <prvHeapInit+0xc0>)
 801cd76:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801cd7a:	601a      	str	r2, [r3, #0]
}
 801cd7c:	bf00      	nop
 801cd7e:	3714      	adds	r7, #20
 801cd80:	46bd      	mov	sp, r7
 801cd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd86:	4770      	bx	lr
 801cd88:	2000fb0c 	.word	0x2000fb0c
 801cd8c:	20017b0c 	.word	0x20017b0c
 801cd90:	20017b14 	.word	0x20017b14
 801cd94:	20017b1c 	.word	0x20017b1c
 801cd98:	20017b18 	.word	0x20017b18
 801cd9c:	20017b20 	.word	0x20017b20

0801cda0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801cda0:	b480      	push	{r7}
 801cda2:	b085      	sub	sp, #20
 801cda4:	af00      	add	r7, sp, #0
 801cda6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801cda8:	4b28      	ldr	r3, [pc, #160]	@ (801ce4c <prvInsertBlockIntoFreeList+0xac>)
 801cdaa:	60fb      	str	r3, [r7, #12]
 801cdac:	e002      	b.n	801cdb4 <prvInsertBlockIntoFreeList+0x14>
 801cdae:	68fb      	ldr	r3, [r7, #12]
 801cdb0:	681b      	ldr	r3, [r3, #0]
 801cdb2:	60fb      	str	r3, [r7, #12]
 801cdb4:	68fb      	ldr	r3, [r7, #12]
 801cdb6:	681b      	ldr	r3, [r3, #0]
 801cdb8:	687a      	ldr	r2, [r7, #4]
 801cdba:	429a      	cmp	r2, r3
 801cdbc:	d8f7      	bhi.n	801cdae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801cdbe:	68fb      	ldr	r3, [r7, #12]
 801cdc0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801cdc2:	68fb      	ldr	r3, [r7, #12]
 801cdc4:	685b      	ldr	r3, [r3, #4]
 801cdc6:	68ba      	ldr	r2, [r7, #8]
 801cdc8:	4413      	add	r3, r2
 801cdca:	687a      	ldr	r2, [r7, #4]
 801cdcc:	429a      	cmp	r2, r3
 801cdce:	d108      	bne.n	801cde2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801cdd0:	68fb      	ldr	r3, [r7, #12]
 801cdd2:	685a      	ldr	r2, [r3, #4]
 801cdd4:	687b      	ldr	r3, [r7, #4]
 801cdd6:	685b      	ldr	r3, [r3, #4]
 801cdd8:	441a      	add	r2, r3
 801cdda:	68fb      	ldr	r3, [r7, #12]
 801cddc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801cdde:	68fb      	ldr	r3, [r7, #12]
 801cde0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801cde2:	687b      	ldr	r3, [r7, #4]
 801cde4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801cde6:	687b      	ldr	r3, [r7, #4]
 801cde8:	685b      	ldr	r3, [r3, #4]
 801cdea:	68ba      	ldr	r2, [r7, #8]
 801cdec:	441a      	add	r2, r3
 801cdee:	68fb      	ldr	r3, [r7, #12]
 801cdf0:	681b      	ldr	r3, [r3, #0]
 801cdf2:	429a      	cmp	r2, r3
 801cdf4:	d118      	bne.n	801ce28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801cdf6:	68fb      	ldr	r3, [r7, #12]
 801cdf8:	681a      	ldr	r2, [r3, #0]
 801cdfa:	4b15      	ldr	r3, [pc, #84]	@ (801ce50 <prvInsertBlockIntoFreeList+0xb0>)
 801cdfc:	681b      	ldr	r3, [r3, #0]
 801cdfe:	429a      	cmp	r2, r3
 801ce00:	d00d      	beq.n	801ce1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801ce02:	687b      	ldr	r3, [r7, #4]
 801ce04:	685a      	ldr	r2, [r3, #4]
 801ce06:	68fb      	ldr	r3, [r7, #12]
 801ce08:	681b      	ldr	r3, [r3, #0]
 801ce0a:	685b      	ldr	r3, [r3, #4]
 801ce0c:	441a      	add	r2, r3
 801ce0e:	687b      	ldr	r3, [r7, #4]
 801ce10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801ce12:	68fb      	ldr	r3, [r7, #12]
 801ce14:	681b      	ldr	r3, [r3, #0]
 801ce16:	681a      	ldr	r2, [r3, #0]
 801ce18:	687b      	ldr	r3, [r7, #4]
 801ce1a:	601a      	str	r2, [r3, #0]
 801ce1c:	e008      	b.n	801ce30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801ce1e:	4b0c      	ldr	r3, [pc, #48]	@ (801ce50 <prvInsertBlockIntoFreeList+0xb0>)
 801ce20:	681a      	ldr	r2, [r3, #0]
 801ce22:	687b      	ldr	r3, [r7, #4]
 801ce24:	601a      	str	r2, [r3, #0]
 801ce26:	e003      	b.n	801ce30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801ce28:	68fb      	ldr	r3, [r7, #12]
 801ce2a:	681a      	ldr	r2, [r3, #0]
 801ce2c:	687b      	ldr	r3, [r7, #4]
 801ce2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801ce30:	68fa      	ldr	r2, [r7, #12]
 801ce32:	687b      	ldr	r3, [r7, #4]
 801ce34:	429a      	cmp	r2, r3
 801ce36:	d002      	beq.n	801ce3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801ce38:	68fb      	ldr	r3, [r7, #12]
 801ce3a:	687a      	ldr	r2, [r7, #4]
 801ce3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801ce3e:	bf00      	nop
 801ce40:	3714      	adds	r7, #20
 801ce42:	46bd      	mov	sp, r7
 801ce44:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ce48:	4770      	bx	lr
 801ce4a:	bf00      	nop
 801ce4c:	20017b0c 	.word	0x20017b0c
 801ce50:	20017b14 	.word	0x20017b14

0801ce54 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 801ce54:	b580      	push	{r7, lr}
 801ce56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 801ce58:	2201      	movs	r2, #1
 801ce5a:	490e      	ldr	r1, [pc, #56]	@ (801ce94 <MX_USB_HOST_Init+0x40>)
 801ce5c:	480e      	ldr	r0, [pc, #56]	@ (801ce98 <MX_USB_HOST_Init+0x44>)
 801ce5e:	f7f8 fb3d 	bl	80154dc <USBH_Init>
 801ce62:	4603      	mov	r3, r0
 801ce64:	2b00      	cmp	r3, #0
 801ce66:	d001      	beq.n	801ce6c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 801ce68:	f7e5 f850 	bl	8001f0c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 801ce6c:	490b      	ldr	r1, [pc, #44]	@ (801ce9c <MX_USB_HOST_Init+0x48>)
 801ce6e:	480a      	ldr	r0, [pc, #40]	@ (801ce98 <MX_USB_HOST_Init+0x44>)
 801ce70:	f7f8 fc09 	bl	8015686 <USBH_RegisterClass>
 801ce74:	4603      	mov	r3, r0
 801ce76:	2b00      	cmp	r3, #0
 801ce78:	d001      	beq.n	801ce7e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801ce7a:	f7e5 f847 	bl	8001f0c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801ce7e:	4806      	ldr	r0, [pc, #24]	@ (801ce98 <MX_USB_HOST_Init+0x44>)
 801ce80:	f7f8 fc8d 	bl	801579e <USBH_Start>
 801ce84:	4603      	mov	r3, r0
 801ce86:	2b00      	cmp	r3, #0
 801ce88:	d001      	beq.n	801ce8e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 801ce8a:	f7e5 f83f 	bl	8001f0c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 801ce8e:	bf00      	nop
 801ce90:	bd80      	pop	{r7, pc}
 801ce92:	bf00      	nop
 801ce94:	0801cea1 	.word	0x0801cea1
 801ce98:	20017b24 	.word	0x20017b24
 801ce9c:	20000054 	.word	0x20000054

0801cea0 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 801cea0:	b480      	push	{r7}
 801cea2:	b083      	sub	sp, #12
 801cea4:	af00      	add	r7, sp, #0
 801cea6:	6078      	str	r0, [r7, #4]
 801cea8:	460b      	mov	r3, r1
 801ceaa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 801ceac:	78fb      	ldrb	r3, [r7, #3]
 801ceae:	3b01      	subs	r3, #1
 801ceb0:	2b04      	cmp	r3, #4
 801ceb2:	d819      	bhi.n	801cee8 <USBH_UserProcess+0x48>
 801ceb4:	a201      	add	r2, pc, #4	@ (adr r2, 801cebc <USBH_UserProcess+0x1c>)
 801ceb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ceba:	bf00      	nop
 801cebc:	0801cee9 	.word	0x0801cee9
 801cec0:	0801ced9 	.word	0x0801ced9
 801cec4:	0801cee9 	.word	0x0801cee9
 801cec8:	0801cee1 	.word	0x0801cee1
 801cecc:	0801ced1 	.word	0x0801ced1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 801ced0:	4b09      	ldr	r3, [pc, #36]	@ (801cef8 <USBH_UserProcess+0x58>)
 801ced2:	2203      	movs	r2, #3
 801ced4:	701a      	strb	r2, [r3, #0]
  break;
 801ced6:	e008      	b.n	801ceea <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 801ced8:	4b07      	ldr	r3, [pc, #28]	@ (801cef8 <USBH_UserProcess+0x58>)
 801ceda:	2202      	movs	r2, #2
 801cedc:	701a      	strb	r2, [r3, #0]
  break;
 801cede:	e004      	b.n	801ceea <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 801cee0:	4b05      	ldr	r3, [pc, #20]	@ (801cef8 <USBH_UserProcess+0x58>)
 801cee2:	2201      	movs	r2, #1
 801cee4:	701a      	strb	r2, [r3, #0]
  break;
 801cee6:	e000      	b.n	801ceea <USBH_UserProcess+0x4a>

  default:
  break;
 801cee8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801ceea:	bf00      	nop
 801ceec:	370c      	adds	r7, #12
 801ceee:	46bd      	mov	sp, r7
 801cef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cef4:	4770      	bx	lr
 801cef6:	bf00      	nop
 801cef8:	20017f08 	.word	0x20017f08

0801cefc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801cefc:	b580      	push	{r7, lr}
 801cefe:	b08a      	sub	sp, #40	@ 0x28
 801cf00:	af00      	add	r7, sp, #0
 801cf02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801cf04:	f107 0314 	add.w	r3, r7, #20
 801cf08:	2200      	movs	r2, #0
 801cf0a:	601a      	str	r2, [r3, #0]
 801cf0c:	605a      	str	r2, [r3, #4]
 801cf0e:	609a      	str	r2, [r3, #8]
 801cf10:	60da      	str	r2, [r3, #12]
 801cf12:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 801cf14:	687b      	ldr	r3, [r7, #4]
 801cf16:	681b      	ldr	r3, [r3, #0]
 801cf18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801cf1c:	d13c      	bne.n	801cf98 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801cf1e:	4b20      	ldr	r3, [pc, #128]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cf22:	4a1f      	ldr	r2, [pc, #124]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf24:	f043 0301 	orr.w	r3, r3, #1
 801cf28:	6313      	str	r3, [r2, #48]	@ 0x30
 801cf2a:	4b1d      	ldr	r3, [pc, #116]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cf2e:	f003 0301 	and.w	r3, r3, #1
 801cf32:	613b      	str	r3, [r7, #16]
 801cf34:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 801cf36:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 801cf3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801cf3c:	2302      	movs	r3, #2
 801cf3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801cf40:	2300      	movs	r3, #0
 801cf42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801cf44:	2303      	movs	r3, #3
 801cf46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801cf48:	230a      	movs	r3, #10
 801cf4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801cf4c:	f107 0314 	add.w	r3, r7, #20
 801cf50:	4619      	mov	r1, r3
 801cf52:	4814      	ldr	r0, [pc, #80]	@ (801cfa4 <HAL_HCD_MspInit+0xa8>)
 801cf54:	f7ec ff3e 	bl	8009dd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801cf58:	4b11      	ldr	r3, [pc, #68]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801cf5c:	4a10      	ldr	r2, [pc, #64]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801cf62:	6353      	str	r3, [r2, #52]	@ 0x34
 801cf64:	4b0e      	ldr	r3, [pc, #56]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801cf68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801cf6c:	60fb      	str	r3, [r7, #12]
 801cf6e:	68fb      	ldr	r3, [r7, #12]
 801cf70:	4b0b      	ldr	r3, [pc, #44]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801cf74:	4a0a      	ldr	r2, [pc, #40]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801cf7a:	6453      	str	r3, [r2, #68]	@ 0x44
 801cf7c:	4b08      	ldr	r3, [pc, #32]	@ (801cfa0 <HAL_HCD_MspInit+0xa4>)
 801cf7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801cf80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801cf84:	60bb      	str	r3, [r7, #8]
 801cf86:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801cf88:	2200      	movs	r2, #0
 801cf8a:	2105      	movs	r1, #5
 801cf8c:	2043      	movs	r0, #67	@ 0x43
 801cf8e:	f7eb fa5d 	bl	800844c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801cf92:	2043      	movs	r0, #67	@ 0x43
 801cf94:	f7eb fa76 	bl	8008484 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801cf98:	bf00      	nop
 801cf9a:	3728      	adds	r7, #40	@ 0x28
 801cf9c:	46bd      	mov	sp, r7
 801cf9e:	bd80      	pop	{r7, pc}
 801cfa0:	40023800 	.word	0x40023800
 801cfa4:	40020000 	.word	0x40020000

0801cfa8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801cfa8:	b580      	push	{r7, lr}
 801cfaa:	b082      	sub	sp, #8
 801cfac:	af00      	add	r7, sp, #0
 801cfae:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 801cfb0:	687b      	ldr	r3, [r7, #4]
 801cfb2:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 801cfb6:	4618      	mov	r0, r3
 801cfb8:	f7f9 f8a3 	bl	8016102 <USBH_LL_IncTimer>
}
 801cfbc:	bf00      	nop
 801cfbe:	3708      	adds	r7, #8
 801cfc0:	46bd      	mov	sp, r7
 801cfc2:	bd80      	pop	{r7, pc}

0801cfc4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 801cfc4:	b580      	push	{r7, lr}
 801cfc6:	b082      	sub	sp, #8
 801cfc8:	af00      	add	r7, sp, #0
 801cfca:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 801cfcc:	687b      	ldr	r3, [r7, #4]
 801cfce:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 801cfd2:	4618      	mov	r0, r3
 801cfd4:	f7f9 f8e7 	bl	80161a6 <USBH_LL_Connect>
}
 801cfd8:	bf00      	nop
 801cfda:	3708      	adds	r7, #8
 801cfdc:	46bd      	mov	sp, r7
 801cfde:	bd80      	pop	{r7, pc}

0801cfe0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 801cfe0:	b580      	push	{r7, lr}
 801cfe2:	b082      	sub	sp, #8
 801cfe4:	af00      	add	r7, sp, #0
 801cfe6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 801cfe8:	687b      	ldr	r3, [r7, #4]
 801cfea:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 801cfee:	4618      	mov	r0, r3
 801cff0:	f7f9 f8fc 	bl	80161ec <USBH_LL_Disconnect>
}
 801cff4:	bf00      	nop
 801cff6:	3708      	adds	r7, #8
 801cff8:	46bd      	mov	sp, r7
 801cffa:	bd80      	pop	{r7, pc}

0801cffc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801cffc:	b580      	push	{r7, lr}
 801cffe:	b082      	sub	sp, #8
 801d000:	af00      	add	r7, sp, #0
 801d002:	6078      	str	r0, [r7, #4]
 801d004:	460b      	mov	r3, r1
 801d006:	70fb      	strb	r3, [r7, #3]
 801d008:	4613      	mov	r3, r2
 801d00a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 801d00c:	687b      	ldr	r3, [r7, #4]
 801d00e:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 801d012:	4618      	mov	r0, r3
 801d014:	f7f9 f931 	bl	801627a <USBH_LL_NotifyURBChange>
#endif
}
 801d018:	bf00      	nop
 801d01a:	3708      	adds	r7, #8
 801d01c:	46bd      	mov	sp, r7
 801d01e:	bd80      	pop	{r7, pc}

0801d020 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801d020:	b580      	push	{r7, lr}
 801d022:	b082      	sub	sp, #8
 801d024:	af00      	add	r7, sp, #0
 801d026:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 801d028:	687b      	ldr	r3, [r7, #4]
 801d02a:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 801d02e:	4618      	mov	r0, r3
 801d030:	f7f9 f891 	bl	8016156 <USBH_LL_PortEnabled>
}
 801d034:	bf00      	nop
 801d036:	3708      	adds	r7, #8
 801d038:	46bd      	mov	sp, r7
 801d03a:	bd80      	pop	{r7, pc}

0801d03c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801d03c:	b580      	push	{r7, lr}
 801d03e:	b082      	sub	sp, #8
 801d040:	af00      	add	r7, sp, #0
 801d042:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 801d044:	687b      	ldr	r3, [r7, #4]
 801d046:	f8d3 3300 	ldr.w	r3, [r3, #768]	@ 0x300
 801d04a:	4618      	mov	r0, r3
 801d04c:	f7f9 f89d 	bl	801618a <USBH_LL_PortDisabled>
}
 801d050:	bf00      	nop
 801d052:	3708      	adds	r7, #8
 801d054:	46bd      	mov	sp, r7
 801d056:	bd80      	pop	{r7, pc}

0801d058 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 801d058:	b580      	push	{r7, lr}
 801d05a:	b082      	sub	sp, #8
 801d05c:	af00      	add	r7, sp, #0
 801d05e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 801d060:	687b      	ldr	r3, [r7, #4]
 801d062:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 801d066:	2b01      	cmp	r3, #1
 801d068:	d12a      	bne.n	801d0c0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801d06a:	4a18      	ldr	r2, [pc, #96]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d06c:	687b      	ldr	r3, [r7, #4]
 801d06e:	f8c2 3300 	str.w	r3, [r2, #768]	@ 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 801d072:	687b      	ldr	r3, [r7, #4]
 801d074:	4a15      	ldr	r2, [pc, #84]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d076:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801d07a:	4b14      	ldr	r3, [pc, #80]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d07c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 801d080:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 801d082:	4b12      	ldr	r3, [pc, #72]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d084:	2208      	movs	r2, #8
 801d086:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 801d088:	4b10      	ldr	r3, [pc, #64]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d08a:	2201      	movs	r2, #1
 801d08c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801d08e:	4b0f      	ldr	r3, [pc, #60]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d090:	2200      	movs	r2, #0
 801d092:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 801d094:	4b0d      	ldr	r3, [pc, #52]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d096:	2202      	movs	r2, #2
 801d098:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801d09a:	4b0c      	ldr	r3, [pc, #48]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d09c:	2200      	movs	r2, #0
 801d09e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 801d0a0:	480a      	ldr	r0, [pc, #40]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d0a2:	f7ed f980 	bl	800a3a6 <HAL_HCD_Init>
 801d0a6:	4603      	mov	r3, r0
 801d0a8:	2b00      	cmp	r3, #0
 801d0aa:	d001      	beq.n	801d0b0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 801d0ac:	f7e4 ff2e 	bl	8001f0c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 801d0b0:	4806      	ldr	r0, [pc, #24]	@ (801d0cc <USBH_LL_Init+0x74>)
 801d0b2:	f7ed fd64 	bl	800ab7e <HAL_HCD_GetCurrentFrame>
 801d0b6:	4603      	mov	r3, r0
 801d0b8:	4619      	mov	r1, r3
 801d0ba:	6878      	ldr	r0, [r7, #4]
 801d0bc:	f7f9 f812 	bl	80160e4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 801d0c0:	2300      	movs	r3, #0
}
 801d0c2:	4618      	mov	r0, r3
 801d0c4:	3708      	adds	r7, #8
 801d0c6:	46bd      	mov	sp, r7
 801d0c8:	bd80      	pop	{r7, pc}
 801d0ca:	bf00      	nop
 801d0cc:	20017f0c 	.word	0x20017f0c

0801d0d0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 801d0d0:	b580      	push	{r7, lr}
 801d0d2:	b084      	sub	sp, #16
 801d0d4:	af00      	add	r7, sp, #0
 801d0d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d0d8:	2300      	movs	r3, #0
 801d0da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801d0dc:	2300      	movs	r3, #0
 801d0de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 801d0e0:	687b      	ldr	r3, [r7, #4]
 801d0e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801d0e6:	4618      	mov	r0, r3
 801d0e8:	f7ed fcd3 	bl	800aa92 <HAL_HCD_Start>
 801d0ec:	4603      	mov	r3, r0
 801d0ee:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801d0f0:	7bfb      	ldrb	r3, [r7, #15]
 801d0f2:	4618      	mov	r0, r3
 801d0f4:	f000 f95c 	bl	801d3b0 <USBH_Get_USB_Status>
 801d0f8:	4603      	mov	r3, r0
 801d0fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d0fc:	7bbb      	ldrb	r3, [r7, #14]
}
 801d0fe:	4618      	mov	r0, r3
 801d100:	3710      	adds	r7, #16
 801d102:	46bd      	mov	sp, r7
 801d104:	bd80      	pop	{r7, pc}

0801d106 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 801d106:	b580      	push	{r7, lr}
 801d108:	b084      	sub	sp, #16
 801d10a:	af00      	add	r7, sp, #0
 801d10c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d10e:	2300      	movs	r3, #0
 801d110:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801d112:	2300      	movs	r3, #0
 801d114:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 801d116:	687b      	ldr	r3, [r7, #4]
 801d118:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801d11c:	4618      	mov	r0, r3
 801d11e:	f7ed fcdb 	bl	800aad8 <HAL_HCD_Stop>
 801d122:	4603      	mov	r3, r0
 801d124:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801d126:	7bfb      	ldrb	r3, [r7, #15]
 801d128:	4618      	mov	r0, r3
 801d12a:	f000 f941 	bl	801d3b0 <USBH_Get_USB_Status>
 801d12e:	4603      	mov	r3, r0
 801d130:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d132:	7bbb      	ldrb	r3, [r7, #14]
}
 801d134:	4618      	mov	r0, r3
 801d136:	3710      	adds	r7, #16
 801d138:	46bd      	mov	sp, r7
 801d13a:	bd80      	pop	{r7, pc}

0801d13c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801d13c:	b580      	push	{r7, lr}
 801d13e:	b084      	sub	sp, #16
 801d140:	af00      	add	r7, sp, #0
 801d142:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 801d144:	2301      	movs	r3, #1
 801d146:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 801d148:	687b      	ldr	r3, [r7, #4]
 801d14a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801d14e:	4618      	mov	r0, r3
 801d150:	f7ed fd23 	bl	800ab9a <HAL_HCD_GetCurrentSpeed>
 801d154:	4603      	mov	r3, r0
 801d156:	2b02      	cmp	r3, #2
 801d158:	d00c      	beq.n	801d174 <USBH_LL_GetSpeed+0x38>
 801d15a:	2b02      	cmp	r3, #2
 801d15c:	d80d      	bhi.n	801d17a <USBH_LL_GetSpeed+0x3e>
 801d15e:	2b00      	cmp	r3, #0
 801d160:	d002      	beq.n	801d168 <USBH_LL_GetSpeed+0x2c>
 801d162:	2b01      	cmp	r3, #1
 801d164:	d003      	beq.n	801d16e <USBH_LL_GetSpeed+0x32>
 801d166:	e008      	b.n	801d17a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 801d168:	2300      	movs	r3, #0
 801d16a:	73fb      	strb	r3, [r7, #15]
    break;
 801d16c:	e008      	b.n	801d180 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 801d16e:	2301      	movs	r3, #1
 801d170:	73fb      	strb	r3, [r7, #15]
    break;
 801d172:	e005      	b.n	801d180 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 801d174:	2302      	movs	r3, #2
 801d176:	73fb      	strb	r3, [r7, #15]
    break;
 801d178:	e002      	b.n	801d180 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801d17a:	2301      	movs	r3, #1
 801d17c:	73fb      	strb	r3, [r7, #15]
    break;
 801d17e:	bf00      	nop
  }
  return  speed;
 801d180:	7bfb      	ldrb	r3, [r7, #15]
}
 801d182:	4618      	mov	r0, r3
 801d184:	3710      	adds	r7, #16
 801d186:	46bd      	mov	sp, r7
 801d188:	bd80      	pop	{r7, pc}

0801d18a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 801d18a:	b580      	push	{r7, lr}
 801d18c:	b084      	sub	sp, #16
 801d18e:	af00      	add	r7, sp, #0
 801d190:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d192:	2300      	movs	r3, #0
 801d194:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801d196:	2300      	movs	r3, #0
 801d198:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 801d19a:	687b      	ldr	r3, [r7, #4]
 801d19c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801d1a0:	4618      	mov	r0, r3
 801d1a2:	f7ed fcb6 	bl	800ab12 <HAL_HCD_ResetPort>
 801d1a6:	4603      	mov	r3, r0
 801d1a8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801d1aa:	7bfb      	ldrb	r3, [r7, #15]
 801d1ac:	4618      	mov	r0, r3
 801d1ae:	f000 f8ff 	bl	801d3b0 <USBH_Get_USB_Status>
 801d1b2:	4603      	mov	r3, r0
 801d1b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d1b6:	7bbb      	ldrb	r3, [r7, #14]
}
 801d1b8:	4618      	mov	r0, r3
 801d1ba:	3710      	adds	r7, #16
 801d1bc:	46bd      	mov	sp, r7
 801d1be:	bd80      	pop	{r7, pc}

0801d1c0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801d1c0:	b580      	push	{r7, lr}
 801d1c2:	b082      	sub	sp, #8
 801d1c4:	af00      	add	r7, sp, #0
 801d1c6:	6078      	str	r0, [r7, #4]
 801d1c8:	460b      	mov	r3, r1
 801d1ca:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 801d1cc:	687b      	ldr	r3, [r7, #4]
 801d1ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801d1d2:	78fa      	ldrb	r2, [r7, #3]
 801d1d4:	4611      	mov	r1, r2
 801d1d6:	4618      	mov	r0, r3
 801d1d8:	f7ed fcbd 	bl	800ab56 <HAL_HCD_HC_GetXferCount>
 801d1dc:	4603      	mov	r3, r0
}
 801d1de:	4618      	mov	r0, r3
 801d1e0:	3708      	adds	r7, #8
 801d1e2:	46bd      	mov	sp, r7
 801d1e4:	bd80      	pop	{r7, pc}

0801d1e6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 801d1e6:	b590      	push	{r4, r7, lr}
 801d1e8:	b089      	sub	sp, #36	@ 0x24
 801d1ea:	af04      	add	r7, sp, #16
 801d1ec:	6078      	str	r0, [r7, #4]
 801d1ee:	4608      	mov	r0, r1
 801d1f0:	4611      	mov	r1, r2
 801d1f2:	461a      	mov	r2, r3
 801d1f4:	4603      	mov	r3, r0
 801d1f6:	70fb      	strb	r3, [r7, #3]
 801d1f8:	460b      	mov	r3, r1
 801d1fa:	70bb      	strb	r3, [r7, #2]
 801d1fc:	4613      	mov	r3, r2
 801d1fe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d200:	2300      	movs	r3, #0
 801d202:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801d204:	2300      	movs	r3, #0
 801d206:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 801d208:	687b      	ldr	r3, [r7, #4]
 801d20a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 801d20e:	787c      	ldrb	r4, [r7, #1]
 801d210:	78ba      	ldrb	r2, [r7, #2]
 801d212:	78f9      	ldrb	r1, [r7, #3]
 801d214:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801d216:	9302      	str	r3, [sp, #8]
 801d218:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801d21c:	9301      	str	r3, [sp, #4]
 801d21e:	f897 3020 	ldrb.w	r3, [r7, #32]
 801d222:	9300      	str	r3, [sp, #0]
 801d224:	4623      	mov	r3, r4
 801d226:	f7ed f920 	bl	800a46a <HAL_HCD_HC_Init>
 801d22a:	4603      	mov	r3, r0
 801d22c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 801d22e:	7bfb      	ldrb	r3, [r7, #15]
 801d230:	4618      	mov	r0, r3
 801d232:	f000 f8bd 	bl	801d3b0 <USBH_Get_USB_Status>
 801d236:	4603      	mov	r3, r0
 801d238:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d23a:	7bbb      	ldrb	r3, [r7, #14]
}
 801d23c:	4618      	mov	r0, r3
 801d23e:	3714      	adds	r7, #20
 801d240:	46bd      	mov	sp, r7
 801d242:	bd90      	pop	{r4, r7, pc}

0801d244 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801d244:	b580      	push	{r7, lr}
 801d246:	b084      	sub	sp, #16
 801d248:	af00      	add	r7, sp, #0
 801d24a:	6078      	str	r0, [r7, #4]
 801d24c:	460b      	mov	r3, r1
 801d24e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d250:	2300      	movs	r3, #0
 801d252:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801d254:	2300      	movs	r3, #0
 801d256:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 801d258:	687b      	ldr	r3, [r7, #4]
 801d25a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801d25e:	78fa      	ldrb	r2, [r7, #3]
 801d260:	4611      	mov	r1, r2
 801d262:	4618      	mov	r0, r3
 801d264:	f7ed f990 	bl	800a588 <HAL_HCD_HC_Halt>
 801d268:	4603      	mov	r3, r0
 801d26a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 801d26c:	7bfb      	ldrb	r3, [r7, #15]
 801d26e:	4618      	mov	r0, r3
 801d270:	f000 f89e 	bl	801d3b0 <USBH_Get_USB_Status>
 801d274:	4603      	mov	r3, r0
 801d276:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d278:	7bbb      	ldrb	r3, [r7, #14]
}
 801d27a:	4618      	mov	r0, r3
 801d27c:	3710      	adds	r7, #16
 801d27e:	46bd      	mov	sp, r7
 801d280:	bd80      	pop	{r7, pc}

0801d282 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801d282:	b590      	push	{r4, r7, lr}
 801d284:	b089      	sub	sp, #36	@ 0x24
 801d286:	af04      	add	r7, sp, #16
 801d288:	6078      	str	r0, [r7, #4]
 801d28a:	4608      	mov	r0, r1
 801d28c:	4611      	mov	r1, r2
 801d28e:	461a      	mov	r2, r3
 801d290:	4603      	mov	r3, r0
 801d292:	70fb      	strb	r3, [r7, #3]
 801d294:	460b      	mov	r3, r1
 801d296:	70bb      	strb	r3, [r7, #2]
 801d298:	4613      	mov	r3, r2
 801d29a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801d29c:	2300      	movs	r3, #0
 801d29e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801d2a0:	2300      	movs	r3, #0
 801d2a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 801d2a4:	687b      	ldr	r3, [r7, #4]
 801d2a6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 801d2aa:	787c      	ldrb	r4, [r7, #1]
 801d2ac:	78ba      	ldrb	r2, [r7, #2]
 801d2ae:	78f9      	ldrb	r1, [r7, #3]
 801d2b0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801d2b4:	9303      	str	r3, [sp, #12]
 801d2b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801d2b8:	9302      	str	r3, [sp, #8]
 801d2ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2bc:	9301      	str	r3, [sp, #4]
 801d2be:	f897 3020 	ldrb.w	r3, [r7, #32]
 801d2c2:	9300      	str	r3, [sp, #0]
 801d2c4:	4623      	mov	r3, r4
 801d2c6:	f7ed f983 	bl	800a5d0 <HAL_HCD_HC_SubmitRequest>
 801d2ca:	4603      	mov	r3, r0
 801d2cc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 801d2ce:	7bfb      	ldrb	r3, [r7, #15]
 801d2d0:	4618      	mov	r0, r3
 801d2d2:	f000 f86d 	bl	801d3b0 <USBH_Get_USB_Status>
 801d2d6:	4603      	mov	r3, r0
 801d2d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801d2da:	7bbb      	ldrb	r3, [r7, #14]
}
 801d2dc:	4618      	mov	r0, r3
 801d2de:	3714      	adds	r7, #20
 801d2e0:	46bd      	mov	sp, r7
 801d2e2:	bd90      	pop	{r4, r7, pc}

0801d2e4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801d2e4:	b580      	push	{r7, lr}
 801d2e6:	b082      	sub	sp, #8
 801d2e8:	af00      	add	r7, sp, #0
 801d2ea:	6078      	str	r0, [r7, #4]
 801d2ec:	460b      	mov	r3, r1
 801d2ee:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801d2f0:	687b      	ldr	r3, [r7, #4]
 801d2f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801d2f6:	78fa      	ldrb	r2, [r7, #3]
 801d2f8:	4611      	mov	r1, r2
 801d2fa:	4618      	mov	r0, r3
 801d2fc:	f7ed fc17 	bl	800ab2e <HAL_HCD_HC_GetURBState>
 801d300:	4603      	mov	r3, r0
}
 801d302:	4618      	mov	r0, r3
 801d304:	3708      	adds	r7, #8
 801d306:	46bd      	mov	sp, r7
 801d308:	bd80      	pop	{r7, pc}

0801d30a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 801d30a:	b580      	push	{r7, lr}
 801d30c:	b082      	sub	sp, #8
 801d30e:	af00      	add	r7, sp, #0
 801d310:	6078      	str	r0, [r7, #4]
 801d312:	460b      	mov	r3, r1
 801d314:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 801d316:	687b      	ldr	r3, [r7, #4]
 801d318:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 801d31c:	2b01      	cmp	r3, #1
 801d31e:	d103      	bne.n	801d328 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 801d320:	78fb      	ldrb	r3, [r7, #3]
 801d322:	4618      	mov	r0, r3
 801d324:	f000 f870 	bl	801d408 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 801d328:	20c8      	movs	r0, #200	@ 0xc8
 801d32a:	f7ea fd1f 	bl	8007d6c <HAL_Delay>
  return USBH_OK;
 801d32e:	2300      	movs	r3, #0
}
 801d330:	4618      	mov	r0, r3
 801d332:	3708      	adds	r7, #8
 801d334:	46bd      	mov	sp, r7
 801d336:	bd80      	pop	{r7, pc}

0801d338 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 801d338:	b480      	push	{r7}
 801d33a:	b085      	sub	sp, #20
 801d33c:	af00      	add	r7, sp, #0
 801d33e:	6078      	str	r0, [r7, #4]
 801d340:	460b      	mov	r3, r1
 801d342:	70fb      	strb	r3, [r7, #3]
 801d344:	4613      	mov	r3, r2
 801d346:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 801d348:	687b      	ldr	r3, [r7, #4]
 801d34a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801d34e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 801d350:	78fb      	ldrb	r3, [r7, #3]
 801d352:	68fa      	ldr	r2, [r7, #12]
 801d354:	212c      	movs	r1, #44	@ 0x2c
 801d356:	fb01 f303 	mul.w	r3, r1, r3
 801d35a:	4413      	add	r3, r2
 801d35c:	333b      	adds	r3, #59	@ 0x3b
 801d35e:	781b      	ldrb	r3, [r3, #0]
 801d360:	2b00      	cmp	r3, #0
 801d362:	d009      	beq.n	801d378 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 801d364:	78fb      	ldrb	r3, [r7, #3]
 801d366:	68fa      	ldr	r2, [r7, #12]
 801d368:	212c      	movs	r1, #44	@ 0x2c
 801d36a:	fb01 f303 	mul.w	r3, r1, r3
 801d36e:	4413      	add	r3, r2
 801d370:	3354      	adds	r3, #84	@ 0x54
 801d372:	78ba      	ldrb	r2, [r7, #2]
 801d374:	701a      	strb	r2, [r3, #0]
 801d376:	e008      	b.n	801d38a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 801d378:	78fb      	ldrb	r3, [r7, #3]
 801d37a:	68fa      	ldr	r2, [r7, #12]
 801d37c:	212c      	movs	r1, #44	@ 0x2c
 801d37e:	fb01 f303 	mul.w	r3, r1, r3
 801d382:	4413      	add	r3, r2
 801d384:	3355      	adds	r3, #85	@ 0x55
 801d386:	78ba      	ldrb	r2, [r7, #2]
 801d388:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 801d38a:	2300      	movs	r3, #0
}
 801d38c:	4618      	mov	r0, r3
 801d38e:	3714      	adds	r7, #20
 801d390:	46bd      	mov	sp, r7
 801d392:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d396:	4770      	bx	lr

0801d398 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 801d398:	b580      	push	{r7, lr}
 801d39a:	b082      	sub	sp, #8
 801d39c:	af00      	add	r7, sp, #0
 801d39e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 801d3a0:	6878      	ldr	r0, [r7, #4]
 801d3a2:	f7ea fce3 	bl	8007d6c <HAL_Delay>
}
 801d3a6:	bf00      	nop
 801d3a8:	3708      	adds	r7, #8
 801d3aa:	46bd      	mov	sp, r7
 801d3ac:	bd80      	pop	{r7, pc}
	...

0801d3b0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801d3b0:	b480      	push	{r7}
 801d3b2:	b085      	sub	sp, #20
 801d3b4:	af00      	add	r7, sp, #0
 801d3b6:	4603      	mov	r3, r0
 801d3b8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801d3ba:	2300      	movs	r3, #0
 801d3bc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801d3be:	79fb      	ldrb	r3, [r7, #7]
 801d3c0:	2b03      	cmp	r3, #3
 801d3c2:	d817      	bhi.n	801d3f4 <USBH_Get_USB_Status+0x44>
 801d3c4:	a201      	add	r2, pc, #4	@ (adr r2, 801d3cc <USBH_Get_USB_Status+0x1c>)
 801d3c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d3ca:	bf00      	nop
 801d3cc:	0801d3dd 	.word	0x0801d3dd
 801d3d0:	0801d3e3 	.word	0x0801d3e3
 801d3d4:	0801d3e9 	.word	0x0801d3e9
 801d3d8:	0801d3ef 	.word	0x0801d3ef
  {
    case HAL_OK :
      usb_status = USBH_OK;
 801d3dc:	2300      	movs	r3, #0
 801d3de:	73fb      	strb	r3, [r7, #15]
    break;
 801d3e0:	e00b      	b.n	801d3fa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 801d3e2:	2302      	movs	r3, #2
 801d3e4:	73fb      	strb	r3, [r7, #15]
    break;
 801d3e6:	e008      	b.n	801d3fa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 801d3e8:	2301      	movs	r3, #1
 801d3ea:	73fb      	strb	r3, [r7, #15]
    break;
 801d3ec:	e005      	b.n	801d3fa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 801d3ee:	2302      	movs	r3, #2
 801d3f0:	73fb      	strb	r3, [r7, #15]
    break;
 801d3f2:	e002      	b.n	801d3fa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 801d3f4:	2302      	movs	r3, #2
 801d3f6:	73fb      	strb	r3, [r7, #15]
    break;
 801d3f8:	bf00      	nop
  }
  return usb_status;
 801d3fa:	7bfb      	ldrb	r3, [r7, #15]
}
 801d3fc:	4618      	mov	r0, r3
 801d3fe:	3714      	adds	r7, #20
 801d400:	46bd      	mov	sp, r7
 801d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d406:	4770      	bx	lr

0801d408 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 801d408:	b580      	push	{r7, lr}
 801d40a:	b084      	sub	sp, #16
 801d40c:	af00      	add	r7, sp, #0
 801d40e:	4603      	mov	r3, r0
 801d410:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 801d412:	79fb      	ldrb	r3, [r7, #7]
 801d414:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 801d416:	79fb      	ldrb	r3, [r7, #7]
 801d418:	2b00      	cmp	r3, #0
 801d41a:	d102      	bne.n	801d422 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 801d41c:	2300      	movs	r3, #0
 801d41e:	73fb      	strb	r3, [r7, #15]
 801d420:	e001      	b.n	801d426 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 801d422:	2301      	movs	r3, #1
 801d424:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 801d426:	7bfb      	ldrb	r3, [r7, #15]
 801d428:	461a      	mov	r2, r3
 801d42a:	2120      	movs	r1, #32
 801d42c:	4803      	ldr	r0, [pc, #12]	@ (801d43c <MX_DriverVbusFS+0x34>)
 801d42e:	f7ec ffa1 	bl	800a374 <HAL_GPIO_WritePin>
}
 801d432:	bf00      	nop
 801d434:	3710      	adds	r7, #16
 801d436:	46bd      	mov	sp, r7
 801d438:	bd80      	pop	{r7, pc}
 801d43a:	bf00      	nop
 801d43c:	40020c00 	.word	0x40020c00

0801d440 <audio_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool audio_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 801d440:	b580      	push	{r7, lr}
 801d442:	b082      	sub	sp, #8
 801d444:	af00      	add	r7, sp, #0
 801d446:	6078      	str	r0, [r7, #4]
 801d448:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_audio_activations_map, 1, params)) {
 801d44a:	683a      	ldr	r2, [r7, #0]
 801d44c:	2101      	movs	r1, #1
 801d44e:	4841      	ldr	r0, [pc, #260]	@ (801d554 <audio_configure_activations+0x114>)
 801d450:	f000 fb44 	bl	801dadc <ai_platform_get_activations_map>
 801d454:	4603      	mov	r3, r0
 801d456:	2b00      	cmp	r3, #0
 801d458:	d071      	beq.n	801d53e <audio_configure_activations+0xfe>
    /* Updating activations (byte) offsets */
    
    serving_default_input_layer0_output_array.data = AI_PTR(g_audio_activations_map[0] + 1080);
 801d45a:	4b3e      	ldr	r3, [pc, #248]	@ (801d554 <audio_configure_activations+0x114>)
 801d45c:	681b      	ldr	r3, [r3, #0]
 801d45e:	f503 6387 	add.w	r3, r3, #1080	@ 0x438
 801d462:	4a3d      	ldr	r2, [pc, #244]	@ (801d558 <audio_configure_activations+0x118>)
 801d464:	6093      	str	r3, [r2, #8]
    serving_default_input_layer0_output_array.data_start = AI_PTR(g_audio_activations_map[0] + 1080);
 801d466:	4b3b      	ldr	r3, [pc, #236]	@ (801d554 <audio_configure_activations+0x114>)
 801d468:	681b      	ldr	r3, [r3, #0]
 801d46a:	f503 6387 	add.w	r3, r3, #1080	@ 0x438
 801d46e:	4a3a      	ldr	r2, [pc, #232]	@ (801d558 <audio_configure_activations+0x118>)
 801d470:	60d3      	str	r3, [r2, #12]
    gemm_0_scratch0_array.data = AI_PTR(g_audio_activations_map[0] + 1120);
 801d472:	4b38      	ldr	r3, [pc, #224]	@ (801d554 <audio_configure_activations+0x114>)
 801d474:	681b      	ldr	r3, [r3, #0]
 801d476:	f503 638c 	add.w	r3, r3, #1120	@ 0x460
 801d47a:	4a38      	ldr	r2, [pc, #224]	@ (801d55c <audio_configure_activations+0x11c>)
 801d47c:	6093      	str	r3, [r2, #8]
    gemm_0_scratch0_array.data_start = AI_PTR(g_audio_activations_map[0] + 1120);
 801d47e:	4b35      	ldr	r3, [pc, #212]	@ (801d554 <audio_configure_activations+0x114>)
 801d480:	681b      	ldr	r3, [r3, #0]
 801d482:	f503 638c 	add.w	r3, r3, #1120	@ 0x460
 801d486:	4a35      	ldr	r2, [pc, #212]	@ (801d55c <audio_configure_activations+0x11c>)
 801d488:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_audio_activations_map[0] + 2200);
 801d48a:	4b32      	ldr	r3, [pc, #200]	@ (801d554 <audio_configure_activations+0x114>)
 801d48c:	681b      	ldr	r3, [r3, #0]
 801d48e:	f603 0398 	addw	r3, r3, #2200	@ 0x898
 801d492:	4a33      	ldr	r2, [pc, #204]	@ (801d560 <audio_configure_activations+0x120>)
 801d494:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_audio_activations_map[0] + 2200);
 801d496:	4b2f      	ldr	r3, [pc, #188]	@ (801d554 <audio_configure_activations+0x114>)
 801d498:	681b      	ldr	r3, [r3, #0]
 801d49a:	f603 0398 	addw	r3, r3, #2200	@ 0x898
 801d49e:	4a30      	ldr	r2, [pc, #192]	@ (801d560 <audio_configure_activations+0x120>)
 801d4a0:	60d3      	str	r3, [r2, #12]
    gemm_1_scratch0_array.data = AI_PTR(g_audio_activations_map[0] + 0);
 801d4a2:	4b2c      	ldr	r3, [pc, #176]	@ (801d554 <audio_configure_activations+0x114>)
 801d4a4:	681b      	ldr	r3, [r3, #0]
 801d4a6:	4a2f      	ldr	r2, [pc, #188]	@ (801d564 <audio_configure_activations+0x124>)
 801d4a8:	6093      	str	r3, [r2, #8]
    gemm_1_scratch0_array.data_start = AI_PTR(g_audio_activations_map[0] + 0);
 801d4aa:	4b2a      	ldr	r3, [pc, #168]	@ (801d554 <audio_configure_activations+0x114>)
 801d4ac:	681b      	ldr	r3, [r3, #0]
 801d4ae:	4a2d      	ldr	r2, [pc, #180]	@ (801d564 <audio_configure_activations+0x124>)
 801d4b0:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_audio_activations_map[0] + 2300);
 801d4b2:	4b28      	ldr	r3, [pc, #160]	@ (801d554 <audio_configure_activations+0x114>)
 801d4b4:	681b      	ldr	r3, [r3, #0]
 801d4b6:	f603 03fc 	addw	r3, r3, #2300	@ 0x8fc
 801d4ba:	4a2b      	ldr	r2, [pc, #172]	@ (801d568 <audio_configure_activations+0x128>)
 801d4bc:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_audio_activations_map[0] + 2300);
 801d4be:	4b25      	ldr	r3, [pc, #148]	@ (801d554 <audio_configure_activations+0x114>)
 801d4c0:	681b      	ldr	r3, [r3, #0]
 801d4c2:	f603 03fc 	addw	r3, r3, #2300	@ 0x8fc
 801d4c6:	4a28      	ldr	r2, [pc, #160]	@ (801d568 <audio_configure_activations+0x128>)
 801d4c8:	60d3      	str	r3, [r2, #12]
    gemm_2_scratch0_array.data = AI_PTR(g_audio_activations_map[0] + 0);
 801d4ca:	4b22      	ldr	r3, [pc, #136]	@ (801d554 <audio_configure_activations+0x114>)
 801d4cc:	681b      	ldr	r3, [r3, #0]
 801d4ce:	4a27      	ldr	r2, [pc, #156]	@ (801d56c <audio_configure_activations+0x12c>)
 801d4d0:	6093      	str	r3, [r2, #8]
    gemm_2_scratch0_array.data_start = AI_PTR(g_audio_activations_map[0] + 0);
 801d4d2:	4b20      	ldr	r3, [pc, #128]	@ (801d554 <audio_configure_activations+0x114>)
 801d4d4:	681b      	ldr	r3, [r3, #0]
 801d4d6:	4a25      	ldr	r2, [pc, #148]	@ (801d56c <audio_configure_activations+0x12c>)
 801d4d8:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_audio_activations_map[0] + 1400);
 801d4da:	4b1e      	ldr	r3, [pc, #120]	@ (801d554 <audio_configure_activations+0x114>)
 801d4dc:	681b      	ldr	r3, [r3, #0]
 801d4de:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 801d4e2:	4a23      	ldr	r2, [pc, #140]	@ (801d570 <audio_configure_activations+0x130>)
 801d4e4:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_audio_activations_map[0] + 1400);
 801d4e6:	4b1b      	ldr	r3, [pc, #108]	@ (801d554 <audio_configure_activations+0x114>)
 801d4e8:	681b      	ldr	r3, [r3, #0]
 801d4ea:	f503 63af 	add.w	r3, r3, #1400	@ 0x578
 801d4ee:	4a20      	ldr	r2, [pc, #128]	@ (801d570 <audio_configure_activations+0x130>)
 801d4f0:	60d3      	str	r3, [r2, #12]
    gemm_3_scratch0_array.data = AI_PTR(g_audio_activations_map[0] + 0);
 801d4f2:	4b18      	ldr	r3, [pc, #96]	@ (801d554 <audio_configure_activations+0x114>)
 801d4f4:	681b      	ldr	r3, [r3, #0]
 801d4f6:	4a1f      	ldr	r2, [pc, #124]	@ (801d574 <audio_configure_activations+0x134>)
 801d4f8:	6093      	str	r3, [r2, #8]
    gemm_3_scratch0_array.data_start = AI_PTR(g_audio_activations_map[0] + 0);
 801d4fa:	4b16      	ldr	r3, [pc, #88]	@ (801d554 <audio_configure_activations+0x114>)
 801d4fc:	681b      	ldr	r3, [r3, #0]
 801d4fe:	4a1d      	ldr	r2, [pc, #116]	@ (801d574 <audio_configure_activations+0x134>)
 801d500:	60d3      	str	r3, [r2, #12]
    gemm_3_output_array.data = AI_PTR(g_audio_activations_map[0] + 252);
 801d502:	4b14      	ldr	r3, [pc, #80]	@ (801d554 <audio_configure_activations+0x114>)
 801d504:	681b      	ldr	r3, [r3, #0]
 801d506:	33fc      	adds	r3, #252	@ 0xfc
 801d508:	4a1b      	ldr	r2, [pc, #108]	@ (801d578 <audio_configure_activations+0x138>)
 801d50a:	6093      	str	r3, [r2, #8]
    gemm_3_output_array.data_start = AI_PTR(g_audio_activations_map[0] + 252);
 801d50c:	4b11      	ldr	r3, [pc, #68]	@ (801d554 <audio_configure_activations+0x114>)
 801d50e:	681b      	ldr	r3, [r3, #0]
 801d510:	33fc      	adds	r3, #252	@ 0xfc
 801d512:	4a19      	ldr	r2, [pc, #100]	@ (801d578 <audio_configure_activations+0x138>)
 801d514:	60d3      	str	r3, [r2, #12]
    nl_4_scratch0_array.data = AI_PTR(g_audio_activations_map[0] + 0);
 801d516:	4b0f      	ldr	r3, [pc, #60]	@ (801d554 <audio_configure_activations+0x114>)
 801d518:	681b      	ldr	r3, [r3, #0]
 801d51a:	4a18      	ldr	r2, [pc, #96]	@ (801d57c <audio_configure_activations+0x13c>)
 801d51c:	6093      	str	r3, [r2, #8]
    nl_4_scratch0_array.data_start = AI_PTR(g_audio_activations_map[0] + 0);
 801d51e:	4b0d      	ldr	r3, [pc, #52]	@ (801d554 <audio_configure_activations+0x114>)
 801d520:	681b      	ldr	r3, [r3, #0]
 801d522:	4a16      	ldr	r2, [pc, #88]	@ (801d57c <audio_configure_activations+0x13c>)
 801d524:	60d3      	str	r3, [r2, #12]
    nl_4_output_array.data = AI_PTR(g_audio_activations_map[0] + 28);
 801d526:	4b0b      	ldr	r3, [pc, #44]	@ (801d554 <audio_configure_activations+0x114>)
 801d528:	681b      	ldr	r3, [r3, #0]
 801d52a:	331c      	adds	r3, #28
 801d52c:	4a14      	ldr	r2, [pc, #80]	@ (801d580 <audio_configure_activations+0x140>)
 801d52e:	6093      	str	r3, [r2, #8]
    nl_4_output_array.data_start = AI_PTR(g_audio_activations_map[0] + 28);
 801d530:	4b08      	ldr	r3, [pc, #32]	@ (801d554 <audio_configure_activations+0x114>)
 801d532:	681b      	ldr	r3, [r3, #0]
 801d534:	331c      	adds	r3, #28
 801d536:	4a12      	ldr	r2, [pc, #72]	@ (801d580 <audio_configure_activations+0x140>)
 801d538:	60d3      	str	r3, [r2, #12]
    return true;
 801d53a:	2301      	movs	r3, #1
 801d53c:	e005      	b.n	801d54a <audio_configure_activations+0x10a>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 801d53e:	2213      	movs	r2, #19
 801d540:	2130      	movs	r1, #48	@ 0x30
 801d542:	6878      	ldr	r0, [r7, #4]
 801d544:	f000 fb4a 	bl	801dbdc <ai_platform_network_set_error>
  return false;
 801d548:	2300      	movs	r3, #0
}
 801d54a:	4618      	mov	r0, r3
 801d54c:	3708      	adds	r7, #8
 801d54e:	46bd      	mov	sp, r7
 801d550:	bd80      	pop	{r7, pc}
 801d552:	bf00      	nop
 801d554:	20018210 	.word	0x20018210
 801d558:	20000078 	.word	0x20000078
 801d55c:	20000158 	.word	0x20000158
 801d560:	20000088 	.word	0x20000088
 801d564:	20000168 	.word	0x20000168
 801d568:	20000098 	.word	0x20000098
 801d56c:	20000178 	.word	0x20000178
 801d570:	200000a8 	.word	0x200000a8
 801d574:	20000188 	.word	0x20000188
 801d578:	200000b8 	.word	0x200000b8
 801d57c:	20000198 	.word	0x20000198
 801d580:	200000c8 	.word	0x200000c8

0801d584 <audio_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool audio_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 801d584:	b580      	push	{r7, lr}
 801d586:	b082      	sub	sp, #8
 801d588:	af00      	add	r7, sp, #0
 801d58a:	6078      	str	r0, [r7, #4]
 801d58c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_audio_weights_map, 1, params)) {
 801d58e:	683a      	ldr	r2, [r7, #0]
 801d590:	2101      	movs	r1, #1
 801d592:	4855      	ldr	r0, [pc, #340]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d594:	f000 fa4a 	bl	801da2c <ai_platform_get_weights_map>
 801d598:	4603      	mov	r3, r0
 801d59a:	2b00      	cmp	r3, #0
 801d59c:	f000 809a 	beq.w	801d6d4 <audio_configure_weights+0x150>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 801d5a0:	4b52      	ldr	r3, [pc, #328]	@ (801d6ec <audio_configure_weights+0x168>)
 801d5a2:	681b      	ldr	r3, [r3, #0]
 801d5a4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801d5a8:	4a50      	ldr	r2, [pc, #320]	@ (801d6ec <audio_configure_weights+0x168>)
 801d5aa:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_audio_weights_map[0] + 0);
 801d5ac:	4b4e      	ldr	r3, [pc, #312]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d5ae:	681b      	ldr	r3, [r3, #0]
 801d5b0:	4a4e      	ldr	r2, [pc, #312]	@ (801d6ec <audio_configure_weights+0x168>)
 801d5b2:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_audio_weights_map[0] + 0);
 801d5b4:	4b4c      	ldr	r3, [pc, #304]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d5b6:	681b      	ldr	r3, [r3, #0]
 801d5b8:	4a4c      	ldr	r2, [pc, #304]	@ (801d6ec <audio_configure_weights+0x168>)
 801d5ba:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 801d5bc:	4b4c      	ldr	r3, [pc, #304]	@ (801d6f0 <audio_configure_weights+0x16c>)
 801d5be:	681b      	ldr	r3, [r3, #0]
 801d5c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801d5c4:	4a4a      	ldr	r2, [pc, #296]	@ (801d6f0 <audio_configure_weights+0x16c>)
 801d5c6:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_audio_weights_map[0] + 4000);
 801d5c8:	4b47      	ldr	r3, [pc, #284]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d5ca:	681b      	ldr	r3, [r3, #0]
 801d5cc:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 801d5d0:	4a47      	ldr	r2, [pc, #284]	@ (801d6f0 <audio_configure_weights+0x16c>)
 801d5d2:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_audio_weights_map[0] + 4000);
 801d5d4:	4b44      	ldr	r3, [pc, #272]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d5d6:	681b      	ldr	r3, [r3, #0]
 801d5d8:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 801d5dc:	4a44      	ldr	r2, [pc, #272]	@ (801d6f0 <audio_configure_weights+0x16c>)
 801d5de:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 801d5e0:	4b44      	ldr	r3, [pc, #272]	@ (801d6f4 <audio_configure_weights+0x170>)
 801d5e2:	681b      	ldr	r3, [r3, #0]
 801d5e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801d5e8:	4a42      	ldr	r2, [pc, #264]	@ (801d6f4 <audio_configure_weights+0x170>)
 801d5ea:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_audio_weights_map[0] + 4400);
 801d5ec:	4b3e      	ldr	r3, [pc, #248]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d5ee:	681a      	ldr	r2, [r3, #0]
 801d5f0:	f241 1330 	movw	r3, #4400	@ 0x1130
 801d5f4:	4413      	add	r3, r2
 801d5f6:	4a3f      	ldr	r2, [pc, #252]	@ (801d6f4 <audio_configure_weights+0x170>)
 801d5f8:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_audio_weights_map[0] + 4400);
 801d5fa:	4b3b      	ldr	r3, [pc, #236]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d5fc:	681a      	ldr	r2, [r3, #0]
 801d5fe:	f241 1330 	movw	r3, #4400	@ 0x1130
 801d602:	4413      	add	r3, r2
 801d604:	4a3b      	ldr	r2, [pc, #236]	@ (801d6f4 <audio_configure_weights+0x170>)
 801d606:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 801d608:	4b3b      	ldr	r3, [pc, #236]	@ (801d6f8 <audio_configure_weights+0x174>)
 801d60a:	681b      	ldr	r3, [r3, #0]
 801d60c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801d610:	4a39      	ldr	r2, [pc, #228]	@ (801d6f8 <audio_configure_weights+0x174>)
 801d612:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_audio_weights_map[0] + 24400);
 801d614:	4b34      	ldr	r3, [pc, #208]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d616:	681a      	ldr	r2, [r3, #0]
 801d618:	f645 7350 	movw	r3, #24400	@ 0x5f50
 801d61c:	4413      	add	r3, r2
 801d61e:	4a36      	ldr	r2, [pc, #216]	@ (801d6f8 <audio_configure_weights+0x174>)
 801d620:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_audio_weights_map[0] + 24400);
 801d622:	4b31      	ldr	r3, [pc, #196]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d624:	681a      	ldr	r2, [r3, #0]
 801d626:	f645 7350 	movw	r3, #24400	@ 0x5f50
 801d62a:	4413      	add	r3, r2
 801d62c:	4a32      	ldr	r2, [pc, #200]	@ (801d6f8 <audio_configure_weights+0x174>)
 801d62e:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 801d630:	4b32      	ldr	r3, [pc, #200]	@ (801d6fc <audio_configure_weights+0x178>)
 801d632:	681b      	ldr	r3, [r3, #0]
 801d634:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801d638:	4a30      	ldr	r2, [pc, #192]	@ (801d6fc <audio_configure_weights+0x178>)
 801d63a:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_audio_weights_map[0] + 25200);
 801d63c:	4b2a      	ldr	r3, [pc, #168]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d63e:	681a      	ldr	r2, [r3, #0]
 801d640:	f246 2370 	movw	r3, #25200	@ 0x6270
 801d644:	4413      	add	r3, r2
 801d646:	4a2d      	ldr	r2, [pc, #180]	@ (801d6fc <audio_configure_weights+0x178>)
 801d648:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_audio_weights_map[0] + 25200);
 801d64a:	4b27      	ldr	r3, [pc, #156]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d64c:	681a      	ldr	r2, [r3, #0]
 801d64e:	f246 2370 	movw	r3, #25200	@ 0x6270
 801d652:	4413      	add	r3, r2
 801d654:	4a29      	ldr	r2, [pc, #164]	@ (801d6fc <audio_configure_weights+0x178>)
 801d656:	60d3      	str	r3, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 801d658:	4b29      	ldr	r3, [pc, #164]	@ (801d700 <audio_configure_weights+0x17c>)
 801d65a:	681b      	ldr	r3, [r3, #0]
 801d65c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801d660:	4a27      	ldr	r2, [pc, #156]	@ (801d700 <audio_configure_weights+0x17c>)
 801d662:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_audio_weights_map[0] + 45200);
 801d664:	4b20      	ldr	r3, [pc, #128]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d666:	681a      	ldr	r2, [r3, #0]
 801d668:	f24b 0390 	movw	r3, #45200	@ 0xb090
 801d66c:	4413      	add	r3, r2
 801d66e:	4a24      	ldr	r2, [pc, #144]	@ (801d700 <audio_configure_weights+0x17c>)
 801d670:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_audio_weights_map[0] + 45200);
 801d672:	4b1d      	ldr	r3, [pc, #116]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d674:	681a      	ldr	r2, [r3, #0]
 801d676:	f24b 0390 	movw	r3, #45200	@ 0xb090
 801d67a:	4413      	add	r3, r2
 801d67c:	4a20      	ldr	r2, [pc, #128]	@ (801d700 <audio_configure_weights+0x17c>)
 801d67e:	60d3      	str	r3, [r2, #12]
    gemm_3_weights_array.format |= AI_FMT_FLAG_CONST;
 801d680:	4b20      	ldr	r3, [pc, #128]	@ (801d704 <audio_configure_weights+0x180>)
 801d682:	681b      	ldr	r3, [r3, #0]
 801d684:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801d688:	4a1e      	ldr	r2, [pc, #120]	@ (801d704 <audio_configure_weights+0x180>)
 801d68a:	6013      	str	r3, [r2, #0]
    gemm_3_weights_array.data = AI_PTR(g_audio_weights_map[0] + 45600);
 801d68c:	4b16      	ldr	r3, [pc, #88]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d68e:	681a      	ldr	r2, [r3, #0]
 801d690:	f24b 2320 	movw	r3, #45600	@ 0xb220
 801d694:	4413      	add	r3, r2
 801d696:	4a1b      	ldr	r2, [pc, #108]	@ (801d704 <audio_configure_weights+0x180>)
 801d698:	6093      	str	r3, [r2, #8]
    gemm_3_weights_array.data_start = AI_PTR(g_audio_weights_map[0] + 45600);
 801d69a:	4b13      	ldr	r3, [pc, #76]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d69c:	681a      	ldr	r2, [r3, #0]
 801d69e:	f24b 2320 	movw	r3, #45600	@ 0xb220
 801d6a2:	4413      	add	r3, r2
 801d6a4:	4a17      	ldr	r2, [pc, #92]	@ (801d704 <audio_configure_weights+0x180>)
 801d6a6:	60d3      	str	r3, [r2, #12]
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 801d6a8:	4b17      	ldr	r3, [pc, #92]	@ (801d708 <audio_configure_weights+0x184>)
 801d6aa:	681b      	ldr	r3, [r3, #0]
 801d6ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801d6b0:	4a15      	ldr	r2, [pc, #84]	@ (801d708 <audio_configure_weights+0x184>)
 801d6b2:	6013      	str	r3, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_audio_weights_map[0] + 46100);
 801d6b4:	4b0c      	ldr	r3, [pc, #48]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d6b6:	681a      	ldr	r2, [r3, #0]
 801d6b8:	f24b 4314 	movw	r3, #46100	@ 0xb414
 801d6bc:	4413      	add	r3, r2
 801d6be:	4a12      	ldr	r2, [pc, #72]	@ (801d708 <audio_configure_weights+0x184>)
 801d6c0:	6093      	str	r3, [r2, #8]
    gemm_3_bias_array.data_start = AI_PTR(g_audio_weights_map[0] + 46100);
 801d6c2:	4b09      	ldr	r3, [pc, #36]	@ (801d6e8 <audio_configure_weights+0x164>)
 801d6c4:	681a      	ldr	r2, [r3, #0]
 801d6c6:	f24b 4314 	movw	r3, #46100	@ 0xb414
 801d6ca:	4413      	add	r3, r2
 801d6cc:	4a0e      	ldr	r2, [pc, #56]	@ (801d708 <audio_configure_weights+0x184>)
 801d6ce:	60d3      	str	r3, [r2, #12]
    return true;
 801d6d0:	2301      	movs	r3, #1
 801d6d2:	e005      	b.n	801d6e0 <audio_configure_weights+0x15c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 801d6d4:	2212      	movs	r2, #18
 801d6d6:	2130      	movs	r1, #48	@ 0x30
 801d6d8:	6878      	ldr	r0, [r7, #4]
 801d6da:	f000 fa7f 	bl	801dbdc <ai_platform_network_set_error>
  return false;
 801d6de:	2300      	movs	r3, #0
}
 801d6e0:	4618      	mov	r0, r3
 801d6e2:	3708      	adds	r7, #8
 801d6e4:	46bd      	mov	sp, r7
 801d6e6:	bd80      	pop	{r7, pc}
 801d6e8:	20018214 	.word	0x20018214
 801d6ec:	200000d8 	.word	0x200000d8
 801d6f0:	200000e8 	.word	0x200000e8
 801d6f4:	200000f8 	.word	0x200000f8
 801d6f8:	20000108 	.word	0x20000108
 801d6fc:	20000118 	.word	0x20000118
 801d700:	20000128 	.word	0x20000128
 801d704:	20000138 	.word	0x20000138
 801d708:	20000148 	.word	0x20000148

0801d70c <ai_audio_get_error>:
}


AI_API_ENTRY
ai_error ai_audio_get_error(ai_handle network)
{
 801d70c:	b580      	push	{r7, lr}
 801d70e:	b082      	sub	sp, #8
 801d710:	af00      	add	r7, sp, #0
 801d712:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 801d714:	6878      	ldr	r0, [r7, #4]
 801d716:	f000 fa55 	bl	801dbc4 <ai_platform_network_get_error>
 801d71a:	4603      	mov	r3, r0
}
 801d71c:	4618      	mov	r0, r3
 801d71e:	3708      	adds	r7, #8
 801d720:	46bd      	mov	sp, r7
 801d722:	bd80      	pop	{r7, pc}

0801d724 <ai_audio_create>:


AI_API_ENTRY
ai_error ai_audio_create(
  ai_handle* network, const ai_buffer* network_config)
{
 801d724:	b580      	push	{r7, lr}
 801d726:	b084      	sub	sp, #16
 801d728:	af02      	add	r7, sp, #8
 801d72a:	6078      	str	r0, [r7, #4]
 801d72c:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 801d72e:	2300      	movs	r3, #0
 801d730:	9301      	str	r3, [sp, #4]
 801d732:	2305      	movs	r3, #5
 801d734:	9300      	str	r3, [sp, #0]
 801d736:	2301      	movs	r3, #1
 801d738:	4a04      	ldr	r2, [pc, #16]	@ (801d74c <ai_audio_create+0x28>)
 801d73a:	6839      	ldr	r1, [r7, #0]
 801d73c:	6878      	ldr	r0, [r7, #4]
 801d73e:	f000 fb43 	bl	801ddc8 <ai_platform_network_create>
 801d742:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 801d744:	4618      	mov	r0, r3
 801d746:	3708      	adds	r7, #8
 801d748:	46bd      	mov	sp, r7
 801d74a:	bd80      	pop	{r7, pc}
 801d74c:	2000088c 	.word	0x2000088c

0801d750 <ai_audio_create_and_init>:


AI_API_ENTRY
ai_error ai_audio_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 801d750:	b580      	push	{r7, lr}
 801d752:	b094      	sub	sp, #80	@ 0x50
 801d754:	af00      	add	r7, sp, #0
 801d756:	60f8      	str	r0, [r7, #12]
 801d758:	60b9      	str	r1, [r7, #8]
 801d75a:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_audio_create(network, AI_AUDIO_DATA_CONFIG);
 801d75c:	2100      	movs	r1, #0
 801d75e:	68f8      	ldr	r0, [r7, #12]
 801d760:	f7ff ffe0 	bl	801d724 <ai_audio_create>
 801d764:	4603      	mov	r3, r0
 801d766:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 801d768:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 801d76c:	2b00      	cmp	r3, #0
 801d76e:	d001      	beq.n	801d774 <ai_audio_create_and_init+0x24>
    return err;
 801d770:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d772:	e067      	b.n	801d844 <ai_audio_create_and_init+0xf4>
  }
  
  if (ai_audio_data_params_get(&params) != true) {
 801d774:	f107 0310 	add.w	r3, r7, #16
 801d778:	4618      	mov	r0, r3
 801d77a:	f000 f8e7 	bl	801d94c <ai_audio_data_params_get>
 801d77e:	4603      	mov	r3, r0
 801d780:	f083 0301 	eor.w	r3, r3, #1
 801d784:	b2db      	uxtb	r3, r3
 801d786:	2b00      	cmp	r3, #0
 801d788:	d008      	beq.n	801d79c <ai_audio_create_and_init+0x4c>
    err = ai_audio_get_error(*network);
 801d78a:	68fb      	ldr	r3, [r7, #12]
 801d78c:	681b      	ldr	r3, [r3, #0]
 801d78e:	4618      	mov	r0, r3
 801d790:	f7ff ffbc 	bl	801d70c <ai_audio_get_error>
 801d794:	4603      	mov	r3, r0
 801d796:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 801d798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801d79a:	e053      	b.n	801d844 <ai_audio_create_and_init+0xf4>
  }
#if defined(AI_AUDIO_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 801d79c:	2300      	movs	r3, #0
 801d79e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 801d7a2:	e012      	b.n	801d7ca <ai_audio_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 801d7a4:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 801d7a8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801d7ac:	009b      	lsls	r3, r3, #2
 801d7ae:	68ba      	ldr	r2, [r7, #8]
 801d7b0:	4413      	add	r3, r2
 801d7b2:	681a      	ldr	r2, [r3, #0]
 801d7b4:	f107 0310 	add.w	r3, r7, #16
 801d7b8:	330c      	adds	r3, #12
 801d7ba:	4618      	mov	r0, r3
 801d7bc:	f000 f928 	bl	801da10 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 801d7c0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801d7c4:	3301      	adds	r3, #1
 801d7c6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 801d7ca:	68bb      	ldr	r3, [r7, #8]
 801d7cc:	2b00      	cmp	r3, #0
 801d7ce:	d004      	beq.n	801d7da <ai_audio_create_and_init+0x8a>
 801d7d0:	8bfb      	ldrh	r3, [r7, #30]
 801d7d2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801d7d6:	429a      	cmp	r2, r3
 801d7d8:	d3e4      	bcc.n	801d7a4 <ai_audio_create_and_init+0x54>
  }
#endif
#if defined(AI_AUDIO_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 801d7da:	2300      	movs	r3, #0
 801d7dc:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 801d7e0:	e012      	b.n	801d808 <ai_audio_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 801d7e2:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 801d7e6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801d7ea:	009b      	lsls	r3, r3, #2
 801d7ec:	687a      	ldr	r2, [r7, #4]
 801d7ee:	4413      	add	r3, r2
 801d7f0:	681a      	ldr	r2, [r3, #0]
 801d7f2:	f107 0310 	add.w	r3, r7, #16
 801d7f6:	3304      	adds	r3, #4
 801d7f8:	4618      	mov	r0, r3
 801d7fa:	f000 f909 	bl	801da10 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 801d7fe:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801d802:	3301      	adds	r3, #1
 801d804:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 801d808:	687b      	ldr	r3, [r7, #4]
 801d80a:	2b00      	cmp	r3, #0
 801d80c:	d004      	beq.n	801d818 <ai_audio_create_and_init+0xc8>
 801d80e:	8afb      	ldrh	r3, [r7, #22]
 801d810:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 801d814:	429a      	cmp	r2, r3
 801d816:	d3e4      	bcc.n	801d7e2 <ai_audio_create_and_init+0x92>
  }
#endif
  if (ai_audio_init(*network, &params) != true) {
 801d818:	68fb      	ldr	r3, [r7, #12]
 801d81a:	681b      	ldr	r3, [r3, #0]
 801d81c:	f107 0210 	add.w	r2, r7, #16
 801d820:	4611      	mov	r1, r2
 801d822:	4618      	mov	r0, r3
 801d824:	f000 f846 	bl	801d8b4 <ai_audio_init>
 801d828:	4603      	mov	r3, r0
 801d82a:	f083 0301 	eor.w	r3, r3, #1
 801d82e:	b2db      	uxtb	r3, r3
 801d830:	2b00      	cmp	r3, #0
 801d832:	d006      	beq.n	801d842 <ai_audio_create_and_init+0xf2>
    err = ai_audio_get_error(*network);
 801d834:	68fb      	ldr	r3, [r7, #12]
 801d836:	681b      	ldr	r3, [r3, #0]
 801d838:	4618      	mov	r0, r3
 801d83a:	f7ff ff67 	bl	801d70c <ai_audio_get_error>
 801d83e:	4603      	mov	r3, r0
 801d840:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 801d842:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801d844:	4618      	mov	r0, r3
 801d846:	3750      	adds	r7, #80	@ 0x50
 801d848:	46bd      	mov	sp, r7
 801d84a:	bd80      	pop	{r7, pc}

0801d84c <ai_audio_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_audio_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 801d84c:	b580      	push	{r7, lr}
 801d84e:	b082      	sub	sp, #8
 801d850:	af00      	add	r7, sp, #0
 801d852:	6078      	str	r0, [r7, #4]
 801d854:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 801d856:	687b      	ldr	r3, [r7, #4]
 801d858:	2b00      	cmp	r3, #0
 801d85a:	d104      	bne.n	801d866 <ai_audio_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 801d85c:	4b06      	ldr	r3, [pc, #24]	@ (801d878 <ai_audio_inputs_get+0x2c>)
 801d85e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 801d860:	687b      	ldr	r3, [r7, #4]
 801d862:	4a06      	ldr	r2, [pc, #24]	@ (801d87c <ai_audio_inputs_get+0x30>)
 801d864:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 801d866:	6839      	ldr	r1, [r7, #0]
 801d868:	6878      	ldr	r0, [r7, #4]
 801d86a:	f000 f9bd 	bl	801dbe8 <ai_platform_inputs_get>
 801d86e:	4603      	mov	r3, r0
}
 801d870:	4618      	mov	r0, r3
 801d872:	3708      	adds	r7, #8
 801d874:	46bd      	mov	sp, r7
 801d876:	bd80      	pop	{r7, pc}
 801d878:	2000088c 	.word	0x2000088c
 801d87c:	a1c00100 	.word	0xa1c00100

0801d880 <ai_audio_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_audio_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 801d880:	b580      	push	{r7, lr}
 801d882:	b082      	sub	sp, #8
 801d884:	af00      	add	r7, sp, #0
 801d886:	6078      	str	r0, [r7, #4]
 801d888:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 801d88a:	687b      	ldr	r3, [r7, #4]
 801d88c:	2b00      	cmp	r3, #0
 801d88e:	d104      	bne.n	801d89a <ai_audio_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 801d890:	4b06      	ldr	r3, [pc, #24]	@ (801d8ac <ai_audio_outputs_get+0x2c>)
 801d892:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 801d894:	687b      	ldr	r3, [r7, #4]
 801d896:	4a06      	ldr	r2, [pc, #24]	@ (801d8b0 <ai_audio_outputs_get+0x30>)
 801d898:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 801d89a:	6839      	ldr	r1, [r7, #0]
 801d89c:	6878      	ldr	r0, [r7, #4]
 801d89e:	f000 fa1d 	bl	801dcdc <ai_platform_outputs_get>
 801d8a2:	4603      	mov	r3, r0
}
 801d8a4:	4618      	mov	r0, r3
 801d8a6:	3708      	adds	r7, #8
 801d8a8:	46bd      	mov	sp, r7
 801d8aa:	bd80      	pop	{r7, pc}
 801d8ac:	2000088c 	.word	0x2000088c
 801d8b0:	a1c00100 	.word	0xa1c00100

0801d8b4 <ai_audio_init>:


AI_API_ENTRY
ai_bool ai_audio_init(
  ai_handle network, const ai_network_params* params)
{
 801d8b4:	b580      	push	{r7, lr}
 801d8b6:	b084      	sub	sp, #16
 801d8b8:	af00      	add	r7, sp, #0
 801d8ba:	6078      	str	r0, [r7, #4]
 801d8bc:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 801d8be:	6839      	ldr	r1, [r7, #0]
 801d8c0:	6878      	ldr	r0, [r7, #4]
 801d8c2:	f000 fac3 	bl	801de4c <ai_platform_network_init>
 801d8c6:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 801d8c8:	2301      	movs	r3, #1
 801d8ca:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 801d8cc:	68fb      	ldr	r3, [r7, #12]
 801d8ce:	2b00      	cmp	r3, #0
 801d8d0:	d101      	bne.n	801d8d6 <ai_audio_init+0x22>
 801d8d2:	2300      	movs	r3, #0
 801d8d4:	e026      	b.n	801d924 <ai_audio_init+0x70>
  ok &= audio_configure_weights(net_ctx, params);
 801d8d6:	6839      	ldr	r1, [r7, #0]
 801d8d8:	68f8      	ldr	r0, [r7, #12]
 801d8da:	f7ff fe53 	bl	801d584 <audio_configure_weights>
 801d8de:	4603      	mov	r3, r0
 801d8e0:	461a      	mov	r2, r3
 801d8e2:	7afb      	ldrb	r3, [r7, #11]
 801d8e4:	4013      	ands	r3, r2
 801d8e6:	2b00      	cmp	r3, #0
 801d8e8:	bf14      	ite	ne
 801d8ea:	2301      	movne	r3, #1
 801d8ec:	2300      	moveq	r3, #0
 801d8ee:	72fb      	strb	r3, [r7, #11]
  ok &= audio_configure_activations(net_ctx, params);
 801d8f0:	6839      	ldr	r1, [r7, #0]
 801d8f2:	68f8      	ldr	r0, [r7, #12]
 801d8f4:	f7ff fda4 	bl	801d440 <audio_configure_activations>
 801d8f8:	4603      	mov	r3, r0
 801d8fa:	461a      	mov	r2, r3
 801d8fc:	7afb      	ldrb	r3, [r7, #11]
 801d8fe:	4013      	ands	r3, r2
 801d900:	2b00      	cmp	r3, #0
 801d902:	bf14      	ite	ne
 801d904:	2301      	movne	r3, #1
 801d906:	2300      	moveq	r3, #0
 801d908:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 801d90a:	6878      	ldr	r0, [r7, #4]
 801d90c:	f000 fb40 	bl	801df90 <ai_platform_network_post_init>
 801d910:	4603      	mov	r3, r0
 801d912:	461a      	mov	r2, r3
 801d914:	7afb      	ldrb	r3, [r7, #11]
 801d916:	4013      	ands	r3, r2
 801d918:	2b00      	cmp	r3, #0
 801d91a:	bf14      	ite	ne
 801d91c:	2301      	movne	r3, #1
 801d91e:	2300      	moveq	r3, #0
 801d920:	72fb      	strb	r3, [r7, #11]

  return ok;
 801d922:	7afb      	ldrb	r3, [r7, #11]
}
 801d924:	4618      	mov	r0, r3
 801d926:	3710      	adds	r7, #16
 801d928:	46bd      	mov	sp, r7
 801d92a:	bd80      	pop	{r7, pc}

0801d92c <ai_audio_run>:


AI_API_ENTRY
ai_i32 ai_audio_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 801d92c:	b580      	push	{r7, lr}
 801d92e:	b084      	sub	sp, #16
 801d930:	af00      	add	r7, sp, #0
 801d932:	60f8      	str	r0, [r7, #12]
 801d934:	60b9      	str	r1, [r7, #8]
 801d936:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 801d938:	687a      	ldr	r2, [r7, #4]
 801d93a:	68b9      	ldr	r1, [r7, #8]
 801d93c:	68f8      	ldr	r0, [r7, #12]
 801d93e:	f000 fb53 	bl	801dfe8 <ai_platform_network_process>
 801d942:	4603      	mov	r3, r0
}
 801d944:	4618      	mov	r0, r3
 801d946:	3710      	adds	r7, #16
 801d948:	46bd      	mov	sp, r7
 801d94a:	bd80      	pop	{r7, pc}

0801d94c <ai_audio_data_params_get>:
 * @ingroup audio_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_audio_data_params_get(ai_network_params* params)
{
 801d94c:	b580      	push	{r7, lr}
 801d94e:	b086      	sub	sp, #24
 801d950:	af00      	add	r7, sp, #0
 801d952:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 801d954:	687b      	ldr	r3, [r7, #4]
 801d956:	2b00      	cmp	r3, #0
 801d958:	d101      	bne.n	801d95e <ai_audio_data_params_get+0x12>
 801d95a:	2300      	movs	r3, #0
 801d95c:	e016      	b.n	801d98c <ai_audio_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 801d95e:	4a0d      	ldr	r2, [pc, #52]	@ (801d994 <ai_audio_data_params_get+0x48>)
 801d960:	f107 0310 	add.w	r3, r7, #16
 801d964:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d968:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_AUDIO_DATA_ACTIVATIONS_COUNT, g_audio_data_map_activations);
  
  const ai_buffer_array map_weights = 
 801d96c:	4a0a      	ldr	r2, [pc, #40]	@ (801d998 <ai_audio_data_params_get+0x4c>)
 801d96e:	f107 0308 	add.w	r3, r7, #8
 801d972:	e892 0003 	ldmia.w	r2, {r0, r1}
 801d976:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_AUDIO_DATA_WEIGHTS_COUNT, g_audio_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 801d97a:	f107 0210 	add.w	r2, r7, #16
 801d97e:	f107 0308 	add.w	r3, r7, #8
 801d982:	4619      	mov	r1, r3
 801d984:	6878      	ldr	r0, [r7, #4]
 801d986:	f000 f903 	bl	801db90 <ai_platform_bind_network_params>
 801d98a:	4603      	mov	r3, r0
}
 801d98c:	4618      	mov	r0, r3
 801d98e:	3718      	adds	r7, #24
 801d990:	46bd      	mov	sp, r7
 801d992:	bd80      	pop	{r7, pc}
 801d994:	0802334c 	.word	0x0802334c
 801d998:	08023354 	.word	0x08023354

0801d99c <ai_buffer_get_size>:
 801d99c:	b348      	cbz	r0, 801d9f2 <ai_buffer_get_size+0x56>
 801d99e:	4b15      	ldr	r3, [pc, #84]	@ (801d9f4 <ai_buffer_get_size+0x58>)
 801d9a0:	b430      	push	{r4, r5}
 801d9a2:	6802      	ldr	r2, [r0, #0]
 801d9a4:	4d14      	ldr	r5, [pc, #80]	@ (801d9f8 <ai_buffer_get_size+0x5c>)
 801d9a6:	4013      	ands	r3, r2
 801d9a8:	6984      	ldr	r4, [r0, #24]
 801d9aa:	42ab      	cmp	r3, r5
 801d9ac:	6862      	ldr	r2, [r4, #4]
 801d9ae:	d103      	bne.n	801d9b8 <ai_buffer_get_size+0x1c>
 801d9b0:	b111      	cbz	r1, 801d9b8 <ai_buffer_get_size+0x1c>
 801d9b2:	321f      	adds	r2, #31
 801d9b4:	f022 021f 	bic.w	r2, r2, #31
 801d9b8:	7d03      	ldrb	r3, [r0, #20]
 801d9ba:	6941      	ldr	r1, [r0, #20]
 801d9bc:	f1a3 0301 	sub.w	r3, r3, #1
 801d9c0:	f3c1 2017 	ubfx	r0, r1, #8, #24
 801d9c4:	fab3 f383 	clz	r3, r3
 801d9c8:	095b      	lsrs	r3, r3, #5
 801d9ca:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 801d9ce:	da0c      	bge.n	801d9ea <ai_buffer_get_size+0x4e>
 801d9d0:	2b01      	cmp	r3, #1
 801d9d2:	d103      	bne.n	801d9dc <ai_buffer_get_size+0x40>
 801d9d4:	2802      	cmp	r0, #2
 801d9d6:	f04f 0302 	mov.w	r3, #2
 801d9da:	d006      	beq.n	801d9ea <ai_buffer_get_size+0x4e>
 801d9dc:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 801d9e0:	3301      	adds	r3, #1
 801d9e2:	4298      	cmp	r0, r3
 801d9e4:	fb01 f202 	mul.w	r2, r1, r2
 801d9e8:	d1f2      	bne.n	801d9d0 <ai_buffer_get_size+0x34>
 801d9ea:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 801d9ee:	bc30      	pop	{r4, r5}
 801d9f0:	4770      	bx	lr
 801d9f2:	4770      	bx	lr
 801d9f4:	017fffff 	.word	0x017fffff
 801d9f8:	000400c0 	.word	0x000400c0

0801d9fc <ai_buffer_array_sane>:
 801d9fc:	b138      	cbz	r0, 801da0e <ai_buffer_array_sane+0x12>
 801d9fe:	6843      	ldr	r3, [r0, #4]
 801da00:	b123      	cbz	r3, 801da0c <ai_buffer_array_sane+0x10>
 801da02:	8840      	ldrh	r0, [r0, #2]
 801da04:	3800      	subs	r0, #0
 801da06:	bf18      	it	ne
 801da08:	2001      	movne	r0, #1
 801da0a:	4770      	bx	lr
 801da0c:	4618      	mov	r0, r3
 801da0e:	4770      	bx	lr

0801da10 <ai_buffer_array_item_set_address>:
 801da10:	b158      	cbz	r0, 801da2a <ai_buffer_array_item_set_address+0x1a>
 801da12:	6843      	ldr	r3, [r0, #4]
 801da14:	b143      	cbz	r3, 801da28 <ai_buffer_array_item_set_address+0x18>
 801da16:	8840      	ldrh	r0, [r0, #2]
 801da18:	b138      	cbz	r0, 801da2a <ai_buffer_array_item_set_address+0x1a>
 801da1a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 801da1e:	2001      	movs	r0, #1
 801da20:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801da24:	605a      	str	r2, [r3, #4]
 801da26:	4770      	bx	lr
 801da28:	4618      	mov	r0, r3
 801da2a:	4770      	bx	lr

0801da2c <ai_platform_get_weights_map>:
 801da2c:	2900      	cmp	r1, #0
 801da2e:	bf18      	it	ne
 801da30:	2800      	cmpne	r0, #0
 801da32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801da34:	bf0c      	ite	eq
 801da36:	2401      	moveq	r4, #1
 801da38:	2400      	movne	r4, #0
 801da3a:	2a00      	cmp	r2, #0
 801da3c:	bf08      	it	eq
 801da3e:	f044 0401 	orreq.w	r4, r4, #1
 801da42:	b114      	cbz	r4, 801da4a <ai_platform_get_weights_map+0x1e>
 801da44:	2400      	movs	r4, #0
 801da46:	4620      	mov	r0, r4
 801da48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801da4a:	4616      	mov	r6, r2
 801da4c:	4b22      	ldr	r3, [pc, #136]	@ (801dad8 <ai_platform_get_weights_map+0xac>)
 801da4e:	6812      	ldr	r2, [r2, #0]
 801da50:	4605      	mov	r5, r0
 801da52:	460f      	mov	r7, r1
 801da54:	429a      	cmp	r2, r3
 801da56:	d024      	beq.n	801daa2 <ai_platform_get_weights_map+0x76>
 801da58:	6870      	ldr	r0, [r6, #4]
 801da5a:	2800      	cmp	r0, #0
 801da5c:	d0f2      	beq.n	801da44 <ai_platform_get_weights_map+0x18>
 801da5e:	6806      	ldr	r6, [r0, #0]
 801da60:	429e      	cmp	r6, r3
 801da62:	d006      	beq.n	801da72 <ai_platform_get_weights_map+0x46>
 801da64:	f1a1 0401 	sub.w	r4, r1, #1
 801da68:	6028      	str	r0, [r5, #0]
 801da6a:	fab4 f484 	clz	r4, r4
 801da6e:	0964      	lsrs	r4, r4, #5
 801da70:	e7e9      	b.n	801da46 <ai_platform_get_weights_map+0x1a>
 801da72:	3d04      	subs	r5, #4
 801da74:	4601      	mov	r1, r0
 801da76:	4623      	mov	r3, r4
 801da78:	e004      	b.n	801da84 <ai_platform_get_weights_map+0x58>
 801da7a:	3301      	adds	r3, #1
 801da7c:	f845 2f04 	str.w	r2, [r5, #4]!
 801da80:	429f      	cmp	r7, r3
 801da82:	d903      	bls.n	801da8c <ai_platform_get_weights_map+0x60>
 801da84:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801da88:	42b2      	cmp	r2, r6
 801da8a:	d1f6      	bne.n	801da7a <ai_platform_get_weights_map+0x4e>
 801da8c:	429f      	cmp	r7, r3
 801da8e:	d1da      	bne.n	801da46 <ai_platform_get_weights_map+0x1a>
 801da90:	1c79      	adds	r1, r7, #1
 801da92:	4b11      	ldr	r3, [pc, #68]	@ (801dad8 <ai_platform_get_weights_map+0xac>)
 801da94:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 801da98:	1ae4      	subs	r4, r4, r3
 801da9a:	fab4 f484 	clz	r4, r4
 801da9e:	0964      	lsrs	r4, r4, #5
 801daa0:	e7d1      	b.n	801da46 <ai_platform_get_weights_map+0x1a>
 801daa2:	1d30      	adds	r0, r6, #4
 801daa4:	f7ff ffaa 	bl	801d9fc <ai_buffer_array_sane>
 801daa8:	2800      	cmp	r0, #0
 801daaa:	d0cb      	beq.n	801da44 <ai_platform_get_weights_map+0x18>
 801daac:	88f3      	ldrh	r3, [r6, #6]
 801daae:	429f      	cmp	r7, r3
 801dab0:	d1c8      	bne.n	801da44 <ai_platform_get_weights_map+0x18>
 801dab2:	3d04      	subs	r5, #4
 801dab4:	4622      	mov	r2, r4
 801dab6:	e004      	b.n	801dac2 <ai_platform_get_weights_map+0x96>
 801dab8:	3201      	adds	r2, #1
 801daba:	f845 3f04 	str.w	r3, [r5, #4]!
 801dabe:	4297      	cmp	r7, r2
 801dac0:	d905      	bls.n	801dace <ai_platform_get_weights_map+0xa2>
 801dac2:	68b3      	ldr	r3, [r6, #8]
 801dac4:	4423      	add	r3, r4
 801dac6:	341c      	adds	r4, #28
 801dac8:	685b      	ldr	r3, [r3, #4]
 801daca:	2b00      	cmp	r3, #0
 801dacc:	d1f4      	bne.n	801dab8 <ai_platform_get_weights_map+0x8c>
 801dace:	1abc      	subs	r4, r7, r2
 801dad0:	fab4 f484 	clz	r4, r4
 801dad4:	0964      	lsrs	r4, r4, #5
 801dad6:	e7b6      	b.n	801da46 <ai_platform_get_weights_map+0x1a>
 801dad8:	a1facade 	.word	0xa1facade

0801dadc <ai_platform_get_activations_map>:
 801dadc:	2900      	cmp	r1, #0
 801dade:	bf18      	it	ne
 801dae0:	2800      	cmpne	r0, #0
 801dae2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dae4:	bf0c      	ite	eq
 801dae6:	2401      	moveq	r4, #1
 801dae8:	2400      	movne	r4, #0
 801daea:	2a00      	cmp	r2, #0
 801daec:	bf08      	it	eq
 801daee:	f044 0401 	orreq.w	r4, r4, #1
 801daf2:	b114      	cbz	r4, 801dafa <ai_platform_get_activations_map+0x1e>
 801daf4:	2400      	movs	r4, #0
 801daf6:	4620      	mov	r0, r4
 801daf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801dafa:	4616      	mov	r6, r2
 801dafc:	4b23      	ldr	r3, [pc, #140]	@ (801db8c <ai_platform_get_activations_map+0xb0>)
 801dafe:	6812      	ldr	r2, [r2, #0]
 801db00:	4605      	mov	r5, r0
 801db02:	460f      	mov	r7, r1
 801db04:	429a      	cmp	r2, r3
 801db06:	d024      	beq.n	801db52 <ai_platform_get_activations_map+0x76>
 801db08:	6a30      	ldr	r0, [r6, #32]
 801db0a:	2800      	cmp	r0, #0
 801db0c:	d0f2      	beq.n	801daf4 <ai_platform_get_activations_map+0x18>
 801db0e:	6806      	ldr	r6, [r0, #0]
 801db10:	429e      	cmp	r6, r3
 801db12:	d006      	beq.n	801db22 <ai_platform_get_activations_map+0x46>
 801db14:	f1a1 0401 	sub.w	r4, r1, #1
 801db18:	6028      	str	r0, [r5, #0]
 801db1a:	fab4 f484 	clz	r4, r4
 801db1e:	0964      	lsrs	r4, r4, #5
 801db20:	e7e9      	b.n	801daf6 <ai_platform_get_activations_map+0x1a>
 801db22:	3d04      	subs	r5, #4
 801db24:	4601      	mov	r1, r0
 801db26:	4623      	mov	r3, r4
 801db28:	e004      	b.n	801db34 <ai_platform_get_activations_map+0x58>
 801db2a:	3301      	adds	r3, #1
 801db2c:	f845 2f04 	str.w	r2, [r5, #4]!
 801db30:	429f      	cmp	r7, r3
 801db32:	d903      	bls.n	801db3c <ai_platform_get_activations_map+0x60>
 801db34:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801db38:	42b2      	cmp	r2, r6
 801db3a:	d1f6      	bne.n	801db2a <ai_platform_get_activations_map+0x4e>
 801db3c:	429f      	cmp	r7, r3
 801db3e:	d1da      	bne.n	801daf6 <ai_platform_get_activations_map+0x1a>
 801db40:	1c79      	adds	r1, r7, #1
 801db42:	4b12      	ldr	r3, [pc, #72]	@ (801db8c <ai_platform_get_activations_map+0xb0>)
 801db44:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 801db48:	1ae4      	subs	r4, r4, r3
 801db4a:	fab4 f484 	clz	r4, r4
 801db4e:	0964      	lsrs	r4, r4, #5
 801db50:	e7d1      	b.n	801daf6 <ai_platform_get_activations_map+0x1a>
 801db52:	f106 000c 	add.w	r0, r6, #12
 801db56:	f7ff ff51 	bl	801d9fc <ai_buffer_array_sane>
 801db5a:	2800      	cmp	r0, #0
 801db5c:	d0ca      	beq.n	801daf4 <ai_platform_get_activations_map+0x18>
 801db5e:	89f3      	ldrh	r3, [r6, #14]
 801db60:	429f      	cmp	r7, r3
 801db62:	d1c7      	bne.n	801daf4 <ai_platform_get_activations_map+0x18>
 801db64:	3d04      	subs	r5, #4
 801db66:	4622      	mov	r2, r4
 801db68:	e004      	b.n	801db74 <ai_platform_get_activations_map+0x98>
 801db6a:	3201      	adds	r2, #1
 801db6c:	f845 3f04 	str.w	r3, [r5, #4]!
 801db70:	4297      	cmp	r7, r2
 801db72:	d905      	bls.n	801db80 <ai_platform_get_activations_map+0xa4>
 801db74:	6933      	ldr	r3, [r6, #16]
 801db76:	4423      	add	r3, r4
 801db78:	341c      	adds	r4, #28
 801db7a:	685b      	ldr	r3, [r3, #4]
 801db7c:	2b00      	cmp	r3, #0
 801db7e:	d1f4      	bne.n	801db6a <ai_platform_get_activations_map+0x8e>
 801db80:	1abc      	subs	r4, r7, r2
 801db82:	fab4 f484 	clz	r4, r4
 801db86:	0964      	lsrs	r4, r4, #5
 801db88:	e7b5      	b.n	801daf6 <ai_platform_get_activations_map+0x1a>
 801db8a:	bf00      	nop
 801db8c:	a1facade 	.word	0xa1facade

0801db90 <ai_platform_bind_network_params>:
 801db90:	2a00      	cmp	r2, #0
 801db92:	bf18      	it	ne
 801db94:	2900      	cmpne	r1, #0
 801db96:	d010      	beq.n	801dbba <ai_platform_bind_network_params+0x2a>
 801db98:	b178      	cbz	r0, 801dbba <ai_platform_bind_network_params+0x2a>
 801db9a:	4603      	mov	r3, r0
 801db9c:	4808      	ldr	r0, [pc, #32]	@ (801dbc0 <ai_platform_bind_network_params+0x30>)
 801db9e:	f103 0c0c 	add.w	ip, r3, #12
 801dba2:	f843 0b04 	str.w	r0, [r3], #4
 801dba6:	c903      	ldmia	r1, {r0, r1}
 801dba8:	e883 0003 	stmia.w	r3, {r0, r1}
 801dbac:	2301      	movs	r3, #1
 801dbae:	e892 0003 	ldmia.w	r2, {r0, r1}
 801dbb2:	e88c 0003 	stmia.w	ip, {r0, r1}
 801dbb6:	4618      	mov	r0, r3
 801dbb8:	4770      	bx	lr
 801dbba:	2300      	movs	r3, #0
 801dbbc:	4618      	mov	r0, r3
 801dbbe:	4770      	bx	lr
 801dbc0:	a1facade 	.word	0xa1facade

0801dbc4 <ai_platform_network_get_error>:
 801dbc4:	4b04      	ldr	r3, [pc, #16]	@ (801dbd8 <ai_platform_network_get_error+0x14>)
 801dbc6:	6802      	ldr	r2, [r0, #0]
 801dbc8:	4393      	bics	r3, r2
 801dbca:	d102      	bne.n	801dbd2 <ai_platform_network_get_error+0xe>
 801dbcc:	300c      	adds	r0, #12
 801dbce:	f000 bc33 	b.w	801e438 <core_get_error>
 801dbd2:	f241 0010 	movw	r0, #4112	@ 0x1010
 801dbd6:	4770      	bx	lr
 801dbd8:	a1c00100 	.word	0xa1c00100

0801dbdc <ai_platform_network_set_error>:
 801dbdc:	b110      	cbz	r0, 801dbe4 <ai_platform_network_set_error+0x8>
 801dbde:	300c      	adds	r0, #12
 801dbe0:	f000 bc30 	b.w	801e444 <core_set_error>
 801dbe4:	4770      	bx	lr
 801dbe6:	bf00      	nop

0801dbe8 <ai_platform_inputs_get>:
 801dbe8:	4b3b      	ldr	r3, [pc, #236]	@ (801dcd8 <ai_platform_inputs_get+0xf0>)
 801dbea:	6802      	ldr	r2, [r0, #0]
 801dbec:	4393      	bics	r3, r2
 801dbee:	d168      	bne.n	801dcc2 <ai_platform_inputs_get+0xda>
 801dbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dbf4:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 801dbf6:	b085      	sub	sp, #20
 801dbf8:	4605      	mov	r5, r0
 801dbfa:	460f      	mov	r7, r1
 801dbfc:	2b00      	cmp	r3, #0
 801dbfe:	d053      	beq.n	801dca8 <ai_platform_inputs_get+0xc0>
 801dc00:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 801dc04:	f1bb 0f00 	cmp.w	fp, #0
 801dc08:	d04e      	beq.n	801dca8 <ai_platform_inputs_get+0xc0>
 801dc0a:	f04f 0a00 	mov.w	sl, #0
 801dc0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801dc12:	4656      	mov	r6, sl
 801dc14:	46d1      	mov	r9, sl
 801dc16:	46da      	mov	sl, fp
 801dc18:	e016      	b.n	801dc48 <ai_platform_inputs_get+0x60>
 801dc1a:	9a01      	ldr	r2, [sp, #4]
 801dc1c:	2301      	movs	r3, #1
 801dc1e:	f84b 3002 	str.w	r3, [fp, r2]
 801dc22:	69aa      	ldr	r2, [r5, #24]
 801dc24:	f04f 0301 	mov.w	r3, #1
 801dc28:	6855      	ldr	r5, [r2, #4]
 801dc2a:	6020      	str	r0, [r4, #0]
 801dc2c:	3601      	adds	r6, #1
 801dc2e:	7523      	strb	r3, [r4, #20]
 801dc30:	f109 091c 	add.w	r9, r9, #28
 801dc34:	6960      	ldr	r0, [r4, #20]
 801dc36:	2300      	movs	r3, #0
 801dc38:	f368 201f 	bfi	r0, r8, #8, #24
 801dc3c:	e9c4 c701 	strd	ip, r7, [r4, #4]
 801dc40:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801dc44:	e9c4 0105 	strd	r0, r1, [r4, #20]
 801dc48:	f8ba 3000 	ldrh.w	r3, [sl]
 801dc4c:	00f2      	lsls	r2, r6, #3
 801dc4e:	42b3      	cmp	r3, r6
 801dc50:	9201      	str	r2, [sp, #4]
 801dc52:	d938      	bls.n	801dcc6 <ai_platform_inputs_get+0xde>
 801dc54:	f8da 3004 	ldr.w	r3, [sl, #4]
 801dc58:	2b00      	cmp	r3, #0
 801dc5a:	d034      	beq.n	801dcc6 <ai_platform_inputs_get+0xde>
 801dc5c:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 801dc60:	2d00      	cmp	r5, #0
 801dc62:	d030      	beq.n	801dcc6 <ai_platform_inputs_get+0xde>
 801dc64:	f8da 3008 	ldr.w	r3, [sl, #8]
 801dc68:	69a8      	ldr	r0, [r5, #24]
 801dc6a:	68e9      	ldr	r1, [r5, #12]
 801dc6c:	6800      	ldr	r0, [r0, #0]
 801dc6e:	9100      	str	r1, [sp, #0]
 801dc70:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 801dc74:	68ab      	ldr	r3, [r5, #8]
 801dc76:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 801dc7a:	444c      	add	r4, r9
 801dc7c:	f3c3 2817 	ubfx	r8, r3, #8, #24
 801dc80:	f001 f9c4 	bl	801f00c <ai_array_to_buffer_fmt>
 801dc84:	69aa      	ldr	r2, [r5, #24]
 801dc86:	9900      	ldr	r1, [sp, #0]
 801dc88:	f8d2 c008 	ldr.w	ip, [r2, #8]
 801dc8c:	2f00      	cmp	r7, #0
 801dc8e:	d0c9      	beq.n	801dc24 <ai_platform_inputs_get+0x3c>
 801dc90:	2200      	movs	r2, #0
 801dc92:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 801dc96:	682a      	ldr	r2, [r5, #0]
 801dc98:	607a      	str	r2, [r7, #4]
 801dc9a:	b112      	cbz	r2, 801dca2 <ai_platform_inputs_get+0xba>
 801dc9c:	8852      	ldrh	r2, [r2, #2]
 801dc9e:	2a00      	cmp	r2, #0
 801dca0:	d1bb      	bne.n	801dc1a <ai_platform_inputs_get+0x32>
 801dca2:	69aa      	ldr	r2, [r5, #24]
 801dca4:	2700      	movs	r7, #0
 801dca6:	e7bd      	b.n	801dc24 <ai_platform_inputs_get+0x3c>
 801dca8:	2600      	movs	r6, #0
 801dcaa:	2218      	movs	r2, #24
 801dcac:	2111      	movs	r1, #17
 801dcae:	f105 000c 	add.w	r0, r5, #12
 801dcb2:	f000 fbc7 	bl	801e444 <core_set_error>
 801dcb6:	4630      	mov	r0, r6
 801dcb8:	b107      	cbz	r7, 801dcbc <ai_platform_inputs_get+0xd4>
 801dcba:	803e      	strh	r6, [r7, #0]
 801dcbc:	b005      	add	sp, #20
 801dcbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dcc2:	2000      	movs	r0, #0
 801dcc4:	4770      	bx	lr
 801dcc6:	b2b6      	uxth	r6, r6
 801dcc8:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 801dccc:	2e00      	cmp	r6, #0
 801dcce:	d0eb      	beq.n	801dca8 <ai_platform_inputs_get+0xc0>
 801dcd0:	f8da 3008 	ldr.w	r3, [sl, #8]
 801dcd4:	6858      	ldr	r0, [r3, #4]
 801dcd6:	e7ef      	b.n	801dcb8 <ai_platform_inputs_get+0xd0>
 801dcd8:	a1c00100 	.word	0xa1c00100

0801dcdc <ai_platform_outputs_get>:
 801dcdc:	4b39      	ldr	r3, [pc, #228]	@ (801ddc4 <ai_platform_outputs_get+0xe8>)
 801dcde:	6802      	ldr	r2, [r0, #0]
 801dce0:	4393      	bics	r3, r2
 801dce2:	d16d      	bne.n	801ddc0 <ai_platform_outputs_get+0xe4>
 801dce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dce8:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 801dcea:	b085      	sub	sp, #20
 801dcec:	4605      	mov	r5, r0
 801dcee:	460f      	mov	r7, r1
 801dcf0:	2b01      	cmp	r3, #1
 801dcf2:	d94f      	bls.n	801dd94 <ai_platform_outputs_get+0xb8>
 801dcf4:	f04f 0a00 	mov.w	sl, #0
 801dcf8:	f8d0 b034 	ldr.w	fp, [r0, #52]	@ 0x34
 801dcfc:	4656      	mov	r6, sl
 801dcfe:	46d1      	mov	r9, sl
 801dd00:	46da      	mov	sl, fp
 801dd02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801dd06:	e016      	b.n	801dd36 <ai_platform_outputs_get+0x5a>
 801dd08:	9a01      	ldr	r2, [sp, #4]
 801dd0a:	2301      	movs	r3, #1
 801dd0c:	f84b 3002 	str.w	r3, [fp, r2]
 801dd10:	69aa      	ldr	r2, [r5, #24]
 801dd12:	f04f 0301 	mov.w	r3, #1
 801dd16:	6855      	ldr	r5, [r2, #4]
 801dd18:	6020      	str	r0, [r4, #0]
 801dd1a:	3601      	adds	r6, #1
 801dd1c:	7523      	strb	r3, [r4, #20]
 801dd1e:	f109 091c 	add.w	r9, r9, #28
 801dd22:	6960      	ldr	r0, [r4, #20]
 801dd24:	2300      	movs	r3, #0
 801dd26:	f368 201f 	bfi	r0, r8, #8, #24
 801dd2a:	e9c4 c701 	strd	ip, r7, [r4, #4]
 801dd2e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801dd32:	e9c4 0105 	strd	r0, r1, [r4, #20]
 801dd36:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801dd3a:	00f2      	lsls	r2, r6, #3
 801dd3c:	42b3      	cmp	r3, r6
 801dd3e:	9201      	str	r2, [sp, #4]
 801dd40:	d935      	bls.n	801ddae <ai_platform_outputs_get+0xd2>
 801dd42:	f8da 3010 	ldr.w	r3, [sl, #16]
 801dd46:	2b00      	cmp	r3, #0
 801dd48:	d031      	beq.n	801ddae <ai_platform_outputs_get+0xd2>
 801dd4a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 801dd4e:	b375      	cbz	r5, 801ddae <ai_platform_outputs_get+0xd2>
 801dd50:	f8da 3014 	ldr.w	r3, [sl, #20]
 801dd54:	69a8      	ldr	r0, [r5, #24]
 801dd56:	68e9      	ldr	r1, [r5, #12]
 801dd58:	6800      	ldr	r0, [r0, #0]
 801dd5a:	9100      	str	r1, [sp, #0]
 801dd5c:	e9d3 4b01 	ldrd	r4, fp, [r3, #4]
 801dd60:	68ab      	ldr	r3, [r5, #8]
 801dd62:	eb0b 07c6 	add.w	r7, fp, r6, lsl #3
 801dd66:	444c      	add	r4, r9
 801dd68:	f3c3 2817 	ubfx	r8, r3, #8, #24
 801dd6c:	f001 f94e 	bl	801f00c <ai_array_to_buffer_fmt>
 801dd70:	69aa      	ldr	r2, [r5, #24]
 801dd72:	9900      	ldr	r1, [sp, #0]
 801dd74:	f8d2 c008 	ldr.w	ip, [r2, #8]
 801dd78:	2f00      	cmp	r7, #0
 801dd7a:	d0ca      	beq.n	801dd12 <ai_platform_outputs_get+0x36>
 801dd7c:	2200      	movs	r2, #0
 801dd7e:	f84b 2036 	str.w	r2, [fp, r6, lsl #3]
 801dd82:	682a      	ldr	r2, [r5, #0]
 801dd84:	607a      	str	r2, [r7, #4]
 801dd86:	b112      	cbz	r2, 801dd8e <ai_platform_outputs_get+0xb2>
 801dd88:	8852      	ldrh	r2, [r2, #2]
 801dd8a:	2a00      	cmp	r2, #0
 801dd8c:	d1bc      	bne.n	801dd08 <ai_platform_outputs_get+0x2c>
 801dd8e:	69aa      	ldr	r2, [r5, #24]
 801dd90:	2700      	movs	r7, #0
 801dd92:	e7be      	b.n	801dd12 <ai_platform_outputs_get+0x36>
 801dd94:	2600      	movs	r6, #0
 801dd96:	2218      	movs	r2, #24
 801dd98:	2111      	movs	r1, #17
 801dd9a:	f105 000c 	add.w	r0, r5, #12
 801dd9e:	f000 fb51 	bl	801e444 <core_set_error>
 801dda2:	4630      	mov	r0, r6
 801dda4:	b107      	cbz	r7, 801dda8 <ai_platform_outputs_get+0xcc>
 801dda6:	803e      	strh	r6, [r7, #0]
 801dda8:	b005      	add	sp, #20
 801ddaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ddae:	b2b6      	uxth	r6, r6
 801ddb0:	e9dd 5702 	ldrd	r5, r7, [sp, #8]
 801ddb4:	2e00      	cmp	r6, #0
 801ddb6:	d0ed      	beq.n	801dd94 <ai_platform_outputs_get+0xb8>
 801ddb8:	f8da 3014 	ldr.w	r3, [sl, #20]
 801ddbc:	6858      	ldr	r0, [r3, #4]
 801ddbe:	e7f1      	b.n	801dda4 <ai_platform_outputs_get+0xc8>
 801ddc0:	2000      	movs	r0, #0
 801ddc2:	4770      	bx	lr
 801ddc4:	a1c00100 	.word	0xa1c00100

0801ddc8 <ai_platform_network_create>:
 801ddc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ddcc:	b083      	sub	sp, #12
 801ddce:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 801ddd2:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 801ddd6:	b320      	cbz	r0, 801de22 <ai_platform_network_create+0x5a>
 801ddd8:	6002      	str	r2, [r0, #0]
 801ddda:	4616      	mov	r6, r2
 801dddc:	461f      	mov	r7, r3
 801ddde:	4604      	mov	r4, r0
 801dde0:	f000 fb28 	bl	801e434 <core_init>
 801dde4:	b970      	cbnz	r0, 801de04 <ai_platform_network_create+0x3c>
 801dde6:	2530      	movs	r5, #48	@ 0x30
 801dde8:	2300      	movs	r3, #0
 801ddea:	6023      	str	r3, [r4, #0]
 801ddec:	2410      	movs	r4, #16
 801ddee:	464a      	mov	r2, r9
 801ddf0:	4641      	mov	r1, r8
 801ddf2:	4638      	mov	r0, r7
 801ddf4:	f001 f98a 	bl	801f10c <ai_version_get>
 801ddf8:	60b0      	str	r0, [r6, #8]
 801ddfa:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 801ddfe:	b003      	add	sp, #12
 801de00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801de04:	2200      	movs	r2, #0
 801de06:	4641      	mov	r1, r8
 801de08:	4638      	mov	r0, r7
 801de0a:	f001 f97f 	bl	801f10c <ai_version_get>
 801de0e:	4605      	mov	r5, r0
 801de10:	2200      	movs	r2, #0
 801de12:	2105      	movs	r1, #5
 801de14:	2001      	movs	r0, #1
 801de16:	f001 f979 	bl	801f10c <ai_version_get>
 801de1a:	4285      	cmp	r5, r0
 801de1c:	d008      	beq.n	801de30 <ai_platform_network_create+0x68>
 801de1e:	2501      	movs	r5, #1
 801de20:	e7e2      	b.n	801dde8 <ai_platform_network_create+0x20>
 801de22:	2510      	movs	r5, #16
 801de24:	462c      	mov	r4, r5
 801de26:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 801de2a:	b003      	add	sp, #12
 801de2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801de30:	4b05      	ldr	r3, [pc, #20]	@ (801de48 <ai_platform_network_create+0x80>)
 801de32:	a801      	add	r0, sp, #4
 801de34:	9301      	str	r3, [sp, #4]
 801de36:	f000 fb11 	bl	801e45c <ai_check_custom_types>
 801de3a:	b110      	cbz	r0, 801de42 <ai_platform_network_create+0x7a>
 801de3c:	2400      	movs	r4, #0
 801de3e:	4625      	mov	r5, r4
 801de40:	e7d5      	b.n	801ddee <ai_platform_network_create+0x26>
 801de42:	2502      	movs	r5, #2
 801de44:	e7d0      	b.n	801dde8 <ai_platform_network_create+0x20>
 801de46:	bf00      	nop
 801de48:	84048403 	.word	0x84048403

0801de4c <ai_platform_network_init>:
 801de4c:	4a4e      	ldr	r2, [pc, #312]	@ (801df88 <ai_platform_network_init+0x13c>)
 801de4e:	460b      	mov	r3, r1
 801de50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801de54:	6801      	ldr	r1, [r0, #0]
 801de56:	ea01 0802 	and.w	r8, r1, r2
 801de5a:	438a      	bics	r2, r1
 801de5c:	d13b      	bne.n	801ded6 <ai_platform_network_init+0x8a>
 801de5e:	4604      	mov	r4, r0
 801de60:	2b00      	cmp	r3, #0
 801de62:	d05b      	beq.n	801df1c <ai_platform_network_init+0xd0>
 801de64:	4a49      	ldr	r2, [pc, #292]	@ (801df8c <ai_platform_network_init+0x140>)
 801de66:	6818      	ldr	r0, [r3, #0]
 801de68:	4290      	cmp	r0, r2
 801de6a:	d10a      	bne.n	801de82 <ai_platform_network_init+0x36>
 801de6c:	4541      	cmp	r1, r8
 801de6e:	e9d3 7203 	ldrd	r7, r2, [r3, #12]
 801de72:	e9d3 0301 	ldrd	r0, r3, [r3, #4]
 801de76:	d042      	beq.n	801defe <ai_platform_network_init+0xb2>
 801de78:	2303      	movs	r3, #3
 801de7a:	4620      	mov	r0, r4
 801de7c:	6123      	str	r3, [r4, #16]
 801de7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801de82:	461d      	mov	r5, r3
 801de84:	2101      	movs	r1, #1
 801de86:	4618      	mov	r0, r3
 801de88:	f8d3 9004 	ldr.w	r9, [r3, #4]
 801de8c:	f105 061c 	add.w	r6, r5, #28
 801de90:	f7ff fd84 	bl	801d99c <ai_buffer_get_size>
 801de94:	4607      	mov	r7, r0
 801de96:	2101      	movs	r1, #1
 801de98:	4630      	mov	r0, r6
 801de9a:	f8d5 a020 	ldr.w	sl, [r5, #32]
 801de9e:	f7ff fd7d 	bl	801d99c <ai_buffer_get_size>
 801dea2:	b1d7      	cbz	r7, 801deda <ai_platform_network_init+0x8e>
 801dea4:	b340      	cbz	r0, 801def8 <ai_platform_network_init+0xac>
 801dea6:	f1ba 0f00 	cmp.w	sl, #0
 801deaa:	d030      	beq.n	801df0e <ai_platform_network_init+0xc2>
 801deac:	f04f 0e01 	mov.w	lr, #1
 801deb0:	f1b9 0f00 	cmp.w	r9, #0
 801deb4:	d038      	beq.n	801df28 <ai_platform_network_init+0xdc>
 801deb6:	2001      	movs	r0, #1
 801deb8:	4b33      	ldr	r3, [pc, #204]	@ (801df88 <ai_platform_network_init+0x13c>)
 801deba:	ea4f 470e 	mov.w	r7, lr, lsl #16
 801debe:	6822      	ldr	r2, [r4, #0]
 801dec0:	429a      	cmp	r2, r3
 801dec2:	d1d9      	bne.n	801de78 <ai_platform_network_init+0x2c>
 801dec4:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 801dec6:	4283      	cmp	r3, r0
 801dec8:	d235      	bcs.n	801df36 <ai_platform_network_init+0xea>
 801deca:	2212      	movs	r2, #18
 801decc:	2116      	movs	r1, #22
 801dece:	f104 000c 	add.w	r0, r4, #12
 801ded2:	f000 fab7 	bl	801e444 <core_set_error>
 801ded6:	2000      	movs	r0, #0
 801ded8:	e7d1      	b.n	801de7e <ai_platform_network_init+0x32>
 801deda:	b138      	cbz	r0, 801deec <ai_platform_network_init+0xa0>
 801dedc:	f1ba 0f00 	cmp.w	sl, #0
 801dee0:	d015      	beq.n	801df0e <ai_platform_network_init+0xc2>
 801dee2:	4638      	mov	r0, r7
 801dee4:	f04f 0e01 	mov.w	lr, #1
 801dee8:	463d      	mov	r5, r7
 801deea:	e7e5      	b.n	801deb8 <ai_platform_network_init+0x6c>
 801deec:	6823      	ldr	r3, [r4, #0]
 801deee:	4543      	cmp	r3, r8
 801def0:	d1c2      	bne.n	801de78 <ai_platform_network_init+0x2c>
 801def2:	4607      	mov	r7, r0
 801def4:	6220      	str	r0, [r4, #32]
 801def6:	e005      	b.n	801df04 <ai_platform_network_init+0xb8>
 801def8:	4606      	mov	r6, r0
 801defa:	4686      	mov	lr, r0
 801defc:	e7d8      	b.n	801deb0 <ai_platform_network_init+0x64>
 801defe:	e9c4 0308 	strd	r0, r3, [r4, #32]
 801df02:	62e2      	str	r2, [r4, #44]	@ 0x2c
 801df04:	4620      	mov	r0, r4
 801df06:	62a7      	str	r7, [r4, #40]	@ 0x28
 801df08:	f000 fad0 	bl	801e4ac <ai_layers_init_all>
 801df0c:	e7b4      	b.n	801de78 <ai_platform_network_init+0x2c>
 801df0e:	2213      	movs	r2, #19
 801df10:	2110      	movs	r1, #16
 801df12:	f104 000c 	add.w	r0, r4, #12
 801df16:	f000 fa95 	bl	801e444 <core_set_error>
 801df1a:	e7dc      	b.n	801ded6 <ai_platform_network_init+0x8a>
 801df1c:	2211      	movs	r2, #17
 801df1e:	2110      	movs	r1, #16
 801df20:	300c      	adds	r0, #12
 801df22:	f000 fa8f 	bl	801e444 <core_set_error>
 801df26:	e7d6      	b.n	801ded6 <ai_platform_network_init+0x8a>
 801df28:	2212      	movs	r2, #18
 801df2a:	2110      	movs	r1, #16
 801df2c:	f104 000c 	add.w	r0, r4, #12
 801df30:	f000 fa88 	bl	801e444 <core_set_error>
 801df34:	e7cf      	b.n	801ded6 <ai_platform_network_init+0x8a>
 801df36:	b1e0      	cbz	r0, 801df72 <ai_platform_network_init+0x126>
 801df38:	46ac      	mov	ip, r5
 801df3a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 801df3c:	f44f 3880 	mov.w	r8, #65536	@ 0x10000
 801df40:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801df44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801df46:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 801df4a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 801df4e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 801df50:	f8c4 8020 	str.w	r8, [r4, #32]
 801df54:	4573      	cmp	r3, lr
 801df56:	d310      	bcc.n	801df7a <ai_platform_network_init+0x12e>
 801df58:	f1be 0f00 	cmp.w	lr, #0
 801df5c:	d0d2      	beq.n	801df04 <ai_platform_network_init+0xb8>
 801df5e:	46b4      	mov	ip, r6
 801df60:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 801df62:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801df66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801df68:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 801df6c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 801df70:	e7c8      	b.n	801df04 <ai_platform_network_init+0xb8>
 801df72:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 801df74:	6220      	str	r0, [r4, #32]
 801df76:	4573      	cmp	r3, lr
 801df78:	d2ee      	bcs.n	801df58 <ai_platform_network_init+0x10c>
 801df7a:	2213      	movs	r2, #19
 801df7c:	2116      	movs	r1, #22
 801df7e:	f104 000c 	add.w	r0, r4, #12
 801df82:	f000 fa5f 	bl	801e444 <core_set_error>
 801df86:	e7a6      	b.n	801ded6 <ai_platform_network_init+0x8a>
 801df88:	a1c00100 	.word	0xa1c00100
 801df8c:	a1facade 	.word	0xa1facade

0801df90 <ai_platform_network_post_init>:
 801df90:	b538      	push	{r3, r4, r5, lr}
 801df92:	4b14      	ldr	r3, [pc, #80]	@ (801dfe4 <ai_platform_network_post_init+0x54>)
 801df94:	6802      	ldr	r2, [r0, #0]
 801df96:	ea02 0103 	and.w	r1, r2, r3
 801df9a:	4393      	bics	r3, r2
 801df9c:	d10c      	bne.n	801dfb8 <ai_platform_network_post_init+0x28>
 801df9e:	6903      	ldr	r3, [r0, #16]
 801dfa0:	4604      	mov	r4, r0
 801dfa2:	079b      	lsls	r3, r3, #30
 801dfa4:	d503      	bpl.n	801dfae <ai_platform_network_post_init+0x1e>
 801dfa6:	428a      	cmp	r2, r1
 801dfa8:	d008      	beq.n	801dfbc <ai_platform_network_post_init+0x2c>
 801dfaa:	2001      	movs	r0, #1
 801dfac:	bd38      	pop	{r3, r4, r5, pc}
 801dfae:	2210      	movs	r2, #16
 801dfb0:	2111      	movs	r1, #17
 801dfb2:	300c      	adds	r0, #12
 801dfb4:	f000 fa46 	bl	801e444 <core_set_error>
 801dfb8:	2000      	movs	r0, #0
 801dfba:	bd38      	pop	{r3, r4, r5, pc}
 801dfbc:	f000 fa86 	bl	801e4cc <ai_layers_post_init_all>
 801dfc0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dfc2:	2b00      	cmp	r3, #0
 801dfc4:	d0f1      	beq.n	801dfaa <ai_platform_network_post_init+0x1a>
 801dfc6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 801dfc8:	2d00      	cmp	r5, #0
 801dfca:	d0ee      	beq.n	801dfaa <ai_platform_network_post_init+0x1a>
 801dfcc:	4629      	mov	r1, r5
 801dfce:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 801dfd0:	2000      	movs	r0, #0
 801dfd2:	4798      	blx	r3
 801dfd4:	692b      	ldr	r3, [r5, #16]
 801dfd6:	42ab      	cmp	r3, r5
 801dfd8:	461d      	mov	r5, r3
 801dfda:	d0e6      	beq.n	801dfaa <ai_platform_network_post_init+0x1a>
 801dfdc:	2b00      	cmp	r3, #0
 801dfde:	d0e4      	beq.n	801dfaa <ai_platform_network_post_init+0x1a>
 801dfe0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801dfe2:	e7f3      	b.n	801dfcc <ai_platform_network_post_init+0x3c>
 801dfe4:	a1c00100 	.word	0xa1c00100

0801dfe8 <ai_platform_network_process>:
 801dfe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dfec:	4bba      	ldr	r3, [pc, #744]	@ (801e2d8 <ai_platform_network_process+0x2f0>)
 801dfee:	4691      	mov	r9, r2
 801dff0:	6802      	ldr	r2, [r0, #0]
 801dff2:	b085      	sub	sp, #20
 801dff4:	4393      	bics	r3, r2
 801dff6:	f040 812f 	bne.w	801e258 <ai_platform_network_process+0x270>
 801dffa:	6903      	ldr	r3, [r0, #16]
 801dffc:	4604      	mov	r4, r0
 801dffe:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
 801e000:	f003 0303 	and.w	r3, r3, #3
 801e004:	2a00      	cmp	r2, #0
 801e006:	f000 811e 	beq.w	801e246 <ai_platform_network_process+0x25e>
 801e00a:	2200      	movs	r2, #0
 801e00c:	2b03      	cmp	r3, #3
 801e00e:	f8d0 a034 	ldr.w	sl, [r0, #52]	@ 0x34
 801e012:	6182      	str	r2, [r0, #24]
 801e014:	f040 811a 	bne.w	801e24c <ai_platform_network_process+0x264>
 801e018:	2900      	cmp	r1, #0
 801e01a:	f000 8128 	beq.w	801e26e <ai_platform_network_process+0x286>
 801e01e:	faba f78a 	clz	r7, sl
 801e022:	097f      	lsrs	r7, r7, #5
 801e024:	f1ba 0f00 	cmp.w	sl, #0
 801e028:	f000 8121 	beq.w	801e26e <ai_platform_network_process+0x286>
 801e02c:	f8ba 3000 	ldrh.w	r3, [sl]
 801e030:	2b00      	cmp	r3, #0
 801e032:	f000 811c 	beq.w	801e26e <ai_platform_network_process+0x286>
 801e036:	698b      	ldr	r3, [r1, #24]
 801e038:	460d      	mov	r5, r1
 801e03a:	f8cd 900c 	str.w	r9, [sp, #12]
 801e03e:	681b      	ldr	r3, [r3, #0]
 801e040:	e9cd 3001 	strd	r3, r0, [sp, #4]
 801e044:	f8da 3004 	ldr.w	r3, [sl, #4]
 801e048:	2b00      	cmp	r3, #0
 801e04a:	d072      	beq.n	801e132 <ai_platform_network_process+0x14a>
 801e04c:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 801e050:	2e00      	cmp	r6, #0
 801e052:	d06e      	beq.n	801e132 <ai_platform_network_process+0x14a>
 801e054:	f8da 3008 	ldr.w	r3, [sl, #8]
 801e058:	ea4f 1907 	mov.w	r9, r7, lsl #4
 801e05c:	f8d3 b000 	ldr.w	fp, [r3]
 801e060:	eb1b 1807 	adds.w	r8, fp, r7, lsl #4
 801e064:	f000 8102 	beq.w	801e26c <ai_platform_network_process+0x284>
 801e068:	69b3      	ldr	r3, [r6, #24]
 801e06a:	2101      	movs	r1, #1
 801e06c:	4628      	mov	r0, r5
 801e06e:	685c      	ldr	r4, [r3, #4]
 801e070:	f7ff fc94 	bl	801d99c <ai_buffer_get_size>
 801e074:	4284      	cmp	r4, r0
 801e076:	f0c0 8101 	bcc.w	801e27c <ai_platform_network_process+0x294>
 801e07a:	68f0      	ldr	r0, [r6, #12]
 801e07c:	69a9      	ldr	r1, [r5, #24]
 801e07e:	68c2      	ldr	r2, [r0, #12]
 801e080:	68cb      	ldr	r3, [r1, #12]
 801e082:	429a      	cmp	r2, r3
 801e084:	f040 80fa 	bne.w	801e27c <ai_platform_network_process+0x294>
 801e088:	6882      	ldr	r2, [r0, #8]
 801e08a:	688b      	ldr	r3, [r1, #8]
 801e08c:	429a      	cmp	r2, r3
 801e08e:	f040 80f5 	bne.w	801e27c <ai_platform_network_process+0x294>
 801e092:	6842      	ldr	r2, [r0, #4]
 801e094:	684b      	ldr	r3, [r1, #4]
 801e096:	429a      	cmp	r2, r3
 801e098:	f040 80f0 	bne.w	801e27c <ai_platform_network_process+0x294>
 801e09c:	69b3      	ldr	r3, [r6, #24]
 801e09e:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e0a2:	f001 f823 	bl	801f0ec <ai_array_get_data_byte_size>
 801e0a6:	4604      	mov	r4, r0
 801e0a8:	4630      	mov	r0, r6
 801e0aa:	f001 f835 	bl	801f118 <get_tensor_byte_size>
 801e0ae:	4284      	cmp	r4, r0
 801e0b0:	f0c0 80e4 	bcc.w	801e27c <ai_platform_network_process+0x294>
 801e0b4:	69b3      	ldr	r3, [r6, #24]
 801e0b6:	6818      	ldr	r0, [r3, #0]
 801e0b8:	f000 ffa8 	bl	801f00c <ai_array_to_buffer_fmt>
 801e0bc:	682b      	ldr	r3, [r5, #0]
 801e0be:	4058      	eors	r0, r3
 801e0c0:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 801e0c4:	f040 8192 	bne.w	801e3ec <ai_platform_network_process+0x404>
 801e0c8:	686b      	ldr	r3, [r5, #4]
 801e0ca:	2b00      	cmp	r3, #0
 801e0cc:	f000 80ce 	beq.w	801e26c <ai_platform_network_process+0x284>
 801e0d0:	69ab      	ldr	r3, [r5, #24]
 801e0d2:	681b      	ldr	r3, [r3, #0]
 801e0d4:	2b00      	cmp	r3, #0
 801e0d6:	f000 8181 	beq.w	801e3dc <ai_platform_network_process+0x3f4>
 801e0da:	9a01      	ldr	r2, [sp, #4]
 801e0dc:	4630      	mov	r0, r6
 801e0de:	3701      	adds	r7, #1
 801e0e0:	351c      	adds	r5, #28
 801e0e2:	429a      	cmp	r2, r3
 801e0e4:	bf38      	it	cc
 801e0e6:	461a      	movcc	r2, r3
 801e0e8:	9201      	str	r2, [sp, #4]
 801e0ea:	f001 f815 	bl	801f118 <get_tensor_byte_size>
 801e0ee:	f8c8 0008 	str.w	r0, [r8, #8]
 801e0f2:	f855 3c04 	ldr.w	r3, [r5, #-4]
 801e0f6:	681b      	ldr	r3, [r3, #0]
 801e0f8:	fb00 f303 	mul.w	r3, r0, r3
 801e0fc:	f8c8 300c 	str.w	r3, [r8, #12]
 801e100:	f855 1c18 	ldr.w	r1, [r5, #-24]
 801e104:	440b      	add	r3, r1
 801e106:	f8c8 1004 	str.w	r1, [r8, #4]
 801e10a:	f84b 3009 	str.w	r3, [fp, r9]
 801e10e:	69b0      	ldr	r0, [r6, #24]
 801e110:	6803      	ldr	r3, [r0, #0]
 801e112:	009a      	lsls	r2, r3, #2
 801e114:	f100 80a4 	bmi.w	801e260 <ai_platform_network_process+0x278>
 801e118:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 801e11c:	1a9b      	subs	r3, r3, r2
 801e11e:	4419      	add	r1, r3
 801e120:	6081      	str	r1, [r0, #8]
 801e122:	69b3      	ldr	r3, [r6, #24]
 801e124:	f8d8 2004 	ldr.w	r2, [r8, #4]
 801e128:	60da      	str	r2, [r3, #12]
 801e12a:	f8ba 3000 	ldrh.w	r3, [sl]
 801e12e:	42bb      	cmp	r3, r7
 801e130:	d888      	bhi.n	801e044 <ai_platform_network_process+0x5c>
 801e132:	e9dd 4902 	ldrd	r4, r9, [sp, #8]
 801e136:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 801e138:	f1b9 0f00 	cmp.w	r9, #0
 801e13c:	f000 815e 	beq.w	801e3fc <ai_platform_network_process+0x414>
 801e140:	2a01      	cmp	r2, #1
 801e142:	f240 80a4 	bls.w	801e28e <ai_platform_network_process+0x2a6>
 801e146:	f8d4 8034 	ldr.w	r8, [r4, #52]	@ 0x34
 801e14a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801e14e:	2b00      	cmp	r3, #0
 801e150:	f000 809d 	beq.w	801e28e <ai_platform_network_process+0x2a6>
 801e154:	464e      	mov	r6, r9
 801e156:	2700      	movs	r7, #0
 801e158:	9402      	str	r4, [sp, #8]
 801e15a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801e15e:	2b00      	cmp	r3, #0
 801e160:	f000 80a1 	beq.w	801e2a6 <ai_platform_network_process+0x2be>
 801e164:	f853 5027 	ldr.w	r5, [r3, r7, lsl #2]
 801e168:	2d00      	cmp	r5, #0
 801e16a:	f000 809c 	beq.w	801e2a6 <ai_platform_network_process+0x2be>
 801e16e:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801e172:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 801e176:	f8d3 9000 	ldr.w	r9, [r3]
 801e17a:	eb19 1a07 	adds.w	sl, r9, r7, lsl #4
 801e17e:	f000 8150 	beq.w	801e422 <ai_platform_network_process+0x43a>
 801e182:	69ab      	ldr	r3, [r5, #24]
 801e184:	2101      	movs	r1, #1
 801e186:	4630      	mov	r0, r6
 801e188:	685c      	ldr	r4, [r3, #4]
 801e18a:	f7ff fc07 	bl	801d99c <ai_buffer_get_size>
 801e18e:	4284      	cmp	r4, r0
 801e190:	d37c      	bcc.n	801e28c <ai_platform_network_process+0x2a4>
 801e192:	68e8      	ldr	r0, [r5, #12]
 801e194:	69b1      	ldr	r1, [r6, #24]
 801e196:	68c2      	ldr	r2, [r0, #12]
 801e198:	68cb      	ldr	r3, [r1, #12]
 801e19a:	429a      	cmp	r2, r3
 801e19c:	d176      	bne.n	801e28c <ai_platform_network_process+0x2a4>
 801e19e:	6882      	ldr	r2, [r0, #8]
 801e1a0:	688b      	ldr	r3, [r1, #8]
 801e1a2:	429a      	cmp	r2, r3
 801e1a4:	d172      	bne.n	801e28c <ai_platform_network_process+0x2a4>
 801e1a6:	6842      	ldr	r2, [r0, #4]
 801e1a8:	684b      	ldr	r3, [r1, #4]
 801e1aa:	429a      	cmp	r2, r3
 801e1ac:	d16e      	bne.n	801e28c <ai_platform_network_process+0x2a4>
 801e1ae:	69ab      	ldr	r3, [r5, #24]
 801e1b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 801e1b4:	f000 ff9a 	bl	801f0ec <ai_array_get_data_byte_size>
 801e1b8:	9003      	str	r0, [sp, #12]
 801e1ba:	4628      	mov	r0, r5
 801e1bc:	f000 ffac 	bl	801f118 <get_tensor_byte_size>
 801e1c0:	9b03      	ldr	r3, [sp, #12]
 801e1c2:	4283      	cmp	r3, r0
 801e1c4:	d362      	bcc.n	801e28c <ai_platform_network_process+0x2a4>
 801e1c6:	69ab      	ldr	r3, [r5, #24]
 801e1c8:	6818      	ldr	r0, [r3, #0]
 801e1ca:	f000 ff1f 	bl	801f00c <ai_array_to_buffer_fmt>
 801e1ce:	6833      	ldr	r3, [r6, #0]
 801e1d0:	4043      	eors	r3, r0
 801e1d2:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 801e1d6:	f040 8114 	bne.w	801e402 <ai_platform_network_process+0x41a>
 801e1da:	6873      	ldr	r3, [r6, #4]
 801e1dc:	2b00      	cmp	r3, #0
 801e1de:	f000 8120 	beq.w	801e422 <ai_platform_network_process+0x43a>
 801e1e2:	69b3      	ldr	r3, [r6, #24]
 801e1e4:	681b      	ldr	r3, [r3, #0]
 801e1e6:	2b00      	cmp	r3, #0
 801e1e8:	f000 8113 	beq.w	801e412 <ai_platform_network_process+0x42a>
 801e1ec:	9a01      	ldr	r2, [sp, #4]
 801e1ee:	4628      	mov	r0, r5
 801e1f0:	3701      	adds	r7, #1
 801e1f2:	361c      	adds	r6, #28
 801e1f4:	429a      	cmp	r2, r3
 801e1f6:	bf38      	it	cc
 801e1f8:	461a      	movcc	r2, r3
 801e1fa:	9201      	str	r2, [sp, #4]
 801e1fc:	f000 ff8c 	bl	801f118 <get_tensor_byte_size>
 801e200:	f8ca 0008 	str.w	r0, [sl, #8]
 801e204:	4603      	mov	r3, r0
 801e206:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801e20a:	6812      	ldr	r2, [r2, #0]
 801e20c:	fb02 f303 	mul.w	r3, r2, r3
 801e210:	f8ca 300c 	str.w	r3, [sl, #12]
 801e214:	f856 1c18 	ldr.w	r1, [r6, #-24]
 801e218:	440b      	add	r3, r1
 801e21a:	f8ca 1004 	str.w	r1, [sl, #4]
 801e21e:	f849 300b 	str.w	r3, [r9, fp]
 801e222:	69a8      	ldr	r0, [r5, #24]
 801e224:	6803      	ldr	r3, [r0, #0]
 801e226:	009b      	lsls	r3, r3, #2
 801e228:	d438      	bmi.n	801e29c <ai_platform_network_process+0x2b4>
 801e22a:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 801e22e:	1a9b      	subs	r3, r3, r2
 801e230:	4419      	add	r1, r3
 801e232:	6081      	str	r1, [r0, #8]
 801e234:	69ab      	ldr	r3, [r5, #24]
 801e236:	f8da 2004 	ldr.w	r2, [sl, #4]
 801e23a:	60da      	str	r2, [r3, #12]
 801e23c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801e240:	429f      	cmp	r7, r3
 801e242:	d38a      	bcc.n	801e15a <ai_platform_network_process+0x172>
 801e244:	e02f      	b.n	801e2a6 <ai_platform_network_process+0x2be>
 801e246:	2b03      	cmp	r3, #3
 801e248:	6182      	str	r2, [r0, #24]
 801e24a:	d010      	beq.n	801e26e <ai_platform_network_process+0x286>
 801e24c:	2230      	movs	r2, #48	@ 0x30
 801e24e:	2111      	movs	r1, #17
 801e250:	f104 000c 	add.w	r0, r4, #12
 801e254:	f000 f8f6 	bl	801e444 <core_set_error>
 801e258:	2000      	movs	r0, #0
 801e25a:	b005      	add	sp, #20
 801e25c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e260:	f8ba 3000 	ldrh.w	r3, [sl]
 801e264:	429f      	cmp	r7, r3
 801e266:	f4ff aeed 	bcc.w	801e044 <ai_platform_network_process+0x5c>
 801e26a:	e762      	b.n	801e132 <ai_platform_network_process+0x14a>
 801e26c:	9c02      	ldr	r4, [sp, #8]
 801e26e:	2217      	movs	r2, #23
 801e270:	2112      	movs	r1, #18
 801e272:	f104 000c 	add.w	r0, r4, #12
 801e276:	f000 f8e5 	bl	801e444 <core_set_error>
 801e27a:	e7ed      	b.n	801e258 <ai_platform_network_process+0x270>
 801e27c:	9c02      	ldr	r4, [sp, #8]
 801e27e:	2218      	movs	r2, #24
 801e280:	2112      	movs	r1, #18
 801e282:	f104 000c 	add.w	r0, r4, #12
 801e286:	f000 f8dd 	bl	801e444 <core_set_error>
 801e28a:	e7e5      	b.n	801e258 <ai_platform_network_process+0x270>
 801e28c:	9c02      	ldr	r4, [sp, #8]
 801e28e:	2218      	movs	r2, #24
 801e290:	2113      	movs	r1, #19
 801e292:	f104 000c 	add.w	r0, r4, #12
 801e296:	f000 f8d5 	bl	801e444 <core_set_error>
 801e29a:	e7dd      	b.n	801e258 <ai_platform_network_process+0x270>
 801e29c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801e2a0:	429f      	cmp	r7, r3
 801e2a2:	f4ff af5a 	bcc.w	801e15a <ai_platform_network_process+0x172>
 801e2a6:	9c02      	ldr	r4, [sp, #8]
 801e2a8:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 801e2ac:	8e22      	ldrh	r2, [r4, #48]	@ 0x30
 801e2ae:	8323      	strh	r3, [r4, #24]
 801e2b0:	2a00      	cmp	r2, #0
 801e2b2:	f000 808d 	beq.w	801e3d0 <ai_platform_network_process+0x3e8>
 801e2b6:	2a01      	cmp	r2, #1
 801e2b8:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 801e2ba:	f000 808c 	beq.w	801e3d6 <ai_platform_network_process+0x3ee>
 801e2be:	f107 080c 	add.w	r8, r7, #12
 801e2c2:	8b60      	ldrh	r0, [r4, #26]
 801e2c4:	4283      	cmp	r3, r0
 801e2c6:	d9c8      	bls.n	801e25a <ai_platform_network_process+0x272>
 801e2c8:	4646      	mov	r6, r8
 801e2ca:	46a3      	mov	fp, r4
 801e2cc:	2f00      	cmp	r7, #0
 801e2ce:	d031      	beq.n	801e334 <ai_platform_network_process+0x34c>
 801e2d0:	f04f 0800 	mov.w	r8, #0
 801e2d4:	e015      	b.n	801e302 <ai_platform_network_process+0x31a>
 801e2d6:	bf00      	nop
 801e2d8:	a1c00100 	.word	0xa1c00100
 801e2dc:	68dc      	ldr	r4, [r3, #12]
 801e2de:	1b09      	subs	r1, r1, r4
 801e2e0:	4408      	add	r0, r1
 801e2e2:	6098      	str	r0, [r3, #8]
 801e2e4:	6993      	ldr	r3, [r2, #24]
 801e2e6:	686a      	ldr	r2, [r5, #4]
 801e2e8:	60da      	str	r2, [r3, #12]
 801e2ea:	f859 200a 	ldr.w	r2, [r9, sl]
 801e2ee:	f108 0801 	add.w	r8, r8, #1
 801e2f2:	e9d5 3101 	ldrd	r3, r1, [r5, #4]
 801e2f6:	440b      	add	r3, r1
 801e2f8:	4293      	cmp	r3, r2
 801e2fa:	d301      	bcc.n	801e300 <ai_platform_network_process+0x318>
 801e2fc:	68eb      	ldr	r3, [r5, #12]
 801e2fe:	1ad3      	subs	r3, r2, r3
 801e300:	606b      	str	r3, [r5, #4]
 801e302:	883b      	ldrh	r3, [r7, #0]
 801e304:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 801e308:	4543      	cmp	r3, r8
 801e30a:	d913      	bls.n	801e334 <ai_platform_network_process+0x34c>
 801e30c:	687b      	ldr	r3, [r7, #4]
 801e30e:	b18b      	cbz	r3, 801e334 <ai_platform_network_process+0x34c>
 801e310:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 801e314:	b172      	cbz	r2, 801e334 <ai_platform_network_process+0x34c>
 801e316:	68b9      	ldr	r1, [r7, #8]
 801e318:	6993      	ldr	r3, [r2, #24]
 801e31a:	f8d1 9000 	ldr.w	r9, [r1]
 801e31e:	681c      	ldr	r4, [r3, #0]
 801e320:	eb09 1508 	add.w	r5, r9, r8, lsl #4
 801e324:	6899      	ldr	r1, [r3, #8]
 801e326:	00a4      	lsls	r4, r4, #2
 801e328:	6868      	ldr	r0, [r5, #4]
 801e32a:	d5d7      	bpl.n	801e2dc <ai_platform_network_process+0x2f4>
 801e32c:	68aa      	ldr	r2, [r5, #8]
 801e32e:	f000 fd8f 	bl	801ee50 <st_int8_copy>
 801e332:	e7da      	b.n	801e2ea <ai_platform_network_process+0x302>
 801e334:	4658      	mov	r0, fp
 801e336:	f000 f8e1 	bl	801e4fc <ai_layers_forward_all>
 801e33a:	2e00      	cmp	r6, #0
 801e33c:	d03b      	beq.n	801e3b6 <ai_platform_network_process+0x3ce>
 801e33e:	2500      	movs	r5, #0
 801e340:	e014      	b.n	801e36c <ai_platform_network_process+0x384>
 801e342:	4411      	add	r1, r2
 801e344:	f859 300a 	ldr.w	r3, [r9, sl]
 801e348:	4299      	cmp	r1, r3
 801e34a:	d302      	bcc.n	801e352 <ai_platform_network_process+0x36a>
 801e34c:	f8d8 100c 	ldr.w	r1, [r8, #12]
 801e350:	1a59      	subs	r1, r3, r1
 801e352:	f8c8 1004 	str.w	r1, [r8, #4]
 801e356:	6982      	ldr	r2, [r0, #24]
 801e358:	e9d2 3402 	ldrd	r3, r4, [r2, #8]
 801e35c:	1b1b      	subs	r3, r3, r4
 801e35e:	4419      	add	r1, r3
 801e360:	6091      	str	r1, [r2, #8]
 801e362:	6983      	ldr	r3, [r0, #24]
 801e364:	f8d8 2004 	ldr.w	r2, [r8, #4]
 801e368:	60da      	str	r2, [r3, #12]
 801e36a:	3501      	adds	r5, #1
 801e36c:	8833      	ldrh	r3, [r6, #0]
 801e36e:	42ab      	cmp	r3, r5
 801e370:	d921      	bls.n	801e3b6 <ai_platform_network_process+0x3ce>
 801e372:	6873      	ldr	r3, [r6, #4]
 801e374:	b1fb      	cbz	r3, 801e3b6 <ai_platform_network_process+0x3ce>
 801e376:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801e37a:	b1e0      	cbz	r0, 801e3b6 <ai_platform_network_process+0x3ce>
 801e37c:	68b2      	ldr	r2, [r6, #8]
 801e37e:	ea4f 1a05 	mov.w	sl, r5, lsl #4
 801e382:	6983      	ldr	r3, [r0, #24]
 801e384:	f8d2 9000 	ldr.w	r9, [r2]
 801e388:	681c      	ldr	r4, [r3, #0]
 801e38a:	eb09 1805 	add.w	r8, r9, r5, lsl #4
 801e38e:	00a4      	lsls	r4, r4, #2
 801e390:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 801e394:	d5d5      	bpl.n	801e342 <ai_platform_network_process+0x35a>
 801e396:	6898      	ldr	r0, [r3, #8]
 801e398:	f000 fd5a 	bl	801ee50 <st_int8_copy>
 801e39c:	f859 200a 	ldr.w	r2, [r9, sl]
 801e3a0:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 801e3a4:	440b      	add	r3, r1
 801e3a6:	4293      	cmp	r3, r2
 801e3a8:	d302      	bcc.n	801e3b0 <ai_platform_network_process+0x3c8>
 801e3aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801e3ae:	1ad3      	subs	r3, r2, r3
 801e3b0:	f8c8 3004 	str.w	r3, [r8, #4]
 801e3b4:	e7d9      	b.n	801e36a <ai_platform_network_process+0x382>
 801e3b6:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 801e3ba:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 801e3be:	3001      	adds	r0, #1
 801e3c0:	b280      	uxth	r0, r0
 801e3c2:	4283      	cmp	r3, r0
 801e3c4:	f8ab 001a 	strh.w	r0, [fp, #26]
 801e3c8:	d880      	bhi.n	801e2cc <ai_platform_network_process+0x2e4>
 801e3ca:	b005      	add	sp, #20
 801e3cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e3d0:	4617      	mov	r7, r2
 801e3d2:	4690      	mov	r8, r2
 801e3d4:	e775      	b.n	801e2c2 <ai_platform_network_process+0x2da>
 801e3d6:	f04f 0800 	mov.w	r8, #0
 801e3da:	e772      	b.n	801e2c2 <ai_platform_network_process+0x2da>
 801e3dc:	9c02      	ldr	r4, [sp, #8]
 801e3de:	2221      	movs	r2, #33	@ 0x21
 801e3e0:	2112      	movs	r1, #18
 801e3e2:	f104 000c 	add.w	r0, r4, #12
 801e3e6:	f000 f82d 	bl	801e444 <core_set_error>
 801e3ea:	e735      	b.n	801e258 <ai_platform_network_process+0x270>
 801e3ec:	9c02      	ldr	r4, [sp, #8]
 801e3ee:	2219      	movs	r2, #25
 801e3f0:	2112      	movs	r1, #18
 801e3f2:	f104 000c 	add.w	r0, r4, #12
 801e3f6:	f000 f825 	bl	801e444 <core_set_error>
 801e3fa:	e72d      	b.n	801e258 <ai_platform_network_process+0x270>
 801e3fc:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 801e400:	e755      	b.n	801e2ae <ai_platform_network_process+0x2c6>
 801e402:	9c02      	ldr	r4, [sp, #8]
 801e404:	2219      	movs	r2, #25
 801e406:	2113      	movs	r1, #19
 801e408:	f104 000c 	add.w	r0, r4, #12
 801e40c:	f000 f81a 	bl	801e444 <core_set_error>
 801e410:	e722      	b.n	801e258 <ai_platform_network_process+0x270>
 801e412:	9c02      	ldr	r4, [sp, #8]
 801e414:	2221      	movs	r2, #33	@ 0x21
 801e416:	2113      	movs	r1, #19
 801e418:	f104 000c 	add.w	r0, r4, #12
 801e41c:	f000 f812 	bl	801e444 <core_set_error>
 801e420:	e71a      	b.n	801e258 <ai_platform_network_process+0x270>
 801e422:	9c02      	ldr	r4, [sp, #8]
 801e424:	2217      	movs	r2, #23
 801e426:	2113      	movs	r1, #19
 801e428:	f104 000c 	add.w	r0, r4, #12
 801e42c:	f000 f80a 	bl	801e444 <core_set_error>
 801e430:	e712      	b.n	801e258 <ai_platform_network_process+0x270>
 801e432:	bf00      	nop

0801e434 <core_init>:
 801e434:	2001      	movs	r0, #1
 801e436:	4770      	bx	lr

0801e438 <core_get_error>:
 801e438:	4603      	mov	r3, r0
 801e43a:	2200      	movs	r2, #0
 801e43c:	6800      	ldr	r0, [r0, #0]
 801e43e:	601a      	str	r2, [r3, #0]
 801e440:	4770      	bx	lr
 801e442:	bf00      	nop

0801e444 <core_set_error>:
 801e444:	4603      	mov	r3, r0
 801e446:	7800      	ldrb	r0, [r0, #0]
 801e448:	b108      	cbz	r0, 801e44e <core_set_error+0xa>
 801e44a:	2000      	movs	r0, #0
 801e44c:	4770      	bx	lr
 801e44e:	7019      	strb	r1, [r3, #0]
 801e450:	2001      	movs	r0, #1
 801e452:	6819      	ldr	r1, [r3, #0]
 801e454:	f362 211f 	bfi	r1, r2, #8, #24
 801e458:	6019      	str	r1, [r3, #0]
 801e45a:	4770      	bx	lr

0801e45c <ai_check_custom_types>:
 801e45c:	b082      	sub	sp, #8
 801e45e:	4b12      	ldr	r3, [pc, #72]	@ (801e4a8 <ai_check_custom_types+0x4c>)
 801e460:	9301      	str	r3, [sp, #4]
 801e462:	b118      	cbz	r0, 801e46c <ai_check_custom_types+0x10>
 801e464:	7803      	ldrb	r3, [r0, #0]
 801e466:	2b03      	cmp	r3, #3
 801e468:	d002      	beq.n	801e470 <ai_check_custom_types+0x14>
 801e46a:	2000      	movs	r0, #0
 801e46c:	b002      	add	sp, #8
 801e46e:	4770      	bx	lr
 801e470:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801e474:	4293      	cmp	r3, r2
 801e476:	d004      	beq.n	801e482 <ai_check_custom_types+0x26>
 801e478:	2001      	movs	r0, #1
 801e47a:	f080 0001 	eor.w	r0, r0, #1
 801e47e:	b002      	add	sp, #8
 801e480:	4770      	bx	lr
 801e482:	7842      	ldrb	r2, [r0, #1]
 801e484:	3001      	adds	r0, #1
 801e486:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801e48a:	429a      	cmp	r2, r3
 801e48c:	d1f4      	bne.n	801e478 <ai_check_custom_types+0x1c>
 801e48e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 801e492:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801e496:	429a      	cmp	r2, r3
 801e498:	d1ee      	bne.n	801e478 <ai_check_custom_types+0x1c>
 801e49a:	7842      	ldrb	r2, [r0, #1]
 801e49c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801e4a0:	429a      	cmp	r2, r3
 801e4a2:	d1e9      	bne.n	801e478 <ai_check_custom_types+0x1c>
 801e4a4:	2000      	movs	r0, #0
 801e4a6:	e7e8      	b.n	801e47a <ai_check_custom_types+0x1e>
 801e4a8:	84048403 	.word	0x84048403

0801e4ac <ai_layers_init_all>:
 801e4ac:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 801e4ae:	4601      	mov	r1, r0
 801e4b0:	b14b      	cbz	r3, 801e4c6 <ai_layers_init_all+0x1a>
 801e4b2:	2000      	movs	r0, #0
 801e4b4:	461a      	mov	r2, r3
 801e4b6:	60d9      	str	r1, [r3, #12]
 801e4b8:	691b      	ldr	r3, [r3, #16]
 801e4ba:	3001      	adds	r0, #1
 801e4bc:	4293      	cmp	r3, r2
 801e4be:	d003      	beq.n	801e4c8 <ai_layers_init_all+0x1c>
 801e4c0:	2b00      	cmp	r3, #0
 801e4c2:	d1f7      	bne.n	801e4b4 <ai_layers_init_all+0x8>
 801e4c4:	4770      	bx	lr
 801e4c6:	4618      	mov	r0, r3
 801e4c8:	4770      	bx	lr
 801e4ca:	bf00      	nop

0801e4cc <ai_layers_post_init_all>:
 801e4cc:	b538      	push	{r3, r4, r5, lr}
 801e4ce:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 801e4d0:	b184      	cbz	r4, 801e4f4 <ai_layers_post_init_all+0x28>
 801e4d2:	2500      	movs	r5, #0
 801e4d4:	6863      	ldr	r3, [r4, #4]
 801e4d6:	07db      	lsls	r3, r3, #31
 801e4d8:	d504      	bpl.n	801e4e4 <ai_layers_post_init_all+0x18>
 801e4da:	6a23      	ldr	r3, [r4, #32]
 801e4dc:	4620      	mov	r0, r4
 801e4de:	b10b      	cbz	r3, 801e4e4 <ai_layers_post_init_all+0x18>
 801e4e0:	3501      	adds	r5, #1
 801e4e2:	4798      	blx	r3
 801e4e4:	6923      	ldr	r3, [r4, #16]
 801e4e6:	42a3      	cmp	r3, r4
 801e4e8:	461c      	mov	r4, r3
 801e4ea:	d001      	beq.n	801e4f0 <ai_layers_post_init_all+0x24>
 801e4ec:	2b00      	cmp	r3, #0
 801e4ee:	d1f1      	bne.n	801e4d4 <ai_layers_post_init_all+0x8>
 801e4f0:	4628      	mov	r0, r5
 801e4f2:	bd38      	pop	{r3, r4, r5, pc}
 801e4f4:	4625      	mov	r5, r4
 801e4f6:	4628      	mov	r0, r5
 801e4f8:	bd38      	pop	{r3, r4, r5, pc}
 801e4fa:	bf00      	nop

0801e4fc <ai_layers_forward_all>:
 801e4fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e500:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 801e502:	4604      	mov	r4, r0
 801e504:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 801e508:	63c5      	str	r5, [r0, #60]	@ 0x3c
 801e50a:	f1b8 0f00 	cmp.w	r8, #0
 801e50e:	d029      	beq.n	801e564 <ai_layers_forward_all+0x68>
 801e510:	b325      	cbz	r5, 801e55c <ai_layers_forward_all+0x60>
 801e512:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 801e514:	4629      	mov	r1, r5
 801e516:	2001      	movs	r0, #1
 801e518:	47c0      	blx	r8
 801e51a:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 801e51c:	b1f6      	cbz	r6, 801e55c <ai_layers_forward_all+0x60>
 801e51e:	2700      	movs	r7, #0
 801e520:	4631      	mov	r1, r6
 801e522:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 801e524:	2002      	movs	r0, #2
 801e526:	47c0      	blx	r8
 801e528:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 801e52a:	4628      	mov	r0, r5
 801e52c:	696b      	ldr	r3, [r5, #20]
 801e52e:	4798      	blx	r3
 801e530:	692e      	ldr	r6, [r5, #16]
 801e532:	2003      	movs	r0, #3
 801e534:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 801e536:	42b5      	cmp	r5, r6
 801e538:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 801e53a:	d007      	beq.n	801e54c <ai_layers_forward_all+0x50>
 801e53c:	47c0      	blx	r8
 801e53e:	3701      	adds	r7, #1
 801e540:	63e6      	str	r6, [r4, #60]	@ 0x3c
 801e542:	2e00      	cmp	r6, #0
 801e544:	d1ec      	bne.n	801e520 <ai_layers_forward_all+0x24>
 801e546:	4638      	mov	r0, r7
 801e548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e54c:	2003      	movs	r0, #3
 801e54e:	3701      	adds	r7, #1
 801e550:	47c0      	blx	r8
 801e552:	2300      	movs	r3, #0
 801e554:	4638      	mov	r0, r7
 801e556:	63e3      	str	r3, [r4, #60]	@ 0x3c
 801e558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e55c:	2700      	movs	r7, #0
 801e55e:	4638      	mov	r0, r7
 801e560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e564:	2d00      	cmp	r5, #0
 801e566:	d0f9      	beq.n	801e55c <ai_layers_forward_all+0x60>
 801e568:	4647      	mov	r7, r8
 801e56a:	696b      	ldr	r3, [r5, #20]
 801e56c:	4628      	mov	r0, r5
 801e56e:	4798      	blx	r3
 801e570:	462b      	mov	r3, r5
 801e572:	692d      	ldr	r5, [r5, #16]
 801e574:	429d      	cmp	r5, r3
 801e576:	d004      	beq.n	801e582 <ai_layers_forward_all+0x86>
 801e578:	3701      	adds	r7, #1
 801e57a:	63e5      	str	r5, [r4, #60]	@ 0x3c
 801e57c:	2d00      	cmp	r5, #0
 801e57e:	d1f4      	bne.n	801e56a <ai_layers_forward_all+0x6e>
 801e580:	e7e1      	b.n	801e546 <ai_layers_forward_all+0x4a>
 801e582:	2300      	movs	r3, #0
 801e584:	3701      	adds	r7, #1
 801e586:	63e3      	str	r3, [r4, #60]	@ 0x3c
 801e588:	e7dd      	b.n	801e546 <ai_layers_forward_all+0x4a>
 801e58a:	bf00      	nop

0801e58c <forward_dense_integer_SSSA_ch>:
 801e58c:	6983      	ldr	r3, [r0, #24]
 801e58e:	881a      	ldrh	r2, [r3, #0]
 801e590:	b90a      	cbnz	r2, 801e596 <forward_dense_integer_SSSA_ch+0xa>
 801e592:	6853      	ldr	r3, [r2, #4]
 801e594:	deff      	udf	#255	@ 0xff
 801e596:	6858      	ldr	r0, [r3, #4]
 801e598:	6841      	ldr	r1, [r0, #4]
 801e59a:	b101      	cbz	r1, 801e59e <forward_dense_integer_SSSA_ch+0x12>
 801e59c:	6809      	ldr	r1, [r1, #0]
 801e59e:	2a01      	cmp	r2, #1
 801e5a0:	f000 80e2 	beq.w	801e768 <forward_dense_integer_SSSA_ch+0x1dc>
 801e5a4:	6903      	ldr	r3, [r0, #16]
 801e5a6:	b103      	cbz	r3, 801e5aa <forward_dense_integer_SSSA_ch+0x1e>
 801e5a8:	681b      	ldr	r3, [r3, #0]
 801e5aa:	2a02      	cmp	r2, #2
 801e5ac:	f000 80d9 	beq.w	801e762 <forward_dense_integer_SSSA_ch+0x1d6>
 801e5b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e5b4:	69c4      	ldr	r4, [r0, #28]
 801e5b6:	b08b      	sub	sp, #44	@ 0x2c
 801e5b8:	2c00      	cmp	r4, #0
 801e5ba:	f000 80a4 	beq.w	801e706 <forward_dense_integer_SSSA_ch+0x17a>
 801e5be:	8b06      	ldrh	r6, [r0, #24]
 801e5c0:	6825      	ldr	r5, [r4, #0]
 801e5c2:	2e01      	cmp	r6, #1
 801e5c4:	f240 80ba 	bls.w	801e73c <forward_dense_integer_SSSA_ch+0x1b0>
 801e5c8:	6864      	ldr	r4, [r4, #4]
 801e5ca:	2a03      	cmp	r2, #3
 801e5cc:	f000 80c6 	beq.w	801e75c <forward_dense_integer_SSSA_ch+0x1d0>
 801e5d0:	69a2      	ldr	r2, [r4, #24]
 801e5d2:	68dc      	ldr	r4, [r3, #12]
 801e5d4:	6892      	ldr	r2, [r2, #8]
 801e5d6:	6a87      	ldr	r7, [r0, #40]	@ 0x28
 801e5d8:	9209      	str	r2, [sp, #36]	@ 0x24
 801e5da:	68ca      	ldr	r2, [r1, #12]
 801e5dc:	f8b4 b004 	ldrh.w	fp, [r4, #4]
 801e5e0:	f8b2 a004 	ldrh.w	sl, [r2, #4]
 801e5e4:	e9d4 0202 	ldrd	r0, r2, [r4, #8]
 801e5e8:	fb00 f902 	mul.w	r9, r0, r2
 801e5ec:	6988      	ldr	r0, [r1, #24]
 801e5ee:	699a      	ldr	r2, [r3, #24]
 801e5f0:	b11f      	cbz	r7, 801e5fa <forward_dense_integer_SSSA_ch+0x6e>
 801e5f2:	683f      	ldr	r7, [r7, #0]
 801e5f4:	b10f      	cbz	r7, 801e5fa <forward_dense_integer_SSSA_ch+0x6e>
 801e5f6:	69bc      	ldr	r4, [r7, #24]
 801e5f8:	68a7      	ldr	r7, [r4, #8]
 801e5fa:	680c      	ldr	r4, [r1, #0]
 801e5fc:	6881      	ldr	r1, [r0, #8]
 801e5fe:	6890      	ldr	r0, [r2, #8]
 801e600:	69aa      	ldr	r2, [r5, #24]
 801e602:	681b      	ldr	r3, [r3, #0]
 801e604:	6892      	ldr	r2, [r2, #8]
 801e606:	682d      	ldr	r5, [r5, #0]
 801e608:	9208      	str	r2, [sp, #32]
 801e60a:	2c00      	cmp	r4, #0
 801e60c:	d048      	beq.n	801e6a0 <forward_dense_integer_SSSA_ch+0x114>
 801e60e:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801e612:	f1b8 0f00 	cmp.w	r8, #0
 801e616:	d03a      	beq.n	801e68e <forward_dense_integer_SSSA_ch+0x102>
 801e618:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 801e61c:	f1be 0f00 	cmp.w	lr, #0
 801e620:	d153      	bne.n	801e6ca <forward_dense_integer_SSSA_ch+0x13e>
 801e622:	2b00      	cmp	r3, #0
 801e624:	d035      	beq.n	801e692 <forward_dense_integer_SSSA_ch+0x106>
 801e626:	685e      	ldr	r6, [r3, #4]
 801e628:	46b6      	mov	lr, r6
 801e62a:	2e00      	cmp	r6, #0
 801e62c:	f000 808b 	beq.w	801e746 <forward_dense_integer_SSSA_ch+0x1ba>
 801e630:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 801e634:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801e638:	f1bc 0f00 	cmp.w	ip, #0
 801e63c:	d153      	bne.n	801e6e6 <forward_dense_integer_SSSA_ch+0x15a>
 801e63e:	f1b8 0f00 	cmp.w	r8, #0
 801e642:	f000 8087 	beq.w	801e754 <forward_dense_integer_SSSA_ch+0x1c8>
 801e646:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 801e64a:	f1be 0f00 	cmp.w	lr, #0
 801e64e:	d177      	bne.n	801e740 <forward_dense_integer_SSSA_ch+0x1b4>
 801e650:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 801e654:	2400      	movs	r4, #0
 801e656:	2b00      	cmp	r3, #0
 801e658:	d078      	beq.n	801e74c <forward_dense_integer_SSSA_ch+0x1c0>
 801e65a:	46b6      	mov	lr, r6
 801e65c:	b12e      	cbz	r6, 801e66a <forward_dense_integer_SSSA_ch+0xde>
 801e65e:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 801e662:	f1bc 0f00 	cmp.w	ip, #0
 801e666:	d12b      	bne.n	801e6c0 <forward_dense_integer_SSSA_ch+0x134>
 801e668:	4666      	mov	r6, ip
 801e66a:	b115      	cbz	r5, 801e672 <forward_dense_integer_SSSA_ch+0xe6>
 801e66c:	686d      	ldr	r5, [r5, #4]
 801e66e:	b105      	cbz	r5, 801e672 <forward_dense_integer_SSSA_ch+0xe6>
 801e670:	682d      	ldr	r5, [r5, #0]
 801e672:	9400      	str	r4, [sp, #0]
 801e674:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801e678:	e9cd 5705 	strd	r5, r7, [sp, #20]
 801e67c:	e9cd b903 	strd	fp, r9, [sp, #12]
 801e680:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 801e684:	f000 f8d6 	bl	801e834 <forward_lite_dense_is8os8ws8_ch>
 801e688:	b00b      	add	sp, #44	@ 0x2c
 801e68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e68e:	2b00      	cmp	r3, #0
 801e690:	d13b      	bne.n	801e70a <forward_dense_integer_SSSA_ch+0x17e>
 801e692:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801e696:	eef0 0a40 	vmov.f32	s1, s0
 801e69a:	461c      	mov	r4, r3
 801e69c:	461e      	mov	r6, r3
 801e69e:	e7e4      	b.n	801e66a <forward_dense_integer_SSSA_ch+0xde>
 801e6a0:	2b00      	cmp	r3, #0
 801e6a2:	d0f6      	beq.n	801e692 <forward_dense_integer_SSSA_ch+0x106>
 801e6a4:	f8d3 e004 	ldr.w	lr, [r3, #4]
 801e6a8:	f1be 0f00 	cmp.w	lr, #0
 801e6ac:	d03f      	beq.n	801e72e <forward_dense_integer_SSSA_ch+0x1a2>
 801e6ae:	885b      	ldrh	r3, [r3, #2]
 801e6b0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801e6b4:	2b00      	cmp	r3, #0
 801e6b6:	d0ee      	beq.n	801e696 <forward_dense_integer_SSSA_ch+0x10a>
 801e6b8:	f8de 3000 	ldr.w	r3, [lr]
 801e6bc:	edd3 0a00 	vldr	s1, [r3]
 801e6c0:	f8de 3004 	ldr.w	r3, [lr, #4]
 801e6c4:	f993 6000 	ldrsb.w	r6, [r3]
 801e6c8:	e7cf      	b.n	801e66a <forward_dense_integer_SSSA_ch+0xde>
 801e6ca:	f8d8 6000 	ldr.w	r6, [r8]
 801e6ce:	ed96 0a00 	vldr	s0, [r6]
 801e6d2:	b323      	cbz	r3, 801e71e <forward_dense_integer_SSSA_ch+0x192>
 801e6d4:	685e      	ldr	r6, [r3, #4]
 801e6d6:	46b6      	mov	lr, r6
 801e6d8:	2e00      	cmp	r6, #0
 801e6da:	d0b0      	beq.n	801e63e <forward_dense_integer_SSSA_ch+0xb2>
 801e6dc:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 801e6e0:	f1bc 0f00 	cmp.w	ip, #0
 801e6e4:	d0ab      	beq.n	801e63e <forward_dense_integer_SSSA_ch+0xb2>
 801e6e6:	6832      	ldr	r2, [r6, #0]
 801e6e8:	edd2 0a00 	vldr	s1, [r2]
 801e6ec:	f1b8 0f00 	cmp.w	r8, #0
 801e6f0:	d02e      	beq.n	801e750 <forward_dense_integer_SSSA_ch+0x1c4>
 801e6f2:	8864      	ldrh	r4, [r4, #2]
 801e6f4:	2c00      	cmp	r4, #0
 801e6f6:	d0b0      	beq.n	801e65a <forward_dense_integer_SSSA_ch+0xce>
 801e6f8:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801e6fc:	f994 4000 	ldrsb.w	r4, [r4]
 801e700:	2b00      	cmp	r3, #0
 801e702:	d1aa      	bne.n	801e65a <forward_dense_integer_SSSA_ch+0xce>
 801e704:	e022      	b.n	801e74c <forward_dense_integer_SSSA_ch+0x1c0>
 801e706:	4625      	mov	r5, r4
 801e708:	e75f      	b.n	801e5ca <forward_dense_integer_SSSA_ch+0x3e>
 801e70a:	685e      	ldr	r6, [r3, #4]
 801e70c:	46b6      	mov	lr, r6
 801e70e:	2e00      	cmp	r6, #0
 801e710:	d18e      	bne.n	801e630 <forward_dense_integer_SSSA_ch+0xa4>
 801e712:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801e716:	4634      	mov	r4, r6
 801e718:	eef0 0a40 	vmov.f32	s1, s0
 801e71c:	e7a5      	b.n	801e66a <forward_dense_integer_SSSA_ch+0xde>
 801e71e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801e722:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 801e726:	461e      	mov	r6, r3
 801e728:	f994 4000 	ldrsb.w	r4, [r4]
 801e72c:	e79d      	b.n	801e66a <forward_dense_integer_SSSA_ch+0xde>
 801e72e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801e732:	4674      	mov	r4, lr
 801e734:	4676      	mov	r6, lr
 801e736:	eef0 0a40 	vmov.f32	s1, s0
 801e73a:	e796      	b.n	801e66a <forward_dense_integer_SSSA_ch+0xde>
 801e73c:	2400      	movs	r4, #0
 801e73e:	e744      	b.n	801e5ca <forward_dense_integer_SSSA_ch+0x3e>
 801e740:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 801e744:	e7d8      	b.n	801e6f8 <forward_dense_integer_SSSA_ch+0x16c>
 801e746:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801e74a:	e781      	b.n	801e650 <forward_dense_integer_SSSA_ch+0xc4>
 801e74c:	461e      	mov	r6, r3
 801e74e:	e78c      	b.n	801e66a <forward_dense_integer_SSSA_ch+0xde>
 801e750:	4644      	mov	r4, r8
 801e752:	e786      	b.n	801e662 <forward_dense_integer_SSSA_ch+0xd6>
 801e754:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 801e758:	4644      	mov	r4, r8
 801e75a:	e77f      	b.n	801e65c <forward_dense_integer_SSSA_ch+0xd0>
 801e75c:	2300      	movs	r3, #0
 801e75e:	685b      	ldr	r3, [r3, #4]
 801e760:	deff      	udf	#255	@ 0xff
 801e762:	2300      	movs	r3, #0
 801e764:	685b      	ldr	r3, [r3, #4]
 801e766:	deff      	udf	#255	@ 0xff
 801e768:	2300      	movs	r3, #0
 801e76a:	685b      	ldr	r3, [r3, #4]
 801e76c:	deff      	udf	#255	@ 0xff
 801e76e:	bf00      	nop

0801e770 <forward_sm_integer>:
 801e770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e774:	6983      	ldr	r3, [r0, #24]
 801e776:	b086      	sub	sp, #24
 801e778:	881e      	ldrh	r6, [r3, #0]
 801e77a:	b90e      	cbnz	r6, 801e780 <forward_sm_integer+0x10>
 801e77c:	6873      	ldr	r3, [r6, #4]
 801e77e:	deff      	udf	#255	@ 0xff
 801e780:	685f      	ldr	r7, [r3, #4]
 801e782:	687d      	ldr	r5, [r7, #4]
 801e784:	b105      	cbz	r5, 801e788 <forward_sm_integer+0x18>
 801e786:	682d      	ldr	r5, [r5, #0]
 801e788:	2e01      	cmp	r6, #1
 801e78a:	d04c      	beq.n	801e826 <forward_sm_integer+0xb6>
 801e78c:	f8d7 c010 	ldr.w	ip, [r7, #16]
 801e790:	f1bc 0f00 	cmp.w	ip, #0
 801e794:	d001      	beq.n	801e79a <forward_sm_integer+0x2a>
 801e796:	f8dc c000 	ldr.w	ip, [ip]
 801e79a:	68ab      	ldr	r3, [r5, #8]
 801e79c:	0a1b      	lsrs	r3, r3, #8
 801e79e:	d040      	beq.n	801e822 <forward_sm_integer+0xb2>
 801e7a0:	68ec      	ldr	r4, [r5, #12]
 801e7a2:	2201      	movs	r2, #1
 801e7a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801e7a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801e7ac:	429c      	cmp	r4, r3
 801e7ae:	fb01 f202 	mul.w	r2, r1, r2
 801e7b2:	d1f9      	bne.n	801e7a8 <forward_sm_integer+0x38>
 801e7b4:	69c3      	ldr	r3, [r0, #28]
 801e7b6:	2e03      	cmp	r6, #3
 801e7b8:	f8d3 e008 	ldr.w	lr, [r3, #8]
 801e7bc:	d933      	bls.n	801e826 <forward_sm_integer+0xb6>
 801e7be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e7c0:	2b00      	cmp	r3, #0
 801e7c2:	d033      	beq.n	801e82c <forward_sm_integer+0xbc>
 801e7c4:	6819      	ldr	r1, [r3, #0]
 801e7c6:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 801e7ca:	6989      	ldr	r1, [r1, #24]
 801e7cc:	688f      	ldr	r7, [r1, #8]
 801e7ce:	68e9      	ldr	r1, [r5, #12]
 801e7d0:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
 801e7d4:	6929      	ldr	r1, [r5, #16]
 801e7d6:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 801e7da:	d21b      	bcs.n	801e814 <forward_sm_integer+0xa4>
 801e7dc:	6969      	ldr	r1, [r5, #20]
 801e7de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801e7e2:	69a9      	ldr	r1, [r5, #24]
 801e7e4:	4d12      	ldr	r5, [pc, #72]	@ (801e830 <forward_sm_integer+0xc0>)
 801e7e6:	680c      	ldr	r4, [r1, #0]
 801e7e8:	f8dc 0018 	ldr.w	r0, [ip, #24]
 801e7ec:	f024 447e 	bic.w	r4, r4, #4261412864	@ 0xfe000000
 801e7f0:	6889      	ldr	r1, [r1, #8]
 801e7f2:	6880      	ldr	r0, [r0, #8]
 801e7f4:	42ac      	cmp	r4, r5
 801e7f6:	e9de c800 	ldrd	ip, r8, [lr]
 801e7fa:	f8de e008 	ldr.w	lr, [lr, #8]
 801e7fe:	9600      	str	r6, [sp, #0]
 801e800:	e9cd e703 	strd	lr, r7, [sp, #12]
 801e804:	e9cd c801 	strd	ip, r8, [sp, #4]
 801e808:	d006      	beq.n	801e818 <forward_sm_integer+0xa8>
 801e80a:	f000 f85b 	bl	801e8c4 <forward_lite_nl_softmax_iu8ou8>
 801e80e:	b006      	add	sp, #24
 801e810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e814:	2300      	movs	r3, #0
 801e816:	e7e4      	b.n	801e7e2 <forward_sm_integer+0x72>
 801e818:	f000 f84a 	bl	801e8b0 <forward_lite_nl_softmax_is8os8>
 801e81c:	b006      	add	sp, #24
 801e81e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e822:	2201      	movs	r2, #1
 801e824:	e7c6      	b.n	801e7b4 <forward_sm_integer+0x44>
 801e826:	2300      	movs	r3, #0
 801e828:	685b      	ldr	r3, [r3, #4]
 801e82a:	deff      	udf	#255	@ 0xff
 801e82c:	699b      	ldr	r3, [r3, #24]
 801e82e:	deff      	udf	#255	@ 0xff
 801e830:	00840440 	.word	0x00840440

0801e834 <forward_lite_dense_is8os8ws8_ch>:
 801e834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e838:	b08d      	sub	sp, #52	@ 0x34
 801e83a:	4604      	mov	r4, r0
 801e83c:	460d      	mov	r5, r1
 801e83e:	f8bd 7064 	ldrh.w	r7, [sp, #100]	@ 0x64
 801e842:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
 801e846:	f8dd b068 	ldr.w	fp, [sp, #104]	@ 0x68
 801e84a:	4639      	mov	r1, r7
 801e84c:	eb08 0ac7 	add.w	sl, r8, r7, lsl #3
 801e850:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 801e852:	f8bd 9060 	ldrh.w	r9, [sp, #96]	@ 0x60
 801e856:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801e85a:	f99d 3058 	ldrsb.w	r3, [sp, #88]	@ 0x58
 801e85e:	4642      	mov	r2, r8
 801e860:	930a      	str	r3, [sp, #40]	@ 0x28
 801e862:	f99d 305c 	ldrsb.w	r3, [sp, #92]	@ 0x5c
 801e866:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e868:	4653      	mov	r3, sl
 801e86a:	f000 f835 	bl	801e8d8 <align_factor_ch>
 801e86e:	f1bb 0f00 	cmp.w	fp, #0
 801e872:	d01a      	beq.n	801e8aa <forward_lite_dense_is8os8ws8_ch+0x76>
 801e874:	f8cd 8070 	str.w	r8, [sp, #112]	@ 0x70
 801e878:	2600      	movs	r6, #0
 801e87a:	46c8      	mov	r8, r9
 801e87c:	46b9      	mov	r9, r7
 801e87e:	9f1c      	ldr	r7, [sp, #112]	@ 0x70
 801e880:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e882:	3601      	adds	r6, #1
 801e884:	4628      	mov	r0, r5
 801e886:	9405      	str	r4, [sp, #20]
 801e888:	9204      	str	r2, [sp, #16]
 801e88a:	464b      	mov	r3, r9
 801e88c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801e88e:	444c      	add	r4, r9
 801e890:	9908      	ldr	r1, [sp, #32]
 801e892:	4445      	add	r5, r8
 801e894:	9203      	str	r2, [sp, #12]
 801e896:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801e898:	9706      	str	r7, [sp, #24]
 801e89a:	9700      	str	r7, [sp, #0]
 801e89c:	e9cd a201 	strd	sl, r2, [sp, #4]
 801e8a0:	4642      	mov	r2, r8
 801e8a2:	f000 f849 	bl	801e938 <st_sssa8_ch_fully_connected>
 801e8a6:	45b3      	cmp	fp, r6
 801e8a8:	d1ea      	bne.n	801e880 <forward_lite_dense_is8os8ws8_ch+0x4c>
 801e8aa:	b00d      	add	sp, #52	@ 0x34
 801e8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e8b0 <forward_lite_nl_softmax_is8os8>:
 801e8b0:	fbb2 f2f3 	udiv	r2, r2, r3
 801e8b4:	b410      	push	{r4}
 801e8b6:	9c01      	ldr	r4, [sp, #4]
 801e8b8:	fbb2 f2f4 	udiv	r2, r2, r4
 801e8bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e8c0:	f000 bc40 	b.w	801f144 <_lite_kernel_nl_softmax_is8os8>

0801e8c4 <forward_lite_nl_softmax_iu8ou8>:
 801e8c4:	fbb2 f2f3 	udiv	r2, r2, r3
 801e8c8:	b410      	push	{r4}
 801e8ca:	9c01      	ldr	r4, [sp, #4]
 801e8cc:	fbb2 f2f4 	udiv	r2, r2, r4
 801e8d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e8d4:	f001 b9c8 	b.w	801fc68 <_lite_kernel_nl_softmax_iu8ou8>

0801e8d8 <align_factor_ch>:
 801e8d8:	b361      	cbz	r1, 801e934 <align_factor_ch+0x5c>
 801e8da:	ee80 7a20 	vdiv.f32	s14, s0, s1
 801e8de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801e8e2:	b570      	push	{r4, r5, r6, lr}
 801e8e4:	1e9d      	subs	r5, r3, #2
 801e8e6:	1f14      	subs	r4, r2, #4
 801e8e8:	2600      	movs	r6, #0
 801e8ea:	ecf0 7a01 	vldmia	r0!, {s15}
 801e8ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 801e8f2:	ee17 ea90 	vmov	lr, s15
 801e8f6:	f3ce 52c7 	ubfx	r2, lr, #23, #8
 801e8fa:	f3ce 0c16 	ubfx	ip, lr, #0, #23
 801e8fe:	f1be 0f00 	cmp.w	lr, #0
 801e902:	f50c 0c00 	add.w	ip, ip, #8388608	@ 0x800000
 801e906:	f1c2 027e 	rsb	r2, r2, #126	@ 0x7e
 801e90a:	bfb8      	it	lt
 801e90c:	f1cc 0c00 	rsblt	ip, ip, #0
 801e910:	2a1f      	cmp	r2, #31
 801e912:	ea4f 13cc 	mov.w	r3, ip, lsl #7
 801e916:	dc06      	bgt.n	801e926 <align_factor_ch+0x4e>
 801e918:	4281      	cmp	r1, r0
 801e91a:	f825 2f02 	strh.w	r2, [r5, #2]!
 801e91e:	f844 3f04 	str.w	r3, [r4, #4]!
 801e922:	d1e2      	bne.n	801e8ea <align_factor_ch+0x12>
 801e924:	bd70      	pop	{r4, r5, r6, pc}
 801e926:	4281      	cmp	r1, r0
 801e928:	f825 6f02 	strh.w	r6, [r5, #2]!
 801e92c:	f844 6f04 	str.w	r6, [r4, #4]!
 801e930:	d1db      	bne.n	801e8ea <align_factor_ch+0x12>
 801e932:	bd70      	pop	{r4, r5, r6, pc}
 801e934:	4770      	bx	lr
 801e936:	bf00      	nop

0801e938 <st_sssa8_ch_fully_connected>:
 801e938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e93c:	4699      	mov	r9, r3
 801e93e:	b097      	sub	sp, #92	@ 0x5c
 801e940:	460d      	mov	r5, r1
 801e942:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 801e944:	eb09 0189 	add.w	r1, r9, r9, lsl #2
 801e948:	f99d 7088 	ldrsb.w	r7, [sp, #136]	@ 0x88
 801e94c:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 801e950:	f8dd b084 	ldr.w	fp, [sp, #132]	@ 0x84
 801e954:	fa1f fe87 	uxth.w	lr, r7
 801e958:	9212      	str	r2, [sp, #72]	@ 0x48
 801e95a:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
 801e95e:	910d      	str	r1, [sp, #52]	@ 0x34
 801e960:	ea4e 4e07 	orr.w	lr, lr, r7, lsl #16
 801e964:	f99d 308c 	ldrsb.w	r3, [sp, #140]	@ 0x8c
 801e968:	f1b9 0f00 	cmp.w	r9, #0
 801e96c:	f000 8264 	beq.w	801ee38 <st_sssa8_ch_fully_connected+0x500>
 801e970:	ea4f 0149 	mov.w	r1, r9, lsl #1
 801e974:	4684      	mov	ip, r0
 801e976:	465c      	mov	r4, fp
 801e978:	f1aa 0604 	sub.w	r6, sl, #4
 801e97c:	eb0b 0201 	add.w	r2, fp, r1
 801e980:	f04f 0801 	mov.w	r8, #1
 801e984:	9203      	str	r2, [sp, #12]
 801e986:	f934 2b02 	ldrsh.w	r2, [r4], #2
 801e98a:	1e51      	subs	r1, r2, #1
 801e98c:	fa08 f002 	lsl.w	r0, r8, r2
 801e990:	fa03 f202 	lsl.w	r2, r3, r2
 801e994:	b289      	uxth	r1, r1
 801e996:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 801e99a:	2914      	cmp	r1, #20
 801e99c:	f200 81e9 	bhi.w	801ed72 <st_sssa8_ch_fully_connected+0x43a>
 801e9a0:	f846 2f04 	str.w	r2, [r6, #4]!
 801e9a4:	9a03      	ldr	r2, [sp, #12]
 801e9a6:	42a2      	cmp	r2, r4
 801e9a8:	d1ed      	bne.n	801e986 <st_sssa8_ch_fully_connected+0x4e>
 801e9aa:	9e12      	ldr	r6, [sp, #72]	@ 0x48
 801e9ac:	ea4f 0459 	mov.w	r4, r9, lsr #1
 801e9b0:	f8dd 8034 	ldr.w	r8, [sp, #52]	@ 0x34
 801e9b4:	4673      	mov	r3, lr
 801e9b6:	4660      	mov	r0, ip
 801e9b8:	4632      	mov	r2, r6
 801e9ba:	4641      	mov	r1, r8
 801e9bc:	9700      	str	r7, [sp, #0]
 801e9be:	f000 faef 	bl	801efa0 <st_int8_reordered_no_shift_zero>
 801e9c2:	2c00      	cmp	r4, #0
 801e9c4:	f000 8187 	beq.w	801ecd6 <st_sssa8_ch_fully_connected+0x39e>
 801e9c8:	4630      	mov	r0, r6
 801e9ca:	f1a6 0310 	sub.w	r3, r6, #16
 801e9ce:	1e62      	subs	r2, r4, #1
 801e9d0:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 801e9d2:	091b      	lsrs	r3, r3, #4
 801e9d4:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 801e9d6:	f106 0110 	add.w	r1, r6, #16
 801e9da:	b292      	uxth	r2, r2
 801e9dc:	3301      	adds	r3, #1
 801e9de:	f106 0e08 	add.w	lr, r6, #8
 801e9e2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 801e9e6:	f10a 0608 	add.w	r6, sl, #8
 801e9ea:	ea4f 1c03 	mov.w	ip, r3, lsl #4
 801e9ee:	3702      	adds	r7, #2
 801e9f0:	920e      	str	r2, [sp, #56]	@ 0x38
 801e9f2:	4602      	mov	r2, r0
 801e9f4:	3803      	subs	r0, #3
 801e9f6:	eb08 1343 	add.w	r3, r8, r3, lsl #5
 801e9fa:	f8cd e018 	str.w	lr, [sp, #24]
 801e9fe:	4696      	mov	lr, r2
 801ea00:	900f      	str	r0, [sp, #60]	@ 0x3c
 801ea02:	f10b 0004 	add.w	r0, fp, #4
 801ea06:	9310      	str	r3, [sp, #64]	@ 0x40
 801ea08:	1f13      	subs	r3, r2, #4
 801ea0a:	9004      	str	r0, [sp, #16]
 801ea0c:	9820      	ldr	r0, [sp, #128]	@ 0x80
 801ea0e:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 801ea12:	46b2      	mov	sl, r6
 801ea14:	3008      	adds	r0, #8
 801ea16:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 801ea1a:	9705      	str	r7, [sp, #20]
 801ea1c:	4683      	mov	fp, r0
 801ea1e:	9311      	str	r3, [sp, #68]	@ 0x44
 801ea20:	9413      	str	r4, [sp, #76]	@ 0x4c
 801ea22:	f8cd c01c 	str.w	ip, [sp, #28]
 801ea26:	f8cd 9054 	str.w	r9, [sp, #84]	@ 0x54
 801ea2a:	9b06      	ldr	r3, [sp, #24]
 801ea2c:	eb05 070e 	add.w	r7, r5, lr
 801ea30:	f1be 0f0f 	cmp.w	lr, #15
 801ea34:	9703      	str	r7, [sp, #12]
 801ea36:	e953 1302 	ldrd	r1, r3, [r3, #-8]
 801ea3a:	f340 81d8 	ble.w	801edee <st_sssa8_ch_fully_connected+0x4b6>
 801ea3e:	9a07      	ldr	r2, [sp, #28]
 801ea40:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801ea42:	18ae      	adds	r6, r5, r2
 801ea44:	460a      	mov	r2, r1
 801ea46:	6829      	ldr	r1, [r5, #0]
 801ea48:	f8d7 9000 	ldr.w	r9, [r7]
 801ea4c:	ea4f 2831 	mov.w	r8, r1, ror #8
 801ea50:	6804      	ldr	r4, [r0, #0]
 801ea52:	ea4f 2c39 	mov.w	ip, r9, ror #8
 801ea56:	fa2f f888 	sxtb16	r8, r8
 801ea5a:	fa2f f181 	sxtb16	r1, r1
 801ea5e:	fa2f fc8c 	sxtb16	ip, ip
 801ea62:	fa2f f989 	sxtb16	r9, r9
 801ea66:	fb24 2101 	smlad	r1, r4, r1, r2
 801ea6a:	fb24 3409 	smlad	r4, r4, r9, r3
 801ea6e:	f8d0 9004 	ldr.w	r9, [r0, #4]
 801ea72:	fb29 1108 	smlad	r1, r9, r8, r1
 801ea76:	fb29 490c 	smlad	r9, r9, ip, r4
 801ea7a:	686b      	ldr	r3, [r5, #4]
 801ea7c:	687c      	ldr	r4, [r7, #4]
 801ea7e:	ea4f 2833 	mov.w	r8, r3, ror #8
 801ea82:	6882      	ldr	r2, [r0, #8]
 801ea84:	ea4f 2c34 	mov.w	ip, r4, ror #8
 801ea88:	fa2f f888 	sxtb16	r8, r8
 801ea8c:	fa2f f383 	sxtb16	r3, r3
 801ea90:	fa2f fc8c 	sxtb16	ip, ip
 801ea94:	fa2f f484 	sxtb16	r4, r4
 801ea98:	fb22 1303 	smlad	r3, r2, r3, r1
 801ea9c:	fb22 9204 	smlad	r2, r2, r4, r9
 801eaa0:	f8d0 900c 	ldr.w	r9, [r0, #12]
 801eaa4:	fb29 3308 	smlad	r3, r9, r8, r3
 801eaa8:	fb29 290c 	smlad	r9, r9, ip, r2
 801eaac:	68aa      	ldr	r2, [r5, #8]
 801eaae:	68bc      	ldr	r4, [r7, #8]
 801eab0:	ea4f 2832 	mov.w	r8, r2, ror #8
 801eab4:	6901      	ldr	r1, [r0, #16]
 801eab6:	ea4f 2c34 	mov.w	ip, r4, ror #8
 801eaba:	fa2f f888 	sxtb16	r8, r8
 801eabe:	fa2f f282 	sxtb16	r2, r2
 801eac2:	fa2f fc8c 	sxtb16	ip, ip
 801eac6:	fa2f f484 	sxtb16	r4, r4
 801eaca:	fb21 3202 	smlad	r2, r1, r2, r3
 801eace:	fb21 9304 	smlad	r3, r1, r4, r9
 801ead2:	6941      	ldr	r1, [r0, #20]
 801ead4:	fb21 2208 	smlad	r2, r1, r8, r2
 801ead8:	fb21 380c 	smlad	r8, r1, ip, r3
 801eadc:	f8d5 900c 	ldr.w	r9, [r5, #12]
 801eae0:	3710      	adds	r7, #16
 801eae2:	f857 3c04 	ldr.w	r3, [r7, #-4]
 801eae6:	3510      	adds	r5, #16
 801eae8:	ea4f 2c39 	mov.w	ip, r9, ror #8
 801eaec:	6981      	ldr	r1, [r0, #24]
 801eaee:	ea4f 2433 	mov.w	r4, r3, ror #8
 801eaf2:	fa2f fc8c 	sxtb16	ip, ip
 801eaf6:	fa2f f989 	sxtb16	r9, r9
 801eafa:	fa2f f383 	sxtb16	r3, r3
 801eafe:	fa2f f484 	sxtb16	r4, r4
 801eb02:	fb21 2209 	smlad	r2, r1, r9, r2
 801eb06:	fb21 8103 	smlad	r1, r1, r3, r8
 801eb0a:	69c3      	ldr	r3, [r0, #28]
 801eb0c:	3020      	adds	r0, #32
 801eb0e:	fb23 220c 	smlad	r2, r3, ip, r2
 801eb12:	fb23 1304 	smlad	r3, r3, r4, r1
 801eb16:	42b5      	cmp	r5, r6
 801eb18:	d195      	bne.n	801ea46 <st_sssa8_ch_fully_connected+0x10e>
 801eb1a:	9c07      	ldr	r4, [sp, #28]
 801eb1c:	4611      	mov	r1, r2
 801eb1e:	9a03      	ldr	r2, [sp, #12]
 801eb20:	9810      	ldr	r0, [sp, #64]	@ 0x40
 801eb22:	46a1      	mov	r9, r4
 801eb24:	4422      	add	r2, r4
 801eb26:	9203      	str	r2, [sp, #12]
 801eb28:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801eb2a:	4591      	cmp	r9, r2
 801eb2c:	f280 815d 	bge.w	801edea <st_sssa8_ch_fully_connected+0x4b2>
 801eb30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801eb32:	4607      	mov	r7, r0
 801eb34:	f8dd 800c 	ldr.w	r8, [sp, #12]
 801eb38:	eba2 0209 	sub.w	r2, r2, r9
 801eb3c:	900c      	str	r0, [sp, #48]	@ 0x30
 801eb3e:	ea4f 0c92 	mov.w	ip, r2, lsr #2
 801eb42:	f10c 0201 	add.w	r2, ip, #1
 801eb46:	0095      	lsls	r5, r2, #2
 801eb48:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 801eb4c:	e9cd 5208 	strd	r5, r2, [sp, #32]
 801eb50:	e9cd c90a 	strd	ip, r9, [sp, #40]	@ 0x28
 801eb54:	f856 5b04 	ldr.w	r5, [r6], #4
 801eb58:	f858 0b04 	ldr.w	r0, [r8], #4
 801eb5c:	ea4f 2935 	mov.w	r9, r5, ror #8
 801eb60:	683a      	ldr	r2, [r7, #0]
 801eb62:	ea4f 2c30 	mov.w	ip, r0, ror #8
 801eb66:	fa2f f989 	sxtb16	r9, r9
 801eb6a:	fa2f f585 	sxtb16	r5, r5
 801eb6e:	fa2f fc8c 	sxtb16	ip, ip
 801eb72:	fa2f f080 	sxtb16	r0, r0
 801eb76:	fb22 1105 	smlad	r1, r2, r5, r1
 801eb7a:	fb22 3200 	smlad	r2, r2, r0, r3
 801eb7e:	687b      	ldr	r3, [r7, #4]
 801eb80:	3708      	adds	r7, #8
 801eb82:	fb23 1109 	smlad	r1, r3, r9, r1
 801eb86:	fb23 230c 	smlad	r3, r3, ip, r2
 801eb8a:	42b4      	cmp	r4, r6
 801eb8c:	d1e2      	bne.n	801eb54 <st_sssa8_ch_fully_connected+0x21c>
 801eb8e:	9e03      	ldr	r6, [sp, #12]
 801eb90:	980c      	ldr	r0, [sp, #48]	@ 0x30
 801eb92:	e9dd c90a 	ldrd	ip, r9, [sp, #40]	@ 0x28
 801eb96:	e9dd 5208 	ldrd	r5, r2, [sp, #32]
 801eb9a:	f109 0904 	add.w	r9, r9, #4
 801eb9e:	442e      	add	r6, r5
 801eba0:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 801eba4:	eb09 098c 	add.w	r9, r9, ip, lsl #2
 801eba8:	9603      	str	r6, [sp, #12]
 801ebaa:	45ce      	cmp	lr, r9
 801ebac:	dd37      	ble.n	801ec1e <st_sssa8_ch_fully_connected+0x2e6>
 801ebae:	f9b0 5000 	ldrsh.w	r5, [r0]
 801ebb2:	f994 6000 	ldrsb.w	r6, [r4]
 801ebb6:	9a03      	ldr	r2, [sp, #12]
 801ebb8:	fb15 1106 	smlabb	r1, r5, r6, r1
 801ebbc:	f992 6000 	ldrsb.w	r6, [r2]
 801ebc0:	fb15 3306 	smlabb	r3, r5, r6, r3
 801ebc4:	f109 0501 	add.w	r5, r9, #1
 801ebc8:	4575      	cmp	r5, lr
 801ebca:	da25      	bge.n	801ec18 <st_sssa8_ch_fully_connected+0x2e0>
 801ebcc:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
 801ebd0:	f994 6001 	ldrsb.w	r6, [r4, #1]
 801ebd4:	fb15 1106 	smlabb	r1, r5, r6, r1
 801ebd8:	f992 6001 	ldrsb.w	r6, [r2, #1]
 801ebdc:	fb15 3306 	smlabb	r3, r5, r6, r3
 801ebe0:	f109 0502 	add.w	r5, r9, #2
 801ebe4:	4575      	cmp	r5, lr
 801ebe6:	da17      	bge.n	801ec18 <st_sssa8_ch_fully_connected+0x2e0>
 801ebe8:	f9b0 5004 	ldrsh.w	r5, [r0, #4]
 801ebec:	f994 6002 	ldrsb.w	r6, [r4, #2]
 801ebf0:	fb15 1106 	smlabb	r1, r5, r6, r1
 801ebf4:	f992 6002 	ldrsb.w	r6, [r2, #2]
 801ebf8:	fb15 3306 	smlabb	r3, r5, r6, r3
 801ebfc:	f109 0503 	add.w	r5, r9, #3
 801ec00:	4575      	cmp	r5, lr
 801ec02:	da09      	bge.n	801ec18 <st_sssa8_ch_fully_connected+0x2e0>
 801ec04:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 801ec08:	f992 5003 	ldrsb.w	r5, [r2, #3]
 801ec0c:	fb10 3305 	smlabb	r3, r0, r5, r3
 801ec10:	f994 5003 	ldrsb.w	r5, [r4, #3]
 801ec14:	fb10 1105 	smlabb	r1, r0, r5, r1
 801ec18:	ebae 0909 	sub.w	r9, lr, r9
 801ec1c:	444c      	add	r4, r9
 801ec1e:	9a04      	ldr	r2, [sp, #16]
 801ec20:	f85b 7c08 	ldr.w	r7, [fp, #-8]
 801ec24:	f932 5c04 	ldrsh.w	r5, [r2, #-4]
 801ec28:	f85a 6c08 	ldr.w	r6, [sl, #-8]
 801ec2c:	2d15      	cmp	r5, #21
 801ec2e:	f340 80b5 	ble.w	801ed9c <st_sssa8_ch_fully_connected+0x464>
 801ec32:	1ea8      	subs	r0, r5, #2
 801ec34:	2201      	movs	r2, #1
 801ec36:	3d01      	subs	r5, #1
 801ec38:	fa02 f000 	lsl.w	r0, r2, r0
 801ec3c:	fb51 0007 	smmla	r0, r1, r7, r0
 801ec40:	4128      	asrs	r0, r5
 801ec42:	4430      	add	r0, r6
 801ec44:	f300 0107 	ssat	r1, #8, r0
 801ec48:	b249      	sxtb	r1, r1
 801ec4a:	9a05      	ldr	r2, [sp, #20]
 801ec4c:	f802 1c02 	strb.w	r1, [r2, #-2]
 801ec50:	9a04      	ldr	r2, [sp, #16]
 801ec52:	f932 5c02 	ldrsh.w	r5, [r2, #-2]
 801ec56:	2d15      	cmp	r5, #21
 801ec58:	f340 8092 	ble.w	801ed80 <st_sssa8_ch_fully_connected+0x448>
 801ec5c:	1ea8      	subs	r0, r5, #2
 801ec5e:	2201      	movs	r2, #1
 801ec60:	3d01      	subs	r5, #1
 801ec62:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 801ec66:	fa02 f000 	lsl.w	r0, r2, r0
 801ec6a:	fb53 0301 	smmla	r3, r3, r1, r0
 801ec6e:	f85a 1c04 	ldr.w	r1, [sl, #-4]
 801ec72:	412b      	asrs	r3, r5
 801ec74:	440b      	add	r3, r1
 801ec76:	f303 0307 	ssat	r3, #8, r3
 801ec7a:	b25b      	sxtb	r3, r3
 801ec7c:	9a05      	ldr	r2, [sp, #20]
 801ec7e:	eb04 050e 	add.w	r5, r4, lr
 801ec82:	9904      	ldr	r1, [sp, #16]
 801ec84:	f10b 0b08 	add.w	fp, fp, #8
 801ec88:	f802 3c01 	strb.w	r3, [r2, #-1]
 801ec8c:	3202      	adds	r2, #2
 801ec8e:	9b06      	ldr	r3, [sp, #24]
 801ec90:	3104      	adds	r1, #4
 801ec92:	9205      	str	r2, [sp, #20]
 801ec94:	f10a 0a08 	add.w	sl, sl, #8
 801ec98:	3308      	adds	r3, #8
 801ec9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ec9c:	9104      	str	r1, [sp, #16]
 801ec9e:	429a      	cmp	r2, r3
 801eca0:	9306      	str	r3, [sp, #24]
 801eca2:	f47f aec2 	bne.w	801ea2a <st_sssa8_ch_fully_connected+0xf2>
 801eca6:	f8dd 9054 	ldr.w	r9, [sp, #84]	@ 0x54
 801ecaa:	e9dd 4a13 	ldrd	r4, sl, [sp, #76]	@ 0x4c
 801ecae:	e9dd 3b20 	ldrd	r3, fp, [sp, #128]	@ 0x80
 801ecb2:	f019 0f01 	tst.w	r9, #1
 801ecb6:	eb0a 0ac4 	add.w	sl, sl, r4, lsl #3
 801ecba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ecbe:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 801ecc2:	9320      	str	r3, [sp, #128]	@ 0x80
 801ecc4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801ecc6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ecca:	9324      	str	r3, [sp, #144]	@ 0x90
 801eccc:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 801ecce:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 801ecd2:	9325      	str	r3, [sp, #148]	@ 0x94
 801ecd4:	d049      	beq.n	801ed6a <st_sssa8_ch_fully_connected+0x432>
 801ecd6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801ecd8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 801ecda:	0896      	lsrs	r6, r2, #2
 801ecdc:	681b      	ldr	r3, [r3, #0]
 801ecde:	f000 80b4 	beq.w	801ee4a <st_sssa8_ch_fully_connected+0x512>
 801ece2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 801ece6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801ece8:	f855 2b04 	ldr.w	r2, [r5], #4
 801ecec:	3008      	adds	r0, #8
 801ecee:	f850 cc08 	ldr.w	ip, [r0, #-8]
 801ecf2:	ea4f 2132 	mov.w	r1, r2, ror #8
 801ecf6:	f850 4c04 	ldr.w	r4, [r0, #-4]
 801ecfa:	fa2f f282 	sxtb16	r2, r2
 801ecfe:	fa2f f181 	sxtb16	r1, r1
 801ed02:	fb2c 3302 	smlad	r3, ip, r2, r3
 801ed06:	fb24 3301 	smlad	r3, r4, r1, r3
 801ed0a:	42bd      	cmp	r5, r7
 801ed0c:	d1ec      	bne.n	801ece8 <st_sssa8_ch_fully_connected+0x3b0>
 801ed0e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801ed10:	eb02 02c6 	add.w	r2, r2, r6, lsl #3
 801ed14:	920d      	str	r2, [sp, #52]	@ 0x34
 801ed16:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801ed18:	f012 0203 	ands.w	r2, r2, #3
 801ed1c:	d013      	beq.n	801ed46 <st_sssa8_ch_fully_connected+0x40e>
 801ed1e:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 801ed20:	2a01      	cmp	r2, #1
 801ed22:	f997 1000 	ldrsb.w	r1, [r7]
 801ed26:	8820      	ldrh	r0, [r4, #0]
 801ed28:	fb10 3301 	smlabb	r3, r0, r1, r3
 801ed2c:	d00b      	beq.n	801ed46 <st_sssa8_ch_fully_connected+0x40e>
 801ed2e:	f997 1001 	ldrsb.w	r1, [r7, #1]
 801ed32:	2a02      	cmp	r2, #2
 801ed34:	8860      	ldrh	r0, [r4, #2]
 801ed36:	fb10 3301 	smlabb	r3, r0, r1, r3
 801ed3a:	d004      	beq.n	801ed46 <st_sssa8_ch_fully_connected+0x40e>
 801ed3c:	f997 2002 	ldrsb.w	r2, [r7, #2]
 801ed40:	88a1      	ldrh	r1, [r4, #4]
 801ed42:	fb11 3302 	smlabb	r3, r1, r2, r3
 801ed46:	f9bb 2000 	ldrsh.w	r2, [fp]
 801ed4a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 801ed4c:	2a15      	cmp	r2, #21
 801ed4e:	f8da 0000 	ldr.w	r0, [sl]
 801ed52:	6809      	ldr	r1, [r1, #0]
 801ed54:	dc60      	bgt.n	801ee18 <st_sssa8_ch_fully_connected+0x4e0>
 801ed56:	2a00      	cmp	r2, #0
 801ed58:	dd4e      	ble.n	801edf8 <st_sssa8_ch_fully_connected+0x4c0>
 801ed5a:	005b      	lsls	r3, r3, #1
 801ed5c:	fb53 0301 	smmla	r3, r3, r1, r0
 801ed60:	4113      	asrs	r3, r2
 801ed62:	f303 0307 	ssat	r3, #8, r3
 801ed66:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 801ed68:	7013      	strb	r3, [r2, #0]
 801ed6a:	2000      	movs	r0, #0
 801ed6c:	b017      	add	sp, #92	@ 0x5c
 801ed6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ed72:	9a03      	ldr	r2, [sp, #12]
 801ed74:	f846 3f04 	str.w	r3, [r6, #4]!
 801ed78:	42a2      	cmp	r2, r4
 801ed7a:	f47f ae04 	bne.w	801e986 <st_sssa8_ch_fully_connected+0x4e>
 801ed7e:	e614      	b.n	801e9aa <st_sssa8_ch_fully_connected+0x72>
 801ed80:	2d00      	cmp	r5, #0
 801ed82:	dd15      	ble.n	801edb0 <st_sssa8_ch_fully_connected+0x478>
 801ed84:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 801ed88:	005b      	lsls	r3, r3, #1
 801ed8a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801ed8e:	fb53 0301 	smmla	r3, r3, r1, r0
 801ed92:	412b      	asrs	r3, r5
 801ed94:	f303 0307 	ssat	r3, #8, r3
 801ed98:	b25b      	sxtb	r3, r3
 801ed9a:	e76f      	b.n	801ec7c <st_sssa8_ch_fully_connected+0x344>
 801ed9c:	2d00      	cmp	r5, #0
 801ed9e:	dd17      	ble.n	801edd0 <st_sssa8_ch_fully_connected+0x498>
 801eda0:	0049      	lsls	r1, r1, #1
 801eda2:	fb51 6107 	smmla	r1, r1, r7, r6
 801eda6:	4129      	asrs	r1, r5
 801eda8:	f301 0107 	ssat	r1, #8, r1
 801edac:	b249      	sxtb	r1, r1
 801edae:	e74c      	b.n	801ec4a <st_sssa8_ch_fully_connected+0x312>
 801edb0:	f1c5 0501 	rsb	r5, r5, #1
 801edb4:	40ab      	lsls	r3, r5
 801edb6:	f303 031f 	ssat	r3, #32, r3
 801edba:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 801edbe:	fb53 f111 	smmulr	r1, r3, r1
 801edc2:	f85a 3c04 	ldr.w	r3, [sl, #-4]
 801edc6:	440b      	add	r3, r1
 801edc8:	f303 0307 	ssat	r3, #8, r3
 801edcc:	b25b      	sxtb	r3, r3
 801edce:	e755      	b.n	801ec7c <st_sssa8_ch_fully_connected+0x344>
 801edd0:	f1c5 0001 	rsb	r0, r5, #1
 801edd4:	fa01 f000 	lsl.w	r0, r1, r0
 801edd8:	f300 001f 	ssat	r0, #32, r0
 801eddc:	fb50 f017 	smmulr	r0, r0, r7
 801ede0:	4430      	add	r0, r6
 801ede2:	f300 0107 	ssat	r1, #8, r0
 801ede6:	b249      	sxtb	r1, r1
 801ede8:	e72f      	b.n	801ec4a <st_sssa8_ch_fully_connected+0x312>
 801edea:	4634      	mov	r4, r6
 801edec:	e6dd      	b.n	801ebaa <st_sssa8_ch_fully_connected+0x272>
 801edee:	462e      	mov	r6, r5
 801edf0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801edf2:	f04f 0900 	mov.w	r9, #0
 801edf6:	e697      	b.n	801eb28 <st_sssa8_ch_fully_connected+0x1f0>
 801edf8:	f1c2 0201 	rsb	r2, r2, #1
 801edfc:	4093      	lsls	r3, r2
 801edfe:	f303 031f 	ssat	r3, #32, r3
 801ee02:	fb53 f311 	smmulr	r3, r3, r1
 801ee06:	4403      	add	r3, r0
 801ee08:	f303 0307 	ssat	r3, #8, r3
 801ee0c:	2000      	movs	r0, #0
 801ee0e:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 801ee10:	7013      	strb	r3, [r2, #0]
 801ee12:	b017      	add	sp, #92	@ 0x5c
 801ee14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee18:	1e95      	subs	r5, r2, #2
 801ee1a:	2401      	movs	r4, #1
 801ee1c:	3a01      	subs	r2, #1
 801ee1e:	40ac      	lsls	r4, r5
 801ee20:	fb53 4301 	smmla	r3, r3, r1, r4
 801ee24:	4113      	asrs	r3, r2
 801ee26:	4403      	add	r3, r0
 801ee28:	f303 0307 	ssat	r3, #8, r3
 801ee2c:	2000      	movs	r0, #0
 801ee2e:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 801ee30:	7013      	strb	r3, [r2, #0]
 801ee32:	b017      	add	sp, #92	@ 0x5c
 801ee34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee38:	4673      	mov	r3, lr
 801ee3a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801ee3c:	9700      	str	r7, [sp, #0]
 801ee3e:	f000 f8af 	bl	801efa0 <st_int8_reordered_no_shift_zero>
 801ee42:	2000      	movs	r0, #0
 801ee44:	b017      	add	sp, #92	@ 0x5c
 801ee46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee4a:	462f      	mov	r7, r5
 801ee4c:	e763      	b.n	801ed16 <st_sssa8_ch_fully_connected+0x3de>
 801ee4e:	bf00      	nop

0801ee50 <st_int8_copy>:
 801ee50:	4288      	cmp	r0, r1
 801ee52:	d00e      	beq.n	801ee72 <st_int8_copy+0x22>
 801ee54:	b16a      	cbz	r2, 801ee72 <st_int8_copy+0x22>
 801ee56:	4288      	cmp	r0, r1
 801ee58:	eb00 0302 	add.w	r3, r0, r2
 801ee5c:	d20a      	bcs.n	801ee74 <st_int8_copy+0x24>
 801ee5e:	4299      	cmp	r1, r3
 801ee60:	d208      	bcs.n	801ee74 <st_int8_copy+0x24>
 801ee62:	440a      	add	r2, r1
 801ee64:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 801ee68:	4298      	cmp	r0, r3
 801ee6a:	f802 1d01 	strb.w	r1, [r2, #-1]!
 801ee6e:	d1f9      	bne.n	801ee64 <st_int8_copy+0x14>
 801ee70:	4770      	bx	lr
 801ee72:	4770      	bx	lr
 801ee74:	2a03      	cmp	r2, #3
 801ee76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ee7a:	d81b      	bhi.n	801eeb4 <st_int8_copy+0x64>
 801ee7c:	1e54      	subs	r4, r2, #1
 801ee7e:	f810 3b01 	ldrb.w	r3, [r0], #1
 801ee82:	f801 3b01 	strb.w	r3, [r1], #1
 801ee86:	b19c      	cbz	r4, 801eeb0 <st_int8_copy+0x60>
 801ee88:	f810 3b01 	ldrb.w	r3, [r0], #1
 801ee8c:	f801 3b01 	strb.w	r3, [r1], #1
 801ee90:	2a02      	cmp	r2, #2
 801ee92:	f04f 32ff 	mov.w	r2, #4294967295
 801ee96:	bf18      	it	ne
 801ee98:	2200      	movne	r2, #0
 801ee9a:	2c01      	cmp	r4, #1
 801ee9c:	d008      	beq.n	801eeb0 <st_int8_copy+0x60>
 801ee9e:	f810 3b01 	ldrb.w	r3, [r0], #1
 801eea2:	f801 3b01 	strb.w	r3, [r1], #1
 801eea6:	b11a      	cbz	r2, 801eeb0 <st_int8_copy+0x60>
 801eea8:	f810 3b01 	ldrb.w	r3, [r0], #1
 801eeac:	f801 3b01 	strb.w	r3, [r1], #1
 801eeb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801eeb4:	f001 0e03 	and.w	lr, r1, #3
 801eeb8:	f000 0803 	and.w	r8, r0, #3
 801eebc:	f1ce 0304 	rsb	r3, lr, #4
 801eec0:	eba2 0c03 	sub.w	ip, r2, r3
 801eec4:	f1ce 0203 	rsb	r2, lr, #3
 801eec8:	f810 3b01 	ldrb.w	r3, [r0], #1
 801eecc:	f801 3b01 	strb.w	r3, [r1], #1
 801eed0:	b182      	cbz	r2, 801eef4 <st_int8_copy+0xa4>
 801eed2:	f810 3b01 	ldrb.w	r3, [r0], #1
 801eed6:	f801 3b01 	strb.w	r3, [r1], #1
 801eeda:	2a01      	cmp	r2, #1
 801eedc:	d00a      	beq.n	801eef4 <st_int8_copy+0xa4>
 801eede:	f810 3b01 	ldrb.w	r3, [r0], #1
 801eee2:	f801 3b01 	strb.w	r3, [r1], #1
 801eee6:	f1be 0f01 	cmp.w	lr, #1
 801eeea:	d003      	beq.n	801eef4 <st_int8_copy+0xa4>
 801eeec:	f810 3b01 	ldrb.w	r3, [r0], #1
 801eef0:	f801 3b01 	strb.w	r3, [r1], #1
 801eef4:	45c6      	cmp	lr, r8
 801eef6:	d02a      	beq.n	801ef4e <st_int8_copy+0xfe>
 801eef8:	ea5f 121c 	movs.w	r2, ip, lsr #4
 801eefc:	d00a      	beq.n	801ef14 <st_int8_copy+0xc4>
 801eefe:	f850 3b04 	ldr.w	r3, [r0], #4
 801ef02:	f850 4b04 	ldr.w	r4, [r0], #4
 801ef06:	f850 5b04 	ldr.w	r5, [r0], #4
 801ef0a:	f850 6b04 	ldr.w	r6, [r0], #4
 801ef0e:	c178      	stmia	r1!, {r3, r4, r5, r6}
 801ef10:	3a01      	subs	r2, #1
 801ef12:	d1f4      	bne.n	801eefe <st_int8_copy+0xae>
 801ef14:	f01c 0f08 	tst.w	ip, #8
 801ef18:	d004      	beq.n	801ef24 <st_int8_copy+0xd4>
 801ef1a:	f850 3b04 	ldr.w	r3, [r0], #4
 801ef1e:	f850 4b04 	ldr.w	r4, [r0], #4
 801ef22:	c118      	stmia	r1!, {r3, r4}
 801ef24:	f01c 0f04 	tst.w	ip, #4
 801ef28:	d003      	beq.n	801ef32 <st_int8_copy+0xe2>
 801ef2a:	f850 3b04 	ldr.w	r3, [r0], #4
 801ef2e:	f841 3b04 	str.w	r3, [r1], #4
 801ef32:	f01c 0f02 	tst.w	ip, #2
 801ef36:	d003      	beq.n	801ef40 <st_int8_copy+0xf0>
 801ef38:	f830 3b02 	ldrh.w	r3, [r0], #2
 801ef3c:	f821 3b02 	strh.w	r3, [r1], #2
 801ef40:	f01c 0f01 	tst.w	ip, #1
 801ef44:	d0b4      	beq.n	801eeb0 <st_int8_copy+0x60>
 801ef46:	7803      	ldrb	r3, [r0, #0]
 801ef48:	700b      	strb	r3, [r1, #0]
 801ef4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ef4e:	ea5f 199c 	movs.w	r9, ip, lsr #6
 801ef52:	d00e      	beq.n	801ef72 <st_int8_copy+0x122>
 801ef54:	4688      	mov	r8, r1
 801ef56:	4686      	mov	lr, r0
 801ef58:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801ef5c:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801ef60:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801ef64:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801ef68:	f1b9 0901 	subs.w	r9, r9, #1
 801ef6c:	4641      	mov	r1, r8
 801ef6e:	4670      	mov	r0, lr
 801ef70:	d1f0      	bne.n	801ef54 <st_int8_copy+0x104>
 801ef72:	f01c 0f20 	tst.w	ip, #32
 801ef76:	d007      	beq.n	801ef88 <st_int8_copy+0x138>
 801ef78:	4688      	mov	r8, r1
 801ef7a:	4686      	mov	lr, r0
 801ef7c:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801ef80:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 801ef84:	4641      	mov	r1, r8
 801ef86:	4670      	mov	r0, lr
 801ef88:	f01c 0f10 	tst.w	ip, #16
 801ef8c:	d001      	beq.n	801ef92 <st_int8_copy+0x142>
 801ef8e:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 801ef90:	c178      	stmia	r1!, {r3, r4, r5, r6}
 801ef92:	f01c 0f08 	tst.w	ip, #8
 801ef96:	d0c5      	beq.n	801ef24 <st_int8_copy+0xd4>
 801ef98:	c818      	ldmia	r0!, {r3, r4}
 801ef9a:	c118      	stmia	r1!, {r3, r4}
 801ef9c:	e7c2      	b.n	801ef24 <st_int8_copy+0xd4>
 801ef9e:	bf00      	nop

0801efa0 <st_int8_reordered_no_shift_zero>:
 801efa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 801efa2:	0897      	lsrs	r7, r2, #2
 801efa4:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 801efa8:	d02d      	beq.n	801f006 <st_int8_reordered_no_shift_zero+0x66>
 801efaa:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 801efae:	468e      	mov	lr, r1
 801efb0:	f850 cb04 	ldr.w	ip, [r0], #4
 801efb4:	fa2f f49c 	sxtb16	r4, ip, ror #8
 801efb8:	fad4 f403 	ssub16	r4, r4, r3
 801efbc:	fa2f fc8c 	sxtb16	ip, ip
 801efc0:	fadc fc03 	ssub16	ip, ip, r3
 801efc4:	4285      	cmp	r5, r0
 801efc6:	f8ce c000 	str.w	ip, [lr]
 801efca:	f8ce 4004 	str.w	r4, [lr, #4]
 801efce:	f10e 0e08 	add.w	lr, lr, #8
 801efd2:	d1ed      	bne.n	801efb0 <st_int8_reordered_no_shift_zero+0x10>
 801efd4:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 801efd8:	f012 0203 	ands.w	r2, r2, #3
 801efdc:	d012      	beq.n	801f004 <st_int8_reordered_no_shift_zero+0x64>
 801efde:	f995 0000 	ldrsb.w	r0, [r5]
 801efe2:	b273      	sxtb	r3, r6
 801efe4:	2a01      	cmp	r2, #1
 801efe6:	eba0 0003 	sub.w	r0, r0, r3
 801efea:	8008      	strh	r0, [r1, #0]
 801efec:	d00a      	beq.n	801f004 <st_int8_reordered_no_shift_zero+0x64>
 801efee:	f995 0001 	ldrsb.w	r0, [r5, #1]
 801eff2:	2a02      	cmp	r2, #2
 801eff4:	eba0 0003 	sub.w	r0, r0, r3
 801eff8:	8048      	strh	r0, [r1, #2]
 801effa:	d003      	beq.n	801f004 <st_int8_reordered_no_shift_zero+0x64>
 801effc:	f995 2002 	ldrsb.w	r2, [r5, #2]
 801f000:	1ad3      	subs	r3, r2, r3
 801f002:	808b      	strh	r3, [r1, #4]
 801f004:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f006:	4605      	mov	r5, r0
 801f008:	e7e6      	b.n	801efd8 <st_int8_reordered_no_shift_zero+0x38>
 801f00a:	bf00      	nop

0801f00c <ai_array_to_buffer_fmt>:
 801f00c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 801f010:	2b02      	cmp	r3, #2
 801f012:	d055      	beq.n	801f0c0 <ai_array_to_buffer_fmt+0xb4>
 801f014:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 801f018:	4a2c      	ldr	r2, [pc, #176]	@ (801f0cc <ai_array_to_buffer_fmt+0xc0>)
 801f01a:	4293      	cmp	r3, r2
 801f01c:	d010      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f01e:	dc21      	bgt.n	801f064 <ai_array_to_buffer_fmt+0x58>
 801f020:	4a2b      	ldr	r2, [pc, #172]	@ (801f0d0 <ai_array_to_buffer_fmt+0xc4>)
 801f022:	4293      	cmp	r3, r2
 801f024:	d00c      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f026:	dd0f      	ble.n	801f048 <ai_array_to_buffer_fmt+0x3c>
 801f028:	4a2a      	ldr	r2, [pc, #168]	@ (801f0d4 <ai_array_to_buffer_fmt+0xc8>)
 801f02a:	4293      	cmp	r3, r2
 801f02c:	d008      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f02e:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 801f032:	4293      	cmp	r3, r2
 801f034:	d004      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f036:	4a28      	ldr	r2, [pc, #160]	@ (801f0d8 <ai_array_to_buffer_fmt+0xcc>)
 801f038:	4293      	cmp	r3, r2
 801f03a:	bf0c      	ite	eq
 801f03c:	4613      	moveq	r3, r2
 801f03e:	2340      	movne	r3, #64	@ 0x40
 801f040:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 801f044:	4318      	orrs	r0, r3
 801f046:	4770      	bx	lr
 801f048:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 801f04c:	4293      	cmp	r3, r2
 801f04e:	d0f7      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f050:	dd2c      	ble.n	801f0ac <ai_array_to_buffer_fmt+0xa0>
 801f052:	4a22      	ldr	r2, [pc, #136]	@ (801f0dc <ai_array_to_buffer_fmt+0xd0>)
 801f054:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 801f058:	4293      	cmp	r3, r2
 801f05a:	bf0c      	ite	eq
 801f05c:	4613      	moveq	r3, r2
 801f05e:	2340      	movne	r3, #64	@ 0x40
 801f060:	4318      	orrs	r0, r3
 801f062:	4770      	bx	lr
 801f064:	4a1e      	ldr	r2, [pc, #120]	@ (801f0e0 <ai_array_to_buffer_fmt+0xd4>)
 801f066:	4293      	cmp	r3, r2
 801f068:	d0ea      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f06a:	dd10      	ble.n	801f08e <ai_array_to_buffer_fmt+0x82>
 801f06c:	4a1d      	ldr	r2, [pc, #116]	@ (801f0e4 <ai_array_to_buffer_fmt+0xd8>)
 801f06e:	4293      	cmp	r3, r2
 801f070:	d0e6      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f072:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 801f076:	4293      	cmp	r3, r2
 801f078:	d0e2      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f07a:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 801f07e:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 801f082:	4293      	cmp	r3, r2
 801f084:	bf0c      	ite	eq
 801f086:	4613      	moveq	r3, r2
 801f088:	2340      	movne	r3, #64	@ 0x40
 801f08a:	4318      	orrs	r0, r3
 801f08c:	4770      	bx	lr
 801f08e:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 801f092:	4293      	cmp	r3, r2
 801f094:	d0d4      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f096:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 801f09a:	4293      	cmp	r3, r2
 801f09c:	d0d0      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f09e:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 801f0a2:	4293      	cmp	r3, r2
 801f0a4:	bf0c      	ite	eq
 801f0a6:	4613      	moveq	r3, r2
 801f0a8:	2340      	movne	r3, #64	@ 0x40
 801f0aa:	e7c9      	b.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f0ac:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 801f0b0:	4293      	cmp	r3, r2
 801f0b2:	d0c5      	beq.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f0b4:	3280      	adds	r2, #128	@ 0x80
 801f0b6:	4293      	cmp	r3, r2
 801f0b8:	bf0c      	ite	eq
 801f0ba:	4613      	moveq	r3, r2
 801f0bc:	2340      	movne	r3, #64	@ 0x40
 801f0be:	e7bf      	b.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f0c0:	4b09      	ldr	r3, [pc, #36]	@ (801f0e8 <ai_array_to_buffer_fmt+0xdc>)
 801f0c2:	4003      	ands	r3, r0
 801f0c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801f0c8:	e7ba      	b.n	801f040 <ai_array_to_buffer_fmt+0x34>
 801f0ca:	bf00      	nop
 801f0cc:	00821040 	.word	0x00821040
 801f0d0:	00040840 	.word	0x00040840
 801f0d4:	00041040 	.word	0x00041040
 801f0d8:	0004084f 	.word	0x0004084f
 801f0dc:	00040447 	.word	0x00040447
 801f0e0:	00840447 	.word	0x00840447
 801f0e4:	0084084f 	.word	0x0084084f
 801f0e8:	00803fff 	.word	0x00803fff

0801f0ec <ai_array_get_data_byte_size>:
 801f0ec:	b161      	cbz	r1, 801f108 <ai_array_get_data_byte_size+0x1c>
 801f0ee:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 801f0f2:	f3c0 5241 	ubfx	r2, r0, #21, #2
 801f0f6:	fb01 f003 	mul.w	r0, r1, r3
 801f0fa:	3007      	adds	r0, #7
 801f0fc:	f020 0007 	bic.w	r0, r0, #7
 801f100:	40d0      	lsrs	r0, r2
 801f102:	3007      	adds	r0, #7
 801f104:	08c0      	lsrs	r0, r0, #3
 801f106:	4770      	bx	lr
 801f108:	4608      	mov	r0, r1
 801f10a:	4770      	bx	lr

0801f10c <ai_version_get>:
 801f10c:	0212      	lsls	r2, r2, #8
 801f10e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801f112:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 801f116:	4770      	bx	lr

0801f118 <get_tensor_byte_size>:
 801f118:	b430      	push	{r4, r5}
 801f11a:	6985      	ldr	r5, [r0, #24]
 801f11c:	68c4      	ldr	r4, [r0, #12]
 801f11e:	6941      	ldr	r1, [r0, #20]
 801f120:	4b06      	ldr	r3, [pc, #24]	@ (801f13c <get_tensor_byte_size+0x24>)
 801f122:	6828      	ldr	r0, [r5, #0]
 801f124:	4a06      	ldr	r2, [pc, #24]	@ (801f140 <get_tensor_byte_size+0x28>)
 801f126:	4003      	ands	r3, r0
 801f128:	68c9      	ldr	r1, [r1, #12]
 801f12a:	68e0      	ldr	r0, [r4, #12]
 801f12c:	4293      	cmp	r3, r2
 801f12e:	fb01 f000 	mul.w	r0, r1, r0
 801f132:	d101      	bne.n	801f138 <get_tensor_byte_size+0x20>
 801f134:	3007      	adds	r0, #7
 801f136:	08c0      	lsrs	r0, r0, #3
 801f138:	bc30      	pop	{r4, r5}
 801f13a:	4770      	bx	lr
 801f13c:	017fffff 	.word	0x017fffff
 801f140:	000400c0 	.word	0x000400c0

0801f144 <_lite_kernel_nl_softmax_is8os8>:
 801f144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f148:	b08d      	sub	sp, #52	@ 0x34
 801f14a:	4617      	mov	r7, r2
 801f14c:	461a      	mov	r2, r3
 801f14e:	4689      	mov	r9, r1
 801f150:	9303      	str	r3, [sp, #12]
 801f152:	4684      	mov	ip, r0
 801f154:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801f156:	fb02 f107 	mul.w	r1, r2, r7
 801f15a:	f513 7f80 	cmn.w	r3, #256	@ 0x100
 801f15e:	f280 83ec 	bge.w	801f93a <_lite_kernel_nl_softmax_is8os8+0x7f6>
 801f162:	2901      	cmp	r1, #1
 801f164:	f44f 7a80 	mov.w	sl, #256	@ 0x100
 801f168:	f240 83f2 	bls.w	801f950 <_lite_kernel_nl_softmax_is8os8+0x80c>
 801f16c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801f16e:	f04f 0b00 	mov.w	fp, #0
 801f172:	f04f 4e80 	mov.w	lr, #1073741824	@ 0x40000000
 801f176:	f8cd a004 	str.w	sl, [sp, #4]
 801f17a:	3b04      	subs	r3, #4
 801f17c:	f8cd c008 	str.w	ip, [sp, #8]
 801f180:	4698      	mov	r8, r3
 801f182:	e9cd 9704 	strd	r9, r7, [sp, #16]
 801f186:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801f188:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 801f18a:	fa0b f203 	lsl.w	r2, fp, r3
 801f18e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801f190:	4252      	negs	r2, r2
 801f192:	4053      	eors	r3, r2
 801f194:	0fdb      	lsrs	r3, r3, #31
 801f196:	2b00      	cmp	r3, #0
 801f198:	4bd9      	ldr	r3, [pc, #868]	@ (801f500 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 801f19a:	bf12      	itee	ne
 801f19c:	f04f 31ff 	movne.w	r1, #4294967295
 801f1a0:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 801f1a4:	2100      	moveq	r1, #0
 801f1a6:	fbc0 3102 	smlal	r3, r1, r0, r2
 801f1aa:	2900      	cmp	r1, #0
 801f1ac:	da04      	bge.n	801f1b8 <_lite_kernel_nl_softmax_is8os8+0x74>
 801f1ae:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 801f1b2:	189b      	adds	r3, r3, r2
 801f1b4:	f141 0100 	adc.w	r1, r1, #0
 801f1b8:	0fdb      	lsrs	r3, r3, #31
 801f1ba:	f04f 0c00 	mov.w	ip, #0
 801f1be:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 801f1c2:	4671      	mov	r1, lr
 801f1c4:	f043 427f 	orr.w	r2, r3, #4278190080	@ 0xff000000
 801f1c8:	0154      	lsls	r4, r2, #5
 801f1ca:	1ad2      	subs	r2, r2, r3
 801f1cc:	f104 5480 	add.w	r4, r4, #268435456	@ 0x10000000
 801f1d0:	fbc4 1c04 	smlal	r1, ip, r4, r4
 801f1d4:	f1bc 0f00 	cmp.w	ip, #0
 801f1d8:	ea4f 75e4 	mov.w	r5, r4, asr #31
 801f1dc:	da05      	bge.n	801f1ea <_lite_kernel_nl_softmax_is8os8+0xa6>
 801f1de:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801f1e2:	1808      	adds	r0, r1, r0
 801f1e4:	4601      	mov	r1, r0
 801f1e6:	f14c 0c00 	adc.w	ip, ip, #0
 801f1ea:	0fc9      	lsrs	r1, r1, #31
 801f1ec:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
 801f1f0:	ea4f 7cec 	mov.w	ip, ip, asr #31
 801f1f4:	fba1 0701 	umull	r0, r7, r1, r1
 801f1f8:	fb01 f90c 	mul.w	r9, r1, ip
 801f1fc:	f110 4080 	adds.w	r0, r0, #1073741824	@ 0x40000000
 801f200:	eb47 0749 	adc.w	r7, r7, r9, lsl #1
 801f204:	2f00      	cmp	r7, #0
 801f206:	da06      	bge.n	801f216 <_lite_kernel_nl_softmax_is8os8+0xd2>
 801f208:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 801f20c:	eb10 0909 	adds.w	r9, r0, r9
 801f210:	4648      	mov	r0, r9
 801f212:	f147 0700 	adc.w	r7, r7, #0
 801f216:	0fc0      	lsrs	r0, r0, #31
 801f218:	fb01 f505 	mul.w	r5, r1, r5
 801f21c:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 801f220:	fb04 550c 	mla	r5, r4, ip, r5
 801f224:	1087      	asrs	r7, r0, #2
 801f226:	f000 0003 	and.w	r0, r0, #3
 801f22a:	bf54      	ite	pl
 801f22c:	f04f 0901 	movpl.w	r9, #1
 801f230:	f04f 0902 	movmi.w	r9, #2
 801f234:	4581      	cmp	r9, r0
 801f236:	ea81 0004 	eor.w	r0, r1, r4
 801f23a:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 801f23e:	bfb8      	it	lt
 801f240:	3701      	addlt	r7, #1
 801f242:	2800      	cmp	r0, #0
 801f244:	48ae      	ldr	r0, [pc, #696]	@ (801f500 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 801f246:	bf0c      	ite	eq
 801f248:	f04f 4c80 	moveq.w	ip, #1073741824	@ 0x40000000
 801f24c:	4684      	movne	ip, r0
 801f24e:	fba1 0a04 	umull	r0, sl, r1, r4
 801f252:	bf14      	ite	ne
 801f254:	f04f 39ff 	movne.w	r9, #4294967295
 801f258:	f04f 0900 	moveq.w	r9, #0
 801f25c:	4455      	add	r5, sl
 801f25e:	eb10 000c 	adds.w	r0, r0, ip
 801f262:	eb45 0509 	adc.w	r5, r5, r9
 801f266:	2d00      	cmp	r5, #0
 801f268:	da06      	bge.n	801f278 <_lite_kernel_nl_softmax_is8os8+0x134>
 801f26a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801f26e:	eb10 0c0c 	adds.w	ip, r0, ip
 801f272:	4660      	mov	r0, ip
 801f274:	f145 0500 	adc.w	r5, r5, #0
 801f278:	0fc0      	lsrs	r0, r0, #31
 801f27a:	4ea2      	ldr	r6, [pc, #648]	@ (801f504 <_lite_kernel_nl_softmax_is8os8+0x3c0>)
 801f27c:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 801f280:	4438      	add	r0, r7
 801f282:	0fc5      	lsrs	r5, r0, #31
 801f284:	2d00      	cmp	r5, #0
 801f286:	4d9e      	ldr	r5, [pc, #632]	@ (801f500 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 801f288:	bf12      	itee	ne
 801f28a:	f04f 37ff 	movne.w	r7, #4294967295
 801f28e:	f04f 4580 	moveq.w	r5, #1073741824	@ 0x40000000
 801f292:	2700      	moveq	r7, #0
 801f294:	fbc0 5706 	smlal	r5, r7, r0, r6
 801f298:	2f00      	cmp	r7, #0
 801f29a:	da05      	bge.n	801f2a8 <_lite_kernel_nl_softmax_is8os8+0x164>
 801f29c:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801f2a0:	1828      	adds	r0, r5, r0
 801f2a2:	4605      	mov	r5, r0
 801f2a4:	f147 0700 	adc.w	r7, r7, #0
 801f2a8:	0fed      	lsrs	r5, r5, #31
 801f2aa:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 801f2ae:	4429      	add	r1, r5
 801f2b0:	2900      	cmp	r1, #0
 801f2b2:	ea4f 0061 	mov.w	r0, r1, asr #1
 801f2b6:	db02      	blt.n	801f2be <_lite_kernel_nl_softmax_is8os8+0x17a>
 801f2b8:	07c9      	lsls	r1, r1, #31
 801f2ba:	bf48      	it	mi
 801f2bc:	3001      	addmi	r0, #1
 801f2be:	4404      	add	r4, r0
 801f2c0:	4d91      	ldr	r5, [pc, #580]	@ (801f508 <_lite_kernel_nl_softmax_is8os8+0x3c4>)
 801f2c2:	0fe1      	lsrs	r1, r4, #31
 801f2c4:	2900      	cmp	r1, #0
 801f2c6:	498e      	ldr	r1, [pc, #568]	@ (801f500 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 801f2c8:	bf0b      	itete	eq
 801f2ca:	f04f 4080 	moveq.w	r0, #1073741824	@ 0x40000000
 801f2ce:	4608      	movne	r0, r1
 801f2d0:	2100      	moveq	r1, #0
 801f2d2:	f04f 31ff 	movne.w	r1, #4294967295
 801f2d6:	fbc4 0105 	smlal	r0, r1, r4, r5
 801f2da:	2900      	cmp	r1, #0
 801f2dc:	da05      	bge.n	801f2ea <_lite_kernel_nl_softmax_is8os8+0x1a6>
 801f2de:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 801f2e2:	1904      	adds	r4, r0, r4
 801f2e4:	4620      	mov	r0, r4
 801f2e6:	f141 0100 	adc.w	r1, r1, #0
 801f2ea:	0fc0      	lsrs	r0, r0, #31
 801f2ec:	f3c2 6400 	ubfx	r4, r2, #24, #1
 801f2f0:	4e86      	ldr	r6, [pc, #536]	@ (801f50c <_lite_kernel_nl_softmax_is8os8+0x3c8>)
 801f2f2:	4675      	mov	r5, lr
 801f2f4:	ea40 0041 	orr.w	r0, r0, r1, lsl #1
 801f2f8:	2100      	movs	r1, #0
 801f2fa:	3c01      	subs	r4, #1
 801f2fc:	fab3 f383 	clz	r3, r3
 801f300:	f100 40e2 	add.w	r0, r0, #1895825408	@ 0x71000000
 801f304:	460f      	mov	r7, r1
 801f306:	468c      	mov	ip, r1
 801f308:	095b      	lsrs	r3, r3, #5
 801f30a:	f5a0 2025 	sub.w	r0, r0, #675840	@ 0xa5000
 801f30e:	f10b 0b01 	add.w	fp, fp, #1
 801f312:	f2a0 706c 	subw	r0, r0, #1900	@ 0x76c
 801f316:	fbc0 5706 	smlal	r5, r7, r0, r6
 801f31a:	0fed      	lsrs	r5, r5, #31
 801f31c:	4004      	ands	r4, r0
 801f31e:	f342 6000 	sbfx	r0, r2, #24, #1
 801f322:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 801f326:	4e7a      	ldr	r6, [pc, #488]	@ (801f510 <_lite_kernel_nl_softmax_is8os8+0x3cc>)
 801f328:	460f      	mov	r7, r1
 801f32a:	4028      	ands	r0, r5
 801f32c:	4675      	mov	r5, lr
 801f32e:	4060      	eors	r0, r4
 801f330:	f3c2 6440 	ubfx	r4, r2, #25, #1
 801f334:	fbc0 5706 	smlal	r5, r7, r0, r6
 801f338:	3c01      	subs	r4, #1
 801f33a:	0fed      	lsrs	r5, r5, #31
 801f33c:	4e75      	ldr	r6, [pc, #468]	@ (801f514 <_lite_kernel_nl_softmax_is8os8+0x3d0>)
 801f33e:	4004      	ands	r4, r0
 801f340:	f342 6040 	sbfx	r0, r2, #25, #1
 801f344:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 801f348:	460f      	mov	r7, r1
 801f34a:	4028      	ands	r0, r5
 801f34c:	4675      	mov	r5, lr
 801f34e:	4060      	eors	r0, r4
 801f350:	f3c2 6480 	ubfx	r4, r2, #26, #1
 801f354:	fbc0 5706 	smlal	r5, r7, r0, r6
 801f358:	3c01      	subs	r4, #1
 801f35a:	0fed      	lsrs	r5, r5, #31
 801f35c:	4e6e      	ldr	r6, [pc, #440]	@ (801f518 <_lite_kernel_nl_softmax_is8os8+0x3d4>)
 801f35e:	4004      	ands	r4, r0
 801f360:	f342 6080 	sbfx	r0, r2, #26, #1
 801f364:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 801f368:	460f      	mov	r7, r1
 801f36a:	4028      	ands	r0, r5
 801f36c:	f3c2 65c0 	ubfx	r5, r2, #27, #1
 801f370:	4060      	eors	r0, r4
 801f372:	4674      	mov	r4, lr
 801f374:	3d01      	subs	r5, #1
 801f376:	fbc0 4706 	smlal	r4, r7, r0, r6
 801f37a:	0fe4      	lsrs	r4, r4, #31
 801f37c:	4005      	ands	r5, r0
 801f37e:	f342 60c0 	sbfx	r0, r2, #27, #1
 801f382:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 801f386:	4e65      	ldr	r6, [pc, #404]	@ (801f51c <_lite_kernel_nl_softmax_is8os8+0x3d8>)
 801f388:	460f      	mov	r7, r1
 801f38a:	4020      	ands	r0, r4
 801f38c:	ea85 0400 	eor.w	r4, r5, r0
 801f390:	f3c2 7000 	ubfx	r0, r2, #28, #1
 801f394:	4675      	mov	r5, lr
 801f396:	3801      	subs	r0, #1
 801f398:	fbc4 5706 	smlal	r5, r7, r4, r6
 801f39c:	0fed      	lsrs	r5, r5, #31
 801f39e:	4020      	ands	r0, r4
 801f3a0:	f342 7400 	sbfx	r4, r2, #28, #1
 801f3a4:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 801f3a8:	4f5d      	ldr	r7, [pc, #372]	@ (801f520 <_lite_kernel_nl_softmax_is8os8+0x3dc>)
 801f3aa:	402c      	ands	r4, r5
 801f3ac:	4675      	mov	r5, lr
 801f3ae:	4060      	eors	r0, r4
 801f3b0:	f3c2 7440 	ubfx	r4, r2, #29, #1
 801f3b4:	fbc0 5c07 	smlal	r5, ip, r0, r7
 801f3b8:	3c01      	subs	r4, #1
 801f3ba:	0fed      	lsrs	r5, r5, #31
 801f3bc:	4004      	ands	r4, r0
 801f3be:	f342 7040 	sbfx	r0, r2, #29, #1
 801f3c2:	ea45 054c 	orr.w	r5, r5, ip, lsl #1
 801f3c6:	4028      	ands	r0, r5
 801f3c8:	4675      	mov	r5, lr
 801f3ca:	4060      	eors	r0, r4
 801f3cc:	24f2      	movs	r4, #242	@ 0xf2
 801f3ce:	fbc0 5104 	smlal	r5, r1, r0, r4
 801f3d2:	0fed      	lsrs	r5, r5, #31
 801f3d4:	ea45 0541 	orr.w	r5, r5, r1, lsl #1
 801f3d8:	f3c2 7180 	ubfx	r1, r2, #30, #1
 801f3dc:	f342 7280 	sbfx	r2, r2, #30, #1
 801f3e0:	3901      	subs	r1, #1
 801f3e2:	402a      	ands	r2, r5
 801f3e4:	4001      	ands	r1, r0
 801f3e6:	404a      	eors	r2, r1
 801f3e8:	1e59      	subs	r1, r3, #1
 801f3ea:	425b      	negs	r3, r3
 801f3ec:	400a      	ands	r2, r1
 801f3ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801f3f2:	4053      	eors	r3, r2
 801f3f4:	f848 3f04 	str.w	r3, [r8, #4]!
 801f3f8:	9b01      	ldr	r3, [sp, #4]
 801f3fa:	455b      	cmp	r3, fp
 801f3fc:	f63f aec3 	bhi.w	801f186 <_lite_kernel_nl_softmax_is8os8+0x42>
 801f400:	469a      	mov	sl, r3
 801f402:	f8dd c008 	ldr.w	ip, [sp, #8]
 801f406:	e9dd 9704 	ldrd	r9, r7, [sp, #16]
 801f40a:	2f00      	cmp	r7, #0
 801f40c:	f000 81b3 	beq.w	801f776 <_lite_kernel_nl_softmax_is8os8+0x632>
 801f410:	9d03      	ldr	r5, [sp, #12]
 801f412:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801f414:	fb03 f305 	mul.w	r3, r3, r5
 801f418:	2d00      	cmp	r5, #0
 801f41a:	f000 81ac 	beq.w	801f776 <_lite_kernel_nl_softmax_is8os8+0x632>
 801f41e:	eb09 0205 	add.w	r2, r9, r5
 801f422:	4619      	mov	r1, r3
 801f424:	464e      	mov	r6, r9
 801f426:	9816      	ldr	r0, [sp, #88]	@ 0x58
 801f428:	9206      	str	r2, [sp, #24]
 801f42a:	2200      	movs	r2, #0
 801f42c:	46d1      	mov	r9, sl
 801f42e:	970b      	str	r7, [sp, #44]	@ 0x2c
 801f430:	4613      	mov	r3, r2
 801f432:	4662      	mov	r2, ip
 801f434:	4692      	mov	sl, r2
 801f436:	46b4      	mov	ip, r6
 801f438:	e9cd 1307 	strd	r1, r3, [sp, #28]
 801f43c:	e9cd 2609 	strd	r2, r6, [sp, #36]	@ 0x24
 801f440:	2801      	cmp	r0, #1
 801f442:	f99c 1000 	ldrsb.w	r1, [ip]
 801f446:	f240 8270 	bls.w	801f92a <_lite_kernel_nl_softmax_is8os8+0x7e6>
 801f44a:	eb0c 0205 	add.w	r2, ip, r5
 801f44e:	2301      	movs	r3, #1
 801f450:	f992 4000 	ldrsb.w	r4, [r2]
 801f454:	3301      	adds	r3, #1
 801f456:	442a      	add	r2, r5
 801f458:	42a1      	cmp	r1, r4
 801f45a:	bfb8      	it	lt
 801f45c:	4621      	movlt	r1, r4
 801f45e:	4298      	cmp	r0, r3
 801f460:	d1f6      	bne.n	801f450 <_lite_kernel_nl_softmax_is8os8+0x30c>
 801f462:	2600      	movs	r6, #0
 801f464:	4662      	mov	r2, ip
 801f466:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801f468:	4633      	mov	r3, r6
 801f46a:	f992 4000 	ldrsb.w	r4, [r2]
 801f46e:	3301      	adds	r3, #1
 801f470:	442a      	add	r2, r5
 801f472:	1b0c      	subs	r4, r1, r4
 801f474:	454c      	cmp	r4, r9
 801f476:	da0f      	bge.n	801f498 <_lite_kernel_nl_softmax_is8os8+0x354>
 801f478:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 801f47c:	f240 78ff 	movw	r8, #2047	@ 0x7ff
 801f480:	ea5f 3e24 	movs.w	lr, r4, asr #12
 801f484:	f3c4 040b 	ubfx	r4, r4, #0, #12
 801f488:	bf48      	it	mi
 801f48a:	f44f 6800 	movmi.w	r8, #2048	@ 0x800
 801f48e:	4544      	cmp	r4, r8
 801f490:	bfc8      	it	gt
 801f492:	f10e 0e01 	addgt.w	lr, lr, #1
 801f496:	4476      	add	r6, lr
 801f498:	4298      	cmp	r0, r3
 801f49a:	d1e6      	bne.n	801f46a <_lite_kernel_nl_softmax_is8os8+0x326>
 801f49c:	2e00      	cmp	r6, #0
 801f49e:	f000 8247 	beq.w	801f930 <_lite_kernel_nl_softmax_is8os8+0x7ec>
 801f4a2:	fab6 fb86 	clz	fp, r6
 801f4a6:	fa06 f60b 	lsl.w	r6, r6, fp
 801f4aa:	f1cb 0323 	rsb	r3, fp, #35	@ 0x23
 801f4ae:	f106 4200 	add.w	r2, r6, #2147483648	@ 0x80000000
 801f4b2:	9302      	str	r3, [sp, #8]
 801f4b4:	17d3      	asrs	r3, r2, #31
 801f4b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801f4ba:	bf08      	it	eq
 801f4bc:	2e00      	cmpeq	r6, #0
 801f4be:	f000 816a 	beq.w	801f796 <_lite_kernel_nl_softmax_is8os8+0x652>
 801f4c2:	f112 4200 	adds.w	r2, r2, #2147483648	@ 0x80000000
 801f4c6:	f143 0600 	adc.w	r6, r3, #0
 801f4ca:	0852      	lsrs	r2, r2, #1
 801f4cc:	4b15      	ldr	r3, [pc, #84]	@ (801f524 <_lite_kernel_nl_softmax_is8os8+0x3e0>)
 801f4ce:	ea42 72c6 	orr.w	r2, r2, r6, lsl #31
 801f4d2:	1076      	asrs	r6, r6, #1
 801f4d4:	4254      	negs	r4, r2
 801f4d6:	9204      	str	r2, [sp, #16]
 801f4d8:	9601      	str	r6, [sp, #4]
 801f4da:	fb03 4406 	mla	r4, r3, r6, r4
 801f4de:	fba2 3703 	umull	r3, r7, r2, r3
 801f4e2:	4427      	add	r7, r4
 801f4e4:	4c06      	ldr	r4, [pc, #24]	@ (801f500 <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 801f4e6:	191b      	adds	r3, r3, r4
 801f4e8:	f167 0700 	sbc.w	r7, r7, #0
 801f4ec:	2f00      	cmp	r7, #0
 801f4ee:	da1b      	bge.n	801f528 <_lite_kernel_nl_softmax_is8os8+0x3e4>
 801f4f0:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 801f4f4:	191c      	adds	r4, r3, r4
 801f4f6:	4623      	mov	r3, r4
 801f4f8:	f147 0700 	adc.w	r7, r7, #0
 801f4fc:	e014      	b.n	801f528 <_lite_kernel_nl_softmax_is8os8+0x3e4>
 801f4fe:	bf00      	nop
 801f500:	c0000001 	.word	0xc0000001
 801f504:	2aaaaaab 	.word	0x2aaaaaab
 801f508:	70f5a894 	.word	0x70f5a894
 801f50c:	63afbe7b 	.word	0x63afbe7b
 801f510:	4da2cbf2 	.word	0x4da2cbf2
 801f514:	2f16ac6c 	.word	0x2f16ac6c
 801f518:	1152aaa4 	.word	0x1152aaa4
 801f51c:	02582ab7 	.word	0x02582ab7
 801f520:	000afe11 	.word	0x000afe11
 801f524:	c3c3c3c4 	.word	0xc3c3c3c4
 801f528:	0fdc      	lsrs	r4, r3, #31
 801f52a:	9e01      	ldr	r6, [sp, #4]
 801f52c:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 801f530:	f104 375a 	add.w	r7, r4, #1515870810	@ 0x5a5a5a5a
 801f534:	17fb      	asrs	r3, r7, #31
 801f536:	fb07 fe06 	mul.w	lr, r7, r6
 801f53a:	fb02 ee03 	mla	lr, r2, r3, lr
 801f53e:	fba7 8302 	umull	r8, r3, r7, r2
 801f542:	f118 4880 	adds.w	r8, r8, #1073741824	@ 0x40000000
 801f546:	eb4e 0303 	adc.w	r3, lr, r3
 801f54a:	ea4f 78d8 	mov.w	r8, r8, lsr #31
 801f54e:	ea48 0843 	orr.w	r8, r8, r3, lsl #1
 801f552:	f1c8 5800 	rsb	r8, r8, #536870912	@ 0x20000000
 801f556:	ea98 0f07 	teq	r8, r7
 801f55a:	fb87 3e08 	smull	r3, lr, r7, r8
 801f55e:	f140 81b8 	bpl.w	801f8d2 <_lite_kernel_nl_softmax_is8os8+0x78e>
 801f562:	4eb7      	ldr	r6, [pc, #732]	@ (801f840 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 801f564:	199b      	adds	r3, r3, r6
 801f566:	f16e 0e00 	sbc.w	lr, lr, #0
 801f56a:	f1be 0f00 	cmp.w	lr, #0
 801f56e:	f2c0 81b8 	blt.w	801f8e2 <_lite_kernel_nl_softmax_is8os8+0x79e>
 801f572:	0fdb      	lsrs	r3, r3, #31
 801f574:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 801f578:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 801f57c:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 801f580:	f300 81b7 	bgt.w	801f8f2 <_lite_kernel_nl_softmax_is8os8+0x7ae>
 801f584:	f104 345a 	add.w	r4, r4, #1515870810	@ 0x5a5a5a5a
 801f588:	9b01      	ldr	r3, [sp, #4]
 801f58a:	4ead      	ldr	r6, [pc, #692]	@ (801f840 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 801f58c:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 801f590:	17e7      	asrs	r7, r4, #31
 801f592:	fb02 f807 	mul.w	r8, r2, r7
 801f596:	fb04 8803 	mla	r8, r4, r3, r8
 801f59a:	fba2 3e04 	umull	r3, lr, r2, r4
 801f59e:	199b      	adds	r3, r3, r6
 801f5a0:	44c6      	add	lr, r8
 801f5a2:	f16e 0e00 	sbc.w	lr, lr, #0
 801f5a6:	f1be 0f00 	cmp.w	lr, #0
 801f5aa:	da06      	bge.n	801f5ba <_lite_kernel_nl_softmax_is8os8+0x476>
 801f5ac:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 801f5b0:	eb13 0808 	adds.w	r8, r3, r8
 801f5b4:	4643      	mov	r3, r8
 801f5b6:	f14e 0e00 	adc.w	lr, lr, #0
 801f5ba:	0fdb      	lsrs	r3, r3, #31
 801f5bc:	f04f 38ff 	mov.w	r8, #4294967295
 801f5c0:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 801f5c4:	f8df e278 	ldr.w	lr, [pc, #632]	@ 801f840 <_lite_kernel_nl_softmax_is8os8+0x6fc>
 801f5c8:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 801f5cc:	fb03 f707 	mul.w	r7, r3, r7
 801f5d0:	17de      	asrs	r6, r3, #31
 801f5d2:	fb04 7706 	mla	r7, r4, r6, r7
 801f5d6:	fba3 3604 	umull	r3, r6, r3, r4
 801f5da:	eb13 030e 	adds.w	r3, r3, lr
 801f5de:	4437      	add	r7, r6
 801f5e0:	eb47 0708 	adc.w	r7, r7, r8
 801f5e4:	2f00      	cmp	r7, #0
 801f5e6:	da06      	bge.n	801f5f6 <_lite_kernel_nl_softmax_is8os8+0x4b2>
 801f5e8:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 801f5ec:	eb13 0e0e 	adds.w	lr, r3, lr
 801f5f0:	4673      	mov	r3, lr
 801f5f2:	f147 0700 	adc.w	r7, r7, #0
 801f5f6:	0fdb      	lsrs	r3, r3, #31
 801f5f8:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
 801f5fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801f600:	f280 8154 	bge.w	801f8ac <_lite_kernel_nl_softmax_is8os8+0x768>
 801f604:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 801f608:	f300 818d 	bgt.w	801f926 <_lite_kernel_nl_softmax_is8os8+0x7e2>
 801f60c:	f104 4300 	add.w	r3, r4, #2147483648	@ 0x80000000
 801f610:	ea93 0f02 	teq	r3, r2
 801f614:	f140 8118 	bpl.w	801f848 <_lite_kernel_nl_softmax_is8os8+0x704>
 801f618:	9e01      	ldr	r6, [sp, #4]
 801f61a:	17dc      	asrs	r4, r3, #31
 801f61c:	fb03 f606 	mul.w	r6, r3, r6
 801f620:	fb02 6704 	mla	r7, r2, r4, r6
 801f624:	fba3 2602 	umull	r2, r6, r3, r2
 801f628:	443e      	add	r6, r7
 801f62a:	4f85      	ldr	r7, [pc, #532]	@ (801f840 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 801f62c:	19d2      	adds	r2, r2, r7
 801f62e:	f166 0600 	sbc.w	r6, r6, #0
 801f632:	2e00      	cmp	r6, #0
 801f634:	da05      	bge.n	801f642 <_lite_kernel_nl_softmax_is8os8+0x4fe>
 801f636:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801f63a:	19d7      	adds	r7, r2, r7
 801f63c:	463a      	mov	r2, r7
 801f63e:	f146 0600 	adc.w	r6, r6, #0
 801f642:	0fd2      	lsrs	r2, r2, #31
 801f644:	f04f 37ff 	mov.w	r7, #4294967295
 801f648:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
 801f64c:	4e7c      	ldr	r6, [pc, #496]	@ (801f840 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 801f64e:	f1c2 5200 	rsb	r2, r2, #536870912	@ 0x20000000
 801f652:	fb02 f404 	mul.w	r4, r2, r4
 801f656:	ea4f 7ee2 	mov.w	lr, r2, asr #31
 801f65a:	fb03 440e 	mla	r4, r3, lr, r4
 801f65e:	fba2 2e03 	umull	r2, lr, r2, r3
 801f662:	1992      	adds	r2, r2, r6
 801f664:	4474      	add	r4, lr
 801f666:	eb44 0407 	adc.w	r4, r4, r7
 801f66a:	2c00      	cmp	r4, #0
 801f66c:	da05      	bge.n	801f67a <_lite_kernel_nl_softmax_is8os8+0x536>
 801f66e:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 801f672:	1996      	adds	r6, r2, r6
 801f674:	4632      	mov	r2, r6
 801f676:	f144 0400 	adc.w	r4, r4, #0
 801f67a:	0fd2      	lsrs	r2, r2, #31
 801f67c:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 801f680:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
 801f684:	f280 811c 	bge.w	801f8c0 <_lite_kernel_nl_softmax_is8os8+0x77c>
 801f688:	f1b2 4f60 	cmp.w	r2, #3758096384	@ 0xe0000000
 801f68c:	f300 8142 	bgt.w	801f914 <_lite_kernel_nl_softmax_is8os8+0x7d0>
 801f690:	f103 4200 	add.w	r2, r3, #2147483648	@ 0x80000000
 801f694:	005e      	lsls	r6, r3, #1
 801f696:	f1b2 4f40 	cmp.w	r2, #3221225472	@ 0xc0000000
 801f69a:	bfd8      	it	le
 801f69c:	f04f 4600 	movle.w	r6, #2147483648	@ 0x80000000
 801f6a0:	9b02      	ldr	r3, [sp, #8]
 801f6a2:	2b1f      	cmp	r3, #31
 801f6a4:	dd04      	ble.n	801f6b0 <_lite_kernel_nl_softmax_is8os8+0x56c>
 801f6a6:	f1cb 0304 	rsb	r3, fp, #4
 801f6aa:	411e      	asrs	r6, r3
 801f6ac:	231f      	movs	r3, #31
 801f6ae:	9302      	str	r3, [sp, #8]
 801f6b0:	2800      	cmp	r0, #0
 801f6b2:	d063      	beq.n	801f77c <_lite_kernel_nl_softmax_is8os8+0x638>
 801f6b4:	9c02      	ldr	r4, [sp, #8]
 801f6b6:	f04f 0e01 	mov.w	lr, #1
 801f6ba:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801f6be:	2200      	movs	r2, #0
 801f6c0:	fa0e fe04 	lsl.w	lr, lr, r4
 801f6c4:	9101      	str	r1, [sp, #4]
 801f6c6:	fa43 f404 	asr.w	r4, r3, r4
 801f6ca:	f10e 3eff 	add.w	lr, lr, #4294967295
 801f6ce:	ea0e 0703 	and.w	r7, lr, r3
 801f6d2:	ea4f 086e 	mov.w	r8, lr, asr #1
 801f6d6:	4671      	mov	r1, lr
 801f6d8:	f8dd e068 	ldr.w	lr, [sp, #104]	@ 0x68
 801f6dc:	9703      	str	r7, [sp, #12]
 801f6de:	e9cd 4304 	strd	r4, r3, [sp, #16]
 801f6e2:	4614      	mov	r4, r2
 801f6e4:	e023      	b.n	801f72e <_lite_kernel_nl_softmax_is8os8+0x5ea>
 801f6e6:	f85e 7023 	ldr.w	r7, [lr, r3, lsl #2]
 801f6ea:	ea87 0306 	eor.w	r3, r7, r6
 801f6ee:	0fdb      	lsrs	r3, r3, #31
 801f6f0:	2b00      	cmp	r3, #0
 801f6f2:	4b53      	ldr	r3, [pc, #332]	@ (801f840 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 801f6f4:	bf12      	itee	ne
 801f6f6:	f04f 3bff 	movne.w	fp, #4294967295
 801f6fa:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 801f6fe:	f04f 0b00 	moveq.w	fp, #0
 801f702:	42b7      	cmp	r7, r6
 801f704:	d17d      	bne.n	801f802 <_lite_kernel_nl_softmax_is8os8+0x6be>
 801f706:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
 801f70a:	d17a      	bne.n	801f802 <_lite_kernel_nl_softmax_is8os8+0x6be>
 801f70c:	e9dd 3703 	ldrd	r3, r7, [sp, #12]
 801f710:	4598      	cmp	r8, r3
 801f712:	f280 808a 	bge.w	801f82a <_lite_kernel_nl_softmax_is8os8+0x6e6>
 801f716:	3701      	adds	r7, #1
 801f718:	2ffe      	cmp	r7, #254	@ 0xfe
 801f71a:	f300 808e 	bgt.w	801f83a <_lite_kernel_nl_softmax_is8os8+0x6f6>
 801f71e:	3f80      	subs	r7, #128	@ 0x80
 801f720:	b27f      	sxtb	r7, r7
 801f722:	3401      	adds	r4, #1
 801f724:	f80a 7002 	strb.w	r7, [sl, r2]
 801f728:	442a      	add	r2, r5
 801f72a:	42a0      	cmp	r0, r4
 801f72c:	d00d      	beq.n	801f74a <_lite_kernel_nl_softmax_is8os8+0x606>
 801f72e:	f91c 3002 	ldrsb.w	r3, [ip, r2]
 801f732:	9f01      	ldr	r7, [sp, #4]
 801f734:	1afb      	subs	r3, r7, r3
 801f736:	454b      	cmp	r3, r9
 801f738:	dbd5      	blt.n	801f6e6 <_lite_kernel_nl_softmax_is8os8+0x5a2>
 801f73a:	f06f 077f 	mvn.w	r7, #127	@ 0x7f
 801f73e:	3401      	adds	r4, #1
 801f740:	f80a 7002 	strb.w	r7, [sl, r2]
 801f744:	442a      	add	r2, r5
 801f746:	42a0      	cmp	r0, r4
 801f748:	d1f1      	bne.n	801f72e <_lite_kernel_nl_softmax_is8os8+0x5ea>
 801f74a:	f10c 0c01 	add.w	ip, ip, #1
 801f74e:	9b06      	ldr	r3, [sp, #24]
 801f750:	f10a 0a01 	add.w	sl, sl, #1
 801f754:	459c      	cmp	ip, r3
 801f756:	f47f ae73 	bne.w	801f440 <_lite_kernel_nl_softmax_is8os8+0x2fc>
 801f75a:	9c06      	ldr	r4, [sp, #24]
 801f75c:	e9dd 1307 	ldrd	r1, r3, [sp, #28]
 801f760:	e9dd 2609 	ldrd	r2, r6, [sp, #36]	@ 0x24
 801f764:	440c      	add	r4, r1
 801f766:	3301      	adds	r3, #1
 801f768:	440e      	add	r6, r1
 801f76a:	440a      	add	r2, r1
 801f76c:	9406      	str	r4, [sp, #24]
 801f76e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801f770:	429c      	cmp	r4, r3
 801f772:	f47f ae5f 	bne.w	801f434 <_lite_kernel_nl_softmax_is8os8+0x2f0>
 801f776:	b00d      	add	sp, #52	@ 0x34
 801f778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f77c:	f10c 0c01 	add.w	ip, ip, #1
 801f780:	9b06      	ldr	r3, [sp, #24]
 801f782:	f10a 0a01 	add.w	sl, sl, #1
 801f786:	459c      	cmp	ip, r3
 801f788:	d0e7      	beq.n	801f75a <_lite_kernel_nl_softmax_is8os8+0x616>
 801f78a:	2303      	movs	r3, #3
 801f78c:	f99c 1000 	ldrsb.w	r1, [ip]
 801f790:	f04f 0b20 	mov.w	fp, #32
 801f794:	9302      	str	r3, [sp, #8]
 801f796:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801f79a:	f04f 32ff 	mov.w	r2, #4294967295
 801f79e:	4c29      	ldr	r4, [pc, #164]	@ (801f844 <_lite_kernel_nl_softmax_is8os8+0x700>)
 801f7a0:	461e      	mov	r6, r3
 801f7a2:	2300      	movs	r3, #0
 801f7a4:	9201      	str	r2, [sp, #4]
 801f7a6:	9303      	str	r3, [sp, #12]
 801f7a8:	9204      	str	r2, [sp, #16]
 801f7aa:	9b01      	ldr	r3, [sp, #4]
 801f7ac:	17e7      	asrs	r7, r4, #31
 801f7ae:	fb04 fe03 	mul.w	lr, r4, r3
 801f7b2:	fba4 3802 	umull	r3, r8, r4, r2
 801f7b6:	fb02 ee07 	mla	lr, r2, r7, lr
 801f7ba:	199b      	adds	r3, r3, r6
 801f7bc:	9e03      	ldr	r6, [sp, #12]
 801f7be:	44c6      	add	lr, r8
 801f7c0:	eb4e 0e06 	adc.w	lr, lr, r6
 801f7c4:	f1be 0f00 	cmp.w	lr, #0
 801f7c8:	da06      	bge.n	801f7d8 <_lite_kernel_nl_softmax_is8os8+0x694>
 801f7ca:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 801f7ce:	eb13 0808 	adds.w	r8, r3, r8
 801f7d2:	4643      	mov	r3, r8
 801f7d4:	f14e 0e00 	adc.w	lr, lr, #0
 801f7d8:	0fdb      	lsrs	r3, r3, #31
 801f7da:	4e19      	ldr	r6, [pc, #100]	@ (801f840 <_lite_kernel_nl_softmax_is8os8+0x6fc>)
 801f7dc:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 801f7e0:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 801f7e4:	ea83 0e04 	eor.w	lr, r3, r4
 801f7e8:	ea4f 7ede 	mov.w	lr, lr, lsr #31
 801f7ec:	f1be 0f00 	cmp.w	lr, #0
 801f7f0:	bf15      	itete	ne
 801f7f2:	46b6      	movne	lr, r6
 801f7f4:	f04f 4e80 	moveq.w	lr, #1073741824	@ 0x40000000
 801f7f8:	f04f 38ff 	movne.w	r8, #4294967295
 801f7fc:	f04f 0800 	moveq.w	r8, #0
 801f800:	e6e4      	b.n	801f5cc <_lite_kernel_nl_softmax_is8os8+0x488>
 801f802:	fbc6 3b07 	smlal	r3, fp, r6, r7
 801f806:	f1bb 0f00 	cmp.w	fp, #0
 801f80a:	da03      	bge.n	801f814 <_lite_kernel_nl_softmax_is8os8+0x6d0>
 801f80c:	9f05      	ldr	r7, [sp, #20]
 801f80e:	19db      	adds	r3, r3, r7
 801f810:	f14b 0b00 	adc.w	fp, fp, #0
 801f814:	0fdb      	lsrs	r3, r3, #31
 801f816:	9f02      	ldr	r7, [sp, #8]
 801f818:	ea43 034b 	orr.w	r3, r3, fp, lsl #1
 801f81c:	fa53 f707 	asrs.w	r7, r3, r7
 801f820:	d48b      	bmi.n	801f73a <_lite_kernel_nl_softmax_is8os8+0x5f6>
 801f822:	400b      	ands	r3, r1
 801f824:	4598      	cmp	r8, r3
 801f826:	f6ff af76 	blt.w	801f716 <_lite_kernel_nl_softmax_is8os8+0x5d2>
 801f82a:	2ffe      	cmp	r7, #254	@ 0xfe
 801f82c:	dc05      	bgt.n	801f83a <_lite_kernel_nl_softmax_is8os8+0x6f6>
 801f82e:	2f00      	cmp	r7, #0
 801f830:	f47f af75 	bne.w	801f71e <_lite_kernel_nl_softmax_is8os8+0x5da>
 801f834:	f06f 077f 	mvn.w	r7, #127	@ 0x7f
 801f838:	e781      	b.n	801f73e <_lite_kernel_nl_softmax_is8os8+0x5fa>
 801f83a:	277f      	movs	r7, #127	@ 0x7f
 801f83c:	e771      	b.n	801f722 <_lite_kernel_nl_softmax_is8os8+0x5de>
 801f83e:	bf00      	nop
 801f840:	c0000001 	.word	0xc0000001
 801f844:	b4b4b4b6 	.word	0xb4b4b4b6
 801f848:	f04f 4780 	mov.w	r7, #1073741824	@ 0x40000000
 801f84c:	f04f 0e00 	mov.w	lr, #0
 801f850:	9e01      	ldr	r6, [sp, #4]
 801f852:	17dc      	asrs	r4, r3, #31
 801f854:	fb03 f606 	mul.w	r6, r3, r6
 801f858:	fb02 6604 	mla	r6, r2, r4, r6
 801f85c:	fba3 2802 	umull	r2, r8, r3, r2
 801f860:	19d2      	adds	r2, r2, r7
 801f862:	4446      	add	r6, r8
 801f864:	eb46 060e 	adc.w	r6, r6, lr
 801f868:	2e00      	cmp	r6, #0
 801f86a:	da05      	bge.n	801f878 <_lite_kernel_nl_softmax_is8os8+0x734>
 801f86c:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 801f870:	19d7      	adds	r7, r2, r7
 801f872:	463a      	mov	r2, r7
 801f874:	f146 0600 	adc.w	r6, r6, #0
 801f878:	0fd2      	lsrs	r2, r2, #31
 801f87a:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
 801f87e:	f1c2 5200 	rsb	r2, r2, #536870912	@ 0x20000000
 801f882:	ea82 0603 	eor.w	r6, r2, r3
 801f886:	0ff6      	lsrs	r6, r6, #31
 801f888:	2e00      	cmp	r6, #0
 801f88a:	4e30      	ldr	r6, [pc, #192]	@ (801f94c <_lite_kernel_nl_softmax_is8os8+0x808>)
 801f88c:	bf12      	itee	ne
 801f88e:	f04f 37ff 	movne.w	r7, #4294967295
 801f892:	f04f 4680 	moveq.w	r6, #1073741824	@ 0x40000000
 801f896:	2700      	moveq	r7, #0
 801f898:	429a      	cmp	r2, r3
 801f89a:	f47f aeda 	bne.w	801f652 <_lite_kernel_nl_softmax_is8os8+0x50e>
 801f89e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801f8a2:	f47f aed6 	bne.w	801f652 <_lite_kernel_nl_softmax_is8os8+0x50e>
 801f8a6:	f06f 0601 	mvn.w	r6, #1
 801f8aa:	e6f9      	b.n	801f6a0 <_lite_kernel_nl_softmax_is8os8+0x55c>
 801f8ac:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801f8b0:	4423      	add	r3, r4
 801f8b2:	ea93 0f02 	teq	r3, r2
 801f8b6:	d5c7      	bpl.n	801f848 <_lite_kernel_nl_softmax_is8os8+0x704>
 801f8b8:	4f24      	ldr	r7, [pc, #144]	@ (801f94c <_lite_kernel_nl_softmax_is8os8+0x808>)
 801f8ba:	f04f 3eff 	mov.w	lr, #4294967295
 801f8be:	e7c7      	b.n	801f850 <_lite_kernel_nl_softmax_is8os8+0x70c>
 801f8c0:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 801f8c4:	4433      	add	r3, r6
 801f8c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f8ca:	f6bf aee9 	bge.w	801f6a0 <_lite_kernel_nl_softmax_is8os8+0x55c>
 801f8ce:	005e      	lsls	r6, r3, #1
 801f8d0:	e6e6      	b.n	801f6a0 <_lite_kernel_nl_softmax_is8os8+0x55c>
 801f8d2:	f113 4380 	adds.w	r3, r3, #1073741824	@ 0x40000000
 801f8d6:	f14e 0e00 	adc.w	lr, lr, #0
 801f8da:	f1be 0f00 	cmp.w	lr, #0
 801f8de:	f6bf ae48 	bge.w	801f572 <_lite_kernel_nl_softmax_is8os8+0x42e>
 801f8e2:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 801f8e6:	eb13 0808 	adds.w	r8, r3, r8
 801f8ea:	4643      	mov	r3, r8
 801f8ec:	f14e 0e00 	adc.w	lr, lr, #0
 801f8f0:	e63f      	b.n	801f572 <_lite_kernel_nl_softmax_is8os8+0x42e>
 801f8f2:	eb07 040e 	add.w	r4, r7, lr
 801f8f6:	ea84 0302 	eor.w	r3, r4, r2
 801f8fa:	0fdb      	lsrs	r3, r3, #31
 801f8fc:	2b00      	cmp	r3, #0
 801f8fe:	4b13      	ldr	r3, [pc, #76]	@ (801f94c <_lite_kernel_nl_softmax_is8os8+0x808>)
 801f900:	bf08      	it	eq
 801f902:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 801f906:	461e      	mov	r6, r3
 801f908:	bf14      	ite	ne
 801f90a:	f04f 33ff 	movne.w	r3, #4294967295
 801f90e:	2300      	moveq	r3, #0
 801f910:	9303      	str	r3, [sp, #12]
 801f912:	e74a      	b.n	801f7aa <_lite_kernel_nl_softmax_is8os8+0x666>
 801f914:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 801f918:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 801f91c:	f2c0 8190 	blt.w	801fc40 <_lite_kernel_nl_softmax_is8os8+0xafc>
 801f920:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 801f924:	e6bc      	b.n	801f6a0 <_lite_kernel_nl_softmax_is8os8+0x55c>
 801f926:	009b      	lsls	r3, r3, #2
 801f928:	e7c2      	b.n	801f8b0 <_lite_kernel_nl_softmax_is8os8+0x76c>
 801f92a:	2800      	cmp	r0, #0
 801f92c:	f47f ad99 	bne.w	801f462 <_lite_kernel_nl_softmax_is8os8+0x31e>
 801f930:	2303      	movs	r3, #3
 801f932:	f04f 0b20 	mov.w	fp, #32
 801f936:	9302      	str	r3, [sp, #8]
 801f938:	e72d      	b.n	801f796 <_lite_kernel_nl_softmax_is8os8+0x652>
 801f93a:	2901      	cmp	r1, #1
 801f93c:	f1c3 0a00 	rsb	sl, r3, #0
 801f940:	d906      	bls.n	801f950 <_lite_kernel_nl_softmax_is8os8+0x80c>
 801f942:	f1ba 0f00 	cmp.w	sl, #0
 801f946:	f47f ac11 	bne.w	801f16c <_lite_kernel_nl_softmax_is8os8+0x28>
 801f94a:	e55e      	b.n	801f40a <_lite_kernel_nl_softmax_is8os8+0x2c6>
 801f94c:	c0000001 	.word	0xc0000001
 801f950:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801f952:	f999 2000 	ldrsb.w	r2, [r9]
 801f956:	fb03 f101 	mul.w	r1, r3, r1
 801f95a:	2901      	cmp	r1, #1
 801f95c:	f240 816a 	bls.w	801fc34 <_lite_kernel_nl_softmax_is8os8+0xaf0>
 801f960:	f109 34ff 	add.w	r4, r9, #4294967295
 801f964:	464b      	mov	r3, r9
 801f966:	1860      	adds	r0, r4, r1
 801f968:	f913 5f01 	ldrsb.w	r5, [r3, #1]!
 801f96c:	42aa      	cmp	r2, r5
 801f96e:	bfb8      	it	lt
 801f970:	462a      	movlt	r2, r5
 801f972:	4298      	cmp	r0, r3
 801f974:	d1f8      	bne.n	801f968 <_lite_kernel_nl_softmax_is8os8+0x824>
 801f976:	1863      	adds	r3, r4, r1
 801f978:	46a3      	mov	fp, r4
 801f97a:	9706      	str	r7, [sp, #24]
 801f97c:	9301      	str	r3, [sp, #4]
 801f97e:	9202      	str	r2, [sp, #8]
 801f980:	e9cd c904 	strd	ip, r9, [sp, #16]
 801f984:	f91b 6f01 	ldrsb.w	r6, [fp, #1]!
 801f988:	9b02      	ldr	r3, [sp, #8]
 801f98a:	1b9e      	subs	r6, r3, r6
 801f98c:	45b2      	cmp	sl, r6
 801f98e:	f240 8148 	bls.w	801fc22 <_lite_kernel_nl_softmax_is8os8+0xade>
 801f992:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801f994:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 801f996:	fa06 f103 	lsl.w	r1, r6, r3
 801f99a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801f99c:	4249      	negs	r1, r1
 801f99e:	404b      	eors	r3, r1
 801f9a0:	0fdb      	lsrs	r3, r3, #31
 801f9a2:	2b00      	cmp	r3, #0
 801f9a4:	4ba7      	ldr	r3, [pc, #668]	@ (801fc44 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 801f9a6:	bf12      	itee	ne
 801f9a8:	f04f 32ff 	movne.w	r2, #4294967295
 801f9ac:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 801f9b0:	2200      	moveq	r2, #0
 801f9b2:	fbc1 3200 	smlal	r3, r2, r1, r0
 801f9b6:	2a00      	cmp	r2, #0
 801f9b8:	da05      	bge.n	801f9c6 <_lite_kernel_nl_softmax_is8os8+0x882>
 801f9ba:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801f9be:	1859      	adds	r1, r3, r1
 801f9c0:	460b      	mov	r3, r1
 801f9c2:	f142 0200 	adc.w	r2, r2, #0
 801f9c6:	0fdb      	lsrs	r3, r3, #31
 801f9c8:	2400      	movs	r4, #0
 801f9ca:	ea43 0142 	orr.w	r1, r3, r2, lsl #1
 801f9ce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801f9d2:	f041 437f 	orr.w	r3, r1, #4278190080	@ 0xff000000
 801f9d6:	015d      	lsls	r5, r3, #5
 801f9d8:	1a5b      	subs	r3, r3, r1
 801f9da:	f105 5580 	add.w	r5, r5, #268435456	@ 0x10000000
 801f9de:	fbc5 2405 	smlal	r2, r4, r5, r5
 801f9e2:	2c00      	cmp	r4, #0
 801f9e4:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 801f9e8:	da05      	bge.n	801f9f6 <_lite_kernel_nl_softmax_is8os8+0x8b2>
 801f9ea:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801f9ee:	1810      	adds	r0, r2, r0
 801f9f0:	4602      	mov	r2, r0
 801f9f2:	f144 0400 	adc.w	r4, r4, #0
 801f9f6:	0fd2      	lsrs	r2, r2, #31
 801f9f8:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 801f9fc:	17e4      	asrs	r4, r4, #31
 801f9fe:	fba2 0c02 	umull	r0, ip, r2, r2
 801fa02:	fb02 f804 	mul.w	r8, r2, r4
 801fa06:	f110 4080 	adds.w	r0, r0, #1073741824	@ 0x40000000
 801fa0a:	eb4c 0c48 	adc.w	ip, ip, r8, lsl #1
 801fa0e:	f1bc 0f00 	cmp.w	ip, #0
 801fa12:	da06      	bge.n	801fa22 <_lite_kernel_nl_softmax_is8os8+0x8de>
 801fa14:	f06f 4800 	mvn.w	r8, #2147483648	@ 0x80000000
 801fa18:	eb10 0808 	adds.w	r8, r0, r8
 801fa1c:	4640      	mov	r0, r8
 801fa1e:	f14c 0c00 	adc.w	ip, ip, #0
 801fa22:	0fc0      	lsrs	r0, r0, #31
 801fa24:	ea40 004c 	orr.w	r0, r0, ip, lsl #1
 801fa28:	ea5f 0ca0 	movs.w	ip, r0, asr #2
 801fa2c:	f000 0003 	and.w	r0, r0, #3
 801fa30:	bf54      	ite	pl
 801fa32:	f04f 0801 	movpl.w	r8, #1
 801fa36:	f04f 0802 	movmi.w	r8, #2
 801fa3a:	4540      	cmp	r0, r8
 801fa3c:	fb05 f004 	mul.w	r0, r5, r4
 801fa40:	ea85 0402 	eor.w	r4, r5, r2
 801fa44:	bfc8      	it	gt
 801fa46:	f10c 0c01 	addgt.w	ip, ip, #1
 801fa4a:	fb02 000e 	mla	r0, r2, lr, r0
 801fa4e:	0fe4      	lsrs	r4, r4, #31
 801fa50:	2c00      	cmp	r4, #0
 801fa52:	4c7c      	ldr	r4, [pc, #496]	@ (801fc44 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 801fa54:	bf0c      	ite	eq
 801fa56:	f04f 4e80 	moveq.w	lr, #1073741824	@ 0x40000000
 801fa5a:	46a6      	movne	lr, r4
 801fa5c:	fba5 4902 	umull	r4, r9, r5, r2
 801fa60:	bf14      	ite	ne
 801fa62:	f04f 38ff 	movne.w	r8, #4294967295
 801fa66:	f04f 0800 	moveq.w	r8, #0
 801fa6a:	4448      	add	r0, r9
 801fa6c:	eb14 040e 	adds.w	r4, r4, lr
 801fa70:	eb40 0008 	adc.w	r0, r0, r8
 801fa74:	2800      	cmp	r0, #0
 801fa76:	da06      	bge.n	801fa86 <_lite_kernel_nl_softmax_is8os8+0x942>
 801fa78:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 801fa7c:	eb14 0e0e 	adds.w	lr, r4, lr
 801fa80:	4674      	mov	r4, lr
 801fa82:	f140 0000 	adc.w	r0, r0, #0
 801fa86:	0fe4      	lsrs	r4, r4, #31
 801fa88:	4f6f      	ldr	r7, [pc, #444]	@ (801fc48 <_lite_kernel_nl_softmax_is8os8+0xb04>)
 801fa8a:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
 801fa8e:	eb0c 0004 	add.w	r0, ip, r4
 801fa92:	0fc4      	lsrs	r4, r0, #31
 801fa94:	2c00      	cmp	r4, #0
 801fa96:	4c6b      	ldr	r4, [pc, #428]	@ (801fc44 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 801fa98:	bf12      	itee	ne
 801fa9a:	f04f 3cff 	movne.w	ip, #4294967295
 801fa9e:	f04f 4480 	moveq.w	r4, #1073741824	@ 0x40000000
 801faa2:	f04f 0c00 	moveq.w	ip, #0
 801faa6:	fbc0 4c07 	smlal	r4, ip, r0, r7
 801faaa:	f1bc 0f00 	cmp.w	ip, #0
 801faae:	da05      	bge.n	801fabc <_lite_kernel_nl_softmax_is8os8+0x978>
 801fab0:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801fab4:	1820      	adds	r0, r4, r0
 801fab6:	4604      	mov	r4, r0
 801fab8:	f14c 0c00 	adc.w	ip, ip, #0
 801fabc:	0fe4      	lsrs	r4, r4, #31
 801fabe:	ea44 044c 	orr.w	r4, r4, ip, lsl #1
 801fac2:	4422      	add	r2, r4
 801fac4:	2a00      	cmp	r2, #0
 801fac6:	ea4f 0462 	mov.w	r4, r2, asr #1
 801faca:	db02      	blt.n	801fad2 <_lite_kernel_nl_softmax_is8os8+0x98e>
 801facc:	07d2      	lsls	r2, r2, #31
 801face:	bf48      	it	mi
 801fad0:	3401      	addmi	r4, #1
 801fad2:	442c      	add	r4, r5
 801fad4:	4d5d      	ldr	r5, [pc, #372]	@ (801fc4c <_lite_kernel_nl_softmax_is8os8+0xb08>)
 801fad6:	0fe2      	lsrs	r2, r4, #31
 801fad8:	2a00      	cmp	r2, #0
 801fada:	4a5a      	ldr	r2, [pc, #360]	@ (801fc44 <_lite_kernel_nl_softmax_is8os8+0xb00>)
 801fadc:	bf0b      	itete	eq
 801fade:	f04f 4080 	moveq.w	r0, #1073741824	@ 0x40000000
 801fae2:	4610      	movne	r0, r2
 801fae4:	2200      	moveq	r2, #0
 801fae6:	f04f 32ff 	movne.w	r2, #4294967295
 801faea:	fbc4 0205 	smlal	r0, r2, r4, r5
 801faee:	2a00      	cmp	r2, #0
 801faf0:	da05      	bge.n	801fafe <_lite_kernel_nl_softmax_is8os8+0x9ba>
 801faf2:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 801faf6:	1904      	adds	r4, r0, r4
 801faf8:	4620      	mov	r0, r4
 801fafa:	f142 0200 	adc.w	r2, r2, #0
 801fafe:	0fc0      	lsrs	r0, r0, #31
 801fb00:	2400      	movs	r4, #0
 801fb02:	f3c3 6500 	ubfx	r5, r3, #24, #1
 801fb06:	4f52      	ldr	r7, [pc, #328]	@ (801fc50 <_lite_kernel_nl_softmax_is8os8+0xb0c>)
 801fb08:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
 801fb0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 801fb10:	46a6      	mov	lr, r4
 801fb12:	3d01      	subs	r5, #1
 801fb14:	f100 40e2 	add.w	r0, r0, #1895825408	@ 0x71000000
 801fb18:	4694      	mov	ip, r2
 801fb1a:	fab1 f181 	clz	r1, r1
 801fb1e:	f5a0 2025 	sub.w	r0, r0, #675840	@ 0xa5000
 801fb22:	0949      	lsrs	r1, r1, #5
 801fb24:	f2a0 706c 	subw	r0, r0, #1900	@ 0x76c
 801fb28:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801fb2c:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801fb30:	4005      	ands	r5, r0
 801fb32:	f343 6000 	sbfx	r0, r3, #24, #1
 801fb36:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801fb3a:	4f46      	ldr	r7, [pc, #280]	@ (801fc54 <_lite_kernel_nl_softmax_is8os8+0xb10>)
 801fb3c:	46a6      	mov	lr, r4
 801fb3e:	ea00 000c 	and.w	r0, r0, ip
 801fb42:	4694      	mov	ip, r2
 801fb44:	4068      	eors	r0, r5
 801fb46:	f3c3 6540 	ubfx	r5, r3, #25, #1
 801fb4a:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801fb4e:	3d01      	subs	r5, #1
 801fb50:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801fb54:	4f40      	ldr	r7, [pc, #256]	@ (801fc58 <_lite_kernel_nl_softmax_is8os8+0xb14>)
 801fb56:	4005      	ands	r5, r0
 801fb58:	f343 6040 	sbfx	r0, r3, #25, #1
 801fb5c:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801fb60:	46a6      	mov	lr, r4
 801fb62:	ea00 000c 	and.w	r0, r0, ip
 801fb66:	4694      	mov	ip, r2
 801fb68:	4068      	eors	r0, r5
 801fb6a:	f3c3 6580 	ubfx	r5, r3, #26, #1
 801fb6e:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801fb72:	3d01      	subs	r5, #1
 801fb74:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801fb78:	4f38      	ldr	r7, [pc, #224]	@ (801fc5c <_lite_kernel_nl_softmax_is8os8+0xb18>)
 801fb7a:	4005      	ands	r5, r0
 801fb7c:	f343 6080 	sbfx	r0, r3, #26, #1
 801fb80:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801fb84:	46a6      	mov	lr, r4
 801fb86:	ea00 000c 	and.w	r0, r0, ip
 801fb8a:	4694      	mov	ip, r2
 801fb8c:	4068      	eors	r0, r5
 801fb8e:	f3c3 65c0 	ubfx	r5, r3, #27, #1
 801fb92:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801fb96:	3d01      	subs	r5, #1
 801fb98:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801fb9c:	4f30      	ldr	r7, [pc, #192]	@ (801fc60 <_lite_kernel_nl_softmax_is8os8+0xb1c>)
 801fb9e:	4005      	ands	r5, r0
 801fba0:	f343 60c0 	sbfx	r0, r3, #27, #1
 801fba4:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801fba8:	46a6      	mov	lr, r4
 801fbaa:	ea00 000c 	and.w	r0, r0, ip
 801fbae:	4694      	mov	ip, r2
 801fbb0:	4068      	eors	r0, r5
 801fbb2:	f3c3 7500 	ubfx	r5, r3, #28, #1
 801fbb6:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801fbba:	3d01      	subs	r5, #1
 801fbbc:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801fbc0:	4f28      	ldr	r7, [pc, #160]	@ (801fc64 <_lite_kernel_nl_softmax_is8os8+0xb20>)
 801fbc2:	4005      	ands	r5, r0
 801fbc4:	f343 7000 	sbfx	r0, r3, #28, #1
 801fbc8:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801fbcc:	46a6      	mov	lr, r4
 801fbce:	ea00 000c 	and.w	r0, r0, ip
 801fbd2:	4694      	mov	ip, r2
 801fbd4:	4068      	eors	r0, r5
 801fbd6:	f3c3 7540 	ubfx	r5, r3, #29, #1
 801fbda:	fbc0 ce07 	smlal	ip, lr, r0, r7
 801fbde:	3d01      	subs	r5, #1
 801fbe0:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801fbe4:	4005      	ands	r5, r0
 801fbe6:	f343 7040 	sbfx	r0, r3, #29, #1
 801fbea:	ea4c 0c4e 	orr.w	ip, ip, lr, lsl #1
 801fbee:	ea00 000c 	and.w	r0, r0, ip
 801fbf2:	4068      	eors	r0, r5
 801fbf4:	25f2      	movs	r5, #242	@ 0xf2
 801fbf6:	fbc0 2405 	smlal	r2, r4, r0, r5
 801fbfa:	0fd2      	lsrs	r2, r2, #31
 801fbfc:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 801fc00:	f3c3 7480 	ubfx	r4, r3, #30, #1
 801fc04:	f343 7380 	sbfx	r3, r3, #30, #1
 801fc08:	3c01      	subs	r4, #1
 801fc0a:	4013      	ands	r3, r2
 801fc0c:	1e4a      	subs	r2, r1, #1
 801fc0e:	4004      	ands	r4, r0
 801fc10:	4249      	negs	r1, r1
 801fc12:	4063      	eors	r3, r4
 801fc14:	401a      	ands	r2, r3
 801fc16:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801fc1a:	405a      	eors	r2, r3
 801fc1c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 801fc1e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801fc22:	9b01      	ldr	r3, [sp, #4]
 801fc24:	455b      	cmp	r3, fp
 801fc26:	f47f aead 	bne.w	801f984 <_lite_kernel_nl_softmax_is8os8+0x840>
 801fc2a:	9f06      	ldr	r7, [sp, #24]
 801fc2c:	e9dd c904 	ldrd	ip, r9, [sp, #16]
 801fc30:	f7ff bbeb 	b.w	801f40a <_lite_kernel_nl_softmax_is8os8+0x2c6>
 801fc34:	2900      	cmp	r1, #0
 801fc36:	f43f abe8 	beq.w	801f40a <_lite_kernel_nl_softmax_is8os8+0x2c6>
 801fc3a:	f109 34ff 	add.w	r4, r9, #4294967295
 801fc3e:	e69a      	b.n	801f976 <_lite_kernel_nl_softmax_is8os8+0x832>
 801fc40:	0056      	lsls	r6, r2, #1
 801fc42:	e528      	b.n	801f696 <_lite_kernel_nl_softmax_is8os8+0x552>
 801fc44:	c0000001 	.word	0xc0000001
 801fc48:	2aaaaaab 	.word	0x2aaaaaab
 801fc4c:	70f5a894 	.word	0x70f5a894
 801fc50:	63afbe7b 	.word	0x63afbe7b
 801fc54:	4da2cbf2 	.word	0x4da2cbf2
 801fc58:	2f16ac6c 	.word	0x2f16ac6c
 801fc5c:	1152aaa4 	.word	0x1152aaa4
 801fc60:	02582ab7 	.word	0x02582ab7
 801fc64:	000afe11 	.word	0x000afe11

0801fc68 <_lite_kernel_nl_softmax_iu8ou8>:
 801fc68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc6c:	b09d      	sub	sp, #116	@ 0x74
 801fc6e:	4604      	mov	r4, r0
 801fc70:	4608      	mov	r0, r1
 801fc72:	4619      	mov	r1, r3
 801fc74:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 801fc76:	2a00      	cmp	r2, #0
 801fc78:	f000 830d 	beq.w	8020296 <_lite_kernel_nl_softmax_iu8ou8+0x62e>
 801fc7c:	4617      	mov	r7, r2
 801fc7e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 801fc80:	fb02 f501 	mul.w	r5, r2, r1
 801fc84:	2900      	cmp	r1, #0
 801fc86:	f000 8306 	beq.w	8020296 <_lite_kernel_nl_softmax_iu8ou8+0x62e>
 801fc8a:	3b04      	subs	r3, #4
 801fc8c:	4616      	mov	r6, r2
 801fc8e:	468e      	mov	lr, r1
 801fc90:	4629      	mov	r1, r5
 801fc92:	461a      	mov	r2, r3
 801fc94:	9314      	str	r3, [sp, #80]	@ 0x50
 801fc96:	2300      	movs	r3, #0
 801fc98:	971b      	str	r7, [sp, #108]	@ 0x6c
 801fc9a:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 801fc9e:	9204      	str	r2, [sp, #16]
 801fca0:	4632      	mov	r2, r6
 801fca2:	eb00 050e 	add.w	r5, r0, lr
 801fca6:	46f0      	mov	r8, lr
 801fca8:	901a      	str	r0, [sp, #104]	@ 0x68
 801fcaa:	e9cd 0412 	strd	r0, r4, [sp, #72]	@ 0x48
 801fcae:	e9cd 5116 	strd	r5, r1, [sp, #88]	@ 0x58
 801fcb2:	e9cd 3418 	strd	r3, r4, [sp, #96]	@ 0x60
 801fcb6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801fcb8:	2a01      	cmp	r2, #1
 801fcba:	f893 a000 	ldrb.w	sl, [r3]
 801fcbe:	f240 8363 	bls.w	8020388 <_lite_kernel_nl_softmax_iu8ou8+0x720>
 801fcc2:	eb03 0108 	add.w	r1, r3, r8
 801fcc6:	2301      	movs	r3, #1
 801fcc8:	7808      	ldrb	r0, [r1, #0]
 801fcca:	3301      	adds	r3, #1
 801fccc:	4441      	add	r1, r8
 801fcce:	4582      	cmp	sl, r0
 801fcd0:	bfb8      	it	lt
 801fcd2:	4682      	movlt	sl, r0
 801fcd4:	429a      	cmp	r2, r3
 801fcd6:	d1f7      	bne.n	801fcc8 <_lite_kernel_nl_softmax_iu8ou8+0x60>
 801fcd8:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 801fcda:	f8dd 9048 	ldr.w	r9, [sp, #72]	@ 0x48
 801fcde:	4453      	add	r3, sl
 801fce0:	f8dd e050 	ldr.w	lr, [sp, #80]	@ 0x50
 801fce4:	f8cd a044 	str.w	sl, [sp, #68]	@ 0x44
 801fce8:	9303      	str	r3, [sp, #12]
 801fcea:	2300      	movs	r3, #0
 801fcec:	f8cd 8008 	str.w	r8, [sp, #8]
 801fcf0:	9301      	str	r3, [sp, #4]
 801fcf2:	9215      	str	r2, [sp, #84]	@ 0x54
 801fcf4:	e103      	b.n	801fefe <_lite_kernel_nl_softmax_iu8ou8+0x296>
 801fcf6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801fcf8:	1a9b      	subs	r3, r3, r2
 801fcfa:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 801fcfc:	4093      	lsls	r3, r2
 801fcfe:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 801fd00:	405a      	eors	r2, r3
 801fd02:	0fd2      	lsrs	r2, r2, #31
 801fd04:	2a00      	cmp	r2, #0
 801fd06:	4ac4      	ldr	r2, [pc, #784]	@ (8020018 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801fd08:	bf12      	itee	ne
 801fd0a:	f04f 31ff 	movne.w	r1, #4294967295
 801fd0e:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 801fd12:	2100      	moveq	r1, #0
 801fd14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801fd18:	f040 80f9 	bne.w	801ff0e <_lite_kernel_nl_softmax_iu8ou8+0x2a6>
 801fd1c:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 801fd1e:	4298      	cmp	r0, r3
 801fd20:	f040 80f5 	bne.w	801ff0e <_lite_kernel_nl_softmax_iu8ou8+0x2a6>
 801fd24:	4bbd      	ldr	r3, [pc, #756]	@ (802001c <_lite_kernel_nl_softmax_iu8ou8+0x3b4>)
 801fd26:	2200      	movs	r2, #0
 801fd28:	f04f 35ff 	mov.w	r5, #4294967295
 801fd2c:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801fd30:	9306      	str	r3, [sp, #24]
 801fd32:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
 801fd36:	4bba      	ldr	r3, [pc, #744]	@ (8020020 <_lite_kernel_nl_softmax_iu8ou8+0x3b8>)
 801fd38:	46aa      	mov	sl, r5
 801fd3a:	49ba      	ldr	r1, [pc, #744]	@ (8020024 <_lite_kernel_nl_softmax_iu8ou8+0x3bc>)
 801fd3c:	4693      	mov	fp, r2
 801fd3e:	9307      	str	r3, [sp, #28]
 801fd40:	4614      	mov	r4, r2
 801fd42:	4bb9      	ldr	r3, [pc, #740]	@ (8020028 <_lite_kernel_nl_softmax_iu8ou8+0x3c0>)
 801fd44:	4690      	mov	r8, r2
 801fd46:	2001      	movs	r0, #1
 801fd48:	9205      	str	r2, [sp, #20]
 801fd4a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801fd4c:	950e      	str	r5, [sp, #56]	@ 0x38
 801fd4e:	950f      	str	r5, [sp, #60]	@ 0x3c
 801fd50:	920a      	str	r2, [sp, #40]	@ 0x28
 801fd52:	9210      	str	r2, [sp, #64]	@ 0x40
 801fd54:	e9cd 5208 	strd	r5, r2, [sp, #32]
 801fd58:	e9cd 550c 	strd	r5, r5, [sp, #48]	@ 0x30
 801fd5c:	4282      	cmp	r2, r0
 801fd5e:	9a05      	ldr	r2, [sp, #20]
 801fd60:	9f07      	ldr	r7, [sp, #28]
 801fd62:	bfc8      	it	gt
 801fd64:	3601      	addgt	r6, #1
 801fd66:	2a00      	cmp	r2, #0
 801fd68:	4aab      	ldr	r2, [pc, #684]	@ (8020018 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801fd6a:	bf0a      	itet	eq
 801fd6c:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 801fd70:	f04f 30ff 	movne.w	r0, #4294967295
 801fd74:	2000      	moveq	r0, #0
 801fd76:	18ba      	adds	r2, r7, r2
 801fd78:	eb43 0000 	adc.w	r0, r3, r0
 801fd7c:	2800      	cmp	r0, #0
 801fd7e:	da05      	bge.n	801fd8c <_lite_kernel_nl_softmax_iu8ou8+0x124>
 801fd80:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801fd84:	18d3      	adds	r3, r2, r3
 801fd86:	461a      	mov	r2, r3
 801fd88:	f140 0000 	adc.w	r0, r0, #0
 801fd8c:	0fd2      	lsrs	r2, r2, #31
 801fd8e:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 801fd92:	4432      	add	r2, r6
 801fd94:	4ea5      	ldr	r6, [pc, #660]	@ (802002c <_lite_kernel_nl_softmax_iu8ou8+0x3c4>)
 801fd96:	0fd3      	lsrs	r3, r2, #31
 801fd98:	2b00      	cmp	r3, #0
 801fd9a:	4b9f      	ldr	r3, [pc, #636]	@ (8020018 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801fd9c:	bf12      	itee	ne
 801fd9e:	f04f 30ff 	movne.w	r0, #4294967295
 801fda2:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 801fda6:	2000      	moveq	r0, #0
 801fda8:	fbc2 3006 	smlal	r3, r0, r2, r6
 801fdac:	2800      	cmp	r0, #0
 801fdae:	da05      	bge.n	801fdbc <_lite_kernel_nl_softmax_iu8ou8+0x154>
 801fdb0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 801fdb4:	189a      	adds	r2, r3, r2
 801fdb6:	4613      	mov	r3, r2
 801fdb8:	f140 0000 	adc.w	r0, r0, #0
 801fdbc:	0fdb      	lsrs	r3, r3, #31
 801fdbe:	9a06      	ldr	r2, [sp, #24]
 801fdc0:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 801fdc4:	441a      	add	r2, r3
 801fdc6:	4613      	mov	r3, r2
 801fdc8:	1052      	asrs	r2, r2, #1
 801fdca:	2b00      	cmp	r3, #0
 801fdcc:	db02      	blt.n	801fdd4 <_lite_kernel_nl_softmax_iu8ou8+0x16c>
 801fdce:	07d8      	lsls	r0, r3, #31
 801fdd0:	bf48      	it	mi
 801fdd2:	3201      	addmi	r2, #1
 801fdd4:	188b      	adds	r3, r1, r2
 801fdd6:	0fda      	lsrs	r2, r3, #31
 801fdd8:	2a00      	cmp	r2, #0
 801fdda:	4a8f      	ldr	r2, [pc, #572]	@ (8020018 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 801fddc:	bf12      	itee	ne
 801fdde:	f04f 31ff 	movne.w	r1, #4294967295
 801fde2:	f04f 4280 	moveq.w	r2, #1073741824	@ 0x40000000
 801fde6:	2100      	moveq	r1, #0
 801fde8:	f1bc 0f00 	cmp.w	ip, #0
 801fdec:	f000 810e 	beq.w	802000c <_lite_kernel_nl_softmax_iu8ou8+0x3a4>
 801fdf0:	488f      	ldr	r0, [pc, #572]	@ (8020030 <_lite_kernel_nl_softmax_iu8ou8+0x3c8>)
 801fdf2:	fbc3 2100 	smlal	r2, r1, r3, r0
 801fdf6:	2900      	cmp	r1, #0
 801fdf8:	da05      	bge.n	801fe06 <_lite_kernel_nl_softmax_iu8ou8+0x19e>
 801fdfa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801fdfe:	18d3      	adds	r3, r2, r3
 801fe00:	461a      	mov	r2, r3
 801fe02:	f141 0100 	adc.w	r1, r1, #0
 801fe06:	0fd2      	lsrs	r2, r2, #31
 801fe08:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801fe0c:	4889      	ldr	r0, [pc, #548]	@ (8020034 <_lite_kernel_nl_softmax_iu8ou8+0x3cc>)
 801fe0e:	26f2      	movs	r6, #242	@ 0xf2
 801fe10:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 801fe14:	2100      	movs	r1, #0
 801fe16:	469c      	mov	ip, r3
 801fe18:	f102 42e2 	add.w	r2, r2, #1895825408	@ 0x71000000
 801fe1c:	460f      	mov	r7, r1
 801fe1e:	f5a2 2225 	sub.w	r2, r2, #675840	@ 0xa5000
 801fe22:	f2a2 726c 	subw	r2, r2, #1900	@ 0x76c
 801fe26:	fbc2 c700 	smlal	ip, r7, r2, r0
 801fe2a:	4660      	mov	r0, ip
 801fe2c:	ea0a 0a02 	and.w	sl, sl, r2
 801fe30:	469c      	mov	ip, r3
 801fe32:	0fc0      	lsrs	r0, r0, #31
 801fe34:	4a80      	ldr	r2, [pc, #512]	@ (8020038 <_lite_kernel_nl_softmax_iu8ou8+0x3d0>)
 801fe36:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 801fe3a:	460f      	mov	r7, r1
 801fe3c:	4004      	ands	r4, r0
 801fe3e:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 801fe40:	ea84 040a 	eor.w	r4, r4, sl
 801fe44:	fbc4 c702 	smlal	ip, r7, r4, r2
 801fe48:	4662      	mov	r2, ip
 801fe4a:	4020      	ands	r0, r4
 801fe4c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 801fe4e:	0fd2      	lsrs	r2, r2, #31
 801fe50:	469c      	mov	ip, r3
 801fe52:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
 801fe56:	460f      	mov	r7, r1
 801fe58:	4014      	ands	r4, r2
 801fe5a:	4622      	mov	r2, r4
 801fe5c:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801fe5e:	4042      	eors	r2, r0
 801fe60:	4876      	ldr	r0, [pc, #472]	@ (802003c <_lite_kernel_nl_softmax_iu8ou8+0x3d4>)
 801fe62:	fbc2 c700 	smlal	ip, r7, r2, r0
 801fe66:	4660      	mov	r0, ip
 801fe68:	4014      	ands	r4, r2
 801fe6a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801fe6c:	0fc0      	lsrs	r0, r0, #31
 801fe6e:	469c      	mov	ip, r3
 801fe70:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 801fe74:	4f72      	ldr	r7, [pc, #456]	@ (8020040 <_lite_kernel_nl_softmax_iu8ou8+0x3d8>)
 801fe76:	ea0b 0b00 	and.w	fp, fp, r0
 801fe7a:	ea8b 0b04 	eor.w	fp, fp, r4
 801fe7e:	460c      	mov	r4, r1
 801fe80:	ea02 000b 	and.w	r0, r2, fp
 801fe84:	461a      	mov	r2, r3
 801fe86:	fbcb 2407 	smlal	r2, r4, fp, r7
 801fe8a:	0fd2      	lsrs	r2, r2, #31
 801fe8c:	460f      	mov	r7, r1
 801fe8e:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 801fe92:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 801fe94:	4014      	ands	r4, r2
 801fe96:	4622      	mov	r2, r4
 801fe98:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 801fe9a:	4042      	eors	r2, r0
 801fe9c:	4869      	ldr	r0, [pc, #420]	@ (8020044 <_lite_kernel_nl_softmax_iu8ou8+0x3dc>)
 801fe9e:	fbc2 c700 	smlal	ip, r7, r2, r0
 801fea2:	4660      	mov	r0, ip
 801fea4:	4014      	ands	r4, r2
 801fea6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801fea8:	0fc0      	lsrs	r0, r0, #31
 801feaa:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 801feae:	4f66      	ldr	r7, [pc, #408]	@ (8020048 <_lite_kernel_nl_softmax_iu8ou8+0x3e0>)
 801feb0:	4002      	ands	r2, r0
 801feb2:	4618      	mov	r0, r3
 801feb4:	4062      	eors	r2, r4
 801feb6:	460c      	mov	r4, r1
 801feb8:	fbc2 0407 	smlal	r0, r4, r2, r7
 801febc:	0fc0      	lsrs	r0, r0, #31
 801febe:	4015      	ands	r5, r2
 801fec0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801fec2:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
 801fec6:	4002      	ands	r2, r0
 801fec8:	9808      	ldr	r0, [sp, #32]
 801feca:	406a      	eors	r2, r5
 801fecc:	fbc2 3106 	smlal	r3, r1, r2, r6
 801fed0:	0fdb      	lsrs	r3, r3, #31
 801fed2:	4010      	ands	r0, r2
 801fed4:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 801fed8:	ea08 0803 	and.w	r8, r8, r3
 801fedc:	ea88 0200 	eor.w	r2, r8, r0
 801fee0:	1313      	asrs	r3, r2, #12
 801fee2:	0511      	lsls	r1, r2, #20
 801fee4:	bf48      	it	mi
 801fee6:	3301      	addmi	r3, #1
 801fee8:	9901      	ldr	r1, [sp, #4]
 801feea:	4419      	add	r1, r3
 801feec:	9101      	str	r1, [sp, #4]
 801feee:	9b02      	ldr	r3, [sp, #8]
 801fef0:	f84e 2f04 	str.w	r2, [lr, #4]!
 801fef4:	4499      	add	r9, r3
 801fef6:	9b04      	ldr	r3, [sp, #16]
 801fef8:	4573      	cmp	r3, lr
 801fefa:	f000 80a7 	beq.w	802004c <_lite_kernel_nl_softmax_iu8ou8+0x3e4>
 801fefe:	f899 3000 	ldrb.w	r3, [r9]
 801ff02:	9a03      	ldr	r2, [sp, #12]
 801ff04:	429a      	cmp	r2, r3
 801ff06:	f77f aef6 	ble.w	801fcf6 <_lite_kernel_nl_softmax_iu8ou8+0x8e>
 801ff0a:	2200      	movs	r2, #0
 801ff0c:	e7ef      	b.n	801feee <_lite_kernel_nl_softmax_iu8ou8+0x286>
 801ff0e:	9827      	ldr	r0, [sp, #156]	@ 0x9c
 801ff10:	fbc3 2100 	smlal	r2, r1, r3, r0
 801ff14:	2900      	cmp	r1, #0
 801ff16:	da04      	bge.n	801ff22 <_lite_kernel_nl_softmax_iu8ou8+0x2ba>
 801ff18:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801ff1c:	18d2      	adds	r2, r2, r3
 801ff1e:	f141 0100 	adc.w	r1, r1, #0
 801ff22:	0fd2      	lsrs	r2, r2, #31
 801ff24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801ff28:	2500      	movs	r5, #0
 801ff2a:	ea42 0c41 	orr.w	ip, r2, r1, lsl #1
 801ff2e:	f04c 407f 	orr.w	r0, ip, #4278190080	@ 0xff000000
 801ff32:	0141      	lsls	r1, r0, #5
 801ff34:	eba0 000c 	sub.w	r0, r0, ip
 801ff38:	f101 5180 	add.w	r1, r1, #268435456	@ 0x10000000
 801ff3c:	fbc1 3501 	smlal	r3, r5, r1, r1
 801ff40:	2d00      	cmp	r5, #0
 801ff42:	da05      	bge.n	801ff50 <_lite_kernel_nl_softmax_iu8ou8+0x2e8>
 801ff44:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 801ff48:	189a      	adds	r2, r3, r2
 801ff4a:	4613      	mov	r3, r2
 801ff4c:	f145 0500 	adc.w	r5, r5, #0
 801ff50:	0fdb      	lsrs	r3, r3, #31
 801ff52:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 801ff56:	17ed      	asrs	r5, r5, #31
 801ff58:	fba3 2403 	umull	r2, r4, r3, r3
 801ff5c:	fb03 f605 	mul.w	r6, r3, r5
 801ff60:	f112 4280 	adds.w	r2, r2, #1073741824	@ 0x40000000
 801ff64:	9306      	str	r3, [sp, #24]
 801ff66:	eb44 0446 	adc.w	r4, r4, r6, lsl #1
 801ff6a:	2c00      	cmp	r4, #0
 801ff6c:	da05      	bge.n	801ff7a <_lite_kernel_nl_softmax_iu8ou8+0x312>
 801ff6e:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 801ff72:	1996      	adds	r6, r2, r6
 801ff74:	4632      	mov	r2, r6
 801ff76:	f144 0400 	adc.w	r4, r4, #0
 801ff7a:	ea83 0701 	eor.w	r7, r3, r1
 801ff7e:	0fd2      	lsrs	r2, r2, #31
 801ff80:	fb01 f505 	mul.w	r5, r1, r5
 801ff84:	f3c0 7b40 	ubfx	fp, r0, #29, #1
 801ff88:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 801ff8c:	f3c0 6a80 	ubfx	sl, r0, #26, #1
 801ff90:	0ffe      	lsrs	r6, r7, #31
 801ff92:	f1cb 0700 	rsb	r7, fp, #0
 801ff96:	17cc      	asrs	r4, r1, #31
 801ff98:	f3c0 7880 	ubfx	r8, r0, #30, #1
 801ff9c:	9605      	str	r6, [sp, #20]
 801ff9e:	fb03 5504 	mla	r5, r3, r4, r5
 801ffa2:	f3c0 6400 	ubfx	r4, r0, #24, #1
 801ffa6:	fba1 6303 	umull	r6, r3, r1, r3
 801ffaa:	970a      	str	r7, [sp, #40]	@ 0x28
 801ffac:	f340 6740 	sbfx	r7, r0, #25, #1
 801ffb0:	442b      	add	r3, r5
 801ffb2:	f3c0 6540 	ubfx	r5, r0, #25, #1
 801ffb6:	970b      	str	r7, [sp, #44]	@ 0x2c
 801ffb8:	f10a 37ff 	add.w	r7, sl, #4294967295
 801ffbc:	3d01      	subs	r5, #1
 801ffbe:	9607      	str	r6, [sp, #28]
 801ffc0:	970e      	str	r7, [sp, #56]	@ 0x38
 801ffc2:	f340 7700 	sbfx	r7, r0, #28, #1
 801ffc6:	950f      	str	r5, [sp, #60]	@ 0x3c
 801ffc8:	f3c0 7500 	ubfx	r5, r0, #28, #1
 801ffcc:	1096      	asrs	r6, r2, #2
 801ffce:	9710      	str	r7, [sp, #64]	@ 0x40
 801ffd0:	f105 35ff 	add.w	r5, r5, #4294967295
 801ffd4:	f002 0203 	and.w	r2, r2, #3
 801ffd8:	950d      	str	r5, [sp, #52]	@ 0x34
 801ffda:	f3c0 65c0 	ubfx	r5, r0, #27, #1
 801ffde:	f340 60c0 	sbfx	r0, r0, #27, #1
 801ffe2:	f105 35ff 	add.w	r5, r5, #4294967295
 801ffe6:	9009      	str	r0, [sp, #36]	@ 0x24
 801ffe8:	f108 30ff 	add.w	r0, r8, #4294967295
 801ffec:	950c      	str	r5, [sp, #48]	@ 0x30
 801ffee:	f1c8 0800 	rsb	r8, r8, #0
 801fff2:	9008      	str	r0, [sp, #32]
 801fff4:	f10b 35ff 	add.w	r5, fp, #4294967295
 801fff8:	bf58      	it	pl
 801fffa:	2001      	movpl	r0, #1
 801fffc:	f1ca 0b00 	rsb	fp, sl, #0
 8020000:	bf48      	it	mi
 8020002:	2002      	movmi	r0, #2
 8020004:	f104 3aff 	add.w	sl, r4, #4294967295
 8020008:	4264      	negs	r4, r4
 802000a:	e6a7      	b.n	801fd5c <_lite_kernel_nl_softmax_iu8ou8+0xf4>
 802000c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8020010:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8020014:	e768      	b.n	801fee8 <_lite_kernel_nl_softmax_iu8ou8+0x280>
 8020016:	bf00      	nop
 8020018:	c0000001 	.word	0xc0000001
 802001c:	01fffff8 	.word	0x01fffff8
 8020020:	40000100 	.word	0x40000100
 8020024:	0fffffe0 	.word	0x0fffffe0
 8020028:	001fffff 	.word	0x001fffff
 802002c:	2aaaaaab 	.word	0x2aaaaaab
 8020030:	70f5a894 	.word	0x70f5a894
 8020034:	63afbe7b 	.word	0x63afbe7b
 8020038:	4da2cbf2 	.word	0x4da2cbf2
 802003c:	2f16ac6c 	.word	0x2f16ac6c
 8020040:	1152aaa4 	.word	0x1152aaa4
 8020044:	02582ab7 	.word	0x02582ab7
 8020048:	000afe11 	.word	0x000afe11
 802004c:	9b01      	ldr	r3, [sp, #4]
 802004e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8020052:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8020054:	2b00      	cmp	r3, #0
 8020056:	f000 819a 	beq.w	802038e <_lite_kernel_nl_softmax_iu8ou8+0x726>
 802005a:	fab3 f983 	clz	r9, r3
 802005e:	fa03 f009 	lsl.w	r0, r3, r9
 8020062:	f1c9 0b23 	rsb	fp, r9, #35	@ 0x23
 8020066:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 802006a:	17d9      	asrs	r1, r3, #31
 802006c:	f1b1 3fff 	cmp.w	r1, #4294967295
 8020070:	bf08      	it	eq
 8020072:	2800      	cmpeq	r0, #0
 8020074:	f000 818f 	beq.w	8020396 <_lite_kernel_nl_softmax_iu8ou8+0x72e>
 8020078:	f113 4300 	adds.w	r3, r3, #2147483648	@ 0x80000000
 802007c:	48bf      	ldr	r0, [pc, #764]	@ (802037c <_lite_kernel_nl_softmax_iu8ou8+0x714>)
 802007e:	4ec0      	ldr	r6, [pc, #768]	@ (8020380 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8020080:	f141 0100 	adc.w	r1, r1, #0
 8020084:	085b      	lsrs	r3, r3, #1
 8020086:	ea43 73c1 	orr.w	r3, r3, r1, lsl #31
 802008a:	1049      	asrs	r1, r1, #1
 802008c:	425d      	negs	r5, r3
 802008e:	461f      	mov	r7, r3
 8020090:	fb00 5501 	mla	r5, r0, r1, r5
 8020094:	fba3 0400 	umull	r0, r4, r3, r0
 8020098:	1980      	adds	r0, r0, r6
 802009a:	4425      	add	r5, r4
 802009c:	f165 0500 	sbc.w	r5, r5, #0
 80200a0:	2d00      	cmp	r5, #0
 80200a2:	da05      	bge.n	80200b0 <_lite_kernel_nl_softmax_iu8ou8+0x448>
 80200a4:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 80200a8:	1904      	adds	r4, r0, r4
 80200aa:	4620      	mov	r0, r4
 80200ac:	f145 0500 	adc.w	r5, r5, #0
 80200b0:	0fc0      	lsrs	r0, r0, #31
 80200b2:	ea40 0445 	orr.w	r4, r0, r5, lsl #1
 80200b6:	f104 305a 	add.w	r0, r4, #1515870810	@ 0x5a5a5a5a
 80200ba:	17c5      	asrs	r5, r0, #31
 80200bc:	fb00 fc01 	mul.w	ip, r0, r1
 80200c0:	fb03 cc05 	mla	ip, r3, r5, ip
 80200c4:	fba0 5603 	umull	r5, r6, r0, r3
 80200c8:	f115 4580 	adds.w	r5, r5, #1073741824	@ 0x40000000
 80200cc:	eb4c 0606 	adc.w	r6, ip, r6
 80200d0:	0fed      	lsrs	r5, r5, #31
 80200d2:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 80200d6:	f1c5 5500 	rsb	r5, r5, #536870912	@ 0x20000000
 80200da:	ea95 0f00 	teq	r5, r0
 80200de:	fb80 c605 	smull	ip, r6, r0, r5
 80200e2:	f140 813b 	bpl.w	802035c <_lite_kernel_nl_softmax_iu8ou8+0x6f4>
 80200e6:	4da6      	ldr	r5, [pc, #664]	@ (8020380 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 80200e8:	eb1c 0505 	adds.w	r5, ip, r5
 80200ec:	f166 0600 	sbc.w	r6, r6, #0
 80200f0:	2e00      	cmp	r6, #0
 80200f2:	f2c0 813a 	blt.w	802036a <_lite_kernel_nl_softmax_iu8ou8+0x702>
 80200f6:	0fed      	lsrs	r5, r5, #31
 80200f8:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 80200fc:	f1b5 4f60 	cmp.w	r5, #3758096384	@ 0xe0000000
 8020100:	ea4f 0685 	mov.w	r6, r5, lsl #2
 8020104:	f300 818f 	bgt.w	8020426 <_lite_kernel_nl_softmax_iu8ou8+0x7be>
 8020108:	489e      	ldr	r0, [pc, #632]	@ (8020384 <_lite_kernel_nl_softmax_iu8ou8+0x71c>)
 802010a:	4e9d      	ldr	r6, [pc, #628]	@ (8020380 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 802010c:	4420      	add	r0, r4
 802010e:	17c4      	asrs	r4, r0, #31
 8020110:	fb00 f501 	mul.w	r5, r0, r1
 8020114:	fb03 5504 	mla	r5, r3, r4, r5
 8020118:	fba0 4c03 	umull	r4, ip, r0, r3
 802011c:	19a4      	adds	r4, r4, r6
 802011e:	4465      	add	r5, ip
 8020120:	f165 0500 	sbc.w	r5, r5, #0
 8020124:	2d00      	cmp	r5, #0
 8020126:	da05      	bge.n	8020134 <_lite_kernel_nl_softmax_iu8ou8+0x4cc>
 8020128:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 802012c:	19a6      	adds	r6, r4, r6
 802012e:	4634      	mov	r4, r6
 8020130:	f145 0500 	adc.w	r5, r5, #0
 8020134:	0fe4      	lsrs	r4, r4, #31
 8020136:	f04f 36ff 	mov.w	r6, #4294967295
 802013a:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 802013e:	f1c4 5500 	rsb	r5, r4, #536870912	@ 0x20000000
 8020142:	4c8f      	ldr	r4, [pc, #572]	@ (8020380 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8020144:	fbc5 4600 	smlal	r4, r6, r5, r0
 8020148:	2e00      	cmp	r6, #0
 802014a:	da05      	bge.n	8020158 <_lite_kernel_nl_softmax_iu8ou8+0x4f0>
 802014c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8020150:	1965      	adds	r5, r4, r5
 8020152:	462c      	mov	r4, r5
 8020154:	f146 0600 	adc.w	r6, r6, #0
 8020158:	0fe4      	lsrs	r4, r4, #31
 802015a:	ea44 0546 	orr.w	r5, r4, r6, lsl #1
 802015e:	f1b5 4f60 	cmp.w	r5, #3758096384	@ 0xe0000000
 8020162:	f300 8176 	bgt.w	8020452 <_lite_kernel_nl_softmax_iu8ou8+0x7ea>
 8020166:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 802016a:	ea90 0f07 	teq	r0, r7
 802016e:	f140 80c5 	bpl.w	80202fc <_lite_kernel_nl_softmax_iu8ou8+0x694>
 8020172:	fb00 f101 	mul.w	r1, r0, r1
 8020176:	17c4      	asrs	r4, r0, #31
 8020178:	fb03 1104 	mla	r1, r3, r4, r1
 802017c:	fba0 5303 	umull	r5, r3, r0, r3
 8020180:	4419      	add	r1, r3
 8020182:	4b7f      	ldr	r3, [pc, #508]	@ (8020380 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8020184:	18eb      	adds	r3, r5, r3
 8020186:	f161 0100 	sbc.w	r1, r1, #0
 802018a:	2900      	cmp	r1, #0
 802018c:	da05      	bge.n	802019a <_lite_kernel_nl_softmax_iu8ou8+0x532>
 802018e:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8020192:	195d      	adds	r5, r3, r5
 8020194:	462b      	mov	r3, r5
 8020196:	f141 0100 	adc.w	r1, r1, #0
 802019a:	0fdb      	lsrs	r3, r3, #31
 802019c:	f04f 35ff 	mov.w	r5, #4294967295
 80201a0:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80201a4:	4976      	ldr	r1, [pc, #472]	@ (8020380 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 80201a6:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 80201aa:	4283      	cmp	r3, r0
 80201ac:	d17d      	bne.n	80202aa <_lite_kernel_nl_softmax_iu8ou8+0x642>
 80201ae:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 80201b2:	d17a      	bne.n	80202aa <_lite_kernel_nl_softmax_iu8ou8+0x642>
 80201b4:	f06f 0101 	mvn.w	r1, #1
 80201b8:	f1bb 0f1f 	cmp.w	fp, #31
 80201bc:	dd04      	ble.n	80201c8 <_lite_kernel_nl_softmax_iu8ou8+0x560>
 80201be:	f1c9 0304 	rsb	r3, r9, #4
 80201c2:	f04f 0b1f 	mov.w	fp, #31
 80201c6:	4119      	asrs	r1, r3
 80201c8:	2a00      	cmp	r2, #0
 80201ca:	d04e      	beq.n	802026a <_lite_kernel_nl_softmax_iu8ou8+0x602>
 80201cc:	2701      	movs	r7, #1
 80201ce:	f1a1 4c00 	sub.w	ip, r1, #2147483648	@ 0x80000000
 80201d2:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 80201d6:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 80201d8:	fa07 f70b 	lsl.w	r7, r7, fp
 80201dc:	fabc fc8c 	clz	ip, ip
 80201e0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80201e2:	1e7b      	subs	r3, r7, #1
 80201e4:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80201e8:	fa46 f70b 	asr.w	r7, r6, fp
 80201ec:	4d64      	ldr	r5, [pc, #400]	@ (8020380 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 80201ee:	ea4f 0e63 	mov.w	lr, r3, asr #1
 80201f2:	ea03 0906 	and.w	r9, r3, r6
 80201f6:	9701      	str	r7, [sp, #4]
 80201f8:	4667      	mov	r7, ip
 80201fa:	9305      	str	r3, [sp, #20]
 80201fc:	f8dd c010 	ldr.w	ip, [sp, #16]
 8020200:	9602      	str	r6, [sp, #8]
 8020202:	9203      	str	r2, [sp, #12]
 8020204:	e00c      	b.n	8020220 <_lite_kernel_nl_softmax_iu8ou8+0x5b8>
 8020206:	b1df      	cbz	r7, 8020240 <_lite_kernel_nl_softmax_iu8ou8+0x5d8>
 8020208:	9a01      	ldr	r2, [sp, #4]
 802020a:	464b      	mov	r3, r9
 802020c:	459e      	cmp	lr, r3
 802020e:	da47      	bge.n	80202a0 <_lite_kernel_nl_softmax_iu8ou8+0x638>
 8020210:	3201      	adds	r2, #1
 8020212:	2afe      	cmp	r2, #254	@ 0xfe
 8020214:	dc42      	bgt.n	802029c <_lite_kernel_nl_softmax_iu8ou8+0x634>
 8020216:	b2d2      	uxtb	r2, r2
 8020218:	45a4      	cmp	ip, r4
 802021a:	7002      	strb	r2, [r0, #0]
 802021c:	4440      	add	r0, r8
 802021e:	d023      	beq.n	8020268 <_lite_kernel_nl_softmax_iu8ou8+0x600>
 8020220:	f854 2f04 	ldr.w	r2, [r4, #4]!
 8020224:	ea82 0301 	eor.w	r3, r2, r1
 8020228:	0fdb      	lsrs	r3, r3, #31
 802022a:	2b00      	cmp	r3, #0
 802022c:	bf15      	itete	ne
 802022e:	462b      	movne	r3, r5
 8020230:	f04f 4380 	moveq.w	r3, #1073741824	@ 0x40000000
 8020234:	f04f 3aff 	movne.w	sl, #4294967295
 8020238:	f04f 0a00 	moveq.w	sl, #0
 802023c:	428a      	cmp	r2, r1
 802023e:	d0e2      	beq.n	8020206 <_lite_kernel_nl_softmax_iu8ou8+0x59e>
 8020240:	fbc2 3a01 	smlal	r3, sl, r2, r1
 8020244:	f1ba 0f00 	cmp.w	sl, #0
 8020248:	da03      	bge.n	8020252 <_lite_kernel_nl_softmax_iu8ou8+0x5ea>
 802024a:	9a02      	ldr	r2, [sp, #8]
 802024c:	189b      	adds	r3, r3, r2
 802024e:	f14a 0a00 	adc.w	sl, sl, #0
 8020252:	0fdb      	lsrs	r3, r3, #31
 8020254:	ea43 034a 	orr.w	r3, r3, sl, lsl #1
 8020258:	fa53 f20b 	asrs.w	r2, r3, fp
 802025c:	d54b      	bpl.n	80202f6 <_lite_kernel_nl_softmax_iu8ou8+0x68e>
 802025e:	2200      	movs	r2, #0
 8020260:	45a4      	cmp	ip, r4
 8020262:	7002      	strb	r2, [r0, #0]
 8020264:	4440      	add	r0, r8
 8020266:	d1db      	bne.n	8020220 <_lite_kernel_nl_softmax_iu8ou8+0x5b8>
 8020268:	9a03      	ldr	r2, [sp, #12]
 802026a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 802026c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 802026e:	3101      	adds	r1, #1
 8020270:	3301      	adds	r3, #1
 8020272:	9113      	str	r1, [sp, #76]	@ 0x4c
 8020274:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8020276:	9312      	str	r3, [sp, #72]	@ 0x48
 8020278:	428b      	cmp	r3, r1
 802027a:	f47f ad1c 	bne.w	801fcb6 <_lite_kernel_nl_softmax_iu8ou8+0x4e>
 802027e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8020280:	46c6      	mov	lr, r8
 8020282:	e9dd 1317 	ldrd	r1, r3, [sp, #92]	@ 0x5c
 8020286:	e9dd 4019 	ldrd	r4, r0, [sp, #100]	@ 0x64
 802028a:	3301      	adds	r3, #1
 802028c:	4408      	add	r0, r1
 802028e:	440c      	add	r4, r1
 8020290:	429d      	cmp	r5, r3
 8020292:	f47f ad06 	bne.w	801fca2 <_lite_kernel_nl_softmax_iu8ou8+0x3a>
 8020296:	b01d      	add	sp, #116	@ 0x74
 8020298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802029c:	22ff      	movs	r2, #255	@ 0xff
 802029e:	e7bb      	b.n	8020218 <_lite_kernel_nl_softmax_iu8ou8+0x5b0>
 80202a0:	2afe      	cmp	r2, #254	@ 0xfe
 80202a2:	dcfb      	bgt.n	802029c <_lite_kernel_nl_softmax_iu8ou8+0x634>
 80202a4:	2a00      	cmp	r2, #0
 80202a6:	d1b6      	bne.n	8020216 <_lite_kernel_nl_softmax_iu8ou8+0x5ae>
 80202a8:	e7b6      	b.n	8020218 <_lite_kernel_nl_softmax_iu8ou8+0x5b0>
 80202aa:	fb03 f404 	mul.w	r4, r3, r4
 80202ae:	17de      	asrs	r6, r3, #31
 80202b0:	fb00 4406 	mla	r4, r0, r6, r4
 80202b4:	fba3 3600 	umull	r3, r6, r3, r0
 80202b8:	185b      	adds	r3, r3, r1
 80202ba:	4434      	add	r4, r6
 80202bc:	eb44 0405 	adc.w	r4, r4, r5
 80202c0:	2c00      	cmp	r4, #0
 80202c2:	da05      	bge.n	80202d0 <_lite_kernel_nl_softmax_iu8ou8+0x668>
 80202c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80202c8:	1859      	adds	r1, r3, r1
 80202ca:	460b      	mov	r3, r1
 80202cc:	f144 0400 	adc.w	r4, r4, #0
 80202d0:	0fdb      	lsrs	r3, r3, #31
 80202d2:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 80202d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80202da:	da36      	bge.n	802034a <_lite_kernel_nl_softmax_iu8ou8+0x6e2>
 80202dc:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80202e0:	f300 80af 	bgt.w	8020442 <_lite_kernel_nl_softmax_iu8ou8+0x7da>
 80202e4:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 80202e8:	0041      	lsls	r1, r0, #1
 80202ea:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80202ee:	bfd8      	it	le
 80202f0:	f04f 4100 	movle.w	r1, #2147483648	@ 0x80000000
 80202f4:	e760      	b.n	80201b8 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 80202f6:	9e05      	ldr	r6, [sp, #20]
 80202f8:	4033      	ands	r3, r6
 80202fa:	e787      	b.n	802020c <_lite_kernel_nl_softmax_iu8ou8+0x5a4>
 80202fc:	f04f 4580 	mov.w	r5, #1073741824	@ 0x40000000
 8020300:	2600      	movs	r6, #0
 8020302:	fb00 f101 	mul.w	r1, r0, r1
 8020306:	17c4      	asrs	r4, r0, #31
 8020308:	fb03 1104 	mla	r1, r3, r4, r1
 802030c:	fba0 3703 	umull	r3, r7, r0, r3
 8020310:	195b      	adds	r3, r3, r5
 8020312:	4439      	add	r1, r7
 8020314:	eb41 0106 	adc.w	r1, r1, r6
 8020318:	2900      	cmp	r1, #0
 802031a:	da05      	bge.n	8020328 <_lite_kernel_nl_softmax_iu8ou8+0x6c0>
 802031c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8020320:	195d      	adds	r5, r3, r5
 8020322:	462b      	mov	r3, r5
 8020324:	f141 0100 	adc.w	r1, r1, #0
 8020328:	0fdb      	lsrs	r3, r3, #31
 802032a:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 802032e:	4914      	ldr	r1, [pc, #80]	@ (8020380 <_lite_kernel_nl_softmax_iu8ou8+0x718>)
 8020330:	f1c3 5300 	rsb	r3, r3, #536870912	@ 0x20000000
 8020334:	ea83 0500 	eor.w	r5, r3, r0
 8020338:	0fed      	lsrs	r5, r5, #31
 802033a:	2d00      	cmp	r5, #0
 802033c:	bf0a      	itet	eq
 802033e:	f04f 4180 	moveq.w	r1, #1073741824	@ 0x40000000
 8020342:	f04f 35ff 	movne.w	r5, #4294967295
 8020346:	2500      	moveq	r5, #0
 8020348:	e72f      	b.n	80201aa <_lite_kernel_nl_softmax_iu8ou8+0x542>
 802034a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 802034e:	4408      	add	r0, r1
 8020350:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8020354:	f6bf af30 	bge.w	80201b8 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 8020358:	0041      	lsls	r1, r0, #1
 802035a:	e72d      	b.n	80201b8 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 802035c:	f11c 4580 	adds.w	r5, ip, #1073741824	@ 0x40000000
 8020360:	f146 0600 	adc.w	r6, r6, #0
 8020364:	2e00      	cmp	r6, #0
 8020366:	f6bf aec6 	bge.w	80200f6 <_lite_kernel_nl_softmax_iu8ou8+0x48e>
 802036a:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 802036e:	eb15 0c0c 	adds.w	ip, r5, ip
 8020372:	4665      	mov	r5, ip
 8020374:	f146 0600 	adc.w	r6, r6, #0
 8020378:	e6bd      	b.n	80200f6 <_lite_kernel_nl_softmax_iu8ou8+0x48e>
 802037a:	bf00      	nop
 802037c:	c3c3c3c4 	.word	0xc3c3c3c4
 8020380:	c0000001 	.word	0xc0000001
 8020384:	da5a5a5a 	.word	0xda5a5a5a
 8020388:	2a00      	cmp	r2, #0
 802038a:	f47f aca5 	bne.w	801fcd8 <_lite_kernel_nl_softmax_iu8ou8+0x70>
 802038e:	f04f 0b03 	mov.w	fp, #3
 8020392:	f04f 0920 	mov.w	r9, #32
 8020396:	f04f 33ff 	mov.w	r3, #4294967295
 802039a:	4830      	ldr	r0, [pc, #192]	@ (802045c <_lite_kernel_nl_softmax_iu8ou8+0x7f4>)
 802039c:	f04f 4680 	mov.w	r6, #1073741824	@ 0x40000000
 80203a0:	f04f 0e00 	mov.w	lr, #0
 80203a4:	4619      	mov	r1, r3
 80203a6:	461f      	mov	r7, r3
 80203a8:	17c4      	asrs	r4, r0, #31
 80203aa:	fb00 f501 	mul.w	r5, r0, r1
 80203ae:	fb03 5504 	mla	r5, r3, r4, r5
 80203b2:	fba0 4c03 	umull	r4, ip, r0, r3
 80203b6:	19a4      	adds	r4, r4, r6
 80203b8:	4465      	add	r5, ip
 80203ba:	eb45 050e 	adc.w	r5, r5, lr
 80203be:	2d00      	cmp	r5, #0
 80203c0:	da05      	bge.n	80203ce <_lite_kernel_nl_softmax_iu8ou8+0x766>
 80203c2:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 80203c6:	19a6      	adds	r6, r4, r6
 80203c8:	4634      	mov	r4, r6
 80203ca:	f145 0500 	adc.w	r5, r5, #0
 80203ce:	0fe4      	lsrs	r4, r4, #31
 80203d0:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 80203d4:	4d22      	ldr	r5, [pc, #136]	@ (8020460 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 80203d6:	f1c4 5400 	rsb	r4, r4, #536870912	@ 0x20000000
 80203da:	ea84 0600 	eor.w	r6, r4, r0
 80203de:	0ff6      	lsrs	r6, r6, #31
 80203e0:	2e00      	cmp	r6, #0
 80203e2:	bf0a      	itet	eq
 80203e4:	f04f 4580 	moveq.w	r5, #1073741824	@ 0x40000000
 80203e8:	f04f 36ff 	movne.w	r6, #4294967295
 80203ec:	2600      	moveq	r6, #0
 80203ee:	fbc0 5604 	smlal	r5, r6, r0, r4
 80203f2:	2e00      	cmp	r6, #0
 80203f4:	da05      	bge.n	8020402 <_lite_kernel_nl_softmax_iu8ou8+0x79a>
 80203f6:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 80203fa:	192c      	adds	r4, r5, r4
 80203fc:	4625      	mov	r5, r4
 80203fe:	f146 0600 	adc.w	r6, r6, #0
 8020402:	0fed      	lsrs	r5, r5, #31
 8020404:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
 8020408:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 802040c:	f6ff aea7 	blt.w	802015e <_lite_kernel_nl_softmax_iu8ou8+0x4f6>
 8020410:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8020414:	4428      	add	r0, r5
 8020416:	ea90 0f07 	teq	r0, r7
 802041a:	f57f af6f 	bpl.w	80202fc <_lite_kernel_nl_softmax_iu8ou8+0x694>
 802041e:	4d10      	ldr	r5, [pc, #64]	@ (8020460 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 8020420:	f04f 36ff 	mov.w	r6, #4294967295
 8020424:	e76d      	b.n	8020302 <_lite_kernel_nl_softmax_iu8ou8+0x69a>
 8020426:	4430      	add	r0, r6
 8020428:	4e0d      	ldr	r6, [pc, #52]	@ (8020460 <_lite_kernel_nl_softmax_iu8ou8+0x7f8>)
 802042a:	ea80 0403 	eor.w	r4, r0, r3
 802042e:	0fe4      	lsrs	r4, r4, #31
 8020430:	2c00      	cmp	r4, #0
 8020432:	bf0a      	itet	eq
 8020434:	f04f 4680 	moveq.w	r6, #1073741824	@ 0x40000000
 8020438:	f04f 3eff 	movne.w	lr, #4294967295
 802043c:	f04f 0e00 	moveq.w	lr, #0
 8020440:	e7b2      	b.n	80203a8 <_lite_kernel_nl_softmax_iu8ou8+0x740>
 8020442:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8020446:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802044a:	db04      	blt.n	8020456 <_lite_kernel_nl_softmax_iu8ou8+0x7ee>
 802044c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8020450:	e6b2      	b.n	80201b8 <_lite_kernel_nl_softmax_iu8ou8+0x550>
 8020452:	00ad      	lsls	r5, r5, #2
 8020454:	e7de      	b.n	8020414 <_lite_kernel_nl_softmax_iu8ou8+0x7ac>
 8020456:	0059      	lsls	r1, r3, #1
 8020458:	e747      	b.n	80202ea <_lite_kernel_nl_softmax_iu8ou8+0x682>
 802045a:	bf00      	nop
 802045c:	b4b4b4b6 	.word	0xb4b4b4b6
 8020460:	c0000001 	.word	0xc0000001

08020464 <malloc>:
 8020464:	4b02      	ldr	r3, [pc, #8]	@ (8020470 <malloc+0xc>)
 8020466:	4601      	mov	r1, r0
 8020468:	6818      	ldr	r0, [r3, #0]
 802046a:	f000 b82d 	b.w	80204c8 <_malloc_r>
 802046e:	bf00      	nop
 8020470:	20000954 	.word	0x20000954

08020474 <free>:
 8020474:	4b02      	ldr	r3, [pc, #8]	@ (8020480 <free+0xc>)
 8020476:	4601      	mov	r1, r0
 8020478:	6818      	ldr	r0, [r3, #0]
 802047a:	f000 bb6b 	b.w	8020b54 <_free_r>
 802047e:	bf00      	nop
 8020480:	20000954 	.word	0x20000954

08020484 <sbrk_aligned>:
 8020484:	b570      	push	{r4, r5, r6, lr}
 8020486:	4e0f      	ldr	r6, [pc, #60]	@ (80204c4 <sbrk_aligned+0x40>)
 8020488:	460c      	mov	r4, r1
 802048a:	6831      	ldr	r1, [r6, #0]
 802048c:	4605      	mov	r5, r0
 802048e:	b911      	cbnz	r1, 8020496 <sbrk_aligned+0x12>
 8020490:	f000 fae4 	bl	8020a5c <_sbrk_r>
 8020494:	6030      	str	r0, [r6, #0]
 8020496:	4621      	mov	r1, r4
 8020498:	4628      	mov	r0, r5
 802049a:	f000 fadf 	bl	8020a5c <_sbrk_r>
 802049e:	1c43      	adds	r3, r0, #1
 80204a0:	d103      	bne.n	80204aa <sbrk_aligned+0x26>
 80204a2:	f04f 34ff 	mov.w	r4, #4294967295
 80204a6:	4620      	mov	r0, r4
 80204a8:	bd70      	pop	{r4, r5, r6, pc}
 80204aa:	1cc4      	adds	r4, r0, #3
 80204ac:	f024 0403 	bic.w	r4, r4, #3
 80204b0:	42a0      	cmp	r0, r4
 80204b2:	d0f8      	beq.n	80204a6 <sbrk_aligned+0x22>
 80204b4:	1a21      	subs	r1, r4, r0
 80204b6:	4628      	mov	r0, r5
 80204b8:	f000 fad0 	bl	8020a5c <_sbrk_r>
 80204bc:	3001      	adds	r0, #1
 80204be:	d1f2      	bne.n	80204a6 <sbrk_aligned+0x22>
 80204c0:	e7ef      	b.n	80204a2 <sbrk_aligned+0x1e>
 80204c2:	bf00      	nop
 80204c4:	20018284 	.word	0x20018284

080204c8 <_malloc_r>:
 80204c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80204cc:	1ccd      	adds	r5, r1, #3
 80204ce:	f025 0503 	bic.w	r5, r5, #3
 80204d2:	3508      	adds	r5, #8
 80204d4:	2d0c      	cmp	r5, #12
 80204d6:	bf38      	it	cc
 80204d8:	250c      	movcc	r5, #12
 80204da:	2d00      	cmp	r5, #0
 80204dc:	4606      	mov	r6, r0
 80204de:	db01      	blt.n	80204e4 <_malloc_r+0x1c>
 80204e0:	42a9      	cmp	r1, r5
 80204e2:	d904      	bls.n	80204ee <_malloc_r+0x26>
 80204e4:	230c      	movs	r3, #12
 80204e6:	6033      	str	r3, [r6, #0]
 80204e8:	2000      	movs	r0, #0
 80204ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80204ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80205c4 <_malloc_r+0xfc>
 80204f2:	f000 f869 	bl	80205c8 <__malloc_lock>
 80204f6:	f8d8 3000 	ldr.w	r3, [r8]
 80204fa:	461c      	mov	r4, r3
 80204fc:	bb44      	cbnz	r4, 8020550 <_malloc_r+0x88>
 80204fe:	4629      	mov	r1, r5
 8020500:	4630      	mov	r0, r6
 8020502:	f7ff ffbf 	bl	8020484 <sbrk_aligned>
 8020506:	1c43      	adds	r3, r0, #1
 8020508:	4604      	mov	r4, r0
 802050a:	d158      	bne.n	80205be <_malloc_r+0xf6>
 802050c:	f8d8 4000 	ldr.w	r4, [r8]
 8020510:	4627      	mov	r7, r4
 8020512:	2f00      	cmp	r7, #0
 8020514:	d143      	bne.n	802059e <_malloc_r+0xd6>
 8020516:	2c00      	cmp	r4, #0
 8020518:	d04b      	beq.n	80205b2 <_malloc_r+0xea>
 802051a:	6823      	ldr	r3, [r4, #0]
 802051c:	4639      	mov	r1, r7
 802051e:	4630      	mov	r0, r6
 8020520:	eb04 0903 	add.w	r9, r4, r3
 8020524:	f000 fa9a 	bl	8020a5c <_sbrk_r>
 8020528:	4581      	cmp	r9, r0
 802052a:	d142      	bne.n	80205b2 <_malloc_r+0xea>
 802052c:	6821      	ldr	r1, [r4, #0]
 802052e:	1a6d      	subs	r5, r5, r1
 8020530:	4629      	mov	r1, r5
 8020532:	4630      	mov	r0, r6
 8020534:	f7ff ffa6 	bl	8020484 <sbrk_aligned>
 8020538:	3001      	adds	r0, #1
 802053a:	d03a      	beq.n	80205b2 <_malloc_r+0xea>
 802053c:	6823      	ldr	r3, [r4, #0]
 802053e:	442b      	add	r3, r5
 8020540:	6023      	str	r3, [r4, #0]
 8020542:	f8d8 3000 	ldr.w	r3, [r8]
 8020546:	685a      	ldr	r2, [r3, #4]
 8020548:	bb62      	cbnz	r2, 80205a4 <_malloc_r+0xdc>
 802054a:	f8c8 7000 	str.w	r7, [r8]
 802054e:	e00f      	b.n	8020570 <_malloc_r+0xa8>
 8020550:	6822      	ldr	r2, [r4, #0]
 8020552:	1b52      	subs	r2, r2, r5
 8020554:	d420      	bmi.n	8020598 <_malloc_r+0xd0>
 8020556:	2a0b      	cmp	r2, #11
 8020558:	d917      	bls.n	802058a <_malloc_r+0xc2>
 802055a:	1961      	adds	r1, r4, r5
 802055c:	42a3      	cmp	r3, r4
 802055e:	6025      	str	r5, [r4, #0]
 8020560:	bf18      	it	ne
 8020562:	6059      	strne	r1, [r3, #4]
 8020564:	6863      	ldr	r3, [r4, #4]
 8020566:	bf08      	it	eq
 8020568:	f8c8 1000 	streq.w	r1, [r8]
 802056c:	5162      	str	r2, [r4, r5]
 802056e:	604b      	str	r3, [r1, #4]
 8020570:	4630      	mov	r0, r6
 8020572:	f000 f82f 	bl	80205d4 <__malloc_unlock>
 8020576:	f104 000b 	add.w	r0, r4, #11
 802057a:	1d23      	adds	r3, r4, #4
 802057c:	f020 0007 	bic.w	r0, r0, #7
 8020580:	1ac2      	subs	r2, r0, r3
 8020582:	bf1c      	itt	ne
 8020584:	1a1b      	subne	r3, r3, r0
 8020586:	50a3      	strne	r3, [r4, r2]
 8020588:	e7af      	b.n	80204ea <_malloc_r+0x22>
 802058a:	6862      	ldr	r2, [r4, #4]
 802058c:	42a3      	cmp	r3, r4
 802058e:	bf0c      	ite	eq
 8020590:	f8c8 2000 	streq.w	r2, [r8]
 8020594:	605a      	strne	r2, [r3, #4]
 8020596:	e7eb      	b.n	8020570 <_malloc_r+0xa8>
 8020598:	4623      	mov	r3, r4
 802059a:	6864      	ldr	r4, [r4, #4]
 802059c:	e7ae      	b.n	80204fc <_malloc_r+0x34>
 802059e:	463c      	mov	r4, r7
 80205a0:	687f      	ldr	r7, [r7, #4]
 80205a2:	e7b6      	b.n	8020512 <_malloc_r+0x4a>
 80205a4:	461a      	mov	r2, r3
 80205a6:	685b      	ldr	r3, [r3, #4]
 80205a8:	42a3      	cmp	r3, r4
 80205aa:	d1fb      	bne.n	80205a4 <_malloc_r+0xdc>
 80205ac:	2300      	movs	r3, #0
 80205ae:	6053      	str	r3, [r2, #4]
 80205b0:	e7de      	b.n	8020570 <_malloc_r+0xa8>
 80205b2:	230c      	movs	r3, #12
 80205b4:	6033      	str	r3, [r6, #0]
 80205b6:	4630      	mov	r0, r6
 80205b8:	f000 f80c 	bl	80205d4 <__malloc_unlock>
 80205bc:	e794      	b.n	80204e8 <_malloc_r+0x20>
 80205be:	6005      	str	r5, [r0, #0]
 80205c0:	e7d6      	b.n	8020570 <_malloc_r+0xa8>
 80205c2:	bf00      	nop
 80205c4:	20018288 	.word	0x20018288

080205c8 <__malloc_lock>:
 80205c8:	4801      	ldr	r0, [pc, #4]	@ (80205d0 <__malloc_lock+0x8>)
 80205ca:	f000 ba94 	b.w	8020af6 <__retarget_lock_acquire_recursive>
 80205ce:	bf00      	nop
 80205d0:	200183cc 	.word	0x200183cc

080205d4 <__malloc_unlock>:
 80205d4:	4801      	ldr	r0, [pc, #4]	@ (80205dc <__malloc_unlock+0x8>)
 80205d6:	f000 ba8f 	b.w	8020af8 <__retarget_lock_release_recursive>
 80205da:	bf00      	nop
 80205dc:	200183cc 	.word	0x200183cc

080205e0 <_realloc_r>:
 80205e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80205e4:	4607      	mov	r7, r0
 80205e6:	4614      	mov	r4, r2
 80205e8:	460d      	mov	r5, r1
 80205ea:	b921      	cbnz	r1, 80205f6 <_realloc_r+0x16>
 80205ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80205f0:	4611      	mov	r1, r2
 80205f2:	f7ff bf69 	b.w	80204c8 <_malloc_r>
 80205f6:	b92a      	cbnz	r2, 8020604 <_realloc_r+0x24>
 80205f8:	f000 faac 	bl	8020b54 <_free_r>
 80205fc:	4625      	mov	r5, r4
 80205fe:	4628      	mov	r0, r5
 8020600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020604:	f000 faf0 	bl	8020be8 <_malloc_usable_size_r>
 8020608:	4284      	cmp	r4, r0
 802060a:	4606      	mov	r6, r0
 802060c:	d802      	bhi.n	8020614 <_realloc_r+0x34>
 802060e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8020612:	d8f4      	bhi.n	80205fe <_realloc_r+0x1e>
 8020614:	4621      	mov	r1, r4
 8020616:	4638      	mov	r0, r7
 8020618:	f7ff ff56 	bl	80204c8 <_malloc_r>
 802061c:	4680      	mov	r8, r0
 802061e:	b908      	cbnz	r0, 8020624 <_realloc_r+0x44>
 8020620:	4645      	mov	r5, r8
 8020622:	e7ec      	b.n	80205fe <_realloc_r+0x1e>
 8020624:	42b4      	cmp	r4, r6
 8020626:	4622      	mov	r2, r4
 8020628:	4629      	mov	r1, r5
 802062a:	bf28      	it	cs
 802062c:	4632      	movcs	r2, r6
 802062e:	f000 fa64 	bl	8020afa <memcpy>
 8020632:	4629      	mov	r1, r5
 8020634:	4638      	mov	r0, r7
 8020636:	f000 fa8d 	bl	8020b54 <_free_r>
 802063a:	e7f1      	b.n	8020620 <_realloc_r+0x40>

0802063c <std>:
 802063c:	2300      	movs	r3, #0
 802063e:	b510      	push	{r4, lr}
 8020640:	4604      	mov	r4, r0
 8020642:	e9c0 3300 	strd	r3, r3, [r0]
 8020646:	e9c0 3304 	strd	r3, r3, [r0, #16]
 802064a:	6083      	str	r3, [r0, #8]
 802064c:	8181      	strh	r1, [r0, #12]
 802064e:	6643      	str	r3, [r0, #100]	@ 0x64
 8020650:	81c2      	strh	r2, [r0, #14]
 8020652:	6183      	str	r3, [r0, #24]
 8020654:	4619      	mov	r1, r3
 8020656:	2208      	movs	r2, #8
 8020658:	305c      	adds	r0, #92	@ 0x5c
 802065a:	f000 f967 	bl	802092c <memset>
 802065e:	4b0d      	ldr	r3, [pc, #52]	@ (8020694 <std+0x58>)
 8020660:	6263      	str	r3, [r4, #36]	@ 0x24
 8020662:	4b0d      	ldr	r3, [pc, #52]	@ (8020698 <std+0x5c>)
 8020664:	62a3      	str	r3, [r4, #40]	@ 0x28
 8020666:	4b0d      	ldr	r3, [pc, #52]	@ (802069c <std+0x60>)
 8020668:	62e3      	str	r3, [r4, #44]	@ 0x2c
 802066a:	4b0d      	ldr	r3, [pc, #52]	@ (80206a0 <std+0x64>)
 802066c:	6323      	str	r3, [r4, #48]	@ 0x30
 802066e:	4b0d      	ldr	r3, [pc, #52]	@ (80206a4 <std+0x68>)
 8020670:	6224      	str	r4, [r4, #32]
 8020672:	429c      	cmp	r4, r3
 8020674:	d006      	beq.n	8020684 <std+0x48>
 8020676:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 802067a:	4294      	cmp	r4, r2
 802067c:	d002      	beq.n	8020684 <std+0x48>
 802067e:	33d0      	adds	r3, #208	@ 0xd0
 8020680:	429c      	cmp	r4, r3
 8020682:	d105      	bne.n	8020690 <std+0x54>
 8020684:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8020688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802068c:	f000 ba32 	b.w	8020af4 <__retarget_lock_init_recursive>
 8020690:	bd10      	pop	{r4, pc}
 8020692:	bf00      	nop
 8020694:	0802082d 	.word	0x0802082d
 8020698:	0802084f 	.word	0x0802084f
 802069c:	08020887 	.word	0x08020887
 80206a0:	080208ab 	.word	0x080208ab
 80206a4:	2001828c 	.word	0x2001828c

080206a8 <stdio_exit_handler>:
 80206a8:	4a02      	ldr	r2, [pc, #8]	@ (80206b4 <stdio_exit_handler+0xc>)
 80206aa:	4903      	ldr	r1, [pc, #12]	@ (80206b8 <stdio_exit_handler+0x10>)
 80206ac:	4803      	ldr	r0, [pc, #12]	@ (80206bc <stdio_exit_handler+0x14>)
 80206ae:	f000 b869 	b.w	8020784 <_fwalk_sglue>
 80206b2:	bf00      	nop
 80206b4:	20000948 	.word	0x20000948
 80206b8:	080212c9 	.word	0x080212c9
 80206bc:	20000958 	.word	0x20000958

080206c0 <cleanup_stdio>:
 80206c0:	6841      	ldr	r1, [r0, #4]
 80206c2:	4b0c      	ldr	r3, [pc, #48]	@ (80206f4 <cleanup_stdio+0x34>)
 80206c4:	4299      	cmp	r1, r3
 80206c6:	b510      	push	{r4, lr}
 80206c8:	4604      	mov	r4, r0
 80206ca:	d001      	beq.n	80206d0 <cleanup_stdio+0x10>
 80206cc:	f000 fdfc 	bl	80212c8 <_fflush_r>
 80206d0:	68a1      	ldr	r1, [r4, #8]
 80206d2:	4b09      	ldr	r3, [pc, #36]	@ (80206f8 <cleanup_stdio+0x38>)
 80206d4:	4299      	cmp	r1, r3
 80206d6:	d002      	beq.n	80206de <cleanup_stdio+0x1e>
 80206d8:	4620      	mov	r0, r4
 80206da:	f000 fdf5 	bl	80212c8 <_fflush_r>
 80206de:	68e1      	ldr	r1, [r4, #12]
 80206e0:	4b06      	ldr	r3, [pc, #24]	@ (80206fc <cleanup_stdio+0x3c>)
 80206e2:	4299      	cmp	r1, r3
 80206e4:	d004      	beq.n	80206f0 <cleanup_stdio+0x30>
 80206e6:	4620      	mov	r0, r4
 80206e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80206ec:	f000 bdec 	b.w	80212c8 <_fflush_r>
 80206f0:	bd10      	pop	{r4, pc}
 80206f2:	bf00      	nop
 80206f4:	2001828c 	.word	0x2001828c
 80206f8:	200182f4 	.word	0x200182f4
 80206fc:	2001835c 	.word	0x2001835c

08020700 <global_stdio_init.part.0>:
 8020700:	b510      	push	{r4, lr}
 8020702:	4b0b      	ldr	r3, [pc, #44]	@ (8020730 <global_stdio_init.part.0+0x30>)
 8020704:	4c0b      	ldr	r4, [pc, #44]	@ (8020734 <global_stdio_init.part.0+0x34>)
 8020706:	4a0c      	ldr	r2, [pc, #48]	@ (8020738 <global_stdio_init.part.0+0x38>)
 8020708:	601a      	str	r2, [r3, #0]
 802070a:	4620      	mov	r0, r4
 802070c:	2200      	movs	r2, #0
 802070e:	2104      	movs	r1, #4
 8020710:	f7ff ff94 	bl	802063c <std>
 8020714:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8020718:	2201      	movs	r2, #1
 802071a:	2109      	movs	r1, #9
 802071c:	f7ff ff8e 	bl	802063c <std>
 8020720:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8020724:	2202      	movs	r2, #2
 8020726:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802072a:	2112      	movs	r1, #18
 802072c:	f7ff bf86 	b.w	802063c <std>
 8020730:	200183c4 	.word	0x200183c4
 8020734:	2001828c 	.word	0x2001828c
 8020738:	080206a9 	.word	0x080206a9

0802073c <__sfp_lock_acquire>:
 802073c:	4801      	ldr	r0, [pc, #4]	@ (8020744 <__sfp_lock_acquire+0x8>)
 802073e:	f000 b9da 	b.w	8020af6 <__retarget_lock_acquire_recursive>
 8020742:	bf00      	nop
 8020744:	200183cd 	.word	0x200183cd

08020748 <__sfp_lock_release>:
 8020748:	4801      	ldr	r0, [pc, #4]	@ (8020750 <__sfp_lock_release+0x8>)
 802074a:	f000 b9d5 	b.w	8020af8 <__retarget_lock_release_recursive>
 802074e:	bf00      	nop
 8020750:	200183cd 	.word	0x200183cd

08020754 <__sinit>:
 8020754:	b510      	push	{r4, lr}
 8020756:	4604      	mov	r4, r0
 8020758:	f7ff fff0 	bl	802073c <__sfp_lock_acquire>
 802075c:	6a23      	ldr	r3, [r4, #32]
 802075e:	b11b      	cbz	r3, 8020768 <__sinit+0x14>
 8020760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020764:	f7ff bff0 	b.w	8020748 <__sfp_lock_release>
 8020768:	4b04      	ldr	r3, [pc, #16]	@ (802077c <__sinit+0x28>)
 802076a:	6223      	str	r3, [r4, #32]
 802076c:	4b04      	ldr	r3, [pc, #16]	@ (8020780 <__sinit+0x2c>)
 802076e:	681b      	ldr	r3, [r3, #0]
 8020770:	2b00      	cmp	r3, #0
 8020772:	d1f5      	bne.n	8020760 <__sinit+0xc>
 8020774:	f7ff ffc4 	bl	8020700 <global_stdio_init.part.0>
 8020778:	e7f2      	b.n	8020760 <__sinit+0xc>
 802077a:	bf00      	nop
 802077c:	080206c1 	.word	0x080206c1
 8020780:	200183c4 	.word	0x200183c4

08020784 <_fwalk_sglue>:
 8020784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020788:	4607      	mov	r7, r0
 802078a:	4688      	mov	r8, r1
 802078c:	4614      	mov	r4, r2
 802078e:	2600      	movs	r6, #0
 8020790:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8020794:	f1b9 0901 	subs.w	r9, r9, #1
 8020798:	d505      	bpl.n	80207a6 <_fwalk_sglue+0x22>
 802079a:	6824      	ldr	r4, [r4, #0]
 802079c:	2c00      	cmp	r4, #0
 802079e:	d1f7      	bne.n	8020790 <_fwalk_sglue+0xc>
 80207a0:	4630      	mov	r0, r6
 80207a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80207a6:	89ab      	ldrh	r3, [r5, #12]
 80207a8:	2b01      	cmp	r3, #1
 80207aa:	d907      	bls.n	80207bc <_fwalk_sglue+0x38>
 80207ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80207b0:	3301      	adds	r3, #1
 80207b2:	d003      	beq.n	80207bc <_fwalk_sglue+0x38>
 80207b4:	4629      	mov	r1, r5
 80207b6:	4638      	mov	r0, r7
 80207b8:	47c0      	blx	r8
 80207ba:	4306      	orrs	r6, r0
 80207bc:	3568      	adds	r5, #104	@ 0x68
 80207be:	e7e9      	b.n	8020794 <_fwalk_sglue+0x10>

080207c0 <sniprintf>:
 80207c0:	b40c      	push	{r2, r3}
 80207c2:	b530      	push	{r4, r5, lr}
 80207c4:	4b18      	ldr	r3, [pc, #96]	@ (8020828 <sniprintf+0x68>)
 80207c6:	1e0c      	subs	r4, r1, #0
 80207c8:	681d      	ldr	r5, [r3, #0]
 80207ca:	b09d      	sub	sp, #116	@ 0x74
 80207cc:	da08      	bge.n	80207e0 <sniprintf+0x20>
 80207ce:	238b      	movs	r3, #139	@ 0x8b
 80207d0:	602b      	str	r3, [r5, #0]
 80207d2:	f04f 30ff 	mov.w	r0, #4294967295
 80207d6:	b01d      	add	sp, #116	@ 0x74
 80207d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80207dc:	b002      	add	sp, #8
 80207de:	4770      	bx	lr
 80207e0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80207e4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80207e8:	f04f 0300 	mov.w	r3, #0
 80207ec:	931b      	str	r3, [sp, #108]	@ 0x6c
 80207ee:	bf14      	ite	ne
 80207f0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80207f4:	4623      	moveq	r3, r4
 80207f6:	9304      	str	r3, [sp, #16]
 80207f8:	9307      	str	r3, [sp, #28]
 80207fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80207fe:	9002      	str	r0, [sp, #8]
 8020800:	9006      	str	r0, [sp, #24]
 8020802:	f8ad 3016 	strh.w	r3, [sp, #22]
 8020806:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8020808:	ab21      	add	r3, sp, #132	@ 0x84
 802080a:	a902      	add	r1, sp, #8
 802080c:	4628      	mov	r0, r5
 802080e:	9301      	str	r3, [sp, #4]
 8020810:	f000 fa4e 	bl	8020cb0 <_svfiprintf_r>
 8020814:	1c43      	adds	r3, r0, #1
 8020816:	bfbc      	itt	lt
 8020818:	238b      	movlt	r3, #139	@ 0x8b
 802081a:	602b      	strlt	r3, [r5, #0]
 802081c:	2c00      	cmp	r4, #0
 802081e:	d0da      	beq.n	80207d6 <sniprintf+0x16>
 8020820:	9b02      	ldr	r3, [sp, #8]
 8020822:	2200      	movs	r2, #0
 8020824:	701a      	strb	r2, [r3, #0]
 8020826:	e7d6      	b.n	80207d6 <sniprintf+0x16>
 8020828:	20000954 	.word	0x20000954

0802082c <__sread>:
 802082c:	b510      	push	{r4, lr}
 802082e:	460c      	mov	r4, r1
 8020830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020834:	f000 f900 	bl	8020a38 <_read_r>
 8020838:	2800      	cmp	r0, #0
 802083a:	bfab      	itete	ge
 802083c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 802083e:	89a3      	ldrhlt	r3, [r4, #12]
 8020840:	181b      	addge	r3, r3, r0
 8020842:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8020846:	bfac      	ite	ge
 8020848:	6563      	strge	r3, [r4, #84]	@ 0x54
 802084a:	81a3      	strhlt	r3, [r4, #12]
 802084c:	bd10      	pop	{r4, pc}

0802084e <__swrite>:
 802084e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020852:	461f      	mov	r7, r3
 8020854:	898b      	ldrh	r3, [r1, #12]
 8020856:	05db      	lsls	r3, r3, #23
 8020858:	4605      	mov	r5, r0
 802085a:	460c      	mov	r4, r1
 802085c:	4616      	mov	r6, r2
 802085e:	d505      	bpl.n	802086c <__swrite+0x1e>
 8020860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020864:	2302      	movs	r3, #2
 8020866:	2200      	movs	r2, #0
 8020868:	f000 f8d4 	bl	8020a14 <_lseek_r>
 802086c:	89a3      	ldrh	r3, [r4, #12]
 802086e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020872:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8020876:	81a3      	strh	r3, [r4, #12]
 8020878:	4632      	mov	r2, r6
 802087a:	463b      	mov	r3, r7
 802087c:	4628      	mov	r0, r5
 802087e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020882:	f000 b8fb 	b.w	8020a7c <_write_r>

08020886 <__sseek>:
 8020886:	b510      	push	{r4, lr}
 8020888:	460c      	mov	r4, r1
 802088a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802088e:	f000 f8c1 	bl	8020a14 <_lseek_r>
 8020892:	1c43      	adds	r3, r0, #1
 8020894:	89a3      	ldrh	r3, [r4, #12]
 8020896:	bf15      	itete	ne
 8020898:	6560      	strne	r0, [r4, #84]	@ 0x54
 802089a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 802089e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80208a2:	81a3      	strheq	r3, [r4, #12]
 80208a4:	bf18      	it	ne
 80208a6:	81a3      	strhne	r3, [r4, #12]
 80208a8:	bd10      	pop	{r4, pc}

080208aa <__sclose>:
 80208aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80208ae:	f000 b8a1 	b.w	80209f4 <_close_r>

080208b2 <_vsniprintf_r>:
 80208b2:	b530      	push	{r4, r5, lr}
 80208b4:	4614      	mov	r4, r2
 80208b6:	2c00      	cmp	r4, #0
 80208b8:	b09b      	sub	sp, #108	@ 0x6c
 80208ba:	4605      	mov	r5, r0
 80208bc:	461a      	mov	r2, r3
 80208be:	da05      	bge.n	80208cc <_vsniprintf_r+0x1a>
 80208c0:	238b      	movs	r3, #139	@ 0x8b
 80208c2:	6003      	str	r3, [r0, #0]
 80208c4:	f04f 30ff 	mov.w	r0, #4294967295
 80208c8:	b01b      	add	sp, #108	@ 0x6c
 80208ca:	bd30      	pop	{r4, r5, pc}
 80208cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80208d0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80208d4:	f04f 0300 	mov.w	r3, #0
 80208d8:	9319      	str	r3, [sp, #100]	@ 0x64
 80208da:	bf14      	ite	ne
 80208dc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80208e0:	4623      	moveq	r3, r4
 80208e2:	9302      	str	r3, [sp, #8]
 80208e4:	9305      	str	r3, [sp, #20]
 80208e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80208ea:	9100      	str	r1, [sp, #0]
 80208ec:	9104      	str	r1, [sp, #16]
 80208ee:	f8ad 300e 	strh.w	r3, [sp, #14]
 80208f2:	4669      	mov	r1, sp
 80208f4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80208f6:	f000 f9db 	bl	8020cb0 <_svfiprintf_r>
 80208fa:	1c43      	adds	r3, r0, #1
 80208fc:	bfbc      	itt	lt
 80208fe:	238b      	movlt	r3, #139	@ 0x8b
 8020900:	602b      	strlt	r3, [r5, #0]
 8020902:	2c00      	cmp	r4, #0
 8020904:	d0e0      	beq.n	80208c8 <_vsniprintf_r+0x16>
 8020906:	9b00      	ldr	r3, [sp, #0]
 8020908:	2200      	movs	r2, #0
 802090a:	701a      	strb	r2, [r3, #0]
 802090c:	e7dc      	b.n	80208c8 <_vsniprintf_r+0x16>
	...

08020910 <vsniprintf>:
 8020910:	b507      	push	{r0, r1, r2, lr}
 8020912:	9300      	str	r3, [sp, #0]
 8020914:	4613      	mov	r3, r2
 8020916:	460a      	mov	r2, r1
 8020918:	4601      	mov	r1, r0
 802091a:	4803      	ldr	r0, [pc, #12]	@ (8020928 <vsniprintf+0x18>)
 802091c:	6800      	ldr	r0, [r0, #0]
 802091e:	f7ff ffc8 	bl	80208b2 <_vsniprintf_r>
 8020922:	b003      	add	sp, #12
 8020924:	f85d fb04 	ldr.w	pc, [sp], #4
 8020928:	20000954 	.word	0x20000954

0802092c <memset>:
 802092c:	4402      	add	r2, r0
 802092e:	4603      	mov	r3, r0
 8020930:	4293      	cmp	r3, r2
 8020932:	d100      	bne.n	8020936 <memset+0xa>
 8020934:	4770      	bx	lr
 8020936:	f803 1b01 	strb.w	r1, [r3], #1
 802093a:	e7f9      	b.n	8020930 <memset+0x4>

0802093c <strtok>:
 802093c:	4b16      	ldr	r3, [pc, #88]	@ (8020998 <strtok+0x5c>)
 802093e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020942:	681f      	ldr	r7, [r3, #0]
 8020944:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8020946:	4605      	mov	r5, r0
 8020948:	460e      	mov	r6, r1
 802094a:	b9ec      	cbnz	r4, 8020988 <strtok+0x4c>
 802094c:	2050      	movs	r0, #80	@ 0x50
 802094e:	f7ff fd89 	bl	8020464 <malloc>
 8020952:	4602      	mov	r2, r0
 8020954:	6478      	str	r0, [r7, #68]	@ 0x44
 8020956:	b920      	cbnz	r0, 8020962 <strtok+0x26>
 8020958:	4b10      	ldr	r3, [pc, #64]	@ (802099c <strtok+0x60>)
 802095a:	4811      	ldr	r0, [pc, #68]	@ (80209a0 <strtok+0x64>)
 802095c:	215b      	movs	r1, #91	@ 0x5b
 802095e:	f000 f8db 	bl	8020b18 <__assert_func>
 8020962:	e9c0 4400 	strd	r4, r4, [r0]
 8020966:	e9c0 4402 	strd	r4, r4, [r0, #8]
 802096a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 802096e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8020972:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8020976:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 802097a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 802097e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8020982:	6184      	str	r4, [r0, #24]
 8020984:	7704      	strb	r4, [r0, #28]
 8020986:	6244      	str	r4, [r0, #36]	@ 0x24
 8020988:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 802098a:	4631      	mov	r1, r6
 802098c:	4628      	mov	r0, r5
 802098e:	2301      	movs	r3, #1
 8020990:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020994:	f000 b806 	b.w	80209a4 <__strtok_r>
 8020998:	20000954 	.word	0x20000954
 802099c:	08030d09 	.word	0x08030d09
 80209a0:	08030d20 	.word	0x08030d20

080209a4 <__strtok_r>:
 80209a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80209a6:	4604      	mov	r4, r0
 80209a8:	b908      	cbnz	r0, 80209ae <__strtok_r+0xa>
 80209aa:	6814      	ldr	r4, [r2, #0]
 80209ac:	b144      	cbz	r4, 80209c0 <__strtok_r+0x1c>
 80209ae:	4620      	mov	r0, r4
 80209b0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80209b4:	460f      	mov	r7, r1
 80209b6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80209ba:	b91e      	cbnz	r6, 80209c4 <__strtok_r+0x20>
 80209bc:	b965      	cbnz	r5, 80209d8 <__strtok_r+0x34>
 80209be:	6015      	str	r5, [r2, #0]
 80209c0:	2000      	movs	r0, #0
 80209c2:	e005      	b.n	80209d0 <__strtok_r+0x2c>
 80209c4:	42b5      	cmp	r5, r6
 80209c6:	d1f6      	bne.n	80209b6 <__strtok_r+0x12>
 80209c8:	2b00      	cmp	r3, #0
 80209ca:	d1f0      	bne.n	80209ae <__strtok_r+0xa>
 80209cc:	6014      	str	r4, [r2, #0]
 80209ce:	7003      	strb	r3, [r0, #0]
 80209d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80209d2:	461c      	mov	r4, r3
 80209d4:	e00c      	b.n	80209f0 <__strtok_r+0x4c>
 80209d6:	b91d      	cbnz	r5, 80209e0 <__strtok_r+0x3c>
 80209d8:	4627      	mov	r7, r4
 80209da:	f814 3b01 	ldrb.w	r3, [r4], #1
 80209de:	460e      	mov	r6, r1
 80209e0:	f816 5b01 	ldrb.w	r5, [r6], #1
 80209e4:	42ab      	cmp	r3, r5
 80209e6:	d1f6      	bne.n	80209d6 <__strtok_r+0x32>
 80209e8:	2b00      	cmp	r3, #0
 80209ea:	d0f2      	beq.n	80209d2 <__strtok_r+0x2e>
 80209ec:	2300      	movs	r3, #0
 80209ee:	703b      	strb	r3, [r7, #0]
 80209f0:	6014      	str	r4, [r2, #0]
 80209f2:	e7ed      	b.n	80209d0 <__strtok_r+0x2c>

080209f4 <_close_r>:
 80209f4:	b538      	push	{r3, r4, r5, lr}
 80209f6:	4d06      	ldr	r5, [pc, #24]	@ (8020a10 <_close_r+0x1c>)
 80209f8:	2300      	movs	r3, #0
 80209fa:	4604      	mov	r4, r0
 80209fc:	4608      	mov	r0, r1
 80209fe:	602b      	str	r3, [r5, #0]
 8020a00:	f002 f9f8 	bl	8022df4 <_close>
 8020a04:	1c43      	adds	r3, r0, #1
 8020a06:	d102      	bne.n	8020a0e <_close_r+0x1a>
 8020a08:	682b      	ldr	r3, [r5, #0]
 8020a0a:	b103      	cbz	r3, 8020a0e <_close_r+0x1a>
 8020a0c:	6023      	str	r3, [r4, #0]
 8020a0e:	bd38      	pop	{r3, r4, r5, pc}
 8020a10:	200183c8 	.word	0x200183c8

08020a14 <_lseek_r>:
 8020a14:	b538      	push	{r3, r4, r5, lr}
 8020a16:	4d07      	ldr	r5, [pc, #28]	@ (8020a34 <_lseek_r+0x20>)
 8020a18:	4604      	mov	r4, r0
 8020a1a:	4608      	mov	r0, r1
 8020a1c:	4611      	mov	r1, r2
 8020a1e:	2200      	movs	r2, #0
 8020a20:	602a      	str	r2, [r5, #0]
 8020a22:	461a      	mov	r2, r3
 8020a24:	f002 fa0e 	bl	8022e44 <_lseek>
 8020a28:	1c43      	adds	r3, r0, #1
 8020a2a:	d102      	bne.n	8020a32 <_lseek_r+0x1e>
 8020a2c:	682b      	ldr	r3, [r5, #0]
 8020a2e:	b103      	cbz	r3, 8020a32 <_lseek_r+0x1e>
 8020a30:	6023      	str	r3, [r4, #0]
 8020a32:	bd38      	pop	{r3, r4, r5, pc}
 8020a34:	200183c8 	.word	0x200183c8

08020a38 <_read_r>:
 8020a38:	b538      	push	{r3, r4, r5, lr}
 8020a3a:	4d07      	ldr	r5, [pc, #28]	@ (8020a58 <_read_r+0x20>)
 8020a3c:	4604      	mov	r4, r0
 8020a3e:	4608      	mov	r0, r1
 8020a40:	4611      	mov	r1, r2
 8020a42:	2200      	movs	r2, #0
 8020a44:	602a      	str	r2, [r5, #0]
 8020a46:	461a      	mov	r2, r3
 8020a48:	f002 fa04 	bl	8022e54 <_read>
 8020a4c:	1c43      	adds	r3, r0, #1
 8020a4e:	d102      	bne.n	8020a56 <_read_r+0x1e>
 8020a50:	682b      	ldr	r3, [r5, #0]
 8020a52:	b103      	cbz	r3, 8020a56 <_read_r+0x1e>
 8020a54:	6023      	str	r3, [r4, #0]
 8020a56:	bd38      	pop	{r3, r4, r5, pc}
 8020a58:	200183c8 	.word	0x200183c8

08020a5c <_sbrk_r>:
 8020a5c:	b538      	push	{r3, r4, r5, lr}
 8020a5e:	4d06      	ldr	r5, [pc, #24]	@ (8020a78 <_sbrk_r+0x1c>)
 8020a60:	2300      	movs	r3, #0
 8020a62:	4604      	mov	r4, r0
 8020a64:	4608      	mov	r0, r1
 8020a66:	602b      	str	r3, [r5, #0]
 8020a68:	f7e4 f996 	bl	8004d98 <_sbrk>
 8020a6c:	1c43      	adds	r3, r0, #1
 8020a6e:	d102      	bne.n	8020a76 <_sbrk_r+0x1a>
 8020a70:	682b      	ldr	r3, [r5, #0]
 8020a72:	b103      	cbz	r3, 8020a76 <_sbrk_r+0x1a>
 8020a74:	6023      	str	r3, [r4, #0]
 8020a76:	bd38      	pop	{r3, r4, r5, pc}
 8020a78:	200183c8 	.word	0x200183c8

08020a7c <_write_r>:
 8020a7c:	b538      	push	{r3, r4, r5, lr}
 8020a7e:	4d07      	ldr	r5, [pc, #28]	@ (8020a9c <_write_r+0x20>)
 8020a80:	4604      	mov	r4, r0
 8020a82:	4608      	mov	r0, r1
 8020a84:	4611      	mov	r1, r2
 8020a86:	2200      	movs	r2, #0
 8020a88:	602a      	str	r2, [r5, #0]
 8020a8a:	461a      	mov	r2, r3
 8020a8c:	f002 f9ea 	bl	8022e64 <_write>
 8020a90:	1c43      	adds	r3, r0, #1
 8020a92:	d102      	bne.n	8020a9a <_write_r+0x1e>
 8020a94:	682b      	ldr	r3, [r5, #0]
 8020a96:	b103      	cbz	r3, 8020a9a <_write_r+0x1e>
 8020a98:	6023      	str	r3, [r4, #0]
 8020a9a:	bd38      	pop	{r3, r4, r5, pc}
 8020a9c:	200183c8 	.word	0x200183c8

08020aa0 <__errno>:
 8020aa0:	4b01      	ldr	r3, [pc, #4]	@ (8020aa8 <__errno+0x8>)
 8020aa2:	6818      	ldr	r0, [r3, #0]
 8020aa4:	4770      	bx	lr
 8020aa6:	bf00      	nop
 8020aa8:	20000954 	.word	0x20000954

08020aac <__libc_init_array>:
 8020aac:	b570      	push	{r4, r5, r6, lr}
 8020aae:	4d0d      	ldr	r5, [pc, #52]	@ (8020ae4 <__libc_init_array+0x38>)
 8020ab0:	4c0d      	ldr	r4, [pc, #52]	@ (8020ae8 <__libc_init_array+0x3c>)
 8020ab2:	1b64      	subs	r4, r4, r5
 8020ab4:	10a4      	asrs	r4, r4, #2
 8020ab6:	2600      	movs	r6, #0
 8020ab8:	42a6      	cmp	r6, r4
 8020aba:	d109      	bne.n	8020ad0 <__libc_init_array+0x24>
 8020abc:	4d0b      	ldr	r5, [pc, #44]	@ (8020aec <__libc_init_array+0x40>)
 8020abe:	4c0c      	ldr	r4, [pc, #48]	@ (8020af0 <__libc_init_array+0x44>)
 8020ac0:	f002 f9da 	bl	8022e78 <_init>
 8020ac4:	1b64      	subs	r4, r4, r5
 8020ac6:	10a4      	asrs	r4, r4, #2
 8020ac8:	2600      	movs	r6, #0
 8020aca:	42a6      	cmp	r6, r4
 8020acc:	d105      	bne.n	8020ada <__libc_init_array+0x2e>
 8020ace:	bd70      	pop	{r4, r5, r6, pc}
 8020ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8020ad4:	4798      	blx	r3
 8020ad6:	3601      	adds	r6, #1
 8020ad8:	e7ee      	b.n	8020ab8 <__libc_init_array+0xc>
 8020ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8020ade:	4798      	blx	r3
 8020ae0:	3601      	adds	r6, #1
 8020ae2:	e7f2      	b.n	8020aca <__libc_init_array+0x1e>
 8020ae4:	080311dc 	.word	0x080311dc
 8020ae8:	080311dc 	.word	0x080311dc
 8020aec:	080311dc 	.word	0x080311dc
 8020af0:	080311e0 	.word	0x080311e0

08020af4 <__retarget_lock_init_recursive>:
 8020af4:	4770      	bx	lr

08020af6 <__retarget_lock_acquire_recursive>:
 8020af6:	4770      	bx	lr

08020af8 <__retarget_lock_release_recursive>:
 8020af8:	4770      	bx	lr

08020afa <memcpy>:
 8020afa:	440a      	add	r2, r1
 8020afc:	4291      	cmp	r1, r2
 8020afe:	f100 33ff 	add.w	r3, r0, #4294967295
 8020b02:	d100      	bne.n	8020b06 <memcpy+0xc>
 8020b04:	4770      	bx	lr
 8020b06:	b510      	push	{r4, lr}
 8020b08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020b0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8020b10:	4291      	cmp	r1, r2
 8020b12:	d1f9      	bne.n	8020b08 <memcpy+0xe>
 8020b14:	bd10      	pop	{r4, pc}
	...

08020b18 <__assert_func>:
 8020b18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8020b1a:	4614      	mov	r4, r2
 8020b1c:	461a      	mov	r2, r3
 8020b1e:	4b09      	ldr	r3, [pc, #36]	@ (8020b44 <__assert_func+0x2c>)
 8020b20:	681b      	ldr	r3, [r3, #0]
 8020b22:	4605      	mov	r5, r0
 8020b24:	68d8      	ldr	r0, [r3, #12]
 8020b26:	b14c      	cbz	r4, 8020b3c <__assert_func+0x24>
 8020b28:	4b07      	ldr	r3, [pc, #28]	@ (8020b48 <__assert_func+0x30>)
 8020b2a:	9100      	str	r1, [sp, #0]
 8020b2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8020b30:	4906      	ldr	r1, [pc, #24]	@ (8020b4c <__assert_func+0x34>)
 8020b32:	462b      	mov	r3, r5
 8020b34:	f000 fbf0 	bl	8021318 <fiprintf>
 8020b38:	f000 fc1a 	bl	8021370 <abort>
 8020b3c:	4b04      	ldr	r3, [pc, #16]	@ (8020b50 <__assert_func+0x38>)
 8020b3e:	461c      	mov	r4, r3
 8020b40:	e7f3      	b.n	8020b2a <__assert_func+0x12>
 8020b42:	bf00      	nop
 8020b44:	20000954 	.word	0x20000954
 8020b48:	08030d7a 	.word	0x08030d7a
 8020b4c:	08030d87 	.word	0x08030d87
 8020b50:	08030db5 	.word	0x08030db5

08020b54 <_free_r>:
 8020b54:	b538      	push	{r3, r4, r5, lr}
 8020b56:	4605      	mov	r5, r0
 8020b58:	2900      	cmp	r1, #0
 8020b5a:	d041      	beq.n	8020be0 <_free_r+0x8c>
 8020b5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020b60:	1f0c      	subs	r4, r1, #4
 8020b62:	2b00      	cmp	r3, #0
 8020b64:	bfb8      	it	lt
 8020b66:	18e4      	addlt	r4, r4, r3
 8020b68:	f7ff fd2e 	bl	80205c8 <__malloc_lock>
 8020b6c:	4a1d      	ldr	r2, [pc, #116]	@ (8020be4 <_free_r+0x90>)
 8020b6e:	6813      	ldr	r3, [r2, #0]
 8020b70:	b933      	cbnz	r3, 8020b80 <_free_r+0x2c>
 8020b72:	6063      	str	r3, [r4, #4]
 8020b74:	6014      	str	r4, [r2, #0]
 8020b76:	4628      	mov	r0, r5
 8020b78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020b7c:	f7ff bd2a 	b.w	80205d4 <__malloc_unlock>
 8020b80:	42a3      	cmp	r3, r4
 8020b82:	d908      	bls.n	8020b96 <_free_r+0x42>
 8020b84:	6820      	ldr	r0, [r4, #0]
 8020b86:	1821      	adds	r1, r4, r0
 8020b88:	428b      	cmp	r3, r1
 8020b8a:	bf01      	itttt	eq
 8020b8c:	6819      	ldreq	r1, [r3, #0]
 8020b8e:	685b      	ldreq	r3, [r3, #4]
 8020b90:	1809      	addeq	r1, r1, r0
 8020b92:	6021      	streq	r1, [r4, #0]
 8020b94:	e7ed      	b.n	8020b72 <_free_r+0x1e>
 8020b96:	461a      	mov	r2, r3
 8020b98:	685b      	ldr	r3, [r3, #4]
 8020b9a:	b10b      	cbz	r3, 8020ba0 <_free_r+0x4c>
 8020b9c:	42a3      	cmp	r3, r4
 8020b9e:	d9fa      	bls.n	8020b96 <_free_r+0x42>
 8020ba0:	6811      	ldr	r1, [r2, #0]
 8020ba2:	1850      	adds	r0, r2, r1
 8020ba4:	42a0      	cmp	r0, r4
 8020ba6:	d10b      	bne.n	8020bc0 <_free_r+0x6c>
 8020ba8:	6820      	ldr	r0, [r4, #0]
 8020baa:	4401      	add	r1, r0
 8020bac:	1850      	adds	r0, r2, r1
 8020bae:	4283      	cmp	r3, r0
 8020bb0:	6011      	str	r1, [r2, #0]
 8020bb2:	d1e0      	bne.n	8020b76 <_free_r+0x22>
 8020bb4:	6818      	ldr	r0, [r3, #0]
 8020bb6:	685b      	ldr	r3, [r3, #4]
 8020bb8:	6053      	str	r3, [r2, #4]
 8020bba:	4408      	add	r0, r1
 8020bbc:	6010      	str	r0, [r2, #0]
 8020bbe:	e7da      	b.n	8020b76 <_free_r+0x22>
 8020bc0:	d902      	bls.n	8020bc8 <_free_r+0x74>
 8020bc2:	230c      	movs	r3, #12
 8020bc4:	602b      	str	r3, [r5, #0]
 8020bc6:	e7d6      	b.n	8020b76 <_free_r+0x22>
 8020bc8:	6820      	ldr	r0, [r4, #0]
 8020bca:	1821      	adds	r1, r4, r0
 8020bcc:	428b      	cmp	r3, r1
 8020bce:	bf04      	itt	eq
 8020bd0:	6819      	ldreq	r1, [r3, #0]
 8020bd2:	685b      	ldreq	r3, [r3, #4]
 8020bd4:	6063      	str	r3, [r4, #4]
 8020bd6:	bf04      	itt	eq
 8020bd8:	1809      	addeq	r1, r1, r0
 8020bda:	6021      	streq	r1, [r4, #0]
 8020bdc:	6054      	str	r4, [r2, #4]
 8020bde:	e7ca      	b.n	8020b76 <_free_r+0x22>
 8020be0:	bd38      	pop	{r3, r4, r5, pc}
 8020be2:	bf00      	nop
 8020be4:	20018288 	.word	0x20018288

08020be8 <_malloc_usable_size_r>:
 8020be8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020bec:	1f18      	subs	r0, r3, #4
 8020bee:	2b00      	cmp	r3, #0
 8020bf0:	bfbc      	itt	lt
 8020bf2:	580b      	ldrlt	r3, [r1, r0]
 8020bf4:	18c0      	addlt	r0, r0, r3
 8020bf6:	4770      	bx	lr

08020bf8 <__ssputs_r>:
 8020bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020bfc:	688e      	ldr	r6, [r1, #8]
 8020bfe:	461f      	mov	r7, r3
 8020c00:	42be      	cmp	r6, r7
 8020c02:	680b      	ldr	r3, [r1, #0]
 8020c04:	4682      	mov	sl, r0
 8020c06:	460c      	mov	r4, r1
 8020c08:	4690      	mov	r8, r2
 8020c0a:	d82d      	bhi.n	8020c68 <__ssputs_r+0x70>
 8020c0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8020c10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8020c14:	d026      	beq.n	8020c64 <__ssputs_r+0x6c>
 8020c16:	6965      	ldr	r5, [r4, #20]
 8020c18:	6909      	ldr	r1, [r1, #16]
 8020c1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8020c1e:	eba3 0901 	sub.w	r9, r3, r1
 8020c22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8020c26:	1c7b      	adds	r3, r7, #1
 8020c28:	444b      	add	r3, r9
 8020c2a:	106d      	asrs	r5, r5, #1
 8020c2c:	429d      	cmp	r5, r3
 8020c2e:	bf38      	it	cc
 8020c30:	461d      	movcc	r5, r3
 8020c32:	0553      	lsls	r3, r2, #21
 8020c34:	d527      	bpl.n	8020c86 <__ssputs_r+0x8e>
 8020c36:	4629      	mov	r1, r5
 8020c38:	f7ff fc46 	bl	80204c8 <_malloc_r>
 8020c3c:	4606      	mov	r6, r0
 8020c3e:	b360      	cbz	r0, 8020c9a <__ssputs_r+0xa2>
 8020c40:	6921      	ldr	r1, [r4, #16]
 8020c42:	464a      	mov	r2, r9
 8020c44:	f7ff ff59 	bl	8020afa <memcpy>
 8020c48:	89a3      	ldrh	r3, [r4, #12]
 8020c4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8020c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020c52:	81a3      	strh	r3, [r4, #12]
 8020c54:	6126      	str	r6, [r4, #16]
 8020c56:	6165      	str	r5, [r4, #20]
 8020c58:	444e      	add	r6, r9
 8020c5a:	eba5 0509 	sub.w	r5, r5, r9
 8020c5e:	6026      	str	r6, [r4, #0]
 8020c60:	60a5      	str	r5, [r4, #8]
 8020c62:	463e      	mov	r6, r7
 8020c64:	42be      	cmp	r6, r7
 8020c66:	d900      	bls.n	8020c6a <__ssputs_r+0x72>
 8020c68:	463e      	mov	r6, r7
 8020c6a:	6820      	ldr	r0, [r4, #0]
 8020c6c:	4632      	mov	r2, r6
 8020c6e:	4641      	mov	r1, r8
 8020c70:	f000 fb64 	bl	802133c <memmove>
 8020c74:	68a3      	ldr	r3, [r4, #8]
 8020c76:	1b9b      	subs	r3, r3, r6
 8020c78:	60a3      	str	r3, [r4, #8]
 8020c7a:	6823      	ldr	r3, [r4, #0]
 8020c7c:	4433      	add	r3, r6
 8020c7e:	6023      	str	r3, [r4, #0]
 8020c80:	2000      	movs	r0, #0
 8020c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020c86:	462a      	mov	r2, r5
 8020c88:	f7ff fcaa 	bl	80205e0 <_realloc_r>
 8020c8c:	4606      	mov	r6, r0
 8020c8e:	2800      	cmp	r0, #0
 8020c90:	d1e0      	bne.n	8020c54 <__ssputs_r+0x5c>
 8020c92:	6921      	ldr	r1, [r4, #16]
 8020c94:	4650      	mov	r0, sl
 8020c96:	f7ff ff5d 	bl	8020b54 <_free_r>
 8020c9a:	230c      	movs	r3, #12
 8020c9c:	f8ca 3000 	str.w	r3, [sl]
 8020ca0:	89a3      	ldrh	r3, [r4, #12]
 8020ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020ca6:	81a3      	strh	r3, [r4, #12]
 8020ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8020cac:	e7e9      	b.n	8020c82 <__ssputs_r+0x8a>
	...

08020cb0 <_svfiprintf_r>:
 8020cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020cb4:	4698      	mov	r8, r3
 8020cb6:	898b      	ldrh	r3, [r1, #12]
 8020cb8:	061b      	lsls	r3, r3, #24
 8020cba:	b09d      	sub	sp, #116	@ 0x74
 8020cbc:	4607      	mov	r7, r0
 8020cbe:	460d      	mov	r5, r1
 8020cc0:	4614      	mov	r4, r2
 8020cc2:	d510      	bpl.n	8020ce6 <_svfiprintf_r+0x36>
 8020cc4:	690b      	ldr	r3, [r1, #16]
 8020cc6:	b973      	cbnz	r3, 8020ce6 <_svfiprintf_r+0x36>
 8020cc8:	2140      	movs	r1, #64	@ 0x40
 8020cca:	f7ff fbfd 	bl	80204c8 <_malloc_r>
 8020cce:	6028      	str	r0, [r5, #0]
 8020cd0:	6128      	str	r0, [r5, #16]
 8020cd2:	b930      	cbnz	r0, 8020ce2 <_svfiprintf_r+0x32>
 8020cd4:	230c      	movs	r3, #12
 8020cd6:	603b      	str	r3, [r7, #0]
 8020cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8020cdc:	b01d      	add	sp, #116	@ 0x74
 8020cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020ce2:	2340      	movs	r3, #64	@ 0x40
 8020ce4:	616b      	str	r3, [r5, #20]
 8020ce6:	2300      	movs	r3, #0
 8020ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8020cea:	2320      	movs	r3, #32
 8020cec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8020cf0:	f8cd 800c 	str.w	r8, [sp, #12]
 8020cf4:	2330      	movs	r3, #48	@ 0x30
 8020cf6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8020e94 <_svfiprintf_r+0x1e4>
 8020cfa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8020cfe:	f04f 0901 	mov.w	r9, #1
 8020d02:	4623      	mov	r3, r4
 8020d04:	469a      	mov	sl, r3
 8020d06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020d0a:	b10a      	cbz	r2, 8020d10 <_svfiprintf_r+0x60>
 8020d0c:	2a25      	cmp	r2, #37	@ 0x25
 8020d0e:	d1f9      	bne.n	8020d04 <_svfiprintf_r+0x54>
 8020d10:	ebba 0b04 	subs.w	fp, sl, r4
 8020d14:	d00b      	beq.n	8020d2e <_svfiprintf_r+0x7e>
 8020d16:	465b      	mov	r3, fp
 8020d18:	4622      	mov	r2, r4
 8020d1a:	4629      	mov	r1, r5
 8020d1c:	4638      	mov	r0, r7
 8020d1e:	f7ff ff6b 	bl	8020bf8 <__ssputs_r>
 8020d22:	3001      	adds	r0, #1
 8020d24:	f000 80a7 	beq.w	8020e76 <_svfiprintf_r+0x1c6>
 8020d28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020d2a:	445a      	add	r2, fp
 8020d2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8020d2e:	f89a 3000 	ldrb.w	r3, [sl]
 8020d32:	2b00      	cmp	r3, #0
 8020d34:	f000 809f 	beq.w	8020e76 <_svfiprintf_r+0x1c6>
 8020d38:	2300      	movs	r3, #0
 8020d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8020d3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020d42:	f10a 0a01 	add.w	sl, sl, #1
 8020d46:	9304      	str	r3, [sp, #16]
 8020d48:	9307      	str	r3, [sp, #28]
 8020d4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8020d4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8020d50:	4654      	mov	r4, sl
 8020d52:	2205      	movs	r2, #5
 8020d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020d58:	484e      	ldr	r0, [pc, #312]	@ (8020e94 <_svfiprintf_r+0x1e4>)
 8020d5a:	f7df fa59 	bl	8000210 <memchr>
 8020d5e:	9a04      	ldr	r2, [sp, #16]
 8020d60:	b9d8      	cbnz	r0, 8020d9a <_svfiprintf_r+0xea>
 8020d62:	06d0      	lsls	r0, r2, #27
 8020d64:	bf44      	itt	mi
 8020d66:	2320      	movmi	r3, #32
 8020d68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020d6c:	0711      	lsls	r1, r2, #28
 8020d6e:	bf44      	itt	mi
 8020d70:	232b      	movmi	r3, #43	@ 0x2b
 8020d72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020d76:	f89a 3000 	ldrb.w	r3, [sl]
 8020d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8020d7c:	d015      	beq.n	8020daa <_svfiprintf_r+0xfa>
 8020d7e:	9a07      	ldr	r2, [sp, #28]
 8020d80:	4654      	mov	r4, sl
 8020d82:	2000      	movs	r0, #0
 8020d84:	f04f 0c0a 	mov.w	ip, #10
 8020d88:	4621      	mov	r1, r4
 8020d8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020d8e:	3b30      	subs	r3, #48	@ 0x30
 8020d90:	2b09      	cmp	r3, #9
 8020d92:	d94b      	bls.n	8020e2c <_svfiprintf_r+0x17c>
 8020d94:	b1b0      	cbz	r0, 8020dc4 <_svfiprintf_r+0x114>
 8020d96:	9207      	str	r2, [sp, #28]
 8020d98:	e014      	b.n	8020dc4 <_svfiprintf_r+0x114>
 8020d9a:	eba0 0308 	sub.w	r3, r0, r8
 8020d9e:	fa09 f303 	lsl.w	r3, r9, r3
 8020da2:	4313      	orrs	r3, r2
 8020da4:	9304      	str	r3, [sp, #16]
 8020da6:	46a2      	mov	sl, r4
 8020da8:	e7d2      	b.n	8020d50 <_svfiprintf_r+0xa0>
 8020daa:	9b03      	ldr	r3, [sp, #12]
 8020dac:	1d19      	adds	r1, r3, #4
 8020dae:	681b      	ldr	r3, [r3, #0]
 8020db0:	9103      	str	r1, [sp, #12]
 8020db2:	2b00      	cmp	r3, #0
 8020db4:	bfbb      	ittet	lt
 8020db6:	425b      	neglt	r3, r3
 8020db8:	f042 0202 	orrlt.w	r2, r2, #2
 8020dbc:	9307      	strge	r3, [sp, #28]
 8020dbe:	9307      	strlt	r3, [sp, #28]
 8020dc0:	bfb8      	it	lt
 8020dc2:	9204      	strlt	r2, [sp, #16]
 8020dc4:	7823      	ldrb	r3, [r4, #0]
 8020dc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8020dc8:	d10a      	bne.n	8020de0 <_svfiprintf_r+0x130>
 8020dca:	7863      	ldrb	r3, [r4, #1]
 8020dcc:	2b2a      	cmp	r3, #42	@ 0x2a
 8020dce:	d132      	bne.n	8020e36 <_svfiprintf_r+0x186>
 8020dd0:	9b03      	ldr	r3, [sp, #12]
 8020dd2:	1d1a      	adds	r2, r3, #4
 8020dd4:	681b      	ldr	r3, [r3, #0]
 8020dd6:	9203      	str	r2, [sp, #12]
 8020dd8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8020ddc:	3402      	adds	r4, #2
 8020dde:	9305      	str	r3, [sp, #20]
 8020de0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8020ea4 <_svfiprintf_r+0x1f4>
 8020de4:	7821      	ldrb	r1, [r4, #0]
 8020de6:	2203      	movs	r2, #3
 8020de8:	4650      	mov	r0, sl
 8020dea:	f7df fa11 	bl	8000210 <memchr>
 8020dee:	b138      	cbz	r0, 8020e00 <_svfiprintf_r+0x150>
 8020df0:	9b04      	ldr	r3, [sp, #16]
 8020df2:	eba0 000a 	sub.w	r0, r0, sl
 8020df6:	2240      	movs	r2, #64	@ 0x40
 8020df8:	4082      	lsls	r2, r0
 8020dfa:	4313      	orrs	r3, r2
 8020dfc:	3401      	adds	r4, #1
 8020dfe:	9304      	str	r3, [sp, #16]
 8020e00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020e04:	4824      	ldr	r0, [pc, #144]	@ (8020e98 <_svfiprintf_r+0x1e8>)
 8020e06:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020e0a:	2206      	movs	r2, #6
 8020e0c:	f7df fa00 	bl	8000210 <memchr>
 8020e10:	2800      	cmp	r0, #0
 8020e12:	d036      	beq.n	8020e82 <_svfiprintf_r+0x1d2>
 8020e14:	4b21      	ldr	r3, [pc, #132]	@ (8020e9c <_svfiprintf_r+0x1ec>)
 8020e16:	bb1b      	cbnz	r3, 8020e60 <_svfiprintf_r+0x1b0>
 8020e18:	9b03      	ldr	r3, [sp, #12]
 8020e1a:	3307      	adds	r3, #7
 8020e1c:	f023 0307 	bic.w	r3, r3, #7
 8020e20:	3308      	adds	r3, #8
 8020e22:	9303      	str	r3, [sp, #12]
 8020e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020e26:	4433      	add	r3, r6
 8020e28:	9309      	str	r3, [sp, #36]	@ 0x24
 8020e2a:	e76a      	b.n	8020d02 <_svfiprintf_r+0x52>
 8020e2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8020e30:	460c      	mov	r4, r1
 8020e32:	2001      	movs	r0, #1
 8020e34:	e7a8      	b.n	8020d88 <_svfiprintf_r+0xd8>
 8020e36:	2300      	movs	r3, #0
 8020e38:	3401      	adds	r4, #1
 8020e3a:	9305      	str	r3, [sp, #20]
 8020e3c:	4619      	mov	r1, r3
 8020e3e:	f04f 0c0a 	mov.w	ip, #10
 8020e42:	4620      	mov	r0, r4
 8020e44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020e48:	3a30      	subs	r2, #48	@ 0x30
 8020e4a:	2a09      	cmp	r2, #9
 8020e4c:	d903      	bls.n	8020e56 <_svfiprintf_r+0x1a6>
 8020e4e:	2b00      	cmp	r3, #0
 8020e50:	d0c6      	beq.n	8020de0 <_svfiprintf_r+0x130>
 8020e52:	9105      	str	r1, [sp, #20]
 8020e54:	e7c4      	b.n	8020de0 <_svfiprintf_r+0x130>
 8020e56:	fb0c 2101 	mla	r1, ip, r1, r2
 8020e5a:	4604      	mov	r4, r0
 8020e5c:	2301      	movs	r3, #1
 8020e5e:	e7f0      	b.n	8020e42 <_svfiprintf_r+0x192>
 8020e60:	ab03      	add	r3, sp, #12
 8020e62:	9300      	str	r3, [sp, #0]
 8020e64:	462a      	mov	r2, r5
 8020e66:	4b0e      	ldr	r3, [pc, #56]	@ (8020ea0 <_svfiprintf_r+0x1f0>)
 8020e68:	a904      	add	r1, sp, #16
 8020e6a:	4638      	mov	r0, r7
 8020e6c:	f3af 8000 	nop.w
 8020e70:	1c42      	adds	r2, r0, #1
 8020e72:	4606      	mov	r6, r0
 8020e74:	d1d6      	bne.n	8020e24 <_svfiprintf_r+0x174>
 8020e76:	89ab      	ldrh	r3, [r5, #12]
 8020e78:	065b      	lsls	r3, r3, #25
 8020e7a:	f53f af2d 	bmi.w	8020cd8 <_svfiprintf_r+0x28>
 8020e7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8020e80:	e72c      	b.n	8020cdc <_svfiprintf_r+0x2c>
 8020e82:	ab03      	add	r3, sp, #12
 8020e84:	9300      	str	r3, [sp, #0]
 8020e86:	462a      	mov	r2, r5
 8020e88:	4b05      	ldr	r3, [pc, #20]	@ (8020ea0 <_svfiprintf_r+0x1f0>)
 8020e8a:	a904      	add	r1, sp, #16
 8020e8c:	4638      	mov	r0, r7
 8020e8e:	f000 f879 	bl	8020f84 <_printf_i>
 8020e92:	e7ed      	b.n	8020e70 <_svfiprintf_r+0x1c0>
 8020e94:	08030db6 	.word	0x08030db6
 8020e98:	08030dc0 	.word	0x08030dc0
 8020e9c:	00000000 	.word	0x00000000
 8020ea0:	08020bf9 	.word	0x08020bf9
 8020ea4:	08030dbc 	.word	0x08030dbc

08020ea8 <_printf_common>:
 8020ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020eac:	4616      	mov	r6, r2
 8020eae:	4698      	mov	r8, r3
 8020eb0:	688a      	ldr	r2, [r1, #8]
 8020eb2:	690b      	ldr	r3, [r1, #16]
 8020eb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8020eb8:	4293      	cmp	r3, r2
 8020eba:	bfb8      	it	lt
 8020ebc:	4613      	movlt	r3, r2
 8020ebe:	6033      	str	r3, [r6, #0]
 8020ec0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8020ec4:	4607      	mov	r7, r0
 8020ec6:	460c      	mov	r4, r1
 8020ec8:	b10a      	cbz	r2, 8020ece <_printf_common+0x26>
 8020eca:	3301      	adds	r3, #1
 8020ecc:	6033      	str	r3, [r6, #0]
 8020ece:	6823      	ldr	r3, [r4, #0]
 8020ed0:	0699      	lsls	r1, r3, #26
 8020ed2:	bf42      	ittt	mi
 8020ed4:	6833      	ldrmi	r3, [r6, #0]
 8020ed6:	3302      	addmi	r3, #2
 8020ed8:	6033      	strmi	r3, [r6, #0]
 8020eda:	6825      	ldr	r5, [r4, #0]
 8020edc:	f015 0506 	ands.w	r5, r5, #6
 8020ee0:	d106      	bne.n	8020ef0 <_printf_common+0x48>
 8020ee2:	f104 0a19 	add.w	sl, r4, #25
 8020ee6:	68e3      	ldr	r3, [r4, #12]
 8020ee8:	6832      	ldr	r2, [r6, #0]
 8020eea:	1a9b      	subs	r3, r3, r2
 8020eec:	42ab      	cmp	r3, r5
 8020eee:	dc26      	bgt.n	8020f3e <_printf_common+0x96>
 8020ef0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8020ef4:	6822      	ldr	r2, [r4, #0]
 8020ef6:	3b00      	subs	r3, #0
 8020ef8:	bf18      	it	ne
 8020efa:	2301      	movne	r3, #1
 8020efc:	0692      	lsls	r2, r2, #26
 8020efe:	d42b      	bmi.n	8020f58 <_printf_common+0xb0>
 8020f00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8020f04:	4641      	mov	r1, r8
 8020f06:	4638      	mov	r0, r7
 8020f08:	47c8      	blx	r9
 8020f0a:	3001      	adds	r0, #1
 8020f0c:	d01e      	beq.n	8020f4c <_printf_common+0xa4>
 8020f0e:	6823      	ldr	r3, [r4, #0]
 8020f10:	6922      	ldr	r2, [r4, #16]
 8020f12:	f003 0306 	and.w	r3, r3, #6
 8020f16:	2b04      	cmp	r3, #4
 8020f18:	bf02      	ittt	eq
 8020f1a:	68e5      	ldreq	r5, [r4, #12]
 8020f1c:	6833      	ldreq	r3, [r6, #0]
 8020f1e:	1aed      	subeq	r5, r5, r3
 8020f20:	68a3      	ldr	r3, [r4, #8]
 8020f22:	bf0c      	ite	eq
 8020f24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020f28:	2500      	movne	r5, #0
 8020f2a:	4293      	cmp	r3, r2
 8020f2c:	bfc4      	itt	gt
 8020f2e:	1a9b      	subgt	r3, r3, r2
 8020f30:	18ed      	addgt	r5, r5, r3
 8020f32:	2600      	movs	r6, #0
 8020f34:	341a      	adds	r4, #26
 8020f36:	42b5      	cmp	r5, r6
 8020f38:	d11a      	bne.n	8020f70 <_printf_common+0xc8>
 8020f3a:	2000      	movs	r0, #0
 8020f3c:	e008      	b.n	8020f50 <_printf_common+0xa8>
 8020f3e:	2301      	movs	r3, #1
 8020f40:	4652      	mov	r2, sl
 8020f42:	4641      	mov	r1, r8
 8020f44:	4638      	mov	r0, r7
 8020f46:	47c8      	blx	r9
 8020f48:	3001      	adds	r0, #1
 8020f4a:	d103      	bne.n	8020f54 <_printf_common+0xac>
 8020f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8020f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020f54:	3501      	adds	r5, #1
 8020f56:	e7c6      	b.n	8020ee6 <_printf_common+0x3e>
 8020f58:	18e1      	adds	r1, r4, r3
 8020f5a:	1c5a      	adds	r2, r3, #1
 8020f5c:	2030      	movs	r0, #48	@ 0x30
 8020f5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8020f62:	4422      	add	r2, r4
 8020f64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8020f68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8020f6c:	3302      	adds	r3, #2
 8020f6e:	e7c7      	b.n	8020f00 <_printf_common+0x58>
 8020f70:	2301      	movs	r3, #1
 8020f72:	4622      	mov	r2, r4
 8020f74:	4641      	mov	r1, r8
 8020f76:	4638      	mov	r0, r7
 8020f78:	47c8      	blx	r9
 8020f7a:	3001      	adds	r0, #1
 8020f7c:	d0e6      	beq.n	8020f4c <_printf_common+0xa4>
 8020f7e:	3601      	adds	r6, #1
 8020f80:	e7d9      	b.n	8020f36 <_printf_common+0x8e>
	...

08020f84 <_printf_i>:
 8020f84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8020f88:	7e0f      	ldrb	r7, [r1, #24]
 8020f8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8020f8c:	2f78      	cmp	r7, #120	@ 0x78
 8020f8e:	4691      	mov	r9, r2
 8020f90:	4680      	mov	r8, r0
 8020f92:	460c      	mov	r4, r1
 8020f94:	469a      	mov	sl, r3
 8020f96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8020f9a:	d807      	bhi.n	8020fac <_printf_i+0x28>
 8020f9c:	2f62      	cmp	r7, #98	@ 0x62
 8020f9e:	d80a      	bhi.n	8020fb6 <_printf_i+0x32>
 8020fa0:	2f00      	cmp	r7, #0
 8020fa2:	f000 80d1 	beq.w	8021148 <_printf_i+0x1c4>
 8020fa6:	2f58      	cmp	r7, #88	@ 0x58
 8020fa8:	f000 80b8 	beq.w	802111c <_printf_i+0x198>
 8020fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8020fb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8020fb4:	e03a      	b.n	802102c <_printf_i+0xa8>
 8020fb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8020fba:	2b15      	cmp	r3, #21
 8020fbc:	d8f6      	bhi.n	8020fac <_printf_i+0x28>
 8020fbe:	a101      	add	r1, pc, #4	@ (adr r1, 8020fc4 <_printf_i+0x40>)
 8020fc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8020fc4:	0802101d 	.word	0x0802101d
 8020fc8:	08021031 	.word	0x08021031
 8020fcc:	08020fad 	.word	0x08020fad
 8020fd0:	08020fad 	.word	0x08020fad
 8020fd4:	08020fad 	.word	0x08020fad
 8020fd8:	08020fad 	.word	0x08020fad
 8020fdc:	08021031 	.word	0x08021031
 8020fe0:	08020fad 	.word	0x08020fad
 8020fe4:	08020fad 	.word	0x08020fad
 8020fe8:	08020fad 	.word	0x08020fad
 8020fec:	08020fad 	.word	0x08020fad
 8020ff0:	0802112f 	.word	0x0802112f
 8020ff4:	0802105b 	.word	0x0802105b
 8020ff8:	080210e9 	.word	0x080210e9
 8020ffc:	08020fad 	.word	0x08020fad
 8021000:	08020fad 	.word	0x08020fad
 8021004:	08021151 	.word	0x08021151
 8021008:	08020fad 	.word	0x08020fad
 802100c:	0802105b 	.word	0x0802105b
 8021010:	08020fad 	.word	0x08020fad
 8021014:	08020fad 	.word	0x08020fad
 8021018:	080210f1 	.word	0x080210f1
 802101c:	6833      	ldr	r3, [r6, #0]
 802101e:	1d1a      	adds	r2, r3, #4
 8021020:	681b      	ldr	r3, [r3, #0]
 8021022:	6032      	str	r2, [r6, #0]
 8021024:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8021028:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 802102c:	2301      	movs	r3, #1
 802102e:	e09c      	b.n	802116a <_printf_i+0x1e6>
 8021030:	6833      	ldr	r3, [r6, #0]
 8021032:	6820      	ldr	r0, [r4, #0]
 8021034:	1d19      	adds	r1, r3, #4
 8021036:	6031      	str	r1, [r6, #0]
 8021038:	0606      	lsls	r6, r0, #24
 802103a:	d501      	bpl.n	8021040 <_printf_i+0xbc>
 802103c:	681d      	ldr	r5, [r3, #0]
 802103e:	e003      	b.n	8021048 <_printf_i+0xc4>
 8021040:	0645      	lsls	r5, r0, #25
 8021042:	d5fb      	bpl.n	802103c <_printf_i+0xb8>
 8021044:	f9b3 5000 	ldrsh.w	r5, [r3]
 8021048:	2d00      	cmp	r5, #0
 802104a:	da03      	bge.n	8021054 <_printf_i+0xd0>
 802104c:	232d      	movs	r3, #45	@ 0x2d
 802104e:	426d      	negs	r5, r5
 8021050:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021054:	4858      	ldr	r0, [pc, #352]	@ (80211b8 <_printf_i+0x234>)
 8021056:	230a      	movs	r3, #10
 8021058:	e011      	b.n	802107e <_printf_i+0xfa>
 802105a:	6821      	ldr	r1, [r4, #0]
 802105c:	6833      	ldr	r3, [r6, #0]
 802105e:	0608      	lsls	r0, r1, #24
 8021060:	f853 5b04 	ldr.w	r5, [r3], #4
 8021064:	d402      	bmi.n	802106c <_printf_i+0xe8>
 8021066:	0649      	lsls	r1, r1, #25
 8021068:	bf48      	it	mi
 802106a:	b2ad      	uxthmi	r5, r5
 802106c:	2f6f      	cmp	r7, #111	@ 0x6f
 802106e:	4852      	ldr	r0, [pc, #328]	@ (80211b8 <_printf_i+0x234>)
 8021070:	6033      	str	r3, [r6, #0]
 8021072:	bf14      	ite	ne
 8021074:	230a      	movne	r3, #10
 8021076:	2308      	moveq	r3, #8
 8021078:	2100      	movs	r1, #0
 802107a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 802107e:	6866      	ldr	r6, [r4, #4]
 8021080:	60a6      	str	r6, [r4, #8]
 8021082:	2e00      	cmp	r6, #0
 8021084:	db05      	blt.n	8021092 <_printf_i+0x10e>
 8021086:	6821      	ldr	r1, [r4, #0]
 8021088:	432e      	orrs	r6, r5
 802108a:	f021 0104 	bic.w	r1, r1, #4
 802108e:	6021      	str	r1, [r4, #0]
 8021090:	d04b      	beq.n	802112a <_printf_i+0x1a6>
 8021092:	4616      	mov	r6, r2
 8021094:	fbb5 f1f3 	udiv	r1, r5, r3
 8021098:	fb03 5711 	mls	r7, r3, r1, r5
 802109c:	5dc7      	ldrb	r7, [r0, r7]
 802109e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80210a2:	462f      	mov	r7, r5
 80210a4:	42bb      	cmp	r3, r7
 80210a6:	460d      	mov	r5, r1
 80210a8:	d9f4      	bls.n	8021094 <_printf_i+0x110>
 80210aa:	2b08      	cmp	r3, #8
 80210ac:	d10b      	bne.n	80210c6 <_printf_i+0x142>
 80210ae:	6823      	ldr	r3, [r4, #0]
 80210b0:	07df      	lsls	r7, r3, #31
 80210b2:	d508      	bpl.n	80210c6 <_printf_i+0x142>
 80210b4:	6923      	ldr	r3, [r4, #16]
 80210b6:	6861      	ldr	r1, [r4, #4]
 80210b8:	4299      	cmp	r1, r3
 80210ba:	bfde      	ittt	le
 80210bc:	2330      	movle	r3, #48	@ 0x30
 80210be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80210c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80210c6:	1b92      	subs	r2, r2, r6
 80210c8:	6122      	str	r2, [r4, #16]
 80210ca:	f8cd a000 	str.w	sl, [sp]
 80210ce:	464b      	mov	r3, r9
 80210d0:	aa03      	add	r2, sp, #12
 80210d2:	4621      	mov	r1, r4
 80210d4:	4640      	mov	r0, r8
 80210d6:	f7ff fee7 	bl	8020ea8 <_printf_common>
 80210da:	3001      	adds	r0, #1
 80210dc:	d14a      	bne.n	8021174 <_printf_i+0x1f0>
 80210de:	f04f 30ff 	mov.w	r0, #4294967295
 80210e2:	b004      	add	sp, #16
 80210e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80210e8:	6823      	ldr	r3, [r4, #0]
 80210ea:	f043 0320 	orr.w	r3, r3, #32
 80210ee:	6023      	str	r3, [r4, #0]
 80210f0:	4832      	ldr	r0, [pc, #200]	@ (80211bc <_printf_i+0x238>)
 80210f2:	2778      	movs	r7, #120	@ 0x78
 80210f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80210f8:	6823      	ldr	r3, [r4, #0]
 80210fa:	6831      	ldr	r1, [r6, #0]
 80210fc:	061f      	lsls	r7, r3, #24
 80210fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8021102:	d402      	bmi.n	802110a <_printf_i+0x186>
 8021104:	065f      	lsls	r7, r3, #25
 8021106:	bf48      	it	mi
 8021108:	b2ad      	uxthmi	r5, r5
 802110a:	6031      	str	r1, [r6, #0]
 802110c:	07d9      	lsls	r1, r3, #31
 802110e:	bf44      	itt	mi
 8021110:	f043 0320 	orrmi.w	r3, r3, #32
 8021114:	6023      	strmi	r3, [r4, #0]
 8021116:	b11d      	cbz	r5, 8021120 <_printf_i+0x19c>
 8021118:	2310      	movs	r3, #16
 802111a:	e7ad      	b.n	8021078 <_printf_i+0xf4>
 802111c:	4826      	ldr	r0, [pc, #152]	@ (80211b8 <_printf_i+0x234>)
 802111e:	e7e9      	b.n	80210f4 <_printf_i+0x170>
 8021120:	6823      	ldr	r3, [r4, #0]
 8021122:	f023 0320 	bic.w	r3, r3, #32
 8021126:	6023      	str	r3, [r4, #0]
 8021128:	e7f6      	b.n	8021118 <_printf_i+0x194>
 802112a:	4616      	mov	r6, r2
 802112c:	e7bd      	b.n	80210aa <_printf_i+0x126>
 802112e:	6833      	ldr	r3, [r6, #0]
 8021130:	6825      	ldr	r5, [r4, #0]
 8021132:	6961      	ldr	r1, [r4, #20]
 8021134:	1d18      	adds	r0, r3, #4
 8021136:	6030      	str	r0, [r6, #0]
 8021138:	062e      	lsls	r6, r5, #24
 802113a:	681b      	ldr	r3, [r3, #0]
 802113c:	d501      	bpl.n	8021142 <_printf_i+0x1be>
 802113e:	6019      	str	r1, [r3, #0]
 8021140:	e002      	b.n	8021148 <_printf_i+0x1c4>
 8021142:	0668      	lsls	r0, r5, #25
 8021144:	d5fb      	bpl.n	802113e <_printf_i+0x1ba>
 8021146:	8019      	strh	r1, [r3, #0]
 8021148:	2300      	movs	r3, #0
 802114a:	6123      	str	r3, [r4, #16]
 802114c:	4616      	mov	r6, r2
 802114e:	e7bc      	b.n	80210ca <_printf_i+0x146>
 8021150:	6833      	ldr	r3, [r6, #0]
 8021152:	1d1a      	adds	r2, r3, #4
 8021154:	6032      	str	r2, [r6, #0]
 8021156:	681e      	ldr	r6, [r3, #0]
 8021158:	6862      	ldr	r2, [r4, #4]
 802115a:	2100      	movs	r1, #0
 802115c:	4630      	mov	r0, r6
 802115e:	f7df f857 	bl	8000210 <memchr>
 8021162:	b108      	cbz	r0, 8021168 <_printf_i+0x1e4>
 8021164:	1b80      	subs	r0, r0, r6
 8021166:	6060      	str	r0, [r4, #4]
 8021168:	6863      	ldr	r3, [r4, #4]
 802116a:	6123      	str	r3, [r4, #16]
 802116c:	2300      	movs	r3, #0
 802116e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8021172:	e7aa      	b.n	80210ca <_printf_i+0x146>
 8021174:	6923      	ldr	r3, [r4, #16]
 8021176:	4632      	mov	r2, r6
 8021178:	4649      	mov	r1, r9
 802117a:	4640      	mov	r0, r8
 802117c:	47d0      	blx	sl
 802117e:	3001      	adds	r0, #1
 8021180:	d0ad      	beq.n	80210de <_printf_i+0x15a>
 8021182:	6823      	ldr	r3, [r4, #0]
 8021184:	079b      	lsls	r3, r3, #30
 8021186:	d413      	bmi.n	80211b0 <_printf_i+0x22c>
 8021188:	68e0      	ldr	r0, [r4, #12]
 802118a:	9b03      	ldr	r3, [sp, #12]
 802118c:	4298      	cmp	r0, r3
 802118e:	bfb8      	it	lt
 8021190:	4618      	movlt	r0, r3
 8021192:	e7a6      	b.n	80210e2 <_printf_i+0x15e>
 8021194:	2301      	movs	r3, #1
 8021196:	4632      	mov	r2, r6
 8021198:	4649      	mov	r1, r9
 802119a:	4640      	mov	r0, r8
 802119c:	47d0      	blx	sl
 802119e:	3001      	adds	r0, #1
 80211a0:	d09d      	beq.n	80210de <_printf_i+0x15a>
 80211a2:	3501      	adds	r5, #1
 80211a4:	68e3      	ldr	r3, [r4, #12]
 80211a6:	9903      	ldr	r1, [sp, #12]
 80211a8:	1a5b      	subs	r3, r3, r1
 80211aa:	42ab      	cmp	r3, r5
 80211ac:	dcf2      	bgt.n	8021194 <_printf_i+0x210>
 80211ae:	e7eb      	b.n	8021188 <_printf_i+0x204>
 80211b0:	2500      	movs	r5, #0
 80211b2:	f104 0619 	add.w	r6, r4, #25
 80211b6:	e7f5      	b.n	80211a4 <_printf_i+0x220>
 80211b8:	08030dc7 	.word	0x08030dc7
 80211bc:	08030dd8 	.word	0x08030dd8

080211c0 <__sflush_r>:
 80211c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80211c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80211c8:	0716      	lsls	r6, r2, #28
 80211ca:	4605      	mov	r5, r0
 80211cc:	460c      	mov	r4, r1
 80211ce:	d454      	bmi.n	802127a <__sflush_r+0xba>
 80211d0:	684b      	ldr	r3, [r1, #4]
 80211d2:	2b00      	cmp	r3, #0
 80211d4:	dc02      	bgt.n	80211dc <__sflush_r+0x1c>
 80211d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80211d8:	2b00      	cmp	r3, #0
 80211da:	dd48      	ble.n	802126e <__sflush_r+0xae>
 80211dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80211de:	2e00      	cmp	r6, #0
 80211e0:	d045      	beq.n	802126e <__sflush_r+0xae>
 80211e2:	2300      	movs	r3, #0
 80211e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80211e8:	682f      	ldr	r7, [r5, #0]
 80211ea:	6a21      	ldr	r1, [r4, #32]
 80211ec:	602b      	str	r3, [r5, #0]
 80211ee:	d030      	beq.n	8021252 <__sflush_r+0x92>
 80211f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80211f2:	89a3      	ldrh	r3, [r4, #12]
 80211f4:	0759      	lsls	r1, r3, #29
 80211f6:	d505      	bpl.n	8021204 <__sflush_r+0x44>
 80211f8:	6863      	ldr	r3, [r4, #4]
 80211fa:	1ad2      	subs	r2, r2, r3
 80211fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80211fe:	b10b      	cbz	r3, 8021204 <__sflush_r+0x44>
 8021200:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8021202:	1ad2      	subs	r2, r2, r3
 8021204:	2300      	movs	r3, #0
 8021206:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021208:	6a21      	ldr	r1, [r4, #32]
 802120a:	4628      	mov	r0, r5
 802120c:	47b0      	blx	r6
 802120e:	1c43      	adds	r3, r0, #1
 8021210:	89a3      	ldrh	r3, [r4, #12]
 8021212:	d106      	bne.n	8021222 <__sflush_r+0x62>
 8021214:	6829      	ldr	r1, [r5, #0]
 8021216:	291d      	cmp	r1, #29
 8021218:	d82b      	bhi.n	8021272 <__sflush_r+0xb2>
 802121a:	4a2a      	ldr	r2, [pc, #168]	@ (80212c4 <__sflush_r+0x104>)
 802121c:	40ca      	lsrs	r2, r1
 802121e:	07d6      	lsls	r6, r2, #31
 8021220:	d527      	bpl.n	8021272 <__sflush_r+0xb2>
 8021222:	2200      	movs	r2, #0
 8021224:	6062      	str	r2, [r4, #4]
 8021226:	04d9      	lsls	r1, r3, #19
 8021228:	6922      	ldr	r2, [r4, #16]
 802122a:	6022      	str	r2, [r4, #0]
 802122c:	d504      	bpl.n	8021238 <__sflush_r+0x78>
 802122e:	1c42      	adds	r2, r0, #1
 8021230:	d101      	bne.n	8021236 <__sflush_r+0x76>
 8021232:	682b      	ldr	r3, [r5, #0]
 8021234:	b903      	cbnz	r3, 8021238 <__sflush_r+0x78>
 8021236:	6560      	str	r0, [r4, #84]	@ 0x54
 8021238:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802123a:	602f      	str	r7, [r5, #0]
 802123c:	b1b9      	cbz	r1, 802126e <__sflush_r+0xae>
 802123e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8021242:	4299      	cmp	r1, r3
 8021244:	d002      	beq.n	802124c <__sflush_r+0x8c>
 8021246:	4628      	mov	r0, r5
 8021248:	f7ff fc84 	bl	8020b54 <_free_r>
 802124c:	2300      	movs	r3, #0
 802124e:	6363      	str	r3, [r4, #52]	@ 0x34
 8021250:	e00d      	b.n	802126e <__sflush_r+0xae>
 8021252:	2301      	movs	r3, #1
 8021254:	4628      	mov	r0, r5
 8021256:	47b0      	blx	r6
 8021258:	4602      	mov	r2, r0
 802125a:	1c50      	adds	r0, r2, #1
 802125c:	d1c9      	bne.n	80211f2 <__sflush_r+0x32>
 802125e:	682b      	ldr	r3, [r5, #0]
 8021260:	2b00      	cmp	r3, #0
 8021262:	d0c6      	beq.n	80211f2 <__sflush_r+0x32>
 8021264:	2b1d      	cmp	r3, #29
 8021266:	d001      	beq.n	802126c <__sflush_r+0xac>
 8021268:	2b16      	cmp	r3, #22
 802126a:	d11e      	bne.n	80212aa <__sflush_r+0xea>
 802126c:	602f      	str	r7, [r5, #0]
 802126e:	2000      	movs	r0, #0
 8021270:	e022      	b.n	80212b8 <__sflush_r+0xf8>
 8021272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8021276:	b21b      	sxth	r3, r3
 8021278:	e01b      	b.n	80212b2 <__sflush_r+0xf2>
 802127a:	690f      	ldr	r7, [r1, #16]
 802127c:	2f00      	cmp	r7, #0
 802127e:	d0f6      	beq.n	802126e <__sflush_r+0xae>
 8021280:	0793      	lsls	r3, r2, #30
 8021282:	680e      	ldr	r6, [r1, #0]
 8021284:	bf08      	it	eq
 8021286:	694b      	ldreq	r3, [r1, #20]
 8021288:	600f      	str	r7, [r1, #0]
 802128a:	bf18      	it	ne
 802128c:	2300      	movne	r3, #0
 802128e:	eba6 0807 	sub.w	r8, r6, r7
 8021292:	608b      	str	r3, [r1, #8]
 8021294:	f1b8 0f00 	cmp.w	r8, #0
 8021298:	dde9      	ble.n	802126e <__sflush_r+0xae>
 802129a:	6a21      	ldr	r1, [r4, #32]
 802129c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 802129e:	4643      	mov	r3, r8
 80212a0:	463a      	mov	r2, r7
 80212a2:	4628      	mov	r0, r5
 80212a4:	47b0      	blx	r6
 80212a6:	2800      	cmp	r0, #0
 80212a8:	dc08      	bgt.n	80212bc <__sflush_r+0xfc>
 80212aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80212ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80212b2:	81a3      	strh	r3, [r4, #12]
 80212b4:	f04f 30ff 	mov.w	r0, #4294967295
 80212b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80212bc:	4407      	add	r7, r0
 80212be:	eba8 0800 	sub.w	r8, r8, r0
 80212c2:	e7e7      	b.n	8021294 <__sflush_r+0xd4>
 80212c4:	20400001 	.word	0x20400001

080212c8 <_fflush_r>:
 80212c8:	b538      	push	{r3, r4, r5, lr}
 80212ca:	690b      	ldr	r3, [r1, #16]
 80212cc:	4605      	mov	r5, r0
 80212ce:	460c      	mov	r4, r1
 80212d0:	b913      	cbnz	r3, 80212d8 <_fflush_r+0x10>
 80212d2:	2500      	movs	r5, #0
 80212d4:	4628      	mov	r0, r5
 80212d6:	bd38      	pop	{r3, r4, r5, pc}
 80212d8:	b118      	cbz	r0, 80212e2 <_fflush_r+0x1a>
 80212da:	6a03      	ldr	r3, [r0, #32]
 80212dc:	b90b      	cbnz	r3, 80212e2 <_fflush_r+0x1a>
 80212de:	f7ff fa39 	bl	8020754 <__sinit>
 80212e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80212e6:	2b00      	cmp	r3, #0
 80212e8:	d0f3      	beq.n	80212d2 <_fflush_r+0xa>
 80212ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80212ec:	07d0      	lsls	r0, r2, #31
 80212ee:	d404      	bmi.n	80212fa <_fflush_r+0x32>
 80212f0:	0599      	lsls	r1, r3, #22
 80212f2:	d402      	bmi.n	80212fa <_fflush_r+0x32>
 80212f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80212f6:	f7ff fbfe 	bl	8020af6 <__retarget_lock_acquire_recursive>
 80212fa:	4628      	mov	r0, r5
 80212fc:	4621      	mov	r1, r4
 80212fe:	f7ff ff5f 	bl	80211c0 <__sflush_r>
 8021302:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021304:	07da      	lsls	r2, r3, #31
 8021306:	4605      	mov	r5, r0
 8021308:	d4e4      	bmi.n	80212d4 <_fflush_r+0xc>
 802130a:	89a3      	ldrh	r3, [r4, #12]
 802130c:	059b      	lsls	r3, r3, #22
 802130e:	d4e1      	bmi.n	80212d4 <_fflush_r+0xc>
 8021310:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021312:	f7ff fbf1 	bl	8020af8 <__retarget_lock_release_recursive>
 8021316:	e7dd      	b.n	80212d4 <_fflush_r+0xc>

08021318 <fiprintf>:
 8021318:	b40e      	push	{r1, r2, r3}
 802131a:	b503      	push	{r0, r1, lr}
 802131c:	4601      	mov	r1, r0
 802131e:	ab03      	add	r3, sp, #12
 8021320:	4805      	ldr	r0, [pc, #20]	@ (8021338 <fiprintf+0x20>)
 8021322:	f853 2b04 	ldr.w	r2, [r3], #4
 8021326:	6800      	ldr	r0, [r0, #0]
 8021328:	9301      	str	r3, [sp, #4]
 802132a:	f000 f851 	bl	80213d0 <_vfiprintf_r>
 802132e:	b002      	add	sp, #8
 8021330:	f85d eb04 	ldr.w	lr, [sp], #4
 8021334:	b003      	add	sp, #12
 8021336:	4770      	bx	lr
 8021338:	20000954 	.word	0x20000954

0802133c <memmove>:
 802133c:	4288      	cmp	r0, r1
 802133e:	b510      	push	{r4, lr}
 8021340:	eb01 0402 	add.w	r4, r1, r2
 8021344:	d902      	bls.n	802134c <memmove+0x10>
 8021346:	4284      	cmp	r4, r0
 8021348:	4623      	mov	r3, r4
 802134a:	d807      	bhi.n	802135c <memmove+0x20>
 802134c:	1e43      	subs	r3, r0, #1
 802134e:	42a1      	cmp	r1, r4
 8021350:	d008      	beq.n	8021364 <memmove+0x28>
 8021352:	f811 2b01 	ldrb.w	r2, [r1], #1
 8021356:	f803 2f01 	strb.w	r2, [r3, #1]!
 802135a:	e7f8      	b.n	802134e <memmove+0x12>
 802135c:	4402      	add	r2, r0
 802135e:	4601      	mov	r1, r0
 8021360:	428a      	cmp	r2, r1
 8021362:	d100      	bne.n	8021366 <memmove+0x2a>
 8021364:	bd10      	pop	{r4, pc}
 8021366:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802136a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802136e:	e7f7      	b.n	8021360 <memmove+0x24>

08021370 <abort>:
 8021370:	b508      	push	{r3, lr}
 8021372:	2006      	movs	r0, #6
 8021374:	f000 fa00 	bl	8021778 <raise>
 8021378:	2001      	movs	r0, #1
 802137a:	f001 fd7b 	bl	8022e74 <_exit>

0802137e <__sfputc_r>:
 802137e:	6893      	ldr	r3, [r2, #8]
 8021380:	3b01      	subs	r3, #1
 8021382:	2b00      	cmp	r3, #0
 8021384:	b410      	push	{r4}
 8021386:	6093      	str	r3, [r2, #8]
 8021388:	da08      	bge.n	802139c <__sfputc_r+0x1e>
 802138a:	6994      	ldr	r4, [r2, #24]
 802138c:	42a3      	cmp	r3, r4
 802138e:	db01      	blt.n	8021394 <__sfputc_r+0x16>
 8021390:	290a      	cmp	r1, #10
 8021392:	d103      	bne.n	802139c <__sfputc_r+0x1e>
 8021394:	f85d 4b04 	ldr.w	r4, [sp], #4
 8021398:	f000 b932 	b.w	8021600 <__swbuf_r>
 802139c:	6813      	ldr	r3, [r2, #0]
 802139e:	1c58      	adds	r0, r3, #1
 80213a0:	6010      	str	r0, [r2, #0]
 80213a2:	7019      	strb	r1, [r3, #0]
 80213a4:	4608      	mov	r0, r1
 80213a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80213aa:	4770      	bx	lr

080213ac <__sfputs_r>:
 80213ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80213ae:	4606      	mov	r6, r0
 80213b0:	460f      	mov	r7, r1
 80213b2:	4614      	mov	r4, r2
 80213b4:	18d5      	adds	r5, r2, r3
 80213b6:	42ac      	cmp	r4, r5
 80213b8:	d101      	bne.n	80213be <__sfputs_r+0x12>
 80213ba:	2000      	movs	r0, #0
 80213bc:	e007      	b.n	80213ce <__sfputs_r+0x22>
 80213be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80213c2:	463a      	mov	r2, r7
 80213c4:	4630      	mov	r0, r6
 80213c6:	f7ff ffda 	bl	802137e <__sfputc_r>
 80213ca:	1c43      	adds	r3, r0, #1
 80213cc:	d1f3      	bne.n	80213b6 <__sfputs_r+0xa>
 80213ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080213d0 <_vfiprintf_r>:
 80213d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80213d4:	460d      	mov	r5, r1
 80213d6:	b09d      	sub	sp, #116	@ 0x74
 80213d8:	4614      	mov	r4, r2
 80213da:	4698      	mov	r8, r3
 80213dc:	4606      	mov	r6, r0
 80213de:	b118      	cbz	r0, 80213e8 <_vfiprintf_r+0x18>
 80213e0:	6a03      	ldr	r3, [r0, #32]
 80213e2:	b90b      	cbnz	r3, 80213e8 <_vfiprintf_r+0x18>
 80213e4:	f7ff f9b6 	bl	8020754 <__sinit>
 80213e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80213ea:	07d9      	lsls	r1, r3, #31
 80213ec:	d405      	bmi.n	80213fa <_vfiprintf_r+0x2a>
 80213ee:	89ab      	ldrh	r3, [r5, #12]
 80213f0:	059a      	lsls	r2, r3, #22
 80213f2:	d402      	bmi.n	80213fa <_vfiprintf_r+0x2a>
 80213f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80213f6:	f7ff fb7e 	bl	8020af6 <__retarget_lock_acquire_recursive>
 80213fa:	89ab      	ldrh	r3, [r5, #12]
 80213fc:	071b      	lsls	r3, r3, #28
 80213fe:	d501      	bpl.n	8021404 <_vfiprintf_r+0x34>
 8021400:	692b      	ldr	r3, [r5, #16]
 8021402:	b99b      	cbnz	r3, 802142c <_vfiprintf_r+0x5c>
 8021404:	4629      	mov	r1, r5
 8021406:	4630      	mov	r0, r6
 8021408:	f000 f938 	bl	802167c <__swsetup_r>
 802140c:	b170      	cbz	r0, 802142c <_vfiprintf_r+0x5c>
 802140e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8021410:	07dc      	lsls	r4, r3, #31
 8021412:	d504      	bpl.n	802141e <_vfiprintf_r+0x4e>
 8021414:	f04f 30ff 	mov.w	r0, #4294967295
 8021418:	b01d      	add	sp, #116	@ 0x74
 802141a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802141e:	89ab      	ldrh	r3, [r5, #12]
 8021420:	0598      	lsls	r0, r3, #22
 8021422:	d4f7      	bmi.n	8021414 <_vfiprintf_r+0x44>
 8021424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8021426:	f7ff fb67 	bl	8020af8 <__retarget_lock_release_recursive>
 802142a:	e7f3      	b.n	8021414 <_vfiprintf_r+0x44>
 802142c:	2300      	movs	r3, #0
 802142e:	9309      	str	r3, [sp, #36]	@ 0x24
 8021430:	2320      	movs	r3, #32
 8021432:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8021436:	f8cd 800c 	str.w	r8, [sp, #12]
 802143a:	2330      	movs	r3, #48	@ 0x30
 802143c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80215ec <_vfiprintf_r+0x21c>
 8021440:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8021444:	f04f 0901 	mov.w	r9, #1
 8021448:	4623      	mov	r3, r4
 802144a:	469a      	mov	sl, r3
 802144c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8021450:	b10a      	cbz	r2, 8021456 <_vfiprintf_r+0x86>
 8021452:	2a25      	cmp	r2, #37	@ 0x25
 8021454:	d1f9      	bne.n	802144a <_vfiprintf_r+0x7a>
 8021456:	ebba 0b04 	subs.w	fp, sl, r4
 802145a:	d00b      	beq.n	8021474 <_vfiprintf_r+0xa4>
 802145c:	465b      	mov	r3, fp
 802145e:	4622      	mov	r2, r4
 8021460:	4629      	mov	r1, r5
 8021462:	4630      	mov	r0, r6
 8021464:	f7ff ffa2 	bl	80213ac <__sfputs_r>
 8021468:	3001      	adds	r0, #1
 802146a:	f000 80a7 	beq.w	80215bc <_vfiprintf_r+0x1ec>
 802146e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021470:	445a      	add	r2, fp
 8021472:	9209      	str	r2, [sp, #36]	@ 0x24
 8021474:	f89a 3000 	ldrb.w	r3, [sl]
 8021478:	2b00      	cmp	r3, #0
 802147a:	f000 809f 	beq.w	80215bc <_vfiprintf_r+0x1ec>
 802147e:	2300      	movs	r3, #0
 8021480:	f04f 32ff 	mov.w	r2, #4294967295
 8021484:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021488:	f10a 0a01 	add.w	sl, sl, #1
 802148c:	9304      	str	r3, [sp, #16]
 802148e:	9307      	str	r3, [sp, #28]
 8021490:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8021494:	931a      	str	r3, [sp, #104]	@ 0x68
 8021496:	4654      	mov	r4, sl
 8021498:	2205      	movs	r2, #5
 802149a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802149e:	4853      	ldr	r0, [pc, #332]	@ (80215ec <_vfiprintf_r+0x21c>)
 80214a0:	f7de feb6 	bl	8000210 <memchr>
 80214a4:	9a04      	ldr	r2, [sp, #16]
 80214a6:	b9d8      	cbnz	r0, 80214e0 <_vfiprintf_r+0x110>
 80214a8:	06d1      	lsls	r1, r2, #27
 80214aa:	bf44      	itt	mi
 80214ac:	2320      	movmi	r3, #32
 80214ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80214b2:	0713      	lsls	r3, r2, #28
 80214b4:	bf44      	itt	mi
 80214b6:	232b      	movmi	r3, #43	@ 0x2b
 80214b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80214bc:	f89a 3000 	ldrb.w	r3, [sl]
 80214c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80214c2:	d015      	beq.n	80214f0 <_vfiprintf_r+0x120>
 80214c4:	9a07      	ldr	r2, [sp, #28]
 80214c6:	4654      	mov	r4, sl
 80214c8:	2000      	movs	r0, #0
 80214ca:	f04f 0c0a 	mov.w	ip, #10
 80214ce:	4621      	mov	r1, r4
 80214d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80214d4:	3b30      	subs	r3, #48	@ 0x30
 80214d6:	2b09      	cmp	r3, #9
 80214d8:	d94b      	bls.n	8021572 <_vfiprintf_r+0x1a2>
 80214da:	b1b0      	cbz	r0, 802150a <_vfiprintf_r+0x13a>
 80214dc:	9207      	str	r2, [sp, #28]
 80214de:	e014      	b.n	802150a <_vfiprintf_r+0x13a>
 80214e0:	eba0 0308 	sub.w	r3, r0, r8
 80214e4:	fa09 f303 	lsl.w	r3, r9, r3
 80214e8:	4313      	orrs	r3, r2
 80214ea:	9304      	str	r3, [sp, #16]
 80214ec:	46a2      	mov	sl, r4
 80214ee:	e7d2      	b.n	8021496 <_vfiprintf_r+0xc6>
 80214f0:	9b03      	ldr	r3, [sp, #12]
 80214f2:	1d19      	adds	r1, r3, #4
 80214f4:	681b      	ldr	r3, [r3, #0]
 80214f6:	9103      	str	r1, [sp, #12]
 80214f8:	2b00      	cmp	r3, #0
 80214fa:	bfbb      	ittet	lt
 80214fc:	425b      	neglt	r3, r3
 80214fe:	f042 0202 	orrlt.w	r2, r2, #2
 8021502:	9307      	strge	r3, [sp, #28]
 8021504:	9307      	strlt	r3, [sp, #28]
 8021506:	bfb8      	it	lt
 8021508:	9204      	strlt	r2, [sp, #16]
 802150a:	7823      	ldrb	r3, [r4, #0]
 802150c:	2b2e      	cmp	r3, #46	@ 0x2e
 802150e:	d10a      	bne.n	8021526 <_vfiprintf_r+0x156>
 8021510:	7863      	ldrb	r3, [r4, #1]
 8021512:	2b2a      	cmp	r3, #42	@ 0x2a
 8021514:	d132      	bne.n	802157c <_vfiprintf_r+0x1ac>
 8021516:	9b03      	ldr	r3, [sp, #12]
 8021518:	1d1a      	adds	r2, r3, #4
 802151a:	681b      	ldr	r3, [r3, #0]
 802151c:	9203      	str	r2, [sp, #12]
 802151e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8021522:	3402      	adds	r4, #2
 8021524:	9305      	str	r3, [sp, #20]
 8021526:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80215fc <_vfiprintf_r+0x22c>
 802152a:	7821      	ldrb	r1, [r4, #0]
 802152c:	2203      	movs	r2, #3
 802152e:	4650      	mov	r0, sl
 8021530:	f7de fe6e 	bl	8000210 <memchr>
 8021534:	b138      	cbz	r0, 8021546 <_vfiprintf_r+0x176>
 8021536:	9b04      	ldr	r3, [sp, #16]
 8021538:	eba0 000a 	sub.w	r0, r0, sl
 802153c:	2240      	movs	r2, #64	@ 0x40
 802153e:	4082      	lsls	r2, r0
 8021540:	4313      	orrs	r3, r2
 8021542:	3401      	adds	r4, #1
 8021544:	9304      	str	r3, [sp, #16]
 8021546:	f814 1b01 	ldrb.w	r1, [r4], #1
 802154a:	4829      	ldr	r0, [pc, #164]	@ (80215f0 <_vfiprintf_r+0x220>)
 802154c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8021550:	2206      	movs	r2, #6
 8021552:	f7de fe5d 	bl	8000210 <memchr>
 8021556:	2800      	cmp	r0, #0
 8021558:	d03f      	beq.n	80215da <_vfiprintf_r+0x20a>
 802155a:	4b26      	ldr	r3, [pc, #152]	@ (80215f4 <_vfiprintf_r+0x224>)
 802155c:	bb1b      	cbnz	r3, 80215a6 <_vfiprintf_r+0x1d6>
 802155e:	9b03      	ldr	r3, [sp, #12]
 8021560:	3307      	adds	r3, #7
 8021562:	f023 0307 	bic.w	r3, r3, #7
 8021566:	3308      	adds	r3, #8
 8021568:	9303      	str	r3, [sp, #12]
 802156a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802156c:	443b      	add	r3, r7
 802156e:	9309      	str	r3, [sp, #36]	@ 0x24
 8021570:	e76a      	b.n	8021448 <_vfiprintf_r+0x78>
 8021572:	fb0c 3202 	mla	r2, ip, r2, r3
 8021576:	460c      	mov	r4, r1
 8021578:	2001      	movs	r0, #1
 802157a:	e7a8      	b.n	80214ce <_vfiprintf_r+0xfe>
 802157c:	2300      	movs	r3, #0
 802157e:	3401      	adds	r4, #1
 8021580:	9305      	str	r3, [sp, #20]
 8021582:	4619      	mov	r1, r3
 8021584:	f04f 0c0a 	mov.w	ip, #10
 8021588:	4620      	mov	r0, r4
 802158a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802158e:	3a30      	subs	r2, #48	@ 0x30
 8021590:	2a09      	cmp	r2, #9
 8021592:	d903      	bls.n	802159c <_vfiprintf_r+0x1cc>
 8021594:	2b00      	cmp	r3, #0
 8021596:	d0c6      	beq.n	8021526 <_vfiprintf_r+0x156>
 8021598:	9105      	str	r1, [sp, #20]
 802159a:	e7c4      	b.n	8021526 <_vfiprintf_r+0x156>
 802159c:	fb0c 2101 	mla	r1, ip, r1, r2
 80215a0:	4604      	mov	r4, r0
 80215a2:	2301      	movs	r3, #1
 80215a4:	e7f0      	b.n	8021588 <_vfiprintf_r+0x1b8>
 80215a6:	ab03      	add	r3, sp, #12
 80215a8:	9300      	str	r3, [sp, #0]
 80215aa:	462a      	mov	r2, r5
 80215ac:	4b12      	ldr	r3, [pc, #72]	@ (80215f8 <_vfiprintf_r+0x228>)
 80215ae:	a904      	add	r1, sp, #16
 80215b0:	4630      	mov	r0, r6
 80215b2:	f3af 8000 	nop.w
 80215b6:	4607      	mov	r7, r0
 80215b8:	1c78      	adds	r0, r7, #1
 80215ba:	d1d6      	bne.n	802156a <_vfiprintf_r+0x19a>
 80215bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80215be:	07d9      	lsls	r1, r3, #31
 80215c0:	d405      	bmi.n	80215ce <_vfiprintf_r+0x1fe>
 80215c2:	89ab      	ldrh	r3, [r5, #12]
 80215c4:	059a      	lsls	r2, r3, #22
 80215c6:	d402      	bmi.n	80215ce <_vfiprintf_r+0x1fe>
 80215c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80215ca:	f7ff fa95 	bl	8020af8 <__retarget_lock_release_recursive>
 80215ce:	89ab      	ldrh	r3, [r5, #12]
 80215d0:	065b      	lsls	r3, r3, #25
 80215d2:	f53f af1f 	bmi.w	8021414 <_vfiprintf_r+0x44>
 80215d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80215d8:	e71e      	b.n	8021418 <_vfiprintf_r+0x48>
 80215da:	ab03      	add	r3, sp, #12
 80215dc:	9300      	str	r3, [sp, #0]
 80215de:	462a      	mov	r2, r5
 80215e0:	4b05      	ldr	r3, [pc, #20]	@ (80215f8 <_vfiprintf_r+0x228>)
 80215e2:	a904      	add	r1, sp, #16
 80215e4:	4630      	mov	r0, r6
 80215e6:	f7ff fccd 	bl	8020f84 <_printf_i>
 80215ea:	e7e4      	b.n	80215b6 <_vfiprintf_r+0x1e6>
 80215ec:	08030db6 	.word	0x08030db6
 80215f0:	08030dc0 	.word	0x08030dc0
 80215f4:	00000000 	.word	0x00000000
 80215f8:	080213ad 	.word	0x080213ad
 80215fc:	08030dbc 	.word	0x08030dbc

08021600 <__swbuf_r>:
 8021600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8021602:	460e      	mov	r6, r1
 8021604:	4614      	mov	r4, r2
 8021606:	4605      	mov	r5, r0
 8021608:	b118      	cbz	r0, 8021612 <__swbuf_r+0x12>
 802160a:	6a03      	ldr	r3, [r0, #32]
 802160c:	b90b      	cbnz	r3, 8021612 <__swbuf_r+0x12>
 802160e:	f7ff f8a1 	bl	8020754 <__sinit>
 8021612:	69a3      	ldr	r3, [r4, #24]
 8021614:	60a3      	str	r3, [r4, #8]
 8021616:	89a3      	ldrh	r3, [r4, #12]
 8021618:	071a      	lsls	r2, r3, #28
 802161a:	d501      	bpl.n	8021620 <__swbuf_r+0x20>
 802161c:	6923      	ldr	r3, [r4, #16]
 802161e:	b943      	cbnz	r3, 8021632 <__swbuf_r+0x32>
 8021620:	4621      	mov	r1, r4
 8021622:	4628      	mov	r0, r5
 8021624:	f000 f82a 	bl	802167c <__swsetup_r>
 8021628:	b118      	cbz	r0, 8021632 <__swbuf_r+0x32>
 802162a:	f04f 37ff 	mov.w	r7, #4294967295
 802162e:	4638      	mov	r0, r7
 8021630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8021632:	6823      	ldr	r3, [r4, #0]
 8021634:	6922      	ldr	r2, [r4, #16]
 8021636:	1a98      	subs	r0, r3, r2
 8021638:	6963      	ldr	r3, [r4, #20]
 802163a:	b2f6      	uxtb	r6, r6
 802163c:	4283      	cmp	r3, r0
 802163e:	4637      	mov	r7, r6
 8021640:	dc05      	bgt.n	802164e <__swbuf_r+0x4e>
 8021642:	4621      	mov	r1, r4
 8021644:	4628      	mov	r0, r5
 8021646:	f7ff fe3f 	bl	80212c8 <_fflush_r>
 802164a:	2800      	cmp	r0, #0
 802164c:	d1ed      	bne.n	802162a <__swbuf_r+0x2a>
 802164e:	68a3      	ldr	r3, [r4, #8]
 8021650:	3b01      	subs	r3, #1
 8021652:	60a3      	str	r3, [r4, #8]
 8021654:	6823      	ldr	r3, [r4, #0]
 8021656:	1c5a      	adds	r2, r3, #1
 8021658:	6022      	str	r2, [r4, #0]
 802165a:	701e      	strb	r6, [r3, #0]
 802165c:	6962      	ldr	r2, [r4, #20]
 802165e:	1c43      	adds	r3, r0, #1
 8021660:	429a      	cmp	r2, r3
 8021662:	d004      	beq.n	802166e <__swbuf_r+0x6e>
 8021664:	89a3      	ldrh	r3, [r4, #12]
 8021666:	07db      	lsls	r3, r3, #31
 8021668:	d5e1      	bpl.n	802162e <__swbuf_r+0x2e>
 802166a:	2e0a      	cmp	r6, #10
 802166c:	d1df      	bne.n	802162e <__swbuf_r+0x2e>
 802166e:	4621      	mov	r1, r4
 8021670:	4628      	mov	r0, r5
 8021672:	f7ff fe29 	bl	80212c8 <_fflush_r>
 8021676:	2800      	cmp	r0, #0
 8021678:	d0d9      	beq.n	802162e <__swbuf_r+0x2e>
 802167a:	e7d6      	b.n	802162a <__swbuf_r+0x2a>

0802167c <__swsetup_r>:
 802167c:	b538      	push	{r3, r4, r5, lr}
 802167e:	4b29      	ldr	r3, [pc, #164]	@ (8021724 <__swsetup_r+0xa8>)
 8021680:	4605      	mov	r5, r0
 8021682:	6818      	ldr	r0, [r3, #0]
 8021684:	460c      	mov	r4, r1
 8021686:	b118      	cbz	r0, 8021690 <__swsetup_r+0x14>
 8021688:	6a03      	ldr	r3, [r0, #32]
 802168a:	b90b      	cbnz	r3, 8021690 <__swsetup_r+0x14>
 802168c:	f7ff f862 	bl	8020754 <__sinit>
 8021690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021694:	0719      	lsls	r1, r3, #28
 8021696:	d422      	bmi.n	80216de <__swsetup_r+0x62>
 8021698:	06da      	lsls	r2, r3, #27
 802169a:	d407      	bmi.n	80216ac <__swsetup_r+0x30>
 802169c:	2209      	movs	r2, #9
 802169e:	602a      	str	r2, [r5, #0]
 80216a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80216a4:	81a3      	strh	r3, [r4, #12]
 80216a6:	f04f 30ff 	mov.w	r0, #4294967295
 80216aa:	e033      	b.n	8021714 <__swsetup_r+0x98>
 80216ac:	0758      	lsls	r0, r3, #29
 80216ae:	d512      	bpl.n	80216d6 <__swsetup_r+0x5a>
 80216b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80216b2:	b141      	cbz	r1, 80216c6 <__swsetup_r+0x4a>
 80216b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80216b8:	4299      	cmp	r1, r3
 80216ba:	d002      	beq.n	80216c2 <__swsetup_r+0x46>
 80216bc:	4628      	mov	r0, r5
 80216be:	f7ff fa49 	bl	8020b54 <_free_r>
 80216c2:	2300      	movs	r3, #0
 80216c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80216c6:	89a3      	ldrh	r3, [r4, #12]
 80216c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80216cc:	81a3      	strh	r3, [r4, #12]
 80216ce:	2300      	movs	r3, #0
 80216d0:	6063      	str	r3, [r4, #4]
 80216d2:	6923      	ldr	r3, [r4, #16]
 80216d4:	6023      	str	r3, [r4, #0]
 80216d6:	89a3      	ldrh	r3, [r4, #12]
 80216d8:	f043 0308 	orr.w	r3, r3, #8
 80216dc:	81a3      	strh	r3, [r4, #12]
 80216de:	6923      	ldr	r3, [r4, #16]
 80216e0:	b94b      	cbnz	r3, 80216f6 <__swsetup_r+0x7a>
 80216e2:	89a3      	ldrh	r3, [r4, #12]
 80216e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80216e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80216ec:	d003      	beq.n	80216f6 <__swsetup_r+0x7a>
 80216ee:	4621      	mov	r1, r4
 80216f0:	4628      	mov	r0, r5
 80216f2:	f000 f883 	bl	80217fc <__smakebuf_r>
 80216f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80216fa:	f013 0201 	ands.w	r2, r3, #1
 80216fe:	d00a      	beq.n	8021716 <__swsetup_r+0x9a>
 8021700:	2200      	movs	r2, #0
 8021702:	60a2      	str	r2, [r4, #8]
 8021704:	6962      	ldr	r2, [r4, #20]
 8021706:	4252      	negs	r2, r2
 8021708:	61a2      	str	r2, [r4, #24]
 802170a:	6922      	ldr	r2, [r4, #16]
 802170c:	b942      	cbnz	r2, 8021720 <__swsetup_r+0xa4>
 802170e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8021712:	d1c5      	bne.n	80216a0 <__swsetup_r+0x24>
 8021714:	bd38      	pop	{r3, r4, r5, pc}
 8021716:	0799      	lsls	r1, r3, #30
 8021718:	bf58      	it	pl
 802171a:	6962      	ldrpl	r2, [r4, #20]
 802171c:	60a2      	str	r2, [r4, #8]
 802171e:	e7f4      	b.n	802170a <__swsetup_r+0x8e>
 8021720:	2000      	movs	r0, #0
 8021722:	e7f7      	b.n	8021714 <__swsetup_r+0x98>
 8021724:	20000954 	.word	0x20000954

08021728 <_raise_r>:
 8021728:	291f      	cmp	r1, #31
 802172a:	b538      	push	{r3, r4, r5, lr}
 802172c:	4605      	mov	r5, r0
 802172e:	460c      	mov	r4, r1
 8021730:	d904      	bls.n	802173c <_raise_r+0x14>
 8021732:	2316      	movs	r3, #22
 8021734:	6003      	str	r3, [r0, #0]
 8021736:	f04f 30ff 	mov.w	r0, #4294967295
 802173a:	bd38      	pop	{r3, r4, r5, pc}
 802173c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 802173e:	b112      	cbz	r2, 8021746 <_raise_r+0x1e>
 8021740:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8021744:	b94b      	cbnz	r3, 802175a <_raise_r+0x32>
 8021746:	4628      	mov	r0, r5
 8021748:	f000 f830 	bl	80217ac <_getpid_r>
 802174c:	4622      	mov	r2, r4
 802174e:	4601      	mov	r1, r0
 8021750:	4628      	mov	r0, r5
 8021752:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021756:	f000 b817 	b.w	8021788 <_kill_r>
 802175a:	2b01      	cmp	r3, #1
 802175c:	d00a      	beq.n	8021774 <_raise_r+0x4c>
 802175e:	1c59      	adds	r1, r3, #1
 8021760:	d103      	bne.n	802176a <_raise_r+0x42>
 8021762:	2316      	movs	r3, #22
 8021764:	6003      	str	r3, [r0, #0]
 8021766:	2001      	movs	r0, #1
 8021768:	e7e7      	b.n	802173a <_raise_r+0x12>
 802176a:	2100      	movs	r1, #0
 802176c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8021770:	4620      	mov	r0, r4
 8021772:	4798      	blx	r3
 8021774:	2000      	movs	r0, #0
 8021776:	e7e0      	b.n	802173a <_raise_r+0x12>

08021778 <raise>:
 8021778:	4b02      	ldr	r3, [pc, #8]	@ (8021784 <raise+0xc>)
 802177a:	4601      	mov	r1, r0
 802177c:	6818      	ldr	r0, [r3, #0]
 802177e:	f7ff bfd3 	b.w	8021728 <_raise_r>
 8021782:	bf00      	nop
 8021784:	20000954 	.word	0x20000954

08021788 <_kill_r>:
 8021788:	b538      	push	{r3, r4, r5, lr}
 802178a:	4d07      	ldr	r5, [pc, #28]	@ (80217a8 <_kill_r+0x20>)
 802178c:	2300      	movs	r3, #0
 802178e:	4604      	mov	r4, r0
 8021790:	4608      	mov	r0, r1
 8021792:	4611      	mov	r1, r2
 8021794:	602b      	str	r3, [r5, #0]
 8021796:	f001 fb4d 	bl	8022e34 <_kill>
 802179a:	1c43      	adds	r3, r0, #1
 802179c:	d102      	bne.n	80217a4 <_kill_r+0x1c>
 802179e:	682b      	ldr	r3, [r5, #0]
 80217a0:	b103      	cbz	r3, 80217a4 <_kill_r+0x1c>
 80217a2:	6023      	str	r3, [r4, #0]
 80217a4:	bd38      	pop	{r3, r4, r5, pc}
 80217a6:	bf00      	nop
 80217a8:	200183c8 	.word	0x200183c8

080217ac <_getpid_r>:
 80217ac:	f001 bb32 	b.w	8022e14 <_getpid>

080217b0 <__swhatbuf_r>:
 80217b0:	b570      	push	{r4, r5, r6, lr}
 80217b2:	460c      	mov	r4, r1
 80217b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80217b8:	2900      	cmp	r1, #0
 80217ba:	b096      	sub	sp, #88	@ 0x58
 80217bc:	4615      	mov	r5, r2
 80217be:	461e      	mov	r6, r3
 80217c0:	da0d      	bge.n	80217de <__swhatbuf_r+0x2e>
 80217c2:	89a3      	ldrh	r3, [r4, #12]
 80217c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80217c8:	f04f 0100 	mov.w	r1, #0
 80217cc:	bf14      	ite	ne
 80217ce:	2340      	movne	r3, #64	@ 0x40
 80217d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80217d4:	2000      	movs	r0, #0
 80217d6:	6031      	str	r1, [r6, #0]
 80217d8:	602b      	str	r3, [r5, #0]
 80217da:	b016      	add	sp, #88	@ 0x58
 80217dc:	bd70      	pop	{r4, r5, r6, pc}
 80217de:	466a      	mov	r2, sp
 80217e0:	f000 f848 	bl	8021874 <_fstat_r>
 80217e4:	2800      	cmp	r0, #0
 80217e6:	dbec      	blt.n	80217c2 <__swhatbuf_r+0x12>
 80217e8:	9901      	ldr	r1, [sp, #4]
 80217ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80217ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80217f2:	4259      	negs	r1, r3
 80217f4:	4159      	adcs	r1, r3
 80217f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80217fa:	e7eb      	b.n	80217d4 <__swhatbuf_r+0x24>

080217fc <__smakebuf_r>:
 80217fc:	898b      	ldrh	r3, [r1, #12]
 80217fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8021800:	079d      	lsls	r5, r3, #30
 8021802:	4606      	mov	r6, r0
 8021804:	460c      	mov	r4, r1
 8021806:	d507      	bpl.n	8021818 <__smakebuf_r+0x1c>
 8021808:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 802180c:	6023      	str	r3, [r4, #0]
 802180e:	6123      	str	r3, [r4, #16]
 8021810:	2301      	movs	r3, #1
 8021812:	6163      	str	r3, [r4, #20]
 8021814:	b003      	add	sp, #12
 8021816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021818:	ab01      	add	r3, sp, #4
 802181a:	466a      	mov	r2, sp
 802181c:	f7ff ffc8 	bl	80217b0 <__swhatbuf_r>
 8021820:	9f00      	ldr	r7, [sp, #0]
 8021822:	4605      	mov	r5, r0
 8021824:	4639      	mov	r1, r7
 8021826:	4630      	mov	r0, r6
 8021828:	f7fe fe4e 	bl	80204c8 <_malloc_r>
 802182c:	b948      	cbnz	r0, 8021842 <__smakebuf_r+0x46>
 802182e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021832:	059a      	lsls	r2, r3, #22
 8021834:	d4ee      	bmi.n	8021814 <__smakebuf_r+0x18>
 8021836:	f023 0303 	bic.w	r3, r3, #3
 802183a:	f043 0302 	orr.w	r3, r3, #2
 802183e:	81a3      	strh	r3, [r4, #12]
 8021840:	e7e2      	b.n	8021808 <__smakebuf_r+0xc>
 8021842:	89a3      	ldrh	r3, [r4, #12]
 8021844:	6020      	str	r0, [r4, #0]
 8021846:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 802184a:	81a3      	strh	r3, [r4, #12]
 802184c:	9b01      	ldr	r3, [sp, #4]
 802184e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8021852:	b15b      	cbz	r3, 802186c <__smakebuf_r+0x70>
 8021854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021858:	4630      	mov	r0, r6
 802185a:	f000 f81d 	bl	8021898 <_isatty_r>
 802185e:	b128      	cbz	r0, 802186c <__smakebuf_r+0x70>
 8021860:	89a3      	ldrh	r3, [r4, #12]
 8021862:	f023 0303 	bic.w	r3, r3, #3
 8021866:	f043 0301 	orr.w	r3, r3, #1
 802186a:	81a3      	strh	r3, [r4, #12]
 802186c:	89a3      	ldrh	r3, [r4, #12]
 802186e:	431d      	orrs	r5, r3
 8021870:	81a5      	strh	r5, [r4, #12]
 8021872:	e7cf      	b.n	8021814 <__smakebuf_r+0x18>

08021874 <_fstat_r>:
 8021874:	b538      	push	{r3, r4, r5, lr}
 8021876:	4d07      	ldr	r5, [pc, #28]	@ (8021894 <_fstat_r+0x20>)
 8021878:	2300      	movs	r3, #0
 802187a:	4604      	mov	r4, r0
 802187c:	4608      	mov	r0, r1
 802187e:	4611      	mov	r1, r2
 8021880:	602b      	str	r3, [r5, #0]
 8021882:	f001 fabf 	bl	8022e04 <_fstat>
 8021886:	1c43      	adds	r3, r0, #1
 8021888:	d102      	bne.n	8021890 <_fstat_r+0x1c>
 802188a:	682b      	ldr	r3, [r5, #0]
 802188c:	b103      	cbz	r3, 8021890 <_fstat_r+0x1c>
 802188e:	6023      	str	r3, [r4, #0]
 8021890:	bd38      	pop	{r3, r4, r5, pc}
 8021892:	bf00      	nop
 8021894:	200183c8 	.word	0x200183c8

08021898 <_isatty_r>:
 8021898:	b538      	push	{r3, r4, r5, lr}
 802189a:	4d06      	ldr	r5, [pc, #24]	@ (80218b4 <_isatty_r+0x1c>)
 802189c:	2300      	movs	r3, #0
 802189e:	4604      	mov	r4, r0
 80218a0:	4608      	mov	r0, r1
 80218a2:	602b      	str	r3, [r5, #0]
 80218a4:	f001 fabe 	bl	8022e24 <_isatty>
 80218a8:	1c43      	adds	r3, r0, #1
 80218aa:	d102      	bne.n	80218b2 <_isatty_r+0x1a>
 80218ac:	682b      	ldr	r3, [r5, #0]
 80218ae:	b103      	cbz	r3, 80218b2 <_isatty_r+0x1a>
 80218b0:	6023      	str	r3, [r4, #0]
 80218b2:	bd38      	pop	{r3, r4, r5, pc}
 80218b4:	200183c8 	.word	0x200183c8

080218b8 <logf>:
 80218b8:	b508      	push	{r3, lr}
 80218ba:	ed2d 8b02 	vpush	{d8}
 80218be:	eeb0 8a40 	vmov.f32	s16, s0
 80218c2:	f000 fa4f 	bl	8021d64 <__ieee754_logf>
 80218c6:	eeb4 8a48 	vcmp.f32	s16, s16
 80218ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80218ce:	d60f      	bvs.n	80218f0 <logf+0x38>
 80218d0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80218d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80218d8:	dc0a      	bgt.n	80218f0 <logf+0x38>
 80218da:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80218de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80218e2:	d108      	bne.n	80218f6 <logf+0x3e>
 80218e4:	f7ff f8dc 	bl	8020aa0 <__errno>
 80218e8:	2322      	movs	r3, #34	@ 0x22
 80218ea:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 802190c <logf+0x54>
 80218ee:	6003      	str	r3, [r0, #0]
 80218f0:	ecbd 8b02 	vpop	{d8}
 80218f4:	bd08      	pop	{r3, pc}
 80218f6:	f7ff f8d3 	bl	8020aa0 <__errno>
 80218fa:	ecbd 8b02 	vpop	{d8}
 80218fe:	2321      	movs	r3, #33	@ 0x21
 8021900:	6003      	str	r3, [r0, #0]
 8021902:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8021906:	4802      	ldr	r0, [pc, #8]	@ (8021910 <logf+0x58>)
 8021908:	f000 b91e 	b.w	8021b48 <nanf>
 802190c:	ff800000 	.word	0xff800000
 8021910:	08030db5 	.word	0x08030db5

08021914 <log10f>:
 8021914:	b508      	push	{r3, lr}
 8021916:	ed2d 8b02 	vpush	{d8}
 802191a:	eeb0 8a40 	vmov.f32	s16, s0
 802191e:	f000 fb13 	bl	8021f48 <__ieee754_log10f>
 8021922:	eeb4 8a48 	vcmp.f32	s16, s16
 8021926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802192a:	d60f      	bvs.n	802194c <log10f+0x38>
 802192c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8021930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021934:	d80a      	bhi.n	802194c <log10f+0x38>
 8021936:	eeb5 8a40 	vcmp.f32	s16, #0.0
 802193a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802193e:	d108      	bne.n	8021952 <log10f+0x3e>
 8021940:	f7ff f8ae 	bl	8020aa0 <__errno>
 8021944:	2322      	movs	r3, #34	@ 0x22
 8021946:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8021968 <log10f+0x54>
 802194a:	6003      	str	r3, [r0, #0]
 802194c:	ecbd 8b02 	vpop	{d8}
 8021950:	bd08      	pop	{r3, pc}
 8021952:	f7ff f8a5 	bl	8020aa0 <__errno>
 8021956:	ecbd 8b02 	vpop	{d8}
 802195a:	2321      	movs	r3, #33	@ 0x21
 802195c:	6003      	str	r3, [r0, #0]
 802195e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8021962:	4802      	ldr	r0, [pc, #8]	@ (802196c <log10f+0x58>)
 8021964:	f000 b8f0 	b.w	8021b48 <nanf>
 8021968:	ff800000 	.word	0xff800000
 802196c:	08030db5 	.word	0x08030db5

08021970 <powf>:
 8021970:	b508      	push	{r3, lr}
 8021972:	ed2d 8b04 	vpush	{d8-d9}
 8021976:	eeb0 8a60 	vmov.f32	s16, s1
 802197a:	eeb0 9a40 	vmov.f32	s18, s0
 802197e:	f000 fb3b 	bl	8021ff8 <__ieee754_powf>
 8021982:	eeb4 8a48 	vcmp.f32	s16, s16
 8021986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802198a:	eef0 8a40 	vmov.f32	s17, s0
 802198e:	d63e      	bvs.n	8021a0e <powf+0x9e>
 8021990:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8021994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021998:	d112      	bne.n	80219c0 <powf+0x50>
 802199a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 802199e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80219a2:	d039      	beq.n	8021a18 <powf+0xa8>
 80219a4:	eeb0 0a48 	vmov.f32	s0, s16
 80219a8:	f000 f8c4 	bl	8021b34 <finitef>
 80219ac:	b378      	cbz	r0, 8021a0e <powf+0x9e>
 80219ae:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80219b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80219b6:	d52a      	bpl.n	8021a0e <powf+0x9e>
 80219b8:	f7ff f872 	bl	8020aa0 <__errno>
 80219bc:	2322      	movs	r3, #34	@ 0x22
 80219be:	e014      	b.n	80219ea <powf+0x7a>
 80219c0:	f000 f8b8 	bl	8021b34 <finitef>
 80219c4:	b998      	cbnz	r0, 80219ee <powf+0x7e>
 80219c6:	eeb0 0a49 	vmov.f32	s0, s18
 80219ca:	f000 f8b3 	bl	8021b34 <finitef>
 80219ce:	b170      	cbz	r0, 80219ee <powf+0x7e>
 80219d0:	eeb0 0a48 	vmov.f32	s0, s16
 80219d4:	f000 f8ae 	bl	8021b34 <finitef>
 80219d8:	b148      	cbz	r0, 80219ee <powf+0x7e>
 80219da:	eef4 8a68 	vcmp.f32	s17, s17
 80219de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80219e2:	d7e9      	bvc.n	80219b8 <powf+0x48>
 80219e4:	f7ff f85c 	bl	8020aa0 <__errno>
 80219e8:	2321      	movs	r3, #33	@ 0x21
 80219ea:	6003      	str	r3, [r0, #0]
 80219ec:	e00f      	b.n	8021a0e <powf+0x9e>
 80219ee:	eef5 8a40 	vcmp.f32	s17, #0.0
 80219f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80219f6:	d10a      	bne.n	8021a0e <powf+0x9e>
 80219f8:	eeb0 0a49 	vmov.f32	s0, s18
 80219fc:	f000 f89a 	bl	8021b34 <finitef>
 8021a00:	b128      	cbz	r0, 8021a0e <powf+0x9e>
 8021a02:	eeb0 0a48 	vmov.f32	s0, s16
 8021a06:	f000 f895 	bl	8021b34 <finitef>
 8021a0a:	2800      	cmp	r0, #0
 8021a0c:	d1d4      	bne.n	80219b8 <powf+0x48>
 8021a0e:	eeb0 0a68 	vmov.f32	s0, s17
 8021a12:	ecbd 8b04 	vpop	{d8-d9}
 8021a16:	bd08      	pop	{r3, pc}
 8021a18:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8021a1c:	e7f7      	b.n	8021a0e <powf+0x9e>
	...

08021a20 <cosf>:
 8021a20:	ee10 3a10 	vmov	r3, s0
 8021a24:	b507      	push	{r0, r1, r2, lr}
 8021a26:	4a1e      	ldr	r2, [pc, #120]	@ (8021aa0 <cosf+0x80>)
 8021a28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021a2c:	4293      	cmp	r3, r2
 8021a2e:	d806      	bhi.n	8021a3e <cosf+0x1e>
 8021a30:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8021aa4 <cosf+0x84>
 8021a34:	b003      	add	sp, #12
 8021a36:	f85d eb04 	ldr.w	lr, [sp], #4
 8021a3a:	f000 b8f3 	b.w	8021c24 <__kernel_cosf>
 8021a3e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8021a42:	d304      	bcc.n	8021a4e <cosf+0x2e>
 8021a44:	ee30 0a40 	vsub.f32	s0, s0, s0
 8021a48:	b003      	add	sp, #12
 8021a4a:	f85d fb04 	ldr.w	pc, [sp], #4
 8021a4e:	4668      	mov	r0, sp
 8021a50:	f000 fda0 	bl	8022594 <__ieee754_rem_pio2f>
 8021a54:	f000 0003 	and.w	r0, r0, #3
 8021a58:	2801      	cmp	r0, #1
 8021a5a:	d009      	beq.n	8021a70 <cosf+0x50>
 8021a5c:	2802      	cmp	r0, #2
 8021a5e:	d010      	beq.n	8021a82 <cosf+0x62>
 8021a60:	b9b0      	cbnz	r0, 8021a90 <cosf+0x70>
 8021a62:	eddd 0a01 	vldr	s1, [sp, #4]
 8021a66:	ed9d 0a00 	vldr	s0, [sp]
 8021a6a:	f000 f8db 	bl	8021c24 <__kernel_cosf>
 8021a6e:	e7eb      	b.n	8021a48 <cosf+0x28>
 8021a70:	eddd 0a01 	vldr	s1, [sp, #4]
 8021a74:	ed9d 0a00 	vldr	s0, [sp]
 8021a78:	f000 f92c 	bl	8021cd4 <__kernel_sinf>
 8021a7c:	eeb1 0a40 	vneg.f32	s0, s0
 8021a80:	e7e2      	b.n	8021a48 <cosf+0x28>
 8021a82:	eddd 0a01 	vldr	s1, [sp, #4]
 8021a86:	ed9d 0a00 	vldr	s0, [sp]
 8021a8a:	f000 f8cb 	bl	8021c24 <__kernel_cosf>
 8021a8e:	e7f5      	b.n	8021a7c <cosf+0x5c>
 8021a90:	eddd 0a01 	vldr	s1, [sp, #4]
 8021a94:	ed9d 0a00 	vldr	s0, [sp]
 8021a98:	2001      	movs	r0, #1
 8021a9a:	f000 f91b 	bl	8021cd4 <__kernel_sinf>
 8021a9e:	e7d3      	b.n	8021a48 <cosf+0x28>
 8021aa0:	3f490fd8 	.word	0x3f490fd8
 8021aa4:	00000000 	.word	0x00000000

08021aa8 <sinf>:
 8021aa8:	ee10 3a10 	vmov	r3, s0
 8021aac:	b507      	push	{r0, r1, r2, lr}
 8021aae:	4a1f      	ldr	r2, [pc, #124]	@ (8021b2c <sinf+0x84>)
 8021ab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021ab4:	4293      	cmp	r3, r2
 8021ab6:	d807      	bhi.n	8021ac8 <sinf+0x20>
 8021ab8:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8021b30 <sinf+0x88>
 8021abc:	2000      	movs	r0, #0
 8021abe:	b003      	add	sp, #12
 8021ac0:	f85d eb04 	ldr.w	lr, [sp], #4
 8021ac4:	f000 b906 	b.w	8021cd4 <__kernel_sinf>
 8021ac8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8021acc:	d304      	bcc.n	8021ad8 <sinf+0x30>
 8021ace:	ee30 0a40 	vsub.f32	s0, s0, s0
 8021ad2:	b003      	add	sp, #12
 8021ad4:	f85d fb04 	ldr.w	pc, [sp], #4
 8021ad8:	4668      	mov	r0, sp
 8021ada:	f000 fd5b 	bl	8022594 <__ieee754_rem_pio2f>
 8021ade:	f000 0003 	and.w	r0, r0, #3
 8021ae2:	2801      	cmp	r0, #1
 8021ae4:	d00a      	beq.n	8021afc <sinf+0x54>
 8021ae6:	2802      	cmp	r0, #2
 8021ae8:	d00f      	beq.n	8021b0a <sinf+0x62>
 8021aea:	b9c0      	cbnz	r0, 8021b1e <sinf+0x76>
 8021aec:	eddd 0a01 	vldr	s1, [sp, #4]
 8021af0:	ed9d 0a00 	vldr	s0, [sp]
 8021af4:	2001      	movs	r0, #1
 8021af6:	f000 f8ed 	bl	8021cd4 <__kernel_sinf>
 8021afa:	e7ea      	b.n	8021ad2 <sinf+0x2a>
 8021afc:	eddd 0a01 	vldr	s1, [sp, #4]
 8021b00:	ed9d 0a00 	vldr	s0, [sp]
 8021b04:	f000 f88e 	bl	8021c24 <__kernel_cosf>
 8021b08:	e7e3      	b.n	8021ad2 <sinf+0x2a>
 8021b0a:	eddd 0a01 	vldr	s1, [sp, #4]
 8021b0e:	ed9d 0a00 	vldr	s0, [sp]
 8021b12:	2001      	movs	r0, #1
 8021b14:	f000 f8de 	bl	8021cd4 <__kernel_sinf>
 8021b18:	eeb1 0a40 	vneg.f32	s0, s0
 8021b1c:	e7d9      	b.n	8021ad2 <sinf+0x2a>
 8021b1e:	eddd 0a01 	vldr	s1, [sp, #4]
 8021b22:	ed9d 0a00 	vldr	s0, [sp]
 8021b26:	f000 f87d 	bl	8021c24 <__kernel_cosf>
 8021b2a:	e7f5      	b.n	8021b18 <sinf+0x70>
 8021b2c:	3f490fd8 	.word	0x3f490fd8
 8021b30:	00000000 	.word	0x00000000

08021b34 <finitef>:
 8021b34:	ee10 3a10 	vmov	r3, s0
 8021b38:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8021b3c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8021b40:	bfac      	ite	ge
 8021b42:	2000      	movge	r0, #0
 8021b44:	2001      	movlt	r0, #1
 8021b46:	4770      	bx	lr

08021b48 <nanf>:
 8021b48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8021b50 <nanf+0x8>
 8021b4c:	4770      	bx	lr
 8021b4e:	bf00      	nop
 8021b50:	7fc00000 	.word	0x7fc00000

08021b54 <floorf>:
 8021b54:	ee10 3a10 	vmov	r3, s0
 8021b58:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8021b5c:	3a7f      	subs	r2, #127	@ 0x7f
 8021b5e:	2a16      	cmp	r2, #22
 8021b60:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8021b64:	dc2b      	bgt.n	8021bbe <floorf+0x6a>
 8021b66:	2a00      	cmp	r2, #0
 8021b68:	da12      	bge.n	8021b90 <floorf+0x3c>
 8021b6a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8021bd0 <floorf+0x7c>
 8021b6e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8021b72:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8021b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021b7a:	dd06      	ble.n	8021b8a <floorf+0x36>
 8021b7c:	2b00      	cmp	r3, #0
 8021b7e:	da24      	bge.n	8021bca <floorf+0x76>
 8021b80:	2900      	cmp	r1, #0
 8021b82:	4b14      	ldr	r3, [pc, #80]	@ (8021bd4 <floorf+0x80>)
 8021b84:	bf08      	it	eq
 8021b86:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8021b8a:	ee00 3a10 	vmov	s0, r3
 8021b8e:	4770      	bx	lr
 8021b90:	4911      	ldr	r1, [pc, #68]	@ (8021bd8 <floorf+0x84>)
 8021b92:	4111      	asrs	r1, r2
 8021b94:	420b      	tst	r3, r1
 8021b96:	d0fa      	beq.n	8021b8e <floorf+0x3a>
 8021b98:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8021bd0 <floorf+0x7c>
 8021b9c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8021ba0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8021ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021ba8:	ddef      	ble.n	8021b8a <floorf+0x36>
 8021baa:	2b00      	cmp	r3, #0
 8021bac:	bfbe      	ittt	lt
 8021bae:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8021bb2:	fa40 f202 	asrlt.w	r2, r0, r2
 8021bb6:	189b      	addlt	r3, r3, r2
 8021bb8:	ea23 0301 	bic.w	r3, r3, r1
 8021bbc:	e7e5      	b.n	8021b8a <floorf+0x36>
 8021bbe:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8021bc2:	d3e4      	bcc.n	8021b8e <floorf+0x3a>
 8021bc4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8021bc8:	4770      	bx	lr
 8021bca:	2300      	movs	r3, #0
 8021bcc:	e7dd      	b.n	8021b8a <floorf+0x36>
 8021bce:	bf00      	nop
 8021bd0:	7149f2ca 	.word	0x7149f2ca
 8021bd4:	bf800000 	.word	0xbf800000
 8021bd8:	007fffff 	.word	0x007fffff

08021bdc <roundf>:
 8021bdc:	ee10 0a10 	vmov	r0, s0
 8021be0:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8021be4:	3a7f      	subs	r2, #127	@ 0x7f
 8021be6:	2a16      	cmp	r2, #22
 8021be8:	dc15      	bgt.n	8021c16 <roundf+0x3a>
 8021bea:	2a00      	cmp	r2, #0
 8021bec:	da08      	bge.n	8021c00 <roundf+0x24>
 8021bee:	3201      	adds	r2, #1
 8021bf0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8021bf4:	d101      	bne.n	8021bfa <roundf+0x1e>
 8021bf6:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 8021bfa:	ee00 3a10 	vmov	s0, r3
 8021bfe:	4770      	bx	lr
 8021c00:	4907      	ldr	r1, [pc, #28]	@ (8021c20 <roundf+0x44>)
 8021c02:	4111      	asrs	r1, r2
 8021c04:	4201      	tst	r1, r0
 8021c06:	d0fa      	beq.n	8021bfe <roundf+0x22>
 8021c08:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8021c0c:	4113      	asrs	r3, r2
 8021c0e:	4403      	add	r3, r0
 8021c10:	ea23 0301 	bic.w	r3, r3, r1
 8021c14:	e7f1      	b.n	8021bfa <roundf+0x1e>
 8021c16:	2a80      	cmp	r2, #128	@ 0x80
 8021c18:	d1f1      	bne.n	8021bfe <roundf+0x22>
 8021c1a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8021c1e:	4770      	bx	lr
 8021c20:	007fffff 	.word	0x007fffff

08021c24 <__kernel_cosf>:
 8021c24:	ee10 3a10 	vmov	r3, s0
 8021c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021c2c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8021c30:	eef0 6a40 	vmov.f32	s13, s0
 8021c34:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8021c38:	d204      	bcs.n	8021c44 <__kernel_cosf+0x20>
 8021c3a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8021c3e:	ee17 2a90 	vmov	r2, s15
 8021c42:	b342      	cbz	r2, 8021c96 <__kernel_cosf+0x72>
 8021c44:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8021c48:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8021cb4 <__kernel_cosf+0x90>
 8021c4c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8021cb8 <__kernel_cosf+0x94>
 8021c50:	4a1a      	ldr	r2, [pc, #104]	@ (8021cbc <__kernel_cosf+0x98>)
 8021c52:	eea7 6a27 	vfma.f32	s12, s14, s15
 8021c56:	4293      	cmp	r3, r2
 8021c58:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8021cc0 <__kernel_cosf+0x9c>
 8021c5c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8021c60:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8021cc4 <__kernel_cosf+0xa0>
 8021c64:	eea7 6a87 	vfma.f32	s12, s15, s14
 8021c68:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8021cc8 <__kernel_cosf+0xa4>
 8021c6c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8021c70:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8021ccc <__kernel_cosf+0xa8>
 8021c74:	eea7 6a87 	vfma.f32	s12, s15, s14
 8021c78:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8021c7c:	ee26 6a07 	vmul.f32	s12, s12, s14
 8021c80:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8021c84:	eee7 0a06 	vfma.f32	s1, s14, s12
 8021c88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8021c8c:	d804      	bhi.n	8021c98 <__kernel_cosf+0x74>
 8021c8e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8021c92:	ee30 0a67 	vsub.f32	s0, s0, s15
 8021c96:	4770      	bx	lr
 8021c98:	4a0d      	ldr	r2, [pc, #52]	@ (8021cd0 <__kernel_cosf+0xac>)
 8021c9a:	4293      	cmp	r3, r2
 8021c9c:	bf9a      	itte	ls
 8021c9e:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8021ca2:	ee07 3a10 	vmovls	s14, r3
 8021ca6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8021caa:	ee30 0a47 	vsub.f32	s0, s0, s14
 8021cae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8021cb2:	e7ec      	b.n	8021c8e <__kernel_cosf+0x6a>
 8021cb4:	ad47d74e 	.word	0xad47d74e
 8021cb8:	310f74f6 	.word	0x310f74f6
 8021cbc:	3e999999 	.word	0x3e999999
 8021cc0:	b493f27c 	.word	0xb493f27c
 8021cc4:	37d00d01 	.word	0x37d00d01
 8021cc8:	bab60b61 	.word	0xbab60b61
 8021ccc:	3d2aaaab 	.word	0x3d2aaaab
 8021cd0:	3f480000 	.word	0x3f480000

08021cd4 <__kernel_sinf>:
 8021cd4:	ee10 3a10 	vmov	r3, s0
 8021cd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021cdc:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8021ce0:	d204      	bcs.n	8021cec <__kernel_sinf+0x18>
 8021ce2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8021ce6:	ee17 3a90 	vmov	r3, s15
 8021cea:	b35b      	cbz	r3, 8021d44 <__kernel_sinf+0x70>
 8021cec:	ee20 7a00 	vmul.f32	s14, s0, s0
 8021cf0:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8021d48 <__kernel_sinf+0x74>
 8021cf4:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8021d4c <__kernel_sinf+0x78>
 8021cf8:	eea7 6a27 	vfma.f32	s12, s14, s15
 8021cfc:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8021d50 <__kernel_sinf+0x7c>
 8021d00:	eee6 7a07 	vfma.f32	s15, s12, s14
 8021d04:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8021d54 <__kernel_sinf+0x80>
 8021d08:	eea7 6a87 	vfma.f32	s12, s15, s14
 8021d0c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8021d58 <__kernel_sinf+0x84>
 8021d10:	ee60 6a07 	vmul.f32	s13, s0, s14
 8021d14:	eee6 7a07 	vfma.f32	s15, s12, s14
 8021d18:	b930      	cbnz	r0, 8021d28 <__kernel_sinf+0x54>
 8021d1a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8021d5c <__kernel_sinf+0x88>
 8021d1e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8021d22:	eea6 0a26 	vfma.f32	s0, s12, s13
 8021d26:	4770      	bx	lr
 8021d28:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8021d2c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8021d30:	eee0 7a86 	vfma.f32	s15, s1, s12
 8021d34:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8021d38:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8021d60 <__kernel_sinf+0x8c>
 8021d3c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8021d40:	ee30 0a60 	vsub.f32	s0, s0, s1
 8021d44:	4770      	bx	lr
 8021d46:	bf00      	nop
 8021d48:	2f2ec9d3 	.word	0x2f2ec9d3
 8021d4c:	b2d72f34 	.word	0xb2d72f34
 8021d50:	3638ef1b 	.word	0x3638ef1b
 8021d54:	b9500d01 	.word	0xb9500d01
 8021d58:	3c088889 	.word	0x3c088889
 8021d5c:	be2aaaab 	.word	0xbe2aaaab
 8021d60:	3e2aaaab 	.word	0x3e2aaaab

08021d64 <__ieee754_logf>:
 8021d64:	ee10 3a10 	vmov	r3, s0
 8021d68:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8021d6c:	d106      	bne.n	8021d7c <__ieee754_logf+0x18>
 8021d6e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8021f08 <__ieee754_logf+0x1a4>
 8021d72:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8021f0c <__ieee754_logf+0x1a8>
 8021d76:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8021d7a:	4770      	bx	lr
 8021d7c:	2b00      	cmp	r3, #0
 8021d7e:	461a      	mov	r2, r3
 8021d80:	da02      	bge.n	8021d88 <__ieee754_logf+0x24>
 8021d82:	ee30 7a40 	vsub.f32	s14, s0, s0
 8021d86:	e7f4      	b.n	8021d72 <__ieee754_logf+0xe>
 8021d88:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8021d8c:	db02      	blt.n	8021d94 <__ieee754_logf+0x30>
 8021d8e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8021d92:	4770      	bx	lr
 8021d94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8021d98:	bfb8      	it	lt
 8021d9a:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8021f10 <__ieee754_logf+0x1ac>
 8021d9e:	485d      	ldr	r0, [pc, #372]	@ (8021f14 <__ieee754_logf+0x1b0>)
 8021da0:	bfbe      	ittt	lt
 8021da2:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8021da6:	f06f 0118 	mvnlt.w	r1, #24
 8021daa:	ee17 2a90 	vmovlt	r2, s15
 8021dae:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8021db2:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8021db6:	4410      	add	r0, r2
 8021db8:	bfa8      	it	ge
 8021dba:	2100      	movge	r1, #0
 8021dbc:	3b7f      	subs	r3, #127	@ 0x7f
 8021dbe:	440b      	add	r3, r1
 8021dc0:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8021dc4:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8021dc8:	4311      	orrs	r1, r2
 8021dca:	ee00 1a10 	vmov	s0, r1
 8021dce:	4952      	ldr	r1, [pc, #328]	@ (8021f18 <__ieee754_logf+0x1b4>)
 8021dd0:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8021dd4:	f102 000f 	add.w	r0, r2, #15
 8021dd8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8021ddc:	4001      	ands	r1, r0
 8021dde:	ee30 0a67 	vsub.f32	s0, s0, s15
 8021de2:	bb89      	cbnz	r1, 8021e48 <__ieee754_logf+0xe4>
 8021de4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8021de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021dec:	d10f      	bne.n	8021e0e <__ieee754_logf+0xaa>
 8021dee:	2b00      	cmp	r3, #0
 8021df0:	f000 8087 	beq.w	8021f02 <__ieee754_logf+0x19e>
 8021df4:	ee07 3a90 	vmov	s15, r3
 8021df8:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8021f1c <__ieee754_logf+0x1b8>
 8021dfc:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8021f20 <__ieee754_logf+0x1bc>
 8021e00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8021e04:	ee27 0a80 	vmul.f32	s0, s15, s0
 8021e08:	eea7 0a87 	vfma.f32	s0, s15, s14
 8021e0c:	4770      	bx	lr
 8021e0e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8021f24 <__ieee754_logf+0x1c0>
 8021e12:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8021e16:	eee0 7a66 	vfms.f32	s15, s0, s13
 8021e1a:	ee20 7a00 	vmul.f32	s14, s0, s0
 8021e1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8021e22:	b913      	cbnz	r3, 8021e2a <__ieee754_logf+0xc6>
 8021e24:	ee30 0a47 	vsub.f32	s0, s0, s14
 8021e28:	4770      	bx	lr
 8021e2a:	ee07 3a90 	vmov	s15, r3
 8021e2e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8021f1c <__ieee754_logf+0x1b8>
 8021e32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8021e36:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8021e3a:	ee37 0a40 	vsub.f32	s0, s14, s0
 8021e3e:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8021f20 <__ieee754_logf+0x1bc>
 8021e42:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8021e46:	4770      	bx	lr
 8021e48:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8021e4c:	ee70 7a27 	vadd.f32	s15, s0, s15
 8021e50:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8021f28 <__ieee754_logf+0x1c4>
 8021e54:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8021f2c <__ieee754_logf+0x1c8>
 8021e58:	4935      	ldr	r1, [pc, #212]	@ (8021f30 <__ieee754_logf+0x1cc>)
 8021e5a:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8021e5e:	4411      	add	r1, r2
 8021e60:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8021e64:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8021e68:	430a      	orrs	r2, r1
 8021e6a:	2a00      	cmp	r2, #0
 8021e6c:	ee07 3a90 	vmov	s15, r3
 8021e70:	ee26 5a06 	vmul.f32	s10, s12, s12
 8021e74:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8021e78:	ee25 7a05 	vmul.f32	s14, s10, s10
 8021e7c:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8021f34 <__ieee754_logf+0x1d0>
 8021e80:	eee7 7a25 	vfma.f32	s15, s14, s11
 8021e84:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8021f38 <__ieee754_logf+0x1d4>
 8021e88:	eee7 5a87 	vfma.f32	s11, s15, s14
 8021e8c:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8021f3c <__ieee754_logf+0x1d8>
 8021e90:	eee7 7a24 	vfma.f32	s15, s14, s9
 8021e94:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8021f40 <__ieee754_logf+0x1dc>
 8021e98:	eee7 4a87 	vfma.f32	s9, s15, s14
 8021e9c:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8021f44 <__ieee754_logf+0x1e0>
 8021ea0:	eee4 7a87 	vfma.f32	s15, s9, s14
 8021ea4:	ee67 7a85 	vmul.f32	s15, s15, s10
 8021ea8:	eee5 7a87 	vfma.f32	s15, s11, s14
 8021eac:	dd1a      	ble.n	8021ee4 <__ieee754_logf+0x180>
 8021eae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8021eb2:	ee20 7a07 	vmul.f32	s14, s0, s14
 8021eb6:	ee27 7a00 	vmul.f32	s14, s14, s0
 8021eba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8021ebe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8021ec2:	b913      	cbnz	r3, 8021eca <__ieee754_logf+0x166>
 8021ec4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8021ec8:	e7ac      	b.n	8021e24 <__ieee754_logf+0xc0>
 8021eca:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8021f1c <__ieee754_logf+0x1b8>
 8021ece:	eee6 7a86 	vfma.f32	s15, s13, s12
 8021ed2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8021ed6:	ee37 0a40 	vsub.f32	s0, s14, s0
 8021eda:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8021f20 <__ieee754_logf+0x1bc>
 8021ede:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8021ee2:	4770      	bx	lr
 8021ee4:	ee70 7a67 	vsub.f32	s15, s0, s15
 8021ee8:	ee67 7a86 	vmul.f32	s15, s15, s12
 8021eec:	b913      	cbnz	r3, 8021ef4 <__ieee754_logf+0x190>
 8021eee:	ee30 0a67 	vsub.f32	s0, s0, s15
 8021ef2:	4770      	bx	lr
 8021ef4:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8021f1c <__ieee754_logf+0x1b8>
 8021ef8:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8021efc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8021f00:	e7eb      	b.n	8021eda <__ieee754_logf+0x176>
 8021f02:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8021f0c <__ieee754_logf+0x1a8>
 8021f06:	4770      	bx	lr
 8021f08:	cc000000 	.word	0xcc000000
 8021f0c:	00000000 	.word	0x00000000
 8021f10:	4c000000 	.word	0x4c000000
 8021f14:	004afb20 	.word	0x004afb20
 8021f18:	007ffff0 	.word	0x007ffff0
 8021f1c:	3717f7d1 	.word	0x3717f7d1
 8021f20:	3f317180 	.word	0x3f317180
 8021f24:	3eaaaaab 	.word	0x3eaaaaab
 8021f28:	3e1cd04f 	.word	0x3e1cd04f
 8021f2c:	3e178897 	.word	0x3e178897
 8021f30:	ffcf5c30 	.word	0xffcf5c30
 8021f34:	3e638e29 	.word	0x3e638e29
 8021f38:	3ecccccd 	.word	0x3ecccccd
 8021f3c:	3e3a3325 	.word	0x3e3a3325
 8021f40:	3e924925 	.word	0x3e924925
 8021f44:	3f2aaaab 	.word	0x3f2aaaab

08021f48 <__ieee754_log10f>:
 8021f48:	b508      	push	{r3, lr}
 8021f4a:	ee10 3a10 	vmov	r3, s0
 8021f4e:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8021f52:	ed2d 8b02 	vpush	{d8}
 8021f56:	d108      	bne.n	8021f6a <__ieee754_log10f+0x22>
 8021f58:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8021fe0 <__ieee754_log10f+0x98>
 8021f5c:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8021fe4 <__ieee754_log10f+0x9c>
 8021f60:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8021f64:	ecbd 8b02 	vpop	{d8}
 8021f68:	bd08      	pop	{r3, pc}
 8021f6a:	2b00      	cmp	r3, #0
 8021f6c:	461a      	mov	r2, r3
 8021f6e:	da02      	bge.n	8021f76 <__ieee754_log10f+0x2e>
 8021f70:	ee30 7a40 	vsub.f32	s14, s0, s0
 8021f74:	e7f2      	b.n	8021f5c <__ieee754_log10f+0x14>
 8021f76:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8021f7a:	db02      	blt.n	8021f82 <__ieee754_log10f+0x3a>
 8021f7c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8021f80:	e7f0      	b.n	8021f64 <__ieee754_log10f+0x1c>
 8021f82:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8021f86:	bfbf      	itttt	lt
 8021f88:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 8021fe8 <__ieee754_log10f+0xa0>
 8021f8c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8021f90:	f06f 0118 	mvnlt.w	r1, #24
 8021f94:	ee17 2a90 	vmovlt	r2, s15
 8021f98:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8021f9c:	bfa8      	it	ge
 8021f9e:	2100      	movge	r1, #0
 8021fa0:	3b7f      	subs	r3, #127	@ 0x7f
 8021fa2:	440b      	add	r3, r1
 8021fa4:	0fd9      	lsrs	r1, r3, #31
 8021fa6:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8021faa:	ee07 3a90 	vmov	s15, r3
 8021fae:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8021fb2:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 8021fb6:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8021fba:	ee00 3a10 	vmov	s0, r3
 8021fbe:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8021fc2:	f7ff fecf 	bl	8021d64 <__ieee754_logf>
 8021fc6:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8021fec <__ieee754_log10f+0xa4>
 8021fca:	ee20 0a27 	vmul.f32	s0, s0, s15
 8021fce:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8021ff0 <__ieee754_log10f+0xa8>
 8021fd2:	eea8 0a27 	vfma.f32	s0, s16, s15
 8021fd6:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8021ff4 <__ieee754_log10f+0xac>
 8021fda:	eea8 0a27 	vfma.f32	s0, s16, s15
 8021fde:	e7c1      	b.n	8021f64 <__ieee754_log10f+0x1c>
 8021fe0:	cc000000 	.word	0xcc000000
 8021fe4:	00000000 	.word	0x00000000
 8021fe8:	4c000000 	.word	0x4c000000
 8021fec:	3ede5bd9 	.word	0x3ede5bd9
 8021ff0:	355427db 	.word	0x355427db
 8021ff4:	3e9a2080 	.word	0x3e9a2080

08021ff8 <__ieee754_powf>:
 8021ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021ffc:	ee10 4a90 	vmov	r4, s1
 8022000:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8022004:	ed2d 8b02 	vpush	{d8}
 8022008:	ee10 6a10 	vmov	r6, s0
 802200c:	eeb0 8a40 	vmov.f32	s16, s0
 8022010:	eef0 8a60 	vmov.f32	s17, s1
 8022014:	d10c      	bne.n	8022030 <__ieee754_powf+0x38>
 8022016:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 802201a:	0076      	lsls	r6, r6, #1
 802201c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8022020:	f240 8274 	bls.w	802250c <__ieee754_powf+0x514>
 8022024:	ee38 0a28 	vadd.f32	s0, s16, s17
 8022028:	ecbd 8b02 	vpop	{d8}
 802202c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8022030:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8022034:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8022038:	d802      	bhi.n	8022040 <__ieee754_powf+0x48>
 802203a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 802203e:	d908      	bls.n	8022052 <__ieee754_powf+0x5a>
 8022040:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8022044:	d1ee      	bne.n	8022024 <__ieee754_powf+0x2c>
 8022046:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 802204a:	0064      	lsls	r4, r4, #1
 802204c:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8022050:	e7e6      	b.n	8022020 <__ieee754_powf+0x28>
 8022052:	2e00      	cmp	r6, #0
 8022054:	da1f      	bge.n	8022096 <__ieee754_powf+0x9e>
 8022056:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 802205a:	f080 8260 	bcs.w	802251e <__ieee754_powf+0x526>
 802205e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8022062:	d32f      	bcc.n	80220c4 <__ieee754_powf+0xcc>
 8022064:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8022068:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 802206c:	fa49 f503 	asr.w	r5, r9, r3
 8022070:	fa05 f303 	lsl.w	r3, r5, r3
 8022074:	454b      	cmp	r3, r9
 8022076:	d123      	bne.n	80220c0 <__ieee754_powf+0xc8>
 8022078:	f005 0501 	and.w	r5, r5, #1
 802207c:	f1c5 0502 	rsb	r5, r5, #2
 8022080:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8022084:	d11f      	bne.n	80220c6 <__ieee754_powf+0xce>
 8022086:	2c00      	cmp	r4, #0
 8022088:	f280 8246 	bge.w	8022518 <__ieee754_powf+0x520>
 802208c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8022090:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8022094:	e7c8      	b.n	8022028 <__ieee754_powf+0x30>
 8022096:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 802209a:	d111      	bne.n	80220c0 <__ieee754_powf+0xc8>
 802209c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 80220a0:	f000 8234 	beq.w	802250c <__ieee754_powf+0x514>
 80220a4:	d906      	bls.n	80220b4 <__ieee754_powf+0xbc>
 80220a6:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 80223bc <__ieee754_powf+0x3c4>
 80220aa:	2c00      	cmp	r4, #0
 80220ac:	bfa8      	it	ge
 80220ae:	eeb0 0a68 	vmovge.f32	s0, s17
 80220b2:	e7b9      	b.n	8022028 <__ieee754_powf+0x30>
 80220b4:	2c00      	cmp	r4, #0
 80220b6:	f280 822c 	bge.w	8022512 <__ieee754_powf+0x51a>
 80220ba:	eeb1 0a68 	vneg.f32	s0, s17
 80220be:	e7b3      	b.n	8022028 <__ieee754_powf+0x30>
 80220c0:	2500      	movs	r5, #0
 80220c2:	e7dd      	b.n	8022080 <__ieee754_powf+0x88>
 80220c4:	2500      	movs	r5, #0
 80220c6:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 80220ca:	d102      	bne.n	80220d2 <__ieee754_powf+0xda>
 80220cc:	ee28 0a08 	vmul.f32	s0, s16, s16
 80220d0:	e7aa      	b.n	8022028 <__ieee754_powf+0x30>
 80220d2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80220d6:	f040 8227 	bne.w	8022528 <__ieee754_powf+0x530>
 80220da:	2e00      	cmp	r6, #0
 80220dc:	f2c0 8224 	blt.w	8022528 <__ieee754_powf+0x530>
 80220e0:	eeb0 0a48 	vmov.f32	s0, s16
 80220e4:	ecbd 8b02 	vpop	{d8}
 80220e8:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80220ec:	f000 bc16 	b.w	802291c <__ieee754_sqrtf>
 80220f0:	2d01      	cmp	r5, #1
 80220f2:	d199      	bne.n	8022028 <__ieee754_powf+0x30>
 80220f4:	eeb1 0a40 	vneg.f32	s0, s0
 80220f8:	e796      	b.n	8022028 <__ieee754_powf+0x30>
 80220fa:	0ff0      	lsrs	r0, r6, #31
 80220fc:	3801      	subs	r0, #1
 80220fe:	ea55 0300 	orrs.w	r3, r5, r0
 8022102:	d104      	bne.n	802210e <__ieee754_powf+0x116>
 8022104:	ee38 8a48 	vsub.f32	s16, s16, s16
 8022108:	ee88 0a08 	vdiv.f32	s0, s16, s16
 802210c:	e78c      	b.n	8022028 <__ieee754_powf+0x30>
 802210e:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 8022112:	d96d      	bls.n	80221f0 <__ieee754_powf+0x1f8>
 8022114:	4baa      	ldr	r3, [pc, #680]	@ (80223c0 <__ieee754_powf+0x3c8>)
 8022116:	4598      	cmp	r8, r3
 8022118:	d808      	bhi.n	802212c <__ieee754_powf+0x134>
 802211a:	2c00      	cmp	r4, #0
 802211c:	da0b      	bge.n	8022136 <__ieee754_powf+0x13e>
 802211e:	2000      	movs	r0, #0
 8022120:	ecbd 8b02 	vpop	{d8}
 8022124:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022128:	f000 bbf2 	b.w	8022910 <__math_oflowf>
 802212c:	4ba5      	ldr	r3, [pc, #660]	@ (80223c4 <__ieee754_powf+0x3cc>)
 802212e:	4598      	cmp	r8, r3
 8022130:	d908      	bls.n	8022144 <__ieee754_powf+0x14c>
 8022132:	2c00      	cmp	r4, #0
 8022134:	dcf3      	bgt.n	802211e <__ieee754_powf+0x126>
 8022136:	2000      	movs	r0, #0
 8022138:	ecbd 8b02 	vpop	{d8}
 802213c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022140:	f000 bbe0 	b.w	8022904 <__math_uflowf>
 8022144:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8022148:	ee30 0a67 	vsub.f32	s0, s0, s15
 802214c:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 80223c8 <__ieee754_powf+0x3d0>
 8022150:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8022154:	eee0 6a67 	vfms.f32	s13, s0, s15
 8022158:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 802215c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8022160:	ee20 7a00 	vmul.f32	s14, s0, s0
 8022164:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80223cc <__ieee754_powf+0x3d4>
 8022168:	ee27 7a27 	vmul.f32	s14, s14, s15
 802216c:	eddf 7a98 	vldr	s15, [pc, #608]	@ 80223d0 <__ieee754_powf+0x3d8>
 8022170:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8022174:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80223d4 <__ieee754_powf+0x3dc>
 8022178:	eee0 7a07 	vfma.f32	s15, s0, s14
 802217c:	eeb0 7a67 	vmov.f32	s14, s15
 8022180:	eea0 7a26 	vfma.f32	s14, s0, s13
 8022184:	ee17 3a10 	vmov	r3, s14
 8022188:	f36f 030b 	bfc	r3, #0, #12
 802218c:	ee07 3a10 	vmov	s14, r3
 8022190:	eeb0 6a47 	vmov.f32	s12, s14
 8022194:	eea0 6a66 	vfms.f32	s12, s0, s13
 8022198:	ee77 7ac6 	vsub.f32	s15, s15, s12
 802219c:	3d01      	subs	r5, #1
 802219e:	4305      	orrs	r5, r0
 80221a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80221a4:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 80221a8:	f36f 040b 	bfc	r4, #0, #12
 80221ac:	bf18      	it	ne
 80221ae:	eeb0 8a66 	vmovne.f32	s16, s13
 80221b2:	ee06 4a90 	vmov	s13, r4
 80221b6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80221ba:	ee38 6ae6 	vsub.f32	s12, s17, s13
 80221be:	ee67 7a26 	vmul.f32	s15, s14, s13
 80221c2:	eee6 0a07 	vfma.f32	s1, s12, s14
 80221c6:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80221ca:	ee17 1a10 	vmov	r1, s14
 80221ce:	2900      	cmp	r1, #0
 80221d0:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80221d4:	f340 80dd 	ble.w	8022392 <__ieee754_powf+0x39a>
 80221d8:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 80221dc:	f240 80ca 	bls.w	8022374 <__ieee754_powf+0x37c>
 80221e0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80221e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80221e8:	bf4c      	ite	mi
 80221ea:	2001      	movmi	r0, #1
 80221ec:	2000      	movpl	r0, #0
 80221ee:	e797      	b.n	8022120 <__ieee754_powf+0x128>
 80221f0:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80221f4:	bf01      	itttt	eq
 80221f6:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 80223d8 <__ieee754_powf+0x3e0>
 80221fa:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80221fe:	f06f 0317 	mvneq.w	r3, #23
 8022202:	ee17 7a90 	vmoveq	r7, s15
 8022206:	ea4f 52e7 	mov.w	r2, r7, asr #23
 802220a:	bf18      	it	ne
 802220c:	2300      	movne	r3, #0
 802220e:	3a7f      	subs	r2, #127	@ 0x7f
 8022210:	441a      	add	r2, r3
 8022212:	4b72      	ldr	r3, [pc, #456]	@ (80223dc <__ieee754_powf+0x3e4>)
 8022214:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8022218:	429f      	cmp	r7, r3
 802221a:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 802221e:	dd06      	ble.n	802222e <__ieee754_powf+0x236>
 8022220:	4b6f      	ldr	r3, [pc, #444]	@ (80223e0 <__ieee754_powf+0x3e8>)
 8022222:	429f      	cmp	r7, r3
 8022224:	f340 80a4 	ble.w	8022370 <__ieee754_powf+0x378>
 8022228:	3201      	adds	r2, #1
 802222a:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 802222e:	2600      	movs	r6, #0
 8022230:	4b6c      	ldr	r3, [pc, #432]	@ (80223e4 <__ieee754_powf+0x3ec>)
 8022232:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8022236:	ee07 1a10 	vmov	s14, r1
 802223a:	edd3 5a00 	vldr	s11, [r3]
 802223e:	4b6a      	ldr	r3, [pc, #424]	@ (80223e8 <__ieee754_powf+0x3f0>)
 8022240:	ee75 7a87 	vadd.f32	s15, s11, s14
 8022244:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8022248:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 802224c:	1049      	asrs	r1, r1, #1
 802224e:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8022252:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8022256:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 802225a:	ee37 6a65 	vsub.f32	s12, s14, s11
 802225e:	ee07 1a90 	vmov	s15, r1
 8022262:	ee26 5a24 	vmul.f32	s10, s12, s9
 8022266:	ee77 5ae5 	vsub.f32	s11, s15, s11
 802226a:	ee15 7a10 	vmov	r7, s10
 802226e:	401f      	ands	r7, r3
 8022270:	ee06 7a90 	vmov	s13, r7
 8022274:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8022278:	ee37 7a65 	vsub.f32	s14, s14, s11
 802227c:	ee65 7a05 	vmul.f32	s15, s10, s10
 8022280:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8022284:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80223ec <__ieee754_powf+0x3f4>
 8022288:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80223f0 <__ieee754_powf+0x3f8>
 802228c:	eee7 5a87 	vfma.f32	s11, s15, s14
 8022290:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 80223f4 <__ieee754_powf+0x3fc>
 8022294:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8022298:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 80223c8 <__ieee754_powf+0x3d0>
 802229c:	eee7 5a27 	vfma.f32	s11, s14, s15
 80222a0:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80223f8 <__ieee754_powf+0x400>
 80222a4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80222a8:	eddf 5a54 	vldr	s11, [pc, #336]	@ 80223fc <__ieee754_powf+0x404>
 80222ac:	ee26 6a24 	vmul.f32	s12, s12, s9
 80222b0:	eee7 5a27 	vfma.f32	s11, s14, s15
 80222b4:	ee35 7a26 	vadd.f32	s14, s10, s13
 80222b8:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80222bc:	ee27 7a06 	vmul.f32	s14, s14, s12
 80222c0:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 80222c4:	eea4 7aa5 	vfma.f32	s14, s9, s11
 80222c8:	eef0 5a67 	vmov.f32	s11, s15
 80222cc:	eee6 5aa6 	vfma.f32	s11, s13, s13
 80222d0:	ee75 5a87 	vadd.f32	s11, s11, s14
 80222d4:	ee15 1a90 	vmov	r1, s11
 80222d8:	4019      	ands	r1, r3
 80222da:	ee05 1a90 	vmov	s11, r1
 80222de:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80222e2:	eee6 7ae6 	vfms.f32	s15, s13, s13
 80222e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80222ea:	ee67 7a85 	vmul.f32	s15, s15, s10
 80222ee:	eee6 7a25 	vfma.f32	s15, s12, s11
 80222f2:	eeb0 6a67 	vmov.f32	s12, s15
 80222f6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80222fa:	ee16 1a10 	vmov	r1, s12
 80222fe:	4019      	ands	r1, r3
 8022300:	ee06 1a10 	vmov	s12, r1
 8022304:	eeb0 7a46 	vmov.f32	s14, s12
 8022308:	eea6 7ae5 	vfms.f32	s14, s13, s11
 802230c:	493c      	ldr	r1, [pc, #240]	@ (8022400 <__ieee754_powf+0x408>)
 802230e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8022312:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8022316:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8022404 <__ieee754_powf+0x40c>
 802231a:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8022408 <__ieee754_powf+0x410>
 802231e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8022322:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 802240c <__ieee754_powf+0x414>
 8022326:	eee6 7a07 	vfma.f32	s15, s12, s14
 802232a:	ed91 7a00 	vldr	s14, [r1]
 802232e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8022332:	ee07 2a10 	vmov	s14, r2
 8022336:	4a36      	ldr	r2, [pc, #216]	@ (8022410 <__ieee754_powf+0x418>)
 8022338:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 802233c:	eeb0 7a67 	vmov.f32	s14, s15
 8022340:	eea6 7a25 	vfma.f32	s14, s12, s11
 8022344:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8022348:	ed92 5a00 	vldr	s10, [r2]
 802234c:	ee37 7a05 	vadd.f32	s14, s14, s10
 8022350:	ee37 7a26 	vadd.f32	s14, s14, s13
 8022354:	ee17 2a10 	vmov	r2, s14
 8022358:	401a      	ands	r2, r3
 802235a:	ee07 2a10 	vmov	s14, r2
 802235e:	ee77 6a66 	vsub.f32	s13, s14, s13
 8022362:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8022366:	eee6 6a65 	vfms.f32	s13, s12, s11
 802236a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 802236e:	e715      	b.n	802219c <__ieee754_powf+0x1a4>
 8022370:	2601      	movs	r6, #1
 8022372:	e75d      	b.n	8022230 <__ieee754_powf+0x238>
 8022374:	d152      	bne.n	802241c <__ieee754_powf+0x424>
 8022376:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8022414 <__ieee754_powf+0x41c>
 802237a:	ee37 7a67 	vsub.f32	s14, s14, s15
 802237e:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8022382:	eef4 6ac7 	vcmpe.f32	s13, s14
 8022386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802238a:	f73f af29 	bgt.w	80221e0 <__ieee754_powf+0x1e8>
 802238e:	2386      	movs	r3, #134	@ 0x86
 8022390:	e048      	b.n	8022424 <__ieee754_powf+0x42c>
 8022392:	4a21      	ldr	r2, [pc, #132]	@ (8022418 <__ieee754_powf+0x420>)
 8022394:	4293      	cmp	r3, r2
 8022396:	d907      	bls.n	80223a8 <__ieee754_powf+0x3b0>
 8022398:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 802239c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80223a0:	bf4c      	ite	mi
 80223a2:	2001      	movmi	r0, #1
 80223a4:	2000      	movpl	r0, #0
 80223a6:	e6c7      	b.n	8022138 <__ieee754_powf+0x140>
 80223a8:	d138      	bne.n	802241c <__ieee754_powf+0x424>
 80223aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80223ae:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80223b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80223b6:	dbea      	blt.n	802238e <__ieee754_powf+0x396>
 80223b8:	e7ee      	b.n	8022398 <__ieee754_powf+0x3a0>
 80223ba:	bf00      	nop
 80223bc:	00000000 	.word	0x00000000
 80223c0:	3f7ffff3 	.word	0x3f7ffff3
 80223c4:	3f800007 	.word	0x3f800007
 80223c8:	3eaaaaab 	.word	0x3eaaaaab
 80223cc:	3fb8aa00 	.word	0x3fb8aa00
 80223d0:	3fb8aa3b 	.word	0x3fb8aa3b
 80223d4:	36eca570 	.word	0x36eca570
 80223d8:	4b800000 	.word	0x4b800000
 80223dc:	001cc471 	.word	0x001cc471
 80223e0:	005db3d6 	.word	0x005db3d6
 80223e4:	08030dfc 	.word	0x08030dfc
 80223e8:	fffff000 	.word	0xfffff000
 80223ec:	3e6c3255 	.word	0x3e6c3255
 80223f0:	3e53f142 	.word	0x3e53f142
 80223f4:	3e8ba305 	.word	0x3e8ba305
 80223f8:	3edb6db7 	.word	0x3edb6db7
 80223fc:	3f19999a 	.word	0x3f19999a
 8022400:	08030dec 	.word	0x08030dec
 8022404:	3f76384f 	.word	0x3f76384f
 8022408:	3f763800 	.word	0x3f763800
 802240c:	369dc3a0 	.word	0x369dc3a0
 8022410:	08030df4 	.word	0x08030df4
 8022414:	3338aa3c 	.word	0x3338aa3c
 8022418:	43160000 	.word	0x43160000
 802241c:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8022420:	d96f      	bls.n	8022502 <__ieee754_powf+0x50a>
 8022422:	15db      	asrs	r3, r3, #23
 8022424:	3b7e      	subs	r3, #126	@ 0x7e
 8022426:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 802242a:	4118      	asrs	r0, r3
 802242c:	4408      	add	r0, r1
 802242e:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8022432:	4a4e      	ldr	r2, [pc, #312]	@ (802256c <__ieee754_powf+0x574>)
 8022434:	3b7f      	subs	r3, #127	@ 0x7f
 8022436:	411a      	asrs	r2, r3
 8022438:	4002      	ands	r2, r0
 802243a:	ee07 2a10 	vmov	s14, r2
 802243e:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8022442:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8022446:	f1c3 0317 	rsb	r3, r3, #23
 802244a:	4118      	asrs	r0, r3
 802244c:	2900      	cmp	r1, #0
 802244e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8022452:	bfb8      	it	lt
 8022454:	4240      	neglt	r0, r0
 8022456:	ee77 6aa0 	vadd.f32	s13, s15, s1
 802245a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8022570 <__ieee754_powf+0x578>
 802245e:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8022574 <__ieee754_powf+0x57c>
 8022462:	ee16 3a90 	vmov	r3, s13
 8022466:	f36f 030b 	bfc	r3, #0, #12
 802246a:	ee06 3a90 	vmov	s13, r3
 802246e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8022472:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8022476:	ee70 0ae7 	vsub.f32	s1, s1, s15
 802247a:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8022578 <__ieee754_powf+0x580>
 802247e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8022482:	eee0 7a87 	vfma.f32	s15, s1, s14
 8022486:	eeb0 7a67 	vmov.f32	s14, s15
 802248a:	eea6 7a86 	vfma.f32	s14, s13, s12
 802248e:	eef0 5a47 	vmov.f32	s11, s14
 8022492:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8022496:	ee67 6a07 	vmul.f32	s13, s14, s14
 802249a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 802249e:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 802257c <__ieee754_powf+0x584>
 80224a2:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8022580 <__ieee754_powf+0x588>
 80224a6:	eea6 6aa5 	vfma.f32	s12, s13, s11
 80224aa:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8022584 <__ieee754_powf+0x58c>
 80224ae:	eee6 5a26 	vfma.f32	s11, s12, s13
 80224b2:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8022588 <__ieee754_powf+0x590>
 80224b6:	eea5 6aa6 	vfma.f32	s12, s11, s13
 80224ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 802258c <__ieee754_powf+0x594>
 80224be:	eee6 5a26 	vfma.f32	s11, s12, s13
 80224c2:	eeb0 6a47 	vmov.f32	s12, s14
 80224c6:	eea5 6ae6 	vfms.f32	s12, s11, s13
 80224ca:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80224ce:	ee67 5a06 	vmul.f32	s11, s14, s12
 80224d2:	ee36 6a66 	vsub.f32	s12, s12, s13
 80224d6:	eee7 7a27 	vfma.f32	s15, s14, s15
 80224da:	eec5 6a86 	vdiv.f32	s13, s11, s12
 80224de:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80224e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80224e6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80224ea:	ee10 3a10 	vmov	r3, s0
 80224ee:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80224f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80224f6:	da06      	bge.n	8022506 <__ieee754_powf+0x50e>
 80224f8:	f000 f984 	bl	8022804 <scalbnf>
 80224fc:	ee20 0a08 	vmul.f32	s0, s0, s16
 8022500:	e592      	b.n	8022028 <__ieee754_powf+0x30>
 8022502:	2000      	movs	r0, #0
 8022504:	e7a7      	b.n	8022456 <__ieee754_powf+0x45e>
 8022506:	ee00 3a10 	vmov	s0, r3
 802250a:	e7f7      	b.n	80224fc <__ieee754_powf+0x504>
 802250c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8022510:	e58a      	b.n	8022028 <__ieee754_powf+0x30>
 8022512:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8022590 <__ieee754_powf+0x598>
 8022516:	e587      	b.n	8022028 <__ieee754_powf+0x30>
 8022518:	eeb0 0a48 	vmov.f32	s0, s16
 802251c:	e584      	b.n	8022028 <__ieee754_powf+0x30>
 802251e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8022522:	f43f adbb 	beq.w	802209c <__ieee754_powf+0xa4>
 8022526:	2502      	movs	r5, #2
 8022528:	eeb0 0a48 	vmov.f32	s0, s16
 802252c:	f000 f962 	bl	80227f4 <fabsf>
 8022530:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8022534:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8022538:	4647      	mov	r7, r8
 802253a:	d003      	beq.n	8022544 <__ieee754_powf+0x54c>
 802253c:	f1b8 0f00 	cmp.w	r8, #0
 8022540:	f47f addb 	bne.w	80220fa <__ieee754_powf+0x102>
 8022544:	2c00      	cmp	r4, #0
 8022546:	bfbc      	itt	lt
 8022548:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 802254c:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8022550:	2e00      	cmp	r6, #0
 8022552:	f6bf ad69 	bge.w	8022028 <__ieee754_powf+0x30>
 8022556:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 802255a:	ea58 0805 	orrs.w	r8, r8, r5
 802255e:	f47f adc7 	bne.w	80220f0 <__ieee754_powf+0xf8>
 8022562:	ee70 7a40 	vsub.f32	s15, s0, s0
 8022566:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 802256a:	e55d      	b.n	8022028 <__ieee754_powf+0x30>
 802256c:	ff800000 	.word	0xff800000
 8022570:	3f317218 	.word	0x3f317218
 8022574:	3f317200 	.word	0x3f317200
 8022578:	35bfbe8c 	.word	0x35bfbe8c
 802257c:	b5ddea0e 	.word	0xb5ddea0e
 8022580:	3331bb4c 	.word	0x3331bb4c
 8022584:	388ab355 	.word	0x388ab355
 8022588:	bb360b61 	.word	0xbb360b61
 802258c:	3e2aaaab 	.word	0x3e2aaaab
 8022590:	00000000 	.word	0x00000000

08022594 <__ieee754_rem_pio2f>:
 8022594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022596:	ee10 6a10 	vmov	r6, s0
 802259a:	4b88      	ldr	r3, [pc, #544]	@ (80227bc <__ieee754_rem_pio2f+0x228>)
 802259c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80225a0:	429d      	cmp	r5, r3
 80225a2:	b087      	sub	sp, #28
 80225a4:	4604      	mov	r4, r0
 80225a6:	d805      	bhi.n	80225b4 <__ieee754_rem_pio2f+0x20>
 80225a8:	2300      	movs	r3, #0
 80225aa:	ed80 0a00 	vstr	s0, [r0]
 80225ae:	6043      	str	r3, [r0, #4]
 80225b0:	2000      	movs	r0, #0
 80225b2:	e022      	b.n	80225fa <__ieee754_rem_pio2f+0x66>
 80225b4:	4b82      	ldr	r3, [pc, #520]	@ (80227c0 <__ieee754_rem_pio2f+0x22c>)
 80225b6:	429d      	cmp	r5, r3
 80225b8:	d83a      	bhi.n	8022630 <__ieee754_rem_pio2f+0x9c>
 80225ba:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80225be:	2e00      	cmp	r6, #0
 80225c0:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 80227c4 <__ieee754_rem_pio2f+0x230>
 80225c4:	4a80      	ldr	r2, [pc, #512]	@ (80227c8 <__ieee754_rem_pio2f+0x234>)
 80225c6:	f023 030f 	bic.w	r3, r3, #15
 80225ca:	dd18      	ble.n	80225fe <__ieee754_rem_pio2f+0x6a>
 80225cc:	4293      	cmp	r3, r2
 80225ce:	ee70 7a47 	vsub.f32	s15, s0, s14
 80225d2:	bf09      	itett	eq
 80225d4:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 80227cc <__ieee754_rem_pio2f+0x238>
 80225d8:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 80227d0 <__ieee754_rem_pio2f+0x23c>
 80225dc:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 80227d4 <__ieee754_rem_pio2f+0x240>
 80225e0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80225e4:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80225e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80225ec:	ed80 7a00 	vstr	s14, [r0]
 80225f0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80225f4:	edc0 7a01 	vstr	s15, [r0, #4]
 80225f8:	2001      	movs	r0, #1
 80225fa:	b007      	add	sp, #28
 80225fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80225fe:	4293      	cmp	r3, r2
 8022600:	ee70 7a07 	vadd.f32	s15, s0, s14
 8022604:	bf09      	itett	eq
 8022606:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 80227cc <__ieee754_rem_pio2f+0x238>
 802260a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 80227d0 <__ieee754_rem_pio2f+0x23c>
 802260e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 80227d4 <__ieee754_rem_pio2f+0x240>
 8022612:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8022616:	ee37 7aa6 	vadd.f32	s14, s15, s13
 802261a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 802261e:	ed80 7a00 	vstr	s14, [r0]
 8022622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022626:	edc0 7a01 	vstr	s15, [r0, #4]
 802262a:	f04f 30ff 	mov.w	r0, #4294967295
 802262e:	e7e4      	b.n	80225fa <__ieee754_rem_pio2f+0x66>
 8022630:	4b69      	ldr	r3, [pc, #420]	@ (80227d8 <__ieee754_rem_pio2f+0x244>)
 8022632:	429d      	cmp	r5, r3
 8022634:	d873      	bhi.n	802271e <__ieee754_rem_pio2f+0x18a>
 8022636:	f000 f8dd 	bl	80227f4 <fabsf>
 802263a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80227dc <__ieee754_rem_pio2f+0x248>
 802263e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8022642:	eee0 7a07 	vfma.f32	s15, s0, s14
 8022646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 802264a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 802264e:	ee17 0a90 	vmov	r0, s15
 8022652:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80227c4 <__ieee754_rem_pio2f+0x230>
 8022656:	eea7 0a67 	vfms.f32	s0, s14, s15
 802265a:	281f      	cmp	r0, #31
 802265c:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 80227d0 <__ieee754_rem_pio2f+0x23c>
 8022660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8022664:	eeb1 6a47 	vneg.f32	s12, s14
 8022668:	ee70 6a67 	vsub.f32	s13, s0, s15
 802266c:	ee16 1a90 	vmov	r1, s13
 8022670:	dc09      	bgt.n	8022686 <__ieee754_rem_pio2f+0xf2>
 8022672:	4a5b      	ldr	r2, [pc, #364]	@ (80227e0 <__ieee754_rem_pio2f+0x24c>)
 8022674:	1e47      	subs	r7, r0, #1
 8022676:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 802267a:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 802267e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8022682:	4293      	cmp	r3, r2
 8022684:	d107      	bne.n	8022696 <__ieee754_rem_pio2f+0x102>
 8022686:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 802268a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 802268e:	2a08      	cmp	r2, #8
 8022690:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8022694:	dc14      	bgt.n	80226c0 <__ieee754_rem_pio2f+0x12c>
 8022696:	6021      	str	r1, [r4, #0]
 8022698:	ed94 7a00 	vldr	s14, [r4]
 802269c:	ee30 0a47 	vsub.f32	s0, s0, s14
 80226a0:	2e00      	cmp	r6, #0
 80226a2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80226a6:	ed84 0a01 	vstr	s0, [r4, #4]
 80226aa:	daa6      	bge.n	80225fa <__ieee754_rem_pio2f+0x66>
 80226ac:	eeb1 7a47 	vneg.f32	s14, s14
 80226b0:	eeb1 0a40 	vneg.f32	s0, s0
 80226b4:	ed84 7a00 	vstr	s14, [r4]
 80226b8:	ed84 0a01 	vstr	s0, [r4, #4]
 80226bc:	4240      	negs	r0, r0
 80226be:	e79c      	b.n	80225fa <__ieee754_rem_pio2f+0x66>
 80226c0:	eddf 5a42 	vldr	s11, [pc, #264]	@ 80227cc <__ieee754_rem_pio2f+0x238>
 80226c4:	eef0 6a40 	vmov.f32	s13, s0
 80226c8:	eee6 6a25 	vfma.f32	s13, s12, s11
 80226cc:	ee70 7a66 	vsub.f32	s15, s0, s13
 80226d0:	eee6 7a25 	vfma.f32	s15, s12, s11
 80226d4:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80227d4 <__ieee754_rem_pio2f+0x240>
 80226d8:	eed7 7a25 	vfnms.f32	s15, s14, s11
 80226dc:	ee76 5ae7 	vsub.f32	s11, s13, s15
 80226e0:	ee15 2a90 	vmov	r2, s11
 80226e4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 80226e8:	1a5b      	subs	r3, r3, r1
 80226ea:	2b19      	cmp	r3, #25
 80226ec:	dc04      	bgt.n	80226f8 <__ieee754_rem_pio2f+0x164>
 80226ee:	edc4 5a00 	vstr	s11, [r4]
 80226f2:	eeb0 0a66 	vmov.f32	s0, s13
 80226f6:	e7cf      	b.n	8022698 <__ieee754_rem_pio2f+0x104>
 80226f8:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 80227e4 <__ieee754_rem_pio2f+0x250>
 80226fc:	eeb0 0a66 	vmov.f32	s0, s13
 8022700:	eea6 0a25 	vfma.f32	s0, s12, s11
 8022704:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8022708:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80227e8 <__ieee754_rem_pio2f+0x254>
 802270c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8022710:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8022714:	ee30 7a67 	vsub.f32	s14, s0, s15
 8022718:	ed84 7a00 	vstr	s14, [r4]
 802271c:	e7bc      	b.n	8022698 <__ieee754_rem_pio2f+0x104>
 802271e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8022722:	d306      	bcc.n	8022732 <__ieee754_rem_pio2f+0x19e>
 8022724:	ee70 7a40 	vsub.f32	s15, s0, s0
 8022728:	edc0 7a01 	vstr	s15, [r0, #4]
 802272c:	edc0 7a00 	vstr	s15, [r0]
 8022730:	e73e      	b.n	80225b0 <__ieee754_rem_pio2f+0x1c>
 8022732:	15ea      	asrs	r2, r5, #23
 8022734:	3a86      	subs	r2, #134	@ 0x86
 8022736:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 802273a:	ee07 3a90 	vmov	s15, r3
 802273e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8022742:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80227ec <__ieee754_rem_pio2f+0x258>
 8022746:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 802274a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 802274e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8022752:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8022756:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 802275a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 802275e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8022762:	ed8d 7a04 	vstr	s14, [sp, #16]
 8022766:	ee67 7aa6 	vmul.f32	s15, s15, s13
 802276a:	eef5 7a40 	vcmp.f32	s15, #0.0
 802276e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022772:	edcd 7a05 	vstr	s15, [sp, #20]
 8022776:	d11e      	bne.n	80227b6 <__ieee754_rem_pio2f+0x222>
 8022778:	eeb5 7a40 	vcmp.f32	s14, #0.0
 802277c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022780:	bf0c      	ite	eq
 8022782:	2301      	moveq	r3, #1
 8022784:	2302      	movne	r3, #2
 8022786:	491a      	ldr	r1, [pc, #104]	@ (80227f0 <__ieee754_rem_pio2f+0x25c>)
 8022788:	9101      	str	r1, [sp, #4]
 802278a:	2102      	movs	r1, #2
 802278c:	9100      	str	r1, [sp, #0]
 802278e:	a803      	add	r0, sp, #12
 8022790:	4621      	mov	r1, r4
 8022792:	f000 f8c7 	bl	8022924 <__kernel_rem_pio2f>
 8022796:	2e00      	cmp	r6, #0
 8022798:	f6bf af2f 	bge.w	80225fa <__ieee754_rem_pio2f+0x66>
 802279c:	edd4 7a00 	vldr	s15, [r4]
 80227a0:	eef1 7a67 	vneg.f32	s15, s15
 80227a4:	edc4 7a00 	vstr	s15, [r4]
 80227a8:	edd4 7a01 	vldr	s15, [r4, #4]
 80227ac:	eef1 7a67 	vneg.f32	s15, s15
 80227b0:	edc4 7a01 	vstr	s15, [r4, #4]
 80227b4:	e782      	b.n	80226bc <__ieee754_rem_pio2f+0x128>
 80227b6:	2303      	movs	r3, #3
 80227b8:	e7e5      	b.n	8022786 <__ieee754_rem_pio2f+0x1f2>
 80227ba:	bf00      	nop
 80227bc:	3f490fd8 	.word	0x3f490fd8
 80227c0:	4016cbe3 	.word	0x4016cbe3
 80227c4:	3fc90f80 	.word	0x3fc90f80
 80227c8:	3fc90fd0 	.word	0x3fc90fd0
 80227cc:	37354400 	.word	0x37354400
 80227d0:	37354443 	.word	0x37354443
 80227d4:	2e85a308 	.word	0x2e85a308
 80227d8:	43490f80 	.word	0x43490f80
 80227dc:	3f22f984 	.word	0x3f22f984
 80227e0:	08030e04 	.word	0x08030e04
 80227e4:	2e85a300 	.word	0x2e85a300
 80227e8:	248d3132 	.word	0x248d3132
 80227ec:	43800000 	.word	0x43800000
 80227f0:	08030e84 	.word	0x08030e84

080227f4 <fabsf>:
 80227f4:	ee10 3a10 	vmov	r3, s0
 80227f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80227fc:	ee00 3a10 	vmov	s0, r3
 8022800:	4770      	bx	lr
	...

08022804 <scalbnf>:
 8022804:	ee10 3a10 	vmov	r3, s0
 8022808:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 802280c:	d02b      	beq.n	8022866 <scalbnf+0x62>
 802280e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8022812:	d302      	bcc.n	802281a <scalbnf+0x16>
 8022814:	ee30 0a00 	vadd.f32	s0, s0, s0
 8022818:	4770      	bx	lr
 802281a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 802281e:	d123      	bne.n	8022868 <scalbnf+0x64>
 8022820:	4b24      	ldr	r3, [pc, #144]	@ (80228b4 <scalbnf+0xb0>)
 8022822:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80228b8 <scalbnf+0xb4>
 8022826:	4298      	cmp	r0, r3
 8022828:	ee20 0a27 	vmul.f32	s0, s0, s15
 802282c:	db17      	blt.n	802285e <scalbnf+0x5a>
 802282e:	ee10 3a10 	vmov	r3, s0
 8022832:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8022836:	3a19      	subs	r2, #25
 8022838:	f24c 3150 	movw	r1, #50000	@ 0xc350
 802283c:	4288      	cmp	r0, r1
 802283e:	dd15      	ble.n	802286c <scalbnf+0x68>
 8022840:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80228bc <scalbnf+0xb8>
 8022844:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80228c0 <scalbnf+0xbc>
 8022848:	ee10 3a10 	vmov	r3, s0
 802284c:	eeb0 7a67 	vmov.f32	s14, s15
 8022850:	2b00      	cmp	r3, #0
 8022852:	bfb8      	it	lt
 8022854:	eef0 7a66 	vmovlt.f32	s15, s13
 8022858:	ee27 0a87 	vmul.f32	s0, s15, s14
 802285c:	4770      	bx	lr
 802285e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80228c4 <scalbnf+0xc0>
 8022862:	ee27 0a80 	vmul.f32	s0, s15, s0
 8022866:	4770      	bx	lr
 8022868:	0dd2      	lsrs	r2, r2, #23
 802286a:	e7e5      	b.n	8022838 <scalbnf+0x34>
 802286c:	4410      	add	r0, r2
 802286e:	28fe      	cmp	r0, #254	@ 0xfe
 8022870:	dce6      	bgt.n	8022840 <scalbnf+0x3c>
 8022872:	2800      	cmp	r0, #0
 8022874:	dd06      	ble.n	8022884 <scalbnf+0x80>
 8022876:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 802287a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 802287e:	ee00 3a10 	vmov	s0, r3
 8022882:	4770      	bx	lr
 8022884:	f110 0f16 	cmn.w	r0, #22
 8022888:	da09      	bge.n	802289e <scalbnf+0x9a>
 802288a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80228c4 <scalbnf+0xc0>
 802288e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80228c8 <scalbnf+0xc4>
 8022892:	ee10 3a10 	vmov	r3, s0
 8022896:	eeb0 7a67 	vmov.f32	s14, s15
 802289a:	2b00      	cmp	r3, #0
 802289c:	e7d9      	b.n	8022852 <scalbnf+0x4e>
 802289e:	3019      	adds	r0, #25
 80228a0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80228a4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80228a8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80228cc <scalbnf+0xc8>
 80228ac:	ee07 3a90 	vmov	s15, r3
 80228b0:	e7d7      	b.n	8022862 <scalbnf+0x5e>
 80228b2:	bf00      	nop
 80228b4:	ffff3cb0 	.word	0xffff3cb0
 80228b8:	4c000000 	.word	0x4c000000
 80228bc:	7149f2ca 	.word	0x7149f2ca
 80228c0:	f149f2ca 	.word	0xf149f2ca
 80228c4:	0da24260 	.word	0x0da24260
 80228c8:	8da24260 	.word	0x8da24260
 80228cc:	33000000 	.word	0x33000000

080228d0 <with_errnof>:
 80228d0:	b510      	push	{r4, lr}
 80228d2:	ed2d 8b02 	vpush	{d8}
 80228d6:	eeb0 8a40 	vmov.f32	s16, s0
 80228da:	4604      	mov	r4, r0
 80228dc:	f7fe f8e0 	bl	8020aa0 <__errno>
 80228e0:	eeb0 0a48 	vmov.f32	s0, s16
 80228e4:	ecbd 8b02 	vpop	{d8}
 80228e8:	6004      	str	r4, [r0, #0]
 80228ea:	bd10      	pop	{r4, pc}

080228ec <xflowf>:
 80228ec:	b130      	cbz	r0, 80228fc <xflowf+0x10>
 80228ee:	eef1 7a40 	vneg.f32	s15, s0
 80228f2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80228f6:	2022      	movs	r0, #34	@ 0x22
 80228f8:	f7ff bfea 	b.w	80228d0 <with_errnof>
 80228fc:	eef0 7a40 	vmov.f32	s15, s0
 8022900:	e7f7      	b.n	80228f2 <xflowf+0x6>
	...

08022904 <__math_uflowf>:
 8022904:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 802290c <__math_uflowf+0x8>
 8022908:	f7ff bff0 	b.w	80228ec <xflowf>
 802290c:	10000000 	.word	0x10000000

08022910 <__math_oflowf>:
 8022910:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8022918 <__math_oflowf+0x8>
 8022914:	f7ff bfea 	b.w	80228ec <xflowf>
 8022918:	70000000 	.word	0x70000000

0802291c <__ieee754_sqrtf>:
 802291c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8022920:	4770      	bx	lr
	...

08022924 <__kernel_rem_pio2f>:
 8022924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022928:	ed2d 8b04 	vpush	{d8-d9}
 802292c:	b0d9      	sub	sp, #356	@ 0x164
 802292e:	4690      	mov	r8, r2
 8022930:	9001      	str	r0, [sp, #4]
 8022932:	4ab6      	ldr	r2, [pc, #728]	@ (8022c0c <__kernel_rem_pio2f+0x2e8>)
 8022934:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8022936:	f118 0f04 	cmn.w	r8, #4
 802293a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 802293e:	460f      	mov	r7, r1
 8022940:	f103 3bff 	add.w	fp, r3, #4294967295
 8022944:	db26      	blt.n	8022994 <__kernel_rem_pio2f+0x70>
 8022946:	f1b8 0203 	subs.w	r2, r8, #3
 802294a:	bf48      	it	mi
 802294c:	f108 0204 	addmi.w	r2, r8, #4
 8022950:	10d2      	asrs	r2, r2, #3
 8022952:	1c55      	adds	r5, r2, #1
 8022954:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8022956:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8022c1c <__kernel_rem_pio2f+0x2f8>
 802295a:	00e8      	lsls	r0, r5, #3
 802295c:	eba2 060b 	sub.w	r6, r2, fp
 8022960:	9002      	str	r0, [sp, #8]
 8022962:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8022966:	eb0a 0c0b 	add.w	ip, sl, fp
 802296a:	ac1c      	add	r4, sp, #112	@ 0x70
 802296c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8022970:	2000      	movs	r0, #0
 8022972:	4560      	cmp	r0, ip
 8022974:	dd10      	ble.n	8022998 <__kernel_rem_pio2f+0x74>
 8022976:	a91c      	add	r1, sp, #112	@ 0x70
 8022978:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 802297c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8022980:	2600      	movs	r6, #0
 8022982:	4556      	cmp	r6, sl
 8022984:	dc24      	bgt.n	80229d0 <__kernel_rem_pio2f+0xac>
 8022986:	f8dd e004 	ldr.w	lr, [sp, #4]
 802298a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8022c1c <__kernel_rem_pio2f+0x2f8>
 802298e:	4684      	mov	ip, r0
 8022990:	2400      	movs	r4, #0
 8022992:	e016      	b.n	80229c2 <__kernel_rem_pio2f+0x9e>
 8022994:	2200      	movs	r2, #0
 8022996:	e7dc      	b.n	8022952 <__kernel_rem_pio2f+0x2e>
 8022998:	42c6      	cmn	r6, r0
 802299a:	bf5d      	ittte	pl
 802299c:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80229a0:	ee07 1a90 	vmovpl	s15, r1
 80229a4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80229a8:	eef0 7a47 	vmovmi.f32	s15, s14
 80229ac:	ece4 7a01 	vstmia	r4!, {s15}
 80229b0:	3001      	adds	r0, #1
 80229b2:	e7de      	b.n	8022972 <__kernel_rem_pio2f+0x4e>
 80229b4:	ecfe 6a01 	vldmia	lr!, {s13}
 80229b8:	ed3c 7a01 	vldmdb	ip!, {s14}
 80229bc:	eee6 7a87 	vfma.f32	s15, s13, s14
 80229c0:	3401      	adds	r4, #1
 80229c2:	455c      	cmp	r4, fp
 80229c4:	ddf6      	ble.n	80229b4 <__kernel_rem_pio2f+0x90>
 80229c6:	ece9 7a01 	vstmia	r9!, {s15}
 80229ca:	3601      	adds	r6, #1
 80229cc:	3004      	adds	r0, #4
 80229ce:	e7d8      	b.n	8022982 <__kernel_rem_pio2f+0x5e>
 80229d0:	a908      	add	r1, sp, #32
 80229d2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80229d6:	9104      	str	r1, [sp, #16]
 80229d8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80229da:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8022c18 <__kernel_rem_pio2f+0x2f4>
 80229de:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8022c14 <__kernel_rem_pio2f+0x2f0>
 80229e2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80229e6:	9203      	str	r2, [sp, #12]
 80229e8:	4654      	mov	r4, sl
 80229ea:	00a2      	lsls	r2, r4, #2
 80229ec:	9205      	str	r2, [sp, #20]
 80229ee:	aa58      	add	r2, sp, #352	@ 0x160
 80229f0:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80229f4:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 80229f8:	a944      	add	r1, sp, #272	@ 0x110
 80229fa:	aa08      	add	r2, sp, #32
 80229fc:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8022a00:	4694      	mov	ip, r2
 8022a02:	4626      	mov	r6, r4
 8022a04:	2e00      	cmp	r6, #0
 8022a06:	dc4c      	bgt.n	8022aa2 <__kernel_rem_pio2f+0x17e>
 8022a08:	4628      	mov	r0, r5
 8022a0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8022a0e:	f7ff fef9 	bl	8022804 <scalbnf>
 8022a12:	eeb0 8a40 	vmov.f32	s16, s0
 8022a16:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8022a1a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8022a1e:	f7ff f899 	bl	8021b54 <floorf>
 8022a22:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8022a26:	eea0 8a67 	vfms.f32	s16, s0, s15
 8022a2a:	2d00      	cmp	r5, #0
 8022a2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8022a30:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8022a34:	ee17 9a90 	vmov	r9, s15
 8022a38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022a3c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8022a40:	dd41      	ble.n	8022ac6 <__kernel_rem_pio2f+0x1a2>
 8022a42:	f104 3cff 	add.w	ip, r4, #4294967295
 8022a46:	a908      	add	r1, sp, #32
 8022a48:	f1c5 0e08 	rsb	lr, r5, #8
 8022a4c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8022a50:	fa46 f00e 	asr.w	r0, r6, lr
 8022a54:	4481      	add	r9, r0
 8022a56:	fa00 f00e 	lsl.w	r0, r0, lr
 8022a5a:	1a36      	subs	r6, r6, r0
 8022a5c:	f1c5 0007 	rsb	r0, r5, #7
 8022a60:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8022a64:	4106      	asrs	r6, r0
 8022a66:	2e00      	cmp	r6, #0
 8022a68:	dd3c      	ble.n	8022ae4 <__kernel_rem_pio2f+0x1c0>
 8022a6a:	f04f 0e00 	mov.w	lr, #0
 8022a6e:	f109 0901 	add.w	r9, r9, #1
 8022a72:	4670      	mov	r0, lr
 8022a74:	4574      	cmp	r4, lr
 8022a76:	dc68      	bgt.n	8022b4a <__kernel_rem_pio2f+0x226>
 8022a78:	2d00      	cmp	r5, #0
 8022a7a:	dd03      	ble.n	8022a84 <__kernel_rem_pio2f+0x160>
 8022a7c:	2d01      	cmp	r5, #1
 8022a7e:	d074      	beq.n	8022b6a <__kernel_rem_pio2f+0x246>
 8022a80:	2d02      	cmp	r5, #2
 8022a82:	d07d      	beq.n	8022b80 <__kernel_rem_pio2f+0x25c>
 8022a84:	2e02      	cmp	r6, #2
 8022a86:	d12d      	bne.n	8022ae4 <__kernel_rem_pio2f+0x1c0>
 8022a88:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8022a8c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8022a90:	b340      	cbz	r0, 8022ae4 <__kernel_rem_pio2f+0x1c0>
 8022a92:	4628      	mov	r0, r5
 8022a94:	9306      	str	r3, [sp, #24]
 8022a96:	f7ff feb5 	bl	8022804 <scalbnf>
 8022a9a:	9b06      	ldr	r3, [sp, #24]
 8022a9c:	ee38 8a40 	vsub.f32	s16, s16, s0
 8022aa0:	e020      	b.n	8022ae4 <__kernel_rem_pio2f+0x1c0>
 8022aa2:	ee60 7a28 	vmul.f32	s15, s0, s17
 8022aa6:	3e01      	subs	r6, #1
 8022aa8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8022aac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022ab0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8022ab4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8022ab8:	ecac 0a01 	vstmia	ip!, {s0}
 8022abc:	ed30 0a01 	vldmdb	r0!, {s0}
 8022ac0:	ee37 0a80 	vadd.f32	s0, s15, s0
 8022ac4:	e79e      	b.n	8022a04 <__kernel_rem_pio2f+0xe0>
 8022ac6:	d105      	bne.n	8022ad4 <__kernel_rem_pio2f+0x1b0>
 8022ac8:	1e60      	subs	r0, r4, #1
 8022aca:	a908      	add	r1, sp, #32
 8022acc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8022ad0:	11f6      	asrs	r6, r6, #7
 8022ad2:	e7c8      	b.n	8022a66 <__kernel_rem_pio2f+0x142>
 8022ad4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8022ad8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8022adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022ae0:	da31      	bge.n	8022b46 <__kernel_rem_pio2f+0x222>
 8022ae2:	2600      	movs	r6, #0
 8022ae4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8022ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022aec:	f040 8098 	bne.w	8022c20 <__kernel_rem_pio2f+0x2fc>
 8022af0:	1e60      	subs	r0, r4, #1
 8022af2:	2200      	movs	r2, #0
 8022af4:	4550      	cmp	r0, sl
 8022af6:	da4b      	bge.n	8022b90 <__kernel_rem_pio2f+0x26c>
 8022af8:	2a00      	cmp	r2, #0
 8022afa:	d065      	beq.n	8022bc8 <__kernel_rem_pio2f+0x2a4>
 8022afc:	3c01      	subs	r4, #1
 8022afe:	ab08      	add	r3, sp, #32
 8022b00:	3d08      	subs	r5, #8
 8022b02:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8022b06:	2b00      	cmp	r3, #0
 8022b08:	d0f8      	beq.n	8022afc <__kernel_rem_pio2f+0x1d8>
 8022b0a:	4628      	mov	r0, r5
 8022b0c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8022b10:	f7ff fe78 	bl	8022804 <scalbnf>
 8022b14:	1c63      	adds	r3, r4, #1
 8022b16:	aa44      	add	r2, sp, #272	@ 0x110
 8022b18:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8022c18 <__kernel_rem_pio2f+0x2f4>
 8022b1c:	0099      	lsls	r1, r3, #2
 8022b1e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8022b22:	4623      	mov	r3, r4
 8022b24:	2b00      	cmp	r3, #0
 8022b26:	f280 80a9 	bge.w	8022c7c <__kernel_rem_pio2f+0x358>
 8022b2a:	4623      	mov	r3, r4
 8022b2c:	2b00      	cmp	r3, #0
 8022b2e:	f2c0 80c7 	blt.w	8022cc0 <__kernel_rem_pio2f+0x39c>
 8022b32:	aa44      	add	r2, sp, #272	@ 0x110
 8022b34:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8022b38:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8022c10 <__kernel_rem_pio2f+0x2ec>
 8022b3c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8022c1c <__kernel_rem_pio2f+0x2f8>
 8022b40:	2000      	movs	r0, #0
 8022b42:	1ae2      	subs	r2, r4, r3
 8022b44:	e0b1      	b.n	8022caa <__kernel_rem_pio2f+0x386>
 8022b46:	2602      	movs	r6, #2
 8022b48:	e78f      	b.n	8022a6a <__kernel_rem_pio2f+0x146>
 8022b4a:	f852 1b04 	ldr.w	r1, [r2], #4
 8022b4e:	b948      	cbnz	r0, 8022b64 <__kernel_rem_pio2f+0x240>
 8022b50:	b121      	cbz	r1, 8022b5c <__kernel_rem_pio2f+0x238>
 8022b52:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8022b56:	f842 1c04 	str.w	r1, [r2, #-4]
 8022b5a:	2101      	movs	r1, #1
 8022b5c:	f10e 0e01 	add.w	lr, lr, #1
 8022b60:	4608      	mov	r0, r1
 8022b62:	e787      	b.n	8022a74 <__kernel_rem_pio2f+0x150>
 8022b64:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8022b68:	e7f5      	b.n	8022b56 <__kernel_rem_pio2f+0x232>
 8022b6a:	f104 3cff 	add.w	ip, r4, #4294967295
 8022b6e:	aa08      	add	r2, sp, #32
 8022b70:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8022b74:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8022b78:	a908      	add	r1, sp, #32
 8022b7a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8022b7e:	e781      	b.n	8022a84 <__kernel_rem_pio2f+0x160>
 8022b80:	f104 3cff 	add.w	ip, r4, #4294967295
 8022b84:	aa08      	add	r2, sp, #32
 8022b86:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8022b8a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8022b8e:	e7f3      	b.n	8022b78 <__kernel_rem_pio2f+0x254>
 8022b90:	a908      	add	r1, sp, #32
 8022b92:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8022b96:	3801      	subs	r0, #1
 8022b98:	430a      	orrs	r2, r1
 8022b9a:	e7ab      	b.n	8022af4 <__kernel_rem_pio2f+0x1d0>
 8022b9c:	3201      	adds	r2, #1
 8022b9e:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8022ba2:	2e00      	cmp	r6, #0
 8022ba4:	d0fa      	beq.n	8022b9c <__kernel_rem_pio2f+0x278>
 8022ba6:	9905      	ldr	r1, [sp, #20]
 8022ba8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8022bac:	eb0d 0001 	add.w	r0, sp, r1
 8022bb0:	18e6      	adds	r6, r4, r3
 8022bb2:	a91c      	add	r1, sp, #112	@ 0x70
 8022bb4:	f104 0c01 	add.w	ip, r4, #1
 8022bb8:	384c      	subs	r0, #76	@ 0x4c
 8022bba:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8022bbe:	4422      	add	r2, r4
 8022bc0:	4562      	cmp	r2, ip
 8022bc2:	da04      	bge.n	8022bce <__kernel_rem_pio2f+0x2aa>
 8022bc4:	4614      	mov	r4, r2
 8022bc6:	e710      	b.n	80229ea <__kernel_rem_pio2f+0xc6>
 8022bc8:	9804      	ldr	r0, [sp, #16]
 8022bca:	2201      	movs	r2, #1
 8022bcc:	e7e7      	b.n	8022b9e <__kernel_rem_pio2f+0x27a>
 8022bce:	9903      	ldr	r1, [sp, #12]
 8022bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8022bd4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8022bd8:	9105      	str	r1, [sp, #20]
 8022bda:	ee07 1a90 	vmov	s15, r1
 8022bde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022be2:	2400      	movs	r4, #0
 8022be4:	ece6 7a01 	vstmia	r6!, {s15}
 8022be8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8022c1c <__kernel_rem_pio2f+0x2f8>
 8022bec:	46b1      	mov	r9, r6
 8022bee:	455c      	cmp	r4, fp
 8022bf0:	dd04      	ble.n	8022bfc <__kernel_rem_pio2f+0x2d8>
 8022bf2:	ece0 7a01 	vstmia	r0!, {s15}
 8022bf6:	f10c 0c01 	add.w	ip, ip, #1
 8022bfa:	e7e1      	b.n	8022bc0 <__kernel_rem_pio2f+0x29c>
 8022bfc:	ecfe 6a01 	vldmia	lr!, {s13}
 8022c00:	ed39 7a01 	vldmdb	r9!, {s14}
 8022c04:	3401      	adds	r4, #1
 8022c06:	eee6 7a87 	vfma.f32	s15, s13, s14
 8022c0a:	e7f0      	b.n	8022bee <__kernel_rem_pio2f+0x2ca>
 8022c0c:	080311c8 	.word	0x080311c8
 8022c10:	0803119c 	.word	0x0803119c
 8022c14:	43800000 	.word	0x43800000
 8022c18:	3b800000 	.word	0x3b800000
 8022c1c:	00000000 	.word	0x00000000
 8022c20:	9b02      	ldr	r3, [sp, #8]
 8022c22:	eeb0 0a48 	vmov.f32	s0, s16
 8022c26:	eba3 0008 	sub.w	r0, r3, r8
 8022c2a:	f7ff fdeb 	bl	8022804 <scalbnf>
 8022c2e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8022c14 <__kernel_rem_pio2f+0x2f0>
 8022c32:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8022c36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c3a:	db19      	blt.n	8022c70 <__kernel_rem_pio2f+0x34c>
 8022c3c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8022c18 <__kernel_rem_pio2f+0x2f4>
 8022c40:	ee60 7a27 	vmul.f32	s15, s0, s15
 8022c44:	aa08      	add	r2, sp, #32
 8022c46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8022c4a:	3508      	adds	r5, #8
 8022c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022c50:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8022c54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8022c58:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8022c5c:	ee10 3a10 	vmov	r3, s0
 8022c60:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8022c64:	ee17 3a90 	vmov	r3, s15
 8022c68:	3401      	adds	r4, #1
 8022c6a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8022c6e:	e74c      	b.n	8022b0a <__kernel_rem_pio2f+0x1e6>
 8022c70:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8022c74:	aa08      	add	r2, sp, #32
 8022c76:	ee10 3a10 	vmov	r3, s0
 8022c7a:	e7f6      	b.n	8022c6a <__kernel_rem_pio2f+0x346>
 8022c7c:	a808      	add	r0, sp, #32
 8022c7e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8022c82:	9001      	str	r0, [sp, #4]
 8022c84:	ee07 0a90 	vmov	s15, r0
 8022c88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8022c8c:	3b01      	subs	r3, #1
 8022c8e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8022c92:	ee20 0a07 	vmul.f32	s0, s0, s14
 8022c96:	ed62 7a01 	vstmdb	r2!, {s15}
 8022c9a:	e743      	b.n	8022b24 <__kernel_rem_pio2f+0x200>
 8022c9c:	ecfc 6a01 	vldmia	ip!, {s13}
 8022ca0:	ecb5 7a01 	vldmia	r5!, {s14}
 8022ca4:	eee6 7a87 	vfma.f32	s15, s13, s14
 8022ca8:	3001      	adds	r0, #1
 8022caa:	4550      	cmp	r0, sl
 8022cac:	dc01      	bgt.n	8022cb2 <__kernel_rem_pio2f+0x38e>
 8022cae:	4290      	cmp	r0, r2
 8022cb0:	ddf4      	ble.n	8022c9c <__kernel_rem_pio2f+0x378>
 8022cb2:	a858      	add	r0, sp, #352	@ 0x160
 8022cb4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8022cb8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8022cbc:	3b01      	subs	r3, #1
 8022cbe:	e735      	b.n	8022b2c <__kernel_rem_pio2f+0x208>
 8022cc0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8022cc2:	2b02      	cmp	r3, #2
 8022cc4:	dc09      	bgt.n	8022cda <__kernel_rem_pio2f+0x3b6>
 8022cc6:	2b00      	cmp	r3, #0
 8022cc8:	dc27      	bgt.n	8022d1a <__kernel_rem_pio2f+0x3f6>
 8022cca:	d040      	beq.n	8022d4e <__kernel_rem_pio2f+0x42a>
 8022ccc:	f009 0007 	and.w	r0, r9, #7
 8022cd0:	b059      	add	sp, #356	@ 0x164
 8022cd2:	ecbd 8b04 	vpop	{d8-d9}
 8022cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022cda:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8022cdc:	2b03      	cmp	r3, #3
 8022cde:	d1f5      	bne.n	8022ccc <__kernel_rem_pio2f+0x3a8>
 8022ce0:	aa30      	add	r2, sp, #192	@ 0xc0
 8022ce2:	1f0b      	subs	r3, r1, #4
 8022ce4:	4413      	add	r3, r2
 8022ce6:	461a      	mov	r2, r3
 8022ce8:	4620      	mov	r0, r4
 8022cea:	2800      	cmp	r0, #0
 8022cec:	dc50      	bgt.n	8022d90 <__kernel_rem_pio2f+0x46c>
 8022cee:	4622      	mov	r2, r4
 8022cf0:	2a01      	cmp	r2, #1
 8022cf2:	dc5d      	bgt.n	8022db0 <__kernel_rem_pio2f+0x48c>
 8022cf4:	ab30      	add	r3, sp, #192	@ 0xc0
 8022cf6:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8022c1c <__kernel_rem_pio2f+0x2f8>
 8022cfa:	440b      	add	r3, r1
 8022cfc:	2c01      	cmp	r4, #1
 8022cfe:	dc67      	bgt.n	8022dd0 <__kernel_rem_pio2f+0x4ac>
 8022d00:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8022d04:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8022d08:	2e00      	cmp	r6, #0
 8022d0a:	d167      	bne.n	8022ddc <__kernel_rem_pio2f+0x4b8>
 8022d0c:	edc7 6a00 	vstr	s13, [r7]
 8022d10:	ed87 7a01 	vstr	s14, [r7, #4]
 8022d14:	edc7 7a02 	vstr	s15, [r7, #8]
 8022d18:	e7d8      	b.n	8022ccc <__kernel_rem_pio2f+0x3a8>
 8022d1a:	ab30      	add	r3, sp, #192	@ 0xc0
 8022d1c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8022c1c <__kernel_rem_pio2f+0x2f8>
 8022d20:	440b      	add	r3, r1
 8022d22:	4622      	mov	r2, r4
 8022d24:	2a00      	cmp	r2, #0
 8022d26:	da24      	bge.n	8022d72 <__kernel_rem_pio2f+0x44e>
 8022d28:	b34e      	cbz	r6, 8022d7e <__kernel_rem_pio2f+0x45a>
 8022d2a:	eef1 7a47 	vneg.f32	s15, s14
 8022d2e:	edc7 7a00 	vstr	s15, [r7]
 8022d32:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8022d36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8022d3a:	aa31      	add	r2, sp, #196	@ 0xc4
 8022d3c:	2301      	movs	r3, #1
 8022d3e:	429c      	cmp	r4, r3
 8022d40:	da20      	bge.n	8022d84 <__kernel_rem_pio2f+0x460>
 8022d42:	b10e      	cbz	r6, 8022d48 <__kernel_rem_pio2f+0x424>
 8022d44:	eef1 7a67 	vneg.f32	s15, s15
 8022d48:	edc7 7a01 	vstr	s15, [r7, #4]
 8022d4c:	e7be      	b.n	8022ccc <__kernel_rem_pio2f+0x3a8>
 8022d4e:	ab30      	add	r3, sp, #192	@ 0xc0
 8022d50:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8022c1c <__kernel_rem_pio2f+0x2f8>
 8022d54:	440b      	add	r3, r1
 8022d56:	2c00      	cmp	r4, #0
 8022d58:	da05      	bge.n	8022d66 <__kernel_rem_pio2f+0x442>
 8022d5a:	b10e      	cbz	r6, 8022d60 <__kernel_rem_pio2f+0x43c>
 8022d5c:	eef1 7a67 	vneg.f32	s15, s15
 8022d60:	edc7 7a00 	vstr	s15, [r7]
 8022d64:	e7b2      	b.n	8022ccc <__kernel_rem_pio2f+0x3a8>
 8022d66:	ed33 7a01 	vldmdb	r3!, {s14}
 8022d6a:	3c01      	subs	r4, #1
 8022d6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8022d70:	e7f1      	b.n	8022d56 <__kernel_rem_pio2f+0x432>
 8022d72:	ed73 7a01 	vldmdb	r3!, {s15}
 8022d76:	3a01      	subs	r2, #1
 8022d78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8022d7c:	e7d2      	b.n	8022d24 <__kernel_rem_pio2f+0x400>
 8022d7e:	eef0 7a47 	vmov.f32	s15, s14
 8022d82:	e7d4      	b.n	8022d2e <__kernel_rem_pio2f+0x40a>
 8022d84:	ecb2 7a01 	vldmia	r2!, {s14}
 8022d88:	3301      	adds	r3, #1
 8022d8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8022d8e:	e7d6      	b.n	8022d3e <__kernel_rem_pio2f+0x41a>
 8022d90:	ed72 7a01 	vldmdb	r2!, {s15}
 8022d94:	edd2 6a01 	vldr	s13, [r2, #4]
 8022d98:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8022d9c:	3801      	subs	r0, #1
 8022d9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8022da2:	ed82 7a00 	vstr	s14, [r2]
 8022da6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022daa:	edc2 7a01 	vstr	s15, [r2, #4]
 8022dae:	e79c      	b.n	8022cea <__kernel_rem_pio2f+0x3c6>
 8022db0:	ed73 7a01 	vldmdb	r3!, {s15}
 8022db4:	edd3 6a01 	vldr	s13, [r3, #4]
 8022db8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8022dbc:	3a01      	subs	r2, #1
 8022dbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8022dc2:	ed83 7a00 	vstr	s14, [r3]
 8022dc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8022dca:	edc3 7a01 	vstr	s15, [r3, #4]
 8022dce:	e78f      	b.n	8022cf0 <__kernel_rem_pio2f+0x3cc>
 8022dd0:	ed33 7a01 	vldmdb	r3!, {s14}
 8022dd4:	3c01      	subs	r4, #1
 8022dd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8022dda:	e78f      	b.n	8022cfc <__kernel_rem_pio2f+0x3d8>
 8022ddc:	eef1 6a66 	vneg.f32	s13, s13
 8022de0:	eeb1 7a47 	vneg.f32	s14, s14
 8022de4:	edc7 6a00 	vstr	s13, [r7]
 8022de8:	ed87 7a01 	vstr	s14, [r7, #4]
 8022dec:	eef1 7a67 	vneg.f32	s15, s15
 8022df0:	e790      	b.n	8022d14 <__kernel_rem_pio2f+0x3f0>
 8022df2:	bf00      	nop

08022df4 <_close>:
 8022df4:	4b02      	ldr	r3, [pc, #8]	@ (8022e00 <_close+0xc>)
 8022df6:	2258      	movs	r2, #88	@ 0x58
 8022df8:	601a      	str	r2, [r3, #0]
 8022dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8022dfe:	4770      	bx	lr
 8022e00:	200183c8 	.word	0x200183c8

08022e04 <_fstat>:
 8022e04:	4b02      	ldr	r3, [pc, #8]	@ (8022e10 <_fstat+0xc>)
 8022e06:	2258      	movs	r2, #88	@ 0x58
 8022e08:	601a      	str	r2, [r3, #0]
 8022e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8022e0e:	4770      	bx	lr
 8022e10:	200183c8 	.word	0x200183c8

08022e14 <_getpid>:
 8022e14:	4b02      	ldr	r3, [pc, #8]	@ (8022e20 <_getpid+0xc>)
 8022e16:	2258      	movs	r2, #88	@ 0x58
 8022e18:	601a      	str	r2, [r3, #0]
 8022e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8022e1e:	4770      	bx	lr
 8022e20:	200183c8 	.word	0x200183c8

08022e24 <_isatty>:
 8022e24:	4b02      	ldr	r3, [pc, #8]	@ (8022e30 <_isatty+0xc>)
 8022e26:	2258      	movs	r2, #88	@ 0x58
 8022e28:	601a      	str	r2, [r3, #0]
 8022e2a:	2000      	movs	r0, #0
 8022e2c:	4770      	bx	lr
 8022e2e:	bf00      	nop
 8022e30:	200183c8 	.word	0x200183c8

08022e34 <_kill>:
 8022e34:	4b02      	ldr	r3, [pc, #8]	@ (8022e40 <_kill+0xc>)
 8022e36:	2258      	movs	r2, #88	@ 0x58
 8022e38:	601a      	str	r2, [r3, #0]
 8022e3a:	f04f 30ff 	mov.w	r0, #4294967295
 8022e3e:	4770      	bx	lr
 8022e40:	200183c8 	.word	0x200183c8

08022e44 <_lseek>:
 8022e44:	4b02      	ldr	r3, [pc, #8]	@ (8022e50 <_lseek+0xc>)
 8022e46:	2258      	movs	r2, #88	@ 0x58
 8022e48:	601a      	str	r2, [r3, #0]
 8022e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8022e4e:	4770      	bx	lr
 8022e50:	200183c8 	.word	0x200183c8

08022e54 <_read>:
 8022e54:	4b02      	ldr	r3, [pc, #8]	@ (8022e60 <_read+0xc>)
 8022e56:	2258      	movs	r2, #88	@ 0x58
 8022e58:	601a      	str	r2, [r3, #0]
 8022e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8022e5e:	4770      	bx	lr
 8022e60:	200183c8 	.word	0x200183c8

08022e64 <_write>:
 8022e64:	4b02      	ldr	r3, [pc, #8]	@ (8022e70 <_write+0xc>)
 8022e66:	2258      	movs	r2, #88	@ 0x58
 8022e68:	601a      	str	r2, [r3, #0]
 8022e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8022e6e:	4770      	bx	lr
 8022e70:	200183c8 	.word	0x200183c8

08022e74 <_exit>:
 8022e74:	e7fe      	b.n	8022e74 <_exit>
	...

08022e78 <_init>:
 8022e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022e7a:	bf00      	nop
 8022e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8022e7e:	bc08      	pop	{r3}
 8022e80:	469e      	mov	lr, r3
 8022e82:	4770      	bx	lr

08022e84 <_fini>:
 8022e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022e86:	bf00      	nop
 8022e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8022e8a:	bc08      	pop	{r3}
 8022e8c:	469e      	mov	lr, r3
 8022e8e:	4770      	bx	lr
