<profile>

<section name = "Vitis HLS Report for 'yuv_filter'" level="0">
<item name = "Date">Sun Mar  2 09:53:37 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">yuv_filter_solution3</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">120227, 17203512, 1.202 ms, 0.172 sec, 120228, 17203513, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_315">yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, 120079, 7372879, 1.201 ms, 73.729 ms, 120003, 7372803, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_329">yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, 40006, 2457606, 0.400 ms, 24.576 ms, 40001, 2457601, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_344">yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, 120078, 7372878, 1.201 ms, 73.729 ms, 120003, 7372803, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 29, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">3, 8, 3440, 5313, -</column>
<column name="Memory">12288, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 1646, -</column>
<column name="Register">-, -, 1085, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4389, 3, 4, 13, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 778, 1368, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 3, 0, 851, 825, 0</column>
<column name="mul_16ns_16ns_32_1_1_U51">mul_16ns_16ns_32_1_1, 0, 1, 0, 6, 0</column>
<column name="grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_315">yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y, 0, 3, 887, 1565, 0</column>
<column name="grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_344">yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y, 0, 4, 669, 1115, 0</column>
<column name="grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_329">yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y, 0, 0, 255, 434, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="p_yuv_channels_ch1_U">p_yuv_channels_ch1_RAM_AUTO_1R1W, 2048, 0, 0, 0, 2457600, 8, 1, 19660800</column>
<column name="p_yuv_channels_ch2_U">p_yuv_channels_ch1_RAM_AUTO_1R1W, 2048, 0, 0, 0, 2457600, 8, 1, 19660800</column>
<column name="p_yuv_channels_ch3_U">p_yuv_channels_ch1_RAM_AUTO_1R1W, 2048, 0, 0, 0, 2457600, 8, 1, 19660800</column>
<column name="p_scale_channels_ch1_U">p_yuv_channels_ch1_RAM_AUTO_1R1W, 2048, 0, 0, 0, 2457600, 8, 1, 19660800</column>
<column name="p_scale_channels_ch2_U">p_yuv_channels_ch1_RAM_AUTO_1R1W, 2048, 0, 0, 0, 2457600, 8, 1, 19660800</column>
<column name="p_scale_channels_ch3_U">p_yuv_channels_ch1_RAM_AUTO_1R1W, 2048, 0, 0, 0, 2457600, 8, 1, 19660800</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state150_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln75_fu_430_p2">icmp, 0, 0, 23, 16, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state152_io">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1182, 222, 1, 222</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_0_ARADDR">20, 4, 64, 256</column>
<column name="gmem_0_ARLEN">14, 3, 32, 96</column>
<column name="gmem_0_ARVALID">14, 3, 1, 3</column>
<column name="gmem_0_AWADDR">31, 6, 64, 384</column>
<column name="gmem_0_AWLEN">14, 3, 32, 96</column>
<column name="gmem_0_AWVALID">14, 3, 1, 3</column>
<column name="gmem_0_BREADY">14, 3, 1, 3</column>
<column name="gmem_0_RREADY">14, 3, 1, 3</column>
<column name="gmem_0_WDATA">25, 5, 16, 80</column>
<column name="gmem_0_WSTRB">14, 3, 2, 6</column>
<column name="gmem_0_WVALID">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="p_scale_channels_ch1_address0">14, 3, 22, 66</column>
<column name="p_scale_channels_ch1_ce0">14, 3, 1, 3</column>
<column name="p_scale_channels_ch1_we0">9, 2, 1, 2</column>
<column name="p_scale_channels_ch2_address0">14, 3, 22, 66</column>
<column name="p_scale_channels_ch2_ce0">14, 3, 1, 3</column>
<column name="p_scale_channels_ch2_we0">9, 2, 1, 2</column>
<column name="p_scale_channels_ch3_address0">14, 3, 22, 66</column>
<column name="p_scale_channels_ch3_ce0">14, 3, 1, 3</column>
<column name="p_scale_channels_ch3_we0">9, 2, 1, 2</column>
<column name="p_yuv_channels_ch1_address0">14, 3, 22, 66</column>
<column name="p_yuv_channels_ch1_ce0">14, 3, 1, 3</column>
<column name="p_yuv_channels_ch1_we0">9, 2, 1, 2</column>
<column name="p_yuv_channels_ch2_address0">14, 3, 22, 66</column>
<column name="p_yuv_channels_ch2_ce0">14, 3, 1, 3</column>
<column name="p_yuv_channels_ch2_we0">9, 2, 1, 2</column>
<column name="p_yuv_channels_ch3_address0">14, 3, 22, 66</column>
<column name="p_yuv_channels_ch3_ce0">14, 3, 1, 3</column>
<column name="p_yuv_channels_ch3_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="U_scale_read_reg_546">8, 0, 8, 0</column>
<column name="V_scale_read_reg_541">8, 0, 8, 0</column>
<column name="Y_scale_read_reg_551">8, 0, 8, 0</column>
<column name="ap_CS_fsm">221, 0, 221, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="gmem_addr_1_reg_481">64, 0, 64, 0</column>
<column name="gmem_addr_2_reg_572">64, 0, 64, 0</column>
<column name="gmem_addr_3_reg_578">64, 0, 64, 0</column>
<column name="gmem_addr_5_reg_560">64, 0, 64, 0</column>
<column name="gmem_addr_6_reg_566">64, 0, 64, 0</column>
<column name="gmem_addr_reg_475">64, 0, 64, 0</column>
<column name="grp_yuv_filter_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_315_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_yuv_filter_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_344_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_yuv_filter_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_329_ap_start_reg">1, 0, 1, 0</column>
<column name="height_reg_524">16, 0, 16, 0</column>
<column name="icmp_ln75_reg_556">1, 0, 1, 0</column>
<column name="in_channels_ch1_read_reg_512">64, 0, 64, 0</column>
<column name="in_channels_ch2_read_reg_507">64, 0, 64, 0</column>
<column name="in_channels_ch3_read_reg_502">64, 0, 64, 0</column>
<column name="mul_ln30_reg_534">32, 0, 32, 0</column>
<column name="out_channels_ch1_read_reg_497">64, 0, 64, 0</column>
<column name="out_channels_ch2_read_reg_492">64, 0, 64, 0</column>
<column name="out_channels_ch3_read_reg_487">64, 0, 64, 0</column>
<column name="width_reg_517">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, yuv_filter, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, yuv_filter, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, yuv_filter, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
