// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_data_R_address0,
        input_data_R_ce0,
        input_data_R_q0,
        output_data_address0,
        output_data_ce0,
        output_data_q0,
        R_exp,
        integral_address0,
        integral_ce0,
        integral_we0,
        integral_d0,
        grp_fu_380_p_din0,
        grp_fu_380_p_din1,
        grp_fu_380_p_dout0,
        grp_fu_380_p_ce,
        grp_pow_generic_double_s_fu_344_p_din1,
        grp_pow_generic_double_s_fu_344_p_din2,
        grp_pow_generic_double_s_fu_344_p_dout0,
        grp_pow_generic_double_s_fu_344_p_start,
        grp_pow_generic_double_s_fu_344_p_ready,
        grp_pow_generic_double_s_fu_344_p_done,
        grp_pow_generic_double_s_fu_344_p_idle
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [14:0] input_data_R_address0;
output   input_data_R_ce0;
input  [63:0] input_data_R_q0;
output  [14:0] output_data_address0;
output   output_data_ce0;
input  [63:0] output_data_q0;
input  [63:0] R_exp;
output  [14:0] integral_address0;
output   integral_ce0;
output   integral_we0;
output  [63:0] integral_d0;
output  [63:0] grp_fu_380_p_din0;
output  [63:0] grp_fu_380_p_din1;
input  [63:0] grp_fu_380_p_dout0;
output   grp_fu_380_p_ce;
output  [63:0] grp_pow_generic_double_s_fu_344_p_din1;
output  [63:0] grp_pow_generic_double_s_fu_344_p_din2;
input  [63:0] grp_pow_generic_double_s_fu_344_p_dout0;
output   grp_pow_generic_double_s_fu_344_p_start;
input   grp_pow_generic_double_s_fu_344_p_ready;
input   grp_pow_generic_double_s_fu_344_p_done;
input   grp_pow_generic_double_s_fu_344_p_idle;

reg ap_idle;
reg input_data_R_ce0;
reg output_data_ce0;
reg integral_ce0;
reg integral_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_enable_reg_pp0_iter74;
reg    ap_enable_reg_pp0_iter75;
reg    ap_enable_reg_pp0_iter76;
reg    ap_enable_reg_pp0_iter77;
reg    ap_enable_reg_pp0_iter78;
reg    ap_enable_reg_pp0_iter79;
reg    ap_enable_reg_pp0_iter80;
reg    ap_enable_reg_pp0_iter81;
reg    ap_enable_reg_pp0_iter82;
reg    ap_enable_reg_pp0_iter83;
reg    ap_enable_reg_pp0_iter84;
reg    ap_enable_reg_pp0_iter85;
reg    ap_enable_reg_pp0_iter86;
reg    ap_enable_reg_pp0_iter87;
reg    ap_enable_reg_pp0_iter88;
reg    ap_enable_reg_pp0_iter89;
reg    ap_enable_reg_pp0_iter90;
reg    ap_enable_reg_pp0_iter91;
reg    ap_enable_reg_pp0_iter92;
reg    ap_enable_reg_pp0_iter93;
reg    ap_enable_reg_pp0_iter94;
reg    ap_enable_reg_pp0_iter95;
reg    ap_enable_reg_pp0_iter96;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln70_fu_154_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln70_fu_166_p1;
reg   [63:0] zext_ln70_reg_192;
reg   [63:0] zext_ln70_reg_192_pp0_iter1_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter2_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter3_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter4_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter5_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter6_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter7_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter8_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter9_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter10_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter11_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter12_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter13_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter14_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter15_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter16_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter17_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter18_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter19_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter20_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter21_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter22_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter23_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter24_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter25_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter26_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter27_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter28_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter29_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter30_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter31_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter32_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter33_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter34_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter35_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter36_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter37_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter38_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter39_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter40_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter41_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter42_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter43_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter44_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter45_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter46_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter47_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter48_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter49_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter50_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter51_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter52_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter53_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter54_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter55_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter56_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter57_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter58_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter59_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter60_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter61_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter62_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter63_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter64_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter65_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter66_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter67_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter68_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter69_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter70_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter71_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter72_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter73_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter74_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter75_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter76_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter77_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter78_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter79_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter80_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter81_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter82_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter83_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter84_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter85_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter86_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter87_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter88_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter89_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter90_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter91_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter92_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter93_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter94_reg;
reg   [63:0] zext_ln70_reg_192_pp0_iter95_reg;
reg   [63:0] input_data_R_load_reg_208;
reg   [63:0] tmp_6_reg_213;
reg   [63:0] mul_reg_218;
wire    grp_pow_generic_double_s_fu_111_ap_ready;
reg    grp_pow_generic_double_s_fu_111_ap_start_reg;
wire    ap_block_pp0_stage0;
reg   [14:0] i_fu_62;
wire   [14:0] add_ln70_fu_160_p2;
wire    ap_loop_init;
reg   [14:0] ap_sig_allocacmp_i_2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg    ap_loop_exit_ready_pp0_iter73_reg;
reg    ap_loop_exit_ready_pp0_iter74_reg;
reg    ap_loop_exit_ready_pp0_iter75_reg;
reg    ap_loop_exit_ready_pp0_iter76_reg;
reg    ap_loop_exit_ready_pp0_iter77_reg;
reg    ap_loop_exit_ready_pp0_iter78_reg;
reg    ap_loop_exit_ready_pp0_iter79_reg;
reg    ap_loop_exit_ready_pp0_iter80_reg;
reg    ap_loop_exit_ready_pp0_iter81_reg;
reg    ap_loop_exit_ready_pp0_iter82_reg;
reg    ap_loop_exit_ready_pp0_iter83_reg;
reg    ap_loop_exit_ready_pp0_iter84_reg;
reg    ap_loop_exit_ready_pp0_iter85_reg;
reg    ap_loop_exit_ready_pp0_iter86_reg;
reg    ap_loop_exit_ready_pp0_iter87_reg;
reg    ap_loop_exit_ready_pp0_iter88_reg;
reg    ap_loop_exit_ready_pp0_iter89_reg;
reg    ap_loop_exit_ready_pp0_iter90_reg;
reg    ap_loop_exit_ready_pp0_iter91_reg;
reg    ap_loop_exit_ready_pp0_iter92_reg;
reg    ap_loop_exit_ready_pp0_iter93_reg;
reg    ap_loop_exit_ready_pp0_iter94_reg;
reg    ap_loop_exit_ready_pp0_iter95_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 ap_enable_reg_pp0_iter74 = 1'b0;
#0 ap_enable_reg_pp0_iter75 = 1'b0;
#0 ap_enable_reg_pp0_iter76 = 1'b0;
#0 ap_enable_reg_pp0_iter77 = 1'b0;
#0 ap_enable_reg_pp0_iter78 = 1'b0;
#0 ap_enable_reg_pp0_iter79 = 1'b0;
#0 ap_enable_reg_pp0_iter80 = 1'b0;
#0 ap_enable_reg_pp0_iter81 = 1'b0;
#0 ap_enable_reg_pp0_iter82 = 1'b0;
#0 ap_enable_reg_pp0_iter83 = 1'b0;
#0 ap_enable_reg_pp0_iter84 = 1'b0;
#0 ap_enable_reg_pp0_iter85 = 1'b0;
#0 ap_enable_reg_pp0_iter86 = 1'b0;
#0 ap_enable_reg_pp0_iter87 = 1'b0;
#0 ap_enable_reg_pp0_iter88 = 1'b0;
#0 ap_enable_reg_pp0_iter89 = 1'b0;
#0 ap_enable_reg_pp0_iter90 = 1'b0;
#0 ap_enable_reg_pp0_iter91 = 1'b0;
#0 ap_enable_reg_pp0_iter92 = 1'b0;
#0 ap_enable_reg_pp0_iter93 = 1'b0;
#0 ap_enable_reg_pp0_iter94 = 1'b0;
#0 ap_enable_reg_pp0_iter95 = 1'b0;
#0 ap_enable_reg_pp0_iter96 = 1'b0;
#0 grp_pow_generic_double_s_fu_111_ap_start_reg = 1'b0;
#0 i_fu_62 = 15'd0;
#0 ap_done_reg = 1'b0;
end

loop_uhat_sparse_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter95_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter74 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter75 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter76 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter77 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter78 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter79 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter80 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter81 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter82 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter83 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter84 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter85 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter86 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter87 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter88 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter88 <= ap_enable_reg_pp0_iter87;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter89 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter89 <= ap_enable_reg_pp0_iter88;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter90 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter90 <= ap_enable_reg_pp0_iter89;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter91 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter91 <= ap_enable_reg_pp0_iter90;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter92 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter92 <= ap_enable_reg_pp0_iter91;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter93 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter93 <= ap_enable_reg_pp0_iter92;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter94 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter94 <= ap_enable_reg_pp0_iter93;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter95 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter95 <= ap_enable_reg_pp0_iter94;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter96 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter96 <= ap_enable_reg_pp0_iter95;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pow_generic_double_s_fu_111_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln70_fu_154_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_pow_generic_double_s_fu_111_ap_start_reg <= 1'b1;
        end else if ((grp_pow_generic_double_s_fu_111_ap_ready == 1'b1)) begin
            grp_pow_generic_double_s_fu_111_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln70_fu_154_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_62 <= add_ln70_fu_160_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_62 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
        ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
        ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
        ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
        ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
        ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
        ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
        ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
        ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
        ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
        ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
        ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
        ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
        ap_loop_exit_ready_pp0_iter87_reg <= ap_loop_exit_ready_pp0_iter86_reg;
        ap_loop_exit_ready_pp0_iter88_reg <= ap_loop_exit_ready_pp0_iter87_reg;
        ap_loop_exit_ready_pp0_iter89_reg <= ap_loop_exit_ready_pp0_iter88_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter90_reg <= ap_loop_exit_ready_pp0_iter89_reg;
        ap_loop_exit_ready_pp0_iter91_reg <= ap_loop_exit_ready_pp0_iter90_reg;
        ap_loop_exit_ready_pp0_iter92_reg <= ap_loop_exit_ready_pp0_iter91_reg;
        ap_loop_exit_ready_pp0_iter93_reg <= ap_loop_exit_ready_pp0_iter92_reg;
        ap_loop_exit_ready_pp0_iter94_reg <= ap_loop_exit_ready_pp0_iter93_reg;
        ap_loop_exit_ready_pp0_iter95_reg <= ap_loop_exit_ready_pp0_iter94_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        input_data_R_load_reg_208 <= input_data_R_q0;
        mul_reg_218 <= grp_fu_380_p_dout0;
        tmp_6_reg_213 <= grp_pow_generic_double_s_fu_344_p_dout0;
        zext_ln70_reg_192_pp0_iter10_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter9_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter11_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter10_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter12_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter11_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter13_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter12_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter14_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter13_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter15_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter14_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter16_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter15_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter17_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter16_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter18_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter17_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter19_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter18_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter20_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter19_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter21_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter20_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter22_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter21_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter23_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter22_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter24_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter23_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter25_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter24_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter26_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter25_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter27_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter26_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter28_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter27_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter29_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter28_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter2_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter1_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter30_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter29_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter31_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter30_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter32_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter31_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter33_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter32_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter34_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter33_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter35_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter34_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter36_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter35_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter37_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter36_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter38_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter37_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter39_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter38_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter3_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter2_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter40_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter39_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter41_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter40_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter42_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter41_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter43_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter42_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter44_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter43_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter45_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter44_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter46_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter45_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter47_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter46_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter48_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter47_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter49_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter48_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter4_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter3_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter50_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter49_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter51_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter50_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter52_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter51_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter53_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter52_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter54_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter53_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter55_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter54_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter56_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter55_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter57_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter56_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter58_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter57_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter59_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter58_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter5_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter4_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter60_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter59_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter61_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter60_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter62_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter61_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter63_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter62_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter64_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter63_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter65_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter64_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter66_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter65_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter67_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter66_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter68_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter67_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter69_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter68_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter6_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter5_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter70_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter69_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter71_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter70_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter72_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter71_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter73_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter72_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter74_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter73_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter75_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter74_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter76_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter75_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter77_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter76_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter78_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter77_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter79_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter78_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter7_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter6_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter80_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter79_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter81_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter80_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter82_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter81_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter83_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter82_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter84_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter83_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter85_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter84_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter86_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter85_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter87_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter86_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter88_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter87_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter89_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter88_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter8_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter7_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter90_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter89_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter91_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter90_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter92_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter91_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter93_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter92_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter94_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter93_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter95_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter94_reg[14 : 0];
        zext_ln70_reg_192_pp0_iter9_reg[14 : 0] <= zext_ln70_reg_192_pp0_iter8_reg[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        zext_ln70_reg_192[14 : 0] <= zext_ln70_fu_166_p1[14 : 0];
        zext_ln70_reg_192_pp0_iter1_reg[14 : 0] <= zext_ln70_reg_192[14 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln70_fu_154_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter95_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter96 == 1'b0) & (ap_enable_reg_pp0_iter95 == 1'b0) & (ap_enable_reg_pp0_iter94 == 1'b0) & (ap_enable_reg_pp0_iter93 == 1'b0) & (ap_enable_reg_pp0_iter92 == 1'b0) 
    & (ap_enable_reg_pp0_iter91 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter90 == 1'b0) & (ap_enable_reg_pp0_iter89 == 1'b0) & (ap_enable_reg_pp0_iter88 == 1'b0) & (ap_enable_reg_pp0_iter87 == 1'b0) & (ap_enable_reg_pp0_iter86 == 1'b0) & (ap_enable_reg_pp0_iter85 == 1'b0) & (ap_enable_reg_pp0_iter84 == 1'b0) & (ap_enable_reg_pp0_iter83 == 1'b0) & (ap_enable_reg_pp0_iter82 == 1'b0) & (ap_enable_reg_pp0_iter81 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter80 == 1'b0) & (ap_enable_reg_pp0_iter79 == 1'b0) & (ap_enable_reg_pp0_iter78 == 1'b0) & (ap_enable_reg_pp0_iter77 == 1'b0) & (ap_enable_reg_pp0_iter76 == 1'b0) & (ap_enable_reg_pp0_iter75 == 1'b0) & (ap_enable_reg_pp0_iter74 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 
    1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 
    == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_2 = 15'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_62;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter87 == 1'b1))) begin
        input_data_R_ce0 = 1'b1;
    end else begin
        input_data_R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter96 == 1'b1))) begin
        integral_ce0 = 1'b1;
    end else begin
        integral_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter96 == 1'b1))) begin
        integral_we0 = 1'b1;
    end else begin
        integral_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_data_ce0 = 1'b1;
    end else begin
        output_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln70_fu_160_p2 = (ap_sig_allocacmp_i_2 + 15'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_380_p_ce = 1'b1;

assign grp_fu_380_p_din0 = input_data_R_load_reg_208;

assign grp_fu_380_p_din1 = tmp_6_reg_213;

assign grp_pow_generic_double_s_fu_111_ap_ready = grp_pow_generic_double_s_fu_344_p_ready;

assign grp_pow_generic_double_s_fu_344_p_din1 = output_data_q0;

assign grp_pow_generic_double_s_fu_344_p_din2 = R_exp;

assign grp_pow_generic_double_s_fu_344_p_start = grp_pow_generic_double_s_fu_111_ap_start_reg;

assign icmp_ln70_fu_154_p2 = ((ap_sig_allocacmp_i_2 == 15'd17048) ? 1'b1 : 1'b0);

assign input_data_R_address0 = zext_ln70_reg_192_pp0_iter86_reg;

assign integral_address0 = zext_ln70_reg_192_pp0_iter95_reg;

assign integral_d0 = mul_reg_218;

assign output_data_address0 = zext_ln70_fu_166_p1;

assign zext_ln70_fu_166_p1 = ap_sig_allocacmp_i_2;

always @ (posedge ap_clk) begin
    zext_ln70_reg_192[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter1_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter2_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter3_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter4_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter5_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter6_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter7_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter8_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter9_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter10_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter11_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter12_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter13_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter14_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter15_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter16_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter17_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter18_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter19_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter20_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter21_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter22_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter23_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter24_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter25_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter26_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter27_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter28_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter29_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter30_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter31_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter32_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter33_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter34_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter35_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter36_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter37_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter38_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter39_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter40_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter41_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter42_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter43_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter44_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter45_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter46_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter47_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter48_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter49_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter50_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter51_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter52_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter53_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter54_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter55_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter56_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter57_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter58_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter59_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter60_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter61_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter62_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter63_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter64_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter65_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter66_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter67_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter68_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter69_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter70_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter71_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter72_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter73_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter74_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter75_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter76_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter77_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter78_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter79_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter80_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter81_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter82_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter83_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter84_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter85_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter86_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter87_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter88_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter89_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter90_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter91_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter92_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter93_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter94_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln70_reg_192_pp0_iter95_reg[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
end

endmodule //loop_uhat_sparse_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3
