INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_fisr_rtl_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_fisr_rtl
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_fisr_rtl_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
