From 496ab4d8ac330dc8811b2afad7d63c9c9a039422 Mon Sep 17 00:00:00 2001
From: Yanjiang Jin <yanjiang.jin@windriver.com>
Date: Wed, 9 Dec 2015 21:07:23 +0800
Subject: [PATCH] intel-socfpga: PCIe: add PCIe dts file

Board would hang if we enable PCIe node in dts but disable fpga bridge
in uboot. And enabling fpga bridge is just for some spcial usage, for
instance, enable PCIe, Fpga gpio.
So we have to disable all PCIe relative nodes in common file and use
a solo PCIe dts file to enable PCIe relative nodes.

Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/arm/boot/dts/socfpga_arria10.dtsi             |  125 ++++++++++++++++++++
 .../boot/dts/socfpga_arria10_socdk_sdmmc_pcie.dts  |   60 ++++++++++
 2 files changed, 185 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc_pcie.dts

diff --git a/arch/arm/boot/dts/socfpga_arria10.dtsi b/arch/arm/boot/dts/socfpga_arria10.dtsi
index 3bdfacc..e5c9069 100644
--- a/arch/arm/boot/dts/socfpga_arria10.dtsi
+++ b/arch/arm/boot/dts/socfpga_arria10.dtsi
@@ -57,6 +57,115 @@
 		interrupt-parent = <&intc>;
 		ranges;
 
+		pcie_0_pcie_a10_hip_avmm: pcie@0x010000000 {
+			compatible = "altr,pcie-root-port-15.1", "altr,pcie-root-port-1.0";
+			reg = <0xd0000000 0x10000000>,
+				<0xff210000 0x00004000>;
+			reg-names = "Txs", "Cra";
+			interrupts = <0 24 4>;
+			interrupt-controller;
+			#interrupt-cells = <1>;
+			device_type = "pci";	/* embeddedsw.dts.params.device_type type STRING */
+			msi-parent = <&pcie_0_msi_to_gic_gen_0>;
+			bus-range = <0x00000000 0x000000ff>;
+			#address-cells = <3>;
+			#size-cells = <2>;
+			ranges = <0x82000000 0x00000000 0x00000000 0xd0000000 0x00000000 0x10000000>;
+			interrupt-map-mask = <0 0 0 7>;
+			interrupt-map = <0 0 0 1 &pcie_0_pcie_a10_hip_avmm 1>,
+					<0 0 0 2 &pcie_0_pcie_a10_hip_avmm 2>,
+					<0 0 0 3 &pcie_0_pcie_a10_hip_avmm 3>,
+					<0 0 0 4 &pcie_0_pcie_a10_hip_avmm 4>;
+			status = "disabled";
+		};
+
+		arria10_hps_0_bridges: bridge@0xc0000000 {
+			compatible = "altr,bridge-15.1", "simple-bus";
+			reg = <0xc0000000 0x20000000>,
+				<0xff200000 0x00200000>;
+			reg-names = "axi_h2f", "axi_h2f_lw";
+			clocks = <&clk_0 &clk_0>;
+			clock-names = "h2f_axi_clock", "h2f_lw_axi_clock";
+			#address-cells = <2>;
+			#size-cells = <1>;
+			ranges = <0x00000000 0x00000000 0xc0000000 0x00040000>,
+				<0x00000001 0x00000100 0xff200100 0x00000100>,
+				<0x00000001 0x00000000 0xff200000 0x00000008>,
+				<0x00000001 0x00000010 0xff200010 0x00000010>,
+				<0x00000001 0x00000020 0xff200020 0x00000010>,
+				<0x00000001 0x00000030 0xff200030 0x00000010>,
+				<0x00000001 0x000140a0 0xff2140a0 0x00000020>,
+				<0x00000001 0x000140c0 0xff2140c0 0x00000020>,
+				<0x00000001 0x00014080 0xff214080 0x00000010>,
+				<0x00000001 0x000140e0 0xff2140e0 0x00000010>,
+				<0x00000001 0x00014000 0xff214000 0x00000080>;
+			status = "disabled";
+
+			sysid_qsys_0: sysid@0x100000000 {
+				compatible = "altr,sysid-15.1", "altr,sysid-1.0";
+				reg = <0x00000001 0x00000000 0x00000008>;
+				clocks = <&clk_0>;
+				id = <2953254912>;	/* embeddedsw.dts.params.id type NUMBER */
+				timestamp = <1452709487>;	/* embeddedsw.dts.params.timestamp type NUMBER */
+				status = "disabled";
+			};
+
+			led_pio: gpio@0x100000010 {
+				compatible = "altr,pio-15.1", "altr,pio-1.0";
+				reg = <0x00000001 0x00000010 0x00000010>;
+				clocks = <&clk_0>;
+				altr,gpio-bank-width = <4>;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				resetvalue = <0>;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = <2>;
+				gpio-controller;
+				status = "disabled";
+			};
+
+			button_pio: gpio@0x100000020 {
+				compatible = "altr,pio-15.1", "altr,pio-1.0";
+				reg = <0x00000001 0x00000020 0x00000010>;
+				interrupts = <0 19 1>;
+				clocks = <&clk_0>;
+				altr,gpio-bank-width = <4>;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				altr,interrupt-type = <2>;	/* embeddedsw.dts.params.altr,interrupt-type type NUMBER */
+				altr,interrupt_type = <2>;	/* embeddedsw.dts.params.altr,interrupt_type type NUMBER */
+				edge_type = <1>;	/* embeddedsw.dts.params.edge_type type NUMBER */
+				level_trigger = <0>;	/* embeddedsw.dts.params.level_trigger type NUMBER */
+				resetvalue = <0>;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = <2>;
+				gpio-controller;
+				status = "disabled";
+			};
+
+			dipsw_pio: gpio@0x100000030 {
+				compatible = "altr,pio-15.1", "altr,pio-1.0";
+				reg = <0x00000001 0x00000030 0x00000010>;
+				interrupts = <0 20 1>;
+				clocks = <&clk_0>;
+				altr,gpio-bank-width = <4>;	/* embeddedsw.dts.params.altr,gpio-bank-width type NUMBER */
+				altr,interrupt-type = <3>;	/* embeddedsw.dts.params.altr,interrupt-type type NUMBER */
+				altr,interrupt_type = <3>;	/* embeddedsw.dts.params.altr,interrupt_type type NUMBER */
+				edge_type = <2>;	/* embeddedsw.dts.params.edge_type type NUMBER */
+				level_trigger = <0>;	/* embeddedsw.dts.params.level_trigger type NUMBER */
+				resetvalue = <0>;	/* embeddedsw.dts.params.resetvalue type NUMBER */
+				#gpio-cells = <2>;
+				gpio-controller;
+				status = "disabled";
+			};
+
+			pcie_0_msi_to_gic_gen_0: msi@0x100014080 {
+				compatible = "altr,msi-1.0", "altr,msi-1.0";
+				reg = <0x00000001 0x00014080 0x00000010>,
+					<0x00000001 0x00014000 0x00000080>;
+				reg-names = "csr", "vector_slave";
+				interrupts = <0 22 4>;
+				clocks = <&pcie_0_clk_100>;
+				msi-controller = <1>;	/* embeddedsw.dts.params.msi-controller type NUMBER */
+				num-vectors = <32>;	/* embeddedsw.dts.params.num-vectors type NUMBER */
+				status = "disabled";
+			};
+		};
+
 		amba {
 			compatible = "simple-bus";
 			#address-cells = <1>;
@@ -119,6 +228,22 @@
 						compatible = "fixed-clock";
 					};
 
+					clk_0: clk_0 {
+						compatible = "fixed-clock";
+						#clock-cells = <0>;
+						clock-frequency = <100000000>;	/* 100.00 MHz */
+						clock-output-names = "clk_0-clk";
+						status = "disabled";
+					};
+
+					pcie_0_clk_100: pcie_0_clk_100 {
+						compatible = "fixed-clock";
+						#clock-cells = <0>;
+						clock-frequency = <100000000>;	/* 100.00 MHz */
+						clock-output-names = "pcie_0_clk_100-clk";
+						status = "disabled";
+					};
+
 					main_pll: main_pll {
 						#address-cells = <1>;
 						#size-cells = <0>;
diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc_pcie.dts b/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc_pcie.dts
new file mode 100644
index 0000000..b8ab39f
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk_sdmmc_pcie.dts
@@ -0,0 +1,60 @@
+/dts-v1/;
+#include "socfpga_arria10_socdk.dtsi"
+
+&mmc {
+	status = "okay";
+	num-slots = <1>;
+	cap-sd-highspeed;
+	broken-cd;
+	bus-width = <4>;
+	altr,dw-mshc-ciu-div = <3>;
+	altr,dw-mshc-sdr-timing = <0 3>;
+};
+
+&eccmgr {
+	sdmmca-ecc@ff8c2c00 {
+		compatible = "altr,socfpga-sdmmc-ecc";
+		reg = <0xff8c2c00 0x400>;
+		altr,ecc-parent = <&mmc>;
+		interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
+			     <47 IRQ_TYPE_LEVEL_HIGH>,
+			     <16 IRQ_TYPE_LEVEL_HIGH>,
+			     <48 IRQ_TYPE_LEVEL_HIGH>;
+	};
+};
+
+&pcie_0_pcie_a10_hip_avmm {
+	status = "okay";
+};
+
+&arria10_hps_0_bridges {
+	status = "okay";
+};
+
+&sysid_qsys_0 {
+	status = "okay";
+};
+
+&led_pio {
+	status = "okay";
+};
+
+&button_pio {
+	status = "okay";
+};
+
+&dipsw_pio {
+	status = "okay";
+};
+
+&pcie_0_msi_to_gic_gen_0 {
+	status = "okay";
+};
+
+&clk_0 {
+	status = "okay";
+};
+
+&pcie_0_clk_100 {
+	status = "okay";
+};
-- 
1.7.5.4

