# vlsi2
RISCV with 5 stage pipeline for my VLSI2 course
