-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.18
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (
        data1 : in twod_array_type ( 3 downto 0 , 1 downto 0 )
       );
end test;
