v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N -890 650 -890 690 {lab=vss}
N -980 620 -890 620 {lab=vss}
N -990 620 -980 620 {lab=vss}
N -990 620 -990 690 {lab=vss}
N -990 690 -890 690 {lab=vss}
N -890 220 -890 290 {lab=vdd}
N -600 650 -600 690 {lab=vss}
N -690 620 -600 620 {lab=vss}
N -700 620 -690 620 {lab=vss}
N -700 620 -700 690 {lab=vss}
N -700 690 -600 690 {lab=vss}
N -890 690 -320 690 {lab=vss}
N 300 -450 300 -410 {lab=vdd}
N 360 -450 360 -380 {lab=vdd}
N 300 -380 360 -380 {lab=vdd}
<<<<<<< HEAD
N 100 -480 100 -460 {lab=vdd}
N 100 -300 100 -270 {lab=vss}
N 140 -490 140 -460 {lab=T1_B}
N 140 -300 140 -270 {lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 220 -380 260 -380 {lab=#net1}
N 240 -420 240 -380 {lab=#net1}
N 170 -450 200 -450 {lab=T1}
N 240 -500 240 -480 {lab=vdd}
N 300 -180 300 -140 {lab=#net2}
N 360 -180 360 -110 {lab=vdd}
N 300 -110 360 -110 {lab=vdd}
<<<<<<< HEAD
N 100 -210 100 -190 {lab=vdd}
N 100 -30 100 0 {lab=vss}
N 140 -220 140 -190 {lab=T1_B}
N 140 -30 140 0 {lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 220 -110 260 -110 {lab=#net3}
N 240 -150 240 -110 {lab=#net3}
N 170 -180 200 -180 {lab=T1}
N 240 -230 240 -210 {lab=vdd}
N 300 -350 300 -180 {lab=#net2}
N 360 -380 360 -180 {lab=vdd}
N 300 -580 300 -450 {lab=vdd}
N 360 -580 360 -450 {lab=vdd}
N 160 -580 360 -580 {lab=vdd}
<<<<<<< HEAD
N 50 170 50 190 {lab=vdd}
N 50 350 50 380 {lab=vss}
N 90 160 90 190 {lab=T1_B}
N 90 350 90 380 {lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 170 270 210 270 {lab=#net4}
N 240 -180 280 -180 {lab=vdd}
N 240 -450 280 -450 {lab=vdd}
N 230 360 230 380 {lab=vss}
N 170 330 190 330 {lab=T1_B}
N 210 270 260 270 {lab=#net4}
N 230 270 230 300 {lab=#net4}
N 230 330 270 330 {lab=vss}
N 300 300 300 410 {lab=#net5}
N 300 80 300 240 {lab=out}
N -20 270 10 270 {lab=mirror_n_bias}
N 300 -80 300 80 {lab=out}
<<<<<<< HEAD
N 50 430 50 450 {lab=vdd}
N 50 610 50 640 {lab=vss}
N 90 420 90 450 {lab=T1_B}
N 90 610 90 640 {lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 170 530 210 530 {lab=#net6}
N 230 620 230 640 {lab=vss}
N 170 590 190 590 {lab=T1_B}
N 210 530 260 530 {lab=#net6}
N 230 530 230 560 {lab=#net6}
N 230 590 270 590 {lab=vss}
N 300 560 300 670 {lab=vss}
N -20 530 10 530 {lab=down}
N 300 410 300 500 {lab=#net5}
N 300 270 350 270 {lab=vss}
N 350 270 350 540 {lab=vss}
N 350 540 350 670 {lab=vss}
N 300 530 350 530 {lab=vss}
N 870 -450 870 -410 {lab=vdd}
N 930 -450 930 -380 {lab=vdd}
N 870 -380 930 -380 {lab=vdd}
<<<<<<< HEAD
N 670 -480 670 -460 {lab=vdd}
N 670 -300 670 -270 {lab=vss}
N 710 -490 710 -460 {lab=T2_B}
N 710 -300 710 -270 {lab=T2}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 790 -380 830 -380 {lab=#net7}
N 810 -420 810 -380 {lab=#net7}
N 740 -450 770 -450 {lab=T2}
N 810 -500 810 -480 {lab=vdd}
N 870 -180 870 -140 {lab=#net2}
N 930 -180 930 -110 {lab=vdd}
N 870 -110 930 -110 {lab=vdd}
<<<<<<< HEAD
N 670 -210 670 -190 {lab=vdd}
N 670 -30 670 0 {lab=vss}
N 710 -220 710 -190 {lab=T2_B}
N 710 -30 710 0 {lab=T2}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 790 -110 830 -110 {lab=#net8}
N 810 -150 810 -110 {lab=#net8}
N 740 -180 770 -180 {lab=T2}
N 810 -230 810 -210 {lab=vdd}
N 870 -350 870 -180 {lab=#net2}
N 930 -380 930 -180 {lab=vdd}
N 870 -580 870 -450 {lab=vdd}
N 930 -580 930 -450 {lab=vdd}
N 730 -580 930 -580 {lab=vdd}
<<<<<<< HEAD
N 620 170 620 190 {lab=vdd}
N 620 350 620 380 {lab=vss}
N 660 160 660 190 {lab=T2_B}
N 660 350 660 380 {lab=T2}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 740 270 780 270 {lab=#net9}
N 810 -180 850 -180 {lab=vdd}
N 810 -450 850 -450 {lab=vdd}
N 800 360 800 380 {lab=vss}
N 740 330 760 330 {lab=T2_B}
N 780 270 830 270 {lab=#net9}
N 800 270 800 300 {lab=#net9}
N 800 330 840 330 {lab=vss}
N 870 300 870 410 {lab=#net5}
N 870 80 870 240 {lab=out}
N 550 270 580 270 {lab=mirror_n_bias}
N 870 -80 870 80 {lab=out}
<<<<<<< HEAD
N 620 430 620 450 {lab=vdd}
N 620 610 620 640 {lab=vss}
N 660 420 660 450 {lab=T2_B}
N 660 610 660 640 {lab=T2}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
N 740 530 780 530 {lab=#net10}
N 800 620 800 640 {lab=vss}
N 740 590 760 590 {lab=T2_B}
N 780 530 830 530 {lab=#net10}
N 800 530 800 560 {lab=#net10}
N 800 590 840 590 {lab=vss}
N 870 560 870 670 {lab=vss}
N 550 530 580 530 {lab=down}
N 870 410 870 500 {lab=#net5}
N 870 270 920 270 {lab=vss}
N 920 270 920 540 {lab=vss}
N 920 540 920 670 {lab=vss}
N 870 530 920 530 {lab=vss}
N -320 690 720 690 {lab=vss}
N 720 690 920 690 {lab=vss}
N 920 670 920 690 {lab=vss}
N 870 670 870 690 {lab=vss}
N 300 670 300 690 {lab=vss}
N 350 670 350 690 {lab=vss}
N 360 -580 730 -580 {lab=vdd}
N 300 90 870 90 {lab=out}
N 870 90 1150 90 {lab=out}
N -890 510 -890 590 {lab=#net11}
N -850 620 -790 620 {lab=vdd}
N -890 350 -890 450 {lab=mirror_n_bias}
N -990 480 -890 480 {lab=vss}
N -990 480 -990 620 {lab=vss}
N -600 510 -600 590 {lab=#net12}
N -700 480 -600 480 {lab=vss}
N -700 480 -700 620 {lab=vss}
N -890 390 -820 390 {lab=mirror_n_bias}
N -820 390 -820 480 {lab=mirror_n_bias}
N -850 480 -820 480 {lab=mirror_n_bias}
N -600 270 -600 310 {lab=mirror_p_bias}
N -600 310 -520 310 {lab=mirror_p_bias}
N -520 240 -520 310 {lab=mirror_p_bias}
N -600 170 -600 210 {lab=#net13}
N -560 140 -520 140 {lab=vss}
N -700 240 -600 240 {lab=vdd}
N -700 140 -700 240 {lab=vdd}
N -700 140 -600 140 {lab=vdd}
N -600 70 -600 110 {lab=vdd}
N -700 70 -600 70 {lab=vdd}
N -700 70 -700 140 {lab=vdd}
N -600 310 -600 450 {lab=mirror_p_bias}
N -560 240 -450 240 {lab=mirror_p_bias}
N -560 620 -500 620 {lab=vdd}
N -820 430 -510 430 {lab=mirror_n_bias}
N -510 430 -510 480 {lab=mirror_n_bias}
N -560 480 -510 480 {lab=mirror_n_bias}
N 300 -250 870 -250 {lab=#net2}
N 300 400 870 400 {lab=#net5}
N -510 480 -350 480 {lab=mirror_n_bias}
N 550 150 550 270 {lab=mirror_n_bias}
N 550 130 550 150 {lab=mirror_n_bias}
N -50 130 550 130 {lab=mirror_n_bias}
N -50 130 -50 270 {lab=mirror_n_bias}
N -50 270 -20 270 {lab=mirror_n_bias}
N -180 270 -50 270 {lab=mirror_n_bias}
N 550 530 550 750 {lab=down}
N -20 750 550 750 {lab=down}
N -20 530 -20 750 {lab=down}
N -80 530 -20 530 {lab=down}
N -60 -110 60 -110 {lab=mirror_p_bias}
N 480 -110 630 -110 {lab=mirror_p_bias}
N 480 -110 480 20 {lab=mirror_p_bias}
N -60 20 480 20 {lab=mirror_p_bias}
N -60 -110 -60 20 {lab=mirror_p_bias}
N -150 -110 -60 -110 {lab=mirror_p_bias}
N 630 -700 630 -380 {lab=upb}
N 20 -700 630 -700 {lab=upb}
N 20 -700 20 -380 {lab=upb}
N 20 -380 60 -380 {lab=upb}
N -140 -380 20 -380 {lab=upb}
N -1380 -190 -1340 -190 {lab=upb}
N -1480 -290 -1480 -250 {lab=vdd}
N -1480 -130 -1480 -90 {lab=vss}
N -1600 -190 -1560 -190 {lab=up}
N -1380 40 -1340 40 {lab=T2_B}
N -1480 -60 -1480 -20 {lab=vdd}
N -1480 100 -1480 140 {lab=vss}
N -1600 40 -1560 40 {lab=T2}
N -1380 280 -1340 280 {lab=T1_B}
N -1480 180 -1480 220 {lab=vdd}
N -1480 340 -1480 380 {lab=vss}
N -1600 280 -1560 280 {lab=T1}
N -1820 40 -1820 70 {lab=GND}
N -1820 -70 -1820 -20 {lab=vss}
N -1820 -190 -1820 -130 {lab=vdd}
N -2080 470 -2080 520 {lab=vss}
N -2080 350 -2080 410 {lab=T1}
N -1990 470 -1990 520 {lab=vss}
N -1990 350 -1990 410 {lab=T2}
<<<<<<< HEAD
N -1840 770 -1840 820 {lab=vss}
N -1840 650 -1840 710 {lab=vref}
N -1840 970 -1840 1020 {lab=vss}
N -1840 850 -1840 910 {lab=vdiv}
N -1590 820 -1550 820 {lab=vref}
N -1590 860 -1550 860 {lab=vdiv}
N -1430 820 -1390 820 {lab=up}
N -1430 860 -1390 860 {lab=down}
N -1490 760 -1490 800 {lab=vdd}
N -1490 880 -1490 920 {lab=vss}
N -1390 820 -1350 820 {lab=up}
N -1390 860 -1350 860 {lab=down}
N 1150 150 1150 210 {lab=vss}
=======
N -2100 -90 -2100 -40 {lab=vss}
N -2100 -210 -2100 -150 {lab=up}
N -1980 -90 -1980 -40 {lab=vss}
N -1980 -210 -1980 -150 {lab=down}
N 120 -380 220 -380 {lab=#net1}
N 90 -460 90 -420 {lab=T1_B}
N 90 -380 90 -340 {lab=vdd}
N 90 -190 90 -150 {lab=T1_B}
N 90 -110 90 -70 {lab=vdd}
N 120 -110 220 -110 {lab=#net3}
N 700 -460 700 -420 {lab=T2_B}
N 700 -380 700 -340 {lab=vdd}
N 730 -380 790 -380 {lab=#net7}
N 630 -380 670 -380 {lab=upb}
N 680 -190 680 -150 {lab=T2_B}
N 680 -110 680 -70 {lab=vdd}
N 630 -110 650 -110 {lab=mirror_p_bias}
N 710 -110 790 -110 {lab=#net8}
N 10 270 30 270 {lab=mirror_n_bias}
N 90 270 170 270 {lab=#net4}
N 60 190 60 230 {lab=T1_B}
N 60 270 60 310 {lab=vdd}
N 10 530 30 530 {lab=down}
N 60 450 60 490 {lab=T1_B}
N 60 530 60 570 {lab=vdd}
N 90 530 170 530 {lab=#net6}
N 620 530 640 530 {lab=down}
N 670 450 670 490 {lab=T2_B}
N 670 530 670 570 {lab=vdd}
N 580 530 620 530 {lab=down}
N 700 530 740 530 {lab=#net10}
N 670 190 670 230 {lab=T2_B}
N 670 270 670 310 {lab=vdd}
N 580 270 640 270 {lab=mirror_n_bias}
N 700 270 740 270 {lab=#net9}
N 1150 210 1150 260 {lab=vdd}
N 1150 90 1150 150 {lab=out}
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {symbols/nfet_03v3.sym} -870 620 0 1 {name=M2
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {isource.sym} -890 320 0 0 {name=I1 value=100u}
C {devices/lab_wire.sym} -890 230 2 0 {name=p36 sig_type=std_logic lab=vdd}
C {symbols/nfet_03v3.sym} -580 620 0 1 {name=M18
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} -840 690 0 0 {name=p38 sig_type=std_logic lab=vss}
C {symbols/pfet_03v3.sym} 280 -380 0 0 {name=M19
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/pass1u05u/pass1u05u.sym} 140 -380 0 0 {name=x4}
C {devices/lab_wire.sym} 100 -470 0 0 {name=p53 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 100 -280 2 0 {name=p54 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 140 -470 0 0 {name=p55 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 140 -280 0 0 {name=p56 sig_type=std_logic lab=T1}
C {symbols/pfet_03v3.sym} 220 -450 0 0 {name=M20
L=0.28u
W=20u
=======
C {symbols/pfet_03v3.sym} 220 -450 0 0 {name=M20
L=0.28u
W=1u
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 190 -450 0 0 {name=p57 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 240 -490 0 0 {name=p58 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 280 -110 0 0 {name=M21
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/pass1u05u/pass1u05u.sym} 140 -110 0 0 {name=x5}
C {devices/lab_wire.sym} 100 -200 0 0 {name=p59 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 100 -10 2 0 {name=p60 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 140 -200 0 0 {name=p61 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 140 -10 0 0 {name=p62 sig_type=std_logic lab=T1}
C {symbols/pfet_03v3.sym} 220 -180 0 0 {name=M22
L=0.28u
W=20u
=======
C {symbols/pfet_03v3.sym} 220 -180 0 0 {name=M22
L=0.28u
W=1u
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 190 -180 0 0 {name=p63 sig_type=std_logic lab=T1}
C {devices/lab_wire.sym} 240 -220 0 0 {name=p64 sig_type=std_logic lab=vdd}
C {symbols/nfet_03v3.sym} 280 270 0 0 {name=M23
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/pass1u05u/pass1u05u.sym} 90 270 0 0 {name=x8}
C {devices/lab_wire.sym} 50 180 0 0 {name=p65 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 50 370 2 0 {name=p66 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 90 180 0 0 {name=p67 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 90 370 0 0 {name=p68 sig_type=std_logic lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {devices/lab_wire.sym} 270 -180 0 0 {name=p69 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 270 -450 0 0 {name=p70 sig_type=std_logic lab=vdd}
C {symbols/nfet_03v3.sym} 210 330 0 0 {name=M24
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 230 370 2 0 {name=p71 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 180 330 0 0 {name=p72 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 250 330 2 0 {name=p73 sig_type=std_logic lab=vss}
C {symbols/nfet_03v3.sym} 280 530 0 0 {name=M25
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/pass1u05u/pass1u05u.sym} 90 530 0 0 {name=x9}
C {devices/lab_wire.sym} 50 440 0 0 {name=p74 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 50 630 2 0 {name=p75 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 90 440 0 0 {name=p76 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 90 630 0 0 {name=p77 sig_type=std_logic lab=T1}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {symbols/nfet_03v3.sym} 210 590 0 0 {name=M26
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 230 630 2 0 {name=p78 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 180 590 0 0 {name=p79 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 250 590 2 0 {name=p80 sig_type=std_logic lab=vss}
C {symbols/pfet_03v3.sym} 850 -380 0 0 {name=M27
L=0.28u
W=20u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/pass1u05u/pass1u05u.sym} 710 -380 0 0 {name=x10}
C {devices/lab_wire.sym} 670 -470 0 0 {name=p81 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 -280 2 0 {name=p82 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 710 -470 0 0 {name=p83 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 710 -280 0 0 {name=p84 sig_type=std_logic lab=T2}
C {symbols/pfet_03v3.sym} 790 -450 0 0 {name=M28
L=0.28u
W=20u
=======
C {symbols/pfet_03v3.sym} 790 -450 0 0 {name=M28
L=0.28u
W=1u
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 760 -450 0 0 {name=p85 sig_type=std_logic lab=T2}
C {devices/lab_wire.sym} 810 -490 0 0 {name=p86 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 850 -110 0 0 {name=M29
L=0.28u
W=20u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/pass1u05u/pass1u05u.sym} 710 -110 0 0 {name=x11}
C {devices/lab_wire.sym} 670 -200 0 0 {name=p87 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 670 -10 2 0 {name=p88 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 710 -200 0 0 {name=p89 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 710 -10 0 0 {name=p90 sig_type=std_logic lab=T2}
C {symbols/pfet_03v3.sym} 790 -180 0 0 {name=M30
L=0.28u
W=20u
=======
C {symbols/pfet_03v3.sym} 790 -180 0 0 {name=M30
L=0.28u
W=1u
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 760 -180 0 0 {name=p91 sig_type=std_logic lab=T2}
C {devices/lab_wire.sym} 810 -220 0 0 {name=p92 sig_type=std_logic lab=vdd}
C {symbols/nfet_03v3.sym} 850 270 0 0 {name=M31
L=0.28u
W=8u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/pass1u05u/pass1u05u.sym} 660 270 0 0 {name=x12}
C {devices/lab_wire.sym} 620 180 0 0 {name=p93 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 620 370 2 0 {name=p94 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 660 180 0 0 {name=p95 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 660 370 0 0 {name=p96 sig_type=std_logic lab=T2}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {devices/lab_wire.sym} 840 -180 0 0 {name=p97 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 840 -450 0 0 {name=p98 sig_type=std_logic lab=vdd}
C {symbols/nfet_03v3.sym} 780 330 0 0 {name=M32
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 800 370 2 0 {name=p99 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 750 330 0 0 {name=p100 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 820 330 2 0 {name=p101 sig_type=std_logic lab=vss}
C {symbols/nfet_03v3.sym} 850 530 0 0 {name=M33
L=0.28u
W=8u
nf=1
m=2
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {libs/core_analog/pass1u05u/pass1u05u.sym} 660 530 0 0 {name=x13}
C {devices/lab_wire.sym} 620 440 0 0 {name=p102 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 620 630 2 0 {name=p103 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 660 440 0 0 {name=p104 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 660 630 0 0 {name=p105 sig_type=std_logic lab=T2}
=======
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
C {symbols/nfet_03v3.sym} 780 590 0 0 {name=M34
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 800 630 2 0 {name=p106 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 750 590 0 0 {name=p107 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 820 590 2 0 {name=p108 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 540 -580 0 0 {name=p21 sig_type=std_logic lab=vdd}
C {symbols/nfet_03v3.sym} -870 480 0 1 {name=M12
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} -820 620 2 0 {name=p2 sig_type=std_logic lab=vdd}
C {symbols/nfet_03v3.sym} -580 480 0 1 {name=M13
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} -580 140 0 1 {name=M15
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} -520 140 0 0 {name=p3 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -640 70 0 0 {name=p4 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -530 620 2 0 {name=p1 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -450 480 2 0 {name=p5 sig_type=std_logic lab=mirror_n_bias}
C {devices/lab_wire.sym} -470 240 2 0 {name=p6 sig_type=std_logic lab=mirror_p_bias}
C {devices/lab_wire.sym} -40 530 0 0 {name=p16 sig_type=std_logic lab=down}
C {devices/lab_wire.sym} -160 270 2 0 {name=p20 sig_type=std_logic lab=mirror_n_bias}
C {devices/lab_wire.sym} -90 -110 0 0 {name=p22 sig_type=std_logic lab=mirror_p_bias}
C {devices/lab_wire.sym} -100 -380 0 0 {name=p23 sig_type=std_logic lab=upb}
C {devices/lab_wire.sym} 1050 90 2 0 {name=p24 sig_type=std_logic lab=out}
C {libs/core_analog/inv1u05u/inv1u05u.sym} -1480 -190 0 0 {name=x1}
C {devices/lab_wire.sym} -1340 -190 0 0 {name=p17 sig_type=std_logic lab=upb}
C {devices/lab_wire.sym} -1480 -90 0 0 {name=p18 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1480 -270 0 0 {name=p19 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -1580 -190 0 0 {name=p7 sig_type=std_logic lab=up}
C {libs/core_analog/inv1u05u/inv1u05u.sym} -1480 40 0 0 {name=x7}
C {devices/lab_wire.sym} -1340 40 0 0 {name=p13 sig_type=std_logic lab=T2_B
}
C {devices/lab_wire.sym} -1480 140 0 0 {name=p15 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1480 -40 0 0 {name=p12 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -1580 40 0 0 {name=p14 sig_type=std_logic lab=T2}
C {libs/core_analog/inv1u05u/inv1u05u.sym} -1480 280 0 0 {name=x2}
C {devices/lab_wire.sym} -1340 280 0 0 {name=p25 sig_type=std_logic lab=T1_B
}
C {devices/lab_wire.sym} -1480 380 0 0 {name=p26 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1480 200 0 0 {name=p27 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -1580 280 0 0 {name=p28 sig_type=std_logic lab=T1}
C {devices/vsource.sym} -1820 10 0 0 {name=V1 value=0 savecurrent=false}
C {devices/gnd.sym} -1820 70 0 0 {name=l1 lab=GND}
C {devices/vsource.sym} -1820 -100 0 0 {name=V2 value=3.3 savecurrent=false}
C {devices/lab_wire.sym} -1820 -40 0 0 {name=p8 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1820 -160 0 0 {name=p30 sig_type=std_logic lab=vdd}
C {devices/vsource.sym} -2080 440 0 0 {name=V6 value=3.3 savecurrent=false}
C {devices/lab_wire.sym} -2080 500 0 0 {name=p41 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -2080 380 0 0 {name=p42 sig_type=std_logic lab=T1}
C {devices/vsource.sym} -1990 440 0 0 {name=V8 value=3.3 savecurrent=false}
C {devices/lab_wire.sym} -1990 500 0 0 {name=p43 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1990 380 0 0 {name=p44 sig_type=std_logic lab=T2}
C {devices/code_shown.sym} -2150 -580 0 0 {name=Models only_toplevel=false
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
"}
C {devices/code_shown.sym} -1590 -650 0 0 {name=Simulation only_toplevel=false value="
.control
.save all
set filetype=raw
tran 0.1n 500n
write DCC_CP.raw
.endc
"}
C {symbols/pfet_03v3.sym} -580 240 0 1 {name=M1
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
<<<<<<< HEAD
C {devices/vsource.sym} -1840 740 0 0 {name=V9
value="PULSE(0 3.3 50n 1p 1p 50n 100n)"
savecurrent=false}
C {devices/lab_wire.sym} -1840 800 0 0 {name=p32 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1840 660 0 0 {name=p34 sig_type=std_logic lab=vref}
C {devices/vsource.sym} -1840 940 0 0 {name=V10
value="PULSE(0 3.3 75n 1p 1p 50n 100n)"
savecurrent=false}
C {devices/lab_wire.sym} -1840 1000 0 0 {name=p35 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1840 860 0 0 {name=p37 sig_type=std_logic lab=vdiv}
C {libs/core_analog/asc_PFD_DFF/asc_PFD_DFF.sym} -1490 840 0 0 {name=x3}
C {devices/lab_wire.sym} -1490 920 0 0 {name=p39 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1490 780 0 0 {name=p40 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} -1570 860 0 0 {name=p45 sig_type=std_logic lab=vdiv}
C {devices/lab_wire.sym} -1570 820 0 0 {name=p46 sig_type=std_logic lab=vref}
C {devices/lab_wire.sym} -1390 820 0 0 {name=p47 sig_type=std_logic lab=up}
C {devices/lab_wire.sym} -1370 860 0 0 {name=p48 sig_type=std_logic lab=down}
C {res.sym} 1150 120 0 0 {name=R1
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 1150 180 2 0 {name=p9 sig_type=std_logic lab=vss}
=======
C {devices/vsource.sym} -2040 20 0 0 {name=V4 value=3.3 savecurrent=false}
C {devices/lab_wire.sym} -2100 -60 0 0 {name=p10 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -2100 -180 0 0 {name=p11 sig_type=std_logic lab=up}
C {devices/vsource.sym} -2100 -120 0 0 {name=V5 value=0 savecurrent=false}
C {devices/lab_wire.sym} -1980 -60 0 0 {name=p29 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} -1980 -180 0 0 {name=p31 sig_type=std_logic lab=down}
C {symbols/pfet_03v3.sym} 90 -400 1 0 {name=M3
L=0.28u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 90 -440 0 0 {name=p9 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 90 -350 0 0 {name=p32 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 90 -130 1 0 {name=M4
L=0.28u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 90 -170 0 0 {name=p33 sig_type=std_logic lab=T1_B}
C {symbols/pfet_03v3.sym} 700 -400 1 0 {name=M5
L=0.28u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 700 -440 0 0 {name=p35 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 700 -350 0 0 {name=p37 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 680 -130 1 0 {name=M6
L=0.28u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 680 -170 0 0 {name=p39 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 680 -80 0 0 {name=p40 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 60 250 1 0 {name=M7
L=0.28u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 60 210 0 0 {name=p45 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 60 300 0 0 {name=p46 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 60 510 1 0 {name=M8
L=0.28u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 60 470 0 0 {name=p47 sig_type=std_logic lab=T1_B}
C {devices/lab_wire.sym} 60 560 0 0 {name=p48 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 670 510 1 0 {name=M9
L=0.28u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 670 470 0 0 {name=p49 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 670 560 0 0 {name=p50 sig_type=std_logic lab=vdd}
C {symbols/pfet_03v3.sym} 670 250 1 0 {name=M10
L=0.28u
W=1u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {devices/lab_wire.sym} 670 210 0 0 {name=p51 sig_type=std_logic lab=T2_B}
C {devices/lab_wire.sym} 670 300 0 0 {name=p52 sig_type=std_logic lab=vdd}
C {devices/vsource.sym} 1150 180 2 0 {name=V3 value=0 savecurrent=false}
C {devices/lab_wire.sym} 1150 240 0 0 {name=p53 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 90 -80 0 0 {name=p54 sig_type=std_logic lab=vdd}
>>>>>>> 283816cc57bc74e9e2c4851866885de78921615a
