sv xilinx_vip --include "I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/include" --include "../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl" --include "../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/axi_vip_if.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/clk_vip_if.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/include" --include "../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl" --include "../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl" \
"I:/mtech/vivado/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"I:/mtech/vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib --include "I:/mtech/vivado/Vivado/2024.1/data/xilinx_vip/include" --include "../../../bram.gen/sources_1/bd/design_bram/ipshared/ec67/hdl" --include "../../../bram.gen/sources_1/bd/design_bram/ipshared/b28c/hdl" \
"../../../bram.srcs/sources_1/new/i2s_master_rx.v" \
"../../../bram.srcs/sources_1/new/i2s_master_tx.v" \
"../../../bram.srcs/sources_1/new/i2s_module.v" \
"../../../bram.srcs/sim_1/new/tb_i2s_module.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
