DECL|A32_EXT_XAPIC_ISR2_MSR|macro|A32_EXT_XAPIC_ISR2_MSR
DECL|A32_EXT_XAPIC_TPR_MSR|macro|A32_EXT_XAPIC_TPR_MSR
DECL|CR0_PAGING_ENABLE|macro|CR0_PAGING_ENABLE
DECL|CR4_PAE_DISABLE|macro|CR4_PAE_DISABLE
DECL|CR4_PAE_ENABLE|macro|CR4_PAE_ENABLE
DECL|EFLAGS_INITIAL|macro|EFLAGS_INITIAL
DECL|EFLAGS_MASK|macro|EFLAGS_MASK
DECL|IA32_APERF_MSR|macro|IA32_APERF_MSR
DECL|IA32_APIC_BASE_MSR|macro|IA32_APIC_BASE_MSR
DECL|IA32_BIOS_SIGN_MSR|macro|IA32_BIOS_SIGN_MSR
DECL|IA32_CLOCK_MODULATION_MSR|macro|IA32_CLOCK_MODULATION_MSR
DECL|IA32_CPU_DCA_CAP_MSR|macro|IA32_CPU_DCA_CAP_MSR
DECL|IA32_DCA_0_CAP_MSR|macro|IA32_DCA_0_CAP_MSR
DECL|IA32_DEBUGCTL_MSR|macro|IA32_DEBUGCTL_MSR
DECL|IA32_DS_AREA_MSR|macro|IA32_DS_AREA_MSR
DECL|IA32_EFER_MSR|macro|IA32_EFER_MSR
DECL|IA32_ENERGY_PERF_BIAS_MSR|macro|IA32_ENERGY_PERF_BIAS_MSR
DECL|IA32_EXT_XAPICID_MSR|macro|IA32_EXT_XAPICID_MSR
DECL|IA32_EXT_XAPIC_CUR_COUNT_MSR|macro|IA32_EXT_XAPIC_CUR_COUNT_MSR
DECL|IA32_EXT_XAPIC_DIV_CONF_MSR|macro|IA32_EXT_XAPIC_DIV_CONF_MSR
DECL|IA32_EXT_XAPIC_EOI_MSR|macro|IA32_EXT_XAPIC_EOI_MSR
DECL|IA32_EXT_XAPIC_ESR_MSR|macro|IA32_EXT_XAPIC_ESR_MSR
DECL|IA32_EXT_XAPIC_ICR_MSR|macro|IA32_EXT_XAPIC_ICR_MSR
DECL|IA32_EXT_XAPIC_INIT_COUNT_MSR|macro|IA32_EXT_XAPIC_INIT_COUNT_MSR
DECL|IA32_EXT_XAPIC_IRR0_MSR|macro|IA32_EXT_XAPIC_IRR0_MSR
DECL|IA32_EXT_XAPIC_IRR1_MSR|macro|IA32_EXT_XAPIC_IRR1_MSR
DECL|IA32_EXT_XAPIC_IRR2_MSR|macro|IA32_EXT_XAPIC_IRR2_MSR
DECL|IA32_EXT_XAPIC_IRR3_MSR|macro|IA32_EXT_XAPIC_IRR3_MSR
DECL|IA32_EXT_XAPIC_IRR4_MSR|macro|IA32_EXT_XAPIC_IRR4_MSR
DECL|IA32_EXT_XAPIC_IRR5_MSR|macro|IA32_EXT_XAPIC_IRR5_MSR
DECL|IA32_EXT_XAPIC_IRR6_MSR|macro|IA32_EXT_XAPIC_IRR6_MSR
DECL|IA32_EXT_XAPIC_IRR7_MSR|macro|IA32_EXT_XAPIC_IRR7_MSR
DECL|IA32_EXT_XAPIC_ISR0_MSR|macro|IA32_EXT_XAPIC_ISR0_MSR
DECL|IA32_EXT_XAPIC_ISR1_MSR|macro|IA32_EXT_XAPIC_ISR1_MSR
DECL|IA32_EXT_XAPIC_ISR3_MSR|macro|IA32_EXT_XAPIC_ISR3_MSR
DECL|IA32_EXT_XAPIC_ISR4_MSR|macro|IA32_EXT_XAPIC_ISR4_MSR
DECL|IA32_EXT_XAPIC_ISR5_MSR|macro|IA32_EXT_XAPIC_ISR5_MSR
DECL|IA32_EXT_XAPIC_ISR6_MSR|macro|IA32_EXT_XAPIC_ISR6_MSR
DECL|IA32_EXT_XAPIC_ISR7_MSR|macro|IA32_EXT_XAPIC_ISR7_MSR
DECL|IA32_EXT_XAPIC_LDR_MSR|macro|IA32_EXT_XAPIC_LDR_MSR
DECL|IA32_EXT_XAPIC_LVT_CMCI_MSR|macro|IA32_EXT_XAPIC_LVT_CMCI_MSR
DECL|IA32_EXT_XAPIC_LVT_ERROR_MSR|macro|IA32_EXT_XAPIC_LVT_ERROR_MSR
DECL|IA32_EXT_XAPIC_LVT_LINT0_MSR|macro|IA32_EXT_XAPIC_LVT_LINT0_MSR
DECL|IA32_EXT_XAPIC_LVT_LINT1_MSR|macro|IA32_EXT_XAPIC_LVT_LINT1_MSR
DECL|IA32_EXT_XAPIC_LVT_PMI_MSR|macro|IA32_EXT_XAPIC_LVT_PMI_MSR
DECL|IA32_EXT_XAPIC_LVT_THERMAL_MSR|macro|IA32_EXT_XAPIC_LVT_THERMAL_MSR
DECL|IA32_EXT_XAPIC_LVT_TIMER_MSR|macro|IA32_EXT_XAPIC_LVT_TIMER_MSR
DECL|IA32_EXT_XAPIC_PPR_MSR|macro|IA32_EXT_XAPIC_PPR_MSR
DECL|IA32_EXT_XAPIC_SELF_IPI_MSR|macro|IA32_EXT_XAPIC_SELF_IPI_MSR
DECL|IA32_EXT_XAPIC_SIVR_MSR|macro|IA32_EXT_XAPIC_SIVR_MSR
DECL|IA32_EXT_XAPIC_TMR0_MSR|macro|IA32_EXT_XAPIC_TMR0_MSR
DECL|IA32_EXT_XAPIC_TMR1_MSR|macro|IA32_EXT_XAPIC_TMR1_MSR
DECL|IA32_EXT_XAPIC_TMR2_MSR|macro|IA32_EXT_XAPIC_TMR2_MSR
DECL|IA32_EXT_XAPIC_TMR3_MSR|macro|IA32_EXT_XAPIC_TMR3_MSR
DECL|IA32_EXT_XAPIC_TMR4_MSR|macro|IA32_EXT_XAPIC_TMR4_MSR
DECL|IA32_EXT_XAPIC_TMR5_MSR|macro|IA32_EXT_XAPIC_TMR5_MSR
DECL|IA32_EXT_XAPIC_TMR6_MSR|macro|IA32_EXT_XAPIC_TMR6_MSR
DECL|IA32_EXT_XAPIC_TMR7_MSR|macro|IA32_EXT_XAPIC_TMR7_MSR
DECL|IA32_EXT_XAPIC_VERSION_MSR|macro|IA32_EXT_XAPIC_VERSION_MSR
DECL|IA32_FEATURE_CONTROL_MSR|macro|IA32_FEATURE_CONTROL_MSR
DECL|IA32_FIXED_CTR0_MSR|macro|IA32_FIXED_CTR0_MSR
DECL|IA32_FIXED_CTR1_MSR|macro|IA32_FIXED_CTR1_MSR
DECL|IA32_FIXED_CTR2_MSR|macro|IA32_FIXED_CTR2_MSR
DECL|IA32_FIXED_CTR_CTL_MSR|macro|IA32_FIXED_CTR_CTL_MSR
DECL|IA32_FMASK_MSR|macro|IA32_FMASK_MSR
DECL|IA32_FS_BASE_MSR|macro|IA32_FS_BASE_MSR
DECL|IA32_GS_BASE_MSR|macro|IA32_GS_BASE_MSR
DECL|IA32_IA32_SOC_ID_MSR|macro|IA32_IA32_SOC_ID_MSR
DECL|IA32_KERNEL_GS_BASE_MSR|macro|IA32_KERNEL_GS_BASE_MSR
DECL|IA32_LSTAR_MSR|macro|IA32_LSTAR_MSR
DECL|IA32_MC0_ADDR_MSR|macro|IA32_MC0_ADDR_MSR
DECL|IA32_MC0_CTL2_MSR|macro|IA32_MC0_CTL2_MSR
DECL|IA32_MC0_CTL_MSR|macro|IA32_MC0_CTL_MSR
DECL|IA32_MC0_MISC_MSR|macro|IA32_MC0_MISC_MSR
DECL|IA32_MC0_STATUS|macro|IA32_MC0_STATUS
DECL|IA32_MC10_ADDR_MSR|macro|IA32_MC10_ADDR_MSR
DECL|IA32_MC10_CTL2_MSR|macro|IA32_MC10_CTL2_MSR
DECL|IA32_MC10_CTL_MSR|macro|IA32_MC10_CTL_MSR
DECL|IA32_MC10_MISC_MSR|macro|IA32_MC10_MISC_MSR
DECL|IA32_MC10_STATUS_MSR|macro|IA32_MC10_STATUS_MSR
DECL|IA32_MC11_ADDR_MSR|macro|IA32_MC11_ADDR_MSR
DECL|IA32_MC11_CTL2_MSR|macro|IA32_MC11_CTL2_MSR
DECL|IA32_MC11_CTL_MSR|macro|IA32_MC11_CTL_MSR
DECL|IA32_MC11_MISC_MSR|macro|IA32_MC11_MISC_MSR
DECL|IA32_MC11_STATUS_MSR|macro|IA32_MC11_STATUS_MSR
DECL|IA32_MC12_ADDR_MSR|macro|IA32_MC12_ADDR_MSR
DECL|IA32_MC12_CTL2_MSR|macro|IA32_MC12_CTL2_MSR
DECL|IA32_MC12_CTL_MSR|macro|IA32_MC12_CTL_MSR
DECL|IA32_MC12_MISC_MSR|macro|IA32_MC12_MISC_MSR
DECL|IA32_MC12_STATUS_MSR|macro|IA32_MC12_STATUS_MSR
DECL|IA32_MC13_ADDR_MSR|macro|IA32_MC13_ADDR_MSR
DECL|IA32_MC13_CTL2_MSR|macro|IA32_MC13_CTL2_MSR
DECL|IA32_MC13_CTL_MSR|macro|IA32_MC13_CTL_MSR
DECL|IA32_MC13_MISC_MSR|macro|IA32_MC13_MISC_MSR
DECL|IA32_MC13_STATUS_MSR|macro|IA32_MC13_STATUS_MSR
DECL|IA32_MC14_ADDR_MSR|macro|IA32_MC14_ADDR_MSR
DECL|IA32_MC14_CTL2_MSR|macro|IA32_MC14_CTL2_MSR
DECL|IA32_MC14_CTL_MSR|macro|IA32_MC14_CTL_MSR
DECL|IA32_MC14_MISC_MSR|macro|IA32_MC14_MISC_MSR
DECL|IA32_MC14_STATUS_MSR|macro|IA32_MC14_STATUS_MSR
DECL|IA32_MC15_ADDR_MSR|macro|IA32_MC15_ADDR_MSR
DECL|IA32_MC15_CTL2_MSR|macro|IA32_MC15_CTL2_MSR
DECL|IA32_MC15_CTL_MSR|macro|IA32_MC15_CTL_MSR
DECL|IA32_MC15_MISC_MSR|macro|IA32_MC15_MISC_MSR
DECL|IA32_MC15_STATUS_MSR|macro|IA32_MC15_STATUS_MSR
DECL|IA32_MC16_ADDR_MSR|macro|IA32_MC16_ADDR_MSR
DECL|IA32_MC16_CTL2_MSR|macro|IA32_MC16_CTL2_MSR
DECL|IA32_MC16_CTL_MSR|macro|IA32_MC16_CTL_MSR
DECL|IA32_MC16_MISC_MSR|macro|IA32_MC16_MISC_MSR
DECL|IA32_MC16_STATUS_MSR|macro|IA32_MC16_STATUS_MSR
DECL|IA32_MC17_ADDR_MSR|macro|IA32_MC17_ADDR_MSR
DECL|IA32_MC17_CTL2_MSR|macro|IA32_MC17_CTL2_MSR
DECL|IA32_MC17_CTL_MSR|macro|IA32_MC17_CTL_MSR
DECL|IA32_MC17_MISC_MSR|macro|IA32_MC17_MISC_MSR
DECL|IA32_MC17_STATUS_MSR|macro|IA32_MC17_STATUS_MSR
DECL|IA32_MC18_ADDR_MSR|macro|IA32_MC18_ADDR_MSR
DECL|IA32_MC18_CTL2_MSR|macro|IA32_MC18_CTL2_MSR
DECL|IA32_MC18_CTL_MSR|macro|IA32_MC18_CTL_MSR
DECL|IA32_MC18_MISC_MSR|macro|IA32_MC18_MISC_MSR
DECL|IA32_MC18_STATUS_MSR|macro|IA32_MC18_STATUS_MSR
DECL|IA32_MC19_ADDR_MSR|macro|IA32_MC19_ADDR_MSR
DECL|IA32_MC19_CTL2_MSR|macro|IA32_MC19_CTL2_MSR
DECL|IA32_MC19_CTL_MSR|macro|IA32_MC19_CTL_MSR
DECL|IA32_MC19_MISC_MSR|macro|IA32_MC19_MISC_MSR
DECL|IA32_MC19_STATUS_MSR|macro|IA32_MC19_STATUS_MSR
DECL|IA32_MC1_ADDR_MSR|macro|IA32_MC1_ADDR_MSR
DECL|IA32_MC1_CTL2_MSR|macro|IA32_MC1_CTL2_MSR
DECL|IA32_MC1_CTL_MSR|macro|IA32_MC1_CTL_MSR
DECL|IA32_MC1_MISC_MSR|macro|IA32_MC1_MISC_MSR
DECL|IA32_MC1_STATUS_MSR|macro|IA32_MC1_STATUS_MSR
DECL|IA32_MC20_ADDR_MSR|macro|IA32_MC20_ADDR_MSR
DECL|IA32_MC20_CTL2_MSR|macro|IA32_MC20_CTL2_MSR
DECL|IA32_MC20_CTL_MSR|macro|IA32_MC20_CTL_MSR
DECL|IA32_MC20_MISC_MSR|macro|IA32_MC20_MISC_MSR
DECL|IA32_MC20_STATUS_MSR|macro|IA32_MC20_STATUS_MSR
DECL|IA32_MC21_ADDR_MSR|macro|IA32_MC21_ADDR_MSR
DECL|IA32_MC21_CTL2_MSR|macro|IA32_MC21_CTL2_MSR
DECL|IA32_MC21_CTL_MSR|macro|IA32_MC21_CTL_MSR
DECL|IA32_MC21_MISC_MSR|macro|IA32_MC21_MISC_MSR
DECL|IA32_MC21_STATUS_MSR|macro|IA32_MC21_STATUS_MSR
DECL|IA32_MC2_ADDR_MSR|macro|IA32_MC2_ADDR_MSR
DECL|IA32_MC2_CTL2_MSR|macro|IA32_MC2_CTL2_MSR
DECL|IA32_MC2_CTL_MSR|macro|IA32_MC2_CTL_MSR
DECL|IA32_MC2_MISC_MSR|macro|IA32_MC2_MISC_MSR
DECL|IA32_MC2_STATUS_MSR|macro|IA32_MC2_STATUS_MSR
DECL|IA32_MC3_ADDR_MSR|macro|IA32_MC3_ADDR_MSR
DECL|IA32_MC3_CTL2_MSR|macro|IA32_MC3_CTL2_MSR
DECL|IA32_MC3_CTL_MSR|macro|IA32_MC3_CTL_MSR
DECL|IA32_MC3_MISC_MSR|macro|IA32_MC3_MISC_MSR
DECL|IA32_MC3_STATUS_MSR|macro|IA32_MC3_STATUS_MSR
DECL|IA32_MC4_ADDR_MSR|macro|IA32_MC4_ADDR_MSR
DECL|IA32_MC4_CTL2_MSR|macro|IA32_MC4_CTL2_MSR
DECL|IA32_MC4_CTL_MSR|macro|IA32_MC4_CTL_MSR
DECL|IA32_MC4_MISC_MSR|macro|IA32_MC4_MISC_MSR
DECL|IA32_MC4_STATUS_MSR|macro|IA32_MC4_STATUS_MSR
DECL|IA32_MC5_ADDR_MSR|macro|IA32_MC5_ADDR_MSR
DECL|IA32_MC5_CTL2_MSR|macro|IA32_MC5_CTL2_MSR
DECL|IA32_MC5_CTL_MSR|macro|IA32_MC5_CTL_MSR
DECL|IA32_MC5_MISC_MSR|macro|IA32_MC5_MISC_MSR
DECL|IA32_MC5_STATUS_MSR|macro|IA32_MC5_STATUS_MSR
DECL|IA32_MC6_ADDR_MSR|macro|IA32_MC6_ADDR_MSR
DECL|IA32_MC6_CTL2_MSR|macro|IA32_MC6_CTL2_MSR
DECL|IA32_MC6_CTL_MSR|macro|IA32_MC6_CTL_MSR
DECL|IA32_MC6_MISC_MSR|macro|IA32_MC6_MISC_MSR
DECL|IA32_MC6_STATUS_MSR|macro|IA32_MC6_STATUS_MSR
DECL|IA32_MC7_ADDR_MSR|macro|IA32_MC7_ADDR_MSR
DECL|IA32_MC7_CTL2_MSR|macro|IA32_MC7_CTL2_MSR
DECL|IA32_MC7_CTL_MSR|macro|IA32_MC7_CTL_MSR
DECL|IA32_MC7_MISC_MSR|macro|IA32_MC7_MISC_MSR
DECL|IA32_MC7_STATUS_MSR|macro|IA32_MC7_STATUS_MSR
DECL|IA32_MC8_ADDR_MSR|macro|IA32_MC8_ADDR_MSR
DECL|IA32_MC8_CTL2_MSR|macro|IA32_MC8_CTL2_MSR
DECL|IA32_MC8_CTL_MSR|macro|IA32_MC8_CTL_MSR
DECL|IA32_MC8_MISC_MSR|macro|IA32_MC8_MISC_MSR
DECL|IA32_MC8_STATUS_MSR|macro|IA32_MC8_STATUS_MSR
DECL|IA32_MC9_ADDR_MSR|macro|IA32_MC9_ADDR_MSR
DECL|IA32_MC9_ADDR_MSR|macro|IA32_MC9_ADDR_MSR
DECL|IA32_MC9_ADDR_MSR|macro|IA32_MC9_ADDR_MSR
DECL|IA32_MC9_ADDR_MSR|macro|IA32_MC9_ADDR_MSR
DECL|IA32_MC9_CTL2_MSR|macro|IA32_MC9_CTL2_MSR
DECL|IA32_MC9_CTL_MSR|macro|IA32_MC9_CTL_MSR
DECL|IA32_MC9_CTL_MSR|macro|IA32_MC9_CTL_MSR
DECL|IA32_MC9_CTL_MSR|macro|IA32_MC9_CTL_MSR
DECL|IA32_MC9_CTL_MSR|macro|IA32_MC9_CTL_MSR
DECL|IA32_MC9_MISC_MSR|macro|IA32_MC9_MISC_MSR
DECL|IA32_MC9_MISC_MSR|macro|IA32_MC9_MISC_MSR
DECL|IA32_MC9_MISC_MSR|macro|IA32_MC9_MISC_MSR
DECL|IA32_MC9_MISC_MSR|macro|IA32_MC9_MISC_MSR
DECL|IA32_MC9_STATUS_MSR|macro|IA32_MC9_STATUS_MSR
DECL|IA32_MC9_STATUS_MSR|macro|IA32_MC9_STATUS_MSR
DECL|IA32_MC9_STATUS_MSR|macro|IA32_MC9_STATUS_MSR
DECL|IA32_MC9_STATUS_MSR|macro|IA32_MC9_STATUS_MSR
DECL|IA32_MCG_CAP_MSR|macro|IA32_MCG_CAP_MSR
DECL|IA32_MCG_CTL_MSR|macro|IA32_MCG_CTL_MSR
DECL|IA32_MCG_STATUS_MSR|macro|IA32_MCG_STATUS_MSR
DECL|IA32_MISC_ENABLE_MSR|macro|IA32_MISC_ENABLE_MSR
DECL|IA32_MONITOR_FILTER_SIZE_MSR|macro|IA32_MONITOR_FILTER_SIZE_MSR
DECL|IA32_MPERF_MSR|macro|IA32_MPERF_MSR
DECL|IA32_MTRRCAP_MSR|macro|IA32_MTRRCAP_MSR
DECL|IA32_MTRR_DEF_TYPE_MSR|macro|IA32_MTRR_DEF_TYPE_MSR
DECL|IA32_MTRR_FIX16K_80000_MSR|macro|IA32_MTRR_FIX16K_80000_MSR
DECL|IA32_MTRR_FIX16K_A0000_MSR|macro|IA32_MTRR_FIX16K_A0000_MSR
DECL|IA32_MTRR_FIX4K_C0000_MSR|macro|IA32_MTRR_FIX4K_C0000_MSR
DECL|IA32_MTRR_FIX4K_C8000_MSR|macro|IA32_MTRR_FIX4K_C8000_MSR
DECL|IA32_MTRR_FIX4K_D0000_MSR|macro|IA32_MTRR_FIX4K_D0000_MSR
DECL|IA32_MTRR_FIX4K_D8000_MSR|macro|IA32_MTRR_FIX4K_D8000_MSR
DECL|IA32_MTRR_FIX4K_E0000_MSR|macro|IA32_MTRR_FIX4K_E0000_MSR
DECL|IA32_MTRR_FIX4K_E8000_MSR|macro|IA32_MTRR_FIX4K_E8000_MSR
DECL|IA32_MTRR_FIX4K_F0000_MSR|macro|IA32_MTRR_FIX4K_F0000_MSR
DECL|IA32_MTRR_FIX4K_F8000_MSR|macro|IA32_MTRR_FIX4K_F8000_MSR
DECL|IA32_MTRR_FIX64K_00000_MSR|macro|IA32_MTRR_FIX64K_00000_MSR
DECL|IA32_MTRR_PHYSBASE0_MSR|macro|IA32_MTRR_PHYSBASE0_MSR
DECL|IA32_MTRR_PHYSBASE1_MSR|macro|IA32_MTRR_PHYSBASE1_MSR
DECL|IA32_MTRR_PHYSBASE2_MSR|macro|IA32_MTRR_PHYSBASE2_MSR
DECL|IA32_MTRR_PHYSBASE3_MSR|macro|IA32_MTRR_PHYSBASE3_MSR
DECL|IA32_MTRR_PHYSBASE4_MSR|macro|IA32_MTRR_PHYSBASE4_MSR
DECL|IA32_MTRR_PHYSBASE5_MSR|macro|IA32_MTRR_PHYSBASE5_MSR
DECL|IA32_MTRR_PHYSBASE6_MSR|macro|IA32_MTRR_PHYSBASE6_MSR
DECL|IA32_MTRR_PHYSBASE7_MSR|macro|IA32_MTRR_PHYSBASE7_MSR
DECL|IA32_MTRR_PHYSMASK0_MSR|macro|IA32_MTRR_PHYSMASK0_MSR
DECL|IA32_MTRR_PHYSMASK1_MSR|macro|IA32_MTRR_PHYSMASK1_MSR
DECL|IA32_MTRR_PHYSMASK2_MSR|macro|IA32_MTRR_PHYSMASK2_MSR
DECL|IA32_MTRR_PHYSMASK3_MSR|macro|IA32_MTRR_PHYSMASK3_MSR
DECL|IA32_MTRR_PHYSMASK4_MSR|macro|IA32_MTRR_PHYSMASK4_MSR
DECL|IA32_MTRR_PHYSMASK5_MSR|macro|IA32_MTRR_PHYSMASK5_MSR
DECL|IA32_MTRR_PHYSMASK6_MSR|macro|IA32_MTRR_PHYSMASK6_MSR
DECL|IA32_MTRR_PHYSMASK7_MSR|macro|IA32_MTRR_PHYSMASK7_MSR
DECL|IA32_P5_MC_ADDR_MSR|macro|IA32_P5_MC_ADDR_MSR
DECL|IA32_P5_MC_TYPE_MSR|macro|IA32_P5_MC_TYPE_MSR
DECL|IA32_PAT_MSR|macro|IA32_PAT_MSR
DECL|IA32_PEBS_ENABLE_MSR|macro|IA32_PEBS_ENABLE_MSR
DECL|IA32_PERFEVTSEL0_MSR|macro|IA32_PERFEVTSEL0_MSR
DECL|IA32_PERFEVTSEL1_MSR|macro|IA32_PERFEVTSEL1_MSR
DECL|IA32_PERFEVTSEL2_MSR|macro|IA32_PERFEVTSEL2_MSR
DECL|IA32_PERFEVTSEL3_MSR|macro|IA32_PERFEVTSEL3_MSR
DECL|IA32_PERF_CAPABILITIES_MSR|macro|IA32_PERF_CAPABILITIES_MSR
DECL|IA32_PERF_CTL_MSR|macro|IA32_PERF_CTL_MSR
DECL|IA32_PERF_GLOBAL_CTRL_MSR|macro|IA32_PERF_GLOBAL_CTRL_MSR
DECL|IA32_PERF_GLOBAL_OVF_CTRL_MSR|macro|IA32_PERF_GLOBAL_OVF_CTRL_MSR
DECL|IA32_PERF_GLOBAL_STATUS_MSR|macro|IA32_PERF_GLOBAL_STATUS_MSR
DECL|IA32_PERF_STATUS_MSR|macro|IA32_PERF_STATUS_MSR
DECL|IA32_PMC0_MSR|macro|IA32_PMC0_MSR
DECL|IA32_PMC1_MSR|macro|IA32_PMC1_MSR
DECL|IA32_PMC2_MSR|macro|IA32_PMC2_MSR
DECL|IA32_PMC3_MSR|macro|IA32_PMC3_MSR
DECL|IA32_SMM_MONITOR_CTL_MSR|macro|IA32_SMM_MONITOR_CTL_MSR
DECL|IA32_SMRR_PHYSBASE_MSR|macro|IA32_SMRR_PHYSBASE_MSR
DECL|IA32_SMRR_PHYSMASK_MSR|macro|IA32_SMRR_PHYSMASK_MSR
DECL|IA32_SOC_DCA_CAP_MSR|macro|IA32_SOC_DCA_CAP_MSR
DECL|IA32_SPEC_CTRL_MSR|macro|IA32_SPEC_CTRL_MSR
DECL|IA32_STAR_MSR|macro|IA32_STAR_MSR
DECL|IA32_SYSENTER_CS_MSR|macro|IA32_SYSENTER_CS_MSR
DECL|IA32_SYSENTER_EIP_MSR|macro|IA32_SYSENTER_EIP_MSR
DECL|IA32_SYSENTER_ESP_MSR|macro|IA32_SYSENTER_ESP_MSR
DECL|IA32_THERM_INTERRUPT_MSR|macro|IA32_THERM_INTERRUPT_MSR
DECL|IA32_THERM_STATUS_MSR|macro|IA32_THERM_STATUS_MSR
DECL|IA32_TIME_STAMP_COUNTER_MSR|macro|IA32_TIME_STAMP_COUNTER_MSR
DECL|IA32_TSC_AUX_MSR|macro|IA32_TSC_AUX_MSR
DECL|IA32_VMX_BASIC_MSR|macro|IA32_VMX_BASIC_MSR
DECL|IA32_VMX_CR4_FIXED0_MSR|macro|IA32_VMX_CR4_FIXED0_MSR
DECL|IA32_VMX_CR4_FIXED1_MSR|macro|IA32_VMX_CR4_FIXED1_MSR
DECL|IA32_VMX_CRO_FIXED0_MSR|macro|IA32_VMX_CRO_FIXED0_MSR
DECL|IA32_VMX_CRO_FIXED1_MSR|macro|IA32_VMX_CRO_FIXED1_MSR
DECL|IA32_VMX_ENTRY_CTLS_MSR|macro|IA32_VMX_ENTRY_CTLS_MSR
DECL|IA32_VMX_EPT_VPID_CAP_MSR|macro|IA32_VMX_EPT_VPID_CAP_MSR
DECL|IA32_VMX_EXIT_CTLS_MSR|macro|IA32_VMX_EXIT_CTLS_MSR
DECL|IA32_VMX_MISC_MSR|macro|IA32_VMX_MISC_MSR
DECL|IA32_VMX_PINBASED_CTLS_MSR|macro|IA32_VMX_PINBASED_CTLS_MSR
DECL|IA32_VMX_PROCBASED_CTLS2_MSR|macro|IA32_VMX_PROCBASED_CTLS2_MSR
DECL|IA32_VMX_PROCBASED_CTLS_MSR|macro|IA32_VMX_PROCBASED_CTLS_MSR
DECL|IA32_VMX_TRUE_ENTRY_CTLS_MSR|macro|IA32_VMX_TRUE_ENTRY_CTLS_MSR
DECL|IA32_VMX_TRUE_EXIT_CTLS_MSR|macro|IA32_VMX_TRUE_EXIT_CTLS_MSR
DECL|IA32_VMX_TRUE_PINBASED_CTLS_MSR|macro|IA32_VMX_TRUE_PINBASED_CTLS_MSR
DECL|IA32_VMX_TRUE_PROCBASED_CTLS_MSR|macro|IA32_VMX_TRUE_PROCBASED_CTLS_MSR
DECL|IA32_VMX_VMCS_ENUM_MSR|macro|IA32_VMX_VMCS_ENUM_MSR
DECL|IV_ALIGNMENT_CHECK|macro|IV_ALIGNMENT_CHECK
DECL|IV_BOUND_RANGE|macro|IV_BOUND_RANGE
DECL|IV_BREAKPOINT|macro|IV_BREAKPOINT
DECL|IV_COPROC_SEGMENT_OVERRUN|macro|IV_COPROC_SEGMENT_OVERRUN
DECL|IV_DEBUG|macro|IV_DEBUG
DECL|IV_DEVICE_NOT_AVAILABLE|macro|IV_DEVICE_NOT_AVAILABLE
DECL|IV_DIVIDE_ERROR|macro|IV_DIVIDE_ERROR
DECL|IV_DOUBLE_FAULT|macro|IV_DOUBLE_FAULT
DECL|IV_GENERAL_PROTECTION|macro|IV_GENERAL_PROTECTION
DECL|IV_INTEL_RESERVED_END|macro|IV_INTEL_RESERVED_END
DECL|IV_INVALID_OPCODE|macro|IV_INVALID_OPCODE
DECL|IV_INVALID_TSS|macro|IV_INVALID_TSS
DECL|IV_MACHINE_CHECK|macro|IV_MACHINE_CHECK
DECL|IV_NON_MASKABLE_INTERRUPT|macro|IV_NON_MASKABLE_INTERRUPT
DECL|IV_OVERFLOW|macro|IV_OVERFLOW
DECL|IV_PAGE_FAULT|macro|IV_PAGE_FAULT
DECL|IV_RESERVED|macro|IV_RESERVED
DECL|IV_SEGMENT_NOT_PRESENT|macro|IV_SEGMENT_NOT_PRESENT
DECL|IV_SIMD_FP|macro|IV_SIMD_FP
DECL|IV_STACK_FAULT|macro|IV_STACK_FAULT
DECL|IV_X87_FPU_FP_ERROR|macro|IV_X87_FPU_FP_ERROR
DECL|PRINTK|macro|PRINTK
DECL|PRINTK|macro|PRINTK
DECL|STACK_ALIGN_SIZE|macro|STACK_ALIGN_SIZE
DECL|_EXC_ACTIVE|macro|_EXC_ACTIVE
DECL|_FP_USER_MASK|macro|_FP_USER_MASK
DECL|_FP_USER_MASK|macro|_FP_USER_MASK
DECL|_INT_ACTIVE|macro|_INT_ACTIVE
DECL|_INT_OR_EXC_MASK|macro|_INT_OR_EXC_MASK
DECL|_THREAD_WRAPPER_REQUIRED|macro|_THREAD_WRAPPER_REQUIRED
DECL|_kernel_arch_data__h_|macro|_kernel_arch_data__h_
DECL|_kernel_arch_t|typedef|typedef struct _kernel_arch _kernel_arch_t;
DECL|_kernel_arch|struct|struct _kernel_arch {
