 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : debouncer_2_sync
Version: K-2015.06
Date   : Fri Aug 25 22:52:51 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: noisy_in (input port clocked by clk)
  Endpoint: sync_DUT/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 f
  noisy_in (in)                                           0.10       5.10 f
  sync_DUT/in_sig (sync)                                  0.00       5.10 f
  sync_DUT/sync_reg_reg[1]/D (DFFRQX2M)                   0.00       5.10 f
  data arrival time                                                  5.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sync_DUT/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                        5.04


  Startpoint: debouncer_DUT/debouncer_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_out
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/debouncer_out_reg/CK (DFFRHQX8M)          0.00       0.00 r
  debouncer_DUT/debouncer_out_reg/Q (DFFRHQX8M)           0.73       0.73 f
  debouncer_DUT/debouncer_out (debouncer_2)               0.00       0.73 f
  debouncer_out (out)                                     0.00       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                  -5.00      -4.90
  data required time                                                -4.90
  --------------------------------------------------------------------------
  data required time                                                -4.90
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        5.63


  Startpoint: sync_DUT/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sync_DUT/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_DUT/sync_reg_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  sync_DUT/sync_reg_reg[1]/Q (DFFRQX2M)                   0.57       0.57 f
  sync_DUT/sync_reg_reg[0]/D (DFFRQX2M)                   0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sync_DUT/sync_reg_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: sync_DUT/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[99]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_DUT/sync_reg_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  sync_DUT/sync_reg_reg[0]/Q (DFFRQX2M)                   0.57       0.57 f
  sync_DUT/out_sig (sync)                                 0.00       0.57 f
  debouncer_DUT/noisy_in (debouncer_2)                    0.00       0.57 f
  debouncer_DUT/Q_reg_reg[99]/D (DFFRQX2M)                0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[99]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: debouncer_DUT/Q_reg_reg[95]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[94]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[95]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[95]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[94]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[94]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[57]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[57]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[57]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[56]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[56]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[45]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[45]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[44]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[44]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[44]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[44]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[44]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[43]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[43]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[39]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[39]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[38]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[38]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[33]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[33]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[32]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[32]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[43]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[43]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[43]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[42]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[42]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[94]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[93]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[94]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[94]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[93]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[93]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[56]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[56]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[56]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[55]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[55]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[38]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[38]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[38]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[37]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[37]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[89]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[89]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[89]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[88]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[88]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[83]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[83]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[83]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[82]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[82]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[67]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[68]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[68]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[67]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[67]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[62]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[62]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[62]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[61]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[61]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[50]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[50]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[50]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[49]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[49]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[32]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[32]/Q (DFFRQX2M)                0.67       0.67 f
  debouncer_DUT/Q_reg_reg[31]/D (DFFRQX2M)                0.00       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[31]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: debouncer_DUT/Q_reg_reg[40]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[40]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[40]/Q (DFFRQX2M)                0.68       0.68 f
  debouncer_DUT/Q_reg_reg[39]/D (DFFRQX2M)                0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[39]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: debouncer_DUT/Q_reg_reg[42]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[42]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[42]/Q (DFFRQX2M)                0.68       0.68 f
  debouncer_DUT/Q_reg_reg[41]/D (DFFRQX2M)                0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[41]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: debouncer_DUT/Q_reg_reg[41]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[41]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[41]/Q (DFFRQX2M)                0.68       0.68 f
  debouncer_DUT/Q_reg_reg[40]/D (DFFRQX2M)                0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[40]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: debouncer_DUT/Q_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[4]/Q (DFFRQX2M)                 0.75       0.75 f
  debouncer_DUT/Q_reg_reg[3]/D (DFFRQX2M)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: debouncer_DUT/Q_reg_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[84]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[85]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[85]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[84]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[84]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[64]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[64]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[64]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[63]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[63]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[87]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[86]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[87]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[87]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[86]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[86]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[81]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[81]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[81]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[80]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[80]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[66]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[65]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[66]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[66]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[65]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[65]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[60]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[60]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[60]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[59]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[59]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[70]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[70]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[70]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[69]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[69]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[90]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[89]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[90]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[90]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[89]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[89]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[88]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[88]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[88]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[87]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[87]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[82]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[82]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[82]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[81]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[81]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[67]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[66]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[67]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[67]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[66]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[66]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[61]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[61]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[61]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[60]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[60]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[93]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[92]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[93]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[93]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[92]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[92]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[37]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[37]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[37]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[36]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[36]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[55]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[55]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[55]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[54]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[54]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[84]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[84]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[84]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[83]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[83]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[69]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[68]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[69]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[69]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[68]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[68]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[63]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[63]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[62]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[62]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[3]/Q (DFFRQX2M)                 0.75       0.75 f
  debouncer_DUT/Q_reg_reg[2]/D (DFFRQX2M)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[8]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[8]/Q (DFFRQX2M)                 0.75       0.75 f
  debouncer_DUT/Q_reg_reg[7]/D (DFFRQX2M)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[58]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[58]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[58]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[57]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[57]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[34]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[34]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[34]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[33]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[33]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[24]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[24]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[23]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[23]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[6]/Q (DFFRQX2M)                 0.75       0.75 f
  debouncer_DUT/Q_reg_reg[5]/D (DFFRQX2M)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[5]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[5]/Q (DFFRQX2M)                 0.75       0.75 f
  debouncer_DUT/Q_reg_reg[4]/D (DFFRQX2M)                 0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[12]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[12]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[11]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[11]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[19]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[19]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[18]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[18]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[23]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[23]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[22]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[22]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[18]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[18]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[17]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[17]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[49]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[49]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[49]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[48]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[48]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[13]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[13]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[12]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[12]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[92]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[91]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[92]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[92]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[91]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[91]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[36]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[36]/Q (DFFRQX2M)                0.75       0.75 f
  debouncer_DUT/Q_reg_reg[35]/D (DFFRQX2M)                0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[35]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[1]/Q (DFFRQX2M)                 0.76       0.76 f
  debouncer_DUT/Q_reg_reg[0]/D (DFFRQX2M)                 0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[0]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[25]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[25]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[24]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[24]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[91]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[90]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[91]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[91]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[90]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[90]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[59]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[59]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[58]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[58]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[35]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[35]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[35]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[34]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[34]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[86]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[86]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[86]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[85]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[85]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[65]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[64]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[65]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[65]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[64]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[64]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[80]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[80]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[80]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[79]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[79]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[14]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[14]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[13]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[13]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[52]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[52]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[52]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[51]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[51]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[11]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[11]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[10]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[10]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[28]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[28]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[27]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[27]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[22]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[22]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[21]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[21]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: debouncer_DUT/Q_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[10]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[10]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[9]/D (DFFRQX2M)                 0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[9]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[16]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[16]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[15]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[15]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[17]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[17]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[16]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[16]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[51]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[51]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[51]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[50]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[50]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[96]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[96]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[96]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[95]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[95]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[2]/Q (DFFRQX2M)                 0.76       0.76 f
  debouncer_DUT/Q_reg_reg[1]/D (DFFRQX2M)                 0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[29]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[29]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[28]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[28]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[54]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[54]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[54]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[53]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[53]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[78]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[78]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[78]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[77]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[77]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[30]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[30]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[29]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[29]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[7]/Q (DFFRQX2M)                 0.76       0.76 f
  debouncer_DUT/Q_reg_reg[6]/D (DFFRQX2M)                 0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[48]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[48]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[48]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[47]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[47]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[9]/CK (DFFRQX2M)                0.00       0.00 r
  debouncer_DUT/Q_reg_reg[9]/Q (DFFRQX2M)                 0.76       0.76 f
  debouncer_DUT/Q_reg_reg[8]/D (DFFRQX2M)                 0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[8]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[31]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[31]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[30]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[30]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[53]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[53]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[53]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[52]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[52]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[20]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[20]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[19]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[19]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[26]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[26]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[25]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[25]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[47]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[47]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[47]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[46]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[46]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[79]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[79]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[78]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[78]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[27]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[27]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[26]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[26]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[21]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[21]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[20]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[20]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[15]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[15]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[14]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[14]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[46]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[46]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[46]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[45]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[45]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[99]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[99]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[99]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[98]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[98]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[77]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[77]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[77]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[76]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[76]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[73]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[73]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[73]/Q (DFFRQX2M)                0.76       0.76 f
  debouncer_DUT/Q_reg_reg[72]/D (DFFRQX2M)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[72]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: debouncer_DUT/Q_reg_reg[75]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[75]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[75]/Q (DFFRQX2M)                0.77       0.77 f
  debouncer_DUT/Q_reg_reg[74]/D (DFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[74]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: debouncer_DUT/Q_reg_reg[98]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[97]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[98]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[98]/Q (DFFRQX2M)                0.77       0.77 f
  debouncer_DUT/Q_reg_reg[97]/D (DFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[97]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: debouncer_DUT/Q_reg_reg[71]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[71]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[71]/Q (DFFRQX2M)                0.77       0.77 f
  debouncer_DUT/Q_reg_reg[70]/D (DFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[70]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: debouncer_DUT/Q_reg_reg[76]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[75]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[76]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[76]/Q (DFFRQX2M)                0.77       0.77 f
  debouncer_DUT/Q_reg_reg[75]/D (DFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[75]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: debouncer_DUT/Q_reg_reg[74]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[74]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[74]/Q (DFFRQX2M)                0.77       0.77 f
  debouncer_DUT/Q_reg_reg[73]/D (DFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[73]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: debouncer_DUT/Q_reg_reg[72]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: debouncer_DUT/Q_reg_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  debouncer_2_sync   tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  debouncer_DUT/Q_reg_reg[72]/CK (DFFRQX2M)               0.00       0.00 r
  debouncer_DUT/Q_reg_reg[72]/Q (DFFRQX2M)                0.77       0.77 f
  debouncer_DUT/Q_reg_reg[71]/D (DFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  debouncer_DUT/Q_reg_reg[71]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


1
