$date
	Mon Jun 06 21:25:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#20
1#
#30
1!
1"
#40
0#
#50
0"
#60
0!
1#
1$
#90
1"
0#
#100
1#
#110
0"
#120
0#
#140
