==27656== Cachegrind, a cache and branch-prediction profiler
==27656== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27656== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27656== Command: ./mser .
==27656== 
--27656-- warning: L3 cache found, using its data for the LL simulation.
--27656-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27656-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27656== 
==27656== Process terminating with default action of signal 15 (SIGTERM)
==27656==    at 0x10D2D0: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27656==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27656== 
==27656== I   refs:      2,214,727,578
==27656== I1  misses:            1,206
==27656== LLi misses:            1,202
==27656== I1  miss rate:          0.00%
==27656== LLi miss rate:          0.00%
==27656== 
==27656== D   refs:        892,474,709  (603,659,477 rd   + 288,815,232 wr)
==27656== D1  misses:        1,818,598  (    643,637 rd   +   1,174,961 wr)
==27656== LLd misses:        1,317,074  (    219,857 rd   +   1,097,217 wr)
==27656== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==27656== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27656== 
==27656== LL refs:           1,819,804  (    644,843 rd   +   1,174,961 wr)
==27656== LL misses:         1,318,276  (    221,059 rd   +   1,097,217 wr)
==27656== LL miss rate:            0.0% (        0.0%     +         0.4%  )
