// Seed: 3756450466
module module_0 (
    output supply1 id_0,
    input  uwire   id_1
);
  wire id_3;
  tri0 id_4, id_5;
  wire id_6;
  assign module_1.id_0 = 0;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output tri id_2#(.id_11(1)),
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input supply0 id_7,
    input wand id_8,
    input tri0 id_9
);
  integer id_12;
  wire id_13;
  wire id_14;
  assign id_12[1] = id_0;
  module_0 modCall_1 (
      id_2,
      id_4
  );
endmodule
