/* SPDX-License-Identifier: GPL-2.0-or-later */
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2023 rengaomin@allwinnertech.com
 */

#include <linux/clk-provider.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/of_address.h>
#include <linux/platform_device.h>

#include "ccu_common.h"
#include "ccu_reset.h"

#include "ccu_div.h"
#include "ccu_gate.h"
#include "ccu_mp.h"
#include "ccu_mult.h"
#include "ccu_nk.h"
#include "ccu_nkm.h"
#include "ccu_nkmp.h"
#include "ccu_nm.h"

#include "ccu-sun20iw5-aon.h"
/* ccu_des_start */

#define SUN20IW5_PLL_CPU_CTRL_REG   0x0000
static struct ccu_nm pll_cpu_clk = {
	.enable		= BIT(27) | BIT(30) | BIT(31),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 12),
	.common		= {
		.reg		= 0x0000,
		.hw.init	= CLK_HW_INIT("pll-cpu", "dcxo",
				&ccu_nm_ops,
				CLK_SET_RATE_UNGATE |
				CLK_IS_CRITICAL),
	},
};

#define SUN20IW5_PLL_PERI_CTRL_REG   0x0020
static struct ccu_nm pll_peri_parent_clk = {
	.enable		= BIT(27) | BIT(30) | BIT(31),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 12),
	.m		= _SUNXI_CCU_DIV(0, 3), /* input divider */
	.common		= {
		.reg		= 0x0020,
		.hw.init	= CLK_HW_INIT("pll-peri-parent", "dcxo",
				&ccu_nm_ops,
				CLK_SET_RATE_UNGATE |
				CLK_IS_CRITICAL),
	},
};

static CLK_FIXED_FACTOR_HW(pll_peri_cko_1536_clk, "pll-peri-cko-1536m",
		&pll_peri_parent_clk.common.hw,
		2, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_1024_clk, "pll-peri-cko-1024m",
		&pll_peri_parent_clk.common.hw,
		3, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_768_clk, "pll-peri-cko-768m",
		&pll_peri_parent_clk.common.hw,
		4, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_614_clk, "pll-peri-cko-614m",
		&pll_peri_parent_clk.common.hw,
		5, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_512_clk, "pll-peri-cko-512m",
		&pll_peri_parent_clk.common.hw,
		6, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_384_clk, "pll-peri-cko-384m",
		&pll_peri_parent_clk.common.hw,
		8, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_341_clk, "pll-peri-cko-341m",
		&pll_peri_parent_clk.common.hw,
		9, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_307_clk, "pll-peri-cko-307m",
		&pll_peri_parent_clk.common.hw,
		10, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_236_clk, "pll-peri-cko-236",
		&pll_peri_parent_clk.common.hw,
		13, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_219_clk, "pll-peri-cko-219m",
		&pll_peri_parent_clk.common.hw,
		14, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_192_clk, "pll-peri-cko-192m",
		&pll_peri_parent_clk.common.hw,
		16, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_118_clk, "pll-peri-cko-118m",
		&pll_peri_parent_clk.common.hw,
		26, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_96_clk, "pll-peri-cko-96m",
		&pll_peri_parent_clk.common.hw,
		32, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_48_clk, "pll-peri-cko-48m",
		&pll_peri_parent_clk.common.hw,
		64, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_24_clk, "pll-peri-cko-24m",
		&pll_peri_parent_clk.common.hw,
		128, 1, 0);

static CLK_FIXED_FACTOR_HW(pll_peri_cko_12_clk, "pll-peri-cko-12m",
		&pll_peri_parent_clk.common.hw,
		256, 1, 0);

#define SUN20IW5_PLL_VIDEO0_CTRL_REG   0x0040
static struct ccu_nm pll_video0_4x_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 12),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.common		= {
		.reg		= 0x0040,
		.hw.init	= CLK_HW_INIT("pll-video-4x", "dcxo",
				&ccu_nm_ops,
				CLK_SET_RATE_UNGATE |
				CLK_IS_CRITICAL),
	},
};

#define SUN20IW5_PLL_CSI_CTRL_REG   0x0048
static struct ccu_nkmp pll_csi_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 12),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.p		= _SUNXI_CCU_DIV(20, 3), /* output divider */
	.common		= {
		.reg		= 0x0040,
		.hw.init	= CLK_HW_INIT("pll-csi", "dcxo",
				&ccu_nkmp_ops,
				CLK_SET_RATE_UNGATE |
				CLK_IS_CRITICAL),
	},
};

#define SUN20IW5_PLL_DDR_CTRL_REG   0x0080
static struct ccu_nkmp pll_ddr_clk = {
	.enable		= BIT(27),
	.lock		= BIT(28),
	.n		= _SUNXI_CCU_MULT_MIN(8, 8, 12),
	.m		= _SUNXI_CCU_DIV(1, 1), /* input divider */
	.p		= _SUNXI_CCU_DIV(20, 3), /* output divider */
	.common		= {
		.reg		= 0x0080,
		.hw.init	= CLK_HW_INIT("pll-ddr", "dcxo",
				&ccu_nkmp_ops,
				CLK_SET_RATE_UNGATE |
				CLK_IS_CRITICAL),
	},
};

static const char * const dcxo_parents[] = { "dcxo40M", "dcxo24M" };

static SUNXI_CCU_MUX(dcxo_clk, "dcxo", dcxo_parents,
		0x0404, 31, 1, 0);

static const char * const ahb_parents[] = { "dcxo", "osc32k", "iosc" };

static SUNXI_CCU_M_WITH_MUX(ahb_clk, "ahb", ahb_parents,
		0x0500, 0, 5, 24, 2, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);

static const char * const apb_parents[] = { "dcxo", "osc32k", "iosc" };

static SUNXI_CCU_M_WITH_MUX(apb_clk, "apb", apb_parents,
		0x0504, 0, 5, 24, 2, CLK_SET_RATE_PARENT | CLK_IS_CRITICAL);

static const char * const rtc_apb_parents[] = { "rc-1m", "pll-peri-96m", "dcxo" };

static SUNXI_CCU_M_WITH_MUX(rtc_apb_clk, "rtc-apb", rtc_apb_parents,
		0x0508, 0, 5, 24, 2, CLK_SET_RATE_PARENT);

static SUNXI_CCU_GATE(pwrctrl_bus_clk, "pwrctrl",
		"dcxo",
		0x0550, BIT(6), 0);

static SUNXI_CCU_GATE(tccal_bus_clk, "trral",
		"dcxo",
		0x0550, BIT(2), 0);

static const char * const apb_spc_clk_parents[] = { "dcxo", "", "rc-1m", "pll-peri-192m" };

static SUNXI_CCU_M_WITH_MUX(apb_spc_clk, "apb-spc", apb_spc_clk_parents,
		0x0580, 0, 5, 24, 2, CLK_SET_RATE_PARENT);

static const char * const e907_clk_parents[] = { "dcxo", "pll-video-2x", "rc-1m", "rc-1m", "pll-cpu", "pll-peri-1024m", "pll-peri0-768m", "pll-peri-768m" };

static SUNXI_CCU_M_WITH_MUX(e907_clk, "e907", e907_clk_parents,
		0x0584, 0, 5, 24, 2, 0);

static const char * const a27l2_clk_parents[] = { "dcxo", "pll-video-2x", "rc-1m", "rc-1m", "pll-cpu", "pll-peri-1024m", "pll-peri0-768m", "pll-peri-768m" };
static SUNXI_CCU_M_WITH_MUX_GATE(a27l2_clk, "a27l2",
			a27l2_clk_parents, 0x0588,
			0, 5,   /* M */
			24, 3,  /* mux */
			BIT(31), 0);
/* ccu_des_end */

/* rst_def_start */
static struct ccu_reset_map sun20iw5_aon_ccu_resets[] = {
	[RST_BUS_WLAN]			= { 0x0518, BIT(0) },
	/* rst_def_end */
};

/* ccu_def_start */
static struct clk_hw_onecell_data sun20iw5_aon_hw_clks = {
	.hws    = {
		[CLK_PLL_CPU]			= &pll_cpu_clk.common.hw,
		[CLK_PLL_DDR]			= &pll_ddr_clk.common.hw,
		[CLK_PLL_PERI_PARENT]		= &pll_peri_parent_clk.common.hw,
		[CLK_PLL_PERI_CKO_1536M]	= &pll_peri_cko_1536_clk.hw,
		[CLK_PLL_PERI_CKO_1024M]	= &pll_peri_cko_1024_clk.hw,
		[CLK_PLL_PERI_CKO_768M]		= &pll_peri_cko_768_clk.hw,
		[CLK_PLL_PERI_CKO_614M]		= &pll_peri_cko_614_clk.hw,
		[CLK_PLL_PERI_CKO_512M]		= &pll_peri_cko_512_clk.hw,
		[CLK_PLL_PERI_CKO_384M]		= &pll_peri_cko_384_clk.hw,
		[CLK_PLL_PERI_CKO_341M]		= &pll_peri_cko_341_clk.hw,
		[CLK_PLL_PERI_CKO_307M]		= &pll_peri_cko_307_clk.hw,
		[CLK_PLL_PERI_CKO_236M]		= &pll_peri_cko_236_clk.hw,
		[CLK_PLL_PERI_CKO_219M]		= &pll_peri_cko_219_clk.hw,
		[CLK_PLL_PERI_CKO_192M]		= &pll_peri_cko_192_clk.hw,
		[CLK_PLL_PERI_CKO_118M]		= &pll_peri_cko_118_clk.hw,
		[CLK_PLL_PERI_CKO_96M]		= &pll_peri_cko_96_clk.hw,
		[CLK_PLL_PERI_CKO_48M]		= &pll_peri_cko_48_clk.hw,
		[CLK_PLL_PERI_CKO_24M]		= &pll_peri_cko_24_clk.hw,
		[CLK_PLL_PERI_CKO_12M]		= &pll_peri_cko_12_clk.hw,
		[CLK_PLL_VIDEO0_4X]		= &pll_video0_4x_clk.common.hw,
		[CLK_PLL_CSI_4X]		= &pll_csi_clk.common.hw,
		[CLK_DCXO]			= &dcxo_clk.common.hw,
		[CLK_AHB]			= &ahb_clk.common.hw,
		[CLK_APB0]			= &apb_clk.common.hw,
		[CLK_RTC_APB]			= &rtc_apb_clk.common.hw,
		[CLK_PWRCTRL]			= &pwrctrl_bus_clk.common.hw,
		[CLK_TCCAL]			= &tccal_bus_clk.common.hw,
		[CLK_APB_SPC]			= &apb_spc_clk.common.hw,
		[CLK_E907]			= &e907_clk.common.hw,
		[CLK_A27L2]			= &a27l2_clk.common.hw,
	},
	.num = CLK_NUMBER,
};
/* ccu_def_end */

static struct ccu_common *sun20iw5_aon_ccu_clks[] = {
	&pll_cpu_clk.common,
	&pll_ddr_clk.common,
	&pll_peri_parent_clk.common,
	&pll_video0_4x_clk.common,
	&pll_csi_clk.common,
	&dcxo_clk.common,
	&ahb_clk.common,
	&apb_clk.common,
	&rtc_apb_clk.common,
	&pwrctrl_bus_clk.common,
	&tccal_bus_clk.common,
	&apb_spc_clk.common,
	&e907_clk.common,
	&a27l2_clk.common,
};

static const struct sunxi_ccu_desc sun20iw5_aon_ccu_desc = {
	.ccu_clks	= sun20iw5_aon_ccu_clks,
	.num_ccu_clks	= ARRAY_SIZE(sun20iw5_aon_ccu_clks),

	.hw_clks	= &sun20iw5_aon_hw_clks,

	.resets		= sun20iw5_aon_ccu_resets,
	.num_resets	= ARRAY_SIZE(sun20iw5_aon_ccu_resets),
};

static const u32 sun20iw5_aon_pll_regs[] = {
	SUN20IW5_PLL_CPU_CTRL_REG,
	SUN20IW5_PLL_PERI_CTRL_REG,
	SUN20IW5_PLL_VIDEO0_CTRL_REG,
	SUN20IW5_PLL_CSI_CTRL_REG,
	SUN20IW5_PLL_DDR_CTRL_REG,
};

static int sun20iw5_aon_ccu_probe(struct platform_device *pdev)
{
	struct resource *res;
	struct device *dev = &pdev->dev;
	void __iomem *reg;
	int i, ret;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res) {
		dev_err(dev, "Fail to get IORESOURCE_MEM\n");
		return -EINVAL;
	}

	reg = devm_ioremap(dev, res->start, resource_size(res));
	if (IS_ERR(reg)) {
		dev_err(dev, "Fail to map IO resource\n");
		return PTR_ERR(reg);
	}

	/* Enable the pll_en/ldo_en/lock_en bits on all PLLs */
	for (i = 0; i < ARRAY_SIZE(sun20iw5_aon_pll_regs); i++) {
		set_reg(reg + sun20iw5_aon_pll_regs[i], 0x7, 3, 29);
	}

	ret = sunxi_ccu_probe(pdev->dev.of_node, reg, &sun20iw5_aon_ccu_desc);
	if (ret)
		return ret;

	sunxi_ccu_sleep_init(reg, sun20iw5_aon_ccu_clks,
			ARRAY_SIZE(sun20iw5_aon_ccu_clks),
			NULL, 0);

	return 0;
}

static const struct of_device_id sun20iw5_aon_ccu_ids[] = {
	{ .compatible = "allwinner,sun20iw5-aon-ccu" },
	{ }
};

static struct platform_driver sun20iw5_aon_ccu_driver = {
	.probe	= sun20iw5_aon_ccu_probe,
	.driver	= {
		.name	= "sun20iw5-aon-ccu",
		.of_match_table	= sun20iw5_aon_ccu_ids,
	},
};

static int __init sun20iw5_aon_ccu_init(void)
{
	int err;

	err = platform_driver_register(&sun20iw5_aon_ccu_driver);
	if (err)
		pr_err("register ccu sun20iw5_aon failed\n");

	return err;
}

core_initcall(sun20iw5_aon_ccu_init);

static void __exit sun20iw5_aon_ccu_exit(void)
{
	platform_driver_unregister(&sun20iw5_aon_ccu_driver);
}
module_exit(sun20iw5_aon_ccu_exit);

MODULE_DESCRIPTION("Allwinner sun20iw5_aon clk driver");
MODULE_AUTHOR("rgm<rengaomin@allwinnertech.com>");
MODULE_LICENSE("GPL v2");
MODULE_VERSION("0.0.5");
