<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_SRE_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_SRE_EL3, Interrupt Controller System Register Enable register (EL3)</h1><p>The ICC_SRE_EL3 characteristics are:</p><h2>Purpose</h2>
          <p>Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL3.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The Security registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Configuration</h2><p>AArch64 System register ICC_SRE_EL3 
            can be mapped to 
            AArch32 System register <a href="AArch32-icc_msre.html">ICC_MSRE</a>, but this is not architecturally mandated.
          </p><h2>Attributes</h2>
          <p>ICC_SRE_EL3 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_SRE_EL3 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#Enable">Enable</a></td><td class="lr" colspan="1"><a href="#DIB">DIB</a></td><td class="lr" colspan="1"><a href="#DFB">DFB</a></td><td class="lr" colspan="1"><a href="#SRE">SRE</a></td></tr></tbody></table><h4 id="0">
                Bits [31:4]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Enable">Enable, bit [3]
              </h4>
              <p>Enable. Enables lower Exception level access to <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> and <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>.</p>
            <table class="valuetable"><tr><th>Enable</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Secure EL1 accesses to Secure <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> trap to EL3.</p>
                
                  <p>EL2 accesses to Non-secure <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> and <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a> trap to EL3.</p>
                
                  <p>Non-secure EL1 accesses to <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> trap to EL3, unless these accesses are trapped to EL2 as a result of ICC_SRE_EL3.Enable == 0.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Secure EL1 accesses to Secure <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> do not trap to EL3.</p>
                
                  <p>EL2 accesses to Non-secure <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> and <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a> do not trap to EL3.</p>
                
                  <p>Non-secure EL1 accesses to <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a> do not trap to EL3.</p>
                </td></tr></table>
              <p>If ICC_SRE_EL3.SRE is RAO/WI, an implementation is permitted to make the Enable bit RAO/WI.</p>
            
              <p>If ICC_SRE_EL3.SRE is 0, the Enable bit behaves as 1 for all purposes other than reading the value of the bit.</p>
            <h4 id="DIB">DIB, bit [2]
              </h4>
              <p>Disable IRQ bypass.</p>
            <table class="valuetable"><tr><th>DIB</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>IRQ bypass enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>IRQ bypass disabled.</p>
                </td></tr></table>
              <p>In systems that do not support IRQ bypass, this bit is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="DFB">DFB, bit [1]
              </h4>
              <p>Disable FIQ bypass.</p>
            <table class="valuetable"><tr><th>DFB</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>FIQ bypass enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>FIQ bypass disabled.</p>
                </td></tr></table>
              <p>In systems that do not support FIQ bypass, this bit is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="SRE">SRE, bit [0]
              </h4>
              <p>System Register Enable.</p>
            <table class="valuetable"><tr><th>SRE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The memory-mapped interface must be used. Access at EL3 to any ICH_* or ICC_* register other than <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>, <a href="AArch64-icc_sre_el2.html">ICC_SRE_EL2</a>, or ICC_SRE_EL3 is trapped to EL3</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The System register interface to the ICH_* registers and the EL1, EL2, and EL3 ICC_* registers is enabled for EL3.</p>
                </td></tr></table>
              <p>If software changes this bit from 1 to 0, the results are <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            
              <p>GICv3 implementations that do not require GICv2 compatibility might choose to make this bit RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the ICC_SRE_EL3</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>ICC_SRE_EL3</td><td>110</td><td>1100</td><td>1100</td><td>101</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="2">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>
        -
      </td><td>RW</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p>This register is always System register accessible.</p>
          </div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
