{
    "code": "module pattern_detector (\n    input logic clk,\n    input logic reset,\n    input logic data,\n    input logic done_counting,\n    input logic ack,\n    output logic shift_ena,\n    output logic counting,\n    output logic done\n);\n\n    typedef enum logic [1:0] {\n        Idle = 2'b00,\n        Shift = 2'b01,\n        Counting = 2'b10,\n        Done = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [3:0] pattern_shift_reg;\n    logic [1:0] shift_counter;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= Idle;\n            pattern_shift_reg <= 4'b0000;\n            shift_counter <= 2'b00;\n        end else begin\n            current_state <= next_state;\n            if (current_state == Idle) begin\n                pattern_shift_reg <= {pattern_shift_reg[2:0], data};\n            end else if (current_state == Shift) begin\n                shift_counter <= shift_counter + 1;\n            end\n        end\n    end\n\n    always_comb begin\n        next_state = current_state;\n        shift_ena = 1'b0;\n        counting = 1'b0;\n        done = 1'b0;\n\n        case (current_state)\n            Idle: begin\n                if (pattern_shift_reg == 4'b1101) begin\n                    next_state = Shift;\n                end\n            end\n            Shift: begin\n                shift_ena = 1'b1;\n                if (shift_counter == 2'b11) begin\n                    next_state = Counting;\n                end\n            end\n            Counting: begin\n                counting = 1'b1;\n                if (done_counting) begin\n                    next_state = Done;\n                end\n            end\n            Done: begin\n                done = 1'b1;\n                if (ack) begin\n                    next_state = Idle;\n                end\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    }
}