INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab 5/Lab 5.srcs/sources_1/new/Decode_Input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab 5/Lab 5.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab 5/Lab 5.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab 5/Lab 5.srcs/sources_1/imports/new/pulse_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module singlePulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab 5/Lab 5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab 5/Lab 5.srcs/sim_1/new/tb_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_controller
