Analysis & Synthesis report for HW
Thu May 16 12:57:07 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |HW|Controler:inst26|Estado
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated
 16. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated
 17. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated
 18. Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated
 19. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM
 20. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_One
 21. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two
 22. Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Thu May 16 12:57:07 2019        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; HW                                           ;
; Top-level Entity Name         ; HW                                           ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 1,167                                        ;
;     Dedicated logic registers ; 1,261                                        ;
; Total registers               ; 1261                                         ;
; Total pins                    ; 129                                          ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 8,192                                        ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; HW                 ; HW                 ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                           ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+
; UlaSourceB.v                     ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/UlaSourceB.v           ;
; Banco_reg.vhd                    ; yes             ; User VHDL File                     ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Banco_reg.vhd          ;
; HW.bdf                           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf                 ;
; Instr_Reg.vhd                    ; yes             ; User VHDL File                     ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Instr_Reg.vhd          ;
; IorD.v                           ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/IorD.v                 ;
; Memoria.vhd                      ; yes             ; User VHDL File                     ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Memoria.vhd            ;
; MemToReg.v                       ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MemToReg.v             ;
; MUXUlaSourceA.v                  ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v        ;
; PCSrc.v                          ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/PCSrc.v                ;
; RegDst.v                         ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/RegDst.v               ;
; Registrador.vhd                  ; yes             ; User VHDL File                     ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd        ;
; ula32.vhd                        ; yes             ; User VHDL File                     ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd              ;
; Control.v                        ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v              ;
; Mult.v                           ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Mult.v                 ;
; MUXMDR.v                         ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v               ;
; Extensor8_32.v                   ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Extensor8_32.v         ;
; StoreControl.v                   ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v         ;
; MuxALUcond.v                     ; yes             ; User Verilog HDL File              ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MuxALUcond.v           ;
; BGT.mif                          ; yes             ; User Memory Initialization File    ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/BGT.mif                ;
; lpm_ram_dq.tdf                   ; yes             ; Megafunction                       ; c:/program files/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf                ;
; altram.tdf                       ; yes             ; Megafunction                       ; c:/program files/quartus/quartus/libraries/megafunctions/altram.tdf                    ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/program files/quartus/quartus/libraries/megafunctions/altsyncram.tdf                ;
; db/altsyncram_u991.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/db/altsyncram_u991.tdf ;
; extensor16_32.v                  ; yes             ; Auto-Found Verilog HDL File        ; C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/extensor16_32.v        ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1167  ;
; Dedicated logic registers                     ; 1261  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 10    ;
;                                               ;       ;
; Total combinational functions                 ; 1167  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 10    ;
;     -- 6 input functions                      ; 699   ;
;     -- 5 input functions                      ; 75    ;
;     -- 4 input functions                      ; 74    ;
;     -- <=3 input functions                    ; 309   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1134  ;
;     -- extended LUT mode                      ; 10    ;
;     -- arithmetic mode                        ; 23    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 2091  ;
;                                               ;       ;
; Total registers                               ; 1261  ;
;     -- Dedicated logic registers              ; 1261  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 1,046 ;
;                                               ;       ;
; I/O pins                                      ; 129   ;
; Total block memory bits                       ; 8192  ;
; Maximum fan-out node                          ; CLK   ;
; Maximum fan-out                               ; 1293  ;
; Total fan-out                                 ; 11395 ;
; Average fan-out                               ; 4.40  ;
+-----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |HW                                             ; 1167 (4)          ; 1261 (0)     ; 8192              ; 0            ; 0       ; 0         ; 0         ; 129  ; 0            ; |HW                                                                                                         ; work         ;
;    |Banco_reg:inst6|                            ; 738 (738)         ; 1024 (1024)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Banco_reg:inst6                                                                                         ; work         ;
;    |Controler:inst26|                           ; 75 (75)           ; 45 (45)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Controler:inst26                                                                                        ; work         ;
;    |Instr_Reg:inst3|                            ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Instr_Reg:inst3                                                                                         ; work         ;
;    |MUXIorD:inst1|                              ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|MUXIorD:inst1                                                                                           ; work         ;
;    |MUXMDR:inst16|                              ; 57 (57)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|MUXMDR:inst16                                                                                           ; work         ;
;    |MUXMemToReg:inst5|                          ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|MUXMemToReg:inst5                                                                                       ; work         ;
;    |MUXRegDst:inst4|                            ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|MUXRegDst:inst4                                                                                         ; work         ;
;    |MUXUlaSourceB:inst13|                       ; 14 (14)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|MUXUlaSourceB:inst13                                                                                    ; work         ;
;    |Memoria:inst2|                              ; 23 (23)           ; 0 (0)        ; 8192              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2                                                                                           ;              ;
;       |lpm_ram_dq:MEM_plus_One|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_One                                                                   ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block                                  ; work         ;
;                |altsyncram_u991:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated   ;              ;
;       |lpm_ram_dq:MEM_plus_Three|               ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_Three                                                                 ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_u991:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated ; work         ;
;       |lpm_ram_dq:MEM_plus_Two|                 ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_Two                                                                   ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram                                                       ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block                                  ;              ;
;                |altsyncram_u991:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated   ; work         ;
;       |lpm_ram_dq:MEM|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM                                                                            ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM|altram:sram                                                                ;              ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block                                           ; work         ;
;                |altsyncram_u991:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated            ;              ;
;    |MuxUlaSourceA:inst9|                        ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|MuxUlaSourceA:inst9                                                                                     ; work         ;
;    |Registrador:inst12|                         ; 2 (2)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Registrador:inst12                                                                                      ; work         ;
;    |Registrador:inst17|                         ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Registrador:inst17                                                                                      ; work         ;
;    |Registrador:inst7|                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Registrador:inst7                                                                                       ; work         ;
;    |Registrador:inst8|                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Registrador:inst8                                                                                       ; work         ;
;    |Registrador:inst|                           ; 0 (0)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Registrador:inst                                                                                        ; work         ;
;    |StoreControl:inst11|                        ; 34 (34)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|StoreControl:inst11                                                                                     ; work         ;
;    |Ula32:ULA|                                  ; 143 (143)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |HW|Ula32:ULA                                                                                               ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+
; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; BGT.mif ;
; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; BGT.mif ;
; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; BGT.mif ;
; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated|ALTSYNCRAM            ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; BGT.mif ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HW|Controler:inst26|Estado                                                                                                                                                                                                                                                                                                                                         ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; Estado.0010100 ; Estado.0010011 ; Estado.0010010 ; Estado.0010001 ; Estado.0010000 ; Estado.0001111 ; Estado.0001110 ; Estado.0001101 ; Estado.0001100 ; Estado.0001011 ; Estado.0001010 ; Estado.0001001 ; Estado.0001000 ; Estado.0000111 ; Estado.0000110 ; Estado.0000101 ; Estado.0000100 ; Estado.0000011 ; Estado.0000010 ; Estado.0000001 ; Estado.0000000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Estado.0000000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; Estado.0000001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; Estado.0000010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; Estado.0000011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; Estado.0000100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0000101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0000110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0000111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0001000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0001001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0001010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0001011 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0001100 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0001101 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0001110 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0001111 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0010000 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0010001 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0010010 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0010011 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; Estado.0010100 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; StoreControl:inst11|Output[31]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[30]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[29]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[28]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[27]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[26]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[25]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[24]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[23]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[22]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[21]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[20]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[19]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[18]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[17]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[16]                      ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[15]                      ; Controler:inst26|StoreControl[1] ; yes                    ;
; StoreControl:inst11|Output[14]                      ; Controler:inst26|StoreControl[1] ; yes                    ;
; StoreControl:inst11|Output[13]                      ; Controler:inst26|StoreControl[1] ; yes                    ;
; StoreControl:inst11|Output[12]                      ; Controler:inst26|StoreControl[1] ; yes                    ;
; StoreControl:inst11|Output[11]                      ; Controler:inst26|StoreControl[1] ; yes                    ;
; StoreControl:inst11|Output[10]                      ; Controler:inst26|StoreControl[1] ; yes                    ;
; StoreControl:inst11|Output[9]                       ; Controler:inst26|StoreControl[1] ; yes                    ;
; StoreControl:inst11|Output[8]                       ; Controler:inst26|StoreControl[1] ; yes                    ;
; StoreControl:inst11|Output[7]                       ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[6]                       ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[5]                       ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[4]                       ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[3]                       ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[2]                       ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[1]                       ; StoreControl:inst11|Decoder0     ; yes                    ;
; StoreControl:inst11|Output[0]                       ; StoreControl:inst11|Decoder0     ; yes                    ;
; PCSrc:inst10|Out[31]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[30]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[29]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[28]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[27]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[26]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[25]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[24]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[23]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[22]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[21]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[20]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[19]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[18]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[17]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[16]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[15]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[14]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[13]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[12]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[11]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[10]                                ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[9]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[8]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[7]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[6]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[5]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[4]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[3]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[2]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[1]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; PCSrc:inst10|Out[0]                                 ; Controler:inst26|PCSrc[0]        ; yes                    ;
; MUXMDR:inst16|Out[31]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[0]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[1]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[2]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[3]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[4]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[5]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[6]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[7]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[8]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[9]                                ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[10]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[11]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[12]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[13]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[14]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[15]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[16]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[17]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[18]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[19]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[20]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[21]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[22]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[23]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[24]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[25]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[26]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[27]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[28]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[29]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; MUXMDR:inst16|Out[30]                               ; MUXMDR:inst16|Mux32              ; yes                    ;
; Number of user-specified and inferred latches = 96  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+----------------------------------------+------------------------------------------+
; Register name                          ; Reason for Removal                       ;
+----------------------------------------+------------------------------------------+
; Controler:inst26|MemToReg[0,3]         ; Stuck at GND due to stuck port data_in   ;
; Controler:inst26|IorD[1]               ; Stuck at GND due to stuck port data_in   ;
; Controler:inst26|IorD[2]               ; Stuck at VCC due to stuck port data_in   ;
; Controler:inst26|RegDst[1]             ; Merged with Controler:inst26|RegDst[0]   ;
; Controler:inst26|MemToReg[2]           ; Merged with Controler:inst26|MemToReg[1] ;
; Controler:inst26|ALUSrcA[0]            ; Merged with Controler:inst26|ALUSrcB[2]  ;
; Controler:inst26|PCSrc[1..2]           ; Merged with Controler:inst26|PCSrc[0]    ;
; Controler:inst26|AWrite                ; Merged with Controler:inst26|BWrite      ;
; Controler:inst26|ALUSrcB[2]            ; Stuck at GND due to stuck port data_in   ;
; Controler:inst26|Estado~23             ; Lost fanout                              ;
; Controler:inst26|Estado~24             ; Lost fanout                              ;
; Controler:inst26|Estado~25             ; Lost fanout                              ;
; Controler:inst26|Estado~26             ; Lost fanout                              ;
; Controler:inst26|Estado~27             ; Lost fanout                              ;
; Controler:inst26|Estado~28             ; Lost fanout                              ;
; Controler:inst26|Estado~29             ; Lost fanout                              ;
; Controler:inst26|PCSrc[0]              ; Stuck at GND due to stuck port data_in   ;
; Total Number of Removed Registers = 19 ;                                          ;
+----------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1261  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 1216  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1226  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Banco_reg:inst6|Reg1[0]                ; 2       ;
; Banco_reg:inst6|Reg2[1]                ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; Yes        ; |HW|Registrador:inst12|Saida[26] ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |HW|Registrador:inst7|Saida[25]  ;
; 32:1               ; 32 bits   ; 672 ALUTs     ; 672 ALUTs            ; 0 ALUTs                ; Yes        ; |HW|Registrador:inst8|Saida[12]  ;
; 1:1                ; 32 bits   ; 0 ALUTs       ; 0 ALUTs              ; 0 ALUTs                ; No         ; |HW|PCSrc:inst10|Mux21           ;
; 1:1                ; 8 bits    ; 0 ALUTs       ; 0 ALUTs              ; 0 ALUTs                ; No         ; |HW|MUXMDR:inst16|Mux6           ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |HW|MuxUlaSourceA:inst9|Mux13    ;
; 3:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |HW|MUXMDR:inst16|Mux17          ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 8 ALUTs              ; 8 ALUTs                ; No         ; |HW|MUXMDR:inst16|Mux13          ;
; 8:1                ; 32 bits   ; 160 ALUTs     ; 64 ALUTs             ; 96 ALUTs               ; No         ; |HW|Ula32:ULA|Mux62              ;
; 5:1                ; 16 bits   ; 48 ALUTs      ; 32 ALUTs             ; 16 ALUTs               ; No         ; |HW|MUXUlaSourceB:inst13|Mux20   ;
; 5:1                ; 16 bits   ; 48 ALUTs      ; 48 ALUTs             ; 0 ALUTs                ; No         ; |HW|MUXUlaSourceB:inst13|Mux14   ;
; 5:1                ; 2 bits    ; 6 ALUTs       ; 4 ALUTs              ; 2 ALUTs                ; No         ; |HW|Controler:inst26|Selector11  ;
; 11:1               ; 7 bits    ; 49 ALUTs      ; 42 ALUTs             ; 7 ALUTs                ; No         ; |HW|Controler:inst26|Selector39  ;
; 14:1               ; 11 bits   ; 99 ALUTs      ; 99 ALUTs             ; 0 ALUTs                ; No         ; |HW|Controler:inst26|Selector53  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM ;
+------------------------+------------+-------------------------------------+
; Parameter Name         ; Value      ; Type                                ;
+------------------------+------------+-------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                      ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                      ;
; LPM_NUMWORDS           ; 0          ; Signed Integer                      ;
; LPM_INDATA             ; REGISTERED ; Untyped                             ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                             ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                             ;
; LPM_FILE               ; BGT.mif    ; Untyped                             ;
; USE_EAB                ; ON         ; Untyped                             ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                             ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                      ;
+------------------------+------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_One ;
+------------------------+------------+----------------------------------------------+
; Parameter Name         ; Value      ; Type                                         ;
+------------------------+------------+----------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                               ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                               ;
; LPM_NUMWORDS           ; 0          ; Signed Integer                               ;
; LPM_INDATA             ; REGISTERED ; Untyped                                      ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                      ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                      ;
; LPM_FILE               ; BGT.mif    ; Untyped                                      ;
; USE_EAB                ; ON         ; Untyped                                      ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                      ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                               ;
+------------------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Two ;
+------------------------+------------+----------------------------------------------+
; Parameter Name         ; Value      ; Type                                         ;
+------------------------+------------+----------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                               ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                               ;
; LPM_NUMWORDS           ; 0          ; Signed Integer                               ;
; LPM_INDATA             ; REGISTERED ; Untyped                                      ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                      ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                      ;
; LPM_FILE               ; BGT.mif    ; Untyped                                      ;
; USE_EAB                ; ON         ; Untyped                                      ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                      ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                               ;
+------------------------+------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst2|LPM_RAM_DQ:MEM_plus_Three ;
+------------------------+------------+------------------------------------------------+
; Parameter Name         ; Value      ; Type                                           ;
+------------------------+------------+------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 8          ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 0          ; Signed Integer                                 ;
; LPM_INDATA             ; REGISTERED ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED ; Untyped                                        ;
; LPM_FILE               ; BGT.mif    ; Untyped                                        ;
; USE_EAB                ; ON         ; Untyped                                        ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                        ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                 ;
+------------------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 12:56:35 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW -c HW
Info: Found 1 design units, including 1 entities, in source file ulasourceb.v
    Info: Found entity 1: MUXUlaSourceB
Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd
    Info: Found design unit 1: Banco_reg-behavioral_arch
    Info: Found entity 1: Banco_reg
Info: Found 1 design units, including 1 entities, in source file hw.bdf
    Info: Found entity 1: HW
Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd
    Info: Found design unit 1: Instr_Reg-behavioral_arch
    Info: Found entity 1: Instr_Reg
Info: Found 1 design units, including 1 entities, in source file iord.v
    Info: Found entity 1: MUXIorD
Info: Found 3 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: ram_constants
    Info: Found design unit 2: Memoria-behavioral_arch
    Info: Found entity 1: Memoria
Warning (10229): Verilog HDL Expression warning at MemToReg.v(15): truncated literal to match 3 bits
Info: Found 1 design units, including 1 entities, in source file memtoreg.v
    Info: Found entity 1: MUXMemToReg
Info: Found 1 design units, including 1 entities, in source file muxulasourcea.v
    Info: Found entity 1: MuxUlaSourceA
Info: Found 1 design units, including 1 entities, in source file pcsrc.v
    Info: Found entity 1: PCSrc
Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd
    Info: Found design unit 1: RegDesloc-behavioral_arch
    Info: Found entity 1: RegDesloc
Info: Found 1 design units, including 1 entities, in source file regdst.v
    Info: Found entity 1: MUXRegDst
Info: Found 2 design units, including 1 entities, in source file registrador.vhd
    Info: Found design unit 1: Registrador-behavioral_arch
    Info: Found entity 1: Registrador
Info: Found 2 design units, including 1 entities, in source file ula32.vhd
    Info: Found design unit 1: Ula32-behavioral
    Info: Found entity 1: Ula32
Info: Found 1 design units, including 1 entities, in source file control.v
    Info: Found entity 1: Controler
Info: Found 1 design units, including 1 entities, in source file mult.v
    Info: Found entity 1: Mult
Info: Found 1 design units, including 1 entities, in source file muxmdr.v
    Info: Found entity 1: MUXMDR
Info: Found 1 design units, including 1 entities, in source file extensor8_32.v
    Info: Found entity 1: Extensor8_32
Info: Found 1 design units, including 1 entities, in source file storecontrol.v
    Info: Found entity 1: StoreControl
Info: Found 1 design units, including 1 entities, in source file muxalucond.v
    Info: Found entity 1: ALUcond
Info: Elaborating entity "HW" for the top level hierarchy
Info: Elaborating entity "Memoria" for hierarchy "Memoria:inst2"
Info: Elaborating entity "LPM_RAM_DQ" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Instantiated megafunction "Memoria:inst2|LPM_RAM_DQ:MEM" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
    Info: Parameter "LPM_NUMWORDS" = "0"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_OUTDATA" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "BGT.mif"
    Info: Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info: Parameter "USE_EAB" = "ON"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "UNUSED"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "altram" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram"
Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram", which is child of megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "Memoria:inst2|LPM_RAM_DQ:MEM"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u991.tdf
    Info: Found entity 1: altsyncram_u991
Info: Elaborating entity "altsyncram_u991" for hierarchy "Memoria:inst2|LPM_RAM_DQ:MEM|altram:sram|altsyncram:ram_block|altsyncram_u991:auto_generated"
Critical Warning: Memory depth (256) in the design file differs from memory depth (20) in the Memory Initialization File "BGT.mif" -- setting initial value for remaining addresses to 0
Info: Elaborating entity "Controler" for hierarchy "Controler:inst26"
Warning (10763): Verilog HDL warning at Control.v(357): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at Control.v(355): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10763): Verilog HDL warning at Control.v(72): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10034): Output port "MultCtrl" at Control.v(7) has no driver
Warning (10034): Output port "DivCtrl" at Control.v(7) has no driver
Info: Elaborating entity "Instr_Reg" for hierarchy "Instr_Reg:inst3"
Info: Elaborating entity "MUXIorD" for hierarchy "MUXIorD:inst1"
Warning (10270): Verilog HDL Case Statement warning at IorD.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at IorD.v(8): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Out[0]" at IorD.v(8)
Info (10041): Inferred latch for "Out[1]" at IorD.v(8)
Info (10041): Inferred latch for "Out[2]" at IorD.v(8)
Info (10041): Inferred latch for "Out[3]" at IorD.v(8)
Info (10041): Inferred latch for "Out[4]" at IorD.v(8)
Info (10041): Inferred latch for "Out[5]" at IorD.v(8)
Info (10041): Inferred latch for "Out[6]" at IorD.v(8)
Info (10041): Inferred latch for "Out[7]" at IorD.v(8)
Info (10041): Inferred latch for "Out[8]" at IorD.v(8)
Info (10041): Inferred latch for "Out[9]" at IorD.v(8)
Info (10041): Inferred latch for "Out[10]" at IorD.v(8)
Info (10041): Inferred latch for "Out[11]" at IorD.v(8)
Info (10041): Inferred latch for "Out[12]" at IorD.v(8)
Info (10041): Inferred latch for "Out[13]" at IorD.v(8)
Info (10041): Inferred latch for "Out[14]" at IorD.v(8)
Info (10041): Inferred latch for "Out[15]" at IorD.v(8)
Info (10041): Inferred latch for "Out[16]" at IorD.v(8)
Info (10041): Inferred latch for "Out[17]" at IorD.v(8)
Info (10041): Inferred latch for "Out[18]" at IorD.v(8)
Info (10041): Inferred latch for "Out[19]" at IorD.v(8)
Info (10041): Inferred latch for "Out[20]" at IorD.v(8)
Info (10041): Inferred latch for "Out[21]" at IorD.v(8)
Info (10041): Inferred latch for "Out[22]" at IorD.v(8)
Info (10041): Inferred latch for "Out[23]" at IorD.v(8)
Info (10041): Inferred latch for "Out[24]" at IorD.v(8)
Info (10041): Inferred latch for "Out[25]" at IorD.v(8)
Info (10041): Inferred latch for "Out[26]" at IorD.v(8)
Info (10041): Inferred latch for "Out[27]" at IorD.v(8)
Info (10041): Inferred latch for "Out[28]" at IorD.v(8)
Info (10041): Inferred latch for "Out[29]" at IorD.v(8)
Info (10041): Inferred latch for "Out[30]" at IorD.v(8)
Info (10041): Inferred latch for "Out[31]" at IorD.v(8)
Info: Elaborating entity "Registrador" for hierarchy "Registrador:inst"
Info: Elaborating entity "ALUcond" for hierarchy "ALUcond:inst28"
Info: Elaborating entity "Ula32" for hierarchy "Ula32:ULA"
Info: Elaborating entity "MuxUlaSourceA" for hierarchy "MuxUlaSourceA:inst9"
Warning (10270): Verilog HDL Case Statement warning at MUXUlaSourceA.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUXUlaSourceA.v(8): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Out[0]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[1]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[2]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[3]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[4]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[5]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[6]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[7]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[8]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[9]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[10]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[11]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[12]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[13]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[14]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[15]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[16]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[17]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[18]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[19]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[20]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[21]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[22]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[23]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[24]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[25]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[26]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[27]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[28]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[29]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[30]" at MUXUlaSourceA.v(8)
Info (10041): Inferred latch for "Out[31]" at MUXUlaSourceA.v(8)
Info: Elaborating entity "Banco_reg" for hierarchy "Banco_reg:inst6"
Info: Elaborating entity "MUXMemToReg" for hierarchy "MUXMemToReg:inst5"
Warning (10272): Verilog HDL Case Statement warning at MemToReg.v(15): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at MemToReg.v(6): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MemToReg.v(6): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Out[0]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[1]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[2]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[3]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[4]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[5]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[6]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[7]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[8]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[9]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[10]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[11]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[12]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[13]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[14]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[15]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[16]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[17]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[18]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[19]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[20]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[21]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[22]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[23]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[24]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[25]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[26]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[27]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[28]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[29]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[30]" at MemToReg.v(6)
Info (10041): Inferred latch for "Out[31]" at MemToReg.v(6)
Info: Elaborating entity "MUXMDR" for hierarchy "MUXMDR:inst16"
Warning (10270): Verilog HDL Case Statement warning at MUXMDR.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at MUXMDR.v(8): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Out[0]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[1]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[2]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[3]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[4]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[5]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[6]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[7]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[8]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[9]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[10]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[11]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[12]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[13]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[14]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[15]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[16]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[17]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[18]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[19]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[20]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[21]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[22]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[23]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[24]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[25]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[26]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[27]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[28]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[29]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[30]" at MUXMDR.v(8)
Info (10041): Inferred latch for "Out[31]" at MUXMDR.v(8)
Warning: Using design file extensor16_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Extensor16_32
Info: Elaborating entity "Extensor16_32" for hierarchy "Extensor16_32:inst19"
Warning (10034): Output port "Output[31..16]" at Extensor16_32.v(4) has no driver
Info: Elaborating entity "Extensor8_32" for hierarchy "Extensor8_32:inst20"
Warning (10034): Output port "Output[31..8]" at Extensor8_32.v(4) has no driver
Info: Elaborating entity "MUXRegDst" for hierarchy "MUXRegDst:inst4"
Info: Elaborating entity "MUXUlaSourceB" for hierarchy "MUXUlaSourceB:inst13"
Warning (10270): Verilog HDL Case Statement warning at UlaSourceB.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at UlaSourceB.v(8): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Out[0]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[1]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[2]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[3]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[4]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[5]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[6]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[7]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[8]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[9]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[10]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[11]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[12]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[13]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[14]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[15]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[16]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[17]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[18]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[19]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[20]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[21]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[22]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[23]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[24]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[25]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[26]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[27]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[28]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[29]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[30]" at UlaSourceB.v(8)
Info (10041): Inferred latch for "Out[31]" at UlaSourceB.v(8)
Info: Elaborating entity "PCSrc" for hierarchy "PCSrc:inst10"
Warning (10270): Verilog HDL Case Statement warning at PCSrc.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at PCSrc.v(8): inferring latch(es) for variable "Out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Out[0]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[1]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[2]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[3]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[4]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[5]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[6]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[7]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[8]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[9]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[10]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[11]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[12]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[13]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[14]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[15]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[16]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[17]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[18]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[19]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[20]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[21]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[22]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[23]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[24]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[25]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[26]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[27]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[28]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[29]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[30]" at PCSrc.v(8)
Info (10041): Inferred latch for "Out[31]" at PCSrc.v(8)
Info: Elaborating entity "StoreControl" for hierarchy "StoreControl:inst11"
Warning (10270): Verilog HDL Case Statement warning at StoreControl.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at StoreControl.v(8): inferring latch(es) for variable "Output", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Output[0]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[1]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[2]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[3]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[4]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[5]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[6]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[7]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[8]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[9]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[10]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[11]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[12]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[13]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[14]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[15]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[16]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[17]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[18]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[19]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[20]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[21]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[22]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[23]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[24]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[25]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[26]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[27]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[28]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[29]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[30]" at StoreControl.v(8)
Info (10041): Inferred latch for "Output[31]" at StoreControl.v(8)
Info: Elaborating entity "Mult" for hierarchy "Mult:inst14"
Warning: LATCH primitive "MUXMemToReg:inst5|Out[0]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[1]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[2]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[3]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[4]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[5]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[6]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[7]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[8]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[9]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[10]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[11]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[12]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[13]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[14]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[15]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[16]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[17]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[18]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[19]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[20]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[21]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[22]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[23]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[24]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[25]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[26]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[27]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[28]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[29]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[30]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[31]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[0]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[1]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[2]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[3]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[4]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[5]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[6]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[7]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[0]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[1]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[2]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[3]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[4]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[5]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[6]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[7]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[8]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[9]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[10]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[11]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[12]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[13]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[14]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[15]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[16]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[17]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[18]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[19]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[20]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[21]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[22]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[23]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[24]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[25]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[26]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[27]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[28]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[29]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[30]" is permanently enabled
Warning: LATCH primitive "MUXMemToReg:inst5|Out[31]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[0]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[1]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[2]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[3]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[4]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[5]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[6]" is permanently enabled
Warning: LATCH primitive "MUXIorD:inst1|Out[7]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[31]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[30]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[0]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[1]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[2]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[3]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[4]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[5]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[6]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[7]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[8]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[9]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[10]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[11]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[12]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[13]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[14]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[15]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[16]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[17]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[18]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[19]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[20]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[21]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[22]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[23]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[24]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[25]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[26]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[27]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[28]" is permanently enabled
Warning: LATCH primitive "MuxUlaSourceA:inst9|Out[29]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[31]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[0]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[1]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[2]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[3]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[4]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[5]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[6]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[7]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[8]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[9]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[10]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[11]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[12]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[13]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[14]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[15]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[16]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[17]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[18]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[19]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[20]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[21]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[22]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[23]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[24]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[25]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[26]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[27]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[28]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[29]" is permanently enabled
Warning: LATCH primitive "MUXUlaSourceB:inst13|Out[30]" is permanently enabled
Warning: Latch MUXMDR:inst16|Out[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[1]
Warning: Latch MUXMDR:inst16|Out[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[1]
Warning: Latch MUXMDR:inst16|Out[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[1]
Warning: Latch MUXMDR:inst16|Out[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[1]
Warning: Latch MUXMDR:inst16|Out[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[1]
Warning: Latch MUXMDR:inst16|Out[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[1]
Warning: Latch MUXMDR:inst16|Out[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[1]
Warning: Latch MUXMDR:inst16|Out[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[1]
Warning: Latch MUXMDR:inst16|Out[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: Latch MUXMDR:inst16|Out[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal Controler:inst26|MDRMux[0]
Warning: LATCH primitive "PCSrc:inst10|Out[31]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[30]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[29]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[28]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[27]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[26]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[25]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[24]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[23]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[22]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[21]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[20]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[19]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[18]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[17]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[16]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[15]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[14]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[13]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[12]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[11]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[10]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[9]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[8]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[7]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[6]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[5]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[4]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[3]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[2]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[1]" is permanently enabled
Warning: LATCH primitive "PCSrc:inst10|Out[0]" is permanently enabled
Info: Registers with preset signals will power-up high
Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below.
    Info: Register "Controler:inst26|Estado~23" lost all its fanouts during netlist optimizations.
    Info: Register "Controler:inst26|Estado~24" lost all its fanouts during netlist optimizations.
    Info: Register "Controler:inst26|Estado~25" lost all its fanouts during netlist optimizations.
    Info: Register "Controler:inst26|Estado~26" lost all its fanouts during netlist optimizations.
    Info: Register "Controler:inst26|Estado~27" lost all its fanouts during netlist optimizations.
    Info: Register "Controler:inst26|Estado~28" lost all its fanouts during netlist optimizations.
    Info: Register "Controler:inst26|Estado~29" lost all its fanouts during netlist optimizations.
Info: Implemented 2456 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 128 output pins
    Info: Implemented 2295 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 250 warnings
    Info: Peak virtual memory: 265 megabytes
    Info: Processing ended: Thu May 16 12:57:07 2019
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:38


