{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677187911101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677187911103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 16:31:50 2023 " "Processing started: Thu Feb 23 16:31:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677187911103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187911103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187911104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677187912648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677187912648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_tester_tb.sv 2 2 " "Found 2 design units, including 2 entities, in source file mult16_tester_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_tester_tb " "Found entity 1: mult16_tester_tb" {  } { { "mult16_tester_tb.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/mult16_tester_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945940 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk " "Found entity 2: clk" {  } { { "mult16_tester_tb.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/mult16_tester_tb.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_mult " "Found entity 1: test_mult" {  } { { "test_mult.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/test_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945946 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "status.sv(36) " "Verilog HDL information at status.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "status.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/status.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1677187945954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status.sv 1 1 " "Found 1 design units, including 1 entities, in source file status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 status " "Found entity 1: status" {  } { { "status.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/status.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg_disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_disp " "Found entity 1: seg_disp" {  } { { "seg_disp.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/seg_disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_tester_defs.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult16_tester_defs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_tester " "Found entity 1: mult16_tester" {  } { { "mult16_tester_defs.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/mult16_tester_defs.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945966 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mult16_tester mult16_tester.sv(3) " "Verilog HDL error at mult16_tester.sv(3): module \"mult16_tester\" cannot be declared more than once" {  } { { "mult16_tester.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/mult16_tester.sv" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1677187945975 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mult16_tester mult16_tester_defs.sv(13) " "HDL info at mult16_tester_defs.sv(13): see declaration for object \"mult16_tester\"" {  } { { "mult16_tester_defs.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/mult16_tester_defs.sv" 13 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677187945976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult16_tester.sv 0 0 " "Found 0 design units, including 0 entities, in source file mult16_tester.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gold_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file gold_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gold_mult " "Found entity 1: gold_mult" {  } { { "gold_mult.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/gold_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "button.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677187945996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187945996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.map.smsg " "Generated suppressed messages file C:/Users/sefun/Dev/digital_desgin_2/homework5/code/DE1_SOC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187946084 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677187946280 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 23 16:32:26 2023 " "Processing ended: Thu Feb 23 16:32:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677187946280 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677187946280 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677187946280 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187946280 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677187947350 ""}
