// Seed: 1716348862
module module_0 ();
  integer id_1;
  wire id_2;
  assign id_1 = 1'b0 ? (~id_1) : 1 ? 1 : id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg   id_4 = (1'b0);
  uwire id_5 = id_2;
  always @(posedge 1 == (id_5 == id_1), posedge {{~id_4{1 == 1}},
    id_5
  })
  begin
    id_4 <= 1;
  end
  reg id_6;
  module_0();
  initial
    #(id_5 > 1) begin
      if (1)
        if (1 == id_5) id_6 <= id_2 + id_3;
        else id_6 <= 1 != id_4.id_2;
      else begin
        if (id_6) id_6 <= 1;
      end
    end
endmodule
