vendor_name = ModelSim
source_file = 1, /home/arthur/Documentos/Quadri/LaboratorioDigital1/Teste/teste.vhd
source_file = 1, /home/arthur/Documentos/Quadri/LaboratorioDigital1/Teste/Waveform.vwf
source_file = 1, /home/arthur/Documentos/Quadri/LaboratorioDigital1/Teste/Waveform1.vwf
source_file = 1, /opt/intelFPGA_lite/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/arthur/Documentos/Quadri/LaboratorioDigital1/Teste/db/teste.cbx.xml
design_name = teste
instance = comp, \O~output\, O~output, teste, 1
instance = comp, \B~input\, B~input, teste, 1
instance = comp, \A~input\, A~input, teste, 1
instance = comp, \O~0\, O~0, teste, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, teste, 1
