#ifndef __CM_CMIF_H__
#define __CM_CMIF_H__

#include "reg_access.h"
#include "base_addr_cmif.h"

#define CMIF_CM_REG_BASE                                              (CMIF_RAKE_CM_OFFSET)
#define CMIF_CM_CTRL                                                  (CMIF_CM_REG_BASE + 0x0000)
#define CMIF_CM_GAP_CTRL_C(i)                                         (CMIF_CM_REG_BASE + 0x0004 + ((i) * 0x4))
#define CMIF_CM_DATA_MSK_C0                                           (CMIF_CM_REG_BASE + 0x0010)
#define CMIF_CM_CTRL_MSK_C0                                           (CMIF_CM_REG_BASE + 0x0014)
#define CMIF_CM_TFCI_MSK_C0                                           (CMIF_CM_REG_BASE + 0x0018)
#define CMIF_CM_AGCH_GAP_C(i)                                         (CMIF_CM_REG_BASE + 0x001C + ((i) * 0x4))
#define CMIF_CM_HSSCCH_GAP_C(i)                                       (CMIF_CM_REG_BASE + 0x0024 + ((i) * 0x4))
#define CMIF_CM_TGT_HSSCCH_GAP_C0                                     (CMIF_CM_REG_BASE + 0x0030)
#define CMIF_CM_LTE_GAP_INFO                                          (CMIF_CM_REG_BASE + 0x0034)

#define M_CMIF_CM_CTRL_RD()                                           REG_READ(CMIF_CM_CTRL)
#define M_CMIF_CM_GAP_CTRL_C_RD(i)                                    REG_READ(CMIF_CM_GAP_CTRL_C(i))
#define M_CMIF_CM_DATA_MSK_C0_RD()                                    REG_READ(CMIF_CM_DATA_MSK_C0)
#define M_CMIF_CM_CTRL_MSK_C0_RD()                                    REG_READ(CMIF_CM_CTRL_MSK_C0)
#define M_CMIF_CM_TFCI_MSK_C0_RD()                                    REG_READ(CMIF_CM_TFCI_MSK_C0)
#define M_CMIF_CM_AGCH_GAP_C_RD(i)                                    REG_READ(CMIF_CM_AGCH_GAP_C(i))
#define M_CMIF_CM_HSSCCH_GAP_C_RD(i)                                  REG_READ(CMIF_CM_HSSCCH_GAP_C(i))
#define M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD()                              REG_READ(CMIF_CM_TGT_HSSCCH_GAP_C0)
#define M_CMIF_CM_LTE_GAP_INFO_RD()                                   REG_READ(CMIF_CM_LTE_GAP_INFO)

#define M_CMIF_CM_CTRL_WR(reg)                                        REG_WRITE(CMIF_CM_CTRL, reg)
#define M_CMIF_CM_GAP_CTRL_C_WR(i, reg)                               REG_WRITE(CMIF_CM_GAP_CTRL_C(i), reg)
#define M_CMIF_CM_DATA_MSK_C0_WR(reg)                                 REG_WRITE(CMIF_CM_DATA_MSK_C0, reg)
#define M_CMIF_CM_CTRL_MSK_C0_WR(reg)                                 REG_WRITE(CMIF_CM_CTRL_MSK_C0, reg)
#define M_CMIF_CM_TFCI_MSK_C0_WR(reg)                                 REG_WRITE(CMIF_CM_TFCI_MSK_C0, reg)
#define M_CMIF_CM_AGCH_GAP_C_WR(i, reg)                               REG_WRITE(CMIF_CM_AGCH_GAP_C(i), reg)
#define M_CMIF_CM_HSSCCH_GAP_C_WR(i, reg)                             REG_WRITE(CMIF_CM_HSSCCH_GAP_C(i), reg)
#define M_CMIF_CM_TGT_HSSCCH_GAP_C0_WR(reg)                           REG_WRITE(CMIF_CM_TGT_HSSCCH_GAP_C0, reg)
#define M_CMIF_CM_LTE_GAP_INFO_WR(reg)                                REG_WRITE(CMIF_CM_LTE_GAP_INFO, reg)

#define CMIF_CM_CTRL_SFR_BIT_LSB                                      (8)
#define CMIF_CM_CTRL_SFR_BIT_WIDTH                                    (1)
#define CMIF_CM_CTRL_SFR_BIT_MASK                                     ((UINT32) (((1<<CMIF_CM_CTRL_SFR_BIT_WIDTH)-1) << CMIF_CM_CTRL_SFR_BIT_LSB) )
#define CMIF_CM_CTRL_SFR_FLD_WR(reg, val)                             (reg |= (val) << CMIF_CM_CTRL_SFR_BIT_LSB)
#define CMIF_CM_CTRL_SFR_FLD_RD()                                     ((M_CMIF_CM_CTRL_RD() & CMIF_CM_CTRL_SFR_BIT_MASK) >> CMIF_CM_CTRL_SFR_BIT_LSB)

#define CMIF_CM_CTRL_CM_BIT_LSB                                       (0)
#define CMIF_CM_CTRL_CM_BIT_WIDTH                                     (1)
#define CMIF_CM_CTRL_CM_BIT_MASK                                      ((UINT32) (((1<<CMIF_CM_CTRL_CM_BIT_WIDTH)-1) << CMIF_CM_CTRL_CM_BIT_LSB) )
#define CMIF_CM_CTRL_CM_FLD_WR(reg, val)                              (reg |= (val) << CMIF_CM_CTRL_CM_BIT_LSB)
#define CMIF_CM_CTRL_CM_FLD_RD()                                      ((M_CMIF_CM_CTRL_RD() & CMIF_CM_CTRL_CM_BIT_MASK) >> CMIF_CM_CTRL_CM_BIT_LSB)

#define CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_BIT_LSB                      (16)
#define CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_BIT_WIDTH                    (4)
#define CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_BIT_MASK                     ((UINT32) (((1<<CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_BIT_WIDTH)-1) << CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_BIT_LSB) )
#define CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_FLD_WR(reg, val)             (reg |= (val) << CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_BIT_LSB)
#define CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_FLD_RD(i)                    ((M_CMIF_CM_GAP_CTRL_C_RD(i) & CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_BIT_MASK) >> CMIF_CM_GAP_CTRL_C_NUM_DATA_SLOT_BIT_LSB)

#define CMIF_CM_GAP_CTRL_C_GAP_LEN_BIT_LSB                            (8)
#define CMIF_CM_GAP_CTRL_C_GAP_LEN_BIT_WIDTH                          (8)
#define CMIF_CM_GAP_CTRL_C_GAP_LEN_BIT_MASK                           ((UINT32) (((1<<CMIF_CM_GAP_CTRL_C_GAP_LEN_BIT_WIDTH)-1) << CMIF_CM_GAP_CTRL_C_GAP_LEN_BIT_LSB) )
#define CMIF_CM_GAP_CTRL_C_GAP_LEN_FLD_WR(reg, val)                   (reg |= (val) << CMIF_CM_GAP_CTRL_C_GAP_LEN_BIT_LSB)
#define CMIF_CM_GAP_CTRL_C_GAP_LEN_FLD_RD(i)                          ((M_CMIF_CM_GAP_CTRL_C_RD(i) & CMIF_CM_GAP_CTRL_C_GAP_LEN_BIT_MASK) >> CMIF_CM_GAP_CTRL_C_GAP_LEN_BIT_LSB)

#define CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_BIT_LSB                     (4)
#define CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_BIT_WIDTH                   (4)
#define CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_BIT_MASK                    ((UINT32) (((1<<CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_BIT_WIDTH)-1) << CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_BIT_LSB) )
#define CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_FLD_WR(reg, val)            (reg |= (val) << CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_BIT_LSB)
#define CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_FLD_RD(i)                   ((M_CMIF_CM_GAP_CTRL_C_RD(i) & CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_BIT_MASK) >> CMIF_CM_GAP_CTRL_C_GAP_START_SLOT_BIT_LSB)

#define CMIF_CM_GAP_CTRL_C_GAP_START_SYM_BIT_LSB                      (0)
#define CMIF_CM_GAP_CTRL_C_GAP_START_SYM_BIT_WIDTH                    (4)
#define CMIF_CM_GAP_CTRL_C_GAP_START_SYM_BIT_MASK                     ((UINT32) (((1<<CMIF_CM_GAP_CTRL_C_GAP_START_SYM_BIT_WIDTH)-1) << CMIF_CM_GAP_CTRL_C_GAP_START_SYM_BIT_LSB) )
#define CMIF_CM_GAP_CTRL_C_GAP_START_SYM_FLD_WR(reg, val)             (reg |= (val) << CMIF_CM_GAP_CTRL_C_GAP_START_SYM_BIT_LSB)
#define CMIF_CM_GAP_CTRL_C_GAP_START_SYM_FLD_RD(i)                    ((M_CMIF_CM_GAP_CTRL_C_RD(i) & CMIF_CM_GAP_CTRL_C_GAP_START_SYM_BIT_MASK) >> CMIF_CM_GAP_CTRL_C_GAP_START_SYM_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM14_BIT_LSB                              (28)
#define CMIF_CM_DATA_MSK_C0_DM14_BIT_WIDTH                            (2)
#define CMIF_CM_DATA_MSK_C0_DM14_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM14_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM14_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM14_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM14_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM14_FLD_RD()                             ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM14_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM14_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM13_BIT_LSB                              (26)
#define CMIF_CM_DATA_MSK_C0_DM13_BIT_WIDTH                            (2)
#define CMIF_CM_DATA_MSK_C0_DM13_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM13_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM13_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM13_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM13_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM13_FLD_RD()                             ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM13_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM13_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM12_BIT_LSB                              (24)
#define CMIF_CM_DATA_MSK_C0_DM12_BIT_WIDTH                            (2)
#define CMIF_CM_DATA_MSK_C0_DM12_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM12_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM12_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM12_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM12_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM12_FLD_RD()                             ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM12_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM12_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM11_BIT_LSB                              (22)
#define CMIF_CM_DATA_MSK_C0_DM11_BIT_WIDTH                            (2)
#define CMIF_CM_DATA_MSK_C0_DM11_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM11_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM11_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM11_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM11_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM11_FLD_RD()                             ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM11_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM11_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM10_BIT_LSB                              (20)
#define CMIF_CM_DATA_MSK_C0_DM10_BIT_WIDTH                            (2)
#define CMIF_CM_DATA_MSK_C0_DM10_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM10_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM10_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM10_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM10_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM10_FLD_RD()                             ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM10_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM10_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM9_BIT_LSB                               (18)
#define CMIF_CM_DATA_MSK_C0_DM9_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM9_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM9_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM9_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM9_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM9_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM9_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM9_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM9_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM8_BIT_LSB                               (16)
#define CMIF_CM_DATA_MSK_C0_DM8_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM8_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM8_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM8_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM8_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM8_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM8_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM8_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM8_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM7_BIT_LSB                               (14)
#define CMIF_CM_DATA_MSK_C0_DM7_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM7_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM7_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM7_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM7_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM7_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM7_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM7_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM7_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM6_BIT_LSB                               (12)
#define CMIF_CM_DATA_MSK_C0_DM6_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM6_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM6_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM6_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM6_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM6_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM6_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM6_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM6_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM5_BIT_LSB                               (10)
#define CMIF_CM_DATA_MSK_C0_DM5_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM5_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM5_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM5_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM5_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM5_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM5_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM5_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM5_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM4_BIT_LSB                               (8)
#define CMIF_CM_DATA_MSK_C0_DM4_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM4_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM4_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM4_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM4_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM4_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM4_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM4_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM4_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM3_BIT_LSB                               (6)
#define CMIF_CM_DATA_MSK_C0_DM3_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM3_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM3_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM3_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM3_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM3_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM3_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM3_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM3_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM2_BIT_LSB                               (4)
#define CMIF_CM_DATA_MSK_C0_DM2_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM2_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM2_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM2_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM2_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM2_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM2_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM2_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM2_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM1_BIT_LSB                               (2)
#define CMIF_CM_DATA_MSK_C0_DM1_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM1_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM1_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM1_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM1_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM1_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM1_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM1_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM1_BIT_LSB)

#define CMIF_CM_DATA_MSK_C0_DM0_BIT_LSB                               (0)
#define CMIF_CM_DATA_MSK_C0_DM0_BIT_WIDTH                             (2)
#define CMIF_CM_DATA_MSK_C0_DM0_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_DATA_MSK_C0_DM0_BIT_WIDTH)-1) << CMIF_CM_DATA_MSK_C0_DM0_BIT_LSB) )
#define CMIF_CM_DATA_MSK_C0_DM0_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_DATA_MSK_C0_DM0_BIT_LSB)
#define CMIF_CM_DATA_MSK_C0_DM0_FLD_RD()                              ((M_CMIF_CM_DATA_MSK_C0_RD() & CMIF_CM_DATA_MSK_C0_DM0_BIT_MASK) >> CMIF_CM_DATA_MSK_C0_DM0_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM14_BIT_LSB                              (28)
#define CMIF_CM_CTRL_MSK_C0_CM14_BIT_WIDTH                            (2)
#define CMIF_CM_CTRL_MSK_C0_CM14_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM14_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM14_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM14_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM14_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM14_FLD_RD()                             ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM14_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM14_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM13_BIT_LSB                              (26)
#define CMIF_CM_CTRL_MSK_C0_CM13_BIT_WIDTH                            (2)
#define CMIF_CM_CTRL_MSK_C0_CM13_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM13_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM13_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM13_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM13_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM13_FLD_RD()                             ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM13_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM13_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM12_BIT_LSB                              (24)
#define CMIF_CM_CTRL_MSK_C0_CM12_BIT_WIDTH                            (2)
#define CMIF_CM_CTRL_MSK_C0_CM12_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM12_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM12_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM12_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM12_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM12_FLD_RD()                             ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM12_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM12_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM11_BIT_LSB                              (22)
#define CMIF_CM_CTRL_MSK_C0_CM11_BIT_WIDTH                            (2)
#define CMIF_CM_CTRL_MSK_C0_CM11_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM11_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM11_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM11_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM11_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM11_FLD_RD()                             ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM11_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM11_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM10_BIT_LSB                              (20)
#define CMIF_CM_CTRL_MSK_C0_CM10_BIT_WIDTH                            (2)
#define CMIF_CM_CTRL_MSK_C0_CM10_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM10_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM10_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM10_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM10_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM10_FLD_RD()                             ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM10_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM10_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM9_BIT_LSB                               (18)
#define CMIF_CM_CTRL_MSK_C0_CM9_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM9_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM9_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM9_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM9_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM9_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM9_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM9_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM9_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM8_BIT_LSB                               (16)
#define CMIF_CM_CTRL_MSK_C0_CM8_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM8_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM8_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM8_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM8_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM8_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM8_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM8_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM8_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM7_BIT_LSB                               (14)
#define CMIF_CM_CTRL_MSK_C0_CM7_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM7_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM7_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM7_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM7_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM7_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM7_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM7_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM7_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM6_BIT_LSB                               (12)
#define CMIF_CM_CTRL_MSK_C0_CM6_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM6_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM6_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM6_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM6_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM6_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM6_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM6_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM6_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM5_BIT_LSB                               (10)
#define CMIF_CM_CTRL_MSK_C0_CM5_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM5_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM5_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM5_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM5_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM5_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM5_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM5_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM5_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM4_BIT_LSB                               (8)
#define CMIF_CM_CTRL_MSK_C0_CM4_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM4_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM4_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM4_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM4_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM4_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM4_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM4_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM4_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM3_BIT_LSB                               (6)
#define CMIF_CM_CTRL_MSK_C0_CM3_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM3_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM3_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM3_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM3_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM3_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM3_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM3_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM3_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM2_BIT_LSB                               (4)
#define CMIF_CM_CTRL_MSK_C0_CM2_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM2_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM2_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM2_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM2_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM2_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM2_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM2_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM2_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM1_BIT_LSB                               (2)
#define CMIF_CM_CTRL_MSK_C0_CM1_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM1_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM1_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM1_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM1_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM1_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM1_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM1_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM1_BIT_LSB)

#define CMIF_CM_CTRL_MSK_C0_CM0_BIT_LSB                               (0)
#define CMIF_CM_CTRL_MSK_C0_CM0_BIT_WIDTH                             (2)
#define CMIF_CM_CTRL_MSK_C0_CM0_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_CTRL_MSK_C0_CM0_BIT_WIDTH)-1) << CMIF_CM_CTRL_MSK_C0_CM0_BIT_LSB) )
#define CMIF_CM_CTRL_MSK_C0_CM0_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_CTRL_MSK_C0_CM0_BIT_LSB)
#define CMIF_CM_CTRL_MSK_C0_CM0_FLD_RD()                              ((M_CMIF_CM_CTRL_MSK_C0_RD() & CMIF_CM_CTRL_MSK_C0_CM0_BIT_MASK) >> CMIF_CM_CTRL_MSK_C0_CM0_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_BIT_LSB                       (14)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_BIT_WIDTH                     (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_FLD_RD()                      ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK14_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_BIT_LSB                       (13)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_BIT_WIDTH                     (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_FLD_RD()                      ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK13_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_BIT_LSB                       (12)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_BIT_WIDTH                     (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_FLD_RD()                      ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK12_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_BIT_LSB                       (11)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_BIT_WIDTH                     (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_FLD_RD()                      ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK11_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_BIT_LSB                       (10)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_BIT_WIDTH                     (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_FLD_RD()                      ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK10_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_BIT_LSB                        (9)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK9_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_BIT_LSB                        (8)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK8_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_BIT_LSB                        (7)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK7_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_BIT_LSB                        (6)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK6_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_BIT_LSB                        (5)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK5_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_BIT_LSB                        (4)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK4_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_BIT_LSB                        (3)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK3_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_BIT_LSB                        (2)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK2_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_BIT_LSB                        (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK1_BIT_LSB)

#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_BIT_LSB                        (0)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_BIT_WIDTH                      (1)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_BIT_WIDTH)-1) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_BIT_LSB) )
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_BIT_LSB)
#define CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_FLD_RD()                       ((M_CMIF_CM_TFCI_MSK_C0_RD() & CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_BIT_MASK) >> CMIF_CM_TFCI_MSK_C0_TFCI_MASK0_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP14_BIT_LSB                              (14)
#define CMIF_CM_AGCH_GAP_C_GAP14_BIT_WIDTH                            (1)
#define CMIF_CM_AGCH_GAP_C_GAP14_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP14_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP14_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP14_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP14_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP14_FLD_RD(i)                            ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP14_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP14_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP13_BIT_LSB                              (13)
#define CMIF_CM_AGCH_GAP_C_GAP13_BIT_WIDTH                            (1)
#define CMIF_CM_AGCH_GAP_C_GAP13_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP13_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP13_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP13_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP13_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP13_FLD_RD(i)                            ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP13_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP13_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP12_BIT_LSB                              (12)
#define CMIF_CM_AGCH_GAP_C_GAP12_BIT_WIDTH                            (1)
#define CMIF_CM_AGCH_GAP_C_GAP12_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP12_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP12_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP12_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP12_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP12_FLD_RD(i)                            ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP12_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP12_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP11_BIT_LSB                              (11)
#define CMIF_CM_AGCH_GAP_C_GAP11_BIT_WIDTH                            (1)
#define CMIF_CM_AGCH_GAP_C_GAP11_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP11_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP11_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP11_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP11_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP11_FLD_RD(i)                            ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP11_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP11_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP10_BIT_LSB                              (10)
#define CMIF_CM_AGCH_GAP_C_GAP10_BIT_WIDTH                            (1)
#define CMIF_CM_AGCH_GAP_C_GAP10_BIT_MASK                             ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP10_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP10_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP10_FLD_WR(reg, val)                     (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP10_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP10_FLD_RD(i)                            ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP10_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP10_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP9_BIT_LSB                               (9)
#define CMIF_CM_AGCH_GAP_C_GAP9_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP9_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP9_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP9_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP9_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP9_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP9_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP9_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP9_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP8_BIT_LSB                               (8)
#define CMIF_CM_AGCH_GAP_C_GAP8_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP8_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP8_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP8_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP8_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP8_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP8_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP8_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP8_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP7_BIT_LSB                               (7)
#define CMIF_CM_AGCH_GAP_C_GAP7_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP7_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP7_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP7_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP7_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP7_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP7_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP7_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP7_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP6_BIT_LSB                               (6)
#define CMIF_CM_AGCH_GAP_C_GAP6_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP6_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP6_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP6_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP6_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP6_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP6_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP6_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP6_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP5_BIT_LSB                               (5)
#define CMIF_CM_AGCH_GAP_C_GAP5_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP5_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP5_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP5_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP5_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP5_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP5_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP5_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP5_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP4_BIT_LSB                               (4)
#define CMIF_CM_AGCH_GAP_C_GAP4_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP4_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP4_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP4_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP4_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP4_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP4_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP4_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP4_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP3_BIT_LSB                               (3)
#define CMIF_CM_AGCH_GAP_C_GAP3_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP3_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP3_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP3_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP3_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP3_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP3_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP3_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP3_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP2_BIT_LSB                               (2)
#define CMIF_CM_AGCH_GAP_C_GAP2_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP2_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP2_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP2_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP2_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP2_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP2_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP2_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP2_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP1_BIT_LSB                               (1)
#define CMIF_CM_AGCH_GAP_C_GAP1_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP1_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP1_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP1_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP1_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP1_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP1_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP1_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP1_BIT_LSB)

#define CMIF_CM_AGCH_GAP_C_GAP0_BIT_LSB                               (0)
#define CMIF_CM_AGCH_GAP_C_GAP0_BIT_WIDTH                             (1)
#define CMIF_CM_AGCH_GAP_C_GAP0_BIT_MASK                              ((UINT32) (((1<<CMIF_CM_AGCH_GAP_C_GAP0_BIT_WIDTH)-1) << CMIF_CM_AGCH_GAP_C_GAP0_BIT_LSB) )
#define CMIF_CM_AGCH_GAP_C_GAP0_FLD_WR(reg, val)                      (reg |= (val) << CMIF_CM_AGCH_GAP_C_GAP0_BIT_LSB)
#define CMIF_CM_AGCH_GAP_C_GAP0_FLD_RD(i)                             ((M_CMIF_CM_AGCH_GAP_C_RD(i) & CMIF_CM_AGCH_GAP_C_GAP0_BIT_MASK) >> CMIF_CM_AGCH_GAP_C_GAP0_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP14_BIT_LSB                            (14)
#define CMIF_CM_HSSCCH_GAP_C_GAP14_BIT_WIDTH                          (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP14_BIT_MASK                           ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP14_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP14_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP14_FLD_WR(reg, val)                   (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP14_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP14_FLD_RD(i)                          ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP14_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP14_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP13_BIT_LSB                            (13)
#define CMIF_CM_HSSCCH_GAP_C_GAP13_BIT_WIDTH                          (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP13_BIT_MASK                           ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP13_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP13_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP13_FLD_WR(reg, val)                   (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP13_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP13_FLD_RD(i)                          ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP13_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP13_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP12_BIT_LSB                            (12)
#define CMIF_CM_HSSCCH_GAP_C_GAP12_BIT_WIDTH                          (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP12_BIT_MASK                           ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP12_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP12_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP12_FLD_WR(reg, val)                   (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP12_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP12_FLD_RD(i)                          ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP12_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP12_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP11_BIT_LSB                            (11)
#define CMIF_CM_HSSCCH_GAP_C_GAP11_BIT_WIDTH                          (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP11_BIT_MASK                           ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP11_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP11_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP11_FLD_WR(reg, val)                   (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP11_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP11_FLD_RD(i)                          ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP11_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP11_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP10_BIT_LSB                            (10)
#define CMIF_CM_HSSCCH_GAP_C_GAP10_BIT_WIDTH                          (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP10_BIT_MASK                           ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP10_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP10_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP10_FLD_WR(reg, val)                   (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP10_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP10_FLD_RD(i)                          ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP10_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP10_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP9_BIT_LSB                             (9)
#define CMIF_CM_HSSCCH_GAP_C_GAP9_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP9_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP9_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP9_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP9_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP9_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP9_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP9_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP9_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP8_BIT_LSB                             (8)
#define CMIF_CM_HSSCCH_GAP_C_GAP8_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP8_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP8_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP8_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP8_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP8_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP8_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP8_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP8_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP7_BIT_LSB                             (7)
#define CMIF_CM_HSSCCH_GAP_C_GAP7_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP7_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP7_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP7_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP7_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP7_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP7_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP7_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP7_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP6_BIT_LSB                             (6)
#define CMIF_CM_HSSCCH_GAP_C_GAP6_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP6_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP6_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP6_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP6_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP6_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP6_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP6_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP6_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP5_BIT_LSB                             (5)
#define CMIF_CM_HSSCCH_GAP_C_GAP5_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP5_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP5_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP5_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP5_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP5_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP5_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP5_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP5_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP4_BIT_LSB                             (4)
#define CMIF_CM_HSSCCH_GAP_C_GAP4_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP4_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP4_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP4_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP4_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP4_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP4_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP4_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP4_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP3_BIT_LSB                             (3)
#define CMIF_CM_HSSCCH_GAP_C_GAP3_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP3_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP3_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP3_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP3_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP3_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP3_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP3_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP3_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP2_BIT_LSB                             (2)
#define CMIF_CM_HSSCCH_GAP_C_GAP2_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP2_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP2_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP2_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP2_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP2_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP2_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP2_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP2_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP1_BIT_LSB                             (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP1_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP1_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP1_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP1_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP1_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP1_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP1_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP1_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP1_BIT_LSB)

#define CMIF_CM_HSSCCH_GAP_C_GAP0_BIT_LSB                             (0)
#define CMIF_CM_HSSCCH_GAP_C_GAP0_BIT_WIDTH                           (1)
#define CMIF_CM_HSSCCH_GAP_C_GAP0_BIT_MASK                            ((UINT32) (((1<<CMIF_CM_HSSCCH_GAP_C_GAP0_BIT_WIDTH)-1) << CMIF_CM_HSSCCH_GAP_C_GAP0_BIT_LSB) )
#define CMIF_CM_HSSCCH_GAP_C_GAP0_FLD_WR(reg, val)                    (reg |= (val) << CMIF_CM_HSSCCH_GAP_C_GAP0_BIT_LSB)
#define CMIF_CM_HSSCCH_GAP_C_GAP0_FLD_RD(i)                           ((M_CMIF_CM_HSSCCH_GAP_C_RD(i) & CMIF_CM_HSSCCH_GAP_C_GAP0_BIT_MASK) >> CMIF_CM_HSSCCH_GAP_C_GAP0_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_BIT_LSB                       (14)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_BIT_WIDTH                     (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_FLD_RD()                      ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP14_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_BIT_LSB                       (13)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_BIT_WIDTH                     (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_FLD_RD()                      ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP13_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_BIT_LSB                       (12)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_BIT_WIDTH                     (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_FLD_RD()                      ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP12_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_BIT_LSB                       (11)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_BIT_WIDTH                     (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_FLD_RD()                      ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP11_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_BIT_LSB                       (10)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_BIT_WIDTH                     (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_BIT_MASK                      ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_FLD_WR(reg, val)              (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_FLD_RD()                      ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP10_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_BIT_LSB                        (9)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP9_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_BIT_LSB                        (8)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP8_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_BIT_LSB                        (7)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP7_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_BIT_LSB                        (6)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP6_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_BIT_LSB                        (5)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP5_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_BIT_LSB                        (4)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP4_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_BIT_LSB                        (3)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP3_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_BIT_LSB                        (2)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP2_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_BIT_LSB                        (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP1_BIT_LSB)

#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_BIT_LSB                        (0)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_BIT_WIDTH                      (1)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_BIT_MASK                       ((UINT32) (((1<<CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_BIT_WIDTH)-1) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_BIT_LSB) )
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_FLD_WR(reg, val)               (reg |= (val) << CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_BIT_LSB)
#define CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_FLD_RD()                       ((M_CMIF_CM_TGT_HSSCCH_GAP_C0_RD() & CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_BIT_MASK) >> CMIF_CM_TGT_HSSCCH_GAP_C0_GAP0_BIT_LSB)

#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_BIT_LSB               (16)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_BIT_WIDTH             (8)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_BIT_MASK              ((UINT32) (((1<<CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_BIT_WIDTH)-1) << CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_BIT_LSB) )
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_FLD_WR(reg, val)      (reg |= (val) << CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_BIT_LSB)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_FLD_RD()              ((M_CMIF_CM_LTE_GAP_INFO_RD() & CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_BIT_MASK) >> CMIF_CM_LTE_GAP_INFO_LTE_GAP_START_SLOT_BIT_LSB)

#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_BIT_LSB                      (8)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_BIT_WIDTH                    (8)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_BIT_MASK                     ((UINT32) (((1<<CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_BIT_WIDTH)-1) << CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_BIT_LSB) )
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_FLD_WR(reg, val)             (reg |= (val) << CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_BIT_LSB)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_FLD_RD()                     ((M_CMIF_CM_LTE_GAP_INFO_RD() & CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_BIT_MASK) >> CMIF_CM_LTE_GAP_INFO_LTE_GAP_LEN_BIT_LSB)

#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_BIT_LSB                     (0)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_BIT_WIDTH                   (1)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_BIT_MASK                    ((UINT32) (((1<<CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_BIT_WIDTH)-1) << CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_BIT_LSB) )
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_FLD_WR(reg, val)            (reg |= (val) << CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_BIT_LSB)
#define CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_FLD_RD()                    ((M_CMIF_CM_LTE_GAP_INFO_RD() & CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_BIT_MASK) >> CMIF_CM_LTE_GAP_INFO_LTE_GAP_FLAG_BIT_LSB)

#endif /* __CM_CMIF_H__ */

