module victory(tcread,ledout);
input tcread;
input rst;
output ledout;

reg ledout;

initial ledout = 0;
always begin
	if(rst == 1){
	ledout = 0;
}
	else{
		if(tcread == 1)
		ledout = 1;
	}
	end

endmodule
