// Seed: 1018289169
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_1 + 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always @(negedge id_3 or posedge 1) begin
    id_2 <= id_3;
  end
  wire id_4 = id_4#(.id_4(1));
  wire id_6;
  module_0(
      id_4, id_4, id_6, id_4, id_4, id_6, id_4
  );
endmodule
