Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Mon Mar 21 02:46:40 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.033        0.000                      0                  202        0.117        0.000                      0                  202        3.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.033        0.000                      0                  202        0.117        0.000                      0                  202        3.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.090ns (23.161%)  route 3.616ns (76.839%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.259     7.055    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.299     7.354 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=1, routed)           0.670     8.024    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.148 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7/O
                         net (fo=1, routed)           0.403     8.551    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.675 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.634     9.309    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.433 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.650    10.083    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X40Y31         FDRE                                         r  Inst_keyboard/ascii_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569    12.927    Inst_keyboard/CLK
    SLICE_X40Y31         FDRE                                         r  Inst_keyboard/ascii_reg[0]/C
                         clock pessimism              0.429    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X40Y31         FDRE (Setup_fdre_C_CE)      -0.205    13.116    Inst_keyboard/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 1.090ns (23.161%)  route 3.616ns (76.839%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.259     7.055    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.299     7.354 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=1, routed)           0.670     8.024    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.148 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7/O
                         net (fo=1, routed)           0.403     8.551    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.675 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.634     9.309    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.433 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.650    10.083    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X40Y31         FDRE                                         r  Inst_keyboard/ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569    12.927    Inst_keyboard/CLK
    SLICE_X40Y31         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
                         clock pessimism              0.429    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X40Y31         FDRE (Setup_fdre_C_CE)      -0.205    13.116    Inst_keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.090ns (23.636%)  route 3.522ns (76.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.259     7.055    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.299     7.354 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=1, routed)           0.670     8.024    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.148 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7/O
                         net (fo=1, routed)           0.403     8.551    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.675 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.634     9.309    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.433 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.555     9.989    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X38Y31         FDRE                                         r  Inst_keyboard/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568    12.926    Inst_keyboard/CLK
    SLICE_X38Y31         FDRE                                         r  Inst_keyboard/ascii_reg[4]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X38Y31         FDRE (Setup_fdre_C_CE)      -0.169    13.113    Inst_keyboard/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.090ns (23.662%)  route 3.517ns (76.338%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.259     7.055    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.299     7.354 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=1, routed)           0.670     8.024    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.148 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7/O
                         net (fo=1, routed)           0.403     8.551    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.675 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.634     9.309    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.433 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.550     9.984    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X41Y30         FDRE                                         r  Inst_keyboard/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568    12.926    Inst_keyboard/CLK
    SLICE_X41Y30         FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.205    13.115    Inst_keyboard/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.090ns (23.662%)  route 3.517ns (76.338%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.259     7.055    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.299     7.354 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=1, routed)           0.670     8.024    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.148 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7/O
                         net (fo=1, routed)           0.403     8.551    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.675 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.634     9.309    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.433 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.550     9.984    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X41Y30         FDRE                                         r  Inst_keyboard/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568    12.926    Inst_keyboard/CLK
    SLICE_X41Y30         FDRE                                         r  Inst_keyboard/ascii_reg[3]/C
                         clock pessimism              0.429    13.355    
                         clock uncertainty           -0.035    13.320    
    SLICE_X41Y30         FDRE (Setup_fdre_C_CE)      -0.205    13.115    Inst_keyboard/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -9.984    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.090ns (23.929%)  route 3.465ns (76.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.259     7.055    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.299     7.354 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=1, routed)           0.670     8.024    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.148 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7/O
                         net (fo=1, routed)           0.403     8.551    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.675 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.634     9.309    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.433 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.499     9.932    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568    12.926    Inst_keyboard/CLK
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[5]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X37Y31         FDRE (Setup_fdre_C_CE)      -0.205    13.077    Inst_keyboard/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.090ns (23.929%)  route 3.465ns (76.071%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.259     7.055    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.299     7.354 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13/O
                         net (fo=1, routed)           0.670     8.024    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_13_n_0
    SLICE_X36Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.148 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7/O
                         net (fo=1, routed)           0.403     8.551    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_7_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.124     8.675 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.634     9.309    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.433 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.499     9.932    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568    12.926    Inst_keyboard/CLK
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[6]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X37Y31         FDRE (Setup_fdre_C_CE)      -0.205    13.077    Inst_keyboard/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -9.932    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.469ns (33.125%)  route 2.966ns (66.875%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.776     7.573    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.299     7.872 r  Inst_keyboard/ps2_keyboard_0/ascii[5]_i_13/O
                         net (fo=1, routed)           0.000     7.872    Inst_keyboard/ps2_keyboard_0/ascii[5]_i_13_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     8.089 r  Inst_keyboard/ps2_keyboard_0/ascii_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     8.089    Inst_keyboard/ps2_keyboard_0/ascii_reg[5]_i_7_n_0
    SLICE_X37Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     8.183 r  Inst_keyboard/ps2_keyboard_0/ascii_reg[5]_i_3/O
                         net (fo=1, routed)           0.434     8.617    Inst_keyboard/ps2_keyboard_0/ascii_reg[5]_i_3_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.316     8.933 r  Inst_keyboard/ps2_keyboard_0/ascii[5]_i_2/O
                         net (fo=1, routed)           0.755     9.688    Inst_keyboard/ps2_keyboard_0/ascii[5]_i_2_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.812 r  Inst_keyboard/ps2_keyboard_0/ascii[5]_i_1/O
                         net (fo=1, routed)           0.000     9.812    Inst_keyboard/ascii[5]
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568    12.926    Inst_keyboard/CLK
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[5]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029    13.311    Inst_keyboard/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 1.210ns (27.131%)  route 3.250ns (72.869%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 12.926 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.833 f  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[3]/Q
                         net (fo=61, routed)          1.419     7.252    Inst_keyboard/ps2_keyboard_0/ps2_code[3]
    SLICE_X36Y31         LUT2 (Prop_lut2_I1_O)        0.152     7.404 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_15/O
                         net (fo=2, routed)           0.671     8.075    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_15_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.326     8.401 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_8/O
                         net (fo=1, routed)           0.495     8.896    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_8_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.124     9.020 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_5/O
                         net (fo=1, routed)           0.665     9.685    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_5_n_0
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     9.837 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_2/O
                         net (fo=1, routed)           0.000     9.837    Inst_keyboard/ascii[6]
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.568    12.926    Inst_keyboard/CLK
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[6]/C
                         clock pessimism              0.391    13.317    
                         clock uncertainty           -0.035    13.282    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.075    13.357    Inst_keyboard/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.090ns (27.066%)  route 2.937ns (72.934%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 12.927 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.743     5.377    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X41Y28         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.796 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.906     7.703    Inst_keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X36Y29         LUT6 (Prop_lut6_I0_O)        0.299     8.002 r  Inst_keyboard/ps2_keyboard_0/ascii[1]_i_8/O
                         net (fo=1, routed)           0.162     8.163    Inst_keyboard/ps2_keyboard_0/ascii[1]_i_8_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.287 r  Inst_keyboard/ps2_keyboard_0/ascii[1]_i_5/O
                         net (fo=1, routed)           0.564     8.851    Inst_keyboard/ps2_keyboard_0/ascii[1]_i_5_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.975 r  Inst_keyboard/ps2_keyboard_0/ascii[1]_i_3/O
                         net (fo=1, routed)           0.305     9.280    Inst_keyboard/ps2_keyboard_0/ascii[1]_i_3_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.404 r  Inst_keyboard/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000     9.404    Inst_keyboard/ascii[1]
    SLICE_X40Y31         FDRE                                         r  Inst_keyboard/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.569    12.927    Inst_keyboard/CLK
    SLICE_X40Y31         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
                         clock pessimism              0.429    13.356    
                         clock uncertainty           -0.035    13.321    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.032    13.353    Inst_keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  3.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Inst_keyboard/prev_ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.584     1.462    Inst_keyboard/CLK
    SLICE_X39Y30         FDRE                                         r  Inst_keyboard/prev_ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_keyboard/prev_ps2_code_new_reg/Q
                         net (fo=2, routed)           0.065     1.668    Inst_keyboard/ps2_keyboard_0/prev_ps2_code_new
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.713 r  Inst_keyboard/ps2_keyboard_0/ascii_new_i_1/O
                         net (fo=1, routed)           0.000     1.713    Inst_keyboard/ps2_keyboard_0_n_5
    SLICE_X38Y30         FDRE                                         r  Inst_keyboard/ascii_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.851     1.976    Inst_keyboard/CLK
    SLICE_X38Y30         FDRE                                         r  Inst_keyboard/ascii_new_reg/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121     1.596    Inst_keyboard/ascii_new_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.584     1.462    Inst_keyboard/ps2_keyboard_0/CLK
    SLICE_X39Y30         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_keyboard/ps2_keyboard_0/ps2_code_new_reg/Q
                         net (fo=3, routed)           0.076     1.679    Inst_keyboard/ps2_keyboard_0/ps2_code_new
    SLICE_X38Y30         LUT5 (Prop_lut5_I1_O)        0.045     1.724 r  Inst_keyboard/ps2_keyboard_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.724    Inst_keyboard/ps2_keyboard_0_n_19
    SLICE_X38Y30         FDRE                                         r  Inst_keyboard/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.851     1.976    Inst_keyboard/CLK
    SLICE_X38Y30         FDRE                                         r  Inst_keyboard/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.475    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121     1.596    Inst_keyboard/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    Inst_keyboard/CLK
    SLICE_X40Y31         FDRE                                         r  Inst_keyboard/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Inst_keyboard/ascii_reg[0]/Q
                         net (fo=1, routed)           0.054     1.660    Inst_keyboard/ascii_reg_n_0_[0]
    SLICE_X41Y31         FDRE                                         r  Inst_keyboard/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.854     1.979    Inst_keyboard/CLK
    SLICE_X41Y31         FDRE                                         r  Inst_keyboard/ascii_code_reg[0]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.046     1.524    Inst_keyboard/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.586     1.464    Inst_keyboard/CLK
    SLICE_X41Y30         FDRE                                         r  Inst_keyboard/ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Inst_keyboard/ascii_reg[3]/Q
                         net (fo=1, routed)           0.112     1.717    Inst_keyboard/ascii_reg_n_0_[3]
    SLICE_X41Y31         FDRE                                         r  Inst_keyboard/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.854     1.979    Inst_keyboard/CLK
    SLICE_X41Y31         FDRE                                         r  Inst_keyboard/ascii_code_reg[3]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.072     1.551    Inst_keyboard/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/tx_busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.643%)  route 0.108ns (36.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.467    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X41Y33         FDPE                                         r  Inst_Uart/Inst_uart_master/tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  Inst_Uart/Inst_uart_master/tx_busy_reg/Q
                         net (fo=3, routed)           0.108     1.716    Inst_Uart/Inst_uart_master/tx_busy
    SLICE_X40Y33         LUT5 (Prop_lut5_I2_O)        0.048     1.764 r  Inst_Uart/Inst_uart_master/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Inst_Uart/Inst_uart_master_n_1
    SLICE_X40Y33         FDRE                                         r  Inst_Uart/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.856     1.981    Inst_Uart/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Inst_Uart/FSM_sequential_next_state_reg[1]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.107     1.587    Inst_Uart/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.586     1.464    Inst_keyboard/CLK
    SLICE_X41Y30         FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Inst_keyboard/ascii_reg[2]/Q
                         net (fo=1, routed)           0.103     1.708    Inst_keyboard/ascii_reg_n_0_[2]
    SLICE_X41Y31         FDRE                                         r  Inst_keyboard/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.854     1.979    Inst_keyboard/CLK
    SLICE_X41Y31         FDRE                                         r  Inst_keyboard/ascii_code_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.047     1.526    Inst_keyboard/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_keyboard/break_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/caps_lock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.409%)  route 0.132ns (41.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.585     1.463    Inst_keyboard/CLK
    SLICE_X39Y31         FDRE                                         r  Inst_keyboard/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Inst_keyboard/break_reg/Q
                         net (fo=8, routed)           0.132     1.736    Inst_keyboard/ps2_keyboard_0/shift_l_reg
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  Inst_keyboard/ps2_keyboard_0/caps_lock_i_1/O
                         net (fo=1, routed)           0.000     1.781    Inst_keyboard/ps2_keyboard_0_n_8
    SLICE_X38Y30         FDRE                                         r  Inst_keyboard/caps_lock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.851     1.976    Inst_keyboard/CLK
    SLICE_X38Y30         FDRE                                         r  Inst_keyboard/caps_lock_reg/C
                         clock pessimism             -0.500     1.476    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121     1.597    Inst_keyboard/caps_lock_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/tx_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/Inst_uart_master/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  Inst_Uart/Inst_uart_master/tx_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  Inst_Uart/Inst_uart_master/tx_buffer_reg[3]/Q
                         net (fo=1, routed)           0.082     1.711    Inst_Uart/Inst_uart_master/tx_buffer_reg_n_0_[3]
    SLICE_X43Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.756 r  Inst_Uart/Inst_uart_master/tx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.756    Inst_Uart/Inst_uart_master/tx_buffer[2]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  Inst_Uart/Inst_uart_master/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.854     1.979    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  Inst_Uart/Inst_uart_master/tx_buffer_reg[2]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.091     1.569    Inst_Uart/Inst_uart_master/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.585     1.463    Inst_keyboard/CLK
    SLICE_X37Y31         FDRE                                         r  Inst_keyboard/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  Inst_keyboard/ascii_reg[6]/Q
                         net (fo=1, routed)           0.120     1.711    Inst_keyboard/ascii_reg_n_0_[6]
    SLICE_X41Y31         FDRE                                         r  Inst_keyboard/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.854     1.979    Inst_keyboard/CLK
    SLICE_X41Y31         FDRE                                         r  Inst_keyboard/ascii_code_reg[6]/C
                         clock pessimism             -0.480     1.499    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.022     1.521    Inst_keyboard/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_Uart/Inst_uart_master/tx_busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_Uart/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.589     1.467    Inst_Uart/Inst_uart_master/clk_IBUF_BUFG
    SLICE_X41Y33         FDPE                                         r  Inst_Uart/Inst_uart_master/tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.608 f  Inst_Uart/Inst_uart_master/tx_busy_reg/Q
                         net (fo=3, routed)           0.108     1.716    Inst_Uart/Inst_uart_master/tx_busy
    SLICE_X40Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.761 r  Inst_Uart/Inst_uart_master/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    Inst_Uart/Inst_uart_master_n_2
    SLICE_X40Y33         FDRE                                         r  Inst_Uart/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.856     1.981    Inst_Uart/clk_IBUF_BUFG
    SLICE_X40Y33         FDRE                                         r  Inst_Uart/FSM_sequential_next_state_reg[0]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     1.571    Inst_Uart/FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y33    Inst_Uart/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y33    Inst_Uart/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y34    Inst_Uart/Inst_uart_master/baud_pulse_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y34    Inst_Uart/Inst_uart_master/count_baud_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y34    Inst_Uart/Inst_uart_master/count_baud_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y34    Inst_Uart/Inst_uart_master/count_baud_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y34    Inst_Uart/Inst_uart_master/count_baud_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y34    Inst_Uart/Inst_uart_master/count_baud_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y34    Inst_Uart/Inst_uart_master/count_baud_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y33    Inst_Uart/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y33    Inst_Uart/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34    Inst_Uart/Inst_uart_master/baud_pulse_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    Inst_Uart/Inst_uart_master/count_baud_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    Inst_Uart/Inst_uart_master/count_baud_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    Inst_Uart/Inst_uart_master/count_baud_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    Inst_Uart/Inst_uart_master/count_baud_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y34    Inst_Uart/Inst_uart_master/count_baud_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y34    Inst_Uart/Inst_uart_master/count_baud_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_Uart/Inst_uart_master/count_baud_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_Uart/Inst_uart_master/count_baud_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_Uart/Inst_uart_master/count_baud_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y35    Inst_Uart/Inst_uart_master/count_baud_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    Inst_Uart/Inst_uart_master/tx_buffer_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    Inst_Uart/Inst_uart_master/tx_buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    Inst_Uart/Inst_uart_master/tx_buffer_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    Inst_Uart/Inst_uart_master/tx_buffer_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    Inst_Uart/Inst_uart_master/tx_buffer_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    Inst_Uart/Inst_uart_master/tx_buffer_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31    Inst_Uart/Inst_uart_master/tx_buffer_reg[7]/C



