Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Aug  5 19:31:47 2023
| Host         : caslab-wkst6 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file zynq_wrapper_control_sets_placed.rpt
| Design       : zynq_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   228 |
| Unused register locations in slices containing registers |   514 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |            4 |
|      6 |           10 |
|      8 |           30 |
|     10 |            6 |
|     12 |           10 |
|     14 |            1 |
|    16+ |          162 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1404 |          224 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1336 |          263 |
| Yes          | No                    | No                     |            3486 |          438 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4676 |          650 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                              | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                1 |              2 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                        | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                    |                1 |              2 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                  | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              2 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                                      |                                                                                                                                                                                                                                           |                1 |              2 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              2 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_addr_reg_reg[31][0]                                                                                            |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                           |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                              | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                        |                1 |              4 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                  | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                 |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                       | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                  |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                   | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_cmd_addr_reg_reg[3]                                                                                            |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                                           |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                            |                                                                                                                                                                                                                                           |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                               |                                                                                                                                                                                                                                           |                2 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/gen_axi3.r_last_offset                                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              6 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                       | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                        |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                              | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                                           | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                  |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/updt_desc_reg2_reg[32]_0                                                                                                                                    | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                          |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0] | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                       | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                   |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0[0]                                                                               | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                 |                                                                                                                                                                                                                                           |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_0                                                                  |                                                                                                                                                                                                                                           |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                  | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[0]_1                                                                  | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[0]_0[0]                                    |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                    |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                          | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                  |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                  |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/E[0]                                                                                                                                                                                                      | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1125]                                                                                       |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/E[0]                                                                                                                                                                                                    | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/skid_buffer_reg[1125]                                                                                               |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                           |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                                           |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                                   |                                                                                                                                                                                                                                           |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                           | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                    |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                              |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap_reg                                                                                                     |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                             | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                      |                2 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                                 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                          |                1 |              8 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                                              |                                                                                                                                                                                                                                           |                2 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                             |                4 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                        | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                   |                2 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                                            |                                                                                                                                                                                                                                           |                2 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                2 |             10 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                |                1 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | zynq_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                2 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | zynq_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                 | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg3_reg[32][0]                                                                                                         |                1 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | zynq_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                    | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                      | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                           |                1 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_m_valid_dup_reg                                                                                                      |                3 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                     | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                |                2 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                    | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |             12 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                               | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |             14 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[0]_1                                                                  | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr_reg[0][0]                                             |                2 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                           |                3 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                |                2 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                              | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                |                5 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                3 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                           |                2 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                   | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                    |                3 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                           |                1 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                            | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                     |                4 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0[0]                                                                                                            | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0][0]                                                                                     |                3 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i_reg[23][0]                                                                                                          |                1 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0[0]                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                5 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0[0]                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                4 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                       |                2 |             16 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg[0]                                                                                      |                3 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                     | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                  | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_3_in                                                                                                                    | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                4 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg[0]                                                                                      |                4 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             18 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             20 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                   | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                             |                2 |             20 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                              | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             20 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                     |                                                                                                                                                                                                                                           |                2 |             20 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             20 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                     |                                                                                                                                                                                                                                           |                2 |             22 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | zynq_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                      | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                    |                7 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                                |                                                                                                                                                                                                                                           |                5 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                5 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                5 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                            |                                                                                                                                                                                                                                           |                3 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                   | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             24 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                         |                                                                                                                                                                                                                                           |                5 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                 |                                                                                                                                                                                                                                           |                3 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                                 | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                5 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                              | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg               |                3 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                                 | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                5 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                              |                4 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                              |                4 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                       |                                                                                                                                                                                                                                           |                4 |             26 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             28 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             28 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                           |                2 |             28 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                           |                3 |             28 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                7 |             30 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             30 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             30 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                           |                                                                                                                                                                                                                                           |                6 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                               | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                  | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                        |                4 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                           | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                  | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                        |                4 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                           | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                3 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                              |                4 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                      |                                                                                                                                                                                                                                           |                2 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                           |                                                                                                                                                                                                                                           |                3 |             32 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                |                7 |             34 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                        |                5 |             36 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                             | zynq_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                              |                6 |             40 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                                                      | zynq_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                              |                4 |             40 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                             | zynq_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                              |                4 |             40 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                                                      | zynq_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                              |                4 |             40 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                           |                8 |             40 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                              | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                   |                4 |             46 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                           |                4 |             48 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                        |                8 |             48 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ftch_error_addr_reg[31]_0[0]                                                                                                                                             | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                4 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[31]_i_1__0_n_0                                                                                                                                                            | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                5 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                   | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                7 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                   | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                7 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[7]                                                                                                                                                                                 | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                9 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |               11 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                        |                7 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                                 | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                9 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                          |               12 |             52 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                9 |             54 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |                9 |             54 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                               |                                                                                                                                                                                                                                           |                7 |             56 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                            |                                                                                                                                                                                                                                           |                5 |             56 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                           |                5 |             56 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |               13 |             58 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                          |                                                                                                                                                                                                                                           |                4 |             58 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                                           | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |               10 |             60 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                          | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                5 |             60 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                                 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                9 |             60 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                9 |             60 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               12 |             62 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                          |                                                                                                                                                                                                                                           |                5 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                             |               18 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                          |                                                                                                                                                                                                                                           |                8 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                | zynq_i/axi_dma_conv/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                     |                9 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                               |                                                                                                                                                                                                                                           |                6 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg               | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                            |                5 |             64 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |               13 |             66 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                           |                6 |             74 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               10 |             74 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                           |                9 |             74 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                           |                8 |             76 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                           |                9 |             76 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                           |                7 |             78 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                           |                6 |             78 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                           |                6 |             78 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                           |                7 |             80 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                           |                6 |             80 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                       | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                                                   |                8 |             80 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               16 |             82 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               13 |             82 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                              | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |               14 |             84 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                       | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                   |                7 |             84 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                           |               14 |             86 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                           |               13 |             86 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                           |               10 |             90 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                        |                                                                                                                                                                                                                                           |               11 |             90 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                        |               13 |             92 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                           |               17 |             94 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                           |               14 |             94 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                 |               20 |            102 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                            | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_btt_cntr_reg[25]                        |               13 |            104 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               12 |            116 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                          | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               13 |            118 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                          |               17 |            120 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               13 |            122 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                  | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                |               11 |            124 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               32 |            126 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                      |                                                                                                                                                                                                                                           |               14 |            128 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                            |                                                                                                                                                                                                                                           |               18 |            128 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                  |                                                                                                                                                                                                                                           |               20 |            128 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                |                                                                                                                                                                                                                                           |               17 |            128 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                      |               15 |            132 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                           |               15 |            134 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                           |               22 |            134 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               11 |            134 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               23 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                          | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               17 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                     | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               23 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                           |               17 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                           |               21 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     |                                                                                                                                                                                                                                           |               22 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                           |               15 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                           |               13 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                           | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               24 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                     |                                                                                                                                                                                                                                           |               21 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                               |               14 |            146 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                        | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               15 |            156 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                             | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               25 |            156 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                 | zynq_i/axi_dma_conv/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               16 |            156 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                           |               10 |            160 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | zynq_i/axi_dma_conv/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                      |               32 |            162 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                           |               11 |            176 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                           |               12 |            192 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 | zynq_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                           |               13 |            208 |
|  zynq_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                           |              230 |           1416 |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


