# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VerToVhdl.srcs/sources_1/new/WriteBack.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../VerToVhdl.srcs/sim_1/new/WriteBackStageTB.vhd" \

# Do not sort compile order
nosort
