# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocesser_Design.srcs/sources_1/new/Clock.vhd" \
"../../../../Nanoprocesser_Design.srcs/sim_1/new/TB_Clock.vhd" \

# Do not sort compile order
nosort
