
---------- Begin Simulation Statistics ----------
final_tick                                97596090500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50471                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879040                       # Number of bytes of host memory used
host_op_rate                                    96001                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1981.33                       # Real time elapsed on the host
host_tick_rate                               49257809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.097596                       # Number of seconds simulated
sim_ticks                                 97596090500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 122483914                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 76048382                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.951922                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.951922                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5521323                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3895690                       # number of floating regfile writes
system.cpu.idleCycles                        15396484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4583349                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 26645458                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.403978                       # Inst execution rate
system.cpu.iew.exec_refs                     60856237                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23237804                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                15556311                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              43106819                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              18744                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            473894                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27178081                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           313213055                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              37618433                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           7071218                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             274045509                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48306                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4425842                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                3981899                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4483991                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          48726                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3188833                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1394516                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 290294953                       # num instructions consuming a value
system.cpu.iew.wb_count                     269125197                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.651551                       # average fanout of values written-back
system.cpu.iew.wb_producers                 189141995                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.378770                       # insts written-back per cycle
system.cpu.iew.wb_sent                      271981450                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                384739850                       # number of integer regfile reads
system.cpu.int_regfile_writes               212379605                       # number of integer regfile writes
system.cpu.ipc                               0.512316                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.512316                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           6514408      2.32%      2.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             210303659     74.81%     77.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               182085      0.06%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27099      0.01%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              150616      0.05%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17839      0.01%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               236284      0.08%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   78      0.00%     77.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                98706      0.04%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              392568      0.14%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5002      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             440      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1671      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             126      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            630      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36007171     12.81%     90.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20197187      7.18%     97.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3075891      1.09%     98.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3905086      1.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              281116727                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8886758                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16935169                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7751800                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14404962                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4341396                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015443                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2699403     62.18%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     16      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     62.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   9450      0.22%     62.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     62.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    978      0.02%     62.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   497      0.01%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  143      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     62.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 278601      6.42%     68.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                496871     11.44%     80.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            708542     16.32%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           146881      3.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              270056957                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          729974400                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    261373397                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         421857335                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  313143555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 281116727                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               69500                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       123003550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            539021                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          42556                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    134718649                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     179795698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.563534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.225323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           102228173     56.86%     56.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13968069      7.77%     64.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13407556      7.46%     72.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12471786      6.94%     79.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11972835      6.66%     85.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             9651088      5.37%     91.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8511908      4.73%     95.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4974304      2.77%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2609979      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       179795698                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.440205                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2089227                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2571745                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             43106819                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27178081                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               124773020                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        195192182                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1518245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       250540                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        509265                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        16738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4871709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9747490                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2247                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                39944080                       # Number of BP lookups
system.cpu.branchPred.condPredicted          29158911                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4362640                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19335645                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14564217                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             75.323151                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2169201                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3739                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3143473                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             539721                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2603752                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       440956                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       120611901                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           3823422                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    161970117                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.174349                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.152898                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       105610082     65.20%     65.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16823434     10.39%     75.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8576497      5.30%     80.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11582204      7.15%     88.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5289869      3.27%     91.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2394392      1.48%     92.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1875206      1.16%     93.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1443691      0.89%     94.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8374742      5.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    161970117                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8374742                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     48020541                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48020541                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48679739                       # number of overall hits
system.cpu.dcache.overall_hits::total        48679739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1428637                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1428637                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1444007                       # number of overall misses
system.cpu.dcache.overall_misses::total       1444007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32821422974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32821422974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32821422974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32821422974                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49449178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49449178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50123746                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50123746                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028891                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028809                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028809                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22973.941578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22973.941578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22729.407111                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22729.407111                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       104069                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          640                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4278                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.326554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       662902                       # number of writebacks
system.cpu.dcache.writebacks::total            662902                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       421497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       421497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       421497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       421497                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1007140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1007140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1017339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1017339                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22515468974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22515468974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22793049474                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22793049474                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020367                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020367                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020297                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020297                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22355.848218                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22355.848218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22404.576522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22404.576522                       # average overall mshr miss latency
system.cpu.dcache.replacements                1015025                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     33150121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33150121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1194476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1194476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23171184500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23171184500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34344597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34344597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034779                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19398.618725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19398.618725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       411116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       411116                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       783360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       783360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13263446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13263446000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022809                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022809                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16931.482333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16931.482333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14870420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14870420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       234161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       234161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9650238474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9650238474                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41211.980108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41211.980108                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10381                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10381                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       223780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       223780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9252022974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9252022974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014815                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41344.279980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41344.279980                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       659198                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        659198                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15370                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15370                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       674568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       674568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022785                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022785                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10199                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10199                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    277580500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    277580500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015119                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015119                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27216.442789                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27216.442789                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.831404                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49698819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1015537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.938462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.831404                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101263029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101263029                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 88179324                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              34244022                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  50267795                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3122658                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                3981899                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             14202421                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                568314                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              345839669                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2483240                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37634319                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23243645                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        285443                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         58613                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           95115598                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      192179057                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    39944080                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17273139                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      79961744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 9071858                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        777                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                16238                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        163284                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           48                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2080                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  30864391                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2417918                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                       10                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          179795698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.051164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.216775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                120663252     67.11%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2806411      1.56%     68.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3671529      2.04%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3935479      2.19%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4554228      2.53%     75.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4596373      2.56%     77.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3759052      2.09%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3393593      1.89%     81.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 32415781     18.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            179795698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.204640                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.984563                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     26599520                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26599520                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26599520                       # number of overall hits
system.cpu.icache.overall_hits::total        26599520                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4264852                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4264852                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4264852                       # number of overall misses
system.cpu.icache.overall_misses::total       4264852                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  59959909444                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  59959909444                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  59959909444                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  59959909444                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30864372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30864372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30864372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30864372                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138180                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138180                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138180                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138180                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14059.083280                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14059.083280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14059.083280                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14059.083280                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        32997                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1940                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.008763                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3856477                       # number of writebacks
system.cpu.icache.writebacks::total           3856477                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       406203                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       406203                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       406203                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       406203                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3858649                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3858649                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3858649                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3858649                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  52580936959                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  52580936959                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  52580936959                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  52580936959                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.125020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.125020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.125020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.125020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13626.773764                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13626.773764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13626.773764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13626.773764                       # average overall mshr miss latency
system.cpu.icache.replacements                3856477                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26599520                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26599520                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4264852                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4264852                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  59959909444                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  59959909444                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30864372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30864372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14059.083280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14059.083280                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       406203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       406203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3858649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3858649                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  52580936959                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  52580936959                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.125020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.125020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13626.773764                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13626.773764                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.642906                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30458168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3858648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.893482                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.642906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          65587392                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         65587392                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    30896930                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        436813                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2393947                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                18322151                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                25328                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               48726                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               12075250                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                83598                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3144                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  97596090500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                3981899                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 90569366                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                22289985                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          10639                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  50632896                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12310913                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              334113327                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                138232                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1046078                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 164177                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10719083                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           361109513                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   816050142                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                490160762                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6226149                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                148530777                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     230                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 217                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7857607                       # count of insts added to the skid buffer
system.cpu.rob.reads                        462877002                       # The number of ROB reads
system.cpu.rob.writes                       639567417                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3764237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               849275                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4613512                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3764237                       # number of overall hits
system.l2.overall_hits::.cpu.data              849275                       # number of overall hits
system.l2.overall_hits::total                 4613512                       # number of overall hits
system.l2.demand_misses::.cpu.inst              92466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             166262                       # number of demand (read+write) misses
system.l2.demand_misses::total                 258728                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             92466                       # number of overall misses
system.l2.overall_misses::.cpu.data            166262                       # number of overall misses
system.l2.overall_misses::total                258728                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6958753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12213923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19172676500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6958753500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12213923000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19172676500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3856703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1015537                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4872240                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3856703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1015537                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4872240                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.023975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.163718                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053102                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.023975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.163718                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053102                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75257.429758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73461.903502                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74103.601079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75257.429758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73461.903502                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74103.601079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              127958                       # number of writebacks
system.l2.writebacks::total                    127958                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         92466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        166261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            258727                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        92466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       166261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           258727                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6016698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10518186250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16534884250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6016698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10518186250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16534884250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.023975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.163717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.023975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.163717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.053102                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65069.301149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63263.099885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63908.615065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65069.301149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63263.099885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63908.615065                       # average overall mshr miss latency
system.l2.replacements                         251823                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       662902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           662902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       662902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       662902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3854539                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3854539                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3854539                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3854539                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          490                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           490                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1792                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1792                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1802                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1802                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.005549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       129000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       129000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.005549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.005549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        12900                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            112723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                112723                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109576                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109576                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7699590000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7699590000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        222299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            222299                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.492922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70267.120537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70267.120537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109576                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6579710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6579710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.492922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60046.999343                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60046.999343                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3764237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3764237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        92466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6958753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6958753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3856703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3856703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.023975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75257.429758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75257.429758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        92466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        92466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6016698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6016698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.023975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65069.301149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65069.301149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        736552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            736552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        56686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           56686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4514333000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4514333000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       793238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        793238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79637.529549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79637.529549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        56685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        56685                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3938476250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3938476250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69480.043221                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69480.043221                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8169.686110                       # Cycle average of tags in use
system.l2.tags.total_refs                     9742643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    260015                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.469542                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     194.656115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3675.314873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4299.715122                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.448647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.524868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2775                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78205167                       # Number of tag accesses
system.l2.tags.data_accesses                 78205167                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    127954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     92466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    165799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001215101500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              659355                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258727                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     127958                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258727                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   127958                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    462                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258727                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               127958                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  226132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.702727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.314876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.277560                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7660     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7663                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.695550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.666817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5057     65.99%     65.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              109      1.42%     67.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2299     30.00%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.28%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.23%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7663                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   29568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16558528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8189312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    169.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   97595627500                       # Total gap between requests
system.mem_ctrls.avgGap                     252390.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5917824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10611136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8188032                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 60635871.474790275097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 108725010.865061238408                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 83897131.104857116938                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        92466                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       166261                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       127958                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2965269250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5035838750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2336875770250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32068.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30288.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18262834.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5917824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10640704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16558528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5917824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5917824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8189312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8189312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        92466                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       166261                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         258727                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       127958                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        127958                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     60635871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    109027974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        169663845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     60635871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     60635871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     83910246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        83910246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     83910246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     60635871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    109027974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       253574092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               258265                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              127938                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8572                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3158639250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1291325000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8001108000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12230.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30980.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174463                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              72915                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           56.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138824                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   178.045064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.451557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.408142                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        73691     53.08%     53.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37071     26.70%     79.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11218      8.08%     87.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5309      3.82%     91.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3204      2.31%     94.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1944      1.40%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1369      0.99%     96.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          899      0.65%     97.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4119      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138824                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16528960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8188032                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              169.360882                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               83.897131                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       493109820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       262094085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      924829920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     334450620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7703897760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26857194450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14860314240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   51435890895                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   527.028190                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38352707000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3258840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55984543500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       498100680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       264742995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      919182180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     333385740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7703897760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27302272110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14485512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   51507093465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   527.757753                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37376605250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3258840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56960645250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149151                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       127958                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122570                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109576                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109576                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149151                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       767992                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       767992                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 767992                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24747840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24747840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24747840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            258737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  258737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              258737                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           255274250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          323408750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4651886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       790860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3856477                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          475988                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1802                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1802                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           222299                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          222299                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3858649                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       793238                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11571828                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3049703                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14621531                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    493643456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    107420096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              601063552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          253769                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8313856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5127811                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003707                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.060801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5108814     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18987      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5127811                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  97596090500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9393124000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5789180578                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1524937036                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
