<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p498" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_498{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_498{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_498{left:130px;bottom:68px;letter-spacing:0.09px;}
#t4_498{left:87px;bottom:1088px;letter-spacing:-0.13px;}
#t5_498{left:145px;bottom:1088px;}
#t6_498{left:152px;bottom:1088px;letter-spacing:0.12px;}
#t7_498{left:87px;bottom:1072px;letter-spacing:-0.12px;}
#t8_498{left:315px;bottom:1072px;}
#t9_498{left:322px;bottom:1073px;letter-spacing:0.09px;}
#ta_498{left:87px;bottom:1057px;letter-spacing:-0.12px;}
#tb_498{left:151px;bottom:1057px;}
#tc_498{left:158px;bottom:1058px;letter-spacing:0.12px;}
#td_498{left:87px;bottom:1042px;letter-spacing:-0.11px;}
#te_498{left:295px;bottom:1042px;}
#tf_498{left:303px;bottom:1043px;letter-spacing:0.12px;}
#tg_498{left:87px;bottom:1027px;letter-spacing:-0.11px;}
#th_498{left:211px;bottom:1027px;}
#ti_498{left:219px;bottom:1027px;letter-spacing:0.09px;}
#tj_498{left:87px;bottom:1011px;letter-spacing:-0.11px;}
#tk_498{left:299px;bottom:1011px;}
#tl_498{left:306px;bottom:1012px;letter-spacing:0.12px;}
#tm_498{left:87px;bottom:996px;letter-spacing:-0.12px;}
#tn_498{left:265px;bottom:996px;}
#to_498{left:272px;bottom:997px;letter-spacing:0.09px;}
#tp_498{left:87px;bottom:981px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_498{left:288px;bottom:981px;}
#tr_498{left:296px;bottom:981px;letter-spacing:0.09px;}
#ts_498{left:87px;bottom:965px;letter-spacing:-0.11px;}
#tt_498{left:224px;bottom:965px;}
#tu_498{left:232px;bottom:966px;letter-spacing:0.09px;}
#tv_498{left:87px;bottom:950px;letter-spacing:-0.11px;}
#tw_498{left:278px;bottom:950px;}
#tx_498{left:285px;bottom:951px;letter-spacing:0.09px;}
#ty_498{left:87px;bottom:935px;letter-spacing:-0.11px;}
#tz_498{left:238px;bottom:935px;}
#t10_498{left:246px;bottom:936px;letter-spacing:0.12px;}
#t11_498{left:87px;bottom:920px;letter-spacing:-0.13px;}
#t12_498{left:242px;bottom:920px;}
#t13_498{left:249px;bottom:920px;letter-spacing:0.12px;}
#t14_498{left:69px;bottom:904px;letter-spacing:-0.11px;}
#t15_498{left:87px;bottom:889px;letter-spacing:-0.11px;}
#t16_498{left:173px;bottom:889px;}
#t17_498{left:181px;bottom:890px;letter-spacing:0.12px;}
#t18_498{left:87px;bottom:874px;letter-spacing:-0.13px;}
#t19_498{left:157px;bottom:874px;}
#t1a_498{left:164px;bottom:875px;letter-spacing:0.09px;}
#t1b_498{left:69px;bottom:859px;letter-spacing:-0.13px;}
#t1c_498{left:87px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_498{left:158px;bottom:843px;}
#t1e_498{left:166px;bottom:844px;letter-spacing:0.13px;}
#t1f_498{left:184px;bottom:843px;}
#t1g_498{left:191px;bottom:844px;letter-spacing:0.13px;}
#t1h_498{left:87px;bottom:828px;letter-spacing:-0.12px;}
#t1i_498{left:212px;bottom:828px;}
#t1j_498{left:220px;bottom:829px;letter-spacing:0.12px;}
#t1k_498{left:87px;bottom:813px;letter-spacing:-0.11px;}
#t1l_498{left:215px;bottom:813px;}
#t1m_498{left:223px;bottom:813px;letter-spacing:0.13px;}
#t1n_498{left:87px;bottom:797px;letter-spacing:-0.12px;}
#t1o_498{left:145px;bottom:797px;}
#t1p_498{left:152px;bottom:798px;letter-spacing:0.13px;}
#t1q_498{left:87px;bottom:782px;letter-spacing:-0.11px;}
#t1r_498{left:240px;bottom:782px;}
#t1s_498{left:247px;bottom:783px;letter-spacing:0.13px;}
#t1t_498{left:87px;bottom:767px;letter-spacing:-0.12px;}
#t1u_498{left:164px;bottom:767px;}
#t1v_498{left:172px;bottom:768px;letter-spacing:0.13px;}
#t1w_498{left:189px;bottom:767px;}
#t1x_498{left:197px;bottom:768px;letter-spacing:0.13px;}
#t1y_498{left:87px;bottom:752px;letter-spacing:-0.11px;}
#t1z_498{left:167px;bottom:752px;}
#t20_498{left:175px;bottom:752px;letter-spacing:0.08px;}
#t21_498{left:87px;bottom:736px;letter-spacing:-0.1px;}
#t22_498{left:314px;bottom:736px;}
#t23_498{left:322px;bottom:737px;letter-spacing:0.08px;}
#t24_498{left:87px;bottom:721px;letter-spacing:-0.13px;}
#t25_498{left:169px;bottom:721px;}
#t26_498{left:177px;bottom:722px;letter-spacing:0.13px;}
#t27_498{left:87px;bottom:706px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_498{left:180px;bottom:706px;}
#t29_498{left:188px;bottom:706px;letter-spacing:0.13px;}
#t2a_498{left:87px;bottom:690px;letter-spacing:-0.13px;}
#t2b_498{left:157px;bottom:690px;}
#t2c_498{left:165px;bottom:691px;letter-spacing:0.13px;}
#t2d_498{left:87px;bottom:675px;letter-spacing:-0.12px;}
#t2e_498{left:219px;bottom:675px;}
#t2f_498{left:227px;bottom:676px;letter-spacing:0.08px;}
#t2g_498{left:87px;bottom:660px;letter-spacing:-0.12px;}
#t2h_498{left:205px;bottom:660px;}
#t2i_498{left:213px;bottom:661px;letter-spacing:0.13px;}
#t2j_498{left:87px;bottom:645px;letter-spacing:-0.11px;}
#t2k_498{left:258px;bottom:645px;}
#t2l_498{left:265px;bottom:645px;letter-spacing:0.08px;}
#t2m_498{left:87px;bottom:629px;letter-spacing:-0.12px;}
#t2n_498{left:191px;bottom:629px;}
#t2o_498{left:199px;bottom:630px;letter-spacing:0.13px;}
#t2p_498{left:87px;bottom:614px;letter-spacing:-0.11px;}
#t2q_498{left:235px;bottom:614px;}
#t2r_498{left:243px;bottom:615px;letter-spacing:0.08px;}
#t2s_498{left:87px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2t_498{left:151px;bottom:599px;}
#t2u_498{left:159px;bottom:600px;letter-spacing:0.13px;}
#t2v_498{left:87px;bottom:584px;letter-spacing:-0.12px;}
#t2w_498{left:172px;bottom:584px;}
#t2x_498{left:180px;bottom:584px;letter-spacing:0.09px;}
#t2y_498{left:204px;bottom:584px;}
#t2z_498{left:212px;bottom:584px;letter-spacing:0.08px;}
#t30_498{left:87px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t31_498{left:311px;bottom:568px;}
#t32_498{left:319px;bottom:569px;letter-spacing:0.08px;}
#t33_498{left:87px;bottom:553px;letter-spacing:-0.12px;}
#t34_498{left:106px;bottom:539px;letter-spacing:0.09px;}
#t35_498{left:330px;bottom:539px;}
#t36_498{left:338px;bottom:539px;letter-spacing:0.12px;}
#t37_498{left:106px;bottom:526px;letter-spacing:0.09px;}
#t38_498{left:246px;bottom:525px;}
#t39_498{left:254px;bottom:526px;letter-spacing:0.09px;}
#t3a_498{left:278px;bottom:525px;}
#t3b_498{left:286px;bottom:526px;letter-spacing:0.09px;}
#t3c_498{left:106px;bottom:512px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3d_498{left:183px;bottom:511px;}
#t3e_498{left:190px;bottom:512px;letter-spacing:0.13px;}
#t3f_498{left:87px;bottom:496px;letter-spacing:-0.13px;}
#t3g_498{left:120px;bottom:496px;}
#t3h_498{left:128px;bottom:497px;letter-spacing:0.08px;}
#t3i_498{left:69px;bottom:481px;letter-spacing:-0.12px;}
#t3j_498{left:87px;bottom:466px;letter-spacing:-0.11px;}
#t3k_498{left:148px;bottom:466px;}
#t3l_498{left:156px;bottom:467px;letter-spacing:0.08px;}
#t3m_498{left:87px;bottom:451px;letter-spacing:-0.12px;}
#t3n_498{left:353px;bottom:451px;}
#t3o_498{left:360px;bottom:451px;letter-spacing:0.08px;}
#t3p_498{left:378px;bottom:451px;}
#t3q_498{left:386px;bottom:451px;letter-spacing:0.12px;}
#t3r_498{left:69px;bottom:435px;letter-spacing:-0.11px;}
#t3s_498{left:87px;bottom:420px;letter-spacing:-0.12px;}
#t3t_498{left:181px;bottom:420px;}
#t3u_498{left:189px;bottom:421px;letter-spacing:0.12px;}
#t3v_498{left:214px;bottom:420px;}
#t3w_498{left:221px;bottom:421px;letter-spacing:0.13px;}
#t3x_498{left:239px;bottom:420px;}
#t3y_498{left:246px;bottom:421px;letter-spacing:0.13px;}
#t3z_498{left:264px;bottom:420px;}
#t40_498{left:272px;bottom:421px;letter-spacing:0.09px;}
#t41_498{left:69px;bottom:405px;letter-spacing:-0.11px;}
#t42_498{left:157px;bottom:405px;}
#t43_498{left:165px;bottom:405px;letter-spacing:0.12px;}
#t44_498{left:189px;bottom:405px;}
#t45_498{left:197px;bottom:405px;letter-spacing:0.12px;}
#t46_498{left:69px;bottom:389px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t47_498{left:158px;bottom:389px;}
#t48_498{left:166px;bottom:390px;letter-spacing:0.12px;}
#t49_498{left:190px;bottom:389px;}
#t4a_498{left:198px;bottom:390px;letter-spacing:0.09px;}
#t4b_498{left:69px;bottom:374px;letter-spacing:-0.11px;}
#t4c_498{left:153px;bottom:374px;}
#t4d_498{left:161px;bottom:375px;letter-spacing:0.09px;}
#t4e_498{left:185px;bottom:374px;}
#t4f_498{left:193px;bottom:375px;letter-spacing:0.09px;}
#t4g_498{left:69px;bottom:359px;letter-spacing:-0.1px;}
#t4h_498{left:129px;bottom:359px;}
#t4i_498{left:136px;bottom:360px;letter-spacing:0.08px;}
#t4j_498{left:69px;bottom:344px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4k_498{left:191px;bottom:344px;}
#t4l_498{left:199px;bottom:344px;letter-spacing:0.12px;}
#t4m_498{left:230px;bottom:344px;}
#t4n_498{left:238px;bottom:344px;letter-spacing:0.12px;}
#t4o_498{left:69px;bottom:328px;letter-spacing:-0.12px;}
#t4p_498{left:166px;bottom:328px;}
#t4q_498{left:174px;bottom:329px;letter-spacing:0.09px;}
#t4r_498{left:198px;bottom:328px;}
#t4s_498{left:206px;bottom:329px;letter-spacing:0.09px;}
#t4t_498{left:69px;bottom:313px;letter-spacing:-0.12px;}
#t4u_498{left:69px;bottom:298px;letter-spacing:-0.12px;}
#t4v_498{left:69px;bottom:283px;letter-spacing:-0.11px;}
#t4w_498{left:163px;bottom:283px;}
#t4x_498{left:171px;bottom:283px;letter-spacing:0.08px;}
#t4y_498{left:69px;bottom:267px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t4z_498{left:226px;bottom:267px;}
#t50_498{left:234px;bottom:268px;letter-spacing:0.08px;}
#t51_498{left:69px;bottom:252px;letter-spacing:-0.12px;}
#t52_498{left:159px;bottom:252px;}
#t53_498{left:166px;bottom:253px;letter-spacing:0.08px;}
#t54_498{left:69px;bottom:237px;letter-spacing:-0.12px;}
#t55_498{left:87px;bottom:221px;letter-spacing:-0.12px;}
#t56_498{left:248px;bottom:221px;}
#t57_498{left:256px;bottom:222px;letter-spacing:0.13px;}
#t58_498{left:87px;bottom:206px;letter-spacing:-0.11px;}
#t59_498{left:208px;bottom:206px;}
#t5a_498{left:216px;bottom:207px;letter-spacing:0.08px;}
#t5b_498{left:87px;bottom:191px;letter-spacing:-0.12px;}
#t5c_498{left:207px;bottom:191px;}
#t5d_498{left:215px;bottom:192px;letter-spacing:0.08px;}
#t5e_498{left:87px;bottom:176px;letter-spacing:-0.12px;}
#t5f_498{left:219px;bottom:176px;}
#t5g_498{left:227px;bottom:176px;letter-spacing:0.13px;}
#t5h_498{left:87px;bottom:160px;letter-spacing:-0.12px;}
#t5i_498{left:196px;bottom:160px;}
#t5j_498{left:204px;bottom:161px;letter-spacing:0.13px;}
#t5k_498{left:69px;bottom:145px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5l_498{left:69px;bottom:130px;letter-spacing:-0.13px;}
#t5m_498{left:87px;bottom:114px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5n_498{left:245px;bottom:114px;}
#t5o_498{left:253px;bottom:115px;letter-spacing:0.1px;}
#t5p_498{left:472px;bottom:1084px;}
#t5q_498{left:472px;bottom:1068px;letter-spacing:-0.12px;}
#t5r_498{left:636px;bottom:1068px;}
#t5s_498{left:644px;bottom:1069px;letter-spacing:0.12px;}
#t5t_498{left:472px;bottom:1053px;letter-spacing:-0.12px;}
#t5u_498{left:529px;bottom:1053px;}
#t5v_498{left:536px;bottom:1053px;letter-spacing:0.12px;}
#t5w_498{left:472px;bottom:1037px;letter-spacing:-0.11px;}
#t5x_498{left:548px;bottom:1037px;}
#t5y_498{left:556px;bottom:1038px;letter-spacing:0.08px;}
#t5z_498{left:472px;bottom:1022px;letter-spacing:-0.12px;}
#t60_498{left:472px;bottom:1007px;letter-spacing:-0.15px;}
#t61_498{left:490px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t62_498{left:594px;bottom:991px;}
#t63_498{left:602px;bottom:992px;letter-spacing:0.12px;}
#t64_498{left:490px;bottom:976px;letter-spacing:-0.12px;}
#t65_498{left:589px;bottom:976px;}
#t66_498{left:597px;bottom:977px;letter-spacing:0.09px;}
#t67_498{left:472px;bottom:961px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t68_498{left:556px;bottom:961px;}
#t69_498{left:563px;bottom:962px;letter-spacing:0.12px;}
#t6a_498{left:472px;bottom:946px;letter-spacing:-0.11px;}
#t6b_498{left:568px;bottom:946px;}
#t6c_498{left:575px;bottom:946px;letter-spacing:0.12px;}
#t6d_498{left:472px;bottom:930px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6e_498{left:648px;bottom:930px;}
#t6f_498{left:656px;bottom:931px;letter-spacing:0.09px;}
#t6g_498{left:680px;bottom:930px;}
#t6h_498{left:688px;bottom:931px;letter-spacing:0.1px;}
#t6i_498{left:472px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6j_498{left:568px;bottom:915px;}
#t6k_498{left:575px;bottom:916px;letter-spacing:0.13px;}
#t6l_498{left:472px;bottom:900px;letter-spacing:-0.11px;}
#t6m_498{left:490px;bottom:884px;letter-spacing:-0.13px;}
#t6n_498{left:614px;bottom:884px;}
#t6o_498{left:622px;bottom:885px;letter-spacing:0.08px;}
#t6p_498{left:639px;bottom:884px;}
#t6q_498{left:647px;bottom:885px;letter-spacing:0.13px;}
#t6r_498{left:472px;bottom:869px;letter-spacing:-0.11px;}
#t6s_498{left:537px;bottom:869px;}
#t6t_498{left:545px;bottom:870px;letter-spacing:0.13px;}
#t6u_498{left:472px;bottom:854px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6v_498{left:541px;bottom:854px;}
#t6w_498{left:549px;bottom:855px;letter-spacing:0.08px;}
#t6x_498{left:472px;bottom:839px;letter-spacing:-0.12px;}
#t6y_498{left:682px;bottom:839px;}
#t6z_498{left:690px;bottom:839px;letter-spacing:0.12px;}
#t70_498{left:472px;bottom:823px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t71_498{left:528px;bottom:823px;}
#t72_498{left:536px;bottom:824px;letter-spacing:0.12px;}
#t73_498{left:472px;bottom:808px;letter-spacing:-0.13px;}
#t74_498{left:490px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t75_498{left:570px;bottom:793px;}
#t76_498{left:577px;bottom:793px;letter-spacing:0.12px;}
#t77_498{left:490px;bottom:778px;letter-spacing:-0.12px;}
#t78_498{left:714px;bottom:778px;}
#t79_498{left:722px;bottom:778px;letter-spacing:0.09px;}
#t7a_498{left:472px;bottom:762px;letter-spacing:-0.18px;}
#t7b_498{left:490px;bottom:747px;letter-spacing:-0.12px;}
#t7c_498{left:565px;bottom:747px;}
#t7d_498{left:573px;bottom:748px;letter-spacing:0.12px;}
#t7e_498{left:490px;bottom:732px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7f_498{left:619px;bottom:732px;}
#t7g_498{left:627px;bottom:732px;letter-spacing:0.12px;}
#t7h_498{left:490px;bottom:716px;letter-spacing:-0.12px;}
#t7i_498{left:675px;bottom:716px;}
#t7j_498{left:682px;bottom:717px;letter-spacing:0.12px;}
#t7k_498{left:472px;bottom:676px;}
#t7l_498{left:472px;bottom:660px;letter-spacing:-0.12px;}
#t7m_498{left:591px;bottom:660px;}
#t7n_498{left:599px;bottom:661px;letter-spacing:0.12px;}
#t7o_498{left:472px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7p_498{left:590px;bottom:645px;}
#t7q_498{left:598px;bottom:645px;letter-spacing:0.09px;}
#t7r_498{left:472px;bottom:629px;letter-spacing:-0.12px;}
#t7s_498{left:563px;bottom:629px;}
#t7t_498{left:570px;bottom:630px;letter-spacing:0.12px;}
#t7u_498{left:472px;bottom:614px;letter-spacing:-0.12px;}
#t7v_498{left:490px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7w_498{left:581px;bottom:599px;}
#t7x_498{left:588px;bottom:600px;letter-spacing:0.12px;}
#t7y_498{left:490px;bottom:584px;letter-spacing:-0.13px;}
#t7z_498{left:614px;bottom:584px;}
#t80_498{left:622px;bottom:584px;letter-spacing:0.08px;}
#t81_498{left:639px;bottom:584px;}
#t82_498{left:647px;bottom:584px;letter-spacing:0.12px;}
#t83_498{left:472px;bottom:568px;letter-spacing:-0.12px;}
#t84_498{left:490px;bottom:553px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t85_498{left:581px;bottom:553px;}
#t86_498{left:588px;bottom:554px;letter-spacing:0.12px;}
#t87_498{left:490px;bottom:538px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t88_498{left:618px;bottom:538px;}
#t89_498{left:626px;bottom:538px;letter-spacing:0.13px;}
#t8a_498{left:643px;bottom:538px;}
#t8b_498{left:651px;bottom:538px;letter-spacing:0.12px;}
#t8c_498{left:472px;bottom:522px;letter-spacing:-0.13px;}
#t8d_498{left:490px;bottom:507px;letter-spacing:-0.13px;}
#t8e_498{left:508px;bottom:494px;letter-spacing:0.1px;}
#t8f_498{left:490px;bottom:478px;letter-spacing:-0.11px;}
#t8g_498{left:621px;bottom:478px;}
#t8h_498{left:629px;bottom:479px;letter-spacing:0.09px;}
#t8i_498{left:490px;bottom:463px;letter-spacing:-0.13px;}
#t8j_498{left:574px;bottom:463px;}
#t8k_498{left:582px;bottom:463px;letter-spacing:0.12px;}
#t8l_498{left:472px;bottom:448px;letter-spacing:-0.12px;}
#t8m_498{left:623px;bottom:448px;}
#t8n_498{left:631px;bottom:448px;letter-spacing:0.12px;}
#t8o_498{left:472px;bottom:432px;letter-spacing:-0.12px;}
#t8p_498{left:490px;bottom:417px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8q_498{left:579px;bottom:417px;}
#t8r_498{left:587px;bottom:418px;letter-spacing:0.12px;}
#t8s_498{left:490px;bottom:402px;letter-spacing:-0.13px;}
#t8t_498{left:587px;bottom:402px;}
#t8u_498{left:595px;bottom:402px;letter-spacing:0.12px;}
#t8v_498{left:472px;bottom:386px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8w_498{left:603px;bottom:386px;}
#t8x_498{left:611px;bottom:387px;letter-spacing:0.09px;}
#t8y_498{left:472px;bottom:371px;letter-spacing:-0.13px;}
#t8z_498{left:602px;bottom:371px;}
#t90_498{left:610px;bottom:372px;letter-spacing:0.12px;}
#t91_498{left:472px;bottom:356px;letter-spacing:-0.13px;}
#t92_498{left:601px;bottom:356px;}
#t93_498{left:609px;bottom:357px;letter-spacing:0.09px;}
#t94_498{left:472px;bottom:341px;letter-spacing:-0.12px;}
#t95_498{left:600px;bottom:341px;}
#t96_498{left:608px;bottom:341px;letter-spacing:0.12px;}
#t97_498{left:472px;bottom:325px;letter-spacing:-0.12px;}
#t98_498{left:490px;bottom:310px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t99_498{left:570px;bottom:310px;}
#t9a_498{left:577px;bottom:311px;letter-spacing:0.13px;}
#t9b_498{left:490px;bottom:295px;letter-spacing:-0.12px;}
#t9c_498{left:539px;bottom:295px;}
#t9d_498{left:547px;bottom:295px;letter-spacing:0.08px;}
#t9e_498{left:490px;bottom:279px;letter-spacing:-0.13px;}
#t9f_498{left:523px;bottom:279px;}
#t9g_498{left:530px;bottom:280px;letter-spacing:0.08px;}
#t9h_498{left:472px;bottom:264px;letter-spacing:-0.14px;}
#t9i_498{left:547px;bottom:264px;}
#t9j_498{left:555px;bottom:265px;letter-spacing:0.09px;}
#t9k_498{left:490px;bottom:249px;letter-spacing:-0.12px;}
#t9l_498{left:675px;bottom:249px;}
#t9m_498{left:682px;bottom:250px;letter-spacing:0.09px;}
#t9n_498{left:490px;bottom:234px;letter-spacing:-0.12px;}
#t9o_498{left:612px;bottom:234px;}
#t9p_498{left:620px;bottom:234px;letter-spacing:0.12px;}
#t9q_498{left:472px;bottom:194px;}
#t9r_498{left:472px;bottom:177px;letter-spacing:-0.11px;}
#t9s_498{left:721px;bottom:177px;}
#t9t_498{left:728px;bottom:178px;letter-spacing:0.09px;}
#t9u_498{left:472px;bottom:162px;letter-spacing:-0.11px;}
#t9v_498{left:490px;bottom:147px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9w_498{left:584px;bottom:147px;}
#t9x_498{left:592px;bottom:147px;letter-spacing:0.12px;}
#t9y_498{left:472px;bottom:131px;letter-spacing:-0.12px;}
#t9z_498{left:490px;bottom:116px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta0_498{left:570px;bottom:116px;}
#ta1_498{left:577px;bottom:117px;letter-spacing:0.12px;}

.s1_498{font-size:14px;font-family:Verdana-Bold_pgt;color:#0860A8;}
.s2_498{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s3_498{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s4_498{font-size:14px;font-family:Arial_141;color:#000;}
.s5_498{font-size:12px;font-family:Arial_141;color:#000;}
.s6_498{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts498" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg498Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg498" style="-webkit-user-select: none;"><object width="935" height="1210" data="498/498.svg" type="image/svg+xml" id="pdf498" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_498" class="t s1_498">INDEX </span>
<span id="t2_498" class="t s2_498">INDEX-14 </span><span id="t3_498" class="t s2_498">Vol. 1 </span>
<span id="t4_498" class="t s3_498">emulation</span><span id="t5_498" class="t s4_498">, </span><span id="t6_498" class="t s5_498">12-10 </span>
<span id="t7_498" class="t s3_498">enabling support in a system executive</span><span id="t8_498" class="t s4_498">, </span><span id="t9_498" class="t s5_498">12-9 </span>
<span id="ta_498" class="t s3_498">exceptions</span><span id="tb_498" class="t s4_498">, </span><span id="tc_498" class="t s5_498">12-9 </span>
<span id="td_498" class="t s3_498">horizontal add/subtract instructions</span><span id="te_498" class="t s4_498">, </span><span id="tf_498" class="t s5_498">12-7 </span>
<span id="tg_498" class="t s3_498">horizontal processing</span><span id="th_498" class="t s4_498">, </span><span id="ti_498" class="t s5_498">12-1 </span>
<span id="tj_498" class="t s3_498">multiply and add packed instructions</span><span id="tk_498" class="t s4_498">, </span><span id="tl_498" class="t s5_498">12-8 </span>
<span id="tm_498" class="t s3_498">numeric error flag and IGNNE#</span><span id="tn_498" class="t s4_498">, </span><span id="to_498" class="t s5_498">12-9 </span>
<span id="tp_498" class="t s3_498">packed absolute value instructions</span><span id="tq_498" class="t s4_498">, </span><span id="tr_498" class="t s5_498">12-7 </span>
<span id="ts_498" class="t s3_498">packed align instruction</span><span id="tt_498" class="t s4_498">, </span><span id="tu_498" class="t s5_498">12-8 </span>
<span id="tv_498" class="t s3_498">packed multiply high instructions</span><span id="tw_498" class="t s4_498">, </span><span id="tx_498" class="t s5_498">12-8 </span>
<span id="ty_498" class="t s3_498">packed shuffle instruction</span><span id="tz_498" class="t s4_498">, </span><span id="t10_498" class="t s5_498">12-8 </span>
<span id="t11_498" class="t s3_498">programming environment</span><span id="t12_498" class="t s4_498">, </span><span id="t13_498" class="t s5_498">12-1 </span>
<span id="t14_498" class="t s3_498">SSSE3 instructions </span>
<span id="t15_498" class="t s3_498">descriptions of</span><span id="t16_498" class="t s4_498">, </span><span id="t17_498" class="t s5_498">12-6 </span>
<span id="t18_498" class="t s3_498">summary of</span><span id="t19_498" class="t s4_498">, </span><span id="t1a_498" class="t s5_498">5-24 </span>
<span id="t1b_498" class="t s3_498">Stack </span>
<span id="t1c_498" class="t s3_498">64-bit mode</span><span id="t1d_498" class="t s4_498">, </span><span id="t1e_498" class="t s5_498">3-5</span><span id="t1f_498" class="t s4_498">, </span><span id="t1g_498" class="t s5_498">6-4 </span>
<span id="t1h_498" class="t s3_498">64-bit mode behavior</span><span id="t1i_498" class="t s4_498">, </span><span id="t1j_498" class="t s5_498">6-19 </span>
<span id="t1k_498" class="t s3_498">address-size attribute</span><span id="t1l_498" class="t s4_498">, </span><span id="t1m_498" class="t s5_498">6-3 </span>
<span id="t1n_498" class="t s3_498">alignment</span><span id="t1o_498" class="t s4_498">, </span><span id="t1p_498" class="t s5_498">6-2 </span>
<span id="t1q_498" class="t s3_498">alignment of stack pointer</span><span id="t1r_498" class="t s4_498">, </span><span id="t1s_498" class="t s5_498">6-2 </span>
<span id="t1t_498" class="t s3_498">current stack</span><span id="t1u_498" class="t s4_498">, </span><span id="t1v_498" class="t s5_498">6-1</span><span id="t1w_498" class="t s4_498">, </span><span id="t1x_498" class="t s5_498">6-3 </span>
<span id="t1y_498" class="t s3_498">description of</span><span id="t1z_498" class="t s4_498">, </span><span id="t20_498" class="t s5_498">6-1 </span>
<span id="t21_498" class="t s3_498">EIP register (return instruction pointer)</span><span id="t22_498" class="t s4_498">, </span><span id="t23_498" class="t s5_498">6-3 </span>
<span id="t24_498" class="t s3_498">maximum size</span><span id="t25_498" class="t s4_498">, </span><span id="t26_498" class="t s5_498">6-1 </span>
<span id="t27_498" class="t s3_498">number allowed</span><span id="t28_498" class="t s4_498">, </span><span id="t29_498" class="t s5_498">6-1 </span>
<span id="t2a_498" class="t s3_498">overview of</span><span id="t2b_498" class="t s4_498">, </span><span id="t2c_498" class="t s5_498">3-4 </span>
<span id="t2d_498" class="t s3_498">passing parameters on</span><span id="t2e_498" class="t s4_498">, </span><span id="t2f_498" class="t s5_498">6-7 </span>
<span id="t2g_498" class="t s3_498">popping values from</span><span id="t2h_498" class="t s4_498">, </span><span id="t2i_498" class="t s5_498">6-1 </span>
<span id="t2j_498" class="t s3_498">procedure linking information</span><span id="t2k_498" class="t s4_498">, </span><span id="t2l_498" class="t s5_498">6-3 </span>
<span id="t2m_498" class="t s3_498">pushing values on</span><span id="t2n_498" class="t s4_498">, </span><span id="t2o_498" class="t s5_498">6-1 </span>
<span id="t2p_498" class="t s3_498">return instruction pointer</span><span id="t2q_498" class="t s4_498">, </span><span id="t2r_498" class="t s5_498">6-3 </span>
<span id="t2s_498" class="t s3_498">SS register</span><span id="t2t_498" class="t s4_498">, </span><span id="t2u_498" class="t s5_498">6-1 </span>
<span id="t2v_498" class="t s3_498">stack segment</span><span id="t2w_498" class="t s4_498">, </span><span id="t2x_498" class="t s5_498">3-14</span><span id="t2y_498" class="t s4_498">, </span><span id="t2z_498" class="t s5_498">6-1 </span>
<span id="t30_498" class="t s3_498">stack-frame base pointer, EBP register</span><span id="t31_498" class="t s4_498">, </span><span id="t32_498" class="t s5_498">6-3 </span>
<span id="t33_498" class="t s3_498">switching </span>
<span id="t34_498" class="t s2_498">on calls to interrupt and exception handlers</span><span id="t35_498" class="t s4_498">, </span><span id="t36_498" class="t s5_498">6-14 </span>
<span id="t37_498" class="t s2_498">on inter-privilege level calls</span><span id="t38_498" class="t s4_498">, </span><span id="t39_498" class="t s5_498">6-10</span><span id="t3a_498" class="t s4_498">, </span><span id="t3b_498" class="t s5_498">6-17 </span>
<span id="t3c_498" class="t s2_498">privilege levels</span><span id="t3d_498" class="t s4_498">, </span><span id="t3e_498" class="t s5_498">6-8 </span>
<span id="t3f_498" class="t s3_498">width</span><span id="t3g_498" class="t s4_498">, </span><span id="t3h_498" class="t s5_498">6-2 </span>
<span id="t3i_498" class="t s3_498">Stack, x87 FPU </span>
<span id="t3j_498" class="t s3_498">stack fault</span><span id="t3k_498" class="t s4_498">, </span><span id="t3l_498" class="t s5_498">8-6 </span>
<span id="t3m_498" class="t s3_498">stack overflow and underflow exception (#IS)</span><span id="t3n_498" class="t s4_498">, </span><span id="t3o_498" class="t s5_498">8-4</span><span id="t3p_498" class="t s4_498">, </span><span id="t3q_498" class="t s5_498">8-26 </span>
<span id="t3r_498" class="t s3_498">Status flags </span>
<span id="t3s_498" class="t s3_498">EFLAGS register</span><span id="t3t_498" class="t s4_498">, </span><span id="t3u_498" class="t s5_498">3-16</span><span id="t3v_498" class="t s4_498">, </span><span id="t3w_498" class="t s5_498">8-6</span><span id="t3x_498" class="t s4_498">, </span><span id="t3y_498" class="t s5_498">8-7</span><span id="t3z_498" class="t s4_498">, </span><span id="t40_498" class="t s5_498">8-19 </span>
<span id="t41_498" class="t s3_498">STC instruction</span><span id="t42_498" class="t s4_498">, </span><span id="t43_498" class="t s5_498">3-16</span><span id="t44_498" class="t s4_498">, </span><span id="t45_498" class="t s5_498">7-21 </span>
<span id="t46_498" class="t s3_498">STD instruction</span><span id="t47_498" class="t s4_498">, </span><span id="t48_498" class="t s5_498">3-17</span><span id="t49_498" class="t s4_498">, </span><span id="t4a_498" class="t s5_498">7-21 </span>
<span id="t4b_498" class="t s3_498">STI instruction</span><span id="t4c_498" class="t s4_498">, </span><span id="t4d_498" class="t s5_498">7-22</span><span id="t4e_498" class="t s4_498">, </span><span id="t4f_498" class="t s5_498">19-4 </span>
<span id="t4g_498" class="t s3_498">Sticky bits</span><span id="t4h_498" class="t s4_498">, </span><span id="t4i_498" class="t s5_498">8-5 </span>
<span id="t4j_498" class="t s3_498">STMXCSR instruction</span><span id="t4k_498" class="t s4_498">, </span><span id="t4l_498" class="t s5_498">10-12</span><span id="t4m_498" class="t s4_498">, </span><span id="t4n_498" class="t s5_498">11-24 </span>
<span id="t4o_498" class="t s3_498">STOS instruction</span><span id="t4p_498" class="t s4_498">, </span><span id="t4q_498" class="t s5_498">3-17</span><span id="t4r_498" class="t s4_498">, </span><span id="t4s_498" class="t s5_498">7-19 </span>
<span id="t4t_498" class="t s3_498">Streaming SIMD extensions 2 (see SSE2 extensions) </span>
<span id="t4u_498" class="t s3_498">Streaming SIMD extensions (see SSE extensions) </span>
<span id="t4v_498" class="t s3_498">String data type</span><span id="t4w_498" class="t s4_498">, </span><span id="t4x_498" class="t s5_498">4-8 </span>
<span id="t4y_498" class="t s3_498">ST(0), top-of-stack register</span><span id="t4z_498" class="t s4_498">, </span><span id="t50_498" class="t s5_498">8-3 </span>
<span id="t51_498" class="t s3_498">SUB instruction</span><span id="t52_498" class="t s4_498">, </span><span id="t53_498" class="t s5_498">7-8 </span>
<span id="t54_498" class="t s3_498">Superscalar microarchitecture </span>
<span id="t55_498" class="t s3_498">P6 family microarchitecture</span><span id="t56_498" class="t s4_498">, </span><span id="t57_498" class="t s5_498">2-2 </span>
<span id="t58_498" class="t s3_498">P6 family processors</span><span id="t59_498" class="t s4_498">, </span><span id="t5a_498" class="t s5_498">2-7 </span>
<span id="t5b_498" class="t s3_498">Pentium 4 processor</span><span id="t5c_498" class="t s4_498">, </span><span id="t5d_498" class="t s5_498">2-9 </span>
<span id="t5e_498" class="t s3_498">Pentium Pro processor</span><span id="t5f_498" class="t s4_498">, </span><span id="t5g_498" class="t s5_498">2-2 </span>
<span id="t5h_498" class="t s3_498">Pentium processor</span><span id="t5i_498" class="t s4_498">, </span><span id="t5j_498" class="t s5_498">2-2 </span>
<span id="t5k_498" class="t s3_498">System management mode (see SMM) </span>
<span id="t5l_498" class="t s3_498">System programming </span>
<span id="t5m_498" class="t s3_498">SSE/SSE2/SSE3 extensions</span><span id="t5n_498" class="t s4_498">, </span><span id="t5o_498" class="t s5_498">13-23 </span>
<span id="t5p_498" class="t s6_498">T </span>
<span id="t5q_498" class="t s3_498">Tangent, x87 FPU operation</span><span id="t5r_498" class="t s4_498">, </span><span id="t5s_498" class="t s5_498">8-20 </span>
<span id="t5t_498" class="t s3_498">Task gate</span><span id="t5u_498" class="t s4_498">, </span><span id="t5v_498" class="t s5_498">6-18 </span>
<span id="t5w_498" class="t s3_498">Task register</span><span id="t5x_498" class="t s4_498">, </span><span id="t5y_498" class="t s5_498">3-4 </span>
<span id="t5z_498" class="t s3_498">Task state segment (see TSS) </span>
<span id="t60_498" class="t s3_498">Tasks </span>
<span id="t61_498" class="t s3_498">exception handler</span><span id="t62_498" class="t s4_498">, </span><span id="t63_498" class="t s5_498">6-18 </span>
<span id="t64_498" class="t s3_498">interrupt handler</span><span id="t65_498" class="t s4_498">, </span><span id="t66_498" class="t s5_498">6-18 </span>
<span id="t67_498" class="t s3_498">Temporal data</span><span id="t68_498" class="t s4_498">, </span><span id="t69_498" class="t s5_498">10-12 </span>
<span id="t6a_498" class="t s3_498">TEST instruction</span><span id="t6b_498" class="t s4_498">, </span><span id="t6c_498" class="t s5_498">7-14 </span>
<span id="t6d_498" class="t s3_498">TF (trap) flag, EFLAGS register</span><span id="t6e_498" class="t s4_498">, </span><span id="t6f_498" class="t s5_498">3-17</span><span id="t6g_498" class="t s4_498">, </span><span id="t6h_498" class="t s5_498">A-1 </span>
<span id="t6i_498" class="t s3_498">Thermal Monitor</span><span id="t6j_498" class="t s4_498">, </span><span id="t6k_498" class="t s5_498">2-4 </span>
<span id="t6l_498" class="t s3_498">TOP (stack TOP) field </span>
<span id="t6m_498" class="t s3_498">x87 FPU status word</span><span id="t6n_498" class="t s4_498">, </span><span id="t6o_498" class="t s5_498">8-2</span><span id="t6p_498" class="t s4_498">, </span><span id="t6q_498" class="t s5_498">9-9 </span>
<span id="t6r_498" class="t s3_498">TR register</span><span id="t6s_498" class="t s4_498">, </span><span id="t6t_498" class="t s5_498">3-6 </span>
<span id="t6u_498" class="t s3_498">Trace cache</span><span id="t6v_498" class="t s4_498">, </span><span id="t6w_498" class="t s5_498">2-9 </span>
<span id="t6x_498" class="t s3_498">Transcendental instruction accuracy</span><span id="t6y_498" class="t s4_498">, </span><span id="t6z_498" class="t s5_498">8-21 </span>
<span id="t70_498" class="t s3_498">Trap gate</span><span id="t71_498" class="t s4_498">, </span><span id="t72_498" class="t s5_498">6-13 </span>
<span id="t73_498" class="t s3_498">Truncation </span>
<span id="t74_498" class="t s3_498">description of</span><span id="t75_498" class="t s4_498">, </span><span id="t76_498" class="t s5_498">4-18 </span>
<span id="t77_498" class="t s3_498">with SSE-SSE2 conversion instructions</span><span id="t78_498" class="t s4_498">, </span><span id="t79_498" class="t s5_498">4-18 </span>
<span id="t7a_498" class="t s3_498">TSS </span>
<span id="t7b_498" class="t s3_498">I/O map base</span><span id="t7c_498" class="t s4_498">, </span><span id="t7d_498" class="t s5_498">19-4 </span>
<span id="t7e_498" class="t s3_498">I/O permission bit map</span><span id="t7f_498" class="t s4_498">, </span><span id="t7g_498" class="t s5_498">19-4 </span>
<span id="t7h_498" class="t s3_498">saving state of EFLAGS register</span><span id="t7i_498" class="t s4_498">, </span><span id="t7j_498" class="t s5_498">3-15 </span>
<span id="t7k_498" class="t s6_498">U </span>
<span id="t7l_498" class="t s3_498">UCOMISD instruction</span><span id="t7m_498" class="t s4_498">, </span><span id="t7n_498" class="t s5_498">11-7 </span>
<span id="t7o_498" class="t s3_498">UCOMISS instruction</span><span id="t7p_498" class="t s4_498">, </span><span id="t7q_498" class="t s5_498">10-9 </span>
<span id="t7r_498" class="t s3_498">UD2 instruction</span><span id="t7s_498" class="t s4_498">, </span><span id="t7t_498" class="t s5_498">7-24 </span>
<span id="t7u_498" class="t s3_498">UE (numeric underflow exception) flag </span>
<span id="t7v_498" class="t s3_498">MXCSR register</span><span id="t7w_498" class="t s4_498">, </span><span id="t7x_498" class="t s5_498">11-16 </span>
<span id="t7y_498" class="t s3_498">x87 FPU status word</span><span id="t7z_498" class="t s4_498">, </span><span id="t80_498" class="t s5_498">8-5</span><span id="t81_498" class="t s4_498">, </span><span id="t82_498" class="t s5_498">8-29 </span>
<span id="t83_498" class="t s3_498">UM (numeric underflow exception) mask bit </span>
<span id="t84_498" class="t s3_498">MXCSR register</span><span id="t85_498" class="t s4_498">, </span><span id="t86_498" class="t s5_498">11-16 </span>
<span id="t87_498" class="t s3_498">x87 FPU control word</span><span id="t88_498" class="t s4_498">, </span><span id="t89_498" class="t s5_498">8-7</span><span id="t8a_498" class="t s4_498">, </span><span id="t8b_498" class="t s5_498">8-29 </span>
<span id="t8c_498" class="t s3_498">Underflow </span>
<span id="t8d_498" class="t s3_498">FPU exception </span>
<span id="t8e_498" class="t s2_498">(see Numeric underflow exception) </span>
<span id="t8f_498" class="t s3_498">numeric, floating-point</span><span id="t8g_498" class="t s4_498">, </span><span id="t8h_498" class="t s5_498">4-14 </span>
<span id="t8i_498" class="t s3_498">x87 FPU stack</span><span id="t8j_498" class="t s4_498">, </span><span id="t8k_498" class="t s5_498">8-26 </span>
<span id="t8l_498" class="t s3_498">Underflow, x87 FPU stack</span><span id="t8m_498" class="t s4_498">, </span><span id="t8n_498" class="t s5_498">8-26 </span>
<span id="t8o_498" class="t s3_498">Unpack instructions </span>
<span id="t8p_498" class="t s3_498">SSE extensions</span><span id="t8q_498" class="t s4_498">, </span><span id="t8r_498" class="t s5_498">10-9 </span>
<span id="t8s_498" class="t s3_498">SSE2 extensions</span><span id="t8t_498" class="t s4_498">, </span><span id="t8u_498" class="t s5_498">11-7 </span>
<span id="t8v_498" class="t s3_498">UNPCKHPD instruction</span><span id="t8w_498" class="t s4_498">, </span><span id="t8x_498" class="t s5_498">11-8 </span>
<span id="t8y_498" class="t s3_498">UNPCKHPS instruction</span><span id="t8z_498" class="t s4_498">, </span><span id="t90_498" class="t s5_498">10-10 </span>
<span id="t91_498" class="t s3_498">UNPCKLPD instruction</span><span id="t92_498" class="t s4_498">, </span><span id="t93_498" class="t s5_498">11-8 </span>
<span id="t94_498" class="t s3_498">UNPCKLPS instruction</span><span id="t95_498" class="t s4_498">, </span><span id="t96_498" class="t s5_498">10-10 </span>
<span id="t97_498" class="t s3_498">Unsigned integers </span>
<span id="t98_498" class="t s3_498">description of</span><span id="t99_498" class="t s4_498">, </span><span id="t9a_498" class="t s5_498">4-3 </span>
<span id="t9b_498" class="t s3_498">range of</span><span id="t9c_498" class="t s4_498">, </span><span id="t9d_498" class="t s5_498">4-3 </span>
<span id="t9e_498" class="t s3_498">types</span><span id="t9f_498" class="t s4_498">, </span><span id="t9g_498" class="t s5_498">4-3 </span>
<span id="t9h_498" class="t s3_498">Unsupported</span><span id="t9i_498" class="t s4_498">, </span><span id="t9j_498" class="t s5_498">8-14 </span>
<span id="t9k_498" class="t s3_498">floating-point formats, x87 FPU</span><span id="t9l_498" class="t s4_498">, </span><span id="t9m_498" class="t s5_498">8-14 </span>
<span id="t9n_498" class="t s3_498">x87 FPU instructions</span><span id="t9o_498" class="t s4_498">, </span><span id="t9p_498" class="t s5_498">8-24 </span>
<span id="t9q_498" class="t s6_498">V </span>
<span id="t9r_498" class="t s3_498">VIF (virtual interrupt) flag, EFLAGS register</span><span id="t9s_498" class="t s4_498">, </span><span id="t9t_498" class="t s5_498">3-17 </span>
<span id="t9u_498" class="t s3_498">VIP (virtual interrupt pending) flag </span>
<span id="t9v_498" class="t s3_498">EFLAGS register</span><span id="t9w_498" class="t s4_498">, </span><span id="t9x_498" class="t s5_498">3-17 </span>
<span id="t9y_498" class="t s3_498">Virtual 8086 mode </span>
<span id="t9z_498" class="t s3_498">description of</span><span id="ta0_498" class="t s4_498">, </span><span id="ta1_498" class="t s5_498">3-17 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
