<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-boot.info - hw/xive.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - xive.c<span style="font-size: 80%;"> (source / <a href="xive.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">8</td>
            <td class="headerCovTableEntry">2000</td>
            <td class="headerCovTableEntryLo">0.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2019-07-22 06:09:47</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">115</td>
            <td class="headerCovTableEntryLo">0.9 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Copyright 2016-2019 IBM Corp.</a>
<a name="2"><span class="lineNum">       2 </span>            :  *</a>
<a name="3"><span class="lineNum">       3 </span>            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="4"><span class="lineNum">       4 </span>            :  * you may not use this file except in compliance with the License.</a>
<a name="5"><span class="lineNum">       5 </span>            :  * You may obtain a copy of the License at</a>
<a name="6"><span class="lineNum">       6 </span>            :  *</a>
<a name="7"><span class="lineNum">       7 </span>            :  *      http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="8"><span class="lineNum">       8 </span>            :  *</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Unless required by applicable law or agreed to in writing, software</a>
<a name="10"><span class="lineNum">      10 </span>            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="11"><span class="lineNum">      11 </span>            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or</a>
<a name="12"><span class="lineNum">      12 </span>            :  * implied.</a>
<a name="13"><span class="lineNum">      13 </span>            :  * See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            :  * limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            :  */</a>
<a name="16"><span class="lineNum">      16 </span>            : #include &lt;skiboot.h&gt;</a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;xscom.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : #include &lt;chip.h&gt;</a>
<a name="19"><span class="lineNum">      19 </span>            : #include &lt;io.h&gt;</a>
<a name="20"><span class="lineNum">      20 </span>            : #include &lt;xive.h&gt;</a>
<a name="21"><span class="lineNum">      21 </span>            : #include &lt;xscom-p9-regs.h&gt;</a>
<a name="22"><span class="lineNum">      22 </span>            : #include &lt;interrupts.h&gt;</a>
<a name="23"><span class="lineNum">      23 </span>            : #include &lt;timebase.h&gt;</a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;bitmap.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;buddy.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;phys-map.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;p9_stop_api.H&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : /* Use Block group mode to move chip_id into block .... */</a>
<a name="30"><span class="lineNum">      30 </span>            : #define USE_BLOCK_GROUP_MODE</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : /* Indirect mode */</a>
<a name="33"><span class="lineNum">      33 </span>            : #define USE_INDIRECT</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : /* Always notify from EQ to VP (no EOI on EQs). Will speed up</a>
<a name="36"><span class="lineNum">      36 </span>            :  * EOIs at the expense of potentially higher powerbus traffic.</a>
<a name="37"><span class="lineNum">      37 </span>            :  */</a>
<a name="38"><span class="lineNum">      38 </span>            : #define EQ_ALWAYS_NOTIFY</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : /* Verbose debug */</a>
<a name="41"><span class="lineNum">      41 </span>            : #undef XIVE_VERBOSE_DEBUG</a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : /* Extra debug options used in debug builds */</a>
<a name="44"><span class="lineNum">      44 </span>            : #ifdef DEBUG</a>
<a name="45"><span class="lineNum">      45 </span>            : #define XIVE_DEBUG_DUPLICATES</a>
<a name="46"><span class="lineNum">      46 </span>            : #define XIVE_PERCPU_LOG</a>
<a name="47"><span class="lineNum">      47 </span>            : #define XIVE_DEBUG_INIT_CACHE_UPDATES</a>
<a name="48"><span class="lineNum">      48 </span>            : #define XIVE_EXTRA_CHECK_INIT_CACHE</a>
<a name="49"><span class="lineNum">      49 </span>            : #undef XIVE_CHECK_MISROUTED_IPI</a>
<a name="50"><span class="lineNum">      50 </span>            : #define XIVE_CHECK_LOCKS</a>
<a name="51"><span class="lineNum">      51 </span>            : #define XIVE_INT_SAFETY_GAP 0x1000</a>
<a name="52"><span class="lineNum">      52 </span>            : #else</a>
<a name="53"><span class="lineNum">      53 </span>            : #undef  XIVE_DEBUG_DUPLICATES</a>
<a name="54"><span class="lineNum">      54 </span>            : #undef  XIVE_PERCPU_LOG</a>
<a name="55"><span class="lineNum">      55 </span>            : #undef  XIVE_DEBUG_INIT_CACHE_UPDATES</a>
<a name="56"><span class="lineNum">      56 </span>            : #undef  XIVE_EXTRA_CHECK_INIT_CACHE</a>
<a name="57"><span class="lineNum">      57 </span>            : #undef  XIVE_CHECK_MISROUTED_IPI</a>
<a name="58"><span class="lineNum">      58 </span>            : #undef  XIVE_CHECK_LOCKS</a>
<a name="59"><span class="lineNum">      59 </span>            : #define XIVE_INT_SAFETY_GAP 0x10</a>
<a name="60"><span class="lineNum">      60 </span>            : #endif</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            : /*</a>
<a name="63"><span class="lineNum">      63 </span>            :  *</a>
<a name="64"><span class="lineNum">      64 </span>            :  * VSDs, blocks, set translation etc...</a>
<a name="65"><span class="lineNum">      65 </span>            :  *</a>
<a name="66"><span class="lineNum">      66 </span>            :  * This stuff confused me to no end so here's an attempt at explaining</a>
<a name="67"><span class="lineNum">      67 </span>            :  * my understanding of it and how I use it in OPAL &amp; Linux</a>
<a name="68"><span class="lineNum">      68 </span>            :  *</a>
<a name="69"><span class="lineNum">      69 </span>            :  * For the following data structures, the XIVE use a mechanism called</a>
<a name="70"><span class="lineNum">      70 </span>            :  * Virtualization Structure Tables (VST) to manage the memory layout</a>
<a name="71"><span class="lineNum">      71 </span>            :  * and access: ESBs (Event State Buffers, aka IPI sources), EAS/IVT</a>
<a name="72"><span class="lineNum">      72 </span>            :  * (Event assignment structures), END/EQs (Notification descriptors</a>
<a name="73"><span class="lineNum">      73 </span>            :  * aka event queues) and NVT/VPD (Notification Virtual Targets).</a>
<a name="74"><span class="lineNum">      74 </span>            :  *</a>
<a name="75"><span class="lineNum">      75 </span>            :  * These structures divide those tables into 16 &quot;blocks&quot;. Each XIVE</a>
<a name="76"><span class="lineNum">      76 </span>            :  * instance has a definition for all 16 blocks that can either represent</a>
<a name="77"><span class="lineNum">      77 </span>            :  * an actual table in memory or a remote XIVE MMIO port to access a</a>
<a name="78"><span class="lineNum">      78 </span>            :  * block that is owned by that remote XIVE.</a>
<a name="79"><span class="lineNum">      79 </span>            :  *</a>
<a name="80"><span class="lineNum">      80 </span>            :  * Our SW design will consist of allocating one block per chip (and thus</a>
<a name="81"><span class="lineNum">      81 </span>            :  * per XIVE instance) for now, thus giving us up to 16 supported chips in</a>
<a name="82"><span class="lineNum">      82 </span>            :  * the system. We may have to revisit that if we ever support systems with</a>
<a name="83"><span class="lineNum">      83 </span>            :  * more than 16 chips but that isn't on our radar at the moment or if we</a>
<a name="84"><span class="lineNum">      84 </span>            :  * want to do like pHyp on some machines and dedicate 2 blocks per chip</a>
<a name="85"><span class="lineNum">      85 </span>            :  * for some structures.</a>
<a name="86"><span class="lineNum">      86 </span>            :  *</a>
<a name="87"><span class="lineNum">      87 </span>            :  * Thus we need to be careful that we never expose to Linux the concept</a>
<a name="88"><span class="lineNum">      88 </span>            :  * of block and block boundaries, but instead we provide full number ranges</a>
<a name="89"><span class="lineNum">      89 </span>            :  * so that consecutive blocks can be supported.</a>
<a name="90"><span class="lineNum">      90 </span>            :  *</a>
<a name="91"><span class="lineNum">      91 </span>            :  * We will pre-allocate some of the tables in order to support a &quot;fallback&quot;</a>
<a name="92"><span class="lineNum">      92 </span>            :  * mode operations where an old-style XICS is emulated via OPAL calls. This</a>
<a name="93"><span class="lineNum">      93 </span>            :  * is achieved by having a default of one VP per physical thread associated</a>
<a name="94"><span class="lineNum">      94 </span>            :  * with one EQ and one IPI. There is also enought EATs to cover all the PHBs.</a>
<a name="95"><span class="lineNum">      95 </span>            :  *</a>
<a name="96"><span class="lineNum">      96 </span>            :  * Similarily, for MMIO access, the BARs support what is called &quot;set</a>
<a name="97"><span class="lineNum">      97 </span>            :  * translation&quot; which allows tyhe BAR to be devided into a certain</a>
<a name="98"><span class="lineNum">      98 </span>            :  * number of sets. The VC BAR (ESBs, ENDs, ...) supports 64 sets and</a>
<a name="99"><span class="lineNum">      99 </span>            :  * the PC BAT supports 16. Each &quot;set&quot; can be routed to a specific</a>
<a name="100"><span class="lineNum">     100 </span>            :  * block and offset within a block.</a>
<a name="101"><span class="lineNum">     101 </span>            :  *</a>
<a name="102"><span class="lineNum">     102 </span>            :  * For now, we will not use much of that functionality. We will use a</a>
<a name="103"><span class="lineNum">     103 </span>            :  * fixed split between ESB and ENDs for the VC BAR as defined by the</a>
<a name="104"><span class="lineNum">     104 </span>            :  * constants below and we will allocate all the PC BARs set to the</a>
<a name="105"><span class="lineNum">     105 </span>            :  * local block of that chip</a>
<a name="106"><span class="lineNum">     106 </span>            :  */</a>
<a name="107"><span class="lineNum">     107 </span>            : </a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : /* BAR default values (should be initialized by HostBoot but for</a>
<a name="110"><span class="lineNum">     110 </span>            :  * now we do it). Based on the memory map document by Dave Larson</a>
<a name="111"><span class="lineNum">     111 </span>            :  *</a>
<a name="112"><span class="lineNum">     112 </span>            :  * Fixed IC and TM BARs first.</a>
<a name="113"><span class="lineNum">     113 </span>            :  */</a>
<a name="114"><span class="lineNum">     114 </span>            : /* Use 64K for everything by default */</a>
<a name="115"><span class="lineNum">     115 </span>            : #define IC_PAGE_SIZE    0x10000</a>
<a name="116"><span class="lineNum">     116 </span>            : #define TM_PAGE_SIZE    0x10000</a>
<a name="117"><span class="lineNum">     117 </span>            : #define IPI_ESB_SHIFT   (16 + 1)</a>
<a name="118"><span class="lineNum">     118 </span>            : #define EQ_ESB_SHIFT    (16 + 1)</a>
<a name="119"><span class="lineNum">     119 </span>            : </a>
<a name="120"><span class="lineNum">     120 </span>            : /* VC BAR contains set translations for the ESBs and the EQs.</a>
<a name="121"><span class="lineNum">     121 </span>            :  *</a>
<a name="122"><span class="lineNum">     122 </span>            :  * It's divided in 64 sets, each of which can be either ESB pages or EQ pages.</a>
<a name="123"><span class="lineNum">     123 </span>            :  * The table configuring this is the EDT</a>
<a name="124"><span class="lineNum">     124 </span>            :  *</a>
<a name="125"><span class="lineNum">     125 </span>            :  * Additionally, the ESB pages come in pair of Linux_Trig_Mode isn't enabled</a>
<a name="126"><span class="lineNum">     126 </span>            :  * (which we won't enable for now as it assumes write-only permission which</a>
<a name="127"><span class="lineNum">     127 </span>            :  * the MMU doesn't support).</a>
<a name="128"><span class="lineNum">     128 </span>            :  *</a>
<a name="129"><span class="lineNum">     129 </span>            :  * To get started we just hard wire the following setup:</a>
<a name="130"><span class="lineNum">     130 </span>            :  *</a>
<a name="131"><span class="lineNum">     131 </span>            :  * VC_BAR size is 512G. We split it into 384G of ESBs (48 sets) and 128G</a>
<a name="132"><span class="lineNum">     132 </span>            :  * of ENDs (16 sets) for the time being. IE. Each set is thus 8GB</a>
<a name="133"><span class="lineNum">     133 </span>            :  */</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            : #define VC_ESB_SETS     48</a>
<a name="136"><span class="lineNum">     136 </span>            : #define VC_END_SETS     16</a>
<a name="137"><span class="lineNum">     137 </span>            : #define VC_MAX_SETS     64</a>
<a name="138"><span class="lineNum">     138 </span>            : </a>
<a name="139"><span class="lineNum">     139 </span>            : /* The table configuring the PC set translation (16 sets) is the VDT */</a>
<a name="140"><span class="lineNum">     140 </span>            : #define PC_MAX_SETS     16</a>
<a name="141"><span class="lineNum">     141 </span>            : </a>
<a name="142"><span class="lineNum">     142 </span>            : /* XXX This is the currently top limit of number of ESB/SBE entries</a>
<a name="143"><span class="lineNum">     143 </span>            :  * and EAS/IVT entries pre-allocated per chip. This should probably</a>
<a name="144"><span class="lineNum">     144 </span>            :  * turn into a device-tree property or NVRAM setting, or maybe</a>
<a name="145"><span class="lineNum">     145 </span>            :  * calculated from the amount of system RAM...</a>
<a name="146"><span class="lineNum">     146 </span>            :  *</a>
<a name="147"><span class="lineNum">     147 </span>            :  * This is currently set to 1M</a>
<a name="148"><span class="lineNum">     148 </span>            :  *</a>
<a name="149"><span class="lineNum">     149 </span>            :  * This is independent of the sizing of the MMIO space.</a>
<a name="150"><span class="lineNum">     150 </span>            :  *</a>
<a name="151"><span class="lineNum">     151 </span>            :  * WARNING: Due to how XICS emulation works, we cannot support more</a>
<a name="152"><span class="lineNum">     152 </span>            :  * interrupts per chip at this stage as the full interrupt number</a>
<a name="153"><span class="lineNum">     153 </span>            :  * (block + index) has to fit in a 24-bit number.</a>
<a name="154"><span class="lineNum">     154 </span>            :  *</a>
<a name="155"><span class="lineNum">     155 </span>            :  * That gives us a pre-allocated space of 256KB per chip for the state</a>
<a name="156"><span class="lineNum">     156 </span>            :  * bits and 8M per chip for the EAS/IVT.</a>
<a name="157"><span class="lineNum">     157 </span>            :  *</a>
<a name="158"><span class="lineNum">     158 </span>            :  * Note: The HW interrupts from PCIe and similar other entities that</a>
<a name="159"><span class="lineNum">     159 </span>            :  * use their own state bit array will have to share that IVT space,</a>
<a name="160"><span class="lineNum">     160 </span>            :  * so we could potentially make the IVT size twice as big, but for now</a>
<a name="161"><span class="lineNum">     161 </span>            :  * we will simply share it and ensure we don't hand out IPIs that</a>
<a name="162"><span class="lineNum">     162 </span>            :  * overlap the HW interrupts.</a>
<a name="163"><span class="lineNum">     163 </span>            :  */</a>
<a name="164"><span class="lineNum">     164 </span>            : #define MAX_INT_ENTRIES         (1 * 1024 * 1024)</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            : /* Corresponding direct table sizes */</a>
<a name="167"><span class="lineNum">     167 </span>            : #define SBE_SIZE        (MAX_INT_ENTRIES / 4)</a>
<a name="168"><span class="lineNum">     168 </span>            : #define IVT_SIZE        (MAX_INT_ENTRIES * 8)</a>
<a name="169"><span class="lineNum">     169 </span>            : </a>
<a name="170"><span class="lineNum">     170 </span>            : /* Max number of EQs. We allocate an indirect table big enough so</a>
<a name="171"><span class="lineNum">     171 </span>            :  * that when fully populated we can have that many EQs.</a>
<a name="172"><span class="lineNum">     172 </span>            :  *</a>
<a name="173"><span class="lineNum">     173 </span>            :  * The max number of EQs we support in our MMIO space is 128G/128K</a>
<a name="174"><span class="lineNum">     174 </span>            :  * ie. 1M. Since one EQ is 8 words (32 bytes), a 64K page can hold</a>
<a name="175"><span class="lineNum">     175 </span>            :  * 2K EQs. We need 512 pointers, ie, 4K of memory for the indirect</a>
<a name="176"><span class="lineNum">     176 </span>            :  * table.</a>
<a name="177"><span class="lineNum">     177 </span>            :  *</a>
<a name="178"><span class="lineNum">     178 </span>            :  * XXX Adjust that based on BAR value ?</a>
<a name="179"><span class="lineNum">     179 </span>            :  */</a>
<a name="180"><span class="lineNum">     180 </span>            : #ifdef USE_INDIRECT</a>
<a name="181"><span class="lineNum">     181 </span>            : #define MAX_EQ_COUNT            (1 * 1024 * 1024)</a>
<a name="182"><span class="lineNum">     182 </span>            : #define EQ_PER_PAGE             (0x10000 / 32) // Use sizeof ?</a>
<a name="183"><span class="lineNum">     183 </span>            : #define IND_EQ_TABLE_SIZE       ((MAX_EQ_COUNT / EQ_PER_PAGE) * 8)</a>
<a name="184"><span class="lineNum">     184 </span>            : #else</a>
<a name="185"><span class="lineNum">     185 </span>            : #define MAX_EQ_COUNT            (4 * 1024 * 64)</a>
<a name="186"><span class="lineNum">     186 </span>            : #define EQT_SIZE                (MAX_EQ_COUNT * 32)</a>
<a name="187"><span class="lineNum">     187 </span>            : #endif</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span>            : /* Number of priorities (and thus EQDs) we allocate for each VP */</a>
<a name="190"><span class="lineNum">     190 </span>            : #define NUM_INT_PRIORITIES      8</a>
<a name="191"><span class="lineNum">     191 </span>            : </a>
<a name="192"><span class="lineNum">     192 </span>            : /* Priority used for the one queue in XICS emulation */</a>
<a name="193"><span class="lineNum">     193 </span>            : #define XIVE_EMULATION_PRIO     7</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            : /* Max number of VPs. We allocate an indirect table big enough so</a>
<a name="196"><span class="lineNum">     196 </span>            :  * that when fully populated we can have that many VPs.</a>
<a name="197"><span class="lineNum">     197 </span>            :  *</a>
<a name="198"><span class="lineNum">     198 </span>            :  * The max number of VPs we support in our MMIO space is 64G/64K</a>
<a name="199"><span class="lineNum">     199 </span>            :  * ie. 1M. Since one VP is 16 words (64 bytes), a 64K page can hold</a>
<a name="200"><span class="lineNum">     200 </span>            :  * 1K EQ. We need 1024 pointers, ie, 8K of memory for the indirect</a>
<a name="201"><span class="lineNum">     201 </span>            :  * table.</a>
<a name="202"><span class="lineNum">     202 </span>            :  *</a>
<a name="203"><span class="lineNum">     203 </span>            :  * HOWEVER: A block supports only up to 512K VPs (19 bits of target</a>
<a name="204"><span class="lineNum">     204 </span>            :  * in the EQ). Since we currently only support 1 block per chip,</a>
<a name="205"><span class="lineNum">     205 </span>            :  * we will allocate half of the above. We might add support for</a>
<a name="206"><span class="lineNum">     206 </span>            :  * 2 blocks per chip later if necessary.</a>
<a name="207"><span class="lineNum">     207 </span>            :  *</a>
<a name="208"><span class="lineNum">     208 </span>            :  * XXX Adjust that based on BAR value ?</a>
<a name="209"><span class="lineNum">     209 </span>            :  */</a>
<a name="210"><span class="lineNum">     210 </span>            : #ifdef USE_INDIRECT</a>
<a name="211"><span class="lineNum">     211 </span>            : #define MAX_VP_ORDER            19      /* 512k */</a>
<a name="212"><span class="lineNum">     212 </span>            : #define MAX_VP_COUNT            (1ul &lt;&lt; MAX_VP_ORDER)</a>
<a name="213"><span class="lineNum">     213 </span>            : #define VP_PER_PAGE             (0x10000 / 64) // Use sizeof ?</a>
<a name="214"><span class="lineNum">     214 </span>            : #define IND_VP_TABLE_SIZE       ((MAX_VP_COUNT / VP_PER_PAGE) * 8)</a>
<a name="215"><span class="lineNum">     215 </span>            : #else</a>
<a name="216"><span class="lineNum">     216 </span>            : #define MAX_VP_ORDER            13      /* 8k */</a>
<a name="217"><span class="lineNum">     217 </span>            : #define MAX_VP_COUNT            (1ul &lt;&lt; MAX_VP_ORDER)</a>
<a name="218"><span class="lineNum">     218 </span>            : #define VPT_SIZE                (MAX_VP_COUNT * 64)</a>
<a name="219"><span class="lineNum">     219 </span>            : #endif</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="222"><span class="lineNum">     222 </span>            : </a>
<a name="223"><span class="lineNum">     223 </span>            : /* Initial number of VPs (XXX Make it a variable ?). Round things</a>
<a name="224"><span class="lineNum">     224 </span>            :  * up to a max of 32 cores per chip</a>
<a name="225"><span class="lineNum">     225 </span>            :  */</a>
<a name="226"><span class="lineNum">     226 </span>            : #define INITIAL_VP_BASE         0x80</a>
<a name="227"><span class="lineNum">     227 </span>            : #define INITIAL_VP_COUNT        0x80</a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span>            : #else</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            : /* Initial number of VPs on block 0 only */</a>
<a name="232"><span class="lineNum">     232 </span>            : #define INITIAL_BLK0_VP_BASE    0x800</a>
<a name="233"><span class="lineNum">     233 </span>            : #define INITIAL_BLK0_VP_COUNT   0x800</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span>            : #endif</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            : /* The xive operation mode indicates the active &quot;API&quot; and corresponds</a>
<a name="238"><span class="lineNum">     238 </span>            :  * to the &quot;mode&quot; parameter of the opal_xive_reset() call</a>
<a name="239"><span class="lineNum">     239 </span>            :  */</a>
<a name="240"><span class="lineNum">     240 </span>            : static enum {</a>
<a name="241"><span class="lineNum">     241 </span>            :         XIVE_MODE_EMU   = OPAL_XIVE_MODE_EMU,</a>
<a name="242"><span class="lineNum">     242 </span>            :         XIVE_MODE_EXPL  = OPAL_XIVE_MODE_EXPL,</a>
<a name="243"><span class="lineNum">     243 </span>            :         XIVE_MODE_NONE,</a>
<a name="244"><span class="lineNum">     244 </span>            : } xive_mode = XIVE_MODE_NONE;</a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            : /* Each source controller has one of these. There's one embedded</a>
<a name="248"><span class="lineNum">     248 </span>            :  * in the XIVE struct for IPIs</a>
<a name="249"><span class="lineNum">     249 </span>            :  */</a>
<a name="250"><span class="lineNum">     250 </span>            : struct xive_src {</a>
<a name="251"><span class="lineNum">     251 </span>            :         struct irq_source               is;</a>
<a name="252"><span class="lineNum">     252 </span>            :         const struct irq_source_ops     *orig_ops;</a>
<a name="253"><span class="lineNum">     253 </span>            :         struct xive                     *xive;</a>
<a name="254"><span class="lineNum">     254 </span>            :         void                            *esb_mmio;</a>
<a name="255"><span class="lineNum">     255 </span>            :         uint32_t                        esb_base;</a>
<a name="256"><span class="lineNum">     256 </span>            :         uint32_t                        esb_shift;</a>
<a name="257"><span class="lineNum">     257 </span>            :         uint32_t                        flags;</a>
<a name="258"><span class="lineNum">     258 </span>            : };</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            : #define LOG_TYPE_XIRR   0</a>
<a name="261"><span class="lineNum">     261 </span>            : #define LOG_TYPE_XIRR2  1</a>
<a name="262"><span class="lineNum">     262 </span>            : #define LOG_TYPE_POPQ   2</a>
<a name="263"><span class="lineNum">     263 </span>            : #define LOG_TYPE_EOI    3</a>
<a name="264"><span class="lineNum">     264 </span>            : #define LOG_TYPE_EQD    4</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            : struct xive_log_ent {</a>
<a name="267"><span class="lineNum">     267 </span>            :         uint8_t type;</a>
<a name="268"><span class="lineNum">     268 </span>            :         uint8_t cnt;</a>
<a name="269"><span class="lineNum">     269 </span>            :         uint64_t tb;</a>
<a name="270"><span class="lineNum">     270 </span>            : #define MAX_LOG_DATA    8</a>
<a name="271"><span class="lineNum">     271 </span>            :         uint32_t data[MAX_LOG_DATA];</a>
<a name="272"><span class="lineNum">     272 </span>            : };</a>
<a name="273"><span class="lineNum">     273 </span>            : #define MAX_LOG_ENT     32</a>
<a name="274"><span class="lineNum">     274 </span>            : </a>
<a name="275"><span class="lineNum">     275 </span>            : struct xive_cpu_state {</a>
<a name="276"><span class="lineNum">     276 </span>            :         struct xive     *xive;</a>
<a name="277"><span class="lineNum">     277 </span>            :         void            *tm_ring1;</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            : #ifdef XIVE_PERCPU_LOG</a>
<a name="280"><span class="lineNum">     280 </span>            :         struct xive_log_ent log[MAX_LOG_ENT];</a>
<a name="281"><span class="lineNum">     281 </span>            :         uint32_t        log_pos;</a>
<a name="282"><span class="lineNum">     282 </span>            : #endif</a>
<a name="283"><span class="lineNum">     283 </span>            :         /* Base HW VP and associated queues */</a>
<a name="284"><span class="lineNum">     284 </span>            :         uint32_t        vp_blk;</a>
<a name="285"><span class="lineNum">     285 </span>            :         uint32_t        vp_idx;</a>
<a name="286"><span class="lineNum">     286 </span>            :         uint32_t        eq_blk;</a>
<a name="287"><span class="lineNum">     287 </span>            :         uint32_t        eq_idx; /* Base eq index of a block of 8 */</a>
<a name="288"><span class="lineNum">     288 </span>            :         void            *eq_page;</a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            :         /* Pre-allocated IPI */</a>
<a name="291"><span class="lineNum">     291 </span>            :         uint32_t        ipi_irq;</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            :         /* Use for XICS emulation */</a>
<a name="294"><span class="lineNum">     294 </span>            :         struct lock     lock;</a>
<a name="295"><span class="lineNum">     295 </span>            :         uint8_t         cppr;</a>
<a name="296"><span class="lineNum">     296 </span>            :         uint8_t         mfrr;</a>
<a name="297"><span class="lineNum">     297 </span>            :         uint8_t         pending;</a>
<a name="298"><span class="lineNum">     298 </span>            :         uint8_t         prev_cppr;</a>
<a name="299"><span class="lineNum">     299 </span>            :         uint32_t        *eqbuf;</a>
<a name="300"><span class="lineNum">     300 </span>            :         uint32_t        eqptr;</a>
<a name="301"><span class="lineNum">     301 </span>            :         uint32_t        eqmsk;</a>
<a name="302"><span class="lineNum">     302 </span>            :         uint8_t         eqgen;</a>
<a name="303"><span class="lineNum">     303 </span>            :         void            *eqmmio;</a>
<a name="304"><span class="lineNum">     304 </span>            :         uint64_t        total_irqs;</a>
<a name="305"><span class="lineNum">     305 </span>            : };</a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span>            : #ifdef XIVE_PERCPU_LOG</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            : static void log_add(struct xive_cpu_state *xs, uint8_t type,</a>
<a name="310"><span class="lineNum">     310 </span>            :                     uint8_t count, ...)</a>
<a name="311"><span class="lineNum">     311 </span>            : {</a>
<a name="312"><span class="lineNum">     312 </span>            :         struct xive_log_ent *e = &amp;xs-&gt;log[xs-&gt;log_pos];</a>
<a name="313"><span class="lineNum">     313 </span>            :         va_list args;</a>
<a name="314"><span class="lineNum">     314 </span>            :         int i;</a>
<a name="315"><span class="lineNum">     315 </span>            : </a>
<a name="316"><span class="lineNum">     316 </span>            :         e-&gt;type = type;</a>
<a name="317"><span class="lineNum">     317 </span>            :         e-&gt;cnt = count;</a>
<a name="318"><span class="lineNum">     318 </span>            :         e-&gt;tb = mftb();</a>
<a name="319"><span class="lineNum">     319 </span>            :         va_start(args, count);</a>
<a name="320"><span class="lineNum">     320 </span>            :         for (i = 0; i &lt; count; i++)</a>
<a name="321"><span class="lineNum">     321 </span>            :                 e-&gt;data[i] = va_arg(args, u32);</a>
<a name="322"><span class="lineNum">     322 </span>            :         va_end(args);</a>
<a name="323"><span class="lineNum">     323 </span>            :         xs-&gt;log_pos = xs-&gt;log_pos + 1;</a>
<a name="324"><span class="lineNum">     324 </span>            :         if (xs-&gt;log_pos == MAX_LOG_ENT)</a>
<a name="325"><span class="lineNum">     325 </span>            :                 xs-&gt;log_pos = 0;</a>
<a name="326"><span class="lineNum">     326 </span>            : }</a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span>            : static void log_print(struct xive_cpu_state *xs)</a>
<a name="329"><span class="lineNum">     329 </span>            : {</a>
<a name="330"><span class="lineNum">     330 </span>            :         uint32_t pos = xs-&gt;log_pos;</a>
<a name="331"><span class="lineNum">     331 </span>            :         uint8_t buf[256];</a>
<a name="332"><span class="lineNum">     332 </span>            :         int i, j;</a>
<a name="333"><span class="lineNum">     333 </span>            :         static const char *lts[] = {</a>
<a name="334"><span class="lineNum">     334 </span>            :                 &quot;&gt;XIRR&quot;,</a>
<a name="335"><span class="lineNum">     335 </span>            :                 &quot;&lt;XIRR&quot;,</a>
<a name="336"><span class="lineNum">     336 </span>            :                 &quot; POPQ&quot;,</a>
<a name="337"><span class="lineNum">     337 </span>            :                 &quot;  EOI&quot;,</a>
<a name="338"><span class="lineNum">     338 </span>            :                 &quot;  EQD&quot;</a>
<a name="339"><span class="lineNum">     339 </span>            :         };</a>
<a name="340"><span class="lineNum">     340 </span>            :         for (i = 0; i &lt; MAX_LOG_ENT; i++) {</a>
<a name="341"><span class="lineNum">     341 </span>            :                 struct xive_log_ent *e = &amp;xs-&gt;log[pos];</a>
<a name="342"><span class="lineNum">     342 </span>            :                 uint8_t *b = buf, *eb = &amp;buf[255];</a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span>            :                 b += snprintf(b, eb-b, &quot;%08llx %s &quot;, e-&gt;tb,</a>
<a name="345"><span class="lineNum">     345 </span>            :                               lts[e-&gt;type]);</a>
<a name="346"><span class="lineNum">     346 </span>            :                 for (j = 0; j &lt; e-&gt;cnt &amp;&amp; b &lt; eb; j++)</a>
<a name="347"><span class="lineNum">     347 </span>            :                         b += snprintf(b, eb-b, &quot;%08x &quot;, e-&gt;data[j]);</a>
<a name="348"><span class="lineNum">     348 </span>            :                 printf(&quot;%s\n&quot;, buf);</a>
<a name="349"><span class="lineNum">     349 </span>            :                 pos = pos + 1;</a>
<a name="350"><span class="lineNum">     350 </span>            :                 if (pos == MAX_LOG_ENT)</a>
<a name="351"><span class="lineNum">     351 </span>            :                         pos = 0;</a>
<a name="352"><span class="lineNum">     352 </span>            :         }</a>
<a name="353"><span class="lineNum">     353 </span>            : }</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            : #else /* XIVE_PERCPU_LOG */</a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 : static inline void log_add(struct xive_cpu_state *xs __unused,</span></a>
<a name="358"><span class="lineNum">     358 </span>            :                            uint8_t type __unused,</a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                            uint8_t count __unused, ...) { }</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 : static inline void log_print(struct xive_cpu_state *xs __unused) { }</span></a>
<a name="361"><span class="lineNum">     361 </span>            : </a>
<a name="362"><span class="lineNum">     362 </span>            : #endif /* XIVE_PERCPU_LOG */</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span>            : struct xive {</a>
<a name="365"><span class="lineNum">     365 </span>            :         uint32_t        chip_id;</a>
<a name="366"><span class="lineNum">     366 </span>            :         uint32_t        block_id;</a>
<a name="367"><span class="lineNum">     367 </span>            :         struct dt_node  *x_node;</a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            :         uint64_t        xscom_base;</a>
<a name="370"><span class="lineNum">     370 </span>            : </a>
<a name="371"><span class="lineNum">     371 </span>            :         /* MMIO regions */</a>
<a name="372"><span class="lineNum">     372 </span>            :         void            *ic_base;</a>
<a name="373"><span class="lineNum">     373 </span>            :         uint64_t        ic_size;</a>
<a name="374"><span class="lineNum">     374 </span>            :         uint32_t        ic_shift;</a>
<a name="375"><span class="lineNum">     375 </span>            :         void            *tm_base;</a>
<a name="376"><span class="lineNum">     376 </span>            :         uint64_t        tm_size;</a>
<a name="377"><span class="lineNum">     377 </span>            :         uint32_t        tm_shift;</a>
<a name="378"><span class="lineNum">     378 </span>            :         void            *pc_base;</a>
<a name="379"><span class="lineNum">     379 </span>            :         uint64_t        pc_size;</a>
<a name="380"><span class="lineNum">     380 </span>            :         void            *vc_base;</a>
<a name="381"><span class="lineNum">     381 </span>            :         uint64_t        vc_size;</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            :         void            *esb_mmio;</a>
<a name="384"><span class="lineNum">     384 </span>            :         void            *eq_mmio;</a>
<a name="385"><span class="lineNum">     385 </span>            : </a>
<a name="386"><span class="lineNum">     386 </span>            :         /* Set on XSCOM register access error */</a>
<a name="387"><span class="lineNum">     387 </span>            :         bool            last_reg_error;</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span>            :         /* Per-XIVE mutex */</a>
<a name="390"><span class="lineNum">     390 </span>            :         struct lock     lock;</a>
<a name="391"><span class="lineNum">     391 </span>            : </a>
<a name="392"><span class="lineNum">     392 </span>            :         /* Pre-allocated tables.</a>
<a name="393"><span class="lineNum">     393 </span>            :          *</a>
<a name="394"><span class="lineNum">     394 </span>            :          * We setup all the VDS for actual tables (ie, by opposition to</a>
<a name="395"><span class="lineNum">     395 </span>            :          * forwarding ports) as either direct pre-allocated or indirect</a>
<a name="396"><span class="lineNum">     396 </span>            :          * and partially populated.</a>
<a name="397"><span class="lineNum">     397 </span>            :          *</a>
<a name="398"><span class="lineNum">     398 </span>            :          * Currently, the ESB/SBE and the EAS/IVT tables are direct and</a>
<a name="399"><span class="lineNum">     399 </span>            :          * fully pre-allocated based on MAX_INT_ENTRIES.</a>
<a name="400"><span class="lineNum">     400 </span>            :          *</a>
<a name="401"><span class="lineNum">     401 </span>            :          * The other tables are indirect, we thus pre-allocate the indirect</a>
<a name="402"><span class="lineNum">     402 </span>            :          * table (ie, pages of pointers) and populate enough of the pages</a>
<a name="403"><span class="lineNum">     403 </span>            :          * for our basic setup using 64K pages.</a>
<a name="404"><span class="lineNum">     404 </span>            :          *</a>
<a name="405"><span class="lineNum">     405 </span>            :          * The size of the indirect tables are driven by MAX_VP_COUNT and</a>
<a name="406"><span class="lineNum">     406 </span>            :          * MAX_EQ_COUNT. The number of pre-allocated ones are driven by</a>
<a name="407"><span class="lineNum">     407 </span>            :          * INITIAL_VP_COUNT (number of EQ depends on number of VP) in block</a>
<a name="408"><span class="lineNum">     408 </span>            :          * mode, otherwise we only preallocate INITIAL_BLK0_VP_COUNT on</a>
<a name="409"><span class="lineNum">     409 </span>            :          * block 0.</a>
<a name="410"><span class="lineNum">     410 </span>            :          */</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            :         /* Direct SBE and IVT tables */</a>
<a name="413"><span class="lineNum">     413 </span>            :         void            *sbe_base;</a>
<a name="414"><span class="lineNum">     414 </span>            :         void            *ivt_base;</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            : #ifdef USE_INDIRECT</a>
<a name="417"><span class="lineNum">     417 </span>            :         /* Indirect END/EQ table. NULL entries are unallocated, count is</a>
<a name="418"><span class="lineNum">     418 </span>            :          * the numbre of pointers (ie, sub page placeholders).</a>
<a name="419"><span class="lineNum">     419 </span>            :          */</a>
<a name="420"><span class="lineNum">     420 </span>            :         uint64_t        *eq_ind_base;</a>
<a name="421"><span class="lineNum">     421 </span>            :         uint32_t        eq_ind_count;</a>
<a name="422"><span class="lineNum">     422 </span>            : #else</a>
<a name="423"><span class="lineNum">     423 </span>            :         void            *eq_base;</a>
<a name="424"><span class="lineNum">     424 </span>            : #endif</a>
<a name="425"><span class="lineNum">     425 </span>            :         /* EQ allocation bitmap. Each bit represent 8 EQs */</a>
<a name="426"><span class="lineNum">     426 </span>            :         bitmap_t        *eq_map;</a>
<a name="427"><span class="lineNum">     427 </span>            : </a>
<a name="428"><span class="lineNum">     428 </span>            : #ifdef USE_INDIRECT</a>
<a name="429"><span class="lineNum">     429 </span>            :         /* Indirect NVT/VP table. NULL entries are unallocated, count is</a>
<a name="430"><span class="lineNum">     430 </span>            :          * the numbre of pointers (ie, sub page placeholders).</a>
<a name="431"><span class="lineNum">     431 </span>            :          */</a>
<a name="432"><span class="lineNum">     432 </span>            :         uint64_t        *vp_ind_base;</a>
<a name="433"><span class="lineNum">     433 </span>            :         uint32_t        vp_ind_count;</a>
<a name="434"><span class="lineNum">     434 </span>            : #else</a>
<a name="435"><span class="lineNum">     435 </span>            :         void            *vp_base;</a>
<a name="436"><span class="lineNum">     436 </span>            : #endif</a>
<a name="437"><span class="lineNum">     437 </span>            : </a>
<a name="438"><span class="lineNum">     438 </span>            : #ifndef USE_BLOCK_GROUP_MODE</a>
<a name="439"><span class="lineNum">     439 </span>            :         /* VP allocation buddy when not using block group mode */</a>
<a name="440"><span class="lineNum">     440 </span>            :         struct buddy    *vp_buddy;</a>
<a name="441"><span class="lineNum">     441 </span>            : #endif</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            : #ifdef USE_INDIRECT</a>
<a name="444"><span class="lineNum">     444 </span>            :         /* Pool of donated pages for provisioning indirect EQ and VP pages */</a>
<a name="445"><span class="lineNum">     445 </span>            :         struct list_head donated_pages;</a>
<a name="446"><span class="lineNum">     446 </span>            : #endif</a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            :         /* To ease a possible change to supporting more than one block of</a>
<a name="449"><span class="lineNum">     449 </span>            :          * interrupts per chip, we store here the &quot;base&quot; global number</a>
<a name="450"><span class="lineNum">     450 </span>            :          * and max number of interrupts for this chip. The global number</a>
<a name="451"><span class="lineNum">     451 </span>            :          * encompass the block number and index.</a>
<a name="452"><span class="lineNum">     452 </span>            :          */</a>
<a name="453"><span class="lineNum">     453 </span>            :         uint32_t        int_base;</a>
<a name="454"><span class="lineNum">     454 </span>            :         uint32_t        int_max;</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            :         /* Due to the overlap between IPIs and HW sources in the IVT table,</a>
<a name="457"><span class="lineNum">     457 </span>            :          * we keep some kind of top-down allocator. It is used for HW sources</a>
<a name="458"><span class="lineNum">     458 </span>            :          * to &quot;allocate&quot; interrupt entries and will limit what can be handed</a>
<a name="459"><span class="lineNum">     459 </span>            :          * out as IPIs. Of course this assumes we &quot;allocate&quot; all HW sources</a>
<a name="460"><span class="lineNum">     460 </span>            :          * before we start handing out IPIs.</a>
<a name="461"><span class="lineNum">     461 </span>            :          *</a>
<a name="462"><span class="lineNum">     462 </span>            :          * Note: The numbers here are global interrupt numbers so that we can</a>
<a name="463"><span class="lineNum">     463 </span>            :          * potentially handle more than one block per chip in the future.</a>
<a name="464"><span class="lineNum">     464 </span>            :          */</a>
<a name="465"><span class="lineNum">     465 </span>            :         uint32_t        int_hw_bot;     /* Bottom of HW allocation */</a>
<a name="466"><span class="lineNum">     466 </span>            :         uint32_t        int_ipi_top;    /* Highest IPI handed out so far + 1 */</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            :         /* The IPI allocation bitmap */</a>
<a name="469"><span class="lineNum">     469 </span>            :         bitmap_t        *ipi_alloc_map;</a>
<a name="470"><span class="lineNum">     470 </span>            : </a>
<a name="471"><span class="lineNum">     471 </span>            :         /* We keep track of which interrupts were ever enabled to</a>
<a name="472"><span class="lineNum">     472 </span>            :          * speed up xive_reset</a>
<a name="473"><span class="lineNum">     473 </span>            :          */</a>
<a name="474"><span class="lineNum">     474 </span>            :         bitmap_t        *int_enabled_map;</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span>            :         /* Embedded source IPIs */</a>
<a name="477"><span class="lineNum">     477 </span>            :         struct xive_src ipis;</a>
<a name="478"><span class="lineNum">     478 </span>            : </a>
<a name="479"><span class="lineNum">     479 </span>            :         /* Embedded escalation interrupts */</a>
<a name="480"><span class="lineNum">     480 </span>            :         struct xive_src esc_irqs;</a>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<a name="482"><span class="lineNum">     482 </span>            :         /* In memory queue overflow */</a>
<a name="483"><span class="lineNum">     483 </span>            :         void            *q_ovf;</a>
<a name="484"><span class="lineNum">     484 </span>            : };</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            : #define XIVE_CAN_STORE_EOI(x) XIVE_STORE_EOI_ENABLED</a>
<a name="487"><span class="lineNum">     487 </span>            : </a>
<a name="488"><span class="lineNum">     488 </span>            : /* Global DT node */</a>
<a name="489"><span class="lineNum">     489 </span>            : static struct dt_node *xive_dt_node;</a>
<a name="490"><span class="lineNum">     490 </span>            : </a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span>            : /* Block &lt;-&gt; Chip conversions.</a>
<a name="493"><span class="lineNum">     493 </span>            :  *</a>
<a name="494"><span class="lineNum">     494 </span>            :  * As chipIDs may not be within the range of 16 block IDs supported by XIVE,</a>
<a name="495"><span class="lineNum">     495 </span>            :  * we have a 2 way conversion scheme.</a>
<a name="496"><span class="lineNum">     496 </span>            :  *</a>
<a name="497"><span class="lineNum">     497 </span>            :  * From block to chip, use the global table below.</a>
<a name="498"><span class="lineNum">     498 </span>            :  *</a>
<a name="499"><span class="lineNum">     499 </span>            :  * From chip to block, a field in struct proc_chip contains the first block</a>
<a name="500"><span class="lineNum">     500 </span>            :  * of that chip. For now we only support one block per chip but that might</a>
<a name="501"><span class="lineNum">     501 </span>            :  * change in the future</a>
<a name="502"><span class="lineNum">     502 </span>            :  */</a>
<a name="503"><span class="lineNum">     503 </span>            : #define XIVE_INVALID_CHIP       0xffffffff</a>
<a name="504"><span class="lineNum">     504 </span>            : #define XIVE_MAX_CHIPS          16</a>
<a name="505"><span class="lineNum">     505 </span>            : static uint32_t xive_block_to_chip[XIVE_MAX_CHIPS];</a>
<a name="506"><span class="lineNum">     506 </span>            : static uint32_t xive_block_count;</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 : static uint32_t xive_chip_to_block(uint32_t chip_id)</span></a>
<a name="510"><span class="lineNum">     510 </span>            : {</a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :         struct proc_chip *c = get_chip(chip_id);</span></a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         assert(c);</span></a>
<a name="514"><span class="lineNum">     514 </span><span class="lineNoCov">          0 :         assert(c-&gt;xive);</span></a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         return c-&gt;xive-&gt;block_id;</span></a>
<a name="516"><span class="lineNum">     516 </span>            : }</a>
<a name="517"><span class="lineNum">     517 </span>            : #endif</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            : /* Conversion between GIRQ and block/index.</a>
<a name="520"><span class="lineNum">     520 </span>            :  *</a>
<a name="521"><span class="lineNum">     521 </span>            :  * ------------------------------------</a>
<a name="522"><span class="lineNum">     522 </span>            :  * |0000000E|BLOC|               INDEX|</a>
<a name="523"><span class="lineNum">     523 </span>            :  * ------------------------------------</a>
<a name="524"><span class="lineNum">     524 </span>            :  *      8      4           20</a>
<a name="525"><span class="lineNum">     525 </span>            :  *</a>
<a name="526"><span class="lineNum">     526 </span>            :  * the E bit indicates that this is an escalation interrupt, in</a>
<a name="527"><span class="lineNum">     527 </span>            :  * that case, the BLOC/INDEX represents the EQ containig the</a>
<a name="528"><span class="lineNum">     528 </span>            :  * corresponding escalation descriptor.</a>
<a name="529"><span class="lineNum">     529 </span>            :  *</a>
<a name="530"><span class="lineNum">     530 </span>            :  * Global interrupt numbers for non-escalation interrupts are thus</a>
<a name="531"><span class="lineNum">     531 </span>            :  * limited to 24 bits which is necessary for our XICS emulation since</a>
<a name="532"><span class="lineNum">     532 </span>            :  * the top 8 bits are reserved for the CPPR value.</a>
<a name="533"><span class="lineNum">     533 </span>            :  *</a>
<a name="534"><span class="lineNum">     534 </span>            :  */</a>
<a name="535"><span class="lineNum">     535 </span>            : #define GIRQ_TO_BLK(__g)        (((__g) &gt;&gt; 20) &amp; 0xf)</a>
<a name="536"><span class="lineNum">     536 </span>            : #define GIRQ_TO_IDX(__g)        ((__g) &amp; 0x000fffff)</a>
<a name="537"><span class="lineNum">     537 </span>            : #define BLKIDX_TO_GIRQ(__b,__i) (((uint32_t)(__b)) &lt;&lt; 20 | (__i))</a>
<a name="538"><span class="lineNum">     538 </span>            : #define GIRQ_IS_ESCALATION(__g) ((__g) &amp; 0x01000000)</a>
<a name="539"><span class="lineNum">     539 </span>            : #define MAKE_ESCALATION_GIRQ(__b,__i)(BLKIDX_TO_GIRQ(__b,__i) | 0x01000000)</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span>            : /* Block/IRQ to chip# conversions */</a>
<a name="542"><span class="lineNum">     542 </span>            : #define PC_BLK_TO_CHIP(__b)     (xive_block_to_chip[__b])</a>
<a name="543"><span class="lineNum">     543 </span>            : #define VC_BLK_TO_CHIP(__b)     (xive_block_to_chip[__b])</a>
<a name="544"><span class="lineNum">     544 </span>            : #define GIRQ_TO_CHIP(__isn)     (VC_BLK_TO_CHIP(GIRQ_TO_BLK(__isn)))</a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span>            : /* Routing of physical processors to VPs */</a>
<a name="547"><span class="lineNum">     547 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="548"><span class="lineNum">     548 </span>            : #define PIR2VP_IDX(__pir)       (0x80 | P9_PIR2LOCALCPU(__pir))</a>
<a name="549"><span class="lineNum">     549 </span>            : #define PIR2VP_BLK(__pir)       (xive_chip_to_block(P9_PIR2GCID(__pir)))</a>
<a name="550"><span class="lineNum">     550 </span>            : #define VP2PIR(__blk, __idx)    (P9_PIRFROMLOCALCPU(VC_BLK_TO_CHIP(__blk), (__idx) &amp; 0x7f))</a>
<a name="551"><span class="lineNum">     551 </span>            : #else</a>
<a name="552"><span class="lineNum">     552 </span>            : #define PIR2VP_IDX(__pir)       (0x800 | (P9_PIR2GCID(__pir) &lt;&lt; 7) | P9_PIR2LOCALCPU(__pir))</a>
<a name="553"><span class="lineNum">     553 </span>            : #define PIR2VP_BLK(__pir)       (0)</a>
<a name="554"><span class="lineNum">     554 </span>            : #define VP2PIR(__blk, __idx)    (P9_PIRFROMLOCALCPU(((__idx) &gt;&gt; 7) &amp; 0xf, (__idx) &amp; 0x7f))</a>
<a name="555"><span class="lineNum">     555 </span>            : #endif</a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span>            : /* Decoding of OPAL API VP IDs. The VP IDs are encoded as follow</a>
<a name="558"><span class="lineNum">     558 </span>            :  *</a>
<a name="559"><span class="lineNum">     559 </span>            :  * Block group mode:</a>
<a name="560"><span class="lineNum">     560 </span>            :  *</a>
<a name="561"><span class="lineNum">     561 </span>            :  * -----------------------------------</a>
<a name="562"><span class="lineNum">     562 </span>            :  * |GVEOOOOO|                   INDEX|</a>
<a name="563"><span class="lineNum">     563 </span>            :  * -----------------------------------</a>
<a name="564"><span class="lineNum">     564 </span>            :  *  ||   |</a>
<a name="565"><span class="lineNum">     565 </span>            :  *  ||  Order</a>
<a name="566"><span class="lineNum">     566 </span>            :  *  |Virtual</a>
<a name="567"><span class="lineNum">     567 </span>            :  *  Group</a>
<a name="568"><span class="lineNum">     568 </span>            :  *</a>
<a name="569"><span class="lineNum">     569 </span>            :  * G (Group)   : Set to 1 for a group VP (not currently supported)</a>
<a name="570"><span class="lineNum">     570 </span>            :  * V (Virtual) : Set to 1 for an allocated VP (vs. a physical processor ID)</a>
<a name="571"><span class="lineNum">     571 </span>            :  * E (Error)   : Should never be 1, used internally for errors</a>
<a name="572"><span class="lineNum">     572 </span>            :  * O (Order)   : Allocation order of the VP block</a>
<a name="573"><span class="lineNum">     573 </span>            :  *</a>
<a name="574"><span class="lineNum">     574 </span>            :  * The conversion is thus done as follow (groups aren't implemented yet)</a>
<a name="575"><span class="lineNum">     575 </span>            :  *</a>
<a name="576"><span class="lineNum">     576 </span>            :  *  If V=0, O must be 0 and 24-bit INDEX value is the PIR</a>
<a name="577"><span class="lineNum">     577 </span>            :  *  If V=1, the order O group is allocated such that if N is the number of</a>
<a name="578"><span class="lineNum">     578 </span>            :  *          chip bits considered for allocation (*)</a>
<a name="579"><span class="lineNum">     579 </span>            :  *          then the INDEX is constructed as follow (bit numbers such as 0=LSB)</a>
<a name="580"><span class="lineNum">     580 </span>            :  *           - bottom O-N bits is the index within the &quot;VP block&quot;</a>
<a name="581"><span class="lineNum">     581 </span>            :  *           - next N bits is the XIVE blockID of the VP</a>
<a name="582"><span class="lineNum">     582 </span>            :  *           - the remaining bits is the per-chip &quot;base&quot;</a>
<a name="583"><span class="lineNum">     583 </span>            :  *          so the conversion consists of &quot;extracting&quot; the block ID and moving</a>
<a name="584"><span class="lineNum">     584 </span>            :  *          down the upper bits by N bits.</a>
<a name="585"><span class="lineNum">     585 </span>            :  *</a>
<a name="586"><span class="lineNum">     586 </span>            :  * In non-block-group mode, the difference is that the blockID is</a>
<a name="587"><span class="lineNum">     587 </span>            :  * on the left of the index (the entire VP block is in a single</a>
<a name="588"><span class="lineNum">     588 </span>            :  * block ID)</a>
<a name="589"><span class="lineNum">     589 </span>            :  */</a>
<a name="590"><span class="lineNum">     590 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="591"><span class="lineNum">     591 </span>            : </a>
<a name="592"><span class="lineNum">     592 </span>            : /* VP allocation */</a>
<a name="593"><span class="lineNum">     593 </span>            : static uint32_t xive_chips_alloc_bits = 0;</a>
<a name="594"><span class="lineNum">     594 </span>            : static struct buddy *xive_vp_buddy;</a>
<a name="595"><span class="lineNum">     595 </span>            : static struct lock xive_buddy_lock = LOCK_UNLOCKED;</a>
<a name="596"><span class="lineNum">     596 </span>            : </a>
<a name="597"><span class="lineNum">     597 </span>            : /* VP# decoding/encoding */</a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 : static bool xive_decode_vp(uint32_t vp, uint32_t *blk, uint32_t *idx,</span></a>
<a name="599"><span class="lineNum">     599 </span>            :                            uint8_t *order, bool *group)</a>
<a name="600"><span class="lineNum">     600 </span>            : {</a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         uint32_t o = (vp &gt;&gt; 24) &amp; 0x1f;</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :         uint32_t n = xive_chips_alloc_bits;</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :         uint32_t index = vp &amp; 0x00ffffff;</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :         uint32_t imask = (1 &lt;&lt; (o - n)) - 1;</span></a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span>            :         /* Groups not supported yet */</a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :         if ((vp &gt;&gt; 31) &amp; 1)</span></a>
<a name="608"><span class="lineNum">     608 </span>            :                 return false;</a>
<a name="609"><span class="lineNum">     609 </span><span class="lineNoCov">          0 :         if (group)</span></a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :                 *group = false;</span></a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span>            :         /* PIR case */</a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :         if (((vp &gt;&gt; 30) &amp; 1) == 0) {</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :                 if (find_cpu_by_pir(index) == NULL)</span></a>
<a name="615"><span class="lineNum">     615 </span>            :                         return false;</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 if (blk)</span></a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :                         *blk = PIR2VP_BLK(index);</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 if (idx)</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :                         *idx = PIR2VP_IDX(index);</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :                 return true;</span></a>
<a name="621"><span class="lineNum">     621 </span>            :         }</a>
<a name="622"><span class="lineNum">     622 </span>            : </a>
<a name="623"><span class="lineNum">     623 </span>            :         /* Ensure o &gt; n, we have *at least* 2 VPs per block */</a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :         if (o &lt;= n)</span></a>
<a name="625"><span class="lineNum">     625 </span>            :                 return false;</a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            :         /* Combine the index base and index */</a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 :         if (idx)</span></a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 *idx = ((index &gt;&gt; n) &amp; ~imask) | (index &amp; imask);</span></a>
<a name="630"><span class="lineNum">     630 </span>            :         /* Extract block ID */</a>
<a name="631"><span class="lineNum">     631 </span><span class="lineNoCov">          0 :         if (blk)</span></a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 *blk = (index &gt;&gt; (o - n)) &amp; ((1 &lt;&lt; n) - 1);</span></a>
<a name="633"><span class="lineNum">     633 </span>            : </a>
<a name="634"><span class="lineNum">     634 </span>            :         /* Return order as well if asked for */</a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :         if (order)</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 *order = o;</span></a>
<a name="637"><span class="lineNum">     637 </span>            : </a>
<a name="638"><span class="lineNum">     638 </span>            :         return true;</a>
<a name="639"><span class="lineNum">     639 </span>            : }</a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 : static uint32_t xive_encode_vp(uint32_t blk, uint32_t idx, uint32_t order)</span></a>
<a name="642"><span class="lineNum">     642 </span>            : {</a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         uint32_t vp = 0x40000000 | (order &lt;&lt; 24);</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :         uint32_t n = xive_chips_alloc_bits;</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :         uint32_t imask = (1 &lt;&lt; (order - n)) - 1;</span></a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :         vp |= (idx &amp; ~imask) &lt;&lt; n;</span></a>
<a name="648"><span class="lineNum">     648 </span><span class="lineNoCov">          0 :         vp |= blk &lt;&lt; (order - n);</span></a>
<a name="649"><span class="lineNum">     649 </span><span class="lineNoCov">          0 :         vp |= idx &amp; imask;</span></a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         return  vp;</span></a>
<a name="651"><span class="lineNum">     651 </span>            : }</a>
<a name="652"><span class="lineNum">     652 </span>            : </a>
<a name="653"><span class="lineNum">     653 </span>            : #else /* USE_BLOCK_GROUP_MODE */</a>
<a name="654"><span class="lineNum">     654 </span>            : </a>
<a name="655"><span class="lineNum">     655 </span>            : /* VP# decoding/encoding */</a>
<a name="656"><span class="lineNum">     656 </span>            : static bool xive_decode_vp(uint32_t vp, uint32_t *blk, uint32_t *idx,</a>
<a name="657"><span class="lineNum">     657 </span>            :                            uint8_t *order, bool *group)</a>
<a name="658"><span class="lineNum">     658 </span>            : {</a>
<a name="659"><span class="lineNum">     659 </span>            :         uint32_t o = (vp &gt;&gt; 24) &amp; 0x1f;</a>
<a name="660"><span class="lineNum">     660 </span>            :         uint32_t index = vp &amp; 0x00ffffff;</a>
<a name="661"><span class="lineNum">     661 </span>            :         uint32_t imask = (1 &lt;&lt; o) - 1;</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            :         /* Groups not supported yet */</a>
<a name="664"><span class="lineNum">     664 </span>            :         if ((vp &gt;&gt; 31) &amp; 1)</a>
<a name="665"><span class="lineNum">     665 </span>            :                 return false;</a>
<a name="666"><span class="lineNum">     666 </span>            :         if (group)</a>
<a name="667"><span class="lineNum">     667 </span>            :                 *group = false;</a>
<a name="668"><span class="lineNum">     668 </span>            : </a>
<a name="669"><span class="lineNum">     669 </span>            :         /* PIR case */</a>
<a name="670"><span class="lineNum">     670 </span>            :         if (((vp &gt;&gt; 30) &amp; 1) == 0) {</a>
<a name="671"><span class="lineNum">     671 </span>            :                 if (find_cpu_by_pir(index) == NULL)</a>
<a name="672"><span class="lineNum">     672 </span>            :                         return false;</a>
<a name="673"><span class="lineNum">     673 </span>            :                 if (blk)</a>
<a name="674"><span class="lineNum">     674 </span>            :                         *blk = PIR2VP_BLK(index);</a>
<a name="675"><span class="lineNum">     675 </span>            :                 if (idx)</a>
<a name="676"><span class="lineNum">     676 </span>            :                         *idx = PIR2VP_IDX(index);</a>
<a name="677"><span class="lineNum">     677 </span>            :                 return true;</a>
<a name="678"><span class="lineNum">     678 </span>            :         }</a>
<a name="679"><span class="lineNum">     679 </span>            : </a>
<a name="680"><span class="lineNum">     680 </span>            :         /* Ensure o &gt; 0, we have *at least* 2 VPs per block */</a>
<a name="681"><span class="lineNum">     681 </span>            :         if (o == 0)</a>
<a name="682"><span class="lineNum">     682 </span>            :                 return false;</a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span>            :         /* Extract index */</a>
<a name="685"><span class="lineNum">     685 </span>            :         if (idx)</a>
<a name="686"><span class="lineNum">     686 </span>            :                 *idx = index &amp; imask;</a>
<a name="687"><span class="lineNum">     687 </span>            :         /* Extract block ID */</a>
<a name="688"><span class="lineNum">     688 </span>            :         if (blk)</a>
<a name="689"><span class="lineNum">     689 </span>            :                 *blk = index &gt;&gt; o;</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span>            :         /* Return order as well if asked for */</a>
<a name="692"><span class="lineNum">     692 </span>            :         if (order)</a>
<a name="693"><span class="lineNum">     693 </span>            :                 *order = o;</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span>            :         return true;</a>
<a name="696"><span class="lineNum">     696 </span>            : }</a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span>            : static uint32_t xive_encode_vp(uint32_t blk, uint32_t idx, uint32_t order)</a>
<a name="699"><span class="lineNum">     699 </span>            : {</a>
<a name="700"><span class="lineNum">     700 </span>            :         return 0x40000000 | (order &lt;&lt; 24) | (blk &lt;&lt; order) | idx;</a>
<a name="701"><span class="lineNum">     701 </span>            : }</a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span>            : #endif /* !USE_BLOCK_GROUP_MODE */</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span>            : #define xive_regw(__x, __r, __v) \</a>
<a name="706"><span class="lineNum">     706 </span>            :         __xive_regw(__x, __r, X_##__r, __v, #__r)</a>
<a name="707"><span class="lineNum">     707 </span>            : #define xive_regr(__x, __r) \</a>
<a name="708"><span class="lineNum">     708 </span>            :         __xive_regr(__x, __r, X_##__r, #__r)</a>
<a name="709"><span class="lineNum">     709 </span>            : #define xive_regwx(__x, __r, __v) \</a>
<a name="710"><span class="lineNum">     710 </span>            :         __xive_regw(__x, 0, X_##__r, __v, #__r)</a>
<a name="711"><span class="lineNum">     711 </span>            : #define xive_regrx(__x, __r) \</a>
<a name="712"><span class="lineNum">     712 </span>            :         __xive_regr(__x, 0, X_##__r, #__r)</a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span>            : #ifdef XIVE_VERBOSE_DEBUG</a>
<a name="715"><span class="lineNum">     715 </span>            : #define xive_vdbg(__x,__fmt,...)        prlog(PR_DEBUG,&quot;XIVE[ IC %02x  ] &quot; __fmt, (__x)-&gt;chip_id, ##__VA_ARGS__)</a>
<a name="716"><span class="lineNum">     716 </span>            : #define xive_cpu_vdbg(__c,__fmt,...)    prlog(PR_DEBUG,&quot;XIVE[CPU %04x] &quot; __fmt, (__c)-&gt;pir, ##__VA_ARGS__)</a>
<a name="717"><span class="lineNum">     717 </span>            : #else</a>
<a name="718"><span class="lineNum">     718 </span>            : #define xive_vdbg(x,fmt,...)            do { } while(0)</a>
<a name="719"><span class="lineNum">     719 </span>            : #define xive_cpu_vdbg(x,fmt,...)        do { } while(0)</a>
<a name="720"><span class="lineNum">     720 </span>            : #endif</a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span>            : #define xive_dbg(__x,__fmt,...)         prlog(PR_DEBUG,&quot;XIVE[ IC %02x  ] &quot; __fmt, (__x)-&gt;chip_id, ##__VA_ARGS__)</a>
<a name="723"><span class="lineNum">     723 </span>            : #define xive_cpu_dbg(__c,__fmt,...)     prlog(PR_DEBUG,&quot;XIVE[CPU %04x] &quot; __fmt, (__c)-&gt;pir, ##__VA_ARGS__)</a>
<a name="724"><span class="lineNum">     724 </span>            : #define xive_warn(__x,__fmt,...)        prlog(PR_WARNING,&quot;XIVE[ IC %02x  ] &quot; __fmt, (__x)-&gt;chip_id, ##__VA_ARGS__)</a>
<a name="725"><span class="lineNum">     725 </span>            : #define xive_cpu_warn(__c,__fmt,...)    prlog(PR_WARNING,&quot;XIVE[CPU %04x] &quot; __fmt, (__c)-&gt;pir, ##__VA_ARGS__)</a>
<a name="726"><span class="lineNum">     726 </span>            : #define xive_err(__x,__fmt,...)         prlog(PR_ERR,&quot;XIVE[ IC %02x  ] &quot; __fmt, (__x)-&gt;chip_id, ##__VA_ARGS__)</a>
<a name="727"><span class="lineNum">     727 </span>            : #define xive_cpu_err(__c,__fmt,...)     prlog(PR_ERR,&quot;XIVE[CPU %04x] &quot; __fmt, (__c)-&gt;pir, ##__VA_ARGS__)</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 : static void __xive_regw(struct xive *x, uint32_t m_reg, uint32_t x_reg, uint64_t v,</span></a>
<a name="730"><span class="lineNum">     730 </span>            :                         const char *rname)</a>
<a name="731"><span class="lineNum">     731 </span>            : {</a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :         bool use_xscom = (m_reg == 0) || !x-&gt;ic_base;</span></a>
<a name="733"><span class="lineNum">     733 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span><span class="lineNoCov">          0 :         x-&gt;last_reg_error = false;</span></a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span><span class="lineNoCov">          0 :         if (use_xscom) {</span></a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 :                 assert(x_reg != 0);</span></a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :                 rc = xscom_write(x-&gt;chip_id, x-&gt;xscom_base + x_reg, v);</span></a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 if (rc) {</span></a>
<a name="741"><span class="lineNum">     741 </span><span class="lineNoCov">          0 :                         if (!rname)</span></a>
<a name="742"><span class="lineNum">     742 </span><span class="lineNoCov">          0 :                                 rname = &quot;???&quot;;</span></a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :                         xive_err(x, &quot;Error writing register %s\n&quot;, rname);</span></a>
<a name="744"><span class="lineNum">     744 </span>            :                         /* Anything else we can do here ? */</a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :                         x-&gt;last_reg_error = true;</span></a>
<a name="746"><span class="lineNum">     746 </span>            :                 }</a>
<a name="747"><span class="lineNum">     747 </span>            :         } else {</a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 out_be64(x-&gt;ic_base + m_reg, v);</span></a>
<a name="749"><span class="lineNum">     749 </span>            :         }</a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 : }</span></a>
<a name="751"><span class="lineNum">     751 </span>            : </a>
<a name="752"><span class="lineNum">     752 </span><span class="lineNoCov">          0 : static uint64_t __xive_regr(struct xive *x, uint32_t m_reg, uint32_t x_reg,</span></a>
<a name="753"><span class="lineNum">     753 </span>            :                             const char *rname)</a>
<a name="754"><span class="lineNum">     754 </span>            : {</a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         bool use_xscom = (m_reg == 0) || !x-&gt;ic_base;</span></a>
<a name="756"><span class="lineNum">     756 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="757"><span class="lineNum">     757 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="758"><span class="lineNum">     758 </span>            : </a>
<a name="759"><span class="lineNum">     759 </span><span class="lineNoCov">          0 :         x-&gt;last_reg_error = false;</span></a>
<a name="760"><span class="lineNum">     760 </span>            : </a>
<a name="761"><span class="lineNum">     761 </span><span class="lineNoCov">          0 :         if (use_xscom) {</span></a>
<a name="762"><span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 assert(x_reg != 0);</span></a>
<a name="763"><span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 rc = xscom_read(x-&gt;chip_id, x-&gt;xscom_base + x_reg, &amp;val);</span></a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 if (rc) {</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 :                         if (!rname)</span></a>
<a name="766"><span class="lineNum">     766 </span><span class="lineNoCov">          0 :                                 rname = &quot;???&quot;;</span></a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :                         xive_err(x, &quot;Error reading register %s\n&quot;, rname);</span></a>
<a name="768"><span class="lineNum">     768 </span>            :                         /* Anything else we can do here ? */</a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :                         x-&gt;last_reg_error = true;</span></a>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 :                         return -1ull;</span></a>
<a name="771"><span class="lineNum">     771 </span>            :                 }</a>
<a name="772"><span class="lineNum">     772 </span>            :         } else {</a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 val = in_be64(x-&gt;ic_base + m_reg);</span></a>
<a name="774"><span class="lineNum">     774 </span>            :         }</a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :         return val;</span></a>
<a name="776"><span class="lineNum">     776 </span>            : }</a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span>            : /* Locate a controller from an IRQ number */</a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 : static struct xive *xive_from_isn(uint32_t isn)</span></a>
<a name="780"><span class="lineNum">     780 </span>            : {</a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :         uint32_t chip_id = GIRQ_TO_CHIP(isn);</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :         struct proc_chip *c = get_chip(chip_id);</span></a>
<a name="783"><span class="lineNum">     783 </span>            : </a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :         if (!c)</span></a>
<a name="785"><span class="lineNum">     785 </span>            :                 return NULL;</a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :         return c-&gt;xive;</span></a>
<a name="787"><span class="lineNum">     787 </span>            : }</a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 : static struct xive *xive_from_pc_blk(uint32_t blk)</span></a>
<a name="790"><span class="lineNum">     790 </span>            : {</a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         uint32_t chip_id = PC_BLK_TO_CHIP(blk);</span></a>
<a name="792"><span class="lineNum">     792 </span><span class="lineNoCov">          0 :         struct proc_chip *c = get_chip(chip_id);</span></a>
<a name="793"><span class="lineNum">     793 </span>            : </a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :         if (!c)</span></a>
<a name="795"><span class="lineNum">     795 </span>            :                 return NULL;</a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :         return c-&gt;xive;</span></a>
<a name="797"><span class="lineNum">     797 </span>            : }</a>
<a name="798"><span class="lineNum">     798 </span>            : </a>
<a name="799"><span class="lineNum">     799 </span><span class="lineNoCov">          0 : static struct xive *xive_from_vc_blk(uint32_t blk)</span></a>
<a name="800"><span class="lineNum">     800 </span>            : {</a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :         uint32_t chip_id = VC_BLK_TO_CHIP(blk);</span></a>
<a name="802"><span class="lineNum">     802 </span><span class="lineNoCov">          0 :         struct proc_chip *c = get_chip(chip_id);</span></a>
<a name="803"><span class="lineNum">     803 </span>            : </a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :         if (!c)</span></a>
<a name="805"><span class="lineNum">     805 </span>            :                 return NULL;</a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :         return c-&gt;xive;</span></a>
<a name="807"><span class="lineNum">     807 </span>            : }</a>
<a name="808"><span class="lineNum">     808 </span>            : </a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 : static struct xive_eq *xive_get_eq(struct xive *x, unsigned int idx)</span></a>
<a name="810"><span class="lineNum">     810 </span>            : {</a>
<a name="811"><span class="lineNum">     811 </span><span class="lineNoCov">          0 :         struct xive_eq *p;</span></a>
<a name="812"><span class="lineNum">     812 </span>            : </a>
<a name="813"><span class="lineNum">     813 </span>            : #ifdef USE_INDIRECT</a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :         if (idx &gt;= (x-&gt;eq_ind_count * EQ_PER_PAGE))</span></a>
<a name="815"><span class="lineNum">     815 </span>            :                 return NULL;</a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :         p = (struct xive_eq *)(x-&gt;eq_ind_base[idx / EQ_PER_PAGE] &amp;</span></a>
<a name="817"><span class="lineNum">     817 </span>            :                                VSD_ADDRESS_MASK);</a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :         if (!p)</span></a>
<a name="819"><span class="lineNum">     819 </span>            :                 return NULL;</a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         return &amp;p[idx % EQ_PER_PAGE];</span></a>
<a name="822"><span class="lineNum">     822 </span>            : #else</a>
<a name="823"><span class="lineNum">     823 </span>            :         if (idx &gt;= MAX_EQ_COUNT)</a>
<a name="824"><span class="lineNum">     824 </span>            :                 return NULL;</a>
<a name="825"><span class="lineNum">     825 </span>            :         if (!x-&gt;eq_base)</a>
<a name="826"><span class="lineNum">     826 </span>            :                 return NULL;</a>
<a name="827"><span class="lineNum">     827 </span>            :         p = x-&gt;eq_base;</a>
<a name="828"><span class="lineNum">     828 </span>            :         return p + idx;</a>
<a name="829"><span class="lineNum">     829 </span>            : #endif</a>
<a name="830"><span class="lineNum">     830 </span>            : }</a>
<a name="831"><span class="lineNum">     831 </span>            : </a>
<a name="832"><span class="lineNum">     832 </span><span class="lineNoCov">          0 : static struct xive_ive *xive_get_ive(struct xive *x, unsigned int isn)</span></a>
<a name="833"><span class="lineNum">     833 </span>            : {</a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :         struct xive_ive *ivt;</span></a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :         uint32_t idx = GIRQ_TO_IDX(isn);</span></a>
<a name="836"><span class="lineNum">     836 </span>            : </a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 :         if (GIRQ_IS_ESCALATION(isn)) {</span></a>
<a name="838"><span class="lineNum">     838 </span>            :                 /* Allright, an escalation IVE is buried inside an EQ, let's</a>
<a name="839"><span class="lineNum">     839 </span>            :                  * try to find it</a>
<a name="840"><span class="lineNum">     840 </span>            :                  */</a>
<a name="841"><span class="lineNum">     841 </span><span class="lineNoCov">          0 :                 struct xive_eq *eq;</span></a>
<a name="842"><span class="lineNum">     842 </span>            : </a>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 :                 if (x-&gt;chip_id != VC_BLK_TO_CHIP(GIRQ_TO_BLK(isn))) {</span></a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :                         xive_err(x, &quot;xive_get_ive, ESC ISN 0x%x not on right chip\n&quot;, isn);</span></a>
<a name="845"><span class="lineNum">     845 </span><span class="lineNoCov">          0 :                         return NULL;</span></a>
<a name="846"><span class="lineNum">     846 </span>            :                 }</a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :                 eq = xive_get_eq(x, idx);</span></a>
<a name="848"><span class="lineNum">     848 </span><span class="lineNoCov">          0 :                 if (!eq) {</span></a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 :                         xive_err(x, &quot;xive_get_ive, ESC ISN 0x%x EQ not found\n&quot;, isn);</span></a>
<a name="850"><span class="lineNum">     850 </span><span class="lineNoCov">          0 :                         return NULL;</span></a>
<a name="851"><span class="lineNum">     851 </span>            :                 }</a>
<a name="852"><span class="lineNum">     852 </span>            : </a>
<a name="853"><span class="lineNum">     853 </span>            :                 /* If using single-escalation, don't let anybody get to the individual</a>
<a name="854"><span class="lineNum">     854 </span>            :                  * esclation interrupts</a>
<a name="855"><span class="lineNum">     855 </span>            :                  */</a>
<a name="856"><span class="lineNum">     856 </span><span class="lineNoCov">          0 :                 if (eq-&gt;w0 &amp; EQ_W0_UNCOND_ESCALATE)</span></a>
<a name="857"><span class="lineNum">     857 </span>            :                         return NULL;</a>
<a name="858"><span class="lineNum">     858 </span>            : </a>
<a name="859"><span class="lineNum">     859 </span>            :                 /* Grab the buried IVE */</a>
<a name="860"><span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 return (struct xive_ive *)(char *)&amp;eq-&gt;w4;</span></a>
<a name="861"><span class="lineNum">     861 </span>            :         } else {</a>
<a name="862"><span class="lineNum">     862 </span>            :                 /* Check the block matches */</a>
<a name="863"><span class="lineNum">     863 </span><span class="lineNoCov">          0 :                 if (isn &lt; x-&gt;int_base || isn &gt;= x-&gt;int_max) {</span></a>
<a name="864"><span class="lineNum">     864 </span><span class="lineNoCov">          0 :                         xive_err(x, &quot;xive_get_ive, ISN 0x%x not on right chip\n&quot;, isn);</span></a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :                         return NULL;</span></a>
<a name="866"><span class="lineNum">     866 </span>            :                 }</a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :                 assert (idx &lt; MAX_INT_ENTRIES);</span></a>
<a name="868"><span class="lineNum">     868 </span>            : </a>
<a name="869"><span class="lineNum">     869 </span>            :                 /* If we support &gt;1 block per chip, this should still work as</a>
<a name="870"><span class="lineNum">     870 </span>            :                  * we are likely to make the table contiguous anyway</a>
<a name="871"><span class="lineNum">     871 </span>            :                  */</a>
<a name="872"><span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 ivt = x-&gt;ivt_base;</span></a>
<a name="873"><span class="lineNum">     873 </span><span class="lineNoCov">          0 :                 assert(ivt);</span></a>
<a name="874"><span class="lineNum">     874 </span>            : </a>
<a name="875"><span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 return ivt + idx;</span></a>
<a name="876"><span class="lineNum">     876 </span>            :         }</a>
<a name="877"><span class="lineNum">     877 </span>            : }</a>
<a name="878"><span class="lineNum">     878 </span>            : </a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 : static struct xive_vp *xive_get_vp(struct xive *x, unsigned int idx)</span></a>
<a name="880"><span class="lineNum">     880 </span>            : {</a>
<a name="881"><span class="lineNum">     881 </span><span class="lineNoCov">          0 :         struct xive_vp *p;</span></a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span>            : #ifdef USE_INDIRECT</a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :         assert(idx &lt; (x-&gt;vp_ind_count * VP_PER_PAGE));</span></a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :         p = (struct xive_vp *)(x-&gt;vp_ind_base[idx / VP_PER_PAGE] &amp;</span></a>
<a name="886"><span class="lineNum">     886 </span>            :                                VSD_ADDRESS_MASK);</a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :         if (!p)</span></a>
<a name="888"><span class="lineNum">     888 </span>            :                 return NULL;</a>
<a name="889"><span class="lineNum">     889 </span>            : </a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :         return &amp;p[idx % VP_PER_PAGE];</span></a>
<a name="891"><span class="lineNum">     891 </span>            : #else</a>
<a name="892"><span class="lineNum">     892 </span>            :         assert(idx &lt; MAX_VP_COUNT);</a>
<a name="893"><span class="lineNum">     893 </span>            :         p = x-&gt;vp_base;</a>
<a name="894"><span class="lineNum">     894 </span>            :         return p + idx;</a>
<a name="895"><span class="lineNum">     895 </span>            : #endif</a>
<a name="896"><span class="lineNum">     896 </span>            : }</a>
<a name="897"><span class="lineNum">     897 </span>            : </a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 : static void xive_init_default_vp(struct xive_vp *vp,</span></a>
<a name="899"><span class="lineNum">     899 </span>            :                                  uint32_t eq_blk, uint32_t eq_idx)</a>
<a name="900"><span class="lineNum">     900 </span>            : {</a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :         memset(vp, 0, sizeof(struct xive_vp));</span></a>
<a name="902"><span class="lineNum">     902 </span>            : </a>
<a name="903"><span class="lineNum">     903 </span>            :         /* Stash the EQ base in the pressure relief interrupt field */</a>
<a name="904"><span class="lineNum">     904 </span><span class="lineNoCov">          0 :         vp-&gt;w1 = (eq_blk &lt;&lt; 28) | eq_idx;</span></a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :         vp-&gt;w0 = VP_W0_VALID;</span></a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 : }</span></a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 : static void xive_init_emu_eq(uint32_t vp_blk, uint32_t vp_idx,</span></a>
<a name="909"><span class="lineNum">     909 </span>            :                              struct xive_eq *eq, void *backing_page,</a>
<a name="910"><span class="lineNum">     910 </span>            :                              uint8_t prio)</a>
<a name="911"><span class="lineNum">     911 </span>            : {</a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :         memset(eq, 0, sizeof(struct xive_eq));</span></a>
<a name="913"><span class="lineNum">     913 </span>            : </a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :         eq-&gt;w1 = EQ_W1_GENERATION;</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :         eq-&gt;w3 = ((uint64_t)backing_page) &amp; 0xffffffff;</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :         eq-&gt;w2 = (((uint64_t)backing_page)) &gt;&gt; 32 &amp; 0x0fffffff;</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :         eq-&gt;w6 = SETFIELD(EQ_W6_NVT_BLOCK, 0ul, vp_blk) |</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 :                 SETFIELD(EQ_W6_NVT_INDEX, 0ul, vp_idx);</span></a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :         eq-&gt;w7 = SETFIELD(EQ_W7_F0_PRIORITY, 0ul, prio);</span></a>
<a name="920"><span class="lineNum">     920 </span><span class="lineNoCov">          0 :         eq-&gt;w0 = EQ_W0_VALID | EQ_W0_ENQUEUE |</span></a>
<a name="921"><span class="lineNum">     921 </span>            :                 SETFIELD(EQ_W0_QSIZE, 0ul, EQ_QSIZE_64K) |</a>
<a name="922"><span class="lineNum">     922 </span>            :                 EQ_W0_FIRMWARE;</a>
<a name="923"><span class="lineNum">     923 </span>            : #ifdef EQ_ALWAYS_NOTIFY</a>
<a name="924"><span class="lineNum">     924 </span><span class="lineNoCov">          0 :         eq-&gt;w0 |= EQ_W0_UCOND_NOTIFY;</span></a>
<a name="925"><span class="lineNum">     925 </span>            : #endif</a>
<a name="926"><span class="lineNum">     926 </span><span class="lineNoCov">          0 : }</span></a>
<a name="927"><span class="lineNum">     927 </span>            : </a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 : static uint32_t *xive_get_eq_buf(uint32_t eq_blk, uint32_t eq_idx)</span></a>
<a name="929"><span class="lineNum">     929 </span>            : {</a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :         struct xive *x = xive_from_vc_blk(eq_blk);</span></a>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :         struct xive_eq *eq;</span></a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :         uint64_t addr;</span></a>
<a name="933"><span class="lineNum">     933 </span>            : </a>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         eq = xive_get_eq(x, eq_idx);</span></a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :         assert(eq);</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :         assert(eq-&gt;w0 &amp; EQ_W0_VALID);</span></a>
<a name="938"><span class="lineNum">     938 </span><span class="lineNoCov">          0 :         addr = (((uint64_t)eq-&gt;w2) &amp; 0x0fffffff) &lt;&lt; 32 | eq-&gt;w3;</span></a>
<a name="939"><span class="lineNum">     939 </span>            : </a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 :         return (uint32_t *)addr;</span></a>
<a name="941"><span class="lineNum">     941 </span>            : }</a>
<a name="942"><span class="lineNum">     942 </span>            : </a>
<a name="943"><span class="lineNum">     943 </span>            : #ifdef USE_INDIRECT</a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 : static void *xive_get_donated_page(struct xive *x __unused)</span></a>
<a name="945"><span class="lineNum">     945 </span>            : {</a>
<a name="946"><span class="lineNum">     946 </span><span class="lineNoCov">          0 :         return (void *)list_pop_(&amp;x-&gt;donated_pages, 0);</span></a>
<a name="947"><span class="lineNum">     947 </span>            : }</a>
<a name="948"><span class="lineNum">     948 </span>            : #endif</a>
<a name="949"><span class="lineNum">     949 </span>            : </a>
<a name="950"><span class="lineNum">     950 </span>            : #define XIVE_ALLOC_IS_ERR(_idx) ((_idx) &gt;= 0xfffffff0)</a>
<a name="951"><span class="lineNum">     951 </span>            : </a>
<a name="952"><span class="lineNum">     952 </span>            : #define XIVE_ALLOC_NO_SPACE     0xffffffff /* No possible space */</a>
<a name="953"><span class="lineNum">     953 </span>            : #define XIVE_ALLOC_NO_IND       0xfffffffe /* Indirect need provisioning */</a>
<a name="954"><span class="lineNum">     954 </span>            : #define XIVE_ALLOC_NO_MEM       0xfffffffd /* Local allocation failed */</a>
<a name="955"><span class="lineNum">     955 </span>            : </a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 : static uint32_t xive_alloc_eq_set(struct xive *x, bool alloc_indirect __unused)</span></a>
<a name="957"><span class="lineNum">     957 </span>            : {</a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         uint32_t ind_idx __unused;</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :         int idx;</span></a>
<a name="960"><span class="lineNum">     960 </span>            : </a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :         xive_vdbg(x, &quot;Allocating EQ set...\n&quot;);</span></a>
<a name="962"><span class="lineNum">     962 </span>            : </a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         assert(x-&gt;eq_map);</span></a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span>            :         /* Allocate from the EQ bitmap. Each bit is 8 EQs */</a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :         idx = bitmap_find_zero_bit(*x-&gt;eq_map, 0, MAX_EQ_COUNT &gt;&gt; 3);</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :         if (idx &lt; 0) {</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :                 xive_dbg(x, &quot;Allocation from EQ bitmap failed !\n&quot;);</span></a>
<a name="969"><span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 return XIVE_ALLOC_NO_SPACE;</span></a>
<a name="970"><span class="lineNum">     970 </span>            :         }</a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :         bitmap_set_bit(*x-&gt;eq_map, idx);</span></a>
<a name="972"><span class="lineNum">     972 </span>            : </a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :         idx &lt;&lt;= 3;</span></a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 :         xive_vdbg(x, &quot;Got EQs 0x%x..0x%x\n&quot;, idx, idx + 7);</span></a>
<a name="976"><span class="lineNum">     976 </span>            : </a>
<a name="977"><span class="lineNum">     977 </span>            : #ifdef USE_INDIRECT</a>
<a name="978"><span class="lineNum">     978 </span>            :         /* Calculate the indirect page where the EQs reside */</a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 :         ind_idx = idx / EQ_PER_PAGE;</span></a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span>            :         /* Is there an indirect page ? If not, check if we can provision it */</a>
<a name="982"><span class="lineNum">     982 </span><span class="lineNoCov">          0 :         if (!x-&gt;eq_ind_base[ind_idx]) {</span></a>
<a name="983"><span class="lineNum">     983 </span>            :                 /* Default flags */</a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 :                 uint64_t vsd_flags = SETFIELD(VSD_TSIZE, 0ull, 4) |</span></a>
<a name="985"><span class="lineNum">     985 </span>            :                         SETFIELD(VSD_MODE, 0ull, VSD_MODE_EXCLUSIVE);</a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 void *page;</span></a>
<a name="987"><span class="lineNum">     987 </span>            : </a>
<a name="988"><span class="lineNum">     988 </span>            :                 /* If alloc_indirect is set, allocate the memory from OPAL own,</a>
<a name="989"><span class="lineNum">     989 </span>            :                  * otherwise try to provision from the donated pool</a>
<a name="990"><span class="lineNum">     990 </span>            :                  */</a>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 if (alloc_indirect) {</span></a>
<a name="992"><span class="lineNum">     992 </span>            :                         /* Allocate/provision indirect page during boot only */</a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :                         xive_vdbg(x, &quot;Indirect empty, provisioning from local pool\n&quot;);</span></a>
<a name="994"><span class="lineNum">     994 </span><span class="lineNoCov">          0 :                         page = local_alloc(x-&gt;chip_id, 0x10000, 0x10000);</span></a>
<a name="995"><span class="lineNum">     995 </span><span class="lineNoCov">          0 :                         if (!page) {</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :                                 xive_dbg(x, &quot;provisioning failed !\n&quot;);</span></a>
<a name="997"><span class="lineNum">     997 </span><span class="lineNoCov">          0 :                                 return XIVE_ALLOC_NO_MEM;</span></a>
<a name="998"><span class="lineNum">     998 </span>            :                         }</a>
<a name="999"><span class="lineNum">     999 </span>            :                         vsd_flags |= VSD_FIRMWARE;</a>
<a name="1000"><span class="lineNum">    1000 </span>            :                 } else {</a>
<a name="1001"><span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                         xive_vdbg(x, &quot;Indirect empty, provisioning from donated pages\n&quot;);</span></a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                         page = xive_get_donated_page(x);</span></a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                         if (!page) {</span></a>
<a name="1004"><span class="lineNum">    1004 </span>            :                                 xive_vdbg(x, &quot;no idirect pages available !\n&quot;);</a>
<a name="1005"><span class="lineNum">    1005 </span>            :                                 return XIVE_ALLOC_NO_IND;</a>
<a name="1006"><span class="lineNum">    1006 </span>            :                         }</a>
<a name="1007"><span class="lineNum">    1007 </span>            :                 }</a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 memset(page, 0, 0x10000);</span></a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 x-&gt;eq_ind_base[ind_idx] = vsd_flags |</span></a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                         (((uint64_t)page) &amp; VSD_ADDRESS_MASK);</span></a>
<a name="1011"><span class="lineNum">    1011 </span>            :                 /* Any cache scrub needed ? */</a>
<a name="1012"><span class="lineNum">    1012 </span>            :         }</a>
<a name="1013"><span class="lineNum">    1013 </span>            : #endif /* USE_INDIRECT */</a>
<a name="1014"><span class="lineNum">    1014 </span>            : </a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :         return idx;</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            : }</a>
<a name="1017"><span class="lineNum">    1017 </span>            : </a>
<a name="1018"><span class="lineNum">    1018 </span>            : static void xive_free_eq_set(struct xive *x, uint32_t eqs)</a>
<a name="1019"><span class="lineNum">    1019 </span>            : {</a>
<a name="1020"><span class="lineNum">    1020 </span>            :         uint32_t idx;</a>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<a name="1022"><span class="lineNum">    1022 </span>            :         xive_vdbg(x, &quot;Freeing EQ set...\n&quot;);</a>
<a name="1023"><span class="lineNum">    1023 </span>            : </a>
<a name="1024"><span class="lineNum">    1024 </span>            :         assert((eqs &amp; 7) == 0);</a>
<a name="1025"><span class="lineNum">    1025 </span>            :         assert(x-&gt;eq_map);</a>
<a name="1026"><span class="lineNum">    1026 </span>            : </a>
<a name="1027"><span class="lineNum">    1027 </span>            :         idx = eqs &gt;&gt; 3;</a>
<a name="1028"><span class="lineNum">    1028 </span>            :         bitmap_clr_bit(*x-&gt;eq_map, idx);</a>
<a name="1029"><span class="lineNum">    1029 </span>            : }</a>
<a name="1030"><span class="lineNum">    1030 </span>            : </a>
<a name="1031"><span class="lineNum">    1031 </span>            : #ifdef USE_INDIRECT</a>
<a name="1032"><span class="lineNum">    1032 </span><span class="lineNoCov">          0 : static bool xive_provision_vp_ind(struct xive *x, uint32_t vp_idx, uint32_t order)</span></a>
<a name="1033"><span class="lineNum">    1033 </span>            : {</a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         uint32_t pbase, pend, i;</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            : </a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         pbase = vp_idx / VP_PER_PAGE;</span></a>
<a name="1037"><span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         pend  = (vp_idx + (1 &lt;&lt; order)) / VP_PER_PAGE;</span></a>
<a name="1038"><span class="lineNum">    1038 </span>            : </a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         for (i = pbase; i &lt;= pend; i++) {</span></a>
<a name="1040"><span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                 void *page;</span></a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 u64 vsd;</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            : </a>
<a name="1043"><span class="lineNum">    1043 </span>            :                 /* Already provisioned ? */</a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                 if (x-&gt;vp_ind_base[i])</span></a>
<a name="1045"><span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="1046"><span class="lineNum">    1046 </span>            : </a>
<a name="1047"><span class="lineNum">    1047 </span>            :                 /* Try to grab a donated page */</a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                 page = xive_get_donated_page(x);</span></a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                 if (!page)</span></a>
<a name="1050"><span class="lineNum">    1050 </span>            :                         return false;</a>
<a name="1051"><span class="lineNum">    1051 </span>            : </a>
<a name="1052"><span class="lineNum">    1052 </span>            :                 /* Install the page */</a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                 memset(page, 0, 0x10000);</span></a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 vsd = ((uint64_t)page) &amp; VSD_ADDRESS_MASK;</span></a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 vsd |= SETFIELD(VSD_TSIZE, 0ull, 4);</span></a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 vsd |= SETFIELD(VSD_MODE, 0ull, VSD_MODE_EXCLUSIVE);</span></a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                 x-&gt;vp_ind_base[i] = vsd;</span></a>
<a name="1058"><span class="lineNum">    1058 </span>            :         }</a>
<a name="1059"><span class="lineNum">    1059 </span>            :         return true;</a>
<a name="1060"><span class="lineNum">    1060 </span>            : }</a>
<a name="1061"><span class="lineNum">    1061 </span>            : #else</a>
<a name="1062"><span class="lineNum">    1062 </span>            : static inline bool xive_provision_vp_ind(struct xive *x __unused,</a>
<a name="1063"><span class="lineNum">    1063 </span>            :                                          uint32_t vp_idx __unused,</a>
<a name="1064"><span class="lineNum">    1064 </span>            :                                          uint32_t order __unused)</a>
<a name="1065"><span class="lineNum">    1065 </span>            : {</a>
<a name="1066"><span class="lineNum">    1066 </span>            :         return true;</a>
<a name="1067"><span class="lineNum">    1067 </span>            : }</a>
<a name="1068"><span class="lineNum">    1068 </span>            : #endif /* USE_INDIRECT */</a>
<a name="1069"><span class="lineNum">    1069 </span>            : </a>
<a name="1070"><span class="lineNum">    1070 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="1071"><span class="lineNum">    1071 </span>            : </a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 : static void xive_init_vp_allocator(void)</span></a>
<a name="1073"><span class="lineNum">    1073 </span>            : {</a>
<a name="1074"><span class="lineNum">    1074 </span>            :         /* Initialize chip alloc bits */</a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 :         xive_chips_alloc_bits = ilog2(xive_block_count);</span></a>
<a name="1076"><span class="lineNum">    1076 </span>            : </a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;XIVE: %d chips considered for VP allocations\n&quot;,</span></a>
<a name="1078"><span class="lineNum">    1078 </span>            :               1 &lt;&lt; xive_chips_alloc_bits);</a>
<a name="1079"><span class="lineNum">    1079 </span>            : </a>
<a name="1080"><span class="lineNum">    1080 </span>            :         /* Allocate a buddy big enough for MAX_VP_ORDER allocations.</a>
<a name="1081"><span class="lineNum">    1081 </span>            :          *</a>
<a name="1082"><span class="lineNum">    1082 </span>            :          * each bit in the buddy represents 1 &lt;&lt; xive_chips_alloc_bits</a>
<a name="1083"><span class="lineNum">    1083 </span>            :          * VPs.</a>
<a name="1084"><span class="lineNum">    1084 </span>            :          */</a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         xive_vp_buddy = buddy_create(MAX_VP_ORDER);</span></a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         assert(xive_vp_buddy);</span></a>
<a name="1087"><span class="lineNum">    1087 </span>            : </a>
<a name="1088"><span class="lineNum">    1088 </span>            :         /* We reserve the whole range of VPs representing HW chips.</a>
<a name="1089"><span class="lineNum">    1089 </span>            :          *</a>
<a name="1090"><span class="lineNum">    1090 </span>            :          * These are 0x80..0xff, so order 7 starting at 0x80. This will</a>
<a name="1091"><span class="lineNum">    1091 </span>            :          * reserve that range on each chip.</a>
<a name="1092"><span class="lineNum">    1092 </span>            :          */</a>
<a name="1093"><span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         assert(buddy_reserve(xive_vp_buddy, 0x80, 7));</span></a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1095"><span class="lineNum">    1095 </span>            : </a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 : static uint32_t xive_alloc_vps(uint32_t order)</span></a>
<a name="1097"><span class="lineNum">    1097 </span>            : {</a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         uint32_t local_order, i;</span></a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         int vp;</span></a>
<a name="1100"><span class="lineNum">    1100 </span>            : </a>
<a name="1101"><span class="lineNum">    1101 </span>            :         /* The minimum order is 2 VPs per chip */</a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :         if (order &lt; (xive_chips_alloc_bits + 1))</span></a>
<a name="1103"><span class="lineNum">    1103 </span>            :                 order = xive_chips_alloc_bits + 1;</a>
<a name="1104"><span class="lineNum">    1104 </span>            : </a>
<a name="1105"><span class="lineNum">    1105 </span>            :         /* We split the allocation */</a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         local_order = order - xive_chips_alloc_bits;</span></a>
<a name="1107"><span class="lineNum">    1107 </span>            : </a>
<a name="1108"><span class="lineNum">    1108 </span>            :         /* We grab that in the global buddy */</a>
<a name="1109"><span class="lineNum">    1109 </span><span class="lineNoCov">          0 :         assert(xive_vp_buddy);</span></a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         lock(&amp;xive_buddy_lock);</span></a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         vp = buddy_alloc(xive_vp_buddy, local_order);</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         unlock(&amp;xive_buddy_lock);</span></a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         if (vp &lt; 0)</span></a>
<a name="1114"><span class="lineNum">    1114 </span>            :                 return XIVE_ALLOC_NO_SPACE;</a>
<a name="1115"><span class="lineNum">    1115 </span>            : </a>
<a name="1116"><span class="lineNum">    1116 </span>            :         /* Provision on every chip considered for allocation */</a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; (1 &lt;&lt; xive_chips_alloc_bits); i++) {</span></a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :                 struct xive *x = xive_from_pc_blk(i);</span></a>
<a name="1119"><span class="lineNum">    1119 </span><span class="lineNoCov">          0 :                 bool success;</span></a>
<a name="1120"><span class="lineNum">    1120 </span>            : </a>
<a name="1121"><span class="lineNum">    1121 </span>            :                 /* Return internal error &amp; log rather than assert ? */</a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineNoCov">          0 :                 assert(x);</span></a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 lock(&amp;x-&gt;lock);</span></a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                 success = xive_provision_vp_ind(x, vp, local_order);</span></a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="1126"><span class="lineNum">    1126 </span><span class="lineNoCov">          0 :                 if (!success) {</span></a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 :                         lock(&amp;xive_buddy_lock);</span></a>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineNoCov">          0 :                         buddy_free(xive_vp_buddy, vp, local_order);</span></a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                         unlock(&amp;xive_buddy_lock);</span></a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                         return XIVE_ALLOC_NO_IND;</span></a>
<a name="1131"><span class="lineNum">    1131 </span>            :                 }</a>
<a name="1132"><span class="lineNum">    1132 </span>            :         }</a>
<a name="1133"><span class="lineNum">    1133 </span>            : </a>
<a name="1134"><span class="lineNum">    1134 </span>            :         /* Encode the VP number. &quot;blk&quot; is 0 as this represents</a>
<a name="1135"><span class="lineNum">    1135 </span>            :          * all blocks and the allocation always starts at 0</a>
<a name="1136"><span class="lineNum">    1136 </span>            :          */</a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         return xive_encode_vp(0, vp, order);</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            : }</a>
<a name="1139"><span class="lineNum">    1139 </span>            : </a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 : static void xive_free_vps(uint32_t vp)</span></a>
<a name="1141"><span class="lineNum">    1141 </span>            : {</a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         uint32_t idx;</span></a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         uint8_t order, local_order;</span></a>
<a name="1144"><span class="lineNum">    1144 </span>            : </a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         assert(xive_decode_vp(vp, NULL, &amp;idx, &amp;order, NULL));</span></a>
<a name="1146"><span class="lineNum">    1146 </span>            : </a>
<a name="1147"><span class="lineNum">    1147 </span>            :         /* We split the allocation */</a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         local_order = order - xive_chips_alloc_bits;</span></a>
<a name="1149"><span class="lineNum">    1149 </span>            : </a>
<a name="1150"><span class="lineNum">    1150 </span>            :         /* Free that in the buddy */</a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         lock(&amp;xive_buddy_lock);</span></a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         buddy_free(xive_vp_buddy, idx, local_order);</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         unlock(&amp;xive_buddy_lock);</span></a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1155"><span class="lineNum">    1155 </span>            : </a>
<a name="1156"><span class="lineNum">    1156 </span>            : #else /* USE_BLOCK_GROUP_MODE */</a>
<a name="1157"><span class="lineNum">    1157 </span>            : </a>
<a name="1158"><span class="lineNum">    1158 </span>            : static void xive_init_vp_allocator(void)</a>
<a name="1159"><span class="lineNum">    1159 </span>            : {</a>
<a name="1160"><span class="lineNum">    1160 </span>            :         struct proc_chip *chip;</a>
<a name="1161"><span class="lineNum">    1161 </span>            : </a>
<a name="1162"><span class="lineNum">    1162 </span>            :         for_each_chip(chip) {</a>
<a name="1163"><span class="lineNum">    1163 </span>            :                 struct xive *x = chip-&gt;xive;</a>
<a name="1164"><span class="lineNum">    1164 </span>            :                 if (!x)</a>
<a name="1165"><span class="lineNum">    1165 </span>            :                         continue;</a>
<a name="1166"><span class="lineNum">    1166 </span>            :                 /* Each chip has a MAX_VP_ORDER buddy */</a>
<a name="1167"><span class="lineNum">    1167 </span>            :                 x-&gt;vp_buddy = buddy_create(MAX_VP_ORDER);</a>
<a name="1168"><span class="lineNum">    1168 </span>            :                 assert(x-&gt;vp_buddy);</a>
<a name="1169"><span class="lineNum">    1169 </span>            : </a>
<a name="1170"><span class="lineNum">    1170 </span>            :                 /* We reserve the whole range of VPs representing HW chips.</a>
<a name="1171"><span class="lineNum">    1171 </span>            :                  *</a>
<a name="1172"><span class="lineNum">    1172 </span>            :                  * These are 0x800..0xfff on block 0 only, so order 11</a>
<a name="1173"><span class="lineNum">    1173 </span>            :                  * starting at 0x800.</a>
<a name="1174"><span class="lineNum">    1174 </span>            :                  */</a>
<a name="1175"><span class="lineNum">    1175 </span>            :                 if (x-&gt;block_id == 0)</a>
<a name="1176"><span class="lineNum">    1176 </span>            :                         assert(buddy_reserve(x-&gt;vp_buddy, 0x800, 11));</a>
<a name="1177"><span class="lineNum">    1177 </span>            :         }</a>
<a name="1178"><span class="lineNum">    1178 </span>            : }</a>
<a name="1179"><span class="lineNum">    1179 </span>            : </a>
<a name="1180"><span class="lineNum">    1180 </span>            : static uint32_t xive_alloc_vps(uint32_t order)</a>
<a name="1181"><span class="lineNum">    1181 </span>            : {</a>
<a name="1182"><span class="lineNum">    1182 </span>            :         struct proc_chip *chip;</a>
<a name="1183"><span class="lineNum">    1183 </span>            :         struct xive *x = NULL;</a>
<a name="1184"><span class="lineNum">    1184 </span>            :         int vp = -1;</a>
<a name="1185"><span class="lineNum">    1185 </span>            : </a>
<a name="1186"><span class="lineNum">    1186 </span>            :         /* Minimum order is 1 */</a>
<a name="1187"><span class="lineNum">    1187 </span>            :         if (order &lt; 1)</a>
<a name="1188"><span class="lineNum">    1188 </span>            :                 order = 1;</a>
<a name="1189"><span class="lineNum">    1189 </span>            : </a>
<a name="1190"><span class="lineNum">    1190 </span>            :         /* Try on every chip */</a>
<a name="1191"><span class="lineNum">    1191 </span>            :         for_each_chip(chip) {</a>
<a name="1192"><span class="lineNum">    1192 </span>            :                 x = chip-&gt;xive;</a>
<a name="1193"><span class="lineNum">    1193 </span>            :                 if (!x)</a>
<a name="1194"><span class="lineNum">    1194 </span>            :                         continue;</a>
<a name="1195"><span class="lineNum">    1195 </span>            :                 assert(x-&gt;vp_buddy);</a>
<a name="1196"><span class="lineNum">    1196 </span>            :                 lock(&amp;x-&gt;lock);</a>
<a name="1197"><span class="lineNum">    1197 </span>            :                 vp = buddy_alloc(x-&gt;vp_buddy, order);</a>
<a name="1198"><span class="lineNum">    1198 </span>            :                 unlock(&amp;x-&gt;lock);</a>
<a name="1199"><span class="lineNum">    1199 </span>            :                 if (vp &gt;= 0)</a>
<a name="1200"><span class="lineNum">    1200 </span>            :                         break;</a>
<a name="1201"><span class="lineNum">    1201 </span>            :         }</a>
<a name="1202"><span class="lineNum">    1202 </span>            :         if (vp &lt; 0)</a>
<a name="1203"><span class="lineNum">    1203 </span>            :                 return XIVE_ALLOC_NO_SPACE;</a>
<a name="1204"><span class="lineNum">    1204 </span>            : </a>
<a name="1205"><span class="lineNum">    1205 </span>            :         /* We have VPs, make sure we have backing for the</a>
<a name="1206"><span class="lineNum">    1206 </span>            :          * NVTs on that block</a>
<a name="1207"><span class="lineNum">    1207 </span>            :          */</a>
<a name="1208"><span class="lineNum">    1208 </span>            :         if (!xive_provision_vp_ind(x, vp, order)) {</a>
<a name="1209"><span class="lineNum">    1209 </span>            :                 lock(&amp;x-&gt;lock);</a>
<a name="1210"><span class="lineNum">    1210 </span>            :                 buddy_free(x-&gt;vp_buddy, vp, order);</a>
<a name="1211"><span class="lineNum">    1211 </span>            :                 unlock(&amp;x-&gt;lock);</a>
<a name="1212"><span class="lineNum">    1212 </span>            :                 return XIVE_ALLOC_NO_IND;</a>
<a name="1213"><span class="lineNum">    1213 </span>            :         }</a>
<a name="1214"><span class="lineNum">    1214 </span>            : </a>
<a name="1215"><span class="lineNum">    1215 </span>            :         /* Encode the VP number */</a>
<a name="1216"><span class="lineNum">    1216 </span>            :         return xive_encode_vp(x-&gt;block_id, vp, order);</a>
<a name="1217"><span class="lineNum">    1217 </span>            : }</a>
<a name="1218"><span class="lineNum">    1218 </span>            : </a>
<a name="1219"><span class="lineNum">    1219 </span>            : static void xive_free_vps(uint32_t vp)</a>
<a name="1220"><span class="lineNum">    1220 </span>            : {</a>
<a name="1221"><span class="lineNum">    1221 </span>            :         uint32_t idx, blk;</a>
<a name="1222"><span class="lineNum">    1222 </span>            :         uint8_t order;</a>
<a name="1223"><span class="lineNum">    1223 </span>            :         struct xive *x;</a>
<a name="1224"><span class="lineNum">    1224 </span>            : </a>
<a name="1225"><span class="lineNum">    1225 </span>            :         assert(xive_decode_vp(vp, &amp;blk, &amp;idx, &amp;order, NULL));</a>
<a name="1226"><span class="lineNum">    1226 </span>            : </a>
<a name="1227"><span class="lineNum">    1227 </span>            :         /* Grab appropriate xive */</a>
<a name="1228"><span class="lineNum">    1228 </span>            :         x = xive_from_pc_blk(blk);</a>
<a name="1229"><span class="lineNum">    1229 </span>            :         /* XXX Return error instead ? */</a>
<a name="1230"><span class="lineNum">    1230 </span>            :         assert(x);</a>
<a name="1231"><span class="lineNum">    1231 </span>            : </a>
<a name="1232"><span class="lineNum">    1232 </span>            :         /* Free that in the buddy */</a>
<a name="1233"><span class="lineNum">    1233 </span>            :         lock(&amp;x-&gt;lock);</a>
<a name="1234"><span class="lineNum">    1234 </span>            :         buddy_free(x-&gt;vp_buddy, idx, order);</a>
<a name="1235"><span class="lineNum">    1235 </span>            :         unlock(&amp;x-&gt;lock);</a>
<a name="1236"><span class="lineNum">    1236 </span>            : }</a>
<a name="1237"><span class="lineNum">    1237 </span>            : </a>
<a name="1238"><span class="lineNum">    1238 </span>            : #endif /* ndef USE_BLOCK_GROUP_MODE */</a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span>            : enum xive_cache_type {</a>
<a name="1241"><span class="lineNum">    1241 </span>            :         xive_cache_ivc,</a>
<a name="1242"><span class="lineNum">    1242 </span>            :         xive_cache_sbc,</a>
<a name="1243"><span class="lineNum">    1243 </span>            :         xive_cache_eqc,</a>
<a name="1244"><span class="lineNum">    1244 </span>            :         xive_cache_vpc,</a>
<a name="1245"><span class="lineNum">    1245 </span>            : };</a>
<a name="1246"><span class="lineNum">    1246 </span>            : </a>
<a name="1247"><span class="lineNum">    1247 </span>            : static int64_t __xive_cache_watch(struct xive *x, enum xive_cache_type ctype,</a>
<a name="1248"><span class="lineNum">    1248 </span>            :                                   uint64_t block, uint64_t idx,</a>
<a name="1249"><span class="lineNum">    1249 </span>            :                                   uint32_t start_dword, uint32_t dword_count,</a>
<a name="1250"><span class="lineNum">    1250 </span>            :                                   void *new_data, bool light_watch,</a>
<a name="1251"><span class="lineNum">    1251 </span>            :                                   bool synchronous);</a>
<a name="1252"><span class="lineNum">    1252 </span>            : </a>
<a name="1253"><span class="lineNum">    1253 </span>            : static void xive_scrub_workaround_vp(struct xive *x, uint32_t block, uint32_t idx __unused)</a>
<a name="1254"><span class="lineNum">    1254 </span>            : {</a>
<a name="1255"><span class="lineNum">    1255 </span>            :         /* VP variant of the workaround described in __xive_cache_scrub(),</a>
<a name="1256"><span class="lineNum">    1256 </span>            :          * we need to be careful to use for that workaround an NVT that</a>
<a name="1257"><span class="lineNum">    1257 </span>            :          * sits on the same xive but isn NOT part of a donated indirect</a>
<a name="1258"><span class="lineNum">    1258 </span>            :          * entry.</a>
<a name="1259"><span class="lineNum">    1259 </span>            :          *</a>
<a name="1260"><span class="lineNum">    1260 </span>            :          * The reason is that the dummy cache watch will re-create a</a>
<a name="1261"><span class="lineNum">    1261 </span>            :          * dirty entry in the cache, even if the entry is marked</a>
<a name="1262"><span class="lineNum">    1262 </span>            :          * invalid.</a>
<a name="1263"><span class="lineNum">    1263 </span>            :          *</a>
<a name="1264"><span class="lineNum">    1264 </span>            :          * Thus if we are about to dispose of the indirect entry backing</a>
<a name="1265"><span class="lineNum">    1265 </span>            :          * it, we'll cause a checkstop later on when trying to write it</a>
<a name="1266"><span class="lineNum">    1266 </span>            :          * out.</a>
<a name="1267"><span class="lineNum">    1267 </span>            :          *</a>
<a name="1268"><span class="lineNum">    1268 </span>            :          * Note: This means the workaround only works for block group</a>
<a name="1269"><span class="lineNum">    1269 </span>            :          * mode.</a>
<a name="1270"><span class="lineNum">    1270 </span>            :          */</a>
<a name="1271"><span class="lineNum">    1271 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="1272"><span class="lineNum">    1272 </span>            :         __xive_cache_watch(x, xive_cache_vpc, block, INITIAL_VP_BASE, 0,</a>
<a name="1273"><span class="lineNum">    1273 </span>            :                            0, NULL, true, false);</a>
<a name="1274"><span class="lineNum">    1274 </span>            : #else</a>
<a name="1275"><span class="lineNum">    1275 </span>            :         /* WARNING: Some workarounds related to cache scrubs require us to</a>
<a name="1276"><span class="lineNum">    1276 </span>            :          * have at least one firmware owned (permanent) indirect entry for</a>
<a name="1277"><span class="lineNum">    1277 </span>            :          * each XIVE instance. This currently only happens in block group</a>
<a name="1278"><span class="lineNum">    1278 </span>            :          * mode</a>
<a name="1279"><span class="lineNum">    1279 </span>            :          */</a>
<a name="1280"><span class="lineNum">    1280 </span>            : #warning Block group mode should not be disabled</a>
<a name="1281"><span class="lineNum">    1281 </span>            : #endif</a>
<a name="1282"><span class="lineNum">    1282 </span>            : }</a>
<a name="1283"><span class="lineNum">    1283 </span>            : </a>
<a name="1284"><span class="lineNum">    1284 </span>            : static void xive_scrub_workaround_eq(struct xive *x, uint32_t block __unused, uint32_t idx)</a>
<a name="1285"><span class="lineNum">    1285 </span>            : {</a>
<a name="1286"><span class="lineNum">    1286 </span>            :         void *mmio;</a>
<a name="1287"><span class="lineNum">    1287 </span>            : </a>
<a name="1288"><span class="lineNum">    1288 </span>            :         /* EQ variant of the workaround described in __xive_cache_scrub(),</a>
<a name="1289"><span class="lineNum">    1289 </span>            :          * a simple non-side effect load from ESn will do</a>
<a name="1290"><span class="lineNum">    1290 </span>            :          */</a>
<a name="1291"><span class="lineNum">    1291 </span>            :         mmio = x-&gt;eq_mmio + idx * 0x20000;</a>
<a name="1292"><span class="lineNum">    1292 </span>            : </a>
<a name="1293"><span class="lineNum">    1293 </span>            :         /* Ensure the above has returned before we do anything else</a>
<a name="1294"><span class="lineNum">    1294 </span>            :          * the XIVE store queue is completely empty</a>
<a name="1295"><span class="lineNum">    1295 </span>            :          */</a>
<a name="1296"><span class="lineNum">    1296 </span>            :         load_wait(in_be64(mmio + 0x800));</a>
<a name="1297"><span class="lineNum">    1297 </span>            : }</a>
<a name="1298"><span class="lineNum">    1298 </span>            : </a>
<a name="1299"><span class="lineNum">    1299 </span>            : static int64_t __xive_cache_scrub(struct xive *x, enum xive_cache_type ctype,</a>
<a name="1300"><span class="lineNum">    1300 </span>            :                                   uint64_t block, uint64_t idx,</a>
<a name="1301"><span class="lineNum">    1301 </span>            :                                   bool want_inval, bool want_disable)</a>
<a name="1302"><span class="lineNum">    1302 </span>            : {</a>
<a name="1303"><span class="lineNum">    1303 </span>            :         uint64_t sreg, sregx, mreg, mregx;</a>
<a name="1304"><span class="lineNum">    1304 </span>            :         uint64_t mval, sval;</a>
<a name="1305"><span class="lineNum">    1305 </span>            : </a>
<a name="1306"><span class="lineNum">    1306 </span>            : #ifdef XIVE_CHECK_LOCKS</a>
<a name="1307"><span class="lineNum">    1307 </span>            :         assert(lock_held_by_me(&amp;x-&gt;lock));</a>
<a name="1308"><span class="lineNum">    1308 </span>            : #endif</a>
<a name="1309"><span class="lineNum">    1309 </span>            : </a>
<a name="1310"><span class="lineNum">    1310 </span>            :         /* Workaround a HW bug in XIVE where the scrub completion</a>
<a name="1311"><span class="lineNum">    1311 </span>            :          * isn't ordered by loads, thus the data might still be</a>
<a name="1312"><span class="lineNum">    1312 </span>            :          * in a queue and may not have reached coherency.</a>
<a name="1313"><span class="lineNum">    1313 </span>            :          *</a>
<a name="1314"><span class="lineNum">    1314 </span>            :          * The workaround is two folds: We force the scrub to also</a>
<a name="1315"><span class="lineNum">    1315 </span>            :          * invalidate, then after the scrub, we do a dummy cache</a>
<a name="1316"><span class="lineNum">    1316 </span>            :          * watch which will make the HW read the data back, which</a>
<a name="1317"><span class="lineNum">    1317 </span>            :          * should be ordered behind all the preceding stores.</a>
<a name="1318"><span class="lineNum">    1318 </span>            :          *</a>
<a name="1319"><span class="lineNum">    1319 </span>            :          * Update: For EQs we can do a non-side effect ESB load instead</a>
<a name="1320"><span class="lineNum">    1320 </span>            :          * which is faster.</a>
<a name="1321"><span class="lineNum">    1321 </span>            :          */</a>
<a name="1322"><span class="lineNum">    1322 </span>            :         want_inval = true;</a>
<a name="1323"><span class="lineNum">    1323 </span>            : </a>
<a name="1324"><span class="lineNum">    1324 </span>            :         switch (ctype) {</a>
<a name="1325"><span class="lineNum">    1325 </span>            :         case xive_cache_ivc:</a>
<a name="1326"><span class="lineNum">    1326 </span>            :                 sreg = VC_IVC_SCRUB_TRIG;</a>
<a name="1327"><span class="lineNum">    1327 </span>            :                 sregx = X_VC_IVC_SCRUB_TRIG;</a>
<a name="1328"><span class="lineNum">    1328 </span>            :                 mreg = VC_IVC_SCRUB_MASK;</a>
<a name="1329"><span class="lineNum">    1329 </span>            :                 mregx = X_VC_IVC_SCRUB_MASK;</a>
<a name="1330"><span class="lineNum">    1330 </span>            :                 break;</a>
<a name="1331"><span class="lineNum">    1331 </span>            :         case xive_cache_sbc:</a>
<a name="1332"><span class="lineNum">    1332 </span>            :                 sreg = VC_SBC_SCRUB_TRIG;</a>
<a name="1333"><span class="lineNum">    1333 </span>            :                 sregx = X_VC_SBC_SCRUB_TRIG;</a>
<a name="1334"><span class="lineNum">    1334 </span>            :                 mreg = VC_SBC_SCRUB_MASK;</a>
<a name="1335"><span class="lineNum">    1335 </span>            :                 mregx = X_VC_SBC_SCRUB_MASK;</a>
<a name="1336"><span class="lineNum">    1336 </span>            :                 break;</a>
<a name="1337"><span class="lineNum">    1337 </span>            :         case xive_cache_eqc:</a>
<a name="1338"><span class="lineNum">    1338 </span>            :                 sreg = VC_EQC_SCRUB_TRIG;</a>
<a name="1339"><span class="lineNum">    1339 </span>            :                 sregx = X_VC_EQC_SCRUB_TRIG;</a>
<a name="1340"><span class="lineNum">    1340 </span>            :                 mreg = VC_EQC_SCRUB_MASK;</a>
<a name="1341"><span class="lineNum">    1341 </span>            :                 mregx = X_VC_EQC_SCRUB_MASK;</a>
<a name="1342"><span class="lineNum">    1342 </span>            :                 break;</a>
<a name="1343"><span class="lineNum">    1343 </span>            :         case xive_cache_vpc:</a>
<a name="1344"><span class="lineNum">    1344 </span>            :                 sreg = PC_VPC_SCRUB_TRIG;</a>
<a name="1345"><span class="lineNum">    1345 </span>            :                 sregx = X_PC_VPC_SCRUB_TRIG;</a>
<a name="1346"><span class="lineNum">    1346 </span>            :                 mreg = PC_VPC_SCRUB_MASK;</a>
<a name="1347"><span class="lineNum">    1347 </span>            :                 mregx = X_PC_VPC_SCRUB_MASK;</a>
<a name="1348"><span class="lineNum">    1348 </span>            :                 break;</a>
<a name="1349"><span class="lineNum">    1349 </span>            :         default:</a>
<a name="1350"><span class="lineNum">    1350 </span>            :                 return OPAL_INTERNAL_ERROR;</a>
<a name="1351"><span class="lineNum">    1351 </span>            :         }</a>
<a name="1352"><span class="lineNum">    1352 </span>            :         if (ctype == xive_cache_vpc) {</a>
<a name="1353"><span class="lineNum">    1353 </span>            :                 mval = PC_SCRUB_BLOCK_ID | PC_SCRUB_OFFSET;</a>
<a name="1354"><span class="lineNum">    1354 </span>            :                 sval = SETFIELD(PC_SCRUB_BLOCK_ID, idx, block) |</a>
<a name="1355"><span class="lineNum">    1355 </span>            :                         PC_SCRUB_VALID;</a>
<a name="1356"><span class="lineNum">    1356 </span>            :         } else {</a>
<a name="1357"><span class="lineNum">    1357 </span>            :                 mval = VC_SCRUB_BLOCK_ID | VC_SCRUB_OFFSET;</a>
<a name="1358"><span class="lineNum">    1358 </span>            :                 sval = SETFIELD(VC_SCRUB_BLOCK_ID, idx, block) |</a>
<a name="1359"><span class="lineNum">    1359 </span>            :                         VC_SCRUB_VALID;</a>
<a name="1360"><span class="lineNum">    1360 </span>            :         }</a>
<a name="1361"><span class="lineNum">    1361 </span>            :         if (want_inval)</a>
<a name="1362"><span class="lineNum">    1362 </span>            :                 sval |= PC_SCRUB_WANT_INVAL;</a>
<a name="1363"><span class="lineNum">    1363 </span>            :         if (want_disable)</a>
<a name="1364"><span class="lineNum">    1364 </span>            :                 sval |= PC_SCRUB_WANT_DISABLE;</a>
<a name="1365"><span class="lineNum">    1365 </span>            : </a>
<a name="1366"><span class="lineNum">    1366 </span>            :         __xive_regw(x, mreg, mregx, mval, NULL);</a>
<a name="1367"><span class="lineNum">    1367 </span>            :         __xive_regw(x, sreg, sregx, sval, NULL);</a>
<a name="1368"><span class="lineNum">    1368 </span>            : </a>
<a name="1369"><span class="lineNum">    1369 </span>            :         /* XXX Add timeout !!! */</a>
<a name="1370"><span class="lineNum">    1370 </span>            :         for (;;) {</a>
<a name="1371"><span class="lineNum">    1371 </span>            :                 sval = __xive_regr(x, sreg, sregx, NULL);</a>
<a name="1372"><span class="lineNum">    1372 </span>            :                 if (!(sval &amp; VC_SCRUB_VALID))</a>
<a name="1373"><span class="lineNum">    1373 </span>            :                         break;</a>
<a name="1374"><span class="lineNum">    1374 </span>            :                 /* Small delay */</a>
<a name="1375"><span class="lineNum">    1375 </span>            :                 time_wait(100);</a>
<a name="1376"><span class="lineNum">    1376 </span>            :         }</a>
<a name="1377"><span class="lineNum">    1377 </span>            :         sync();</a>
<a name="1378"><span class="lineNum">    1378 </span>            : </a>
<a name="1379"><span class="lineNum">    1379 </span>            :         /* Workaround for HW bug described above (only applies to</a>
<a name="1380"><span class="lineNum">    1380 </span>            :          * EQC and VPC</a>
<a name="1381"><span class="lineNum">    1381 </span>            :          */</a>
<a name="1382"><span class="lineNum">    1382 </span>            :         if (ctype == xive_cache_eqc)</a>
<a name="1383"><span class="lineNum">    1383 </span>            :                 xive_scrub_workaround_eq(x, block, idx);</a>
<a name="1384"><span class="lineNum">    1384 </span>            :         else if (ctype == xive_cache_vpc)</a>
<a name="1385"><span class="lineNum">    1385 </span>            :                 xive_scrub_workaround_vp(x, block, idx);</a>
<a name="1386"><span class="lineNum">    1386 </span>            : </a>
<a name="1387"><span class="lineNum">    1387 </span>            :         return 0;</a>
<a name="1388"><span class="lineNum">    1388 </span>            : }</a>
<a name="1389"><span class="lineNum">    1389 </span>            : </a>
<a name="1390"><span class="lineNum">    1390 </span><span class="lineNoCov">          0 : static int64_t xive_ivc_scrub(struct xive *x, uint64_t block, uint64_t idx)</span></a>
<a name="1391"><span class="lineNum">    1391 </span>            : {</a>
<a name="1392"><span class="lineNum">    1392 </span>            :         /* IVC has no &quot;want_inval&quot; bit, it always invalidates */</a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         return __xive_cache_scrub(x, xive_cache_ivc, block, idx, false, false);</span></a>
<a name="1394"><span class="lineNum">    1394 </span>            : }</a>
<a name="1395"><span class="lineNum">    1395 </span>            : </a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 : static int64_t xive_vpc_scrub(struct xive *x, uint64_t block, uint64_t idx)</span></a>
<a name="1397"><span class="lineNum">    1397 </span>            : {</a>
<a name="1398"><span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         return __xive_cache_scrub(x, xive_cache_vpc, block, idx, false, false);</span></a>
<a name="1399"><span class="lineNum">    1399 </span>            : }</a>
<a name="1400"><span class="lineNum">    1400 </span>            : </a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 : static int64_t xive_vpc_scrub_clean(struct xive *x, uint64_t block, uint64_t idx)</span></a>
<a name="1402"><span class="lineNum">    1402 </span>            : {</a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         return __xive_cache_scrub(x, xive_cache_vpc, block, idx, true, false);</span></a>
<a name="1404"><span class="lineNum">    1404 </span>            : }</a>
<a name="1405"><span class="lineNum">    1405 </span>            : </a>
<a name="1406"><span class="lineNum">    1406 </span><span class="lineNoCov">          0 : static int64_t xive_eqc_scrub(struct xive *x, uint64_t block, uint64_t idx)</span></a>
<a name="1407"><span class="lineNum">    1407 </span>            : {</a>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         return __xive_cache_scrub(x, xive_cache_eqc, block, idx, false, false);</span></a>
<a name="1409"><span class="lineNum">    1409 </span>            : }</a>
<a name="1410"><span class="lineNum">    1410 </span>            : </a>
<a name="1411"><span class="lineNum">    1411 </span><span class="lineNoCov">          0 : static int64_t __xive_cache_watch(struct xive *x, enum xive_cache_type ctype,</span></a>
<a name="1412"><span class="lineNum">    1412 </span>            :                                   uint64_t block, uint64_t idx,</a>
<a name="1413"><span class="lineNum">    1413 </span>            :                                   uint32_t start_dword, uint32_t dword_count,</a>
<a name="1414"><span class="lineNum">    1414 </span>            :                                   void *new_data, bool light_watch,</a>
<a name="1415"><span class="lineNum">    1415 </span>            :                                   bool synchronous)</a>
<a name="1416"><span class="lineNum">    1416 </span>            : {</a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :         uint64_t sreg, sregx, dreg0, dreg0x;</span></a>
<a name="1418"><span class="lineNum">    1418 </span><span class="lineNoCov">          0 :         uint64_t dval0, sval, status;</span></a>
<a name="1419"><span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         int64_t i;</span></a>
<a name="1420"><span class="lineNum">    1420 </span>            : </a>
<a name="1421"><span class="lineNum">    1421 </span>            : #ifdef XIVE_CHECK_LOCKS</a>
<a name="1422"><span class="lineNum">    1422 </span>            :         assert(lock_held_by_me(&amp;x-&gt;lock));</a>
<a name="1423"><span class="lineNum">    1423 </span>            : #endif</a>
<a name="1424"><span class="lineNum">    1424 </span><span class="lineNoCov">          0 :         switch (ctype) {</span></a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 :         case xive_cache_eqc:</span></a>
<a name="1426"><span class="lineNum">    1426 </span><span class="lineNoCov">          0 :                 sreg = VC_EQC_CWATCH_SPEC;</span></a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                 sregx = X_VC_EQC_CWATCH_SPEC;</span></a>
<a name="1428"><span class="lineNum">    1428 </span><span class="lineNoCov">          0 :                 dreg0 = VC_EQC_CWATCH_DAT0;</span></a>
<a name="1429"><span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 dreg0x = X_VC_EQC_CWATCH_DAT0;</span></a>
<a name="1430"><span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                 sval = SETFIELD(VC_EQC_CWATCH_BLOCKID, idx, block);</span></a>
<a name="1431"><span class="lineNum">    1431 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1432"><span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         case xive_cache_vpc:</span></a>
<a name="1433"><span class="lineNum">    1433 </span><span class="lineNoCov">          0 :                 sreg = PC_VPC_CWATCH_SPEC;</span></a>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                 sregx = X_PC_VPC_CWATCH_SPEC;</span></a>
<a name="1435"><span class="lineNum">    1435 </span><span class="lineNoCov">          0 :                 dreg0 = PC_VPC_CWATCH_DAT0;</span></a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineNoCov">          0 :                 dreg0x = X_PC_VPC_CWATCH_DAT0;</span></a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                 sval = SETFIELD(PC_VPC_CWATCH_BLOCKID, idx, block);</span></a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1439"><span class="lineNum">    1439 </span>            :         default:</a>
<a name="1440"><span class="lineNum">    1440 </span>            :                 return OPAL_INTERNAL_ERROR;</a>
<a name="1441"><span class="lineNum">    1441 </span>            :         }</a>
<a name="1442"><span class="lineNum">    1442 </span>            : </a>
<a name="1443"><span class="lineNum">    1443 </span>            :         /* The full bit is in the same position for EQC and VPC */</a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineNoCov">          0 :         if (!light_watch)</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                 sval |= VC_EQC_CWATCH_FULL;</span></a>
<a name="1446"><span class="lineNum">    1446 </span>            : </a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 :         for (;;) {</span></a>
<a name="1448"><span class="lineNum">    1448 </span>            :                 /* Write the cache watch spec */</a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineNoCov">          0 :                 __xive_regw(x, sreg, sregx, sval, NULL);</span></a>
<a name="1450"><span class="lineNum">    1450 </span>            : </a>
<a name="1451"><span class="lineNum">    1451 </span>            :                 /* Load data0 register to populate the watch */</a>
<a name="1452"><span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                 dval0 = __xive_regr(x, dreg0, dreg0x, NULL);</span></a>
<a name="1453"><span class="lineNum">    1453 </span>            : </a>
<a name="1454"><span class="lineNum">    1454 </span>            :                 /* If new_data is NULL, this is a dummy watch used as a</a>
<a name="1455"><span class="lineNum">    1455 </span>            :                  * workaround for a HW bug</a>
<a name="1456"><span class="lineNum">    1456 </span>            :                  */</a>
<a name="1457"><span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                 if (!new_data) {</span></a>
<a name="1458"><span class="lineNum">    1458 </span><span class="lineNoCov">          0 :                         __xive_regw(x, dreg0, dreg0x, dval0, NULL);</span></a>
<a name="1459"><span class="lineNum">    1459 </span><span class="lineNoCov">          0 :                         return 0;</span></a>
<a name="1460"><span class="lineNum">    1460 </span>            :                 }</a>
<a name="1461"><span class="lineNum">    1461 </span>            : </a>
<a name="1462"><span class="lineNum">    1462 </span>            :                 /* Write the words into the watch facility. We write in reverse</a>
<a name="1463"><span class="lineNum">    1463 </span>            :                  * order in case word 0 is part of it as it must be the last</a>
<a name="1464"><span class="lineNum">    1464 </span>            :                  * one written.</a>
<a name="1465"><span class="lineNum">    1465 </span>            :                  */</a>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                 for (i = start_dword + dword_count - 1; i &gt;= start_dword ;i--) {</span></a>
<a name="1467"><span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                         uint64_t dw = ((uint64_t *)new_data)[i - start_dword];</span></a>
<a name="1468"><span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                         __xive_regw(x, dreg0 + i * 8, dreg0x + i, dw, NULL);</span></a>
<a name="1469"><span class="lineNum">    1469 </span>            :                 }</a>
<a name="1470"><span class="lineNum">    1470 </span>            : </a>
<a name="1471"><span class="lineNum">    1471 </span>            :                 /* Write data0 register to trigger the update if word 0 wasn't</a>
<a name="1472"><span class="lineNum">    1472 </span>            :                  * written above</a>
<a name="1473"><span class="lineNum">    1473 </span>            :                  */</a>
<a name="1474"><span class="lineNum">    1474 </span><span class="lineNoCov">          0 :                 if (start_dword &gt; 0)</span></a>
<a name="1475"><span class="lineNum">    1475 </span><span class="lineNoCov">          0 :                         __xive_regw(x, dreg0, dreg0x, dval0, NULL);</span></a>
<a name="1476"><span class="lineNum">    1476 </span>            : </a>
<a name="1477"><span class="lineNum">    1477 </span>            :                 /* This may not be necessary for light updates (it's possible</a>
<a name="1478"><span class="lineNum">    1478 </span>            :                  * that a sync in sufficient, TBD). Ensure the above is</a>
<a name="1479"><span class="lineNum">    1479 </span>            :                  * complete and check the status of the watch.</a>
<a name="1480"><span class="lineNum">    1480 </span>            :                  */</a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                 status = __xive_regr(x, sreg, sregx, NULL);</span></a>
<a name="1482"><span class="lineNum">    1482 </span>            : </a>
<a name="1483"><span class="lineNum">    1483 </span>            :                 /* Bits FULL and CONFLICT are in the same position in</a>
<a name="1484"><span class="lineNum">    1484 </span>            :                  * EQC and VPC</a>
<a name="1485"><span class="lineNum">    1485 </span>            :                  */</a>
<a name="1486"><span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                 if (!(status &amp; VC_EQC_CWATCH_FULL) ||</span></a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                     !(status &amp; VC_EQC_CWATCH_CONFLICT))</span></a>
<a name="1488"><span class="lineNum">    1488 </span>            :                         break;</a>
<a name="1489"><span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                 if (!synchronous)</span></a>
<a name="1490"><span class="lineNum">    1490 </span>            :                         return OPAL_BUSY;</a>
<a name="1491"><span class="lineNum">    1491 </span>            : </a>
<a name="1492"><span class="lineNum">    1492 </span>            :                 /* XXX Add timeout ? */</a>
<a name="1493"><span class="lineNum">    1493 </span>            :         }</a>
<a name="1494"><span class="lineNum">    1494 </span>            : </a>
<a name="1495"><span class="lineNum">    1495 </span>            :         /* Perform a scrub with &quot;want_invalidate&quot; set to false to push the</a>
<a name="1496"><span class="lineNum">    1496 </span>            :          * cache updates to memory as well</a>
<a name="1497"><span class="lineNum">    1497 </span>            :          */</a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :         return __xive_cache_scrub(x, ctype, block, idx, false, false);</span></a>
<a name="1499"><span class="lineNum">    1499 </span>            : }</a>
<a name="1500"><span class="lineNum">    1500 </span>            : </a>
<a name="1501"><span class="lineNum">    1501 </span><span class="lineNoCov">          0 : static int64_t xive_eqc_cache_update(struct xive *x, uint64_t block,</span></a>
<a name="1502"><span class="lineNum">    1502 </span>            :                                      uint64_t idx, uint32_t start_dword,</a>
<a name="1503"><span class="lineNum">    1503 </span>            :                                      uint32_t dword_count, void *new_data,</a>
<a name="1504"><span class="lineNum">    1504 </span>            :                                      bool light_watch, bool synchronous)</a>
<a name="1505"><span class="lineNum">    1505 </span>            : {</a>
<a name="1506"><span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         return __xive_cache_watch(x, xive_cache_eqc, block, idx,</span></a>
<a name="1507"><span class="lineNum">    1507 </span>            :                                   start_dword, dword_count,</a>
<a name="1508"><span class="lineNum">    1508 </span>            :                                   new_data, light_watch, synchronous);</a>
<a name="1509"><span class="lineNum">    1509 </span>            : }</a>
<a name="1510"><span class="lineNum">    1510 </span>            : </a>
<a name="1511"><span class="lineNum">    1511 </span><span class="lineNoCov">          0 : static int64_t xive_vpc_cache_update(struct xive *x, uint64_t block,</span></a>
<a name="1512"><span class="lineNum">    1512 </span>            :                                      uint64_t idx, uint32_t start_dword,</a>
<a name="1513"><span class="lineNum">    1513 </span>            :                                      uint32_t dword_count, void *new_data,</a>
<a name="1514"><span class="lineNum">    1514 </span>            :                                      bool light_watch, bool synchronous)</a>
<a name="1515"><span class="lineNum">    1515 </span>            : {</a>
<a name="1516"><span class="lineNum">    1516 </span><span class="lineNoCov">          0 :         return __xive_cache_watch(x, xive_cache_vpc, block, idx,</span></a>
<a name="1517"><span class="lineNum">    1517 </span>            :                                   start_dword, dword_count,</a>
<a name="1518"><span class="lineNum">    1518 </span>            :                                   new_data, light_watch, synchronous);</a>
<a name="1519"><span class="lineNum">    1519 </span>            : }</a>
<a name="1520"><span class="lineNum">    1520 </span>            : </a>
<a name="1521"><span class="lineNum">    1521 </span><span class="lineNoCov">          0 : static bool xive_set_vsd(struct xive *x, uint32_t tbl, uint32_t idx, uint64_t v)</span></a>
<a name="1522"><span class="lineNum">    1522 </span>            : {</a>
<a name="1523"><span class="lineNum">    1523 </span>            :         /* Set VC version */</a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_VSD_TABLE_ADDR,</span></a>
<a name="1525"><span class="lineNum">    1525 </span>            :                   SETFIELD(VST_TABLE_SELECT, 0ull, tbl) |</a>
<a name="1526"><span class="lineNum">    1526 </span>            :                   SETFIELD(VST_TABLE_OFFSET, 0ull, idx));</a>
<a name="1527"><span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1528"><span class="lineNum">    1528 </span>            :                 return false;</a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_VSD_TABLE_DATA, v);</span></a>
<a name="1530"><span class="lineNum">    1530 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1531"><span class="lineNum">    1531 </span>            :                 return false;</a>
<a name="1532"><span class="lineNum">    1532 </span>            : </a>
<a name="1533"><span class="lineNum">    1533 </span>            :         /* Except for IRQ table, also set PC version */</a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineNoCov">          0 :         if (tbl == VST_TSEL_IRQ)</span></a>
<a name="1535"><span class="lineNum">    1535 </span>            :                 return true;</a>
<a name="1536"><span class="lineNum">    1536 </span>            : </a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_VSD_TABLE_ADDR,</span></a>
<a name="1538"><span class="lineNum">    1538 </span>            :                   SETFIELD(VST_TABLE_SELECT, 0ull, tbl) |</a>
<a name="1539"><span class="lineNum">    1539 </span>            :                   SETFIELD(VST_TABLE_OFFSET, 0ull, idx));</a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1541"><span class="lineNum">    1541 </span>            :                 return false;</a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_VSD_TABLE_DATA, v);</span></a>
<a name="1543"><span class="lineNum">    1543 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1544"><span class="lineNum">    1544 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="1545"><span class="lineNum">    1545 </span>            :         return true;</a>
<a name="1546"><span class="lineNum">    1546 </span>            : }</a>
<a name="1547"><span class="lineNum">    1547 </span>            : </a>
<a name="1548"><span class="lineNum">    1548 </span><span class="lineNoCov">          0 : static bool xive_set_local_tables(struct xive *x)</span></a>
<a name="1549"><span class="lineNum">    1549 </span>            : {</a>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineNoCov">          0 :         uint64_t base, i;</span></a>
<a name="1551"><span class="lineNum">    1551 </span>            : </a>
<a name="1552"><span class="lineNum">    1552 </span>            :         /* These have to be power of 2 sized */</a>
<a name="1553"><span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         assert(is_pow2(SBE_SIZE));</span></a>
<a name="1554"><span class="lineNum">    1554 </span><span class="lineNoCov">          0 :         assert(is_pow2(IVT_SIZE));</span></a>
<a name="1555"><span class="lineNum">    1555 </span>            : </a>
<a name="1556"><span class="lineNum">    1556 </span>            :         /* All tables set as exclusive */</a>
<a name="1557"><span class="lineNum">    1557 </span><span class="lineNoCov">          0 :         base = SETFIELD(VSD_MODE, 0ull, VSD_MODE_EXCLUSIVE);</span></a>
<a name="1558"><span class="lineNum">    1558 </span>            : </a>
<a name="1559"><span class="lineNum">    1559 </span>            :         /* Set IVT as direct mode */</a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         if (!xive_set_vsd(x, VST_TSEL_IVT, x-&gt;block_id, base |</span></a>
<a name="1561"><span class="lineNum">    1561 </span><span class="lineNoCov">          0 :                           (((uint64_t)x-&gt;ivt_base) &amp; VSD_ADDRESS_MASK) |</span></a>
<a name="1562"><span class="lineNum">    1562 </span><span class="lineNoCov">          0 :                           SETFIELD(VSD_TSIZE, 0ull, ilog2(IVT_SIZE) - 12)))</span></a>
<a name="1563"><span class="lineNum">    1563 </span>            :                 return false;</a>
<a name="1564"><span class="lineNum">    1564 </span>            : </a>
<a name="1565"><span class="lineNum">    1565 </span>            :         /* Set SBE as direct mode */</a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         if (!xive_set_vsd(x, VST_TSEL_SBE, x-&gt;block_id, base |</span></a>
<a name="1567"><span class="lineNum">    1567 </span><span class="lineNoCov">          0 :                           (((uint64_t)x-&gt;sbe_base) &amp; VSD_ADDRESS_MASK) |</span></a>
<a name="1568"><span class="lineNum">    1568 </span><span class="lineNoCov">          0 :                           SETFIELD(VSD_TSIZE, 0ull, ilog2(SBE_SIZE) - 12)))</span></a>
<a name="1569"><span class="lineNum">    1569 </span>            :                 return false;</a>
<a name="1570"><span class="lineNum">    1570 </span>            : </a>
<a name="1571"><span class="lineNum">    1571 </span>            : #ifdef USE_INDIRECT</a>
<a name="1572"><span class="lineNum">    1572 </span>            :         /* Set EQDT as indirect mode with 64K subpages */</a>
<a name="1573"><span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         if (!xive_set_vsd(x, VST_TSEL_EQDT, x-&gt;block_id, base |</span></a>
<a name="1574"><span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                           (((uint64_t)x-&gt;eq_ind_base) &amp; VSD_ADDRESS_MASK) |</span></a>
<a name="1575"><span class="lineNum">    1575 </span>            :                           VSD_INDIRECT | SETFIELD(VSD_TSIZE, 0ull, 4)))</a>
<a name="1576"><span class="lineNum">    1576 </span>            :                 return false;</a>
<a name="1577"><span class="lineNum">    1577 </span>            : </a>
<a name="1578"><span class="lineNum">    1578 </span>            :         /* Set VPDT as indirect mode with 64K subpages */</a>
<a name="1579"><span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         if (!xive_set_vsd(x, VST_TSEL_VPDT, x-&gt;block_id, base |</span></a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                           (((uint64_t)x-&gt;vp_ind_base) &amp; VSD_ADDRESS_MASK) |</span></a>
<a name="1581"><span class="lineNum">    1581 </span>            :                           VSD_INDIRECT | SETFIELD(VSD_TSIZE, 0ull, 4)))</a>
<a name="1582"><span class="lineNum">    1582 </span>            :                 return false;</a>
<a name="1583"><span class="lineNum">    1583 </span>            : #else</a>
<a name="1584"><span class="lineNum">    1584 </span>            :         /* Set EQDT as direct mode */</a>
<a name="1585"><span class="lineNum">    1585 </span>            :         if (!xive_set_vsd(x, VST_TSEL_EQDT, x-&gt;block_id, base |</a>
<a name="1586"><span class="lineNum">    1586 </span>            :                           (((uint64_t)x-&gt;eq_base) &amp; VSD_ADDRESS_MASK) |</a>
<a name="1587"><span class="lineNum">    1587 </span>            :                           SETFIELD(VSD_TSIZE, 0ull, ilog2(EQT_SIZE) - 12)))</a>
<a name="1588"><span class="lineNum">    1588 </span>            :                 return false;</a>
<a name="1589"><span class="lineNum">    1589 </span>            : </a>
<a name="1590"><span class="lineNum">    1590 </span>            :         /* Set VPDT as direct mode */</a>
<a name="1591"><span class="lineNum">    1591 </span>            :         if (!xive_set_vsd(x, VST_TSEL_VPDT, x-&gt;block_id, base |</a>
<a name="1592"><span class="lineNum">    1592 </span>            :                           (((uint64_t)x-&gt;vp_base) &amp; VSD_ADDRESS_MASK) |</a>
<a name="1593"><span class="lineNum">    1593 </span>            :                           SETFIELD(VSD_TSIZE, 0ull, ilog2(VPT_SIZE) - 12)))</a>
<a name="1594"><span class="lineNum">    1594 </span>            :                 return false;</a>
<a name="1595"><span class="lineNum">    1595 </span>            : #endif</a>
<a name="1596"><span class="lineNum">    1596 </span>            : </a>
<a name="1597"><span class="lineNum">    1597 </span>            :         /* Setup quue overflows */</a>
<a name="1598"><span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; VC_QUEUE_OVF_COUNT; i++) {</span></a>
<a name="1599"><span class="lineNum">    1599 </span><span class="lineNoCov">          0 :                 u64 addr = ((uint64_t)x-&gt;q_ovf) + i * 0x10000;</span></a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                 u64 cfg, sreg, sregx;</span></a>
<a name="1601"><span class="lineNum">    1601 </span>            : </a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 :                 if (!xive_set_vsd(x, VST_TSEL_IRQ, i, base |</span></a>
<a name="1603"><span class="lineNum">    1603 </span><span class="lineNoCov">          0 :                                   (addr &amp; VSD_ADDRESS_MASK) |</span></a>
<a name="1604"><span class="lineNum">    1604 </span>            :                           SETFIELD(VSD_TSIZE, 0ull, 4)))</a>
<a name="1605"><span class="lineNum">    1605 </span>            :                         return false;</a>
<a name="1606"><span class="lineNum">    1606 </span><span class="lineNoCov">          0 :                 sreg = VC_IRQ_CONFIG_IPI +  i * 8;</span></a>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineNoCov">          0 :                 sregx = X_VC_IRQ_CONFIG_IPI + i;</span></a>
<a name="1608"><span class="lineNum">    1608 </span><span class="lineNoCov">          0 :                 cfg = __xive_regr(x, sreg, sregx, NULL);</span></a>
<a name="1609"><span class="lineNum">    1609 </span><span class="lineNoCov">          0 :                 cfg |= VC_IRQ_CONFIG_MEMB_EN;</span></a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineNoCov">          0 :                 cfg = SETFIELD(VC_IRQ_CONFIG_MEMB_SZ, cfg, 4);</span></a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 :                 __xive_regw(x, sreg, sregx, cfg, NULL);</span></a>
<a name="1612"><span class="lineNum">    1612 </span>            :         }</a>
<a name="1613"><span class="lineNum">    1613 </span>            : </a>
<a name="1614"><span class="lineNum">    1614 </span>            :         return true;</a>
<a name="1615"><span class="lineNum">    1615 </span>            : }</a>
<a name="1616"><span class="lineNum">    1616 </span>            : </a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 : static bool xive_configure_bars(struct xive *x)</span></a>
<a name="1618"><span class="lineNum">    1618 </span>            : {</a>
<a name="1619"><span class="lineNum">    1619 </span><span class="lineNoCov">          0 :         uint64_t chip_id = x-&gt;chip_id;</span></a>
<a name="1620"><span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="1621"><span class="lineNum">    1621 </span>            : </a>
<a name="1622"><span class="lineNum">    1622 </span>            :         /* IC BAR */</a>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineNoCov">          0 :         phys_map_get(chip_id, XIVE_IC, 0, (uint64_t *)&amp;x-&gt;ic_base, &amp;x-&gt;ic_size);</span></a>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         val = (uint64_t)x-&gt;ic_base | CQ_IC_BAR_VALID;</span></a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         if (IC_PAGE_SIZE == 0x10000) {</span></a>
<a name="1626"><span class="lineNum">    1626 </span><span class="lineNoCov">          0 :                 val |= CQ_IC_BAR_64K;</span></a>
<a name="1627"><span class="lineNum">    1627 </span><span class="lineNoCov">          0 :                 x-&gt;ic_shift = 16;</span></a>
<a name="1628"><span class="lineNum">    1628 </span>            :         } else</a>
<a name="1629"><span class="lineNum">    1629 </span>            :                 x-&gt;ic_shift = 12;</a>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_IC_BAR, val);</span></a>
<a name="1631"><span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1632"><span class="lineNum">    1632 </span>            :                 return false;</a>
<a name="1633"><span class="lineNum">    1633 </span>            : </a>
<a name="1634"><span class="lineNum">    1634 </span>            :         /* TM BAR, only configure TM1. Note that this has the same address</a>
<a name="1635"><span class="lineNum">    1635 </span>            :          * for each chip !!!  Hence we create a fake chip 0 and use that for</a>
<a name="1636"><span class="lineNum">    1636 </span>            :          * all phys_map_get(XIVE_TM) calls.</a>
<a name="1637"><span class="lineNum">    1637 </span>            :          */</a>
<a name="1638"><span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         phys_map_get(0, XIVE_TM, 0, (uint64_t *)&amp;x-&gt;tm_base, &amp;x-&gt;tm_size);</span></a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         val = (uint64_t)x-&gt;tm_base | CQ_TM_BAR_VALID;</span></a>
<a name="1640"><span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         if (TM_PAGE_SIZE == 0x10000) {</span></a>
<a name="1641"><span class="lineNum">    1641 </span><span class="lineNoCov">          0 :                 x-&gt;tm_shift = 16;</span></a>
<a name="1642"><span class="lineNum">    1642 </span><span class="lineNoCov">          0 :                 val |= CQ_TM_BAR_64K;</span></a>
<a name="1643"><span class="lineNum">    1643 </span>            :         } else</a>
<a name="1644"><span class="lineNum">    1644 </span>            :                 x-&gt;tm_shift = 12;</a>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_TM1_BAR, val);</span></a>
<a name="1646"><span class="lineNum">    1646 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1647"><span class="lineNum">    1647 </span>            :                 return false;</a>
<a name="1648"><span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_TM2_BAR, 0);</span></a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1650"><span class="lineNum">    1650 </span>            :                 return false;</a>
<a name="1651"><span class="lineNum">    1651 </span>            : </a>
<a name="1652"><span class="lineNum">    1652 </span>            :         /* PC BAR. Clear first, write mask, then write value */</a>
<a name="1653"><span class="lineNum">    1653 </span><span class="lineNoCov">          0 :         phys_map_get(chip_id, XIVE_PC, 0, (uint64_t *)&amp;x-&gt;pc_base, &amp;x-&gt;pc_size);</span></a>
<a name="1654"><span class="lineNum">    1654 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_PC_BAR, 0);</span></a>
<a name="1655"><span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1656"><span class="lineNum">    1656 </span>            :                 return false;</a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         val = ~(x-&gt;pc_size - 1) &amp; CQ_PC_BARM_MASK;</span></a>
<a name="1658"><span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_PC_BARM, val);</span></a>
<a name="1659"><span class="lineNum">    1659 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1660"><span class="lineNum">    1660 </span>            :                 return false;</a>
<a name="1661"><span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         val = (uint64_t)x-&gt;pc_base | CQ_PC_BAR_VALID;</span></a>
<a name="1662"><span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_PC_BAR, val);</span></a>
<a name="1663"><span class="lineNum">    1663 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1664"><span class="lineNum">    1664 </span>            :                 return false;</a>
<a name="1665"><span class="lineNum">    1665 </span>            : </a>
<a name="1666"><span class="lineNum">    1666 </span>            :         /* VC BAR. Clear first, write mask, then write value */</a>
<a name="1667"><span class="lineNum">    1667 </span><span class="lineNoCov">          0 :         phys_map_get(chip_id, XIVE_VC, 0, (uint64_t *)&amp;x-&gt;vc_base, &amp;x-&gt;vc_size);</span></a>
<a name="1668"><span class="lineNum">    1668 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_VC_BAR, 0);</span></a>
<a name="1669"><span class="lineNum">    1669 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1670"><span class="lineNum">    1670 </span>            :                 return false;</a>
<a name="1671"><span class="lineNum">    1671 </span><span class="lineNoCov">          0 :         val = ~(x-&gt;vc_size - 1) &amp; CQ_VC_BARM_MASK;</span></a>
<a name="1672"><span class="lineNum">    1672 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_VC_BARM, val);</span></a>
<a name="1673"><span class="lineNum">    1673 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1674"><span class="lineNum">    1674 </span>            :                 return false;</a>
<a name="1675"><span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         val = (uint64_t)x-&gt;vc_base | CQ_VC_BAR_VALID;</span></a>
<a name="1676"><span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_VC_BAR, val);</span></a>
<a name="1677"><span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1678"><span class="lineNum">    1678 </span>            :                 return false;</a>
<a name="1679"><span class="lineNum">    1679 </span>            : </a>
<a name="1680"><span class="lineNum">    1680 </span>            :         /* Calculate some MMIO bases in the VC BAR */</a>
<a name="1681"><span class="lineNum">    1681 </span><span class="lineNoCov">          0 :         x-&gt;esb_mmio = x-&gt;vc_base;</span></a>
<a name="1682"><span class="lineNum">    1682 </span><span class="lineNoCov">          0 :         x-&gt;eq_mmio = x-&gt;vc_base + (x-&gt;vc_size / VC_MAX_SETS) * VC_ESB_SETS;</span></a>
<a name="1683"><span class="lineNum">    1683 </span>            : </a>
<a name="1684"><span class="lineNum">    1684 </span>            :         /* Print things out */</a>
<a name="1685"><span class="lineNum">    1685 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;IC: %14p [0x%012llx/%d]\n&quot;, x-&gt;ic_base, x-&gt;ic_size,</span></a>
<a name="1686"><span class="lineNum">    1686 </span>            :                  x-&gt;ic_shift);</a>
<a name="1687"><span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;TM: %14p [0x%012llx/%d]\n&quot;, x-&gt;tm_base, x-&gt;tm_size,</span></a>
<a name="1688"><span class="lineNum">    1688 </span>            :                  x-&gt;tm_shift);</a>
<a name="1689"><span class="lineNum">    1689 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;PC: %14p [0x%012llx]\n&quot;, x-&gt;pc_base, x-&gt;pc_size);</span></a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;VC: %14p [0x%012llx]\n&quot;, x-&gt;vc_base, x-&gt;vc_size);</span></a>
<a name="1691"><span class="lineNum">    1691 </span>            : </a>
<a name="1692"><span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1693"><span class="lineNum">    1693 </span>            : }</a>
<a name="1694"><span class="lineNum">    1694 </span>            : </a>
<a name="1695"><span class="lineNum">    1695 </span>            : static void xive_dump_mmio(struct xive *x)</a>
<a name="1696"><span class="lineNum">    1696 </span>            : {</a>
<a name="1697"><span class="lineNum">    1697 </span>            :         prlog(PR_DEBUG, &quot; CQ_CFG_PB_GEN = %016llx\n&quot;,</a>
<a name="1698"><span class="lineNum">    1698 </span>            :               in_be64(x-&gt;ic_base + CQ_CFG_PB_GEN));</a>
<a name="1699"><span class="lineNum">    1699 </span>            :         prlog(PR_DEBUG, &quot; CQ_MSGSND     = %016llx\n&quot;,</a>
<a name="1700"><span class="lineNum">    1700 </span>            :               in_be64(x-&gt;ic_base + CQ_MSGSND));</a>
<a name="1701"><span class="lineNum">    1701 </span>            : }</a>
<a name="1702"><span class="lineNum">    1702 </span>            : </a>
<a name="1703"><span class="lineNum">    1703 </span><span class="lineNoCov">          0 : static bool xive_config_init(struct xive *x)</span></a>
<a name="1704"><span class="lineNum">    1704 </span>            : {</a>
<a name="1705"><span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         uint64_t val __unused;</span></a>
<a name="1706"><span class="lineNum">    1706 </span>            : </a>
<a name="1707"><span class="lineNum">    1707 </span>            :         /* Configure PC and VC page sizes and disable Linux trigger mode */</a>
<a name="1708"><span class="lineNum">    1708 </span><span class="lineNoCov">          0 :         xive_regwx(x, CQ_PBI_CTL, CQ_PBI_PC_64K | CQ_PBI_VC_64K | CQ_PBI_FORCE_TM_LOCAL);</span></a>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1710"><span class="lineNum">    1710 </span>            :                 return false;</a>
<a name="1711"><span class="lineNum">    1711 </span>            : </a>
<a name="1712"><span class="lineNum">    1712 </span>            :         /*** The rest can use MMIO ***/</a>
<a name="1713"><span class="lineNum">    1713 </span>            : </a>
<a name="1714"><span class="lineNum">    1714 </span>            : #ifdef USE_INDIRECT</a>
<a name="1715"><span class="lineNum">    1715 </span>            :         /* Enable indirect mode in VC config */</a>
<a name="1716"><span class="lineNum">    1716 </span><span class="lineNoCov">          0 :         val = xive_regr(x, VC_GLOBAL_CONFIG);</span></a>
<a name="1717"><span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         val |= VC_GCONF_INDIRECT;</span></a>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_GLOBAL_CONFIG, val);</span></a>
<a name="1719"><span class="lineNum">    1719 </span>            : #endif</a>
<a name="1720"><span class="lineNum">    1720 </span>            : </a>
<a name="1721"><span class="lineNum">    1721 </span>            :         /* Enable indirect mode in PC config */</a>
<a name="1722"><span class="lineNum">    1722 </span><span class="lineNoCov">          0 :         val = xive_regr(x, PC_GLOBAL_CONFIG);</span></a>
<a name="1723"><span class="lineNum">    1723 </span>            : #ifdef USE_INDIRECT</a>
<a name="1724"><span class="lineNum">    1724 </span><span class="lineNoCov">          0 :         val |= PC_GCONF_INDIRECT;</span></a>
<a name="1725"><span class="lineNum">    1725 </span>            : #endif</a>
<a name="1726"><span class="lineNum">    1726 </span><span class="lineNoCov">          0 :         val |= PC_GCONF_CHIPID_OVR;</span></a>
<a name="1727"><span class="lineNum">    1727 </span><span class="lineNoCov">          0 :         val = SETFIELD(PC_GCONF_CHIPID, val, x-&gt;block_id);</span></a>
<a name="1728"><span class="lineNum">    1728 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_GLOBAL_CONFIG, val);</span></a>
<a name="1729"><span class="lineNum">    1729 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;PC_GLOBAL_CONFIG=%016llx\n&quot;, val);</span></a>
<a name="1730"><span class="lineNum">    1730 </span>            : </a>
<a name="1731"><span class="lineNum">    1731 </span><span class="lineNoCov">          0 :         val = xive_regr(x, PC_TCTXT_CFG);</span></a>
<a name="1732"><span class="lineNum">    1732 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="1733"><span class="lineNum">    1733 </span><span class="lineNoCov">          0 :         val |= PC_TCTXT_CFG_BLKGRP_EN | PC_TCTXT_CFG_HARD_CHIPID_BLK;</span></a>
<a name="1734"><span class="lineNum">    1734 </span>            : #endif</a>
<a name="1735"><span class="lineNum">    1735 </span><span class="lineNoCov">          0 :         val |= PC_TCTXT_CHIPID_OVERRIDE;</span></a>
<a name="1736"><span class="lineNum">    1736 </span><span class="lineNoCov">          0 :         val |= PC_TCTXT_CFG_TARGET_EN;</span></a>
<a name="1737"><span class="lineNum">    1737 </span><span class="lineNoCov">          0 :         val = SETFIELD(PC_TCTXT_CHIPID, val, x-&gt;block_id);</span></a>
<a name="1738"><span class="lineNum">    1738 </span><span class="lineNoCov">          0 :         val = SETFIELD(PC_TCTXT_INIT_AGE, val, 0x2);</span></a>
<a name="1739"><span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         val |= PC_TCTXT_CFG_LGS_EN;</span></a>
<a name="1740"><span class="lineNum">    1740 </span>            :         /* Disable pressure relief as we hijack the field in the VPs */</a>
<a name="1741"><span class="lineNum">    1741 </span><span class="lineNoCov">          0 :         val &amp;= ~PC_TCTXT_CFG_STORE_ACK;</span></a>
<a name="1742"><span class="lineNum">    1742 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_TCTXT_CFG, val);</span></a>
<a name="1743"><span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;PC_TCTXT_CFG=%016llx\n&quot;, val);</span></a>
<a name="1744"><span class="lineNum">    1744 </span>            : </a>
<a name="1745"><span class="lineNum">    1745 </span><span class="lineNoCov">          0 :         val = xive_regr(x, CQ_CFG_PB_GEN);</span></a>
<a name="1746"><span class="lineNum">    1746 </span>            :         /* 1-block-per-chip mode */</a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         val = SETFIELD(CQ_INT_ADDR_OPT, val, 2);</span></a>
<a name="1748"><span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         xive_regw(x, CQ_CFG_PB_GEN, val);</span></a>
<a name="1749"><span class="lineNum">    1749 </span>            : </a>
<a name="1750"><span class="lineNum">    1750 </span>            :         /* Enable StoreEOI */</a>
<a name="1751"><span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         val = xive_regr(x, VC_SBC_CONFIG);</span></a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         if (XIVE_CAN_STORE_EOI(x))</span></a>
<a name="1753"><span class="lineNum">    1753 </span>            :                 val |= VC_SBC_CONF_CPLX_CIST | VC_SBC_CONF_CIST_BOTH;</a>
<a name="1754"><span class="lineNum">    1754 </span>            :         else</a>
<a name="1755"><span class="lineNum">    1755 </span><span class="lineNoCov">          0 :                 xive_dbg(x, &quot;store EOI is disabled\n&quot;);</span></a>
<a name="1756"><span class="lineNum">    1756 </span>            : </a>
<a name="1757"><span class="lineNum">    1757 </span><span class="lineNoCov">          0 :         val |= VC_SBC_CONF_NO_UPD_PRF;</span></a>
<a name="1758"><span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_SBC_CONFIG, val);</span></a>
<a name="1759"><span class="lineNum">    1759 </span>            : </a>
<a name="1760"><span class="lineNum">    1760 </span>            :         /* Disable block tracking on Nimbus (we may want to enable</a>
<a name="1761"><span class="lineNum">    1761 </span>            :          * it on Cumulus later). HW Erratas.</a>
<a name="1762"><span class="lineNum">    1762 </span>            :          */</a>
<a name="1763"><span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         val = xive_regr(x, PC_TCTXT_TRACK);</span></a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         val &amp;= ~PC_TCTXT_TRACK_EN;</span></a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_TCTXT_TRACK, val);</span></a>
<a name="1766"><span class="lineNum">    1766 </span>            : </a>
<a name="1767"><span class="lineNum">    1767 </span>            :         /* Enable relaxed ordering of trigger forwarding */</a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         val = xive_regr(x, VC_AIB_TX_ORDER_TAG2);</span></a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         val |= VC_AIB_TX_ORDER_TAG2_REL_TF;</span></a>
<a name="1770"><span class="lineNum">    1770 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_AIB_TX_ORDER_TAG2, val);</span></a>
<a name="1771"><span class="lineNum">    1771 </span>            : </a>
<a name="1772"><span class="lineNum">    1772 </span>            :         /* Enable new END s and u bits for silent escalate */</a>
<a name="1773"><span class="lineNum">    1773 </span><span class="lineNoCov">          0 :         val = xive_regr(x, VC_EQC_CONFIG);</span></a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         val |= VC_EQC_CONF_ENABLE_END_s_BIT;</span></a>
<a name="1775"><span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         val |= VC_EQC_CONF_ENABLE_END_u_BIT;</span></a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_EQC_CONFIG, val);</span></a>
<a name="1777"><span class="lineNum">    1777 </span>            : </a>
<a name="1778"><span class="lineNum">    1778 </span>            :         /* Disable error reporting in the FIR for info errors</a>
<a name="1779"><span class="lineNum">    1779 </span>            :          * from the VC.</a>
<a name="1780"><span class="lineNum">    1780 </span>            :          */</a>
<a name="1781"><span class="lineNum">    1781 </span><span class="lineNoCov">          0 :         xive_regw(x, CQ_FIRMASK_OR, CQ_FIR_VC_INFO_ERROR_0_1);</span></a>
<a name="1782"><span class="lineNum">    1782 </span>            : </a>
<a name="1783"><span class="lineNum">    1783 </span>            :         /* Mask CI Load and Store to bad location, as IPI trigger</a>
<a name="1784"><span class="lineNum">    1784 </span>            :          * pages may be mapped to user space, and a read on the</a>
<a name="1785"><span class="lineNum">    1785 </span>            :          * trigger page causes a checkstop</a>
<a name="1786"><span class="lineNum">    1786 </span>            :          */</a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         xive_regw(x, CQ_FIRMASK_OR, CQ_FIR_PB_RCMDX_CI_ERR1);</span></a>
<a name="1788"><span class="lineNum">    1788 </span>            : </a>
<a name="1789"><span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="1790"><span class="lineNum">    1790 </span>            : }</a>
<a name="1791"><span class="lineNum">    1791 </span>            : </a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 : static bool xive_setup_set_xlate(struct xive *x)</span></a>
<a name="1793"><span class="lineNum">    1793 </span>            : {</a>
<a name="1794"><span class="lineNum">    1794 </span><span class="lineNoCov">          0 :         unsigned int i;</span></a>
<a name="1795"><span class="lineNum">    1795 </span>            : </a>
<a name="1796"><span class="lineNum">    1796 </span>            :         /* Configure EDT for ESBs (aka IPIs) */</a>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineNoCov">          0 :         xive_regw(x, CQ_TAR, CQ_TAR_TBL_AUTOINC | CQ_TAR_TSEL_EDT);</span></a>
<a name="1798"><span class="lineNum">    1798 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1799"><span class="lineNum">    1799 </span>            :                 return false;</a>
<a name="1800"><span class="lineNum">    1800 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; VC_ESB_SETS; i++) {</span></a>
<a name="1801"><span class="lineNum">    1801 </span><span class="lineNoCov">          0 :                 xive_regw(x, CQ_TDR,</span></a>
<a name="1802"><span class="lineNum">    1802 </span>            :                           /* IPI type */</a>
<a name="1803"><span class="lineNum">    1803 </span>            :                           (1ull &lt;&lt; 62) |</a>
<a name="1804"><span class="lineNum">    1804 </span>            :                           /* block ID */</a>
<a name="1805"><span class="lineNum">    1805 </span>            :                           (((uint64_t)x-&gt;block_id) &lt;&lt; 48) |</a>
<a name="1806"><span class="lineNum">    1806 </span>            :                           /* offset */</a>
<a name="1807"><span class="lineNum">    1807 </span>            :                           (((uint64_t)i) &lt;&lt; 32));</a>
<a name="1808"><span class="lineNum">    1808 </span><span class="lineNoCov">          0 :                 if (x-&gt;last_reg_error)</span></a>
<a name="1809"><span class="lineNum">    1809 </span>            :                         return false;</a>
<a name="1810"><span class="lineNum">    1810 </span>            :         }</a>
<a name="1811"><span class="lineNum">    1811 </span>            : </a>
<a name="1812"><span class="lineNum">    1812 </span>            :         /* Configure EDT for ENDs (aka EQs) */</a>
<a name="1813"><span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; VC_END_SETS; i++) {</span></a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                 xive_regw(x, CQ_TDR,</span></a>
<a name="1815"><span class="lineNum">    1815 </span>            :                           /* EQ type */</a>
<a name="1816"><span class="lineNum">    1816 </span>            :                           (2ull &lt;&lt; 62) |</a>
<a name="1817"><span class="lineNum">    1817 </span>            :                           /* block ID */</a>
<a name="1818"><span class="lineNum">    1818 </span>            :                           (((uint64_t)x-&gt;block_id) &lt;&lt; 48) |</a>
<a name="1819"><span class="lineNum">    1819 </span>            :                           /* offset */</a>
<a name="1820"><span class="lineNum">    1820 </span>            :                           (((uint64_t)i) &lt;&lt; 32));</a>
<a name="1821"><span class="lineNum">    1821 </span><span class="lineNoCov">          0 :                 if (x-&gt;last_reg_error)</span></a>
<a name="1822"><span class="lineNum">    1822 </span>            :                         return false;</a>
<a name="1823"><span class="lineNum">    1823 </span>            :         }</a>
<a name="1824"><span class="lineNum">    1824 </span>            : </a>
<a name="1825"><span class="lineNum">    1825 </span>            :         /* Configure VDT */</a>
<a name="1826"><span class="lineNum">    1826 </span><span class="lineNoCov">          0 :         xive_regw(x, CQ_TAR, CQ_TAR_TBL_AUTOINC | CQ_TAR_TSEL_VDT);</span></a>
<a name="1827"><span class="lineNum">    1827 </span><span class="lineNoCov">          0 :         if (x-&gt;last_reg_error)</span></a>
<a name="1828"><span class="lineNum">    1828 </span>            :                 return false;</a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; PC_MAX_SETS; i++) {</span></a>
<a name="1830"><span class="lineNum">    1830 </span><span class="lineNoCov">          0 :                 xive_regw(x, CQ_TDR,</span></a>
<a name="1831"><span class="lineNum">    1831 </span>            :                           /* Valid bit */</a>
<a name="1832"><span class="lineNum">    1832 </span>            :                           (1ull &lt;&lt; 63) |</a>
<a name="1833"><span class="lineNum">    1833 </span>            :                           /* block ID */</a>
<a name="1834"><span class="lineNum">    1834 </span>            :                           (((uint64_t)x-&gt;block_id) &lt;&lt; 48) |</a>
<a name="1835"><span class="lineNum">    1835 </span>            :                           /* offset */</a>
<a name="1836"><span class="lineNum">    1836 </span>            :                           (((uint64_t)i) &lt;&lt; 32));</a>
<a name="1837"><span class="lineNum">    1837 </span><span class="lineNoCov">          0 :                 if (x-&gt;last_reg_error)</span></a>
<a name="1838"><span class="lineNum">    1838 </span>            :                         return false;</a>
<a name="1839"><span class="lineNum">    1839 </span>            :         }</a>
<a name="1840"><span class="lineNum">    1840 </span>            :         return true;</a>
<a name="1841"><span class="lineNum">    1841 </span>            : }</a>
<a name="1842"><span class="lineNum">    1842 </span>            : </a>
<a name="1843"><span class="lineNum">    1843 </span><span class="lineNoCov">          0 : static bool xive_prealloc_tables(struct xive *x)</span></a>
<a name="1844"><span class="lineNum">    1844 </span>            : {</a>
<a name="1845"><span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         uint32_t i __unused, vp_init_count __unused, vp_init_base __unused;</span></a>
<a name="1846"><span class="lineNum">    1846 </span><span class="lineNoCov">          0 :         uint32_t pbase __unused, pend __unused;</span></a>
<a name="1847"><span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         uint64_t al __unused;</span></a>
<a name="1848"><span class="lineNum">    1848 </span>            : </a>
<a name="1849"><span class="lineNum">    1849 </span>            :         /* ESB/SBE has 4 entries per byte */</a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         x-&gt;sbe_base = local_alloc(x-&gt;chip_id, SBE_SIZE, SBE_SIZE);</span></a>
<a name="1851"><span class="lineNum">    1851 </span><span class="lineNoCov">          0 :         if (!x-&gt;sbe_base) {</span></a>
<a name="1852"><span class="lineNum">    1852 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;Failed to allocate SBE\n&quot;);</span></a>
<a name="1853"><span class="lineNum">    1853 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="1854"><span class="lineNum">    1854 </span>            :         }</a>
<a name="1855"><span class="lineNum">    1855 </span>            :         /* SBEs are initialized to 0b01 which corresponds to &quot;ints off&quot; */</a>
<a name="1856"><span class="lineNum">    1856 </span><span class="lineNoCov">          0 :         memset(x-&gt;sbe_base, 0x55, SBE_SIZE);</span></a>
<a name="1857"><span class="lineNum">    1857 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;SBE at %p size 0x%x\n&quot;, x-&gt;sbe_base, IVT_SIZE);</span></a>
<a name="1858"><span class="lineNum">    1858 </span>            : </a>
<a name="1859"><span class="lineNum">    1859 </span>            :         /* EAS/IVT entries are 8 bytes */</a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         x-&gt;ivt_base = local_alloc(x-&gt;chip_id, IVT_SIZE, IVT_SIZE);</span></a>
<a name="1861"><span class="lineNum">    1861 </span><span class="lineNoCov">          0 :         if (!x-&gt;ivt_base) {</span></a>
<a name="1862"><span class="lineNum">    1862 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;Failed to allocate IVT\n&quot;);</span></a>
<a name="1863"><span class="lineNum">    1863 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="1864"><span class="lineNum">    1864 </span>            :         }</a>
<a name="1865"><span class="lineNum">    1865 </span>            :         /* We clear the entries (non-valid). They will be initialized</a>
<a name="1866"><span class="lineNum">    1866 </span>            :          * when actually used</a>
<a name="1867"><span class="lineNum">    1867 </span>            :          */</a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         memset(x-&gt;ivt_base, 0, IVT_SIZE);</span></a>
<a name="1869"><span class="lineNum">    1869 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;IVT at %p size 0x%x\n&quot;, x-&gt;ivt_base, IVT_SIZE);</span></a>
<a name="1870"><span class="lineNum">    1870 </span>            : </a>
<a name="1871"><span class="lineNum">    1871 </span>            : #ifdef USE_INDIRECT</a>
<a name="1872"><span class="lineNum">    1872 </span>            :         /* Indirect EQ table. (XXX Align to 64K until I figure out the</a>
<a name="1873"><span class="lineNum">    1873 </span>            :          * HW requirements)</a>
<a name="1874"><span class="lineNum">    1874 </span>            :          */</a>
<a name="1875"><span class="lineNum">    1875 </span><span class="lineNoCov">          0 :         al = (IND_EQ_TABLE_SIZE + 0xffff) &amp; ~0xffffull;</span></a>
<a name="1876"><span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         x-&gt;eq_ind_base = local_alloc(x-&gt;chip_id, al, al);</span></a>
<a name="1877"><span class="lineNum">    1877 </span><span class="lineNoCov">          0 :         if (!x-&gt;eq_ind_base) {</span></a>
<a name="1878"><span class="lineNum">    1878 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;Failed to allocate EQ indirect table\n&quot;);</span></a>
<a name="1879"><span class="lineNum">    1879 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="1880"><span class="lineNum">    1880 </span>            :         }</a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         memset(x-&gt;eq_ind_base, 0, al);</span></a>
<a name="1882"><span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;EQi at %p size 0x%llx\n&quot;, x-&gt;eq_ind_base, al);</span></a>
<a name="1883"><span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         x-&gt;eq_ind_count = IND_EQ_TABLE_SIZE / 8;</span></a>
<a name="1884"><span class="lineNum">    1884 </span>            : </a>
<a name="1885"><span class="lineNum">    1885 </span>            :         /* Indirect VP table. (XXX Align to 64K until I figure out the</a>
<a name="1886"><span class="lineNum">    1886 </span>            :          * HW requirements)</a>
<a name="1887"><span class="lineNum">    1887 </span>            :          */</a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         al = (IND_VP_TABLE_SIZE + 0xffff) &amp; ~0xffffull;</span></a>
<a name="1889"><span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         x-&gt;vp_ind_base = local_alloc(x-&gt;chip_id, al, al);</span></a>
<a name="1890"><span class="lineNum">    1890 </span><span class="lineNoCov">          0 :         if (!x-&gt;vp_ind_base) {</span></a>
<a name="1891"><span class="lineNum">    1891 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;Failed to allocate VP indirect table\n&quot;);</span></a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="1893"><span class="lineNum">    1893 </span>            :         }</a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;VPi at %p size 0x%llx\n&quot;, x-&gt;vp_ind_base, al);</span></a>
<a name="1895"><span class="lineNum">    1895 </span><span class="lineNoCov">          0 :         x-&gt;vp_ind_count = IND_VP_TABLE_SIZE / 8;</span></a>
<a name="1896"><span class="lineNum">    1896 </span><span class="lineNoCov">          0 :         memset(x-&gt;vp_ind_base, 0, al);</span></a>
<a name="1897"><span class="lineNum">    1897 </span>            : </a>
<a name="1898"><span class="lineNum">    1898 </span>            :         /* Populate/initialize VP/EQs indirect backing */</a>
<a name="1899"><span class="lineNum">    1899 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="1900"><span class="lineNum">    1900 </span><span class="lineNoCov">          0 :         vp_init_count = INITIAL_VP_COUNT;</span></a>
<a name="1901"><span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         vp_init_base = INITIAL_VP_BASE;</span></a>
<a name="1902"><span class="lineNum">    1902 </span>            : #else</a>
<a name="1903"><span class="lineNum">    1903 </span>            :         vp_init_count = x-&gt;block_id == 0 ? INITIAL_BLK0_VP_COUNT : 0;</a>
<a name="1904"><span class="lineNum">    1904 </span>            :         vp_init_base = INITIAL_BLK0_VP_BASE;</a>
<a name="1905"><span class="lineNum">    1905 </span>            : #endif</a>
<a name="1906"><span class="lineNum">    1906 </span>            : </a>
<a name="1907"><span class="lineNum">    1907 </span>            :         /* Allocate pages for some VPs in indirect mode */</a>
<a name="1908"><span class="lineNum">    1908 </span><span class="lineNoCov">          0 :         pbase = vp_init_base / VP_PER_PAGE;</span></a>
<a name="1909"><span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         pend  = (vp_init_base + vp_init_count) / VP_PER_PAGE;</span></a>
<a name="1910"><span class="lineNum">    1910 </span>            : </a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;Allocating pages %d to %d of VPs (for %d VPs)\n&quot;,</span></a>
<a name="1912"><span class="lineNum">    1912 </span>            :                  pbase, pend, vp_init_count);</a>
<a name="1913"><span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         for (i = pbase; i &lt;= pend; i++) {</span></a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                 void *page;</span></a>
<a name="1915"><span class="lineNum">    1915 </span><span class="lineNoCov">          0 :                 u64 vsd;</span></a>
<a name="1916"><span class="lineNum">    1916 </span>            : </a>
<a name="1917"><span class="lineNum">    1917 </span>            :                 /* Indirect entries have a VSD format */</a>
<a name="1918"><span class="lineNum">    1918 </span><span class="lineNoCov">          0 :                 page = local_alloc(x-&gt;chip_id, 0x10000, 0x10000);</span></a>
<a name="1919"><span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                 if (!page) {</span></a>
<a name="1920"><span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                         xive_err(x, &quot;Failed to allocate VP page\n&quot;);</span></a>
<a name="1921"><span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                         return false;</span></a>
<a name="1922"><span class="lineNum">    1922 </span>            :                 }</a>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                 xive_dbg(x, &quot;VP%d at %p size 0x%x\n&quot;, i, page, 0x10000);</span></a>
<a name="1924"><span class="lineNum">    1924 </span><span class="lineNoCov">          0 :                 memset(page, 0, 0x10000);</span></a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                 vsd = ((uint64_t)page) &amp; VSD_ADDRESS_MASK;</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            : </a>
<a name="1927"><span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                 vsd |= SETFIELD(VSD_TSIZE, 0ull, 4);</span></a>
<a name="1928"><span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                 vsd |= SETFIELD(VSD_MODE, 0ull, VSD_MODE_EXCLUSIVE);</span></a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                 vsd |= VSD_FIRMWARE;</span></a>
<a name="1930"><span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 x-&gt;vp_ind_base[i] = vsd;</span></a>
<a name="1931"><span class="lineNum">    1931 </span>            :         }</a>
<a name="1932"><span class="lineNum">    1932 </span>            : </a>
<a name="1933"><span class="lineNum">    1933 </span>            : #else /* USE_INDIRECT */</a>
<a name="1934"><span class="lineNum">    1934 </span>            : </a>
<a name="1935"><span class="lineNum">    1935 </span>            :         /* Allocate direct EQ and VP tables */</a>
<a name="1936"><span class="lineNum">    1936 </span>            :         x-&gt;eq_base = local_alloc(x-&gt;chip_id, EQT_SIZE, EQT_SIZE);</a>
<a name="1937"><span class="lineNum">    1937 </span>            :         if (!x-&gt;eq_base) {</a>
<a name="1938"><span class="lineNum">    1938 </span>            :                 xive_err(x, &quot;Failed to allocate EQ table\n&quot;);</a>
<a name="1939"><span class="lineNum">    1939 </span>            :                 return false;</a>
<a name="1940"><span class="lineNum">    1940 </span>            :         }</a>
<a name="1941"><span class="lineNum">    1941 </span>            :         memset(x-&gt;eq_base, 0, EQT_SIZE);</a>
<a name="1942"><span class="lineNum">    1942 </span>            :         x-&gt;vp_base = local_alloc(x-&gt;chip_id, VPT_SIZE, VPT_SIZE);</a>
<a name="1943"><span class="lineNum">    1943 </span>            :         if (!x-&gt;vp_base) {</a>
<a name="1944"><span class="lineNum">    1944 </span>            :                 xive_err(x, &quot;Failed to allocate VP table\n&quot;);</a>
<a name="1945"><span class="lineNum">    1945 </span>            :                 return false;</a>
<a name="1946"><span class="lineNum">    1946 </span>            :         }</a>
<a name="1947"><span class="lineNum">    1947 </span>            :         /* We clear the entries (non-valid). They will be initialized</a>
<a name="1948"><span class="lineNum">    1948 </span>            :          * when actually used</a>
<a name="1949"><span class="lineNum">    1949 </span>            :          */</a>
<a name="1950"><span class="lineNum">    1950 </span>            :         memset(x-&gt;vp_base, 0, VPT_SIZE);</a>
<a name="1951"><span class="lineNum">    1951 </span>            : #endif /* USE_INDIRECT */</a>
<a name="1952"><span class="lineNum">    1952 </span>            : </a>
<a name="1953"><span class="lineNum">    1953 </span>            :         /* Allocate the queue overflow pages */</a>
<a name="1954"><span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         x-&gt;q_ovf = local_alloc(x-&gt;chip_id, VC_QUEUE_OVF_COUNT * 0x10000, 0x10000);</span></a>
<a name="1955"><span class="lineNum">    1955 </span><span class="lineNoCov">          0 :         if (!x-&gt;q_ovf) {</span></a>
<a name="1956"><span class="lineNum">    1956 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;Failed to allocate queue overflow\n&quot;);</span></a>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="1958"><span class="lineNum">    1958 </span>            :         }</a>
<a name="1959"><span class="lineNum">    1959 </span>            :         return true;</a>
<a name="1960"><span class="lineNum">    1960 </span>            : }</a>
<a name="1961"><span class="lineNum">    1961 </span>            : </a>
<a name="1962"><span class="lineNum">    1962 </span>            : #ifdef USE_INDIRECT</a>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 : static void xive_add_provisioning_properties(void)</span></a>
<a name="1964"><span class="lineNum">    1964 </span>            : {</a>
<a name="1965"><span class="lineNum">    1965 </span><span class="lineNoCov">          0 :         uint32_t chips[XIVE_MAX_CHIPS];</span></a>
<a name="1966"><span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         uint32_t i, count;</span></a>
<a name="1967"><span class="lineNum">    1967 </span>            : </a>
<a name="1968"><span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         dt_add_property_cells(xive_dt_node,</span></a>
<a name="1969"><span class="lineNum">    1969 </span>            :                               &quot;ibm,xive-provision-page-size&quot;, 0x10000);</a>
<a name="1970"><span class="lineNum">    1970 </span>            : </a>
<a name="1971"><span class="lineNum">    1971 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="1972"><span class="lineNum">    1972 </span><span class="lineNoCov">          0 :         count = 1 &lt;&lt; xive_chips_alloc_bits;</span></a>
<a name="1973"><span class="lineNum">    1973 </span>            : #else</a>
<a name="1974"><span class="lineNum">    1974 </span>            :         count = xive_block_count;</a>
<a name="1975"><span class="lineNum">    1975 </span>            : #endif</a>
<a name="1976"><span class="lineNum">    1976 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count; i++)</span></a>
<a name="1977"><span class="lineNum">    1977 </span><span class="lineNoCov">          0 :                 chips[i] = xive_block_to_chip[i];</span></a>
<a name="1978"><span class="lineNum">    1978 </span><span class="lineNoCov">          0 :         dt_add_property(xive_dt_node, &quot;ibm,xive-provision-chips&quot;,</span></a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                         chips, 4 * count);</span></a>
<a name="1980"><span class="lineNum">    1980 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1981"><span class="lineNum">    1981 </span>            : #else</a>
<a name="1982"><span class="lineNum">    1982 </span>            : static inline void xive_add_provisioning_properties(void) { }</a>
<a name="1983"><span class="lineNum">    1983 </span>            : #endif</a>
<a name="1984"><span class="lineNum">    1984 </span>            : </a>
<a name="1985"><span class="lineNum">    1985 </span><span class="lineNoCov">          0 : static void xive_create_mmio_dt_node(struct xive *x)</span></a>
<a name="1986"><span class="lineNum">    1986 </span>            : {</a>
<a name="1987"><span class="lineNum">    1987 </span><span class="lineNoCov">          0 :         uint64_t tb = (uint64_t)x-&gt;tm_base;</span></a>
<a name="1988"><span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         uint32_t stride = 1u &lt;&lt; x-&gt;tm_shift;</span></a>
<a name="1989"><span class="lineNum">    1989 </span>            : </a>
<a name="1990"><span class="lineNum">    1990 </span><span class="lineNoCov">          0 :         xive_dt_node = dt_new_addr(dt_root, &quot;interrupt-controller&quot;, tb);</span></a>
<a name="1991"><span class="lineNum">    1991 </span><span class="lineNoCov">          0 :         assert(xive_dt_node);</span></a>
<a name="1992"><span class="lineNum">    1992 </span>            : </a>
<a name="1993"><span class="lineNum">    1993 </span><span class="lineNoCov">          0 :         dt_add_property_u64s(xive_dt_node, &quot;reg&quot;,</span></a>
<a name="1994"><span class="lineNum">    1994 </span>            :                              tb + 0 * stride, stride,</a>
<a name="1995"><span class="lineNum">    1995 </span>            :                              tb + 1 * stride, stride,</a>
<a name="1996"><span class="lineNum">    1996 </span>            :                              tb + 2 * stride, stride,</a>
<a name="1997"><span class="lineNum">    1997 </span>            :                              tb + 3 * stride, stride);</a>
<a name="1998"><span class="lineNum">    1998 </span>            : </a>
<a name="1999"><span class="lineNum">    1999 </span><span class="lineNoCov">          0 :         dt_add_property_strings(xive_dt_node, &quot;compatible&quot;,</span></a>
<a name="2000"><span class="lineNum">    2000 </span>            :                                 &quot;ibm,opal-xive-pe&quot;, &quot;ibm,opal-intc&quot;);</a>
<a name="2001"><span class="lineNum">    2001 </span>            : </a>
<a name="2002"><span class="lineNum">    2002 </span><span class="lineNoCov">          0 :         dt_add_property_cells(xive_dt_node, &quot;ibm,xive-eq-sizes&quot;,</span></a>
<a name="2003"><span class="lineNum">    2003 </span>            :                               12, 16, 21, 24);</a>
<a name="2004"><span class="lineNum">    2004 </span>            : </a>
<a name="2005"><span class="lineNum">    2005 </span><span class="lineNoCov">          0 :         dt_add_property_cells(xive_dt_node, &quot;ibm,xive-#priorities&quot;, 8);</span></a>
<a name="2006"><span class="lineNum">    2006 </span><span class="lineNoCov">          0 :         dt_add_property(xive_dt_node, &quot;single-escalation-support&quot;, NULL, 0);</span></a>
<a name="2007"><span class="lineNum">    2007 </span>            : </a>
<a name="2008"><span class="lineNum">    2008 </span><span class="lineNoCov">          0 :         xive_add_provisioning_properties();</span></a>
<a name="2009"><span class="lineNum">    2009 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2010"><span class="lineNum">    2010 </span>            : </a>
<a name="2011"><span class="lineNum">    2011 </span>            : static void xive_setup_forward_ports(struct xive *x, struct proc_chip *remote_chip)</a>
<a name="2012"><span class="lineNum">    2012 </span>            : {</a>
<a name="2013"><span class="lineNum">    2013 </span>            :         struct xive *remote_xive = remote_chip-&gt;xive;</a>
<a name="2014"><span class="lineNum">    2014 </span>            :         uint64_t base = SETFIELD(VSD_MODE, 0ull, VSD_MODE_FORWARD);</a>
<a name="2015"><span class="lineNum">    2015 </span>            :         uint32_t remote_id = remote_xive-&gt;block_id;</a>
<a name="2016"><span class="lineNum">    2016 </span>            :         uint64_t nport;</a>
<a name="2017"><span class="lineNum">    2017 </span>            : </a>
<a name="2018"><span class="lineNum">    2018 </span>            :         /* ESB(SBE), EAS(IVT) and END(EQ) point to the notify port */</a>
<a name="2019"><span class="lineNum">    2019 </span>            :         nport = ((uint64_t)remote_xive-&gt;ic_base) + (1ul &lt;&lt; remote_xive-&gt;ic_shift);</a>
<a name="2020"><span class="lineNum">    2020 </span>            :         if (!xive_set_vsd(x, VST_TSEL_IVT, remote_id, base | nport))</a>
<a name="2021"><span class="lineNum">    2021 </span>            :                 goto error;</a>
<a name="2022"><span class="lineNum">    2022 </span>            :         if (!xive_set_vsd(x, VST_TSEL_SBE, remote_id, base | nport))</a>
<a name="2023"><span class="lineNum">    2023 </span>            :                 goto error;</a>
<a name="2024"><span class="lineNum">    2024 </span>            :         if (!xive_set_vsd(x, VST_TSEL_EQDT, remote_id, base | nport))</a>
<a name="2025"><span class="lineNum">    2025 </span>            :                 goto error;</a>
<a name="2026"><span class="lineNum">    2026 </span>            : </a>
<a name="2027"><span class="lineNum">    2027 </span>            :         /* NVT/VPD points to the remote NVT MMIO sets */</a>
<a name="2028"><span class="lineNum">    2028 </span>            :         if (!xive_set_vsd(x, VST_TSEL_VPDT, remote_id,</a>
<a name="2029"><span class="lineNum">    2029 </span>            :                           base | ((uint64_t)remote_xive-&gt;pc_base) |</a>
<a name="2030"><span class="lineNum">    2030 </span>            :                           SETFIELD(VSD_TSIZE, 0ull, ilog2(x-&gt;pc_size) - 12)))</a>
<a name="2031"><span class="lineNum">    2031 </span>            :                 goto error;</a>
<a name="2032"><span class="lineNum">    2032 </span>            : </a>
<a name="2033"><span class="lineNum">    2033 </span>            :         return;</a>
<a name="2034"><span class="lineNum">    2034 </span>            : </a>
<a name="2035"><span class="lineNum">    2035 </span>            :  error:</a>
<a name="2036"><span class="lineNum">    2036 </span>            :         xive_err(x, &quot;Failure configuring forwarding ports\n&quot;);</a>
<a name="2037"><span class="lineNum">    2037 </span>            : }</a>
<a name="2038"><span class="lineNum">    2038 </span>            : </a>
<a name="2039"><span class="lineNum">    2039 </span><span class="lineNoCov">          0 : static void late_init_one_xive(struct xive *x)</span></a>
<a name="2040"><span class="lineNum">    2040 </span>            : {</a>
<a name="2041"><span class="lineNum">    2041 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="2042"><span class="lineNum">    2042 </span>            : </a>
<a name="2043"><span class="lineNum">    2043 </span>            :         /* We need to setup the cross-chip forward ports. Let's</a>
<a name="2044"><span class="lineNum">    2044 </span>            :          * iterate all chip and set them up accordingly</a>
<a name="2045"><span class="lineNum">    2045 </span>            :          */</a>
<a name="2046"><span class="lineNum">    2046 </span><span class="lineNoCov">          0 :         for_each_chip(chip) {</span></a>
<a name="2047"><span class="lineNum">    2047 </span>            :                 /* We skip ourselves or chips without a xive */</a>
<a name="2048"><span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                 if (chip-&gt;xive == x || !chip-&gt;xive)</span></a>
<a name="2049"><span class="lineNum">    2049 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2050"><span class="lineNum">    2050 </span>            : </a>
<a name="2051"><span class="lineNum">    2051 </span>            :                 /* Setup our forward ports to that chip */</a>
<a name="2052"><span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                 xive_setup_forward_ports(x, chip);</span></a>
<a name="2053"><span class="lineNum">    2053 </span>            :         }</a>
<a name="2054"><span class="lineNum">    2054 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2055"><span class="lineNum">    2055 </span>            : </a>
<a name="2056"><span class="lineNum">    2056 </span>            : static bool xive_check_ipi_free(struct xive *x, uint32_t irq, uint32_t count)</a>
<a name="2057"><span class="lineNum">    2057 </span>            : {</a>
<a name="2058"><span class="lineNum">    2058 </span>            :         uint32_t i, idx = GIRQ_TO_IDX(irq);</a>
<a name="2059"><span class="lineNum">    2059 </span>            : </a>
<a name="2060"><span class="lineNum">    2060 </span>            :         for (i = 0; i &lt; count; i++)</a>
<a name="2061"><span class="lineNum">    2061 </span>            :                 if (bitmap_tst_bit(*x-&gt;ipi_alloc_map, idx + i))</a>
<a name="2062"><span class="lineNum">    2062 </span>            :                         return false;</a>
<a name="2063"><span class="lineNum">    2063 </span>            :         return true;</a>
<a name="2064"><span class="lineNum">    2064 </span>            : }</a>
<a name="2065"><span class="lineNum">    2065 </span>            : </a>
<a name="2066"><span class="lineNum">    2066 </span><span class="lineNoCov">          0 : uint32_t xive_alloc_hw_irqs(uint32_t chip_id, uint32_t count, uint32_t align)</span></a>
<a name="2067"><span class="lineNum">    2067 </span>            : {</a>
<a name="2068"><span class="lineNum">    2068 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = get_chip(chip_id);</span></a>
<a name="2069"><span class="lineNum">    2069 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="2070"><span class="lineNum">    2070 </span><span class="lineNoCov">          0 :         uint32_t base, i;</span></a>
<a name="2071"><span class="lineNum">    2071 </span>            : </a>
<a name="2072"><span class="lineNum">    2072 </span><span class="lineNoCov">          0 :         assert(chip);</span></a>
<a name="2073"><span class="lineNum">    2073 </span><span class="lineNoCov">          0 :         assert(is_pow2(align));</span></a>
<a name="2074"><span class="lineNum">    2074 </span>            : </a>
<a name="2075"><span class="lineNum">    2075 </span><span class="lineNoCov">          0 :         x = chip-&gt;xive;</span></a>
<a name="2076"><span class="lineNum">    2076 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="2077"><span class="lineNum">    2077 </span>            : </a>
<a name="2078"><span class="lineNum">    2078 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="2079"><span class="lineNum">    2079 </span>            : </a>
<a name="2080"><span class="lineNum">    2080 </span>            :         /* Allocate the HW interrupts */</a>
<a name="2081"><span class="lineNum">    2081 </span><span class="lineNoCov">          0 :         base = x-&gt;int_hw_bot - count;</span></a>
<a name="2082"><span class="lineNum">    2082 </span><span class="lineNoCov">          0 :         base &amp;= ~(align - 1);</span></a>
<a name="2083"><span class="lineNum">    2083 </span><span class="lineNoCov">          0 :         if (base &lt; x-&gt;int_ipi_top) {</span></a>
<a name="2084"><span class="lineNum">    2084 </span><span class="lineNoCov">          0 :                 xive_err(x,</span></a>
<a name="2085"><span class="lineNum">    2085 </span>            :                          &quot;HW alloc request for %d interrupts aligned to %d failed\n&quot;,</a>
<a name="2086"><span class="lineNum">    2086 </span>            :                          count, align);</a>
<a name="2087"><span class="lineNum">    2087 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="2088"><span class="lineNum">    2088 </span><span class="lineNoCov">          0 :                 return XIVE_IRQ_ERROR;</span></a>
<a name="2089"><span class="lineNum">    2089 </span>            :         }</a>
<a name="2090"><span class="lineNum">    2090 </span><span class="lineNoCov">          0 :         if (!xive_check_ipi_free(x, base, count)) {</span></a>
<a name="2091"><span class="lineNum">    2091 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;HWIRQ boot allocator request overlaps dynamic allocator\n&quot;);</span></a>
<a name="2092"><span class="lineNum">    2092 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="2093"><span class="lineNum">    2093 </span><span class="lineNoCov">          0 :                 return XIVE_IRQ_ERROR;</span></a>
<a name="2094"><span class="lineNum">    2094 </span>            :         }</a>
<a name="2095"><span class="lineNum">    2095 </span>            : </a>
<a name="2096"><span class="lineNum">    2096 </span><span class="lineNoCov">          0 :         x-&gt;int_hw_bot = base;</span></a>
<a name="2097"><span class="lineNum">    2097 </span>            : </a>
<a name="2098"><span class="lineNum">    2098 </span>            :         /* Initialize the corresponding IVT entries to sane defaults,</a>
<a name="2099"><span class="lineNum">    2099 </span>            :          * IE entry is valid, not routed and masked, EQ data is set</a>
<a name="2100"><span class="lineNum">    2100 </span>            :          * to the GIRQ number.</a>
<a name="2101"><span class="lineNum">    2101 </span>            :          */</a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count; i++) {</span></a>
<a name="2103"><span class="lineNum">    2103 </span><span class="lineNoCov">          0 :                 struct xive_ive *ive = xive_get_ive(x, base + i);</span></a>
<a name="2104"><span class="lineNum">    2104 </span>            : </a>
<a name="2105"><span class="lineNum">    2105 </span><span class="lineNoCov">          0 :                 ive-&gt;w = IVE_VALID | IVE_MASKED | SETFIELD(IVE_EQ_DATA, 0ul, base + i);</span></a>
<a name="2106"><span class="lineNum">    2106 </span>            :         }</a>
<a name="2107"><span class="lineNum">    2107 </span>            : </a>
<a name="2108"><span class="lineNum">    2108 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="2109"><span class="lineNum">    2109 </span><span class="lineNoCov">          0 :         return base;</span></a>
<a name="2110"><span class="lineNum">    2110 </span>            : }</a>
<a name="2111"><span class="lineNum">    2111 </span>            : </a>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineNoCov">          0 : uint32_t xive_alloc_ipi_irqs(uint32_t chip_id, uint32_t count, uint32_t align)</span></a>
<a name="2113"><span class="lineNum">    2113 </span>            : {</a>
<a name="2114"><span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = get_chip(chip_id);</span></a>
<a name="2115"><span class="lineNum">    2115 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="2116"><span class="lineNum">    2116 </span><span class="lineNoCov">          0 :         uint32_t base, i;</span></a>
<a name="2117"><span class="lineNum">    2117 </span>            : </a>
<a name="2118"><span class="lineNum">    2118 </span><span class="lineNoCov">          0 :         assert(chip);</span></a>
<a name="2119"><span class="lineNum">    2119 </span><span class="lineNoCov">          0 :         assert(is_pow2(align));</span></a>
<a name="2120"><span class="lineNum">    2120 </span>            : </a>
<a name="2121"><span class="lineNum">    2121 </span><span class="lineNoCov">          0 :         x = chip-&gt;xive;</span></a>
<a name="2122"><span class="lineNum">    2122 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="2123"><span class="lineNum">    2123 </span>            : </a>
<a name="2124"><span class="lineNum">    2124 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="2125"><span class="lineNum">    2125 </span>            : </a>
<a name="2126"><span class="lineNum">    2126 </span>            :         /* Allocate the IPI interrupts */</a>
<a name="2127"><span class="lineNum">    2127 </span><span class="lineNoCov">          0 :         base = x-&gt;int_ipi_top + (align - 1);</span></a>
<a name="2128"><span class="lineNum">    2128 </span><span class="lineNoCov">          0 :         base &amp;= ~(align - 1);</span></a>
<a name="2129"><span class="lineNum">    2129 </span><span class="lineNoCov">          0 :         if (base &gt;= x-&gt;int_hw_bot) {</span></a>
<a name="2130"><span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                 xive_err(x,</span></a>
<a name="2131"><span class="lineNum">    2131 </span>            :                          &quot;IPI alloc request for %d interrupts aligned to %d failed\n&quot;,</a>
<a name="2132"><span class="lineNum">    2132 </span>            :                          count, align);</a>
<a name="2133"><span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="2134"><span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                 return XIVE_IRQ_ERROR;</span></a>
<a name="2135"><span class="lineNum">    2135 </span>            :         }</a>
<a name="2136"><span class="lineNum">    2136 </span><span class="lineNoCov">          0 :         if (!xive_check_ipi_free(x, base, count)) {</span></a>
<a name="2137"><span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;IPI boot allocator request overlaps dynamic allocator\n&quot;);</span></a>
<a name="2138"><span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                 return XIVE_IRQ_ERROR;</span></a>
<a name="2140"><span class="lineNum">    2140 </span>            :         }</a>
<a name="2141"><span class="lineNum">    2141 </span>            : </a>
<a name="2142"><span class="lineNum">    2142 </span><span class="lineNoCov">          0 :         x-&gt;int_ipi_top = base + count;</span></a>
<a name="2143"><span class="lineNum">    2143 </span>            : </a>
<a name="2144"><span class="lineNum">    2144 </span>            :         /* Initialize the corresponding IVT entries to sane defaults,</a>
<a name="2145"><span class="lineNum">    2145 </span>            :          * IE entry is valid, not routed and masked, EQ data is set</a>
<a name="2146"><span class="lineNum">    2146 </span>            :          * to the GIRQ number.</a>
<a name="2147"><span class="lineNum">    2147 </span>            :          */</a>
<a name="2148"><span class="lineNum">    2148 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count; i++) {</span></a>
<a name="2149"><span class="lineNum">    2149 </span><span class="lineNoCov">          0 :                 struct xive_ive *ive = xive_get_ive(x, base + i);</span></a>
<a name="2150"><span class="lineNum">    2150 </span>            : </a>
<a name="2151"><span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                 ive-&gt;w = IVE_VALID | IVE_MASKED |</span></a>
<a name="2152"><span class="lineNum">    2152 </span>            :                         SETFIELD(IVE_EQ_DATA, 0ul, base + i);</a>
<a name="2153"><span class="lineNum">    2153 </span>            :         }</a>
<a name="2154"><span class="lineNum">    2154 </span>            : </a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 :         return base;</span></a>
<a name="2157"><span class="lineNum">    2157 </span>            : }</a>
<a name="2158"><span class="lineNum">    2158 </span>            : </a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 : void *xive_get_trigger_port(uint32_t girq)</span></a>
<a name="2160"><span class="lineNum">    2160 </span>            : {</a>
<a name="2161"><span class="lineNum">    2161 </span><span class="lineNoCov">          0 :         uint32_t idx = GIRQ_TO_IDX(girq);</span></a>
<a name="2162"><span class="lineNum">    2162 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="2163"><span class="lineNum">    2163 </span>            : </a>
<a name="2164"><span class="lineNum">    2164 </span>            :         /* Find XIVE on which the IVE resides */</a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :         x = xive_from_isn(girq);</span></a>
<a name="2166"><span class="lineNum">    2166 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="2167"><span class="lineNum">    2167 </span>            :                 return NULL;</a>
<a name="2168"><span class="lineNum">    2168 </span>            : </a>
<a name="2169"><span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         if (GIRQ_IS_ESCALATION(girq)) {</span></a>
<a name="2170"><span class="lineNum">    2170 </span>            :                 /* There is no trigger page for escalation interrupts */</a>
<a name="2171"><span class="lineNum">    2171 </span>            :                 return NULL;</a>
<a name="2172"><span class="lineNum">    2172 </span>            :         } else {</a>
<a name="2173"><span class="lineNum">    2173 </span>            :                 /* Make sure it's an IPI on that chip */</a>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                 if (girq &lt; x-&gt;int_base ||</span></a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                     girq &gt;= x-&gt;int_ipi_top)</span></a>
<a name="2176"><span class="lineNum">    2176 </span>            :                         return NULL;</a>
<a name="2177"><span class="lineNum">    2177 </span>            : </a>
<a name="2178"><span class="lineNum">    2178 </span><span class="lineNoCov">          0 :                 return x-&gt;esb_mmio + idx * 0x20000;</span></a>
<a name="2179"><span class="lineNum">    2179 </span>            :         }</a>
<a name="2180"><span class="lineNum">    2180 </span>            : }</a>
<a name="2181"><span class="lineNum">    2181 </span>            : </a>
<a name="2182"><span class="lineNum">    2182 </span><span class="lineNoCov">          0 : uint64_t xive_get_notify_port(uint32_t chip_id, uint32_t ent)</span></a>
<a name="2183"><span class="lineNum">    2183 </span>            : {</a>
<a name="2184"><span class="lineNum">    2184 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = get_chip(chip_id);</span></a>
<a name="2185"><span class="lineNum">    2185 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="2186"><span class="lineNum">    2186 </span><span class="lineNoCov">          0 :         uint32_t offset = 0;</span></a>
<a name="2187"><span class="lineNum">    2187 </span>            : </a>
<a name="2188"><span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         assert(chip);</span></a>
<a name="2189"><span class="lineNum">    2189 </span><span class="lineNoCov">          0 :         x = chip-&gt;xive;</span></a>
<a name="2190"><span class="lineNum">    2190 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="2191"><span class="lineNum">    2191 </span>            : </a>
<a name="2192"><span class="lineNum">    2192 </span>            :         /* This is where we can assign a different HW queue to a different</a>
<a name="2193"><span class="lineNum">    2193 </span>            :          * source by offsetting into the cache lines of the notify port</a>
<a name="2194"><span class="lineNum">    2194 </span>            :          *</a>
<a name="2195"><span class="lineNum">    2195 </span>            :          * For now we keep it very basic, this will have to be looked at</a>
<a name="2196"><span class="lineNum">    2196 </span>            :          * again on real HW with some proper performance analysis.</a>
<a name="2197"><span class="lineNum">    2197 </span>            :          *</a>
<a name="2198"><span class="lineNum">    2198 </span>            :          * Here's what Florian says on the matter:</a>
<a name="2199"><span class="lineNum">    2199 </span>            :          *</a>
<a name="2200"><span class="lineNum">    2200 </span>            :          * &lt;&lt;</a>
<a name="2201"><span class="lineNum">    2201 </span>            :          * The first 2k of the notify port page can all be used for PCIe triggers</a>
<a name="2202"><span class="lineNum">    2202 </span>            :          *</a>
<a name="2203"><span class="lineNum">    2203 </span>            :          * However the idea would be that we try to use the first 4 cache lines to</a>
<a name="2204"><span class="lineNum">    2204 </span>            :          * balance the PCIe Interrupt requests to use the least used snoop buses</a>
<a name="2205"><span class="lineNum">    2205 </span>            :          * (we went from 2 to 4 snoop buses for P9). snoop 0 is heavily used</a>
<a name="2206"><span class="lineNum">    2206 </span>            :          * (I think TLBIs are using that in addition to the normal addresses),</a>
<a name="2207"><span class="lineNum">    2207 </span>            :          * snoop 3 is used for all Int commands, so I think snoop 2 (CL 2 in the</a>
<a name="2208"><span class="lineNum">    2208 </span>            :          * page) is the least used overall. So we probably should that one for</a>
<a name="2209"><span class="lineNum">    2209 </span>            :          * the Int commands from PCIe.</a>
<a name="2210"><span class="lineNum">    2210 </span>            :          *</a>
<a name="2211"><span class="lineNum">    2211 </span>            :          * In addition, our EAS cache supports hashing to provide &quot;private&quot; cache</a>
<a name="2212"><span class="lineNum">    2212 </span>            :          * areas for the PHBs in the shared 1k EAS cache. This allows e.g. to avoid</a>
<a name="2213"><span class="lineNum">    2213 </span>            :          * that one &quot;thrashing&quot; PHB thrashes the EAS cache for everyone, or provide</a>
<a name="2214"><span class="lineNum">    2214 </span>            :          * a PHB with a private area that would allow high cache hits in case of a</a>
<a name="2215"><span class="lineNum">    2215 </span>            :          * device using very few interrupts. The hashing is based on the offset within</a>
<a name="2216"><span class="lineNum">    2216 </span>            :          * the cache line. So using that, you can e.g. set the EAS cache up so that</a>
<a name="2217"><span class="lineNum">    2217 </span>            :          * IPIs use 512 entries, the x16 PHB uses 256 entries and the x8 PHBs 128</a>
<a name="2218"><span class="lineNum">    2218 </span>            :          * entries each - or IPIs using all entries and sharing with PHBs, so PHBs</a>
<a name="2219"><span class="lineNum">    2219 </span>            :          * would use 512 entries and 256 entries respectively.</a>
<a name="2220"><span class="lineNum">    2220 </span>            :          *</a>
<a name="2221"><span class="lineNum">    2221 </span>            :          * This is a tuning we would probably do later in the lab, but as a &quot;prep&quot;</a>
<a name="2222"><span class="lineNum">    2222 </span>            :          * we should set up the different PHBs such that they are using different</a>
<a name="2223"><span class="lineNum">    2223 </span>            :          * 8B-aligned offsets within the cache line, so e.g.</a>
<a name="2224"><span class="lineNum">    2224 </span>            :          * PH4_0  addr        0x100        (CL 2 DW0</a>
<a name="2225"><span class="lineNum">    2225 </span>            :          * PH4_1  addr        0x108        (CL 2 DW1)</a>
<a name="2226"><span class="lineNum">    2226 </span>            :          * PH4_2  addr        0x110        (CL 2 DW2)</a>
<a name="2227"><span class="lineNum">    2227 </span>            :          * etc.</a>
<a name="2228"><span class="lineNum">    2228 </span>            :          * &gt;&gt;</a>
<a name="2229"><span class="lineNum">    2229 </span>            :          *</a>
<a name="2230"><span class="lineNum">    2230 </span>            :          * I'm using snoop1 for PHB0 and snoop2 for everybody else.</a>
<a name="2231"><span class="lineNum">    2231 </span>            :          */</a>
<a name="2232"><span class="lineNum">    2232 </span><span class="lineNoCov">          0 :         switch(ent) {</span></a>
<a name="2233"><span class="lineNum">    2233 </span>            :         case XIVE_HW_SRC_PHBn(0):</a>
<a name="2234"><span class="lineNum">    2234 </span>            :                 offset = 0x100;</a>
<a name="2235"><span class="lineNum">    2235 </span>            :                 break;</a>
<a name="2236"><span class="lineNum">    2236 </span><span class="lineNoCov">          0 :         case XIVE_HW_SRC_PHBn(1):</span></a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                 offset = 0x208;</span></a>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2239"><span class="lineNum">    2239 </span><span class="lineNoCov">          0 :         case XIVE_HW_SRC_PHBn(2):</span></a>
<a name="2240"><span class="lineNum">    2240 </span><span class="lineNoCov">          0 :                 offset = 0x210;</span></a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2242"><span class="lineNum">    2242 </span><span class="lineNoCov">          0 :         case XIVE_HW_SRC_PHBn(3):</span></a>
<a name="2243"><span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                 offset = 0x218;</span></a>
<a name="2244"><span class="lineNum">    2244 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2245"><span class="lineNum">    2245 </span><span class="lineNoCov">          0 :         case XIVE_HW_SRC_PHBn(4):</span></a>
<a name="2246"><span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                 offset = 0x220;</span></a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2248"><span class="lineNum">    2248 </span><span class="lineNoCov">          0 :         case XIVE_HW_SRC_PHBn(5):</span></a>
<a name="2249"><span class="lineNum">    2249 </span><span class="lineNoCov">          0 :                 offset = 0x228;</span></a>
<a name="2250"><span class="lineNum">    2250 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2251"><span class="lineNum">    2251 </span><span class="lineNoCov">          0 :         case XIVE_HW_SRC_PSI:</span></a>
<a name="2252"><span class="lineNum">    2252 </span><span class="lineNoCov">          0 :                 offset = 0x230;</span></a>
<a name="2253"><span class="lineNum">    2253 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2254"><span class="lineNum">    2254 </span>            :         default:</a>
<a name="2255"><span class="lineNum">    2255 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="2256"><span class="lineNum">    2256 </span>            :                 return 0;</a>
<a name="2257"><span class="lineNum">    2257 </span>            :         }</a>
<a name="2258"><span class="lineNum">    2258 </span>            : </a>
<a name="2259"><span class="lineNum">    2259 </span>            :         /* Notify port is the second page of the IC BAR */</a>
<a name="2260"><span class="lineNum">    2260 </span><span class="lineNoCov">          0 :         return ((uint64_t)x-&gt;ic_base) + (1ul &lt;&lt; x-&gt;ic_shift) + offset;</span></a>
<a name="2261"><span class="lineNum">    2261 </span>            : }</a>
<a name="2262"><span class="lineNum">    2262 </span>            : </a>
<a name="2263"><span class="lineNum">    2263 </span>            : /* Manufacture the powerbus packet bits 32:63 */</a>
<a name="2264"><span class="lineNum">    2264 </span><span class="lineNoCov">          0 : __attrconst uint32_t xive_get_notify_base(uint32_t girq)</span></a>
<a name="2265"><span class="lineNum">    2265 </span>            : {</a>
<a name="2266"><span class="lineNum">    2266 </span><span class="lineNoCov">          0 :         return (GIRQ_TO_BLK(girq) &lt;&lt; 28)  | GIRQ_TO_IDX(girq);</span></a>
<a name="2267"><span class="lineNum">    2267 </span>            : }</a>
<a name="2268"><span class="lineNum">    2268 </span>            : </a>
<a name="2269"><span class="lineNum">    2269 </span><span class="lineNoCov">          0 : static bool xive_get_irq_targetting(uint32_t isn, uint32_t *out_target,</span></a>
<a name="2270"><span class="lineNum">    2270 </span>            :                                     uint8_t *out_prio, uint32_t *out_lirq)</a>
<a name="2271"><span class="lineNum">    2271 </span>            : {</a>
<a name="2272"><span class="lineNum">    2272 </span><span class="lineNoCov">          0 :         struct xive_ive *ive;</span></a>
<a name="2273"><span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         struct xive *x, *eq_x;</span></a>
<a name="2274"><span class="lineNum">    2274 </span><span class="lineNoCov">          0 :         struct xive_eq *eq;</span></a>
<a name="2275"><span class="lineNum">    2275 </span><span class="lineNoCov">          0 :         uint32_t eq_blk, eq_idx;</span></a>
<a name="2276"><span class="lineNum">    2276 </span><span class="lineNoCov">          0 :         uint32_t vp_blk __unused, vp_idx;</span></a>
<a name="2277"><span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         uint32_t prio, server;</span></a>
<a name="2278"><span class="lineNum">    2278 </span><span class="lineNoCov">          0 :         bool is_escalation = GIRQ_IS_ESCALATION(isn);</span></a>
<a name="2279"><span class="lineNum">    2279 </span>            : </a>
<a name="2280"><span class="lineNum">    2280 </span>            :         /* Find XIVE on which the IVE resides */</a>
<a name="2281"><span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         x = xive_from_isn(isn);</span></a>
<a name="2282"><span class="lineNum">    2282 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="2283"><span class="lineNum">    2283 </span>            :                 return false;</a>
<a name="2284"><span class="lineNum">    2284 </span>            :         /* Grab the IVE */</a>
<a name="2285"><span class="lineNum">    2285 </span><span class="lineNoCov">          0 :         ive = xive_get_ive(x, isn);</span></a>
<a name="2286"><span class="lineNum">    2286 </span><span class="lineNoCov">          0 :         if (!ive)</span></a>
<a name="2287"><span class="lineNum">    2287 </span>            :                 return false;</a>
<a name="2288"><span class="lineNum">    2288 </span><span class="lineNoCov">          0 :         if (!(ive-&gt;w &amp; IVE_VALID) &amp;&amp; !is_escalation) {</span></a>
<a name="2289"><span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;ISN %x lead to invalid IVE !\n&quot;, isn);</span></a>
<a name="2290"><span class="lineNum">    2290 </span><span class="lineNoCov">          0 :                 return false;</span></a>
<a name="2291"><span class="lineNum">    2291 </span>            :         }</a>
<a name="2292"><span class="lineNum">    2292 </span>            : </a>
<a name="2293"><span class="lineNum">    2293 </span><span class="lineNoCov">          0 :         if (out_lirq)</span></a>
<a name="2294"><span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                 *out_lirq = GETFIELD(IVE_EQ_DATA, ive-&gt;w);</span></a>
<a name="2295"><span class="lineNum">    2295 </span>            : </a>
<a name="2296"><span class="lineNum">    2296 </span>            :         /* Find the EQ and its xive instance */</a>
<a name="2297"><span class="lineNum">    2297 </span><span class="lineNoCov">          0 :         eq_blk = GETFIELD(IVE_EQ_BLOCK, ive-&gt;w);</span></a>
<a name="2298"><span class="lineNum">    2298 </span><span class="lineNoCov">          0 :         eq_idx = GETFIELD(IVE_EQ_INDEX, ive-&gt;w);</span></a>
<a name="2299"><span class="lineNum">    2299 </span><span class="lineNoCov">          0 :         eq_x = xive_from_vc_blk(eq_blk);</span></a>
<a name="2300"><span class="lineNum">    2300 </span>            : </a>
<a name="2301"><span class="lineNum">    2301 </span>            :         /* This can fail if the interrupt hasn't been initialized yet</a>
<a name="2302"><span class="lineNum">    2302 </span>            :          * but it should also be masked, so fail silently</a>
<a name="2303"><span class="lineNum">    2303 </span>            :          */</a>
<a name="2304"><span class="lineNum">    2304 </span><span class="lineNoCov">          0 :         if (!eq_x)</span></a>
<a name="2305"><span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                 goto pick_default;</span></a>
<a name="2306"><span class="lineNum">    2306 </span><span class="lineNoCov">          0 :         eq = xive_get_eq(eq_x, eq_idx);</span></a>
<a name="2307"><span class="lineNum">    2307 </span><span class="lineNoCov">          0 :         if (!eq)</span></a>
<a name="2308"><span class="lineNum">    2308 </span><span class="lineNoCov">          0 :                 goto pick_default;</span></a>
<a name="2309"><span class="lineNum">    2309 </span>            : </a>
<a name="2310"><span class="lineNum">    2310 </span>            :         /* XXX Check valid and format 0 */</a>
<a name="2311"><span class="lineNum">    2311 </span>            : </a>
<a name="2312"><span class="lineNum">    2312 </span>            :         /* No priority conversion, return the actual one ! */</a>
<a name="2313"><span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         if (ive-&gt;w &amp; IVE_MASKED)</span></a>
<a name="2314"><span class="lineNum">    2314 </span>            :                 prio = 0xff;</a>
<a name="2315"><span class="lineNum">    2315 </span>            :         else</a>
<a name="2316"><span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                 prio = GETFIELD(EQ_W7_F0_PRIORITY, eq-&gt;w7);</span></a>
<a name="2317"><span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         if (out_prio)</span></a>
<a name="2318"><span class="lineNum">    2318 </span><span class="lineNoCov">          0 :                 *out_prio = prio;</span></a>
<a name="2319"><span class="lineNum">    2319 </span>            : </a>
<a name="2320"><span class="lineNum">    2320 </span><span class="lineNoCov">          0 :         vp_blk = GETFIELD(EQ_W6_NVT_BLOCK, eq-&gt;w6);</span></a>
<a name="2321"><span class="lineNum">    2321 </span><span class="lineNoCov">          0 :         vp_idx = GETFIELD(EQ_W6_NVT_INDEX, eq-&gt;w6);</span></a>
<a name="2322"><span class="lineNum">    2322 </span><span class="lineNoCov">          0 :         server = VP2PIR(vp_blk, vp_idx);</span></a>
<a name="2323"><span class="lineNum">    2323 </span>            : </a>
<a name="2324"><span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         if (out_target)</span></a>
<a name="2325"><span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                 *out_target = server;</span></a>
<a name="2326"><span class="lineNum">    2326 </span>            : </a>
<a name="2327"><span class="lineNum">    2327 </span>            :         xive_vdbg(eq_x, &quot;EQ info for ISN %x: prio=%d, server=0x%x (VP %x/%x)\n&quot;,</a>
<a name="2328"><span class="lineNum">    2328 </span>            :                   isn, prio, server, vp_blk, vp_idx);</a>
<a name="2329"><span class="lineNum">    2329 </span>            :         return true;</a>
<a name="2330"><span class="lineNum">    2330 </span>            : </a>
<a name="2331"><span class="lineNum">    2331 </span><span class="lineNoCov">          0 : pick_default:</span></a>
<a name="2332"><span class="lineNum">    2332 </span><span class="lineNoCov">          0 :         xive_vdbg(eq_x, &quot;EQ info for ISN %x: Using masked defaults\n&quot;, isn);</span></a>
<a name="2333"><span class="lineNum">    2333 </span>            : </a>
<a name="2334"><span class="lineNum">    2334 </span><span class="lineNoCov">          0 :         if (out_prio)</span></a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                 *out_prio = 0xff;</span></a>
<a name="2336"><span class="lineNum">    2336 </span>            :         /* Pick a random default, me will be fine ... */</a>
<a name="2337"><span class="lineNum">    2337 </span><span class="lineNoCov">          0 :         if (out_target)</span></a>
<a name="2338"><span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                 *out_target = mfspr(SPR_PIR);</span></a>
<a name="2339"><span class="lineNum">    2339 </span>            :         return true;</a>
<a name="2340"><span class="lineNum">    2340 </span>            : }</a>
<a name="2341"><span class="lineNum">    2341 </span>            : </a>
<a name="2342"><span class="lineNum">    2342 </span><span class="lineNoCov">          0 : static inline bool xive_eq_for_target(uint32_t target, uint8_t prio,</span></a>
<a name="2343"><span class="lineNum">    2343 </span>            :                                       uint32_t *out_eq_blk,</a>
<a name="2344"><span class="lineNum">    2344 </span>            :                                       uint32_t *out_eq_idx)</a>
<a name="2345"><span class="lineNum">    2345 </span>            : {</a>
<a name="2346"><span class="lineNum">    2346 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="2347"><span class="lineNum">    2347 </span><span class="lineNoCov">          0 :         struct xive_vp *vp;</span></a>
<a name="2348"><span class="lineNum">    2348 </span><span class="lineNoCov">          0 :         uint32_t vp_blk, vp_idx;</span></a>
<a name="2349"><span class="lineNum">    2349 </span><span class="lineNoCov">          0 :         uint32_t eq_blk, eq_idx;</span></a>
<a name="2350"><span class="lineNum">    2350 </span>            : </a>
<a name="2351"><span class="lineNum">    2351 </span><span class="lineNoCov">          0 :         if (prio &gt; 7)</span></a>
<a name="2352"><span class="lineNum">    2352 </span>            :                 return false;</a>
<a name="2353"><span class="lineNum">    2353 </span>            : </a>
<a name="2354"><span class="lineNum">    2354 </span>            :         /* Get the VP block/index from the target word */</a>
<a name="2355"><span class="lineNum">    2355 </span><span class="lineNoCov">          0 :         if (!xive_decode_vp(target, &amp;vp_blk, &amp;vp_idx, NULL, NULL))</span></a>
<a name="2356"><span class="lineNum">    2356 </span>            :                 return false;</a>
<a name="2357"><span class="lineNum">    2357 </span>            : </a>
<a name="2358"><span class="lineNum">    2358 </span>            :         /* Grab the target VP's XIVE */</a>
<a name="2359"><span class="lineNum">    2359 </span><span class="lineNoCov">          0 :         x = xive_from_pc_blk(vp_blk);</span></a>
<a name="2360"><span class="lineNum">    2360 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="2361"><span class="lineNum">    2361 </span>            :                 return false;</a>
<a name="2362"><span class="lineNum">    2362 </span>            : </a>
<a name="2363"><span class="lineNum">    2363 </span>            :         /* Find the VP structrure where we stashed the EQ number */</a>
<a name="2364"><span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         vp = xive_get_vp(x, vp_idx);</span></a>
<a name="2365"><span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         if (!vp)</span></a>
<a name="2366"><span class="lineNum">    2366 </span>            :                 return false;</a>
<a name="2367"><span class="lineNum">    2367 </span>            : </a>
<a name="2368"><span class="lineNum">    2368 </span>            :         /* Grab it, it's in the pressure relief interrupt field,</a>
<a name="2369"><span class="lineNum">    2369 </span>            :          * top 4 bits are the block (word 1).</a>
<a name="2370"><span class="lineNum">    2370 </span>            :          */</a>
<a name="2371"><span class="lineNum">    2371 </span><span class="lineNoCov">          0 :         eq_blk = vp-&gt;w1 &gt;&gt; 28;</span></a>
<a name="2372"><span class="lineNum">    2372 </span><span class="lineNoCov">          0 :         eq_idx = vp-&gt;w1 &amp; 0x0fffffff;</span></a>
<a name="2373"><span class="lineNum">    2373 </span>            : </a>
<a name="2374"><span class="lineNum">    2374 </span>            :         /* Currently the EQ block and VP block should be the same */</a>
<a name="2375"><span class="lineNum">    2375 </span><span class="lineNoCov">          0 :         if (eq_blk != vp_blk) {</span></a>
<a name="2376"><span class="lineNum">    2376 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;eq_blk != vp_blk (%d vs. %d) for target 0x%08x/%d\n&quot;,</span></a>
<a name="2377"><span class="lineNum">    2377 </span>            :                          eq_blk, vp_blk, target, prio);</a>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="2379"><span class="lineNum">    2379 </span>            :         }</a>
<a name="2380"><span class="lineNum">    2380 </span>            : </a>
<a name="2381"><span class="lineNum">    2381 </span><span class="lineNoCov">          0 :         if (out_eq_blk)</span></a>
<a name="2382"><span class="lineNum">    2382 </span><span class="lineNoCov">          0 :                 *out_eq_blk = eq_blk;</span></a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         if (out_eq_idx)</span></a>
<a name="2384"><span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                 *out_eq_idx = eq_idx + prio;</span></a>
<a name="2385"><span class="lineNum">    2385 </span>            : </a>
<a name="2386"><span class="lineNum">    2386 </span>            :         return true;</a>
<a name="2387"><span class="lineNum">    2387 </span>            : }</a>
<a name="2388"><span class="lineNum">    2388 </span>            : </a>
<a name="2389"><span class="lineNum">    2389 </span><span class="lineNoCov">          0 : static int64_t xive_set_irq_targetting(uint32_t isn, uint32_t target,</span></a>
<a name="2390"><span class="lineNum">    2390 </span>            :                                        uint8_t prio, uint32_t lirq,</a>
<a name="2391"><span class="lineNum">    2391 </span>            :                                        bool synchronous)</a>
<a name="2392"><span class="lineNum">    2392 </span>            : {</a>
<a name="2393"><span class="lineNum">    2393 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="2394"><span class="lineNum">    2394 </span><span class="lineNoCov">          0 :         struct xive_ive *ive;</span></a>
<a name="2395"><span class="lineNum">    2395 </span><span class="lineNoCov">          0 :         uint32_t eq_blk, eq_idx;</span></a>
<a name="2396"><span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         bool is_escalation = GIRQ_IS_ESCALATION(isn);</span></a>
<a name="2397"><span class="lineNum">    2397 </span><span class="lineNoCov">          0 :         uint64_t new_ive;</span></a>
<a name="2398"><span class="lineNum">    2398 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="2399"><span class="lineNum">    2399 </span>            : </a>
<a name="2400"><span class="lineNum">    2400 </span>            :         /* Find XIVE on which the IVE resides */</a>
<a name="2401"><span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         x = xive_from_isn(isn);</span></a>
<a name="2402"><span class="lineNum">    2402 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="2403"><span class="lineNum">    2403 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2404"><span class="lineNum">    2404 </span>            :         /* Grab the IVE */</a>
<a name="2405"><span class="lineNum">    2405 </span><span class="lineNoCov">          0 :         ive = xive_get_ive(x, isn);</span></a>
<a name="2406"><span class="lineNum">    2406 </span><span class="lineNoCov">          0 :         if (!ive)</span></a>
<a name="2407"><span class="lineNum">    2407 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2408"><span class="lineNum">    2408 </span><span class="lineNoCov">          0 :         if (!(ive-&gt;w &amp; IVE_VALID) &amp;&amp; !is_escalation) {</span></a>
<a name="2409"><span class="lineNum">    2409 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;ISN %x lead to invalid IVE !\n&quot;, isn);</span></a>
<a name="2410"><span class="lineNum">    2410 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="2411"><span class="lineNum">    2411 </span>            :         }</a>
<a name="2412"><span class="lineNum">    2412 </span>            : </a>
<a name="2413"><span class="lineNum">    2413 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="2414"><span class="lineNum">    2414 </span>            : </a>
<a name="2415"><span class="lineNum">    2415 </span>            :         /* If using emulation mode, fixup prio to the only supported one */</a>
<a name="2416"><span class="lineNum">    2416 </span><span class="lineNoCov">          0 :         if (xive_mode == XIVE_MODE_EMU &amp;&amp; prio != 0xff)</span></a>
<a name="2417"><span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                 prio = XIVE_EMULATION_PRIO;</span></a>
<a name="2418"><span class="lineNum">    2418 </span>            : </a>
<a name="2419"><span class="lineNum">    2419 </span>            :         /* Read existing IVE */</a>
<a name="2420"><span class="lineNum">    2420 </span><span class="lineNoCov">          0 :         new_ive = ive-&gt;w;</span></a>
<a name="2421"><span class="lineNum">    2421 </span>            : </a>
<a name="2422"><span class="lineNum">    2422 </span>            :         /* Are we masking ? */</a>
<a name="2423"><span class="lineNum">    2423 </span><span class="lineNoCov">          0 :         if (prio == 0xff &amp;&amp; !is_escalation) {</span></a>
<a name="2424"><span class="lineNum">    2424 </span><span class="lineNoCov">          0 :                 new_ive |= IVE_MASKED;</span></a>
<a name="2425"><span class="lineNum">    2425 </span><span class="lineNoCov">          0 :                 xive_vdbg(x, &quot;ISN %x masked !\n&quot;, isn);</span></a>
<a name="2426"><span class="lineNum">    2426 </span>            : </a>
<a name="2427"><span class="lineNum">    2427 </span>            :                 /* Put prio 7 in the EQ */</a>
<a name="2428"><span class="lineNum">    2428 </span><span class="lineNoCov">          0 :                 prio = 7;</span></a>
<a name="2429"><span class="lineNum">    2429 </span>            :         } else {</a>
<a name="2430"><span class="lineNum">    2430 </span>            :                 /* Unmasking */</a>
<a name="2431"><span class="lineNum">    2431 </span><span class="lineNoCov">          0 :                 new_ive = ive-&gt;w &amp; ~IVE_MASKED;</span></a>
<a name="2432"><span class="lineNum">    2432 </span><span class="lineNoCov">          0 :                 xive_vdbg(x, &quot;ISN %x unmasked !\n&quot;, isn);</span></a>
<a name="2433"><span class="lineNum">    2433 </span>            : </a>
<a name="2434"><span class="lineNum">    2434 </span>            :                 /* For normal interrupt sources, keep track of which ones</a>
<a name="2435"><span class="lineNum">    2435 </span>            :                  * we ever enabled since the last reset</a>
<a name="2436"><span class="lineNum">    2436 </span>            :                  */</a>
<a name="2437"><span class="lineNum">    2437 </span><span class="lineNoCov">          0 :                 if (!is_escalation)</span></a>
<a name="2438"><span class="lineNum">    2438 </span><span class="lineNoCov">          0 :                         bitmap_set_bit(*x-&gt;int_enabled_map, GIRQ_TO_IDX(isn));</span></a>
<a name="2439"><span class="lineNum">    2439 </span>            :         }</a>
<a name="2440"><span class="lineNum">    2440 </span>            : </a>
<a name="2441"><span class="lineNum">    2441 </span>            :         /* If prio isn't 0xff, re-target the IVE. First find the EQ</a>
<a name="2442"><span class="lineNum">    2442 </span>            :          * correponding to the target</a>
<a name="2443"><span class="lineNum">    2443 </span>            :          */</a>
<a name="2444"><span class="lineNum">    2444 </span><span class="lineNoCov">          0 :         if (prio != 0xff) {</span></a>
<a name="2445"><span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                 if (!xive_eq_for_target(target, prio, &amp;eq_blk, &amp;eq_idx)) {</span></a>
<a name="2446"><span class="lineNum">    2446 </span><span class="lineNoCov">          0 :                         xive_err(x, &quot;Can't find EQ for target/prio 0x%x/%d\n&quot;,</span></a>
<a name="2447"><span class="lineNum">    2447 </span>            :                                  target, prio);</a>
<a name="2448"><span class="lineNum">    2448 </span><span class="lineNoCov">          0 :                         unlock(&amp;x-&gt;lock);</span></a>
<a name="2449"><span class="lineNum">    2449 </span><span class="lineNoCov">          0 :                         return OPAL_PARAMETER;</span></a>
<a name="2450"><span class="lineNum">    2450 </span>            :                 }</a>
<a name="2451"><span class="lineNum">    2451 </span>            : </a>
<a name="2452"><span class="lineNum">    2452 </span>            :                 /* Try to update it atomically to avoid an intermediary</a>
<a name="2453"><span class="lineNum">    2453 </span>            :                  * stale state</a>
<a name="2454"><span class="lineNum">    2454 </span>            :                  */</a>
<a name="2455"><span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                 new_ive = SETFIELD(IVE_EQ_BLOCK, new_ive, eq_blk);</span></a>
<a name="2456"><span class="lineNum">    2456 </span><span class="lineNoCov">          0 :                 new_ive = SETFIELD(IVE_EQ_INDEX, new_ive, eq_idx);</span></a>
<a name="2457"><span class="lineNum">    2457 </span>            :         }</a>
<a name="2458"><span class="lineNum">    2458 </span><span class="lineNoCov">          0 :         new_ive = SETFIELD(IVE_EQ_DATA, new_ive, lirq);</span></a>
<a name="2459"><span class="lineNum">    2459 </span>            : </a>
<a name="2460"><span class="lineNum">    2460 </span><span class="lineNoCov">          0 :         xive_vdbg(x,&quot;ISN %x routed to eq %x/%x lirq=%08x IVE=%016llx !\n&quot;,</span></a>
<a name="2461"><span class="lineNum">    2461 </span>            :                   isn, eq_blk, eq_idx, lirq, new_ive);</a>
<a name="2462"><span class="lineNum">    2462 </span>            : </a>
<a name="2463"><span class="lineNum">    2463 </span>            :         /* Updating the cache differs between real IVEs and escalation</a>
<a name="2464"><span class="lineNum">    2464 </span>            :          * IVEs inside an EQ</a>
<a name="2465"><span class="lineNum">    2465 </span>            :          */</a>
<a name="2466"><span class="lineNum">    2466 </span><span class="lineNoCov">          0 :         if (is_escalation) {</span></a>
<a name="2467"><span class="lineNum">    2467 </span><span class="lineNoCov">          0 :                 rc = xive_eqc_cache_update(x, x-&gt;block_id, GIRQ_TO_IDX(isn),</span></a>
<a name="2468"><span class="lineNum">    2468 </span>            :                                            2, 1, &amp;new_ive, true, synchronous);</a>
<a name="2469"><span class="lineNum">    2469 </span>            :         } else {</a>
<a name="2470"><span class="lineNum">    2470 </span><span class="lineNoCov">          0 :                 sync();</span></a>
<a name="2471"><span class="lineNum">    2471 </span><span class="lineNoCov">          0 :                 ive-&gt;w = new_ive;</span></a>
<a name="2472"><span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                 rc = xive_ivc_scrub(x, x-&gt;block_id, GIRQ_TO_IDX(isn));</span></a>
<a name="2473"><span class="lineNum">    2473 </span>            :         }</a>
<a name="2474"><span class="lineNum">    2474 </span>            : </a>
<a name="2475"><span class="lineNum">    2475 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="2476"><span class="lineNum">    2476 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="2477"><span class="lineNum">    2477 </span>            : }</a>
<a name="2478"><span class="lineNum">    2478 </span>            : </a>
<a name="2479"><span class="lineNum">    2479 </span><span class="lineNoCov">          0 : static int64_t xive_source_get_xive(struct irq_source *is __unused,</span></a>
<a name="2480"><span class="lineNum">    2480 </span>            :                                     uint32_t isn, uint16_t *server,</a>
<a name="2481"><span class="lineNum">    2481 </span>            :                                     uint8_t *prio)</a>
<a name="2482"><span class="lineNum">    2482 </span>            : {</a>
<a name="2483"><span class="lineNum">    2483 </span><span class="lineNoCov">          0 :         uint32_t target_id;</span></a>
<a name="2484"><span class="lineNum">    2484 </span>            : </a>
<a name="2485"><span class="lineNum">    2485 </span><span class="lineNoCov">          0 :         if (xive_get_irq_targetting(isn, &amp;target_id, prio, NULL)) {</span></a>
<a name="2486"><span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                 *server = target_id &lt;&lt; 2;</span></a>
<a name="2487"><span class="lineNum">    2487 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="2488"><span class="lineNum">    2488 </span>            :         } else</a>
<a name="2489"><span class="lineNum">    2489 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2490"><span class="lineNum">    2490 </span>            : }</a>
<a name="2491"><span class="lineNum">    2491 </span>            : </a>
<a name="2492"><span class="lineNum">    2492 </span><span class="lineNoCov">          0 : static void xive_update_irq_mask(struct xive_src *s, uint32_t idx, bool masked)</span></a>
<a name="2493"><span class="lineNum">    2493 </span>            : {</a>
<a name="2494"><span class="lineNum">    2494 </span><span class="lineNoCov">          0 :         void *mmio_base = s-&gt;esb_mmio + (1ul &lt;&lt; s-&gt;esb_shift) * idx;</span></a>
<a name="2495"><span class="lineNum">    2495 </span><span class="lineNoCov">          0 :         uint32_t offset;</span></a>
<a name="2496"><span class="lineNum">    2496 </span>            : </a>
<a name="2497"><span class="lineNum">    2497 </span>            :         /* XXX FIXME: A quick mask/umask can make us shoot an interrupt</a>
<a name="2498"><span class="lineNum">    2498 </span>            :          * more than once to a queue. We need to keep track better</a>
<a name="2499"><span class="lineNum">    2499 </span>            :          */</a>
<a name="2500"><span class="lineNum">    2500 </span><span class="lineNoCov">          0 :         if (s-&gt;flags &amp; XIVE_SRC_EOI_PAGE1)</span></a>
<a name="2501"><span class="lineNum">    2501 </span><span class="lineNoCov">          0 :                 mmio_base += 1ull &lt;&lt; (s-&gt;esb_shift - 1);</span></a>
<a name="2502"><span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         if (masked)</span></a>
<a name="2503"><span class="lineNum">    2503 </span>            :                 offset = 0xd00; /* PQ = 01 */</a>
<a name="2504"><span class="lineNum">    2504 </span>            :         else</a>
<a name="2505"><span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                 offset = 0xc00; /* PQ = 00 */</span></a>
<a name="2506"><span class="lineNum">    2506 </span>            : </a>
<a name="2507"><span class="lineNum">    2507 </span><span class="lineNoCov">          0 :         if (s-&gt;flags &amp; XIVE_SRC_SHIFT_BUG)</span></a>
<a name="2508"><span class="lineNum">    2508 </span><span class="lineNoCov">          0 :                 offset &lt;&lt;= 4;</span></a>
<a name="2509"><span class="lineNum">    2509 </span>            : </a>
<a name="2510"><span class="lineNum">    2510 </span><span class="lineNoCov">          0 :         in_be64(mmio_base + offset);</span></a>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2512"><span class="lineNum">    2512 </span>            : </a>
<a name="2513"><span class="lineNum">    2513 </span><span class="lineNoCov">          0 : static int64_t xive_sync(struct xive *x)</span></a>
<a name="2514"><span class="lineNum">    2514 </span>            : {</a>
<a name="2515"><span class="lineNum">    2515 </span><span class="lineNoCov">          0 :         uint64_t r;</span></a>
<a name="2516"><span class="lineNum">    2516 </span><span class="lineNoCov">          0 :         void *p;</span></a>
<a name="2517"><span class="lineNum">    2517 </span>            : </a>
<a name="2518"><span class="lineNum">    2518 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="2519"><span class="lineNum">    2519 </span>            : </a>
<a name="2520"><span class="lineNum">    2520 </span>            :         /* Second 2K range of second page */</a>
<a name="2521"><span class="lineNum">    2521 </span><span class="lineNoCov">          0 :         p = x-&gt;ic_base + (1 &lt;&lt; x-&gt;ic_shift) + 0x800;</span></a>
<a name="2522"><span class="lineNum">    2522 </span>            : </a>
<a name="2523"><span class="lineNum">    2523 </span>            :         /* TODO: Make this more fine grained */</a>
<a name="2524"><span class="lineNum">    2524 </span><span class="lineNoCov">          0 :         out_be64(p + (10 &lt;&lt; 7), 0); /* Sync OS escalations */</span></a>
<a name="2525"><span class="lineNum">    2525 </span><span class="lineNoCov">          0 :         out_be64(p + (11 &lt;&lt; 7), 0); /* Sync Hyp escalations */</span></a>
<a name="2526"><span class="lineNum">    2526 </span><span class="lineNoCov">          0 :         out_be64(p + (12 &lt;&lt; 7), 0); /* Sync Redistribution */</span></a>
<a name="2527"><span class="lineNum">    2527 </span><span class="lineNoCov">          0 :         out_be64(p + ( 8 &lt;&lt; 7), 0); /* Sync IPI */</span></a>
<a name="2528"><span class="lineNum">    2528 </span><span class="lineNoCov">          0 :         out_be64(p + ( 9 &lt;&lt; 7), 0); /* Sync HW */</span></a>
<a name="2529"><span class="lineNum">    2529 </span>            : </a>
<a name="2530"><span class="lineNum">    2530 </span>            : #define SYNC_MASK                \</a>
<a name="2531"><span class="lineNum">    2531 </span>            :         (VC_EQC_CONF_SYNC_IPI  | \</a>
<a name="2532"><span class="lineNum">    2532 </span>            :          VC_EQC_CONF_SYNC_HW   | \</a>
<a name="2533"><span class="lineNum">    2533 </span>            :          VC_EQC_CONF_SYNC_ESC1 | \</a>
<a name="2534"><span class="lineNum">    2534 </span>            :          VC_EQC_CONF_SYNC_ESC2 | \</a>
<a name="2535"><span class="lineNum">    2535 </span>            :          VC_EQC_CONF_SYNC_REDI)</a>
<a name="2536"><span class="lineNum">    2536 </span>            : </a>
<a name="2537"><span class="lineNum">    2537 </span>            :         /* XXX Add timeout */</a>
<a name="2538"><span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         for (;;) {</span></a>
<a name="2539"><span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                 r = xive_regrx(x, VC_EQC_CONFIG);</span></a>
<a name="2540"><span class="lineNum">    2540 </span><span class="lineNoCov">          0 :                 if ((r &amp; SYNC_MASK) == SYNC_MASK)</span></a>
<a name="2541"><span class="lineNum">    2541 </span>            :                         break;</a>
<a name="2542"><span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                 cpu_relax();</span></a>
<a name="2543"><span class="lineNum">    2543 </span>            :         }</a>
<a name="2544"><span class="lineNum">    2544 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_EQC_CONFIG, r &amp; ~SYNC_MASK);</span></a>
<a name="2545"><span class="lineNum">    2545 </span>            : </a>
<a name="2546"><span class="lineNum">    2546 </span>            :         /* Workaround HW issue, read back before allowing a new sync */</a>
<a name="2547"><span class="lineNum">    2547 </span><span class="lineNoCov">          0 :         xive_regr(x, VC_GLOBAL_CONFIG);</span></a>
<a name="2548"><span class="lineNum">    2548 </span>            : </a>
<a name="2549"><span class="lineNum">    2549 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="2550"><span class="lineNum">    2550 </span>            : </a>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2552"><span class="lineNum">    2552 </span>            : }</a>
<a name="2553"><span class="lineNum">    2553 </span>            : </a>
<a name="2554"><span class="lineNum">    2554 </span><span class="lineNoCov">          0 : static int64_t __xive_set_irq_config(struct irq_source *is, uint32_t girq,</span></a>
<a name="2555"><span class="lineNum">    2555 </span>            :                                      uint64_t vp, uint8_t prio, uint32_t lirq,</a>
<a name="2556"><span class="lineNum">    2556 </span>            :                                      bool update_esb, bool sync)</a>
<a name="2557"><span class="lineNum">    2557 </span>            : {</a>
<a name="2558"><span class="lineNum">    2558 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="2559"><span class="lineNum">    2559 </span><span class="lineNoCov">          0 :         uint32_t old_target, vp_blk;</span></a>
<a name="2560"><span class="lineNum">    2560 </span><span class="lineNoCov">          0 :         u8 old_prio;</span></a>
<a name="2561"><span class="lineNum">    2561 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="2562"><span class="lineNum">    2562 </span>            : </a>
<a name="2563"><span class="lineNum">    2563 </span>            :         /* Grab existing target */</a>
<a name="2564"><span class="lineNum">    2564 </span><span class="lineNoCov">          0 :         if (!xive_get_irq_targetting(girq, &amp;old_target, &amp;old_prio, NULL))</span></a>
<a name="2565"><span class="lineNum">    2565 </span>            :                 return OPAL_PARAMETER;</a>
<a name="2566"><span class="lineNum">    2566 </span>            : </a>
<a name="2567"><span class="lineNum">    2567 </span>            :         /* Let XIVE configure the EQ. We do the update without the</a>
<a name="2568"><span class="lineNum">    2568 </span>            :          * synchronous flag, thus a cache update failure will result</a>
<a name="2569"><span class="lineNum">    2569 </span>            :          * in us returning OPAL_BUSY</a>
<a name="2570"><span class="lineNum">    2570 </span>            :          */</a>
<a name="2571"><span class="lineNum">    2571 </span><span class="lineNoCov">          0 :         rc = xive_set_irq_targetting(girq, vp, prio, lirq, false);</span></a>
<a name="2572"><span class="lineNum">    2572 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="2573"><span class="lineNum">    2573 </span>            :                 return rc;</a>
<a name="2574"><span class="lineNum">    2574 </span>            : </a>
<a name="2575"><span class="lineNum">    2575 </span>            :         /* Do we need to update the mask ? */</a>
<a name="2576"><span class="lineNum">    2576 </span><span class="lineNoCov">          0 :         if (old_prio != prio &amp;&amp; (old_prio == 0xff || prio == 0xff)) {</span></a>
<a name="2577"><span class="lineNum">    2577 </span>            :                 /* The source has special variants of masking/unmasking */</a>
<a name="2578"><span class="lineNum">    2578 </span><span class="lineNoCov">          0 :                 if (s-&gt;orig_ops &amp;&amp; s-&gt;orig_ops-&gt;set_xive) {</span></a>
<a name="2579"><span class="lineNum">    2579 </span>            :                         /* We don't pass as server on source ops ! Targetting</a>
<a name="2580"><span class="lineNum">    2580 </span>            :                          * is handled by the XIVE</a>
<a name="2581"><span class="lineNum">    2581 </span>            :                          */</a>
<a name="2582"><span class="lineNum">    2582 </span><span class="lineNoCov">          0 :                         rc = s-&gt;orig_ops-&gt;set_xive(is, girq, 0, prio);</span></a>
<a name="2583"><span class="lineNum">    2583 </span><span class="lineNoCov">          0 :                 } else if (update_esb) {</span></a>
<a name="2584"><span class="lineNum">    2584 </span>            :                         /* Ensure it's enabled/disabled in the source</a>
<a name="2585"><span class="lineNum">    2585 </span>            :                          * controller</a>
<a name="2586"><span class="lineNum">    2586 </span>            :                          */</a>
<a name="2587"><span class="lineNum">    2587 </span><span class="lineNoCov">          0 :                         xive_update_irq_mask(s, girq - s-&gt;esb_base,</span></a>
<a name="2588"><span class="lineNum">    2588 </span>            :                                              prio == 0xff);</a>
<a name="2589"><span class="lineNum">    2589 </span>            :                 }</a>
<a name="2590"><span class="lineNum">    2590 </span>            :         }</a>
<a name="2591"><span class="lineNum">    2591 </span>            : </a>
<a name="2592"><span class="lineNum">    2592 </span>            :         /*</a>
<a name="2593"><span class="lineNum">    2593 </span>            :          * Synchronize the source and old target XIVEs to ensure that</a>
<a name="2594"><span class="lineNum">    2594 </span>            :          * all pending interrupts to the old target have reached their</a>
<a name="2595"><span class="lineNum">    2595 </span>            :          * respective queue.</a>
<a name="2596"><span class="lineNum">    2596 </span>            :          *</a>
<a name="2597"><span class="lineNum">    2597 </span>            :          * WARNING: This assumes the VP and it's queues are on the same</a>
<a name="2598"><span class="lineNum">    2598 </span>            :          *          XIVE instance !</a>
<a name="2599"><span class="lineNum">    2599 </span>            :          */</a>
<a name="2600"><span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         if (!sync)</span></a>
<a name="2601"><span class="lineNum">    2601 </span>            :                 return OPAL_SUCCESS;</a>
<a name="2602"><span class="lineNum">    2602 </span><span class="lineNoCov">          0 :         xive_sync(s-&gt;xive);</span></a>
<a name="2603"><span class="lineNum">    2603 </span><span class="lineNoCov">          0 :         if (xive_decode_vp(old_target, &amp;vp_blk, NULL, NULL, NULL)) {</span></a>
<a name="2604"><span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                 struct xive *x = xive_from_pc_blk(vp_blk);</span></a>
<a name="2605"><span class="lineNum">    2605 </span><span class="lineNoCov">          0 :                 if (x)</span></a>
<a name="2606"><span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                         xive_sync(x);</span></a>
<a name="2607"><span class="lineNum">    2607 </span>            :         }</a>
<a name="2608"><span class="lineNum">    2608 </span>            : </a>
<a name="2609"><span class="lineNum">    2609 </span>            :         return OPAL_SUCCESS;</a>
<a name="2610"><span class="lineNum">    2610 </span>            : }</a>
<a name="2611"><span class="lineNum">    2611 </span>            : </a>
<a name="2612"><span class="lineNum">    2612 </span><span class="lineNoCov">          0 : static int64_t xive_set_irq_config(uint32_t girq, uint64_t vp, uint8_t prio,</span></a>
<a name="2613"><span class="lineNum">    2613 </span>            :                                    uint32_t lirq, bool update_esb)</a>
<a name="2614"><span class="lineNum">    2614 </span>            : {</a>
<a name="2615"><span class="lineNum">    2615 </span><span class="lineNoCov">          0 :         struct irq_source *is = irq_find_source(girq);</span></a>
<a name="2616"><span class="lineNum">    2616 </span>            : </a>
<a name="2617"><span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         return __xive_set_irq_config(is, girq, vp, prio, lirq, update_esb,</span></a>
<a name="2618"><span class="lineNum">    2618 </span>            :                                      true);</a>
<a name="2619"><span class="lineNum">    2619 </span>            : }</a>
<a name="2620"><span class="lineNum">    2620 </span>            : </a>
<a name="2621"><span class="lineNum">    2621 </span><span class="lineNoCov">          0 : static int64_t xive_source_set_xive(struct irq_source *is,</span></a>
<a name="2622"><span class="lineNum">    2622 </span>            :                                     uint32_t isn, uint16_t server, uint8_t prio)</a>
<a name="2623"><span class="lineNum">    2623 </span>            : {</a>
<a name="2624"><span class="lineNum">    2624 </span>            :         /*</a>
<a name="2625"><span class="lineNum">    2625 </span>            :          * WARNING: There is an inherent race with the use of the</a>
<a name="2626"><span class="lineNum">    2626 </span>            :          * mask bit in the EAS/IVT. When masked, interrupts are &quot;lost&quot;</a>
<a name="2627"><span class="lineNum">    2627 </span>            :          * but their P/Q bits are still set. So when unmasking, one has</a>
<a name="2628"><span class="lineNum">    2628 </span>            :          * to check the P bit and possibly trigger a resend.</a>
<a name="2629"><span class="lineNum">    2629 </span>            :          *</a>
<a name="2630"><span class="lineNum">    2630 </span>            :          * We &quot;deal&quot; with it by relying on the fact that the OS will</a>
<a name="2631"><span class="lineNum">    2631 </span>            :          * lazy disable MSIs. Thus mask will only be called if the</a>
<a name="2632"><span class="lineNum">    2632 </span>            :          * interrupt occurred while already logically masked. Thus</a>
<a name="2633"><span class="lineNum">    2633 </span>            :          * losing subsequent occurrences is of no consequences, we just</a>
<a name="2634"><span class="lineNum">    2634 </span>            :          * need to &quot;cleanup&quot; P and Q when unmasking.</a>
<a name="2635"><span class="lineNum">    2635 </span>            :          *</a>
<a name="2636"><span class="lineNum">    2636 </span>            :          * This needs to be documented in the OPAL APIs</a>
<a name="2637"><span class="lineNum">    2637 </span>            :          */</a>
<a name="2638"><span class="lineNum">    2638 </span>            : </a>
<a name="2639"><span class="lineNum">    2639 </span>            :         /* Unmangle server */</a>
<a name="2640"><span class="lineNum">    2640 </span><span class="lineNoCov">          0 :         server &gt;&gt;= 2;</span></a>
<a name="2641"><span class="lineNum">    2641 </span>            : </a>
<a name="2642"><span class="lineNum">    2642 </span>            :         /* Set logical irq to match isn */</a>
<a name="2643"><span class="lineNum">    2643 </span><span class="lineNoCov">          0 :         return __xive_set_irq_config(is, isn, server, prio, isn, true, true);</span></a>
<a name="2644"><span class="lineNum">    2644 </span>            : }</a>
<a name="2645"><span class="lineNum">    2645 </span>            : </a>
<a name="2646"><span class="lineNum">    2646 </span><span class="lineNoCov">          0 : void __xive_source_eoi(struct irq_source *is, uint32_t isn)</span></a>
<a name="2647"><span class="lineNum">    2647 </span>            : {</a>
<a name="2648"><span class="lineNum">    2648 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="2649"><span class="lineNum">    2649 </span><span class="lineNoCov">          0 :         uint32_t idx = isn - s-&gt;esb_base;</span></a>
<a name="2650"><span class="lineNum">    2650 </span><span class="lineNoCov">          0 :         struct xive_ive *ive;</span></a>
<a name="2651"><span class="lineNum">    2651 </span><span class="lineNoCov">          0 :         void *mmio_base;</span></a>
<a name="2652"><span class="lineNum">    2652 </span><span class="lineNoCov">          0 :         uint64_t eoi_val;</span></a>
<a name="2653"><span class="lineNum">    2653 </span>            : </a>
<a name="2654"><span class="lineNum">    2654 </span>            :         /* Grab the IVE */</a>
<a name="2655"><span class="lineNum">    2655 </span><span class="lineNoCov">          0 :         ive = s-&gt;xive-&gt;ivt_base;</span></a>
<a name="2656"><span class="lineNum">    2656 </span><span class="lineNoCov">          0 :         if (!ive)</span></a>
<a name="2657"><span class="lineNum">    2657 </span>            :                 return;</a>
<a name="2658"><span class="lineNum">    2658 </span><span class="lineNoCov">          0 :         ive += GIRQ_TO_IDX(isn);</span></a>
<a name="2659"><span class="lineNum">    2659 </span>            : </a>
<a name="2660"><span class="lineNum">    2660 </span>            :         /* XXX To fix the races with mask/unmask potentially causing</a>
<a name="2661"><span class="lineNum">    2661 </span>            :          * multiple queue entries, we need to keep track of EOIs here,</a>
<a name="2662"><span class="lineNum">    2662 </span>            :          * before the masked test below</a>
<a name="2663"><span class="lineNum">    2663 </span>            :          */</a>
<a name="2664"><span class="lineNum">    2664 </span>            : </a>
<a name="2665"><span class="lineNum">    2665 </span>            :         /* If it's invalid or masked, don't do anything */</a>
<a name="2666"><span class="lineNum">    2666 </span><span class="lineNoCov">          0 :         if ((ive-&gt;w &amp; IVE_MASKED) || !(ive-&gt;w &amp; IVE_VALID))</span></a>
<a name="2667"><span class="lineNum">    2667 </span>            :                 return;</a>
<a name="2668"><span class="lineNum">    2668 </span>            : </a>
<a name="2669"><span class="lineNum">    2669 </span>            :         /* Grab MMIO control address for that ESB */</a>
<a name="2670"><span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         mmio_base = s-&gt;esb_mmio + (1ull &lt;&lt; s-&gt;esb_shift) * idx;</span></a>
<a name="2671"><span class="lineNum">    2671 </span>            : </a>
<a name="2672"><span class="lineNum">    2672 </span>            :         /* If the XIVE supports the new &quot;store EOI facility, use it */</a>
<a name="2673"><span class="lineNum">    2673 </span><span class="lineNoCov">          0 :         if (s-&gt;flags &amp; XIVE_SRC_STORE_EOI)</span></a>
<a name="2674"><span class="lineNum">    2674 </span><span class="lineNoCov">          0 :                 out_be64(mmio_base + 0x400, 0);</span></a>
<a name="2675"><span class="lineNum">    2675 </span>            :         else {</a>
<a name="2676"><span class="lineNum">    2676 </span><span class="lineNoCov">          0 :                 uint64_t offset;</span></a>
<a name="2677"><span class="lineNum">    2677 </span>            : </a>
<a name="2678"><span class="lineNum">    2678 </span>            :                 /* Otherwise for EOI, we use the special MMIO that does</a>
<a name="2679"><span class="lineNum">    2679 </span>            :                  * a clear of both P and Q and returns the old Q.</a>
<a name="2680"><span class="lineNum">    2680 </span>            :                  *</a>
<a name="2681"><span class="lineNum">    2681 </span>            :                  * This allows us to then do a re-trigger if Q was set</a>
<a name="2682"><span class="lineNum">    2682 </span>            :                  * rather than synthetizing an interrupt in software</a>
<a name="2683"><span class="lineNum">    2683 </span>            :                  */</a>
<a name="2684"><span class="lineNum">    2684 </span><span class="lineNoCov">          0 :                 if (s-&gt;flags &amp; XIVE_SRC_EOI_PAGE1)</span></a>
<a name="2685"><span class="lineNum">    2685 </span><span class="lineNoCov">          0 :                         mmio_base += 1ull &lt;&lt; (s-&gt;esb_shift - 1);</span></a>
<a name="2686"><span class="lineNum">    2686 </span>            : </a>
<a name="2687"><span class="lineNum">    2687 </span>            :                 /* LSIs don't need anything special, just EOI */</a>
<a name="2688"><span class="lineNum">    2688 </span><span class="lineNoCov">          0 :                 if (s-&gt;flags &amp; XIVE_SRC_LSI)</span></a>
<a name="2689"><span class="lineNum">    2689 </span><span class="lineNoCov">          0 :                         in_be64(mmio_base);</span></a>
<a name="2690"><span class="lineNum">    2690 </span>            :                 else {</a>
<a name="2691"><span class="lineNum">    2691 </span><span class="lineNoCov">          0 :                         offset = 0xc00;</span></a>
<a name="2692"><span class="lineNum">    2692 </span><span class="lineNoCov">          0 :                         if (s-&gt;flags &amp; XIVE_SRC_SHIFT_BUG)</span></a>
<a name="2693"><span class="lineNum">    2693 </span><span class="lineNoCov">          0 :                                 offset &lt;&lt;= 4;</span></a>
<a name="2694"><span class="lineNum">    2694 </span><span class="lineNoCov">          0 :                         eoi_val = in_be64(mmio_base + offset);</span></a>
<a name="2695"><span class="lineNum">    2695 </span><span class="lineNoCov">          0 :                         xive_vdbg(s-&gt;xive, &quot;ISN: %08x EOI=%llx\n&quot;,</span></a>
<a name="2696"><span class="lineNum">    2696 </span>            :                                   isn, eoi_val);</a>
<a name="2697"><span class="lineNum">    2697 </span><span class="lineNoCov">          0 :                         if (!(eoi_val &amp; 1))</span></a>
<a name="2698"><span class="lineNum">    2698 </span>            :                                 return;</a>
<a name="2699"><span class="lineNum">    2699 </span>            : </a>
<a name="2700"><span class="lineNum">    2700 </span>            :                         /* Re-trigger always on page0 or page1 ? */</a>
<a name="2701"><span class="lineNum">    2701 </span><span class="lineNoCov">          0 :                         out_be64(mmio_base, 0);</span></a>
<a name="2702"><span class="lineNum">    2702 </span>            :                 }</a>
<a name="2703"><span class="lineNum">    2703 </span>            :         }</a>
<a name="2704"><span class="lineNum">    2704 </span>            : }</a>
<a name="2705"><span class="lineNum">    2705 </span>            : </a>
<a name="2706"><span class="lineNum">    2706 </span><span class="lineNoCov">          0 : static void xive_source_eoi(struct irq_source *is, uint32_t isn)</span></a>
<a name="2707"><span class="lineNum">    2707 </span>            : {</a>
<a name="2708"><span class="lineNum">    2708 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="2709"><span class="lineNum">    2709 </span>            : </a>
<a name="2710"><span class="lineNum">    2710 </span><span class="lineNoCov">          0 :         if (s-&gt;orig_ops &amp;&amp; s-&gt;orig_ops-&gt;eoi)</span></a>
<a name="2711"><span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                 s-&gt;orig_ops-&gt;eoi(is, isn);</span></a>
<a name="2712"><span class="lineNum">    2712 </span>            :         else</a>
<a name="2713"><span class="lineNum">    2713 </span><span class="lineNoCov">          0 :                 __xive_source_eoi(is, isn);</span></a>
<a name="2714"><span class="lineNum">    2714 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2715"><span class="lineNum">    2715 </span>            : </a>
<a name="2716"><span class="lineNum">    2716 </span><span class="lineNoCov">          0 : static void xive_source_interrupt(struct irq_source *is, uint32_t isn)</span></a>
<a name="2717"><span class="lineNum">    2717 </span>            : {</a>
<a name="2718"><span class="lineNum">    2718 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="2719"><span class="lineNum">    2719 </span>            : </a>
<a name="2720"><span class="lineNum">    2720 </span><span class="lineNoCov">          0 :         if (!s-&gt;orig_ops || !s-&gt;orig_ops-&gt;interrupt)</span></a>
<a name="2721"><span class="lineNum">    2721 </span>            :                 return;</a>
<a name="2722"><span class="lineNum">    2722 </span><span class="lineNoCov">          0 :         s-&gt;orig_ops-&gt;interrupt(is, isn);</span></a>
<a name="2723"><span class="lineNum">    2723 </span>            : }</a>
<a name="2724"><span class="lineNum">    2724 </span>            : </a>
<a name="2725"><span class="lineNum">    2725 </span><span class="lineNoCov">          0 : static uint64_t xive_source_attributes(struct irq_source *is, uint32_t isn)</span></a>
<a name="2726"><span class="lineNum">    2726 </span>            : {</a>
<a name="2727"><span class="lineNum">    2727 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="2728"><span class="lineNum">    2728 </span>            : </a>
<a name="2729"><span class="lineNum">    2729 </span><span class="lineNoCov">          0 :         if (!s-&gt;orig_ops || !s-&gt;orig_ops-&gt;attributes)</span></a>
<a name="2730"><span class="lineNum">    2730 </span>            :                 return IRQ_ATTR_TARGET_LINUX;</a>
<a name="2731"><span class="lineNum">    2731 </span><span class="lineNoCov">          0 :         return s-&gt;orig_ops-&gt;attributes(is, isn);</span></a>
<a name="2732"><span class="lineNum">    2732 </span>            : }</a>
<a name="2733"><span class="lineNum">    2733 </span>            : </a>
<a name="2734"><span class="lineNum">    2734 </span><span class="lineNoCov">          0 : static char *xive_source_name(struct irq_source *is, uint32_t isn)</span></a>
<a name="2735"><span class="lineNum">    2735 </span>            : {</a>
<a name="2736"><span class="lineNum">    2736 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="2737"><span class="lineNum">    2737 </span>            : </a>
<a name="2738"><span class="lineNum">    2738 </span><span class="lineNoCov">          0 :         if (!s-&gt;orig_ops || !s-&gt;orig_ops-&gt;name)</span></a>
<a name="2739"><span class="lineNum">    2739 </span>            :                 return NULL;</a>
<a name="2740"><span class="lineNum">    2740 </span><span class="lineNoCov">          0 :         return s-&gt;orig_ops-&gt;name(is, isn);</span></a>
<a name="2741"><span class="lineNum">    2741 </span>            : }</a>
<a name="2742"><span class="lineNum">    2742 </span>            : </a>
<a name="2743"><span class="lineNum">    2743 </span>            : static const struct irq_source_ops xive_irq_source_ops = {</a>
<a name="2744"><span class="lineNum">    2744 </span>            :         .get_xive = xive_source_get_xive,</a>
<a name="2745"><span class="lineNum">    2745 </span>            :         .set_xive = xive_source_set_xive,</a>
<a name="2746"><span class="lineNum">    2746 </span>            :         .eoi = xive_source_eoi,</a>
<a name="2747"><span class="lineNum">    2747 </span>            :         .interrupt = xive_source_interrupt,</a>
<a name="2748"><span class="lineNum">    2748 </span>            :         .attributes = xive_source_attributes,</a>
<a name="2749"><span class="lineNum">    2749 </span>            :         .name = xive_source_name,</a>
<a name="2750"><span class="lineNum">    2750 </span>            : };</a>
<a name="2751"><span class="lineNum">    2751 </span>            : </a>
<a name="2752"><span class="lineNum">    2752 </span><span class="lineNoCov">          0 : static void __xive_register_source(struct xive *x, struct xive_src *s,</span></a>
<a name="2753"><span class="lineNum">    2753 </span>            :                                    uint32_t base, uint32_t count,</a>
<a name="2754"><span class="lineNum">    2754 </span>            :                                    uint32_t shift, void *mmio, uint32_t flags,</a>
<a name="2755"><span class="lineNum">    2755 </span>            :                                    bool secondary, void *data,</a>
<a name="2756"><span class="lineNum">    2756 </span>            :                                    const struct irq_source_ops *orig_ops)</a>
<a name="2757"><span class="lineNum">    2757 </span>            : {</a>
<a name="2758"><span class="lineNum">    2758 </span><span class="lineNoCov">          0 :         s-&gt;esb_base = base;</span></a>
<a name="2759"><span class="lineNum">    2759 </span><span class="lineNoCov">          0 :         s-&gt;esb_shift = shift;</span></a>
<a name="2760"><span class="lineNum">    2760 </span><span class="lineNoCov">          0 :         s-&gt;esb_mmio = mmio;</span></a>
<a name="2761"><span class="lineNum">    2761 </span><span class="lineNoCov">          0 :         s-&gt;flags = flags;</span></a>
<a name="2762"><span class="lineNum">    2762 </span><span class="lineNoCov">          0 :         s-&gt;orig_ops = orig_ops;</span></a>
<a name="2763"><span class="lineNum">    2763 </span><span class="lineNoCov">          0 :         s-&gt;xive = x;</span></a>
<a name="2764"><span class="lineNum">    2764 </span><span class="lineNoCov">          0 :         s-&gt;is.start = base;</span></a>
<a name="2765"><span class="lineNum">    2765 </span><span class="lineNoCov">          0 :         s-&gt;is.end = base + count;</span></a>
<a name="2766"><span class="lineNum">    2766 </span><span class="lineNoCov">          0 :         s-&gt;is.ops = &amp;xive_irq_source_ops;</span></a>
<a name="2767"><span class="lineNum">    2767 </span><span class="lineNoCov">          0 :         s-&gt;is.data = data;</span></a>
<a name="2768"><span class="lineNum">    2768 </span>            : </a>
<a name="2769"><span class="lineNum">    2769 </span><span class="lineNoCov">          0 :         __register_irq_source(&amp;s-&gt;is, secondary);</span></a>
<a name="2770"><span class="lineNum">    2770 </span>            : }</a>
<a name="2771"><span class="lineNum">    2771 </span>            : </a>
<a name="2772"><span class="lineNum">    2772 </span><span class="lineNoCov">          0 : void xive_register_hw_source(uint32_t base, uint32_t count, uint32_t shift,</span></a>
<a name="2773"><span class="lineNum">    2773 </span>            :                              void *mmio, uint32_t flags, void *data,</a>
<a name="2774"><span class="lineNum">    2774 </span>            :                              const struct irq_source_ops *ops)</a>
<a name="2775"><span class="lineNum">    2775 </span>            : {</a>
<a name="2776"><span class="lineNum">    2776 </span><span class="lineNoCov">          0 :         struct xive_src *s;</span></a>
<a name="2777"><span class="lineNum">    2777 </span><span class="lineNoCov">          0 :         struct xive *x = xive_from_isn(base);</span></a>
<a name="2778"><span class="lineNum">    2778 </span>            : </a>
<a name="2779"><span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="2780"><span class="lineNum">    2780 </span>            : </a>
<a name="2781"><span class="lineNum">    2781 </span><span class="lineNoCov">          0 :         s = malloc(sizeof(struct xive_src));</span></a>
<a name="2782"><span class="lineNum">    2782 </span><span class="lineNoCov">          0 :         assert(s);</span></a>
<a name="2783"><span class="lineNum">    2783 </span><span class="lineNoCov">          0 :         __xive_register_source(x, s, base, count, shift, mmio, flags,</span></a>
<a name="2784"><span class="lineNum">    2784 </span>            :                                false, data, ops);</a>
<a name="2785"><span class="lineNum">    2785 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2786"><span class="lineNum">    2786 </span>            : </a>
<a name="2787"><span class="lineNum">    2787 </span><span class="lineNoCov">          0 : void xive_register_ipi_source(uint32_t base, uint32_t count, void *data,</span></a>
<a name="2788"><span class="lineNum">    2788 </span>            :                               const struct irq_source_ops *ops)</a>
<a name="2789"><span class="lineNum">    2789 </span>            : {</a>
<a name="2790"><span class="lineNum">    2790 </span><span class="lineNoCov">          0 :         struct xive_src *s;</span></a>
<a name="2791"><span class="lineNum">    2791 </span><span class="lineNoCov">          0 :         struct xive *x = xive_from_isn(base);</span></a>
<a name="2792"><span class="lineNum">    2792 </span><span class="lineNoCov">          0 :         uint32_t base_idx = GIRQ_TO_IDX(base);</span></a>
<a name="2793"><span class="lineNum">    2793 </span><span class="lineNoCov">          0 :         void *mmio_base;</span></a>
<a name="2794"><span class="lineNum">    2794 </span><span class="lineNoCov">          0 :         uint32_t flags = XIVE_SRC_EOI_PAGE1 | XIVE_SRC_TRIGGER_PAGE;</span></a>
<a name="2795"><span class="lineNum">    2795 </span>            : </a>
<a name="2796"><span class="lineNum">    2796 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="2797"><span class="lineNum">    2797 </span><span class="lineNoCov">          0 :         assert(base &gt;= x-&gt;int_base &amp;&amp; (base + count) &lt;= x-&gt;int_ipi_top);</span></a>
<a name="2798"><span class="lineNum">    2798 </span>            : </a>
<a name="2799"><span class="lineNum">    2799 </span><span class="lineNoCov">          0 :         s = malloc(sizeof(struct xive_src));</span></a>
<a name="2800"><span class="lineNum">    2800 </span><span class="lineNoCov">          0 :         assert(s);</span></a>
<a name="2801"><span class="lineNum">    2801 </span>            : </a>
<a name="2802"><span class="lineNum">    2802 </span>            :         /* Store EOI supported on DD2.0 */</a>
<a name="2803"><span class="lineNum">    2803 </span><span class="lineNoCov">          0 :         if (XIVE_CAN_STORE_EOI(x))</span></a>
<a name="2804"><span class="lineNum">    2804 </span>            :                 flags |= XIVE_SRC_STORE_EOI;</a>
<a name="2805"><span class="lineNum">    2805 </span>            : </a>
<a name="2806"><span class="lineNum">    2806 </span>            :         /* Callbacks assume the MMIO base corresponds to the first</a>
<a name="2807"><span class="lineNum">    2807 </span>            :          * interrupt of that source structure so adjust it</a>
<a name="2808"><span class="lineNum">    2808 </span>            :          */</a>
<a name="2809"><span class="lineNum">    2809 </span><span class="lineNoCov">          0 :         mmio_base = x-&gt;esb_mmio + (1ul &lt;&lt; IPI_ESB_SHIFT) * base_idx;</span></a>
<a name="2810"><span class="lineNum">    2810 </span><span class="lineNoCov">          0 :         __xive_register_source(x, s, base, count, IPI_ESB_SHIFT, mmio_base,</span></a>
<a name="2811"><span class="lineNum">    2811 </span>            :                                flags, false, data, ops);</a>
<a name="2812"><span class="lineNum">    2812 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2813"><span class="lineNum">    2813 </span>            : </a>
<a name="2814"><span class="lineNum">    2814 </span><span class="lineNoCov">          0 : static struct xive *init_one_xive(struct dt_node *np)</span></a>
<a name="2815"><span class="lineNum">    2815 </span>            : {</a>
<a name="2816"><span class="lineNum">    2816 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="2817"><span class="lineNum">    2817 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="2818"><span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         uint32_t flags;</span></a>
<a name="2819"><span class="lineNum">    2819 </span>            : </a>
<a name="2820"><span class="lineNum">    2820 </span><span class="lineNoCov">          0 :         x = zalloc(sizeof(struct xive));</span></a>
<a name="2821"><span class="lineNum">    2821 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="2822"><span class="lineNum">    2822 </span><span class="lineNoCov">          0 :         x-&gt;x_node = np;</span></a>
<a name="2823"><span class="lineNum">    2823 </span><span class="lineNoCov">          0 :         x-&gt;xscom_base = dt_get_address(np, 0, NULL);</span></a>
<a name="2824"><span class="lineNum">    2824 </span><span class="lineNoCov">          0 :         x-&gt;chip_id = dt_get_chip_id(np);</span></a>
<a name="2825"><span class="lineNum">    2825 </span>            : </a>
<a name="2826"><span class="lineNum">    2826 </span>            :         /* &quot;Allocate&quot; a new block ID for the chip */</a>
<a name="2827"><span class="lineNum">    2827 </span><span class="lineNoCov">          0 :         x-&gt;block_id = xive_block_count++;</span></a>
<a name="2828"><span class="lineNum">    2828 </span><span class="lineNoCov">          0 :         assert (x-&gt;block_id &lt; XIVE_MAX_CHIPS);</span></a>
<a name="2829"><span class="lineNum">    2829 </span><span class="lineNoCov">          0 :         xive_block_to_chip[x-&gt;block_id] = x-&gt;chip_id;</span></a>
<a name="2830"><span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         init_lock(&amp;x-&gt;lock);</span></a>
<a name="2831"><span class="lineNum">    2831 </span>            : </a>
<a name="2832"><span class="lineNum">    2832 </span><span class="lineNoCov">          0 :         chip = get_chip(x-&gt;chip_id);</span></a>
<a name="2833"><span class="lineNum">    2833 </span><span class="lineNoCov">          0 :         assert(chip);</span></a>
<a name="2834"><span class="lineNum">    2834 </span>            : </a>
<a name="2835"><span class="lineNum">    2835 </span>            :         /* All supported P9 are revision 2 (Nimbus DD2) */</a>
<a name="2836"><span class="lineNum">    2836 </span><span class="lineNoCov">          0 :         switch (chip-&gt;type) {</span></a>
<a name="2837"><span class="lineNum">    2837 </span><span class="lineNoCov">          0 :         case PROC_CHIP_P9_NIMBUS:</span></a>
<a name="2838"><span class="lineNum">    2838 </span>            :                 /* We should not be able to boot a P9N DD1 */</a>
<a name="2839"><span class="lineNum">    2839 </span><span class="lineNoCov">          0 :                 assert((chip-&gt;ec_level &amp; 0xf0) != 0x10);</span></a>
<a name="2840"><span class="lineNum">    2840 </span>            :                 /* Fallthrough */</a>
<a name="2841"><span class="lineNum">    2841 </span>            :         case PROC_CHIP_P9_CUMULUS:</a>
<a name="2842"><span class="lineNum">    2842 </span>            :         case PROC_CHIP_P9P:</a>
<a name="2843"><span class="lineNum">    2843 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2844"><span class="lineNum">    2844 </span>            :         default:</a>
<a name="2845"><span class="lineNum">    2845 </span><span class="lineNoCov">          0 :                 assert(0);</span></a>
<a name="2846"><span class="lineNum">    2846 </span>            :         }</a>
<a name="2847"><span class="lineNum">    2847 </span>            : </a>
<a name="2848"><span class="lineNum">    2848 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;Initializing block ID %d...\n&quot;, x-&gt;block_id);</span></a>
<a name="2849"><span class="lineNum">    2849 </span><span class="lineNoCov">          0 :         chip-&gt;xive = x;</span></a>
<a name="2850"><span class="lineNum">    2850 </span>            : </a>
<a name="2851"><span class="lineNum">    2851 </span>            : #ifdef USE_INDIRECT</a>
<a name="2852"><span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         list_head_init(&amp;x-&gt;donated_pages);</span></a>
<a name="2853"><span class="lineNum">    2853 </span>            : #endif</a>
<a name="2854"><span class="lineNum">    2854 </span>            :         /* Base interrupt numbers and allocator init */</a>
<a name="2855"><span class="lineNum">    2855 </span>            :         /* XXX Consider allocating half as many ESBs than MMIO space</a>
<a name="2856"><span class="lineNum">    2856 </span>            :          * so that HW sources land outside of ESB space...</a>
<a name="2857"><span class="lineNum">    2857 </span>            :          */</a>
<a name="2858"><span class="lineNum">    2858 </span><span class="lineNoCov">          0 :         x-&gt;int_base  = BLKIDX_TO_GIRQ(x-&gt;block_id, 0);</span></a>
<a name="2859"><span class="lineNum">    2859 </span><span class="lineNoCov">          0 :         x-&gt;int_max   = x-&gt;int_base + MAX_INT_ENTRIES;</span></a>
<a name="2860"><span class="lineNum">    2860 </span><span class="lineNoCov">          0 :         x-&gt;int_hw_bot        = x-&gt;int_max;</span></a>
<a name="2861"><span class="lineNum">    2861 </span><span class="lineNoCov">          0 :         x-&gt;int_ipi_top       = x-&gt;int_base;</span></a>
<a name="2862"><span class="lineNum">    2862 </span>            : </a>
<a name="2863"><span class="lineNum">    2863 </span>            :         /* Make sure we never hand out &quot;2&quot; as it's reserved for XICS emulation</a>
<a name="2864"><span class="lineNum">    2864 </span>            :          * IPI returns. Generally start handing out at 0x10</a>
<a name="2865"><span class="lineNum">    2865 </span>            :          */</a>
<a name="2866"><span class="lineNum">    2866 </span><span class="lineNoCov">          0 :         if (x-&gt;int_ipi_top &lt; XIVE_INT_SAFETY_GAP)</span></a>
<a name="2867"><span class="lineNum">    2867 </span><span class="lineNoCov">          0 :                 x-&gt;int_ipi_top = XIVE_INT_SAFETY_GAP;</span></a>
<a name="2868"><span class="lineNum">    2868 </span>            : </a>
<a name="2869"><span class="lineNum">    2869 </span>            :         /* Allocate a few bitmaps */</a>
<a name="2870"><span class="lineNum">    2870 </span><span class="lineNoCov">          0 :         x-&gt;eq_map = zalloc(BITMAP_BYTES(MAX_EQ_COUNT &gt;&gt; 3));</span></a>
<a name="2871"><span class="lineNum">    2871 </span><span class="lineNoCov">          0 :         assert(x-&gt;eq_map);</span></a>
<a name="2872"><span class="lineNum">    2872 </span>            :         /* Make sure we don't hand out 0 */</a>
<a name="2873"><span class="lineNum">    2873 </span><span class="lineNoCov">          0 :         bitmap_set_bit(*x-&gt;eq_map, 0);</span></a>
<a name="2874"><span class="lineNum">    2874 </span>            : </a>
<a name="2875"><span class="lineNum">    2875 </span><span class="lineNoCov">          0 :         x-&gt;int_enabled_map = zalloc(BITMAP_BYTES(MAX_INT_ENTRIES));</span></a>
<a name="2876"><span class="lineNum">    2876 </span><span class="lineNoCov">          0 :         assert(x-&gt;int_enabled_map);</span></a>
<a name="2877"><span class="lineNum">    2877 </span><span class="lineNoCov">          0 :         x-&gt;ipi_alloc_map = zalloc(BITMAP_BYTES(MAX_INT_ENTRIES));</span></a>
<a name="2878"><span class="lineNum">    2878 </span><span class="lineNoCov">          0 :         assert(x-&gt;ipi_alloc_map);</span></a>
<a name="2879"><span class="lineNum">    2879 </span>            : </a>
<a name="2880"><span class="lineNum">    2880 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;Handling interrupts [%08x..%08x]\n&quot;,</span></a>
<a name="2881"><span class="lineNum">    2881 </span>            :                  x-&gt;int_base, x-&gt;int_max - 1);</a>
<a name="2882"><span class="lineNum">    2882 </span>            : </a>
<a name="2883"><span class="lineNum">    2883 </span>            :         /* System dependant values that must be set before BARs */</a>
<a name="2884"><span class="lineNum">    2884 </span>            :         //xive_regwx(x, CQ_CFG_PB_GEN, xx);</a>
<a name="2885"><span class="lineNum">    2885 </span>            :         //xive_regwx(x, CQ_MSGSND, xx);</a>
<a name="2886"><span class="lineNum">    2886 </span>            : </a>
<a name="2887"><span class="lineNum">    2887 </span>            :         /* Setup the BARs */</a>
<a name="2888"><span class="lineNum">    2888 </span><span class="lineNoCov">          0 :         if (!xive_configure_bars(x))</span></a>
<a name="2889"><span class="lineNum">    2889 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="2890"><span class="lineNum">    2890 </span>            : </a>
<a name="2891"><span class="lineNum">    2891 </span>            :         /* Some basic global inits such as page sizes etc... */</a>
<a name="2892"><span class="lineNum">    2892 </span><span class="lineNoCov">          0 :         if (!xive_config_init(x))</span></a>
<a name="2893"><span class="lineNum">    2893 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="2894"><span class="lineNum">    2894 </span>            : </a>
<a name="2895"><span class="lineNum">    2895 </span>            :         /* Configure the set translations for MMIO */</a>
<a name="2896"><span class="lineNum">    2896 </span><span class="lineNoCov">          0 :         if (!xive_setup_set_xlate(x))</span></a>
<a name="2897"><span class="lineNum">    2897 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="2898"><span class="lineNum">    2898 </span>            : </a>
<a name="2899"><span class="lineNum">    2899 </span>            :         /* Dump some MMIO registers for diagnostics */</a>
<a name="2900"><span class="lineNum">    2900 </span><span class="lineNoCov">          0 :         xive_dump_mmio(x);</span></a>
<a name="2901"><span class="lineNum">    2901 </span>            : </a>
<a name="2902"><span class="lineNum">    2902 </span>            :         /* Pre-allocate a number of tables */</a>
<a name="2903"><span class="lineNum">    2903 </span><span class="lineNoCov">          0 :         if (!xive_prealloc_tables(x))</span></a>
<a name="2904"><span class="lineNum">    2904 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="2905"><span class="lineNum">    2905 </span>            : </a>
<a name="2906"><span class="lineNum">    2906 </span>            :         /* Configure local tables in VSDs (forward ports will be</a>
<a name="2907"><span class="lineNum">    2907 </span>            :          * handled later)</a>
<a name="2908"><span class="lineNum">    2908 </span>            :          */</a>
<a name="2909"><span class="lineNum">    2909 </span><span class="lineNoCov">          0 :         if (!xive_set_local_tables(x))</span></a>
<a name="2910"><span class="lineNum">    2910 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="2911"><span class="lineNum">    2911 </span>            : </a>
<a name="2912"><span class="lineNum">    2912 </span>            :         /* Register built-in source controllers (aka IPIs) */</a>
<a name="2913"><span class="lineNum">    2913 </span><span class="lineNoCov">          0 :         flags = XIVE_SRC_EOI_PAGE1 | XIVE_SRC_TRIGGER_PAGE;</span></a>
<a name="2914"><span class="lineNum">    2914 </span><span class="lineNoCov">          0 :         if (XIVE_CAN_STORE_EOI(x))</span></a>
<a name="2915"><span class="lineNum">    2915 </span>            :                 flags |= XIVE_SRC_STORE_EOI;</a>
<a name="2916"><span class="lineNum">    2916 </span><span class="lineNoCov">          0 :         __xive_register_source(x, &amp;x-&gt;ipis, x-&gt;int_base,</span></a>
<a name="2917"><span class="lineNum">    2917 </span><span class="lineNoCov">          0 :                                x-&gt;int_hw_bot - x-&gt;int_base, IPI_ESB_SHIFT,</span></a>
<a name="2918"><span class="lineNum">    2918 </span>            :                                x-&gt;esb_mmio, flags, true, NULL, NULL);</a>
<a name="2919"><span class="lineNum">    2919 </span>            : </a>
<a name="2920"><span class="lineNum">    2920 </span>            :         /* Register escalation sources */</a>
<a name="2921"><span class="lineNum">    2921 </span><span class="lineNoCov">          0 :         __xive_register_source(x, &amp;x-&gt;esc_irqs,</span></a>
<a name="2922"><span class="lineNum">    2922 </span><span class="lineNoCov">          0 :                                MAKE_ESCALATION_GIRQ(x-&gt;block_id, 0),</span></a>
<a name="2923"><span class="lineNum">    2923 </span>            :                                MAX_EQ_COUNT, EQ_ESB_SHIFT,</a>
<a name="2924"><span class="lineNum">    2924 </span>            :                                x-&gt;eq_mmio, XIVE_SRC_EOI_PAGE1,</a>
<a name="2925"><span class="lineNum">    2925 </span>            :                                false, NULL, NULL);</a>
<a name="2926"><span class="lineNum">    2926 </span>            : </a>
<a name="2927"><span class="lineNum">    2927 </span>            : </a>
<a name="2928"><span class="lineNum">    2928 </span><span class="lineNoCov">          0 :         return x;</span></a>
<a name="2929"><span class="lineNum">    2929 </span><span class="lineNoCov">          0 :  fail:</span></a>
<a name="2930"><span class="lineNum">    2930 </span><span class="lineNoCov">          0 :         xive_err(x, &quot;Initialization failed...\n&quot;);</span></a>
<a name="2931"><span class="lineNum">    2931 </span>            : </a>
<a name="2932"><span class="lineNum">    2932 </span>            :         /* Should this be fatal ? */</a>
<a name="2933"><span class="lineNum">    2933 </span>            :         //assert(false);</a>
<a name="2934"><span class="lineNum">    2934 </span><span class="lineNoCov">          0 :         return NULL;</span></a>
<a name="2935"><span class="lineNum">    2935 </span>            : }</a>
<a name="2936"><span class="lineNum">    2936 </span>            : </a>
<a name="2937"><span class="lineNum">    2937 </span>            : /*</a>
<a name="2938"><span class="lineNum">    2938 </span>            :  * XICS emulation</a>
<a name="2939"><span class="lineNum">    2939 </span>            :  */</a>
<a name="2940"><span class="lineNum">    2940 </span><span class="lineNoCov">          0 : static void xive_ipi_init(struct xive *x, struct cpu_thread *cpu)</span></a>
<a name="2941"><span class="lineNum">    2941 </span>            : {</a>
<a name="2942"><span class="lineNum">    2942 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs = cpu-&gt;xstate;</span></a>
<a name="2943"><span class="lineNum">    2943 </span>            : </a>
<a name="2944"><span class="lineNum">    2944 </span><span class="lineNoCov">          0 :         assert(xs);</span></a>
<a name="2945"><span class="lineNum">    2945 </span>            : </a>
<a name="2946"><span class="lineNum">    2946 </span><span class="lineNoCov">          0 :         __xive_set_irq_config(&amp;x-&gt;ipis.is, xs-&gt;ipi_irq, cpu-&gt;pir,</span></a>
<a name="2947"><span class="lineNum">    2947 </span>            :                               XIVE_EMULATION_PRIO, xs-&gt;ipi_irq,</a>
<a name="2948"><span class="lineNum">    2948 </span>            :                               true, true);</a>
<a name="2949"><span class="lineNum">    2949 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2950"><span class="lineNum">    2950 </span>            : </a>
<a name="2951"><span class="lineNum">    2951 </span>            : static void xive_ipi_eoi(struct xive *x, uint32_t idx)</a>
<a name="2952"><span class="lineNum">    2952 </span>            : {</a>
<a name="2953"><span class="lineNum">    2953 </span>            :         uint8_t *mm = x-&gt;esb_mmio + idx * 0x20000;</a>
<a name="2954"><span class="lineNum">    2954 </span>            :         uint8_t eoi_val;</a>
<a name="2955"><span class="lineNum">    2955 </span>            : </a>
<a name="2956"><span class="lineNum">    2956 </span>            :         /* For EOI, we use the special MMIO that does a clear of both</a>
<a name="2957"><span class="lineNum">    2957 </span>            :          * P and Q and returns the old Q.</a>
<a name="2958"><span class="lineNum">    2958 </span>            :          *</a>
<a name="2959"><span class="lineNum">    2959 </span>            :          * This allows us to then do a re-trigger if Q was set rather</a>
<a name="2960"><span class="lineNum">    2960 </span>            :          * than synthetizing an interrupt in software</a>
<a name="2961"><span class="lineNum">    2961 </span>            :          */</a>
<a name="2962"><span class="lineNum">    2962 </span>            :         eoi_val = in_8(mm + 0x10c00);</a>
<a name="2963"><span class="lineNum">    2963 </span>            :         if (eoi_val &amp; 1) {</a>
<a name="2964"><span class="lineNum">    2964 </span>            :                 out_8(mm, 0);</a>
<a name="2965"><span class="lineNum">    2965 </span>            :         }</a>
<a name="2966"><span class="lineNum">    2966 </span>            : }</a>
<a name="2967"><span class="lineNum">    2967 </span>            : </a>
<a name="2968"><span class="lineNum">    2968 </span>            : static void xive_ipi_trigger(struct xive *x, uint32_t idx)</a>
<a name="2969"><span class="lineNum">    2969 </span>            : {</a>
<a name="2970"><span class="lineNum">    2970 </span>            :         uint8_t *mm = x-&gt;esb_mmio + idx * 0x20000;</a>
<a name="2971"><span class="lineNum">    2971 </span>            : </a>
<a name="2972"><span class="lineNum">    2972 </span>            :         xive_vdbg(x, &quot;Trigger IPI 0x%x\n&quot;, idx);</a>
<a name="2973"><span class="lineNum">    2973 </span>            : </a>
<a name="2974"><span class="lineNum">    2974 </span>            :         out_8(mm, 0);</a>
<a name="2975"><span class="lineNum">    2975 </span>            : }</a>
<a name="2976"><span class="lineNum">    2976 </span>            : </a>
<a name="2977"><span class="lineNum">    2977 </span>            : </a>
<a name="2978"><span class="lineNum">    2978 </span><span class="lineNoCov">          0 : static void xive_reset_enable_thread(struct cpu_thread *c)</span></a>
<a name="2979"><span class="lineNum">    2979 </span>            : {</a>
<a name="2980"><span class="lineNum">    2980 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = get_chip(c-&gt;chip_id);</span></a>
<a name="2981"><span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         struct xive *x = chip-&gt;xive;</span></a>
<a name="2982"><span class="lineNum">    2982 </span><span class="lineNoCov">          0 :         uint32_t fc, bit;</span></a>
<a name="2983"><span class="lineNum">    2983 </span>            : </a>
<a name="2984"><span class="lineNum">    2984 </span>            :         /* Get fused core number */</a>
<a name="2985"><span class="lineNum">    2985 </span><span class="lineNoCov">          0 :         fc = (c-&gt;pir &gt;&gt; 3) &amp; 0xf;</span></a>
<a name="2986"><span class="lineNum">    2986 </span>            : </a>
<a name="2987"><span class="lineNum">    2987 </span>            :         /* Get bit in register */</a>
<a name="2988"><span class="lineNum">    2988 </span><span class="lineNoCov">          0 :         bit = c-&gt;pir &amp; 0x3f;</span></a>
<a name="2989"><span class="lineNum">    2989 </span>            : </a>
<a name="2990"><span class="lineNum">    2990 </span>            :         /* Get which register to access */</a>
<a name="2991"><span class="lineNum">    2991 </span><span class="lineNoCov">          0 :         if (fc &lt; 8) {</span></a>
<a name="2992"><span class="lineNum">    2992 </span><span class="lineNoCov">          0 :                 xive_regw(x, PC_THREAD_EN_REG0_CLR, PPC_BIT(bit));</span></a>
<a name="2993"><span class="lineNum">    2993 </span><span class="lineNoCov">          0 :                 xive_regw(x, PC_THREAD_EN_REG0_SET, PPC_BIT(bit));</span></a>
<a name="2994"><span class="lineNum">    2994 </span>            :         } else {</a>
<a name="2995"><span class="lineNum">    2995 </span><span class="lineNoCov">          0 :                 xive_regw(x, PC_THREAD_EN_REG1_CLR, PPC_BIT(bit));</span></a>
<a name="2996"><span class="lineNum">    2996 </span><span class="lineNoCov">          0 :                 xive_regw(x, PC_THREAD_EN_REG1_SET, PPC_BIT(bit));</span></a>
<a name="2997"><span class="lineNum">    2997 </span>            :         }</a>
<a name="2998"><span class="lineNum">    2998 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2999"><span class="lineNum">    2999 </span>            : </a>
<a name="3000"><span class="lineNum">    3000 </span><span class="lineNoCov">          0 : void xive_cpu_callin(struct cpu_thread *cpu)</span></a>
<a name="3001"><span class="lineNum">    3001 </span>            : {</a>
<a name="3002"><span class="lineNum">    3002 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs = cpu-&gt;xstate;</span></a>
<a name="3003"><span class="lineNum">    3003 </span><span class="lineNoCov">          0 :         uint8_t old_w2 __unused, w2 __unused;</span></a>
<a name="3004"><span class="lineNum">    3004 </span>            : </a>
<a name="3005"><span class="lineNum">    3005 </span><span class="lineNoCov">          0 :         if (!xs)</span></a>
<a name="3006"><span class="lineNum">    3006 </span>            :                 return;</a>
<a name="3007"><span class="lineNum">    3007 </span>            : </a>
<a name="3008"><span class="lineNum">    3008 </span>            :         /* Reset the HW thread context and enable it */</a>
<a name="3009"><span class="lineNum">    3009 </span><span class="lineNoCov">          0 :         xive_reset_enable_thread(cpu);</span></a>
<a name="3010"><span class="lineNum">    3010 </span>            : </a>
<a name="3011"><span class="lineNum">    3011 </span>            :         /* Set VT to 1 */</a>
<a name="3012"><span class="lineNum">    3012 </span><span class="lineNoCov">          0 :         old_w2 = in_8(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS + TM_WORD2);</span></a>
<a name="3013"><span class="lineNum">    3013 </span><span class="lineNoCov">          0 :         out_8(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS + TM_WORD2, 0x80);</span></a>
<a name="3014"><span class="lineNum">    3014 </span><span class="lineNoCov">          0 :         w2 = in_8(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS + TM_WORD2);</span></a>
<a name="3015"><span class="lineNum">    3015 </span>            : </a>
<a name="3016"><span class="lineNum">    3016 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(cpu, &quot;Initialized TIMA VP=%x/%x W01=%016llx W2=%02x-&gt;%02x\n&quot;,</span></a>
<a name="3017"><span class="lineNum">    3017 </span>            :                       xs-&gt;vp_blk, xs-&gt;vp_idx,</a>
<a name="3018"><span class="lineNum">    3018 </span>            :                       in_be64(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS),</a>
<a name="3019"><span class="lineNum">    3019 </span>            :                       old_w2, w2);</a>
<a name="3020"><span class="lineNum">    3020 </span>            : }</a>
<a name="3021"><span class="lineNum">    3021 </span>            : </a>
<a name="3022"><span class="lineNum">    3022 </span>            : #ifdef XIVE_DEBUG_INIT_CACHE_UPDATES</a>
<a name="3023"><span class="lineNum">    3023 </span>            : static bool xive_check_eq_update(struct xive *x, uint32_t idx, struct xive_eq *eq)</a>
<a name="3024"><span class="lineNum">    3024 </span>            : {</a>
<a name="3025"><span class="lineNum">    3025 </span>            :         struct xive_eq *eq_p = xive_get_eq(x, idx);</a>
<a name="3026"><span class="lineNum">    3026 </span>            :         struct xive_eq eq2;</a>
<a name="3027"><span class="lineNum">    3027 </span>            : </a>
<a name="3028"><span class="lineNum">    3028 </span>            :         assert(eq_p);</a>
<a name="3029"><span class="lineNum">    3029 </span>            :         eq2 = *eq_p;</a>
<a name="3030"><span class="lineNum">    3030 </span>            :         if (memcmp(eq, &amp;eq2, sizeof(struct xive_eq)) != 0) {</a>
<a name="3031"><span class="lineNum">    3031 </span>            :                 xive_err(x, &quot;EQ update mismatch idx %d\n&quot;, idx);</a>
<a name="3032"><span class="lineNum">    3032 </span>            :                 xive_err(x, &quot;want: %08x %08x %08x %08x\n&quot;,</a>
<a name="3033"><span class="lineNum">    3033 </span>            :                          eq-&gt;w0, eq-&gt;w1, eq-&gt;w2, eq-&gt;w3);</a>
<a name="3034"><span class="lineNum">    3034 </span>            :                 xive_err(x, &quot;      %08x %08x %08x %08x\n&quot;,</a>
<a name="3035"><span class="lineNum">    3035 </span>            :                          eq-&gt;w4, eq-&gt;w5, eq-&gt;w6, eq-&gt;w7);</a>
<a name="3036"><span class="lineNum">    3036 </span>            :                 xive_err(x, &quot;got : %08x %08x %08x %08x\n&quot;,</a>
<a name="3037"><span class="lineNum">    3037 </span>            :                          eq2.w0, eq2.w1, eq2.w2, eq2.w3);</a>
<a name="3038"><span class="lineNum">    3038 </span>            :                 xive_err(x, &quot;      %08x %08x %08x %08x\n&quot;,</a>
<a name="3039"><span class="lineNum">    3039 </span>            :                          eq2.w4, eq2.w5, eq2.w6, eq2.w7);</a>
<a name="3040"><span class="lineNum">    3040 </span>            :                 return false;</a>
<a name="3041"><span class="lineNum">    3041 </span>            :         }</a>
<a name="3042"><span class="lineNum">    3042 </span>            :         return true;</a>
<a name="3043"><span class="lineNum">    3043 </span>            : }</a>
<a name="3044"><span class="lineNum">    3044 </span>            : </a>
<a name="3045"><span class="lineNum">    3045 </span>            : static bool xive_check_vpc_update(struct xive *x, uint32_t idx, struct xive_vp *vp)</a>
<a name="3046"><span class="lineNum">    3046 </span>            : {</a>
<a name="3047"><span class="lineNum">    3047 </span>            :         struct xive_vp *vp_p = xive_get_vp(x, idx);</a>
<a name="3048"><span class="lineNum">    3048 </span>            :         struct xive_vp vp2;</a>
<a name="3049"><span class="lineNum">    3049 </span>            : </a>
<a name="3050"><span class="lineNum">    3050 </span>            :         assert(vp_p);</a>
<a name="3051"><span class="lineNum">    3051 </span>            :         vp2 = *vp_p;</a>
<a name="3052"><span class="lineNum">    3052 </span>            :         if (memcmp(vp, &amp;vp2, sizeof(struct xive_vp)) != 0) {</a>
<a name="3053"><span class="lineNum">    3053 </span>            :                 xive_err(x, &quot;VP update mismatch idx %d\n&quot;, idx);</a>
<a name="3054"><span class="lineNum">    3054 </span>            :                 xive_err(x, &quot;want: %08x %08x %08x %08x\n&quot;,</a>
<a name="3055"><span class="lineNum">    3055 </span>            :                          vp-&gt;w0, vp-&gt;w1, vp-&gt;w2, vp-&gt;w3);</a>
<a name="3056"><span class="lineNum">    3056 </span>            :                 xive_err(x, &quot;      %08x %08x %08x %08x\n&quot;,</a>
<a name="3057"><span class="lineNum">    3057 </span>            :                          vp-&gt;w4, vp-&gt;w5, vp-&gt;w6, vp-&gt;w7);</a>
<a name="3058"><span class="lineNum">    3058 </span>            :                 xive_err(x, &quot;got : %08x %08x %08x %08x\n&quot;,</a>
<a name="3059"><span class="lineNum">    3059 </span>            :                          vp2.w0, vp2.w1, vp2.w2, vp2.w3);</a>
<a name="3060"><span class="lineNum">    3060 </span>            :                 xive_err(x, &quot;      %08x %08x %08x %08x\n&quot;,</a>
<a name="3061"><span class="lineNum">    3061 </span>            :                          vp2.w4, vp2.w5, vp2.w6, vp2.w7);</a>
<a name="3062"><span class="lineNum">    3062 </span>            :                 return false;</a>
<a name="3063"><span class="lineNum">    3063 </span>            :         }</a>
<a name="3064"><span class="lineNum">    3064 </span>            :         return true;</a>
<a name="3065"><span class="lineNum">    3065 </span>            : }</a>
<a name="3066"><span class="lineNum">    3066 </span>            : #else</a>
<a name="3067"><span class="lineNum">    3067 </span><span class="lineNoCov">          0 : static inline bool xive_check_eq_update(struct xive *x __unused,</span></a>
<a name="3068"><span class="lineNum">    3068 </span>            :                                         uint32_t idx __unused,</a>
<a name="3069"><span class="lineNum">    3069 </span>            :                                         struct xive_eq *eq __unused)</a>
<a name="3070"><span class="lineNum">    3070 </span>            : {</a>
<a name="3071"><span class="lineNum">    3071 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="3072"><span class="lineNum">    3072 </span>            : }</a>
<a name="3073"><span class="lineNum">    3073 </span>            : </a>
<a name="3074"><span class="lineNum">    3074 </span><span class="lineNoCov">          0 : static inline bool xive_check_vpc_update(struct xive *x __unused,</span></a>
<a name="3075"><span class="lineNum">    3075 </span>            :                                          uint32_t idx __unused,</a>
<a name="3076"><span class="lineNum">    3076 </span>            :                                          struct xive_vp *vp __unused)</a>
<a name="3077"><span class="lineNum">    3077 </span>            : {</a>
<a name="3078"><span class="lineNum">    3078 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="3079"><span class="lineNum">    3079 </span>            : }</a>
<a name="3080"><span class="lineNum">    3080 </span>            : #endif</a>
<a name="3081"><span class="lineNum">    3081 </span>            : </a>
<a name="3082"><span class="lineNum">    3082 </span>            : #ifdef XIVE_EXTRA_CHECK_INIT_CACHE</a>
<a name="3083"><span class="lineNum">    3083 </span>            : static void xive_special_cache_check(struct xive *x, uint32_t blk, uint32_t idx)</a>
<a name="3084"><span class="lineNum">    3084 </span>            : {</a>
<a name="3085"><span class="lineNum">    3085 </span>            :         struct xive_vp vp = {0};</a>
<a name="3086"><span class="lineNum">    3086 </span>            :         uint32_t i;</a>
<a name="3087"><span class="lineNum">    3087 </span>            : </a>
<a name="3088"><span class="lineNum">    3088 </span>            :         for (i = 0; i &lt; 1000; i++) {</a>
<a name="3089"><span class="lineNum">    3089 </span>            :                 struct xive_vp *vp_m = xive_get_vp(x, idx);</a>
<a name="3090"><span class="lineNum">    3090 </span>            : </a>
<a name="3091"><span class="lineNum">    3091 </span>            :                 memset(vp_m, (~i) &amp; 0xff, sizeof(*vp_m));</a>
<a name="3092"><span class="lineNum">    3092 </span>            :                 sync();</a>
<a name="3093"><span class="lineNum">    3093 </span>            :                 vp.w1 = (i &lt;&lt; 16) | i;</a>
<a name="3094"><span class="lineNum">    3094 </span>            :                 xive_vpc_cache_update(x, blk, idx,</a>
<a name="3095"><span class="lineNum">    3095 </span>            :                                       0, 8, &amp;vp, false, true);</a>
<a name="3096"><span class="lineNum">    3096 </span>            :                 if (!xive_check_vpc_update(x, idx, &amp;vp)) {</a>
<a name="3097"><span class="lineNum">    3097 </span>            :                         xive_dbg(x, &quot;Test failed at %d iterations\n&quot;, i);</a>
<a name="3098"><span class="lineNum">    3098 </span>            :                         return;</a>
<a name="3099"><span class="lineNum">    3099 </span>            :                 }</a>
<a name="3100"><span class="lineNum">    3100 </span>            :         }</a>
<a name="3101"><span class="lineNum">    3101 </span>            :         xive_dbg(x, &quot;1000 iterations test success at %d/0x%x\n&quot;, blk, idx);</a>
<a name="3102"><span class="lineNum">    3102 </span>            : }</a>
<a name="3103"><span class="lineNum">    3103 </span>            : #else</a>
<a name="3104"><span class="lineNum">    3104 </span><span class="lineNoCov">          0 : static inline void xive_special_cache_check(struct xive *x __unused,</span></a>
<a name="3105"><span class="lineNum">    3105 </span>            :                                             uint32_t blk __unused,</a>
<a name="3106"><span class="lineNum">    3106 </span>            :                                             uint32_t idx __unused)</a>
<a name="3107"><span class="lineNum">    3107 </span>            : {</a>
<a name="3108"><span class="lineNum">    3108 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3109"><span class="lineNum">    3109 </span>            : #endif</a>
<a name="3110"><span class="lineNum">    3110 </span>            : </a>
<a name="3111"><span class="lineNum">    3111 </span><span class="lineNoCov">          0 : static void xive_setup_hw_for_emu(struct xive_cpu_state *xs)</span></a>
<a name="3112"><span class="lineNum">    3112 </span>            : {</a>
<a name="3113"><span class="lineNum">    3113 </span><span class="lineNoCov">          0 :         struct xive_eq eq;</span></a>
<a name="3114"><span class="lineNum">    3114 </span><span class="lineNoCov">          0 :         struct xive_vp vp;</span></a>
<a name="3115"><span class="lineNum">    3115 </span><span class="lineNoCov">          0 :         struct xive *x_eq, *x_vp;</span></a>
<a name="3116"><span class="lineNum">    3116 </span>            : </a>
<a name="3117"><span class="lineNum">    3117 </span>            :         /* Grab the XIVE where the VP resides. It could be different from</a>
<a name="3118"><span class="lineNum">    3118 </span>            :          * the local chip XIVE if not using block group mode</a>
<a name="3119"><span class="lineNum">    3119 </span>            :          */</a>
<a name="3120"><span class="lineNum">    3120 </span><span class="lineNoCov">          0 :         x_vp = xive_from_pc_blk(xs-&gt;vp_blk);</span></a>
<a name="3121"><span class="lineNum">    3121 </span><span class="lineNoCov">          0 :         assert(x_vp);</span></a>
<a name="3122"><span class="lineNum">    3122 </span>            : </a>
<a name="3123"><span class="lineNum">    3123 </span>            :         /* Grab the XIVE where the EQ resides. It will be the same as the</a>
<a name="3124"><span class="lineNum">    3124 </span>            :          * VP one with the current provisioning but I prefer not making</a>
<a name="3125"><span class="lineNum">    3125 </span>            :          * this code depend on it.</a>
<a name="3126"><span class="lineNum">    3126 </span>            :          */</a>
<a name="3127"><span class="lineNum">    3127 </span><span class="lineNoCov">          0 :         x_eq = xive_from_vc_blk(xs-&gt;eq_blk);</span></a>
<a name="3128"><span class="lineNum">    3128 </span><span class="lineNoCov">          0 :         assert(x_eq);</span></a>
<a name="3129"><span class="lineNum">    3129 </span>            : </a>
<a name="3130"><span class="lineNum">    3130 </span>            :         /* Initialize the structure */</a>
<a name="3131"><span class="lineNum">    3131 </span><span class="lineNoCov">          0 :         xive_init_emu_eq(xs-&gt;vp_blk, xs-&gt;vp_idx, &amp;eq,</span></a>
<a name="3132"><span class="lineNum">    3132 </span>            :                          xs-&gt;eq_page, XIVE_EMULATION_PRIO);</a>
<a name="3133"><span class="lineNum">    3133 </span>            : </a>
<a name="3134"><span class="lineNum">    3134 </span>            :         /* Use the cache watch to write it out */</a>
<a name="3135"><span class="lineNum">    3135 </span><span class="lineNoCov">          0 :         lock(&amp;x_eq-&gt;lock);</span></a>
<a name="3136"><span class="lineNum">    3136 </span><span class="lineNoCov">          0 :         xive_eqc_cache_update(x_eq, xs-&gt;eq_blk,</span></a>
<a name="3137"><span class="lineNum">    3137 </span><span class="lineNoCov">          0 :                               xs-&gt;eq_idx + XIVE_EMULATION_PRIO,</span></a>
<a name="3138"><span class="lineNum">    3138 </span>            :                               0, 4, &amp;eq, false, true);</a>
<a name="3139"><span class="lineNum">    3139 </span><span class="lineNoCov">          0 :         xive_check_eq_update(x_eq, xs-&gt;eq_idx + XIVE_EMULATION_PRIO, &amp;eq);</span></a>
<a name="3140"><span class="lineNum">    3140 </span>            : </a>
<a name="3141"><span class="lineNum">    3141 </span>            :         /* Extra testing of cache watch &amp; scrub facilities */</a>
<a name="3142"><span class="lineNum">    3142 </span><span class="lineNoCov">          0 :         xive_special_cache_check(x_vp, xs-&gt;vp_blk, xs-&gt;vp_idx);</span></a>
<a name="3143"><span class="lineNum">    3143 </span><span class="lineNoCov">          0 :         unlock(&amp;x_eq-&gt;lock);</span></a>
<a name="3144"><span class="lineNum">    3144 </span>            : </a>
<a name="3145"><span class="lineNum">    3145 </span>            :         /* Initialize/enable the VP */</a>
<a name="3146"><span class="lineNum">    3146 </span><span class="lineNoCov">          0 :         xive_init_default_vp(&amp;vp, xs-&gt;eq_blk, xs-&gt;eq_idx);</span></a>
<a name="3147"><span class="lineNum">    3147 </span>            : </a>
<a name="3148"><span class="lineNum">    3148 </span>            :         /* Use the cache watch to write it out */</a>
<a name="3149"><span class="lineNum">    3149 </span><span class="lineNoCov">          0 :         lock(&amp;x_vp-&gt;lock);</span></a>
<a name="3150"><span class="lineNum">    3150 </span><span class="lineNoCov">          0 :         xive_vpc_cache_update(x_vp, xs-&gt;vp_blk, xs-&gt;vp_idx,</span></a>
<a name="3151"><span class="lineNum">    3151 </span>            :                               0, 8, &amp;vp, false, true);</a>
<a name="3152"><span class="lineNum">    3152 </span><span class="lineNoCov">          0 :         xive_check_vpc_update(x_vp, xs-&gt;vp_idx, &amp;vp);</span></a>
<a name="3153"><span class="lineNum">    3153 </span><span class="lineNoCov">          0 :         unlock(&amp;x_vp-&gt;lock);</span></a>
<a name="3154"><span class="lineNum">    3154 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3155"><span class="lineNum">    3155 </span>            : </a>
<a name="3156"><span class="lineNum">    3156 </span><span class="lineNoCov">          0 : static void xive_init_cpu_emulation(struct xive_cpu_state *xs,</span></a>
<a name="3157"><span class="lineNum">    3157 </span>            :                                     struct cpu_thread *cpu)</a>
<a name="3158"><span class="lineNum">    3158 </span>            : {</a>
<a name="3159"><span class="lineNum">    3159 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="3160"><span class="lineNum">    3160 </span>            : </a>
<a name="3161"><span class="lineNum">    3161 </span>            :         /* Setup HW EQ and VP */</a>
<a name="3162"><span class="lineNum">    3162 </span><span class="lineNoCov">          0 :         xive_setup_hw_for_emu(xs);</span></a>
<a name="3163"><span class="lineNum">    3163 </span>            : </a>
<a name="3164"><span class="lineNum">    3164 </span>            :         /* Setup and unmask the IPI */</a>
<a name="3165"><span class="lineNum">    3165 </span><span class="lineNoCov">          0 :         xive_ipi_init(xs-&gt;xive, cpu);</span></a>
<a name="3166"><span class="lineNum">    3166 </span>            : </a>
<a name="3167"><span class="lineNum">    3167 </span>            :         /* Initialize remaining state */</a>
<a name="3168"><span class="lineNum">    3168 </span><span class="lineNoCov">          0 :         xs-&gt;cppr = 0;</span></a>
<a name="3169"><span class="lineNum">    3169 </span><span class="lineNoCov">          0 :         xs-&gt;mfrr = 0xff;</span></a>
<a name="3170"><span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         xs-&gt;eqbuf = xive_get_eq_buf(xs-&gt;vp_blk,</span></a>
<a name="3171"><span class="lineNum">    3171 </span><span class="lineNoCov">          0 :                                     xs-&gt;eq_idx + XIVE_EMULATION_PRIO);</span></a>
<a name="3172"><span class="lineNum">    3172 </span><span class="lineNoCov">          0 :         assert(xs-&gt;eqbuf);</span></a>
<a name="3173"><span class="lineNum">    3173 </span><span class="lineNoCov">          0 :         memset(xs-&gt;eqbuf, 0, 0x10000);</span></a>
<a name="3174"><span class="lineNum">    3174 </span>            : </a>
<a name="3175"><span class="lineNum">    3175 </span><span class="lineNoCov">          0 :         xs-&gt;eqptr = 0;</span></a>
<a name="3176"><span class="lineNum">    3176 </span><span class="lineNoCov">          0 :         xs-&gt;eqmsk = (0x10000/4) - 1;</span></a>
<a name="3177"><span class="lineNum">    3177 </span><span class="lineNoCov">          0 :         xs-&gt;eqgen = 0;</span></a>
<a name="3178"><span class="lineNum">    3178 </span><span class="lineNoCov">          0 :         x = xive_from_vc_blk(xs-&gt;eq_blk);</span></a>
<a name="3179"><span class="lineNum">    3179 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="3180"><span class="lineNum">    3180 </span><span class="lineNoCov">          0 :         xs-&gt;eqmmio = x-&gt;eq_mmio + (xs-&gt;eq_idx + XIVE_EMULATION_PRIO) * 0x20000;</span></a>
<a name="3181"><span class="lineNum">    3181 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3182"><span class="lineNum">    3182 </span>            : </a>
<a name="3183"><span class="lineNum">    3183 </span><span class="lineNoCov">          0 : static void xive_init_cpu_exploitation(struct xive_cpu_state *xs)</span></a>
<a name="3184"><span class="lineNum">    3184 </span>            : {</a>
<a name="3185"><span class="lineNum">    3185 </span><span class="lineNoCov">          0 :         struct xive_vp vp;</span></a>
<a name="3186"><span class="lineNum">    3186 </span><span class="lineNoCov">          0 :         struct xive *x_vp;</span></a>
<a name="3187"><span class="lineNum">    3187 </span>            : </a>
<a name="3188"><span class="lineNum">    3188 </span>            :         /* Grab the XIVE where the VP resides. It could be different from</a>
<a name="3189"><span class="lineNum">    3189 </span>            :          * the local chip XIVE if not using block group mode</a>
<a name="3190"><span class="lineNum">    3190 </span>            :          */</a>
<a name="3191"><span class="lineNum">    3191 </span><span class="lineNoCov">          0 :         x_vp = xive_from_pc_blk(xs-&gt;vp_blk);</span></a>
<a name="3192"><span class="lineNum">    3192 </span><span class="lineNoCov">          0 :         assert(x_vp);</span></a>
<a name="3193"><span class="lineNum">    3193 </span>            : </a>
<a name="3194"><span class="lineNum">    3194 </span>            :         /* Initialize/enable the VP */</a>
<a name="3195"><span class="lineNum">    3195 </span><span class="lineNoCov">          0 :         xive_init_default_vp(&amp;vp, xs-&gt;eq_blk, xs-&gt;eq_idx);</span></a>
<a name="3196"><span class="lineNum">    3196 </span>            : </a>
<a name="3197"><span class="lineNum">    3197 </span>            :         /* Use the cache watch to write it out */</a>
<a name="3198"><span class="lineNum">    3198 </span><span class="lineNoCov">          0 :         lock(&amp;x_vp-&gt;lock);</span></a>
<a name="3199"><span class="lineNum">    3199 </span><span class="lineNoCov">          0 :         xive_vpc_cache_update(x_vp, xs-&gt;vp_blk, xs-&gt;vp_idx,</span></a>
<a name="3200"><span class="lineNum">    3200 </span>            :                               0, 8, &amp;vp, false, true);</a>
<a name="3201"><span class="lineNum">    3201 </span><span class="lineNoCov">          0 :         unlock(&amp;x_vp-&gt;lock);</span></a>
<a name="3202"><span class="lineNum">    3202 </span>            : </a>
<a name="3203"><span class="lineNum">    3203 </span>            :         /* Clenaup remaining state */</a>
<a name="3204"><span class="lineNum">    3204 </span><span class="lineNoCov">          0 :         xs-&gt;cppr = 0;</span></a>
<a name="3205"><span class="lineNum">    3205 </span><span class="lineNoCov">          0 :         xs-&gt;mfrr = 0xff;</span></a>
<a name="3206"><span class="lineNum">    3206 </span><span class="lineNoCov">          0 :         xs-&gt;eqbuf = NULL;</span></a>
<a name="3207"><span class="lineNum">    3207 </span><span class="lineNoCov">          0 :         xs-&gt;eqptr = 0;</span></a>
<a name="3208"><span class="lineNum">    3208 </span><span class="lineNoCov">          0 :         xs-&gt;eqmsk = 0;</span></a>
<a name="3209"><span class="lineNum">    3209 </span><span class="lineNoCov">          0 :         xs-&gt;eqgen = 0;</span></a>
<a name="3210"><span class="lineNum">    3210 </span><span class="lineNoCov">          0 :         xs-&gt;eqmmio = NULL;</span></a>
<a name="3211"><span class="lineNum">    3211 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3212"><span class="lineNum">    3212 </span>            : </a>
<a name="3213"><span class="lineNum">    3213 </span><span class="lineNoCov">          0 : static void xive_configure_ex_special_bar(struct xive *x, struct cpu_thread *c)</span></a>
<a name="3214"><span class="lineNum">    3214 </span>            : {</a>
<a name="3215"><span class="lineNum">    3215 </span><span class="lineNoCov">          0 :         uint64_t xa, val;</span></a>
<a name="3216"><span class="lineNum">    3216 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="3217"><span class="lineNum">    3217 </span>            : </a>
<a name="3218"><span class="lineNum">    3218 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;Setting up special BAR\n&quot;);</span></a>
<a name="3219"><span class="lineNum">    3219 </span><span class="lineNoCov">          0 :         xa = XSCOM_ADDR_P9_EX(pir_to_core_id(c-&gt;pir), P9X_EX_NCU_SPEC_BAR);</span></a>
<a name="3220"><span class="lineNum">    3220 </span><span class="lineNoCov">          0 :         val = (uint64_t)x-&gt;tm_base | P9X_EX_NCU_SPEC_BAR_ENABLE;</span></a>
<a name="3221"><span class="lineNum">    3221 </span><span class="lineNoCov">          0 :         if (x-&gt;tm_shift == 16)</span></a>
<a name="3222"><span class="lineNum">    3222 </span><span class="lineNoCov">          0 :                 val |= P9X_EX_NCU_SPEC_BAR_256K;</span></a>
<a name="3223"><span class="lineNum">    3223 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;NCU_SPEC_BAR_XA[%08llx]=%016llx\n&quot;, xa, val);</span></a>
<a name="3224"><span class="lineNum">    3224 </span><span class="lineNoCov">          0 :         rc = xscom_write(c-&gt;chip_id, xa, val);</span></a>
<a name="3225"><span class="lineNum">    3225 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="3226"><span class="lineNum">    3226 </span><span class="lineNoCov">          0 :                 xive_cpu_err(c, &quot;Failed to setup NCU_SPEC_BAR\n&quot;);</span></a>
<a name="3227"><span class="lineNum">    3227 </span>            :                 /* XXXX  what do do now ? */</a>
<a name="3228"><span class="lineNum">    3228 </span>            :         }</a>
<a name="3229"><span class="lineNum">    3229 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3230"><span class="lineNum">    3230 </span>            : </a>
<a name="3231"><span class="lineNum">    3231 </span><span class="lineNoCov">          0 : void xive_late_init(void)</span></a>
<a name="3232"><span class="lineNum">    3232 </span>            : {</a>
<a name="3233"><span class="lineNum">    3233 </span><span class="lineNoCov">          0 :         struct cpu_thread *c;</span></a>
<a name="3234"><span class="lineNum">    3234 </span>            : </a>
<a name="3235"><span class="lineNum">    3235 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;SLW: Configuring self-restore for NCU_SPEC_BAR\n&quot;);</span></a>
<a name="3236"><span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         for_each_present_cpu(c) {</span></a>
<a name="3237"><span class="lineNum">    3237 </span><span class="lineNoCov">          0 :                 if(cpu_is_thread0(c)) {</span></a>
<a name="3238"><span class="lineNum">    3238 </span><span class="lineNoCov">          0 :                         struct proc_chip *chip = get_chip(c-&gt;chip_id);</span></a>
<a name="3239"><span class="lineNum">    3239 </span><span class="lineNoCov">          0 :                         struct xive *x = chip-&gt;xive;</span></a>
<a name="3240"><span class="lineNum">    3240 </span><span class="lineNoCov">          0 :                         uint64_t xa, val, rc;</span></a>
<a name="3241"><span class="lineNum">    3241 </span><span class="lineNoCov">          0 :                         xa = XSCOM_ADDR_P9_EX(pir_to_core_id(c-&gt;pir),</span></a>
<a name="3242"><span class="lineNum">    3242 </span>            :                                 P9X_EX_NCU_SPEC_BAR);</a>
<a name="3243"><span class="lineNum">    3243 </span><span class="lineNoCov">          0 :                         val = (uint64_t)x-&gt;tm_base | P9X_EX_NCU_SPEC_BAR_ENABLE;</span></a>
<a name="3244"><span class="lineNum">    3244 </span>            :                         /* Bail out if wakeup engine has already failed */</a>
<a name="3245"><span class="lineNum">    3245 </span><span class="lineNoCov">          0 :                         if ( wakeup_engine_state != WAKEUP_ENGINE_PRESENT) {</span></a>
<a name="3246"><span class="lineNum">    3246 </span><span class="lineNoCov">          0 :                                 prlog(PR_ERR, &quot;XIVE p9_stop_api fail detected\n&quot;);</span></a>
<a name="3247"><span class="lineNum">    3247 </span><span class="lineNoCov">          0 :                                 break;</span></a>
<a name="3248"><span class="lineNum">    3248 </span>            :                         }</a>
<a name="3249"><span class="lineNum">    3249 </span><span class="lineNoCov">          0 :                         rc = p9_stop_save_scom((void *)chip-&gt;homer_base, xa, val,</span></a>
<a name="3250"><span class="lineNum">    3250 </span>            :                                 P9_STOP_SCOM_REPLACE, P9_STOP_SECTION_EQ_SCOM);</a>
<a name="3251"><span class="lineNum">    3251 </span><span class="lineNoCov">          0 :                         if (rc) {</span></a>
<a name="3252"><span class="lineNum">    3252 </span><span class="lineNoCov">          0 :                                 xive_cpu_err(c, &quot;p9_stop_api failed for NCU_SPEC_BAR rc=%lld\n&quot;,</span></a>
<a name="3253"><span class="lineNum">    3253 </span>            :                                 rc);</a>
<a name="3254"><span class="lineNum">    3254 </span><span class="lineNoCov">          0 :                                 wakeup_engine_state = WAKEUP_ENGINE_FAILED;</span></a>
<a name="3255"><span class="lineNum">    3255 </span>            :                         }</a>
<a name="3256"><span class="lineNum">    3256 </span>            :                 }</a>
<a name="3257"><span class="lineNum">    3257 </span>            :         }</a>
<a name="3258"><span class="lineNum">    3258 </span>            : </a>
<a name="3259"><span class="lineNum">    3259 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3260"><span class="lineNum">    3260 </span><span class="lineNoCov">          0 : static void xive_provision_cpu(struct xive_cpu_state *xs, struct cpu_thread *c)</span></a>
<a name="3261"><span class="lineNum">    3261 </span>            : {</a>
<a name="3262"><span class="lineNum">    3262 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="3263"><span class="lineNum">    3263 </span><span class="lineNoCov">          0 :         void *p;</span></a>
<a name="3264"><span class="lineNum">    3264 </span>            : </a>
<a name="3265"><span class="lineNum">    3265 </span>            :         /* Physical VPs are pre-allocated */</a>
<a name="3266"><span class="lineNum">    3266 </span><span class="lineNoCov">          0 :         xs-&gt;vp_blk = PIR2VP_BLK(c-&gt;pir);</span></a>
<a name="3267"><span class="lineNum">    3267 </span><span class="lineNoCov">          0 :         xs-&gt;vp_idx = PIR2VP_IDX(c-&gt;pir);</span></a>
<a name="3268"><span class="lineNum">    3268 </span>            : </a>
<a name="3269"><span class="lineNum">    3269 </span>            :         /* For now we use identical block IDs for VC and PC but that might</a>
<a name="3270"><span class="lineNum">    3270 </span>            :          * change. We allocate the EQs on the same XIVE as the VP.</a>
<a name="3271"><span class="lineNum">    3271 </span>            :          */</a>
<a name="3272"><span class="lineNum">    3272 </span><span class="lineNoCov">          0 :         xs-&gt;eq_blk = xs-&gt;vp_blk;</span></a>
<a name="3273"><span class="lineNum">    3273 </span>            : </a>
<a name="3274"><span class="lineNum">    3274 </span>            :         /* Grab the XIVE where the EQ resides. It could be different from</a>
<a name="3275"><span class="lineNum">    3275 </span>            :          * the local chip XIVE if not using block group mode</a>
<a name="3276"><span class="lineNum">    3276 </span>            :          */</a>
<a name="3277"><span class="lineNum">    3277 </span><span class="lineNoCov">          0 :         x = xive_from_vc_blk(xs-&gt;eq_blk);</span></a>
<a name="3278"><span class="lineNum">    3278 </span><span class="lineNoCov">          0 :         assert(x);</span></a>
<a name="3279"><span class="lineNum">    3279 </span>            : </a>
<a name="3280"><span class="lineNum">    3280 </span>            :         /* Allocate a set of EQs for that VP */</a>
<a name="3281"><span class="lineNum">    3281 </span><span class="lineNoCov">          0 :         xs-&gt;eq_idx = xive_alloc_eq_set(x, true);</span></a>
<a name="3282"><span class="lineNum">    3282 </span><span class="lineNoCov">          0 :         assert(!XIVE_ALLOC_IS_ERR(xs-&gt;eq_idx));</span></a>
<a name="3283"><span class="lineNum">    3283 </span>            : </a>
<a name="3284"><span class="lineNum">    3284 </span>            :         /* Provision one of the queues. Allocate the memory on the</a>
<a name="3285"><span class="lineNum">    3285 </span>            :          * chip where the CPU resides</a>
<a name="3286"><span class="lineNum">    3286 </span>            :          */</a>
<a name="3287"><span class="lineNum">    3287 </span><span class="lineNoCov">          0 :         p = local_alloc(c-&gt;chip_id, 0x10000, 0x10000);</span></a>
<a name="3288"><span class="lineNum">    3288 </span><span class="lineNoCov">          0 :         if (!p) {</span></a>
<a name="3289"><span class="lineNum">    3289 </span><span class="lineNoCov">          0 :                 xive_err(x, &quot;Failed to allocate EQ backing store\n&quot;);</span></a>
<a name="3290"><span class="lineNum">    3290 </span><span class="lineNoCov">          0 :                 assert(false);</span></a>
<a name="3291"><span class="lineNum">    3291 </span>            :         }</a>
<a name="3292"><span class="lineNum">    3292 </span><span class="lineNoCov">          0 :         xs-&gt;eq_page = p;</span></a>
<a name="3293"><span class="lineNum">    3293 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3294"><span class="lineNum">    3294 </span>            : </a>
<a name="3295"><span class="lineNum">    3295 </span><span class="lineNoCov">          0 : static void xive_init_cpu(struct cpu_thread *c)</span></a>
<a name="3296"><span class="lineNum">    3296 </span>            : {</a>
<a name="3297"><span class="lineNum">    3297 </span><span class="lineNoCov">          0 :         struct proc_chip *chip = get_chip(c-&gt;chip_id);</span></a>
<a name="3298"><span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         struct xive *x = chip-&gt;xive;</span></a>
<a name="3299"><span class="lineNum">    3299 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs;</span></a>
<a name="3300"><span class="lineNum">    3300 </span>            : </a>
<a name="3301"><span class="lineNum">    3301 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="3302"><span class="lineNum">    3302 </span>            :                 return;</a>
<a name="3303"><span class="lineNum">    3303 </span>            : </a>
<a name="3304"><span class="lineNum">    3304 </span>            :         /*</a>
<a name="3305"><span class="lineNum">    3305 </span>            :          * Each core pair (EX) needs this special BAR setup to have the</a>
<a name="3306"><span class="lineNum">    3306 </span>            :          * right powerbus cycle for the TM area (as it has the same address</a>
<a name="3307"><span class="lineNum">    3307 </span>            :          * on all chips so it's somewhat special).</a>
<a name="3308"><span class="lineNum">    3308 </span>            :          *</a>
<a name="3309"><span class="lineNum">    3309 </span>            :          * Because we don't want to bother trying to figure out which core</a>
<a name="3310"><span class="lineNum">    3310 </span>            :          * of a pair is present we just do the setup for each of them, which</a>
<a name="3311"><span class="lineNum">    3311 </span>            :          * is harmless.</a>
<a name="3312"><span class="lineNum">    3312 </span>            :          */</a>
<a name="3313"><span class="lineNum">    3313 </span><span class="lineNoCov">          0 :         if (cpu_is_thread0(c))</span></a>
<a name="3314"><span class="lineNum">    3314 </span><span class="lineNoCov">          0 :                 xive_configure_ex_special_bar(x, c);</span></a>
<a name="3315"><span class="lineNum">    3315 </span>            : </a>
<a name="3316"><span class="lineNum">    3316 </span>            :         /* Initialize the state structure */</a>
<a name="3317"><span class="lineNum">    3317 </span><span class="lineNoCov">          0 :         c-&gt;xstate = xs = local_alloc(c-&gt;chip_id, sizeof(struct xive_cpu_state), 1);</span></a>
<a name="3318"><span class="lineNum">    3318 </span><span class="lineNoCov">          0 :         assert(xs);</span></a>
<a name="3319"><span class="lineNum">    3319 </span><span class="lineNoCov">          0 :         memset(xs, 0, sizeof(struct xive_cpu_state));</span></a>
<a name="3320"><span class="lineNum">    3320 </span><span class="lineNoCov">          0 :         xs-&gt;xive = x;</span></a>
<a name="3321"><span class="lineNum">    3321 </span>            : </a>
<a name="3322"><span class="lineNum">    3322 </span><span class="lineNoCov">          0 :         init_lock(&amp;xs-&gt;lock);</span></a>
<a name="3323"><span class="lineNum">    3323 </span>            : </a>
<a name="3324"><span class="lineNum">    3324 </span>            :         /* Shortcut to TM HV ring */</a>
<a name="3325"><span class="lineNum">    3325 </span><span class="lineNoCov">          0 :         xs-&gt;tm_ring1 = x-&gt;tm_base + (1u &lt;&lt; x-&gt;tm_shift);</span></a>
<a name="3326"><span class="lineNum">    3326 </span>            : </a>
<a name="3327"><span class="lineNum">    3327 </span>            :         /* Allocate an IPI */</a>
<a name="3328"><span class="lineNum">    3328 </span><span class="lineNoCov">          0 :         xs-&gt;ipi_irq = xive_alloc_ipi_irqs(c-&gt;chip_id, 1, 1);</span></a>
<a name="3329"><span class="lineNum">    3329 </span>            : </a>
<a name="3330"><span class="lineNum">    3330 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;CPU IPI is irq %08x\n&quot;, xs-&gt;ipi_irq);</span></a>
<a name="3331"><span class="lineNum">    3331 </span>            : </a>
<a name="3332"><span class="lineNum">    3332 </span>            :         /* Provision a VP and some EQDs for a physical CPU */</a>
<a name="3333"><span class="lineNum">    3333 </span><span class="lineNoCov">          0 :         xive_provision_cpu(xs, c);</span></a>
<a name="3334"><span class="lineNum">    3334 </span>            : </a>
<a name="3335"><span class="lineNum">    3335 </span>            :         /* Initialize the XICS emulation related fields */</a>
<a name="3336"><span class="lineNum">    3336 </span><span class="lineNoCov">          0 :         xive_init_cpu_emulation(xs, c);</span></a>
<a name="3337"><span class="lineNum">    3337 </span>            : }</a>
<a name="3338"><span class="lineNum">    3338 </span>            : </a>
<a name="3339"><span class="lineNum">    3339 </span><span class="lineNoCov">          0 : static void xive_init_cpu_properties(struct cpu_thread *cpu)</span></a>
<a name="3340"><span class="lineNum">    3340 </span>            : {</a>
<a name="3341"><span class="lineNum">    3341 </span><span class="lineNoCov">          0 :         struct cpu_thread *t;</span></a>
<a name="3342"><span class="lineNum">    3342 </span><span class="lineNoCov">          0 :         uint32_t iprop[8][2] = { };</span></a>
<a name="3343"><span class="lineNum">    3343 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="3344"><span class="lineNum">    3344 </span>            : </a>
<a name="3345"><span class="lineNum">    3345 </span><span class="lineNoCov">          0 :         assert(cpu_thread_count &lt;= 8);</span></a>
<a name="3346"><span class="lineNum">    3346 </span>            : </a>
<a name="3347"><span class="lineNum">    3347 </span><span class="lineNoCov">          0 :         if (!cpu-&gt;node)</span></a>
<a name="3348"><span class="lineNum">    3348 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="3349"><span class="lineNum">    3349 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; cpu_thread_count; i++) {</span></a>
<a name="3350"><span class="lineNum">    3350 </span><span class="lineNoCov">          0 :                 t = (i == 0) ? cpu : find_cpu_by_pir(cpu-&gt;pir + i);</span></a>
<a name="3351"><span class="lineNum">    3351 </span><span class="lineNoCov">          0 :                 if (!t)</span></a>
<a name="3352"><span class="lineNum">    3352 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="3353"><span class="lineNum">    3353 </span><span class="lineNoCov">          0 :                 iprop[i][0] = t-&gt;xstate-&gt;ipi_irq;</span></a>
<a name="3354"><span class="lineNum">    3354 </span><span class="lineNoCov">          0 :                 iprop[i][1] = 0; /* Edge */</span></a>
<a name="3355"><span class="lineNum">    3355 </span>            :         }</a>
<a name="3356"><span class="lineNum">    3356 </span><span class="lineNoCov">          0 :         dt_add_property(cpu-&gt;node, &quot;interrupts&quot;, iprop, cpu_thread_count * 8);</span></a>
<a name="3357"><span class="lineNum">    3357 </span><span class="lineNoCov">          0 :         dt_add_property_cells(cpu-&gt;node, &quot;interrupt-parent&quot;, get_ics_phandle());</span></a>
<a name="3358"><span class="lineNum">    3358 </span>            : }</a>
<a name="3359"><span class="lineNum">    3359 </span>            : </a>
<a name="3360"><span class="lineNum">    3360 </span>            : #ifdef XIVE_DEBUG_DUPLICATES</a>
<a name="3361"><span class="lineNum">    3361 </span>            : static uint32_t xive_count_irq_copies(struct xive_cpu_state *xs, uint32_t ref)</a>
<a name="3362"><span class="lineNum">    3362 </span>            : {</a>
<a name="3363"><span class="lineNum">    3363 </span>            :         uint32_t i, irq;</a>
<a name="3364"><span class="lineNum">    3364 </span>            :         uint32_t cnt = 0;</a>
<a name="3365"><span class="lineNum">    3365 </span>            :         uint32_t pos = xs-&gt;eqptr;</a>
<a name="3366"><span class="lineNum">    3366 </span>            :         uint32_t gen = xs-&gt;eqgen;</a>
<a name="3367"><span class="lineNum">    3367 </span>            : </a>
<a name="3368"><span class="lineNum">    3368 </span>            :         for (i = 0; i &lt; 0x3fff; i++) {</a>
<a name="3369"><span class="lineNum">    3369 </span>            :                 irq = xs-&gt;eqbuf[pos];</a>
<a name="3370"><span class="lineNum">    3370 </span>            :                 if ((irq &gt;&gt; 31) == gen)</a>
<a name="3371"><span class="lineNum">    3371 </span>            :                         break;</a>
<a name="3372"><span class="lineNum">    3372 </span>            :                 if (irq == ref)</a>
<a name="3373"><span class="lineNum">    3373 </span>            :                         cnt++;</a>
<a name="3374"><span class="lineNum">    3374 </span>            :                 pos = (pos + 1) &amp; xs-&gt;eqmsk;</a>
<a name="3375"><span class="lineNum">    3375 </span>            :                 if (!pos)</a>
<a name="3376"><span class="lineNum">    3376 </span>            :                         gen ^= 1;</a>
<a name="3377"><span class="lineNum">    3377 </span>            :         }</a>
<a name="3378"><span class="lineNum">    3378 </span>            :         return cnt;</a>
<a name="3379"><span class="lineNum">    3379 </span>            : }</a>
<a name="3380"><span class="lineNum">    3380 </span>            : #else</a>
<a name="3381"><span class="lineNum">    3381 </span><span class="lineNoCov">          0 : static inline uint32_t xive_count_irq_copies(struct xive_cpu_state *xs __unused,</span></a>
<a name="3382"><span class="lineNum">    3382 </span>            :                                              uint32_t ref __unused)</a>
<a name="3383"><span class="lineNum">    3383 </span>            : {</a>
<a name="3384"><span class="lineNum">    3384 </span><span class="lineNoCov">          0 :         return 1;</span></a>
<a name="3385"><span class="lineNum">    3385 </span>            : }</a>
<a name="3386"><span class="lineNum">    3386 </span>            : #endif</a>
<a name="3387"><span class="lineNum">    3387 </span>            : </a>
<a name="3388"><span class="lineNum">    3388 </span><span class="lineNoCov">          0 : static uint32_t xive_read_eq(struct xive_cpu_state *xs, bool just_peek)</span></a>
<a name="3389"><span class="lineNum">    3389 </span>            : {</a>
<a name="3390"><span class="lineNum">    3390 </span><span class="lineNoCov">          0 :         uint32_t cur, copies;</span></a>
<a name="3391"><span class="lineNum">    3391 </span>            : </a>
<a name="3392"><span class="lineNum">    3392 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(this_cpu(), &quot;  EQ %s... IDX=%x MSK=%x G=%d\n&quot;,</span></a>
<a name="3393"><span class="lineNum">    3393 </span>            :                       just_peek ? &quot;peek&quot; : &quot;read&quot;,</a>
<a name="3394"><span class="lineNum">    3394 </span>            :                       xs-&gt;eqptr, xs-&gt;eqmsk, xs-&gt;eqgen);</a>
<a name="3395"><span class="lineNum">    3395 </span><span class="lineNoCov">          0 :         cur = xs-&gt;eqbuf[xs-&gt;eqptr];</span></a>
<a name="3396"><span class="lineNum">    3396 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(this_cpu(), &quot;    cur: %08x [%08x %08x %08x ...]\n&quot;, cur,</span></a>
<a name="3397"><span class="lineNum">    3397 </span>            :                       xs-&gt;eqbuf[(xs-&gt;eqptr + 1) &amp; xs-&gt;eqmsk],</a>
<a name="3398"><span class="lineNum">    3398 </span>            :                       xs-&gt;eqbuf[(xs-&gt;eqptr + 2) &amp; xs-&gt;eqmsk],</a>
<a name="3399"><span class="lineNum">    3399 </span>            :                       xs-&gt;eqbuf[(xs-&gt;eqptr + 3) &amp; xs-&gt;eqmsk]);</a>
<a name="3400"><span class="lineNum">    3400 </span><span class="lineNoCov">          0 :         if ((cur &gt;&gt; 31) == xs-&gt;eqgen)</span></a>
<a name="3401"><span class="lineNum">    3401 </span>            :                 return 0;</a>
<a name="3402"><span class="lineNum">    3402 </span>            : </a>
<a name="3403"><span class="lineNum">    3403 </span>            :         /* Debug: check for duplicate interrupts in the queue */</a>
<a name="3404"><span class="lineNum">    3404 </span><span class="lineNoCov">          0 :         copies = xive_count_irq_copies(xs, cur);</span></a>
<a name="3405"><span class="lineNum">    3405 </span><span class="lineNoCov">          0 :         if (copies &gt; 1) {</span></a>
<a name="3406"><span class="lineNum">    3406 </span>            :                 struct xive_eq *eq;</a>
<a name="3407"><span class="lineNum">    3407 </span>            : </a>
<a name="3408"><span class="lineNum">    3408 </span>            :                 prerror(&quot;Wow ! Dups of irq %x, found %d copies !\n&quot;,</a>
<a name="3409"><span class="lineNum">    3409 </span>            :                         cur &amp; 0x7fffffff, copies);</a>
<a name="3410"><span class="lineNum">    3410 </span>            :                 prerror(&quot;[%08x &gt; %08x %08x %08x %08x ...] eqgen=%x eqptr=%x jp=%d\n&quot;,</a>
<a name="3411"><span class="lineNum">    3411 </span>            :                         xs-&gt;eqbuf[(xs-&gt;eqptr - 1) &amp; xs-&gt;eqmsk],</a>
<a name="3412"><span class="lineNum">    3412 </span>            :                         xs-&gt;eqbuf[(xs-&gt;eqptr + 0) &amp; xs-&gt;eqmsk],</a>
<a name="3413"><span class="lineNum">    3413 </span>            :                         xs-&gt;eqbuf[(xs-&gt;eqptr + 1) &amp; xs-&gt;eqmsk],</a>
<a name="3414"><span class="lineNum">    3414 </span>            :                         xs-&gt;eqbuf[(xs-&gt;eqptr + 2) &amp; xs-&gt;eqmsk],</a>
<a name="3415"><span class="lineNum">    3415 </span>            :                         xs-&gt;eqbuf[(xs-&gt;eqptr + 3) &amp; xs-&gt;eqmsk],</a>
<a name="3416"><span class="lineNum">    3416 </span>            :                         xs-&gt;eqgen, xs-&gt;eqptr, just_peek);</a>
<a name="3417"><span class="lineNum">    3417 </span>            :                 lock(&amp;xs-&gt;xive-&gt;lock);</a>
<a name="3418"><span class="lineNum">    3418 </span>            :                 __xive_cache_scrub(xs-&gt;xive, xive_cache_eqc, xs-&gt;eq_blk,</a>
<a name="3419"><span class="lineNum">    3419 </span>            :                                    xs-&gt;eq_idx + XIVE_EMULATION_PRIO,</a>
<a name="3420"><span class="lineNum">    3420 </span>            :                                    false, false);</a>
<a name="3421"><span class="lineNum">    3421 </span>            :                 unlock(&amp;xs-&gt;xive-&gt;lock);</a>
<a name="3422"><span class="lineNum">    3422 </span>            :                 eq = xive_get_eq(xs-&gt;xive, xs-&gt;eq_idx + XIVE_EMULATION_PRIO);</a>
<a name="3423"><span class="lineNum">    3423 </span>            :                 prerror(&quot;EQ @%p W0=%08x W1=%08x qbuf @%p\n&quot;,</a>
<a name="3424"><span class="lineNum">    3424 </span>            :                         eq, eq-&gt;w0, eq-&gt;w1, xs-&gt;eqbuf);</a>
<a name="3425"><span class="lineNum">    3425 </span>            :         }</a>
<a name="3426"><span class="lineNum">    3426 </span><span class="lineNoCov">          0 :         log_add(xs, LOG_TYPE_POPQ, 7, cur,</span></a>
<a name="3427"><span class="lineNum">    3427 </span><span class="lineNoCov">          0 :                 xs-&gt;eqbuf[(xs-&gt;eqptr + 1) &amp; xs-&gt;eqmsk],</span></a>
<a name="3428"><span class="lineNum">    3428 </span>            :                 xs-&gt;eqbuf[(xs-&gt;eqptr + 2) &amp; xs-&gt;eqmsk],</a>
<a name="3429"><span class="lineNum">    3429 </span>            :                 copies,</a>
<a name="3430"><span class="lineNum">    3430 </span>            :                 xs-&gt;eqptr, xs-&gt;eqgen, just_peek);</a>
<a name="3431"><span class="lineNum">    3431 </span><span class="lineNoCov">          0 :         if (!just_peek) {</span></a>
<a name="3432"><span class="lineNum">    3432 </span><span class="lineNoCov">          0 :                 xs-&gt;eqptr = (xs-&gt;eqptr + 1) &amp; xs-&gt;eqmsk;</span></a>
<a name="3433"><span class="lineNum">    3433 </span><span class="lineNoCov">          0 :                 if (xs-&gt;eqptr == 0)</span></a>
<a name="3434"><span class="lineNum">    3434 </span><span class="lineNoCov">          0 :                         xs-&gt;eqgen ^= 1;</span></a>
<a name="3435"><span class="lineNum">    3435 </span><span class="lineNoCov">          0 :                 xs-&gt;total_irqs++;</span></a>
<a name="3436"><span class="lineNum">    3436 </span>            :         }</a>
<a name="3437"><span class="lineNum">    3437 </span><span class="lineNoCov">          0 :         return cur &amp; 0x00ffffff;</span></a>
<a name="3438"><span class="lineNum">    3438 </span>            : }</a>
<a name="3439"><span class="lineNum">    3439 </span>            : </a>
<a name="3440"><span class="lineNum">    3440 </span><span class="lineNoCov">          0 : static uint8_t xive_sanitize_cppr(uint8_t cppr)</span></a>
<a name="3441"><span class="lineNum">    3441 </span>            : {</a>
<a name="3442"><span class="lineNum">    3442 </span><span class="lineNoCov">          0 :         if (cppr == 0xff || cppr == 0)</span></a>
<a name="3443"><span class="lineNum">    3443 </span>            :                 return cppr;</a>
<a name="3444"><span class="lineNum">    3444 </span>            :         else</a>
<a name="3445"><span class="lineNum">    3445 </span><span class="lineNoCov">          0 :                 return XIVE_EMULATION_PRIO;</span></a>
<a name="3446"><span class="lineNum">    3446 </span>            : }</a>
<a name="3447"><span class="lineNum">    3447 </span>            : </a>
<a name="3448"><span class="lineNum">    3448 </span>            : static inline uint8_t opal_xive_check_pending(struct xive_cpu_state *xs,</a>
<a name="3449"><span class="lineNum">    3449 </span>            :                                               uint8_t cppr)</a>
<a name="3450"><span class="lineNum">    3450 </span>            : {</a>
<a name="3451"><span class="lineNum">    3451 </span>            :         uint8_t mask = (cppr &gt; 7) ? 0xff : ~((0x100 &gt;&gt; cppr) - 1);</a>
<a name="3452"><span class="lineNum">    3452 </span>            : </a>
<a name="3453"><span class="lineNum">    3453 </span>            :         return xs-&gt;pending &amp; mask;</a>
<a name="3454"><span class="lineNum">    3454 </span>            : }</a>
<a name="3455"><span class="lineNum">    3455 </span>            : </a>
<a name="3456"><span class="lineNum">    3456 </span><span class="lineNoCov">          0 : static void opal_xive_update_cppr(struct xive_cpu_state *xs, u8 cppr)</span></a>
<a name="3457"><span class="lineNum">    3457 </span>            : {</a>
<a name="3458"><span class="lineNum">    3458 </span>            :         /* Peform the update */</a>
<a name="3459"><span class="lineNum">    3459 </span><span class="lineNoCov">          0 :         xs-&gt;cppr = cppr;</span></a>
<a name="3460"><span class="lineNum">    3460 </span><span class="lineNoCov">          0 :         out_8(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS + TM_CPPR, cppr);</span></a>
<a name="3461"><span class="lineNum">    3461 </span>            : </a>
<a name="3462"><span class="lineNum">    3462 </span>            :         /* Trigger the IPI if it's still more favored than the CPPR</a>
<a name="3463"><span class="lineNum">    3463 </span>            :          *</a>
<a name="3464"><span class="lineNum">    3464 </span>            :          * This can lead to a bunch of spurrious retriggers if the</a>
<a name="3465"><span class="lineNum">    3465 </span>            :          * IPI is queued up behind other interrupts but that's not</a>
<a name="3466"><span class="lineNum">    3466 </span>            :          * a big deal and keeps the code simpler</a>
<a name="3467"><span class="lineNum">    3467 </span>            :          */</a>
<a name="3468"><span class="lineNum">    3468 </span><span class="lineNoCov">          0 :         if (xs-&gt;mfrr &lt; cppr)</span></a>
<a name="3469"><span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                 xive_ipi_trigger(xs-&gt;xive, GIRQ_TO_IDX(xs-&gt;ipi_irq));</span></a>
<a name="3470"><span class="lineNum">    3470 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3471"><span class="lineNum">    3471 </span>            : </a>
<a name="3472"><span class="lineNum">    3472 </span><span class="lineNoCov">          0 : static int64_t opal_xive_eoi(uint32_t xirr)</span></a>
<a name="3473"><span class="lineNum">    3473 </span>            : {</a>
<a name="3474"><span class="lineNum">    3474 </span><span class="lineNoCov">          0 :         struct cpu_thread *c = this_cpu();</span></a>
<a name="3475"><span class="lineNum">    3475 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs = c-&gt;xstate;</span></a>
<a name="3476"><span class="lineNum">    3476 </span><span class="lineNoCov">          0 :         uint32_t isn = xirr &amp; 0x00ffffff;</span></a>
<a name="3477"><span class="lineNum">    3477 </span><span class="lineNoCov">          0 :         struct xive *src_x;</span></a>
<a name="3478"><span class="lineNum">    3478 </span><span class="lineNoCov">          0 :         bool special_ipi = false;</span></a>
<a name="3479"><span class="lineNum">    3479 </span><span class="lineNoCov">          0 :         uint8_t cppr;</span></a>
<a name="3480"><span class="lineNum">    3480 </span>            : </a>
<a name="3481"><span class="lineNum">    3481 </span>            :         /*</a>
<a name="3482"><span class="lineNum">    3482 </span>            :          * In exploitation mode, this is supported as a way to perform</a>
<a name="3483"><span class="lineNum">    3483 </span>            :          * an EOI via a FW calls. This can be needed to workaround HW</a>
<a name="3484"><span class="lineNum">    3484 </span>            :          * implementation bugs for example. In this case interrupts will</a>
<a name="3485"><span class="lineNum">    3485 </span>            :          * have the OPAL_XIVE_IRQ_EOI_VIA_FW flag set.</a>
<a name="3486"><span class="lineNum">    3486 </span>            :          *</a>
<a name="3487"><span class="lineNum">    3487 </span>            :          * In that mode the entire &quot;xirr&quot; argument is interpreterd as</a>
<a name="3488"><span class="lineNum">    3488 </span>            :          * a global IRQ number (including the escalation bit), ther is</a>
<a name="3489"><span class="lineNum">    3489 </span>            :          * no split between the top 8 bits for CPPR and bottom 24 for</a>
<a name="3490"><span class="lineNum">    3490 </span>            :          * the interrupt number.</a>
<a name="3491"><span class="lineNum">    3491 </span>            :          */</a>
<a name="3492"><span class="lineNum">    3492 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EMU)</span></a>
<a name="3493"><span class="lineNum">    3493 </span><span class="lineNoCov">          0 :                 return irq_source_eoi(xirr) ? OPAL_SUCCESS : OPAL_PARAMETER;</span></a>
<a name="3494"><span class="lineNum">    3494 </span>            : </a>
<a name="3495"><span class="lineNum">    3495 </span><span class="lineNoCov">          0 :         if (!xs)</span></a>
<a name="3496"><span class="lineNum">    3496 </span>            :                 return OPAL_INTERNAL_ERROR;</a>
<a name="3497"><span class="lineNum">    3497 </span>            : </a>
<a name="3498"><span class="lineNum">    3498 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;EOI xirr=%08x cur_cppr=%d\n&quot;, xirr, xs-&gt;cppr);</span></a>
<a name="3499"><span class="lineNum">    3499 </span>            : </a>
<a name="3500"><span class="lineNum">    3500 </span>            :         /* Limit supported CPPR values from OS */</a>
<a name="3501"><span class="lineNum">    3501 </span><span class="lineNoCov">          0 :         cppr = xive_sanitize_cppr(xirr &gt;&gt; 24);</span></a>
<a name="3502"><span class="lineNum">    3502 </span>            : </a>
<a name="3503"><span class="lineNum">    3503 </span><span class="lineNoCov">          0 :         lock(&amp;xs-&gt;lock);</span></a>
<a name="3504"><span class="lineNum">    3504 </span>            : </a>
<a name="3505"><span class="lineNum">    3505 </span><span class="lineNoCov">          0 :         log_add(xs, LOG_TYPE_EOI, 3, isn, xs-&gt;eqptr, xs-&gt;eqgen);</span></a>
<a name="3506"><span class="lineNum">    3506 </span>            : </a>
<a name="3507"><span class="lineNum">    3507 </span>            :         /* If this was our magic IPI, convert to IRQ number */</a>
<a name="3508"><span class="lineNum">    3508 </span><span class="lineNoCov">          0 :         if (isn == 2) {</span></a>
<a name="3509"><span class="lineNum">    3509 </span><span class="lineNoCov">          0 :                 isn = xs-&gt;ipi_irq;</span></a>
<a name="3510"><span class="lineNum">    3510 </span><span class="lineNoCov">          0 :                 special_ipi = true;</span></a>
<a name="3511"><span class="lineNum">    3511 </span><span class="lineNoCov">          0 :                 xive_cpu_vdbg(c, &quot;User EOI for IPI !\n&quot;);</span></a>
<a name="3512"><span class="lineNum">    3512 </span>            :         }</a>
<a name="3513"><span class="lineNum">    3513 </span>            : </a>
<a name="3514"><span class="lineNum">    3514 </span>            :         /* First check if we have stuff in that queue. If we do, don't bother with</a>
<a name="3515"><span class="lineNum">    3515 </span>            :          * doing an EOI on the EQ. Just mark that priority pending, we'll come</a>
<a name="3516"><span class="lineNum">    3516 </span>            :          * back later.</a>
<a name="3517"><span class="lineNum">    3517 </span>            :          *</a>
<a name="3518"><span class="lineNum">    3518 </span>            :          * If/when supporting multiple queues we would have to check them all</a>
<a name="3519"><span class="lineNum">    3519 </span>            :          * in ascending prio order up to the passed-in CPPR value (exclusive).</a>
<a name="3520"><span class="lineNum">    3520 </span>            :          */</a>
<a name="3521"><span class="lineNum">    3521 </span><span class="lineNoCov">          0 :         if (xive_read_eq(xs, true)) {</span></a>
<a name="3522"><span class="lineNum">    3522 </span><span class="lineNoCov">          0 :                 xive_cpu_vdbg(c, &quot;  isn %08x, skip, queue non empty\n&quot;, xirr);</span></a>
<a name="3523"><span class="lineNum">    3523 </span><span class="lineNoCov">          0 :                 xs-&gt;pending |= 1 &lt;&lt; XIVE_EMULATION_PRIO;</span></a>
<a name="3524"><span class="lineNum">    3524 </span>            :         }</a>
<a name="3525"><span class="lineNum">    3525 </span>            : #ifndef EQ_ALWAYS_NOTIFY</a>
<a name="3526"><span class="lineNum">    3526 </span>            :         else {</a>
<a name="3527"><span class="lineNum">    3527 </span>            :                 uint8_t eoi_val;</a>
<a name="3528"><span class="lineNum">    3528 </span>            : </a>
<a name="3529"><span class="lineNum">    3529 </span>            :                 /* Perform EQ level EOI. Only one EQ for now ...</a>
<a name="3530"><span class="lineNum">    3530 </span>            :                  *</a>
<a name="3531"><span class="lineNum">    3531 </span>            :                  * Note: We aren't doing an actual EOI. Instead we are clearing</a>
<a name="3532"><span class="lineNum">    3532 </span>            :                  * both P and Q and will re-check the queue if Q was set.</a>
<a name="3533"><span class="lineNum">    3533 </span>            :                  */</a>
<a name="3534"><span class="lineNum">    3534 </span>            :                 eoi_val = in_8(xs-&gt;eqmmio + 0xc00);</a>
<a name="3535"><span class="lineNum">    3535 </span>            :                 xive_cpu_vdbg(c, &quot;  isn %08x, eoi_val=%02x\n&quot;, xirr, eoi_val);</a>
<a name="3536"><span class="lineNum">    3536 </span>            : </a>
<a name="3537"><span class="lineNum">    3537 </span>            :                 /* Q was set ? Check EQ again after doing a sync to ensure</a>
<a name="3538"><span class="lineNum">    3538 </span>            :                  * ordering.</a>
<a name="3539"><span class="lineNum">    3539 </span>            :                  */</a>
<a name="3540"><span class="lineNum">    3540 </span>            :                 if (eoi_val &amp; 1) {</a>
<a name="3541"><span class="lineNum">    3541 </span>            :                         sync();</a>
<a name="3542"><span class="lineNum">    3542 </span>            :                         if (xive_read_eq(xs, true))</a>
<a name="3543"><span class="lineNum">    3543 </span>            :                                 xs-&gt;pending |= 1 &lt;&lt; XIVE_EMULATION_PRIO;</a>
<a name="3544"><span class="lineNum">    3544 </span>            :                 }</a>
<a name="3545"><span class="lineNum">    3545 </span>            :         }</a>
<a name="3546"><span class="lineNum">    3546 </span>            : #endif</a>
<a name="3547"><span class="lineNum">    3547 </span>            : </a>
<a name="3548"><span class="lineNum">    3548 </span>            :         /* Perform source level EOI if it's not our emulated MFRR IPI</a>
<a name="3549"><span class="lineNum">    3549 </span>            :          * otherwise EOI ourselves</a>
<a name="3550"><span class="lineNum">    3550 </span>            :          */</a>
<a name="3551"><span class="lineNum">    3551 </span><span class="lineNoCov">          0 :         src_x = xive_from_isn(isn);</span></a>
<a name="3552"><span class="lineNum">    3552 </span><span class="lineNoCov">          0 :         if (src_x) {</span></a>
<a name="3553"><span class="lineNum">    3553 </span><span class="lineNoCov">          0 :                 uint32_t idx = GIRQ_TO_IDX(isn);</span></a>
<a name="3554"><span class="lineNum">    3554 </span>            : </a>
<a name="3555"><span class="lineNum">    3555 </span>            :                 /* Is it an IPI ? */</a>
<a name="3556"><span class="lineNum">    3556 </span><span class="lineNoCov">          0 :                 if (special_ipi) {</span></a>
<a name="3557"><span class="lineNum">    3557 </span><span class="lineNoCov">          0 :                         xive_ipi_eoi(src_x, idx);</span></a>
<a name="3558"><span class="lineNum">    3558 </span>            :                 } else {</a>
<a name="3559"><span class="lineNum">    3559 </span>            :                         /* Otherwise go through the source mechanism */</a>
<a name="3560"><span class="lineNum">    3560 </span><span class="lineNoCov">          0 :                         xive_vdbg(src_x, &quot;EOI of IDX %x in EXT range\n&quot;, idx);</span></a>
<a name="3561"><span class="lineNum">    3561 </span><span class="lineNoCov">          0 :                         irq_source_eoi(isn);</span></a>
<a name="3562"><span class="lineNum">    3562 </span>            :                 }</a>
<a name="3563"><span class="lineNum">    3563 </span>            :         } else {</a>
<a name="3564"><span class="lineNum">    3564 </span><span class="lineNoCov">          0 :                 xive_cpu_err(c, &quot;  EOI unknown ISN %08x\n&quot;, isn);</span></a>
<a name="3565"><span class="lineNum">    3565 </span>            :         }</a>
<a name="3566"><span class="lineNum">    3566 </span>            : </a>
<a name="3567"><span class="lineNum">    3567 </span>            :         /* Finally restore CPPR */</a>
<a name="3568"><span class="lineNum">    3568 </span><span class="lineNoCov">          0 :         opal_xive_update_cppr(xs, cppr);</span></a>
<a name="3569"><span class="lineNum">    3569 </span>            : </a>
<a name="3570"><span class="lineNum">    3570 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;  pending=0x%x cppr=%d\n&quot;, xs-&gt;pending, cppr);</span></a>
<a name="3571"><span class="lineNum">    3571 </span>            : </a>
<a name="3572"><span class="lineNum">    3572 </span><span class="lineNoCov">          0 :         unlock(&amp;xs-&gt;lock);</span></a>
<a name="3573"><span class="lineNum">    3573 </span>            : </a>
<a name="3574"><span class="lineNum">    3574 </span>            :         /* Return whether something is pending that is suitable for</a>
<a name="3575"><span class="lineNum">    3575 </span>            :          * delivery considering the new CPPR value. This can be done</a>
<a name="3576"><span class="lineNum">    3576 </span>            :          * without lock as these fields are per-cpu.</a>
<a name="3577"><span class="lineNum">    3577 </span>            :          */</a>
<a name="3578"><span class="lineNum">    3578 </span><span class="lineNoCov">          0 :         return opal_xive_check_pending(xs, cppr) ? 1 : 0;</span></a>
<a name="3579"><span class="lineNum">    3579 </span>            : }</a>
<a name="3580"><span class="lineNum">    3580 </span>            : </a>
<a name="3581"><span class="lineNum">    3581 </span>            : #ifdef XIVE_CHECK_MISROUTED_IPI</a>
<a name="3582"><span class="lineNum">    3582 </span>            : static void xive_dump_eq(uint32_t eq_blk, uint32_t eq_idx)</a>
<a name="3583"><span class="lineNum">    3583 </span>            : {</a>
<a name="3584"><span class="lineNum">    3584 </span>            :         struct cpu_thread *me = this_cpu();</a>
<a name="3585"><span class="lineNum">    3585 </span>            :         struct xive *x;</a>
<a name="3586"><span class="lineNum">    3586 </span>            :         struct xive_eq *eq;</a>
<a name="3587"><span class="lineNum">    3587 </span>            : </a>
<a name="3588"><span class="lineNum">    3588 </span>            :         x = xive_from_vc_blk(eq_blk);</a>
<a name="3589"><span class="lineNum">    3589 </span>            :         if (!x)</a>
<a name="3590"><span class="lineNum">    3590 </span>            :                 return;</a>
<a name="3591"><span class="lineNum">    3591 </span>            :         eq = xive_get_eq(x, eq_idx);</a>
<a name="3592"><span class="lineNum">    3592 </span>            :         if (!eq)</a>
<a name="3593"><span class="lineNum">    3593 </span>            :                 return;</a>
<a name="3594"><span class="lineNum">    3594 </span>            :         xive_cpu_err(me, &quot;EQ: %08x %08x %08x %08x (@%p)\n&quot;,</a>
<a name="3595"><span class="lineNum">    3595 </span>            :                      eq-&gt;w0, eq-&gt;w1, eq-&gt;w2, eq-&gt;w3, eq);</a>
<a name="3596"><span class="lineNum">    3596 </span>            :         xive_cpu_err(me, &quot;    %08x %08x %08x %08x\n&quot;,</a>
<a name="3597"><span class="lineNum">    3597 </span>            :                      eq-&gt;w4, eq-&gt;w5, eq-&gt;w6, eq-&gt;w7);</a>
<a name="3598"><span class="lineNum">    3598 </span>            : }</a>
<a name="3599"><span class="lineNum">    3599 </span>            : static int64_t __opal_xive_dump_emu(struct xive_cpu_state *xs, uint32_t pir);</a>
<a name="3600"><span class="lineNum">    3600 </span>            : </a>
<a name="3601"><span class="lineNum">    3601 </span>            : static bool check_misrouted_ipi(struct cpu_thread *me, uint32_t irq)</a>
<a name="3602"><span class="lineNum">    3602 </span>            : {</a>
<a name="3603"><span class="lineNum">    3603 </span>            :         struct cpu_thread *c;</a>
<a name="3604"><span class="lineNum">    3604 </span>            : </a>
<a name="3605"><span class="lineNum">    3605 </span>            :         for_each_present_cpu(c) {</a>
<a name="3606"><span class="lineNum">    3606 </span>            :                 struct xive_cpu_state *xs = c-&gt;xstate;</a>
<a name="3607"><span class="lineNum">    3607 </span>            :                 struct xive_ive *ive;</a>
<a name="3608"><span class="lineNum">    3608 </span>            :                 uint32_t ipi_target, i, eq_blk, eq_idx;</a>
<a name="3609"><span class="lineNum">    3609 </span>            :                 struct proc_chip *chip;</a>
<a name="3610"><span class="lineNum">    3610 </span>            :                 struct xive *x;</a>
<a name="3611"><span class="lineNum">    3611 </span>            : </a>
<a name="3612"><span class="lineNum">    3612 </span>            :                 if (!xs)</a>
<a name="3613"><span class="lineNum">    3613 </span>            :                         continue;</a>
<a name="3614"><span class="lineNum">    3614 </span>            :                 if (irq == xs-&gt;ipi_irq) {</a>
<a name="3615"><span class="lineNum">    3615 </span>            :                         xive_cpu_err(me, &quot;misrouted IPI 0x%x, should&quot;</a>
<a name="3616"><span class="lineNum">    3616 </span>            :                                      &quot; be aimed at CPU 0x%x\n&quot;,</a>
<a name="3617"><span class="lineNum">    3617 </span>            :                                      irq, c-&gt;pir);</a>
<a name="3618"><span class="lineNum">    3618 </span>            :                         xive_cpu_err(me, &quot; my eq_page=%p eqbuff=%p eq=0x%x/%x\n&quot;,</a>
<a name="3619"><span class="lineNum">    3619 </span>            :                                      me-&gt;xstate-&gt;eq_page, me-&gt;xstate-&gt;eqbuf,</a>
<a name="3620"><span class="lineNum">    3620 </span>            :                                      me-&gt;xstate-&gt;eq_blk, me-&gt;xstate-&gt;eq_idx + XIVE_EMULATION_PRIO);</a>
<a name="3621"><span class="lineNum">    3621 </span>            :                         xive_cpu_err(me, &quot;tgt eq_page=%p eqbuff=%p eq=0x%x/%x\n&quot;,</a>
<a name="3622"><span class="lineNum">    3622 </span>            :                                      c-&gt;xstate-&gt;eq_page, c-&gt;xstate-&gt;eqbuf,</a>
<a name="3623"><span class="lineNum">    3623 </span>            :                                      c-&gt;xstate-&gt;eq_blk, c-&gt;xstate-&gt;eq_idx + XIVE_EMULATION_PRIO);</a>
<a name="3624"><span class="lineNum">    3624 </span>            :                         __opal_xive_dump_emu(me-&gt;xstate, me-&gt;pir);</a>
<a name="3625"><span class="lineNum">    3625 </span>            :                         __opal_xive_dump_emu(c-&gt;xstate, c-&gt;pir);</a>
<a name="3626"><span class="lineNum">    3626 </span>            :                         if (xive_get_irq_targetting(xs-&gt;ipi_irq, &amp;ipi_target, NULL, NULL))</a>
<a name="3627"><span class="lineNum">    3627 </span>            :                                 xive_cpu_err(me, &quot;target=%08x\n&quot;, ipi_target);</a>
<a name="3628"><span class="lineNum">    3628 </span>            :                         else</a>
<a name="3629"><span class="lineNum">    3629 </span>            :                                 xive_cpu_err(me, &quot;target=???\n&quot;);</a>
<a name="3630"><span class="lineNum">    3630 </span>            :                                 /* Find XIVE on which the IVE resides */</a>
<a name="3631"><span class="lineNum">    3631 </span>            :                         x = xive_from_isn(irq);</a>
<a name="3632"><span class="lineNum">    3632 </span>            :                         if (!x) {</a>
<a name="3633"><span class="lineNum">    3633 </span>            :                                 xive_cpu_err(me, &quot;no xive attached\n&quot;);</a>
<a name="3634"><span class="lineNum">    3634 </span>            :                                 return true;</a>
<a name="3635"><span class="lineNum">    3635 </span>            :                         }</a>
<a name="3636"><span class="lineNum">    3636 </span>            :                         ive = xive_get_ive(x, irq);</a>
<a name="3637"><span class="lineNum">    3637 </span>            :                         if (!ive) {</a>
<a name="3638"><span class="lineNum">    3638 </span>            :                                 xive_cpu_err(me, &quot;no ive attached\n&quot;);</a>
<a name="3639"><span class="lineNum">    3639 </span>            :                                 return true;</a>
<a name="3640"><span class="lineNum">    3640 </span>            :                         }</a>
<a name="3641"><span class="lineNum">    3641 </span>            :                         xive_cpu_err(me, &quot;ive=%016llx\n&quot;, ive-&gt;w);</a>
<a name="3642"><span class="lineNum">    3642 </span>            :                         for_each_chip(chip) {</a>
<a name="3643"><span class="lineNum">    3643 </span>            :                                 x = chip-&gt;xive;</a>
<a name="3644"><span class="lineNum">    3644 </span>            :                                 if (!x)</a>
<a name="3645"><span class="lineNum">    3645 </span>            :                                         continue;</a>
<a name="3646"><span class="lineNum">    3646 </span>            :                                 ive = x-&gt;ivt_base;</a>
<a name="3647"><span class="lineNum">    3647 </span>            :                                 for (i = 0; i &lt; MAX_INT_ENTRIES; i++) {</a>
<a name="3648"><span class="lineNum">    3648 </span>            :                                         if ((ive[i].w &amp; IVE_EQ_DATA) == irq) {</a>
<a name="3649"><span class="lineNum">    3649 </span>            :                                                 eq_blk = GETFIELD(IVE_EQ_BLOCK, ive[i].w);</a>
<a name="3650"><span class="lineNum">    3650 </span>            :                                                 eq_idx = GETFIELD(IVE_EQ_INDEX, ive[i].w);</a>
<a name="3651"><span class="lineNum">    3651 </span>            :                                                 xive_cpu_err(me, &quot;Found source: 0x%x ive=%016llx\n&quot;</a>
<a name="3652"><span class="lineNum">    3652 </span>            :                                                              &quot; eq 0x%x/%x&quot;,</a>
<a name="3653"><span class="lineNum">    3653 </span>            :                                                              BLKIDX_TO_GIRQ(x-&gt;block_id, i),</a>
<a name="3654"><span class="lineNum">    3654 </span>            :                                                              ive[i].w, eq_blk, eq_idx);</a>
<a name="3655"><span class="lineNum">    3655 </span>            :                                                 xive_dump_eq(eq_blk, eq_idx);</a>
<a name="3656"><span class="lineNum">    3656 </span>            :                                         }</a>
<a name="3657"><span class="lineNum">    3657 </span>            :                                 }</a>
<a name="3658"><span class="lineNum">    3658 </span>            :                         }</a>
<a name="3659"><span class="lineNum">    3659 </span>            :                         return true;</a>
<a name="3660"><span class="lineNum">    3660 </span>            :                 }</a>
<a name="3661"><span class="lineNum">    3661 </span>            :         }</a>
<a name="3662"><span class="lineNum">    3662 </span>            :         return false;</a>
<a name="3663"><span class="lineNum">    3663 </span>            : }</a>
<a name="3664"><span class="lineNum">    3664 </span>            : #else</a>
<a name="3665"><span class="lineNum">    3665 </span><span class="lineNoCov">          0 : static inline bool check_misrouted_ipi(struct cpu_thread  *c __unused,</span></a>
<a name="3666"><span class="lineNum">    3666 </span>            :                                        uint32_t irq __unused)</a>
<a name="3667"><span class="lineNum">    3667 </span>            : {</a>
<a name="3668"><span class="lineNum">    3668 </span><span class="lineNoCov">          0 :         return false;</span></a>
<a name="3669"><span class="lineNum">    3669 </span>            : }</a>
<a name="3670"><span class="lineNum">    3670 </span>            : #endif</a>
<a name="3671"><span class="lineNum">    3671 </span>            : </a>
<a name="3672"><span class="lineNum">    3672 </span><span class="lineNoCov">          0 : static int64_t opal_xive_get_xirr(uint32_t *out_xirr, bool just_poll)</span></a>
<a name="3673"><span class="lineNum">    3673 </span>            : {</a>
<a name="3674"><span class="lineNum">    3674 </span><span class="lineNoCov">          0 :         struct cpu_thread *c = this_cpu();</span></a>
<a name="3675"><span class="lineNum">    3675 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs = c-&gt;xstate;</span></a>
<a name="3676"><span class="lineNum">    3676 </span><span class="lineNoCov">          0 :         uint16_t ack;</span></a>
<a name="3677"><span class="lineNum">    3677 </span><span class="lineNoCov">          0 :         uint8_t active, old_cppr;</span></a>
<a name="3678"><span class="lineNum">    3678 </span>            : </a>
<a name="3679"><span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EMU)</span></a>
<a name="3680"><span class="lineNum">    3680 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="3681"><span class="lineNum">    3681 </span><span class="lineNoCov">          0 :         if (!xs)</span></a>
<a name="3682"><span class="lineNum">    3682 </span>            :                 return OPAL_INTERNAL_ERROR;</a>
<a name="3683"><span class="lineNum">    3683 </span><span class="lineNoCov">          0 :         if (!out_xirr)</span></a>
<a name="3684"><span class="lineNum">    3684 </span>            :                 return OPAL_PARAMETER;</a>
<a name="3685"><span class="lineNum">    3685 </span>            : </a>
<a name="3686"><span class="lineNum">    3686 </span><span class="lineNoCov">          0 :         *out_xirr = 0;</span></a>
<a name="3687"><span class="lineNum">    3687 </span>            : </a>
<a name="3688"><span class="lineNum">    3688 </span><span class="lineNoCov">          0 :         lock(&amp;xs-&gt;lock);</span></a>
<a name="3689"><span class="lineNum">    3689 </span>            : </a>
<a name="3690"><span class="lineNum">    3690 </span>            :         /*</a>
<a name="3691"><span class="lineNum">    3691 </span>            :          * Due to the need to fetch multiple interrupts from the EQ, we</a>
<a name="3692"><span class="lineNum">    3692 </span>            :          * need to play some tricks.</a>
<a name="3693"><span class="lineNum">    3693 </span>            :          *</a>
<a name="3694"><span class="lineNum">    3694 </span>            :          * The &quot;pending&quot; byte in &quot;xs&quot; keeps track of the priorities that</a>
<a name="3695"><span class="lineNum">    3695 </span>            :          * are known to have stuff to read (currently we only use one).</a>
<a name="3696"><span class="lineNum">    3696 </span>            :          *</a>
<a name="3697"><span class="lineNum">    3697 </span>            :          * It is set in EOI and cleared when consumed here. We don't bother</a>
<a name="3698"><span class="lineNum">    3698 </span>            :          * looking ahead here, EOI will do it.</a>
<a name="3699"><span class="lineNum">    3699 </span>            :          *</a>
<a name="3700"><span class="lineNum">    3700 </span>            :          * We do need to still do an ACK every time in case a higher prio</a>
<a name="3701"><span class="lineNum">    3701 </span>            :          * exception occurred (though we don't do prio yet... right ? still</a>
<a name="3702"><span class="lineNum">    3702 </span>            :          * let's get the basic design right !).</a>
<a name="3703"><span class="lineNum">    3703 </span>            :          *</a>
<a name="3704"><span class="lineNum">    3704 </span>            :          * Note that if we haven't found anything via ack, but did find</a>
<a name="3705"><span class="lineNum">    3705 </span>            :          * something in the queue, we must also raise CPPR back.</a>
<a name="3706"><span class="lineNum">    3706 </span>            :          */</a>
<a name="3707"><span class="lineNum">    3707 </span>            : </a>
<a name="3708"><span class="lineNum">    3708 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;get_xirr W01=%016llx W2=%08x\n&quot;,</span></a>
<a name="3709"><span class="lineNum">    3709 </span>            :                       __in_be64(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS),</a>
<a name="3710"><span class="lineNum">    3710 </span>            :                       __in_be32(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS + 8));</a>
<a name="3711"><span class="lineNum">    3711 </span>            : </a>
<a name="3712"><span class="lineNum">    3712 </span>            :         /* Perform the HV Ack cycle */</a>
<a name="3713"><span class="lineNum">    3713 </span><span class="lineNoCov">          0 :         if (just_poll)</span></a>
<a name="3714"><span class="lineNum">    3714 </span><span class="lineNoCov">          0 :                 ack = __in_be64(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS) &gt;&gt; 48;</span></a>
<a name="3715"><span class="lineNum">    3715 </span>            :         else</a>
<a name="3716"><span class="lineNum">    3716 </span><span class="lineNoCov">          0 :                 ack = __in_be16(xs-&gt;tm_ring1 + TM_SPC_ACK_HV_REG);</span></a>
<a name="3717"><span class="lineNum">    3717 </span><span class="lineNoCov">          0 :         sync();</span></a>
<a name="3718"><span class="lineNum">    3718 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;get_xirr,%s=%04x\n&quot;, just_poll ? &quot;POLL&quot; : &quot;ACK&quot;, ack);</span></a>
<a name="3719"><span class="lineNum">    3719 </span>            : </a>
<a name="3720"><span class="lineNum">    3720 </span>            :         /* Capture the old CPPR which we will return with the interrupt */</a>
<a name="3721"><span class="lineNum">    3721 </span><span class="lineNoCov">          0 :         old_cppr = xs-&gt;cppr;</span></a>
<a name="3722"><span class="lineNum">    3722 </span>            : </a>
<a name="3723"><span class="lineNum">    3723 </span><span class="lineNoCov">          0 :         switch(GETFIELD(TM_QW3_NSR_HE, (ack &gt;&gt; 8))) {</span></a>
<a name="3724"><span class="lineNum">    3724 </span>            :         case TM_QW3_NSR_HE_NONE:</a>
<a name="3725"><span class="lineNum">    3725 </span>            :                 break;</a>
<a name="3726"><span class="lineNum">    3726 </span>            :         case TM_QW3_NSR_HE_POOL:</a>
<a name="3727"><span class="lineNum">    3727 </span>            :                 break;</a>
<a name="3728"><span class="lineNum">    3728 </span><span class="lineNoCov">          0 :         case TM_QW3_NSR_HE_PHYS:</span></a>
<a name="3729"><span class="lineNum">    3729 </span>            :                 /* Mark pending and keep track of the CPPR update */</a>
<a name="3730"><span class="lineNum">    3730 </span><span class="lineNoCov">          0 :                 if (!just_poll &amp;&amp; (ack &amp; 0xff) != 0xff) {</span></a>
<a name="3731"><span class="lineNum">    3731 </span><span class="lineNoCov">          0 :                         xs-&gt;cppr = ack &amp; 0xff;</span></a>
<a name="3732"><span class="lineNum">    3732 </span><span class="lineNoCov">          0 :                         xs-&gt;pending |= 1 &lt;&lt; xs-&gt;cppr;</span></a>
<a name="3733"><span class="lineNum">    3733 </span>            :                 }</a>
<a name="3734"><span class="lineNum">    3734 </span>            :                 break;</a>
<a name="3735"><span class="lineNum">    3735 </span>            :         case TM_QW3_NSR_HE_LSI:</a>
<a name="3736"><span class="lineNum">    3736 </span>            :                 break;</a>
<a name="3737"><span class="lineNum">    3737 </span>            :         }</a>
<a name="3738"><span class="lineNum">    3738 </span>            : </a>
<a name="3739"><span class="lineNum">    3739 </span>            :         /* Calculate &quot;active&quot; lines as being the pending interrupts</a>
<a name="3740"><span class="lineNum">    3740 </span>            :          * masked by the &quot;old&quot; CPPR</a>
<a name="3741"><span class="lineNum">    3741 </span>            :          */</a>
<a name="3742"><span class="lineNum">    3742 </span><span class="lineNoCov">          0 :         active = opal_xive_check_pending(xs, old_cppr);</span></a>
<a name="3743"><span class="lineNum">    3743 </span>            : </a>
<a name="3744"><span class="lineNum">    3744 </span><span class="lineNoCov">          0 :         log_add(xs, LOG_TYPE_XIRR, 6, old_cppr, xs-&gt;cppr, xs-&gt;pending, active,</span></a>
<a name="3745"><span class="lineNum">    3745 </span>            :                 xs-&gt;eqptr, xs-&gt;eqgen);</a>
<a name="3746"><span class="lineNum">    3746 </span>            : </a>
<a name="3747"><span class="lineNum">    3747 </span>            : #ifdef XIVE_PERCPU_LOG</a>
<a name="3748"><span class="lineNum">    3748 </span>            :         {</a>
<a name="3749"><span class="lineNum">    3749 </span>            :                 struct xive_eq *eq;</a>
<a name="3750"><span class="lineNum">    3750 </span>            :                 lock(&amp;xs-&gt;xive-&gt;lock);</a>
<a name="3751"><span class="lineNum">    3751 </span>            :                 __xive_cache_scrub(xs-&gt;xive, xive_cache_eqc, xs-&gt;eq_blk,</a>
<a name="3752"><span class="lineNum">    3752 </span>            :                                    xs-&gt;eq_idx + XIVE_EMULATION_PRIO,</a>
<a name="3753"><span class="lineNum">    3753 </span>            :                                    false, false);</a>
<a name="3754"><span class="lineNum">    3754 </span>            :                 unlock(&amp;xs-&gt;xive-&gt;lock);</a>
<a name="3755"><span class="lineNum">    3755 </span>            :                 eq = xive_get_eq(xs-&gt;xive, xs-&gt;eq_idx + XIVE_EMULATION_PRIO);</a>
<a name="3756"><span class="lineNum">    3756 </span>            :                 log_add(xs, LOG_TYPE_EQD, 2, eq-&gt;w0, eq-&gt;w1);</a>
<a name="3757"><span class="lineNum">    3757 </span>            :         }</a>
<a name="3758"><span class="lineNum">    3758 </span>            : #endif /* XIVE_PERCPU_LOG */</a>
<a name="3759"><span class="lineNum">    3759 </span>            : </a>
<a name="3760"><span class="lineNum">    3760 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;  cppr=%d-&gt;%d pending=0x%x active=%x\n&quot;,</span></a>
<a name="3761"><span class="lineNum">    3761 </span>            :                       old_cppr, xs-&gt;cppr, xs-&gt;pending, active);</a>
<a name="3762"><span class="lineNum">    3762 </span><span class="lineNoCov">          0 :         if (active) {</span></a>
<a name="3763"><span class="lineNum">    3763 </span>            :                 /* Find highest pending */</a>
<a name="3764"><span class="lineNum">    3764 </span><span class="lineNoCov">          0 :                 uint8_t prio = ffs(active) - 1;</span></a>
<a name="3765"><span class="lineNum">    3765 </span><span class="lineNoCov">          0 :                 uint32_t val;</span></a>
<a name="3766"><span class="lineNum">    3766 </span>            : </a>
<a name="3767"><span class="lineNum">    3767 </span>            :                 /* XXX Use &quot;p&quot; to select queue */</a>
<a name="3768"><span class="lineNum">    3768 </span><span class="lineNoCov">          0 :                 val = xive_read_eq(xs, just_poll);</span></a>
<a name="3769"><span class="lineNum">    3769 </span>            : </a>
<a name="3770"><span class="lineNum">    3770 </span><span class="lineNoCov">          0 :                 if (val &amp;&amp; val &lt; XIVE_INT_SAFETY_GAP)</span></a>
<a name="3771"><span class="lineNum">    3771 </span><span class="lineNoCov">          0 :                         xive_cpu_err(c, &quot;Bogus interrupt 0x%x received !\n&quot;, val);</span></a>
<a name="3772"><span class="lineNum">    3772 </span>            : </a>
<a name="3773"><span class="lineNum">    3773 </span>            :                 /* Convert to magic IPI if needed */</a>
<a name="3774"><span class="lineNum">    3774 </span><span class="lineNoCov">          0 :                 if (val == xs-&gt;ipi_irq)</span></a>
<a name="3775"><span class="lineNum">    3775 </span><span class="lineNoCov">          0 :                         val = 2;</span></a>
<a name="3776"><span class="lineNum">    3776 </span><span class="lineNoCov">          0 :                 if (check_misrouted_ipi(c, val))</span></a>
<a name="3777"><span class="lineNum">    3777 </span>            :                         val = 2;</a>
<a name="3778"><span class="lineNum">    3778 </span>            : </a>
<a name="3779"><span class="lineNum">    3779 </span><span class="lineNoCov">          0 :                 *out_xirr = (old_cppr &lt;&lt; 24) | val;</span></a>
<a name="3780"><span class="lineNum">    3780 </span>            : </a>
<a name="3781"><span class="lineNum">    3781 </span>            :                 /* If we are polling, that's it */</a>
<a name="3782"><span class="lineNum">    3782 </span><span class="lineNoCov">          0 :                 if (just_poll)</span></a>
<a name="3783"><span class="lineNum">    3783 </span><span class="lineNoCov">          0 :                         goto skip;</span></a>
<a name="3784"><span class="lineNum">    3784 </span>            : </a>
<a name="3785"><span class="lineNum">    3785 </span>            :                 /* Clear the pending bit. EOI will set it again if needed. We</a>
<a name="3786"><span class="lineNum">    3786 </span>            :                  * could check the queue but that's not really critical here.</a>
<a name="3787"><span class="lineNum">    3787 </span>            :                  */</a>
<a name="3788"><span class="lineNum">    3788 </span><span class="lineNoCov">          0 :                 xs-&gt;pending &amp;= ~(1 &lt;&lt; prio);</span></a>
<a name="3789"><span class="lineNum">    3789 </span>            : </a>
<a name="3790"><span class="lineNum">    3790 </span>            :                 /* Spurrious IPB bit, nothing to fetch, bring CPPR back */</a>
<a name="3791"><span class="lineNum">    3791 </span><span class="lineNoCov">          0 :                 if (!val)</span></a>
<a name="3792"><span class="lineNum">    3792 </span><span class="lineNoCov">          0 :                         prio = old_cppr;</span></a>
<a name="3793"><span class="lineNum">    3793 </span>            : </a>
<a name="3794"><span class="lineNum">    3794 </span>            :                 /* We could have fetched a pending interrupt left over</a>
<a name="3795"><span class="lineNum">    3795 </span>            :                  * by a previous EOI, so the CPPR might need adjusting</a>
<a name="3796"><span class="lineNum">    3796 </span>            :                  * Also if we had a spurrious one as well.</a>
<a name="3797"><span class="lineNum">    3797 </span>            :                  */</a>
<a name="3798"><span class="lineNum">    3798 </span><span class="lineNoCov">          0 :                 if (xs-&gt;cppr != prio) {</span></a>
<a name="3799"><span class="lineNum">    3799 </span><span class="lineNoCov">          0 :                         xs-&gt;cppr = prio;</span></a>
<a name="3800"><span class="lineNum">    3800 </span><span class="lineNoCov">          0 :                         out_8(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS + TM_CPPR, prio);</span></a>
<a name="3801"><span class="lineNum">    3801 </span>            :                         xive_cpu_vdbg(c, &quot;  adjusted CPPR to %d\n&quot;, prio);</a>
<a name="3802"><span class="lineNum">    3802 </span>            :                 }</a>
<a name="3803"><span class="lineNum">    3803 </span>            : </a>
<a name="3804"><span class="lineNum">    3804 </span>            :                 if (val)</a>
<a name="3805"><span class="lineNum">    3805 </span>            :                         xive_cpu_vdbg(c, &quot;  found irq, prio=%d\n&quot;, prio);</a>
<a name="3806"><span class="lineNum">    3806 </span>            : </a>
<a name="3807"><span class="lineNum">    3807 </span>            :         } else {</a>
<a name="3808"><span class="lineNum">    3808 </span>            :                 /* Nothing was active, this is a fluke, restore CPPR */</a>
<a name="3809"><span class="lineNum">    3809 </span><span class="lineNoCov">          0 :                 opal_xive_update_cppr(xs, old_cppr);</span></a>
<a name="3810"><span class="lineNum">    3810 </span><span class="lineNoCov">          0 :                 xive_cpu_vdbg(c, &quot;  nothing active, restored CPPR to %d\n&quot;,</span></a>
<a name="3811"><span class="lineNum">    3811 </span>            :                               old_cppr);</a>
<a name="3812"><span class="lineNum">    3812 </span>            :         }</a>
<a name="3813"><span class="lineNum">    3813 </span><span class="lineNoCov">          0 :  skip:</span></a>
<a name="3814"><span class="lineNum">    3814 </span>            : </a>
<a name="3815"><span class="lineNum">    3815 </span><span class="lineNoCov">          0 :         log_add(xs, LOG_TYPE_XIRR2, 5, xs-&gt;cppr, xs-&gt;pending,</span></a>
<a name="3816"><span class="lineNum">    3816 </span>            :                 *out_xirr, xs-&gt;eqptr, xs-&gt;eqgen);</a>
<a name="3817"><span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;  returning XIRR=%08x, pending=0x%x\n&quot;,</span></a>
<a name="3818"><span class="lineNum">    3818 </span>            :                       *out_xirr, xs-&gt;pending);</a>
<a name="3819"><span class="lineNum">    3819 </span>            : </a>
<a name="3820"><span class="lineNum">    3820 </span><span class="lineNoCov">          0 :         unlock(&amp;xs-&gt;lock);</span></a>
<a name="3821"><span class="lineNum">    3821 </span>            : </a>
<a name="3822"><span class="lineNum">    3822 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="3823"><span class="lineNum">    3823 </span>            : }</a>
<a name="3824"><span class="lineNum">    3824 </span>            : </a>
<a name="3825"><span class="lineNum">    3825 </span><span class="lineNoCov">          0 : static int64_t opal_xive_set_cppr(uint8_t cppr)</span></a>
<a name="3826"><span class="lineNum">    3826 </span>            : {</a>
<a name="3827"><span class="lineNum">    3827 </span><span class="lineNoCov">          0 :         struct cpu_thread *c = this_cpu();</span></a>
<a name="3828"><span class="lineNum">    3828 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs = c-&gt;xstate;</span></a>
<a name="3829"><span class="lineNum">    3829 </span>            : </a>
<a name="3830"><span class="lineNum">    3830 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EMU)</span></a>
<a name="3831"><span class="lineNum">    3831 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="3832"><span class="lineNum">    3832 </span>            : </a>
<a name="3833"><span class="lineNum">    3833 </span>            :         /* Limit supported CPPR values */</a>
<a name="3834"><span class="lineNum">    3834 </span><span class="lineNoCov">          0 :         cppr = xive_sanitize_cppr(cppr);</span></a>
<a name="3835"><span class="lineNum">    3835 </span>            : </a>
<a name="3836"><span class="lineNum">    3836 </span><span class="lineNoCov">          0 :         if (!xs)</span></a>
<a name="3837"><span class="lineNum">    3837 </span>            :                 return OPAL_INTERNAL_ERROR;</a>
<a name="3838"><span class="lineNum">    3838 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;CPPR setting to %d\n&quot;, cppr);</span></a>
<a name="3839"><span class="lineNum">    3839 </span>            : </a>
<a name="3840"><span class="lineNum">    3840 </span><span class="lineNoCov">          0 :         lock(&amp;xs-&gt;lock);</span></a>
<a name="3841"><span class="lineNum">    3841 </span><span class="lineNoCov">          0 :         opal_xive_update_cppr(xs, cppr);</span></a>
<a name="3842"><span class="lineNum">    3842 </span><span class="lineNoCov">          0 :         unlock(&amp;xs-&gt;lock);</span></a>
<a name="3843"><span class="lineNum">    3843 </span>            : </a>
<a name="3844"><span class="lineNum">    3844 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="3845"><span class="lineNum">    3845 </span>            : }</a>
<a name="3846"><span class="lineNum">    3846 </span>            : </a>
<a name="3847"><span class="lineNum">    3847 </span><span class="lineNoCov">          0 : static int64_t opal_xive_set_mfrr(uint32_t cpu, uint8_t mfrr)</span></a>
<a name="3848"><span class="lineNum">    3848 </span>            : {</a>
<a name="3849"><span class="lineNum">    3849 </span><span class="lineNoCov">          0 :         struct cpu_thread *c = find_cpu_by_server(cpu);</span></a>
<a name="3850"><span class="lineNum">    3850 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs;</span></a>
<a name="3851"><span class="lineNum">    3851 </span><span class="lineNoCov">          0 :         uint8_t old_mfrr;</span></a>
<a name="3852"><span class="lineNum">    3852 </span>            : </a>
<a name="3853"><span class="lineNum">    3853 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EMU)</span></a>
<a name="3854"><span class="lineNum">    3854 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="3855"><span class="lineNum">    3855 </span><span class="lineNoCov">          0 :         if (!c)</span></a>
<a name="3856"><span class="lineNum">    3856 </span>            :                 return OPAL_PARAMETER;</a>
<a name="3857"><span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         xs = c-&gt;xstate;</span></a>
<a name="3858"><span class="lineNum">    3858 </span><span class="lineNoCov">          0 :         if (!xs)</span></a>
<a name="3859"><span class="lineNum">    3859 </span>            :                 return OPAL_INTERNAL_ERROR;</a>
<a name="3860"><span class="lineNum">    3860 </span>            : </a>
<a name="3861"><span class="lineNum">    3861 </span><span class="lineNoCov">          0 :         lock(&amp;xs-&gt;lock);</span></a>
<a name="3862"><span class="lineNum">    3862 </span><span class="lineNoCov">          0 :         old_mfrr = xs-&gt;mfrr;</span></a>
<a name="3863"><span class="lineNum">    3863 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;  Setting MFRR to %x, old is %x\n&quot;, mfrr, old_mfrr);</span></a>
<a name="3864"><span class="lineNum">    3864 </span><span class="lineNoCov">          0 :         xs-&gt;mfrr = mfrr;</span></a>
<a name="3865"><span class="lineNum">    3865 </span><span class="lineNoCov">          0 :         if (old_mfrr &gt; mfrr &amp;&amp; mfrr &lt; xs-&gt;cppr)</span></a>
<a name="3866"><span class="lineNum">    3866 </span><span class="lineNoCov">          0 :                 xive_ipi_trigger(xs-&gt;xive, GIRQ_TO_IDX(xs-&gt;ipi_irq));</span></a>
<a name="3867"><span class="lineNum">    3867 </span><span class="lineNoCov">          0 :         unlock(&amp;xs-&gt;lock);</span></a>
<a name="3868"><span class="lineNum">    3868 </span>            : </a>
<a name="3869"><span class="lineNum">    3869 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="3870"><span class="lineNum">    3870 </span>            : }</a>
<a name="3871"><span class="lineNum">    3871 </span>            : </a>
<a name="3872"><span class="lineNum">    3872 </span><span class="lineNoCov">          0 : static uint64_t xive_convert_irq_flags(uint64_t iflags)</span></a>
<a name="3873"><span class="lineNum">    3873 </span>            : {</a>
<a name="3874"><span class="lineNum">    3874 </span><span class="lineNoCov">          0 :         uint64_t oflags = 0;</span></a>
<a name="3875"><span class="lineNum">    3875 </span>            : </a>
<a name="3876"><span class="lineNum">    3876 </span><span class="lineNoCov">          0 :         if (iflags &amp; XIVE_SRC_STORE_EOI)</span></a>
<a name="3877"><span class="lineNum">    3877 </span><span class="lineNoCov">          0 :                 oflags |= OPAL_XIVE_IRQ_STORE_EOI;</span></a>
<a name="3878"><span class="lineNum">    3878 </span>            : </a>
<a name="3879"><span class="lineNum">    3879 </span>            :         /* OPAL_XIVE_IRQ_TRIGGER_PAGE is only meant to be set if</a>
<a name="3880"><span class="lineNum">    3880 </span>            :          * the interrupt has a *separate* trigger page.</a>
<a name="3881"><span class="lineNum">    3881 </span>            :          */</a>
<a name="3882"><span class="lineNum">    3882 </span><span class="lineNoCov">          0 :         if ((iflags &amp; XIVE_SRC_EOI_PAGE1) &amp;&amp;</span></a>
<a name="3883"><span class="lineNum">    3883 </span>            :             (iflags &amp; XIVE_SRC_TRIGGER_PAGE))</a>
<a name="3884"><span class="lineNum">    3884 </span><span class="lineNoCov">          0 :                 oflags |= OPAL_XIVE_IRQ_TRIGGER_PAGE;</span></a>
<a name="3885"><span class="lineNum">    3885 </span>            : </a>
<a name="3886"><span class="lineNum">    3886 </span><span class="lineNoCov">          0 :         if (iflags &amp; XIVE_SRC_LSI)</span></a>
<a name="3887"><span class="lineNum">    3887 </span><span class="lineNoCov">          0 :                 oflags |= OPAL_XIVE_IRQ_LSI;</span></a>
<a name="3888"><span class="lineNum">    3888 </span><span class="lineNoCov">          0 :         if (iflags &amp; XIVE_SRC_SHIFT_BUG)</span></a>
<a name="3889"><span class="lineNum">    3889 </span><span class="lineNoCov">          0 :                 oflags |= OPAL_XIVE_IRQ_SHIFT_BUG;</span></a>
<a name="3890"><span class="lineNum">    3890 </span><span class="lineNoCov">          0 :         return oflags;</span></a>
<a name="3891"><span class="lineNum">    3891 </span>            : }</a>
<a name="3892"><span class="lineNum">    3892 </span>            : </a>
<a name="3893"><span class="lineNum">    3893 </span><span class="lineNoCov">          0 : static int64_t opal_xive_get_irq_info(uint32_t girq,</span></a>
<a name="3894"><span class="lineNum">    3894 </span>            :                                       uint64_t *out_flags,</a>
<a name="3895"><span class="lineNum">    3895 </span>            :                                       uint64_t *out_eoi_page,</a>
<a name="3896"><span class="lineNum">    3896 </span>            :                                       uint64_t *out_trig_page,</a>
<a name="3897"><span class="lineNum">    3897 </span>            :                                       uint32_t *out_esb_shift,</a>
<a name="3898"><span class="lineNum">    3898 </span>            :                                       uint32_t *out_src_chip)</a>
<a name="3899"><span class="lineNum">    3899 </span>            : {</a>
<a name="3900"><span class="lineNum">    3900 </span><span class="lineNoCov">          0 :         struct irq_source *is = irq_find_source(girq);</span></a>
<a name="3901"><span class="lineNum">    3901 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="3902"><span class="lineNum">    3902 </span><span class="lineNoCov">          0 :         uint32_t idx;</span></a>
<a name="3903"><span class="lineNum">    3903 </span><span class="lineNoCov">          0 :         uint64_t mm_base;</span></a>
<a name="3904"><span class="lineNum">    3904 </span><span class="lineNoCov">          0 :         uint64_t eoi_page = 0, trig_page = 0;</span></a>
<a name="3905"><span class="lineNum">    3905 </span>            : </a>
<a name="3906"><span class="lineNum">    3906 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="3907"><span class="lineNum">    3907 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="3908"><span class="lineNum">    3908 </span><span class="lineNoCov">          0 :         if (is == NULL || out_flags == NULL)</span></a>
<a name="3909"><span class="lineNum">    3909 </span>            :                 return OPAL_PARAMETER;</a>
<a name="3910"><span class="lineNum">    3910 </span><span class="lineNoCov">          0 :         assert(is-&gt;ops == &amp;xive_irq_source_ops);</span></a>
<a name="3911"><span class="lineNum">    3911 </span>            : </a>
<a name="3912"><span class="lineNum">    3912 </span><span class="lineNoCov">          0 :         if (out_flags)</span></a>
<a name="3913"><span class="lineNum">    3913 </span><span class="lineNoCov">          0 :                 *out_flags = xive_convert_irq_flags(s-&gt;flags);</span></a>
<a name="3914"><span class="lineNum">    3914 </span>            : </a>
<a name="3915"><span class="lineNum">    3915 </span>            :         /*</a>
<a name="3916"><span class="lineNum">    3916 </span>            :          * If the orig source has a set_xive callback, then set</a>
<a name="3917"><span class="lineNum">    3917 </span>            :          * OPAL_XIVE_IRQ_MASK_VIA_FW as masking/unmasking requires</a>
<a name="3918"><span class="lineNum">    3918 </span>            :          * source specific workarounds. Same with EOI.</a>
<a name="3919"><span class="lineNum">    3919 </span>            :          */</a>
<a name="3920"><span class="lineNum">    3920 </span><span class="lineNoCov">          0 :         if (out_flags &amp;&amp; s-&gt;orig_ops) {</span></a>
<a name="3921"><span class="lineNum">    3921 </span><span class="lineNoCov">          0 :                 if (s-&gt;orig_ops-&gt;set_xive)</span></a>
<a name="3922"><span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                         *out_flags |= OPAL_XIVE_IRQ_MASK_VIA_FW;</span></a>
<a name="3923"><span class="lineNum">    3923 </span><span class="lineNoCov">          0 :                 if (s-&gt;orig_ops-&gt;eoi)</span></a>
<a name="3924"><span class="lineNum">    3924 </span><span class="lineNoCov">          0 :                         *out_flags |= OPAL_XIVE_IRQ_EOI_VIA_FW;</span></a>
<a name="3925"><span class="lineNum">    3925 </span>            :         }</a>
<a name="3926"><span class="lineNum">    3926 </span>            : </a>
<a name="3927"><span class="lineNum">    3927 </span><span class="lineNoCov">          0 :         idx = girq - s-&gt;esb_base;</span></a>
<a name="3928"><span class="lineNum">    3928 </span>            : </a>
<a name="3929"><span class="lineNum">    3929 </span><span class="lineNoCov">          0 :         if (out_esb_shift)</span></a>
<a name="3930"><span class="lineNum">    3930 </span><span class="lineNoCov">          0 :                 *out_esb_shift = s-&gt;esb_shift;</span></a>
<a name="3931"><span class="lineNum">    3931 </span>            : </a>
<a name="3932"><span class="lineNum">    3932 </span><span class="lineNoCov">          0 :         mm_base = (uint64_t)s-&gt;esb_mmio + (1ull &lt;&lt; s-&gt;esb_shift) * idx;</span></a>
<a name="3933"><span class="lineNum">    3933 </span>            : </a>
<a name="3934"><span class="lineNum">    3934 </span>            :         /* The EOI page can either be the first or second page */</a>
<a name="3935"><span class="lineNum">    3935 </span><span class="lineNoCov">          0 :         if (s-&gt;flags &amp; XIVE_SRC_EOI_PAGE1) {</span></a>
<a name="3936"><span class="lineNum">    3936 </span><span class="lineNoCov">          0 :                 uint64_t p1off = 1ull &lt;&lt; (s-&gt;esb_shift - 1);</span></a>
<a name="3937"><span class="lineNum">    3937 </span><span class="lineNoCov">          0 :                 eoi_page = mm_base + p1off;</span></a>
<a name="3938"><span class="lineNum">    3938 </span>            :         } else</a>
<a name="3939"><span class="lineNum">    3939 </span>            :                 eoi_page = mm_base;</a>
<a name="3940"><span class="lineNum">    3940 </span>            : </a>
<a name="3941"><span class="lineNum">    3941 </span>            :         /* The trigger page, if it exists, is always the first page */</a>
<a name="3942"><span class="lineNum">    3942 </span><span class="lineNoCov">          0 :         if (s-&gt;flags &amp; XIVE_SRC_TRIGGER_PAGE)</span></a>
<a name="3943"><span class="lineNum">    3943 </span><span class="lineNoCov">          0 :                 trig_page = mm_base;</span></a>
<a name="3944"><span class="lineNum">    3944 </span>            : </a>
<a name="3945"><span class="lineNum">    3945 </span><span class="lineNoCov">          0 :         if (out_eoi_page)</span></a>
<a name="3946"><span class="lineNum">    3946 </span><span class="lineNoCov">          0 :                 *out_eoi_page = eoi_page;</span></a>
<a name="3947"><span class="lineNum">    3947 </span><span class="lineNoCov">          0 :         if (out_trig_page)</span></a>
<a name="3948"><span class="lineNum">    3948 </span><span class="lineNoCov">          0 :                 *out_trig_page = trig_page;</span></a>
<a name="3949"><span class="lineNum">    3949 </span><span class="lineNoCov">          0 :         if (out_src_chip)</span></a>
<a name="3950"><span class="lineNum">    3950 </span><span class="lineNoCov">          0 :                 *out_src_chip = GIRQ_TO_CHIP(girq);</span></a>
<a name="3951"><span class="lineNum">    3951 </span>            : </a>
<a name="3952"><span class="lineNum">    3952 </span>            :         return OPAL_SUCCESS;</a>
<a name="3953"><span class="lineNum">    3953 </span>            : }</a>
<a name="3954"><span class="lineNum">    3954 </span>            : </a>
<a name="3955"><span class="lineNum">    3955 </span><span class="lineNoCov">          0 : static int64_t opal_xive_get_irq_config(uint32_t girq,</span></a>
<a name="3956"><span class="lineNum">    3956 </span>            :                                         uint64_t *out_vp,</a>
<a name="3957"><span class="lineNum">    3957 </span>            :                                         uint8_t *out_prio,</a>
<a name="3958"><span class="lineNum">    3958 </span>            :                                         uint32_t *out_lirq)</a>
<a name="3959"><span class="lineNum">    3959 </span>            : {</a>
<a name="3960"><span class="lineNum">    3960 </span><span class="lineNoCov">          0 :         uint32_t vp;</span></a>
<a name="3961"><span class="lineNum">    3961 </span>            : </a>
<a name="3962"><span class="lineNum">    3962 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="3963"><span class="lineNum">    3963 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="3964"><span class="lineNum">    3964 </span>            : </a>
<a name="3965"><span class="lineNum">    3965 </span><span class="lineNoCov">          0 :         if (xive_get_irq_targetting(girq, &amp;vp, out_prio, out_lirq)) {</span></a>
<a name="3966"><span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                 *out_vp = vp;</span></a>
<a name="3967"><span class="lineNum">    3967 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="3968"><span class="lineNum">    3968 </span>            :         } else</a>
<a name="3969"><span class="lineNum">    3969 </span>            :                 return OPAL_PARAMETER;</a>
<a name="3970"><span class="lineNum">    3970 </span>            : }</a>
<a name="3971"><span class="lineNum">    3971 </span>            : </a>
<a name="3972"><span class="lineNum">    3972 </span><span class="lineNoCov">          0 : static int64_t opal_xive_set_irq_config(uint32_t girq,</span></a>
<a name="3973"><span class="lineNum">    3973 </span>            :                                         uint64_t vp,</a>
<a name="3974"><span class="lineNum">    3974 </span>            :                                         uint8_t prio,</a>
<a name="3975"><span class="lineNum">    3975 </span>            :                                         uint32_t lirq)</a>
<a name="3976"><span class="lineNum">    3976 </span>            : {</a>
<a name="3977"><span class="lineNum">    3977 </span>            :         /*</a>
<a name="3978"><span class="lineNum">    3978 </span>            :          * This variant is meant for a XIVE-aware OS, thus it will</a>
<a name="3979"><span class="lineNum">    3979 </span>            :          * *not* affect the ESB state of the interrupt. If used with</a>
<a name="3980"><span class="lineNum">    3980 </span>            :          * a prio of FF, the IVT/EAS will be mased. In that case the</a>
<a name="3981"><span class="lineNum">    3981 </span>            :          * races have to be handled by the OS.</a>
<a name="3982"><span class="lineNum">    3982 </span>            :          *</a>
<a name="3983"><span class="lineNum">    3983 </span>            :          * The exception to this rule is interrupts for which masking</a>
<a name="3984"><span class="lineNum">    3984 </span>            :          * and unmasking is handled by firmware. In that case the ESB</a>
<a name="3985"><span class="lineNum">    3985 </span>            :          * state isn't under OS control and will be dealt here. This</a>
<a name="3986"><span class="lineNum">    3986 </span>            :          * is currently only the case of LSIs and on P9 DD1.0 only so</a>
<a name="3987"><span class="lineNum">    3987 </span>            :          * isn't an issue.</a>
<a name="3988"><span class="lineNum">    3988 </span>            :          */</a>
<a name="3989"><span class="lineNum">    3989 </span>            : </a>
<a name="3990"><span class="lineNum">    3990 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="3991"><span class="lineNum">    3991 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="3992"><span class="lineNum">    3992 </span>            : </a>
<a name="3993"><span class="lineNum">    3993 </span><span class="lineNoCov">          0 :         return xive_set_irq_config(girq, vp, prio, lirq, false);</span></a>
<a name="3994"><span class="lineNum">    3994 </span>            : }</a>
<a name="3995"><span class="lineNum">    3995 </span>            : </a>
<a name="3996"><span class="lineNum">    3996 </span><span class="lineNoCov">          0 : static int64_t opal_xive_get_queue_info(uint64_t vp, uint32_t prio,</span></a>
<a name="3997"><span class="lineNum">    3997 </span>            :                                         uint64_t *out_qpage,</a>
<a name="3998"><span class="lineNum">    3998 </span>            :                                         uint64_t *out_qsize,</a>
<a name="3999"><span class="lineNum">    3999 </span>            :                                         uint64_t *out_qeoi_page,</a>
<a name="4000"><span class="lineNum">    4000 </span>            :                                         uint32_t *out_escalate_irq,</a>
<a name="4001"><span class="lineNum">    4001 </span>            :                                         uint64_t *out_qflags)</a>
<a name="4002"><span class="lineNum">    4002 </span>            : {</a>
<a name="4003"><span class="lineNum">    4003 </span><span class="lineNoCov">          0 :         uint32_t blk, idx;</span></a>
<a name="4004"><span class="lineNum">    4004 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4005"><span class="lineNum">    4005 </span><span class="lineNoCov">          0 :         struct xive_eq *eq;</span></a>
<a name="4006"><span class="lineNum">    4006 </span>            : </a>
<a name="4007"><span class="lineNum">    4007 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="4008"><span class="lineNum">    4008 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4009"><span class="lineNum">    4009 </span>            : </a>
<a name="4010"><span class="lineNum">    4010 </span><span class="lineNoCov">          0 :         if (!xive_eq_for_target(vp, prio, &amp;blk, &amp;idx))</span></a>
<a name="4011"><span class="lineNum">    4011 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4012"><span class="lineNum">    4012 </span>            : </a>
<a name="4013"><span class="lineNum">    4013 </span><span class="lineNoCov">          0 :         x = xive_from_vc_blk(blk);</span></a>
<a name="4014"><span class="lineNum">    4014 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="4015"><span class="lineNum">    4015 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4016"><span class="lineNum">    4016 </span>            : </a>
<a name="4017"><span class="lineNum">    4017 </span><span class="lineNoCov">          0 :         eq = xive_get_eq(x, idx);</span></a>
<a name="4018"><span class="lineNum">    4018 </span><span class="lineNoCov">          0 :         if (!eq)</span></a>
<a name="4019"><span class="lineNum">    4019 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4020"><span class="lineNum">    4020 </span>            : </a>
<a name="4021"><span class="lineNum">    4021 </span><span class="lineNoCov">          0 :         if (out_escalate_irq) {</span></a>
<a name="4022"><span class="lineNum">    4022 </span><span class="lineNoCov">          0 :                 uint32_t esc_idx = idx;</span></a>
<a name="4023"><span class="lineNum">    4023 </span>            : </a>
<a name="4024"><span class="lineNum">    4024 </span>            :                 /* If escalations are routed to a single queue, fix up</a>
<a name="4025"><span class="lineNum">    4025 </span>            :                  * the escalation interrupt number here.</a>
<a name="4026"><span class="lineNum">    4026 </span>            :                  */</a>
<a name="4027"><span class="lineNum">    4027 </span><span class="lineNoCov">          0 :                 if (eq-&gt;w0 &amp; EQ_W0_UNCOND_ESCALATE)</span></a>
<a name="4028"><span class="lineNum">    4028 </span><span class="lineNoCov">          0 :                         esc_idx |= 7;</span></a>
<a name="4029"><span class="lineNum">    4029 </span><span class="lineNoCov">          0 :                 *out_escalate_irq =</span></a>
<a name="4030"><span class="lineNum">    4030 </span><span class="lineNoCov">          0 :                         MAKE_ESCALATION_GIRQ(blk, esc_idx);</span></a>
<a name="4031"><span class="lineNum">    4031 </span>            :         }</a>
<a name="4032"><span class="lineNum">    4032 </span>            : </a>
<a name="4033"><span class="lineNum">    4033 </span>            :         /* If this is a single-escalation gather queue, that's all</a>
<a name="4034"><span class="lineNum">    4034 </span>            :          * there is to return</a>
<a name="4035"><span class="lineNum">    4035 </span>            :          */</a>
<a name="4036"><span class="lineNum">    4036 </span><span class="lineNoCov">          0 :         if (eq-&gt;w0 &amp; EQ_W0_SILENT_ESCALATE) {</span></a>
<a name="4037"><span class="lineNum">    4037 </span><span class="lineNoCov">          0 :                 if (out_qflags)</span></a>
<a name="4038"><span class="lineNum">    4038 </span><span class="lineNoCov">          0 :                         *out_qflags = 0;</span></a>
<a name="4039"><span class="lineNum">    4039 </span><span class="lineNoCov">          0 :                 if (out_qpage)</span></a>
<a name="4040"><span class="lineNum">    4040 </span><span class="lineNoCov">          0 :                         *out_qpage = 0;</span></a>
<a name="4041"><span class="lineNum">    4041 </span><span class="lineNoCov">          0 :                 if (out_qsize)</span></a>
<a name="4042"><span class="lineNum">    4042 </span><span class="lineNoCov">          0 :                         *out_qsize = 0;</span></a>
<a name="4043"><span class="lineNum">    4043 </span><span class="lineNoCov">          0 :                 if (out_qeoi_page)</span></a>
<a name="4044"><span class="lineNum">    4044 </span><span class="lineNoCov">          0 :                         *out_qeoi_page = 0;</span></a>
<a name="4045"><span class="lineNum">    4045 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="4046"><span class="lineNum">    4046 </span>            :         }</a>
<a name="4047"><span class="lineNum">    4047 </span>            : </a>
<a name="4048"><span class="lineNum">    4048 </span><span class="lineNoCov">          0 :         if (out_qpage) {</span></a>
<a name="4049"><span class="lineNum">    4049 </span><span class="lineNoCov">          0 :                 if (eq-&gt;w0 &amp; EQ_W0_ENQUEUE)</span></a>
<a name="4050"><span class="lineNum">    4050 </span><span class="lineNoCov">          0 :                         *out_qpage =</span></a>
<a name="4051"><span class="lineNum">    4051 </span><span class="lineNoCov">          0 :                                 (((uint64_t)(eq-&gt;w2 &amp; 0x0fffffff)) &lt;&lt; 32) | eq-&gt;w3;</span></a>
<a name="4052"><span class="lineNum">    4052 </span>            :                 else</a>
<a name="4053"><span class="lineNum">    4053 </span><span class="lineNoCov">          0 :                         *out_qpage = 0;</span></a>
<a name="4054"><span class="lineNum">    4054 </span>            :         }</a>
<a name="4055"><span class="lineNum">    4055 </span><span class="lineNoCov">          0 :         if (out_qsize) {</span></a>
<a name="4056"><span class="lineNum">    4056 </span><span class="lineNoCov">          0 :                 if (eq-&gt;w0 &amp; EQ_W0_ENQUEUE)</span></a>
<a name="4057"><span class="lineNum">    4057 </span><span class="lineNoCov">          0 :                         *out_qsize = GETFIELD(EQ_W0_QSIZE, eq-&gt;w0) + 12;</span></a>
<a name="4058"><span class="lineNum">    4058 </span>            :                 else</a>
<a name="4059"><span class="lineNum">    4059 </span><span class="lineNoCov">          0 :                         *out_qsize = 0;</span></a>
<a name="4060"><span class="lineNum">    4060 </span>            :         }</a>
<a name="4061"><span class="lineNum">    4061 </span><span class="lineNoCov">          0 :         if (out_qeoi_page) {</span></a>
<a name="4062"><span class="lineNum">    4062 </span><span class="lineNoCov">          0 :                 *out_qeoi_page =</span></a>
<a name="4063"><span class="lineNum">    4063 </span><span class="lineNoCov">          0 :                         (uint64_t)x-&gt;eq_mmio + idx * 0x20000;</span></a>
<a name="4064"><span class="lineNum">    4064 </span>            :         }</a>
<a name="4065"><span class="lineNum">    4065 </span><span class="lineNoCov">          0 :         if (out_qflags) {</span></a>
<a name="4066"><span class="lineNum">    4066 </span><span class="lineNoCov">          0 :                 *out_qflags = 0;</span></a>
<a name="4067"><span class="lineNum">    4067 </span><span class="lineNoCov">          0 :                 if (eq-&gt;w0 &amp; EQ_W0_VALID)</span></a>
<a name="4068"><span class="lineNum">    4068 </span><span class="lineNoCov">          0 :                         *out_qflags |= OPAL_XIVE_EQ_ENABLED;</span></a>
<a name="4069"><span class="lineNum">    4069 </span><span class="lineNoCov">          0 :                 if (eq-&gt;w0 &amp; EQ_W0_UCOND_NOTIFY)</span></a>
<a name="4070"><span class="lineNum">    4070 </span><span class="lineNoCov">          0 :                         *out_qflags |= OPAL_XIVE_EQ_ALWAYS_NOTIFY;</span></a>
<a name="4071"><span class="lineNum">    4071 </span><span class="lineNoCov">          0 :                 if (eq-&gt;w0 &amp; EQ_W0_ESCALATE_CTL)</span></a>
<a name="4072"><span class="lineNum">    4072 </span><span class="lineNoCov">          0 :                         *out_qflags |= OPAL_XIVE_EQ_ESCALATE;</span></a>
<a name="4073"><span class="lineNum">    4073 </span>            :         }</a>
<a name="4074"><span class="lineNum">    4074 </span>            : </a>
<a name="4075"><span class="lineNum">    4075 </span>            :         return OPAL_SUCCESS;</a>
<a name="4076"><span class="lineNum">    4076 </span>            : }</a>
<a name="4077"><span class="lineNum">    4077 </span>            : </a>
<a name="4078"><span class="lineNum">    4078 </span><span class="lineNoCov">          0 : static void xive_cleanup_eq(struct xive_eq *eq)</span></a>
<a name="4079"><span class="lineNum">    4079 </span>            : {</a>
<a name="4080"><span class="lineNum">    4080 </span><span class="lineNoCov">          0 :         eq-&gt;w0 = eq-&gt;w0 &amp; EQ_W0_FIRMWARE;</span></a>
<a name="4081"><span class="lineNum">    4081 </span><span class="lineNoCov">          0 :         eq-&gt;w1 = EQ_W1_ESe_Q | EQ_W1_ESn_Q;</span></a>
<a name="4082"><span class="lineNum">    4082 </span><span class="lineNoCov">          0 :         eq-&gt;w2 = eq-&gt;w3 = eq-&gt;w4 = eq-&gt;w5 = eq-&gt;w6 = eq-&gt;w7 = 0;</span></a>
<a name="4083"><span class="lineNum">    4083 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4084"><span class="lineNum">    4084 </span>            : </a>
<a name="4085"><span class="lineNum">    4085 </span><span class="lineNoCov">          0 : static int64_t opal_xive_set_queue_info(uint64_t vp, uint32_t prio,</span></a>
<a name="4086"><span class="lineNum">    4086 </span>            :                                         uint64_t qpage,</a>
<a name="4087"><span class="lineNum">    4087 </span>            :                                         uint64_t qsize,</a>
<a name="4088"><span class="lineNum">    4088 </span>            :                                         uint64_t qflags)</a>
<a name="4089"><span class="lineNum">    4089 </span>            : {</a>
<a name="4090"><span class="lineNum">    4090 </span><span class="lineNoCov">          0 :         uint32_t blk, idx;</span></a>
<a name="4091"><span class="lineNum">    4091 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4092"><span class="lineNum">    4092 </span><span class="lineNoCov">          0 :         struct xive_eq *old_eq;</span></a>
<a name="4093"><span class="lineNum">    4093 </span><span class="lineNoCov">          0 :         struct xive_eq eq;</span></a>
<a name="4094"><span class="lineNum">    4094 </span><span class="lineNoCov">          0 :         uint32_t vp_blk, vp_idx;</span></a>
<a name="4095"><span class="lineNum">    4095 </span><span class="lineNoCov">          0 :         bool group;</span></a>
<a name="4096"><span class="lineNum">    4096 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="4097"><span class="lineNum">    4097 </span>            : </a>
<a name="4098"><span class="lineNum">    4098 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="4099"><span class="lineNum">    4099 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4100"><span class="lineNum">    4100 </span><span class="lineNoCov">          0 :         if (!xive_eq_for_target(vp, prio, &amp;blk, &amp;idx))</span></a>
<a name="4101"><span class="lineNum">    4101 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4102"><span class="lineNum">    4102 </span>            : </a>
<a name="4103"><span class="lineNum">    4103 </span><span class="lineNoCov">          0 :         x = xive_from_vc_blk(blk);</span></a>
<a name="4104"><span class="lineNum">    4104 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="4105"><span class="lineNum">    4105 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4106"><span class="lineNum">    4106 </span>            : </a>
<a name="4107"><span class="lineNum">    4107 </span><span class="lineNoCov">          0 :         old_eq = xive_get_eq(x, idx);</span></a>
<a name="4108"><span class="lineNum">    4108 </span><span class="lineNoCov">          0 :         if (!old_eq)</span></a>
<a name="4109"><span class="lineNum">    4109 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4110"><span class="lineNum">    4110 </span>            : </a>
<a name="4111"><span class="lineNum">    4111 </span>            :         /* If this is a silent escalation queue, it cannot be</a>
<a name="4112"><span class="lineNum">    4112 </span>            :          * configured directly</a>
<a name="4113"><span class="lineNum">    4113 </span>            :          */</a>
<a name="4114"><span class="lineNum">    4114 </span><span class="lineNoCov">          0 :         if (old_eq-&gt;w0 &amp; EQ_W0_SILENT_ESCALATE)</span></a>
<a name="4115"><span class="lineNum">    4115 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4116"><span class="lineNum">    4116 </span>            : </a>
<a name="4117"><span class="lineNum">    4117 </span>            :         /* This shouldn't fail or xive_eq_for_target would have</a>
<a name="4118"><span class="lineNum">    4118 </span>            :          * failed already</a>
<a name="4119"><span class="lineNum">    4119 </span>            :          */</a>
<a name="4120"><span class="lineNum">    4120 </span><span class="lineNoCov">          0 :         if (!xive_decode_vp(vp, &amp;vp_blk, &amp;vp_idx, NULL, &amp;group))</span></a>
<a name="4121"><span class="lineNum">    4121 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4122"><span class="lineNum">    4122 </span>            : </a>
<a name="4123"><span class="lineNum">    4123 </span>            :         /*</a>
<a name="4124"><span class="lineNum">    4124 </span>            :          * Make a local copy which we will later try to commit using</a>
<a name="4125"><span class="lineNum">    4125 </span>            :          * the cache watch facility</a>
<a name="4126"><span class="lineNum">    4126 </span>            :          */</a>
<a name="4127"><span class="lineNum">    4127 </span><span class="lineNoCov">          0 :         eq = *old_eq;</span></a>
<a name="4128"><span class="lineNum">    4128 </span>            : </a>
<a name="4129"><span class="lineNum">    4129 </span><span class="lineNoCov">          0 :         if (qflags &amp; OPAL_XIVE_EQ_ENABLED) {</span></a>
<a name="4130"><span class="lineNum">    4130 </span><span class="lineNoCov">          0 :                 switch(qsize) {</span></a>
<a name="4131"><span class="lineNum">    4131 </span>            :                         /* Supported sizes */</a>
<a name="4132"><span class="lineNum">    4132 </span><span class="lineNoCov">          0 :                 case 12:</span></a>
<a name="4133"><span class="lineNum">    4133 </span>            :                 case 16:</a>
<a name="4134"><span class="lineNum">    4134 </span>            :                 case 21:</a>
<a name="4135"><span class="lineNum">    4135 </span>            :                 case 24:</a>
<a name="4136"><span class="lineNum">    4136 </span><span class="lineNoCov">          0 :                         eq.w3 = ((uint64_t)qpage) &amp; 0xffffffff;</span></a>
<a name="4137"><span class="lineNum">    4137 </span><span class="lineNoCov">          0 :                         eq.w2 = (((uint64_t)qpage)) &gt;&gt; 32 &amp; 0x0fffffff;</span></a>
<a name="4138"><span class="lineNum">    4138 </span><span class="lineNoCov">          0 :                         eq.w0 |= EQ_W0_ENQUEUE;</span></a>
<a name="4139"><span class="lineNum">    4139 </span><span class="lineNoCov">          0 :                         eq.w0 = SETFIELD(EQ_W0_QSIZE, eq.w0, qsize - 12);</span></a>
<a name="4140"><span class="lineNum">    4140 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="4141"><span class="lineNum">    4141 </span><span class="lineNoCov">          0 :                 case 0:</span></a>
<a name="4142"><span class="lineNum">    4142 </span><span class="lineNoCov">          0 :                         eq.w2 = eq.w3 = 0;</span></a>
<a name="4143"><span class="lineNum">    4143 </span><span class="lineNoCov">          0 :                         eq.w0 &amp;= ~EQ_W0_ENQUEUE;</span></a>
<a name="4144"><span class="lineNum">    4144 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="4145"><span class="lineNum">    4145 </span>            :                 default:</a>
<a name="4146"><span class="lineNum">    4146 </span>            :                         return OPAL_PARAMETER;</a>
<a name="4147"><span class="lineNum">    4147 </span>            :                 }</a>
<a name="4148"><span class="lineNum">    4148 </span>            : </a>
<a name="4149"><span class="lineNum">    4149 </span>            :                 /* Ensure the priority and target are correctly set (they will</a>
<a name="4150"><span class="lineNum">    4150 </span>            :                  * not be right after allocation</a>
<a name="4151"><span class="lineNum">    4151 </span>            :                  */</a>
<a name="4152"><span class="lineNum">    4152 </span><span class="lineNoCov">          0 :                 eq.w6 = SETFIELD(EQ_W6_NVT_BLOCK, 0ul, vp_blk) |</span></a>
<a name="4153"><span class="lineNum">    4153 </span><span class="lineNoCov">          0 :                         SETFIELD(EQ_W6_NVT_INDEX, 0ul, vp_idx);</span></a>
<a name="4154"><span class="lineNum">    4154 </span><span class="lineNoCov">          0 :                 eq.w7 = SETFIELD(EQ_W7_F0_PRIORITY, 0ul, prio);</span></a>
<a name="4155"><span class="lineNum">    4155 </span>            :                 /* XXX Handle group i bit when needed */</a>
<a name="4156"><span class="lineNum">    4156 </span>            : </a>
<a name="4157"><span class="lineNum">    4157 </span>            :                 /* Always notify flag */</a>
<a name="4158"><span class="lineNum">    4158 </span><span class="lineNoCov">          0 :                 if (qflags &amp; OPAL_XIVE_EQ_ALWAYS_NOTIFY)</span></a>
<a name="4159"><span class="lineNum">    4159 </span><span class="lineNoCov">          0 :                         eq.w0 |= EQ_W0_UCOND_NOTIFY;</span></a>
<a name="4160"><span class="lineNum">    4160 </span>            :                 else</a>
<a name="4161"><span class="lineNum">    4161 </span><span class="lineNoCov">          0 :                         eq.w0 &amp;= ~EQ_W0_UCOND_NOTIFY;</span></a>
<a name="4162"><span class="lineNum">    4162 </span>            : </a>
<a name="4163"><span class="lineNum">    4163 </span>            :                 /* Escalation flag */</a>
<a name="4164"><span class="lineNum">    4164 </span><span class="lineNoCov">          0 :                 if (qflags &amp; OPAL_XIVE_EQ_ESCALATE)</span></a>
<a name="4165"><span class="lineNum">    4165 </span><span class="lineNoCov">          0 :                         eq.w0 |= EQ_W0_ESCALATE_CTL;</span></a>
<a name="4166"><span class="lineNum">    4166 </span>            :                 else</a>
<a name="4167"><span class="lineNum">    4167 </span><span class="lineNoCov">          0 :                         eq.w0 &amp;= ~EQ_W0_ESCALATE_CTL;</span></a>
<a name="4168"><span class="lineNum">    4168 </span>            : </a>
<a name="4169"><span class="lineNum">    4169 </span>            :                 /* Unconditionally clear the current queue pointer, set</a>
<a name="4170"><span class="lineNum">    4170 </span>            :                  * generation to 1 and disable escalation interrupts.</a>
<a name="4171"><span class="lineNum">    4171 </span>            :                  */</a>
<a name="4172"><span class="lineNum">    4172 </span><span class="lineNoCov">          0 :                 eq.w1 = EQ_W1_GENERATION |</span></a>
<a name="4173"><span class="lineNum">    4173 </span><span class="lineNoCov">          0 :                         (old_eq-&gt;w1 &amp; (EQ_W1_ESe_P | EQ_W1_ESe_Q |</span></a>
<a name="4174"><span class="lineNum">    4174 </span>            :                                        EQ_W1_ESn_P | EQ_W1_ESn_Q));</a>
<a name="4175"><span class="lineNum">    4175 </span>            : </a>
<a name="4176"><span class="lineNum">    4176 </span>            :                 /* Enable. We always enable backlog for an enabled queue</a>
<a name="4177"><span class="lineNum">    4177 </span>            :                  * otherwise escalations won't work.</a>
<a name="4178"><span class="lineNum">    4178 </span>            :                  */</a>
<a name="4179"><span class="lineNum">    4179 </span><span class="lineNoCov">          0 :                 eq.w0 |= EQ_W0_VALID | EQ_W0_BACKLOG;</span></a>
<a name="4180"><span class="lineNum">    4180 </span>            :         } else</a>
<a name="4181"><span class="lineNum">    4181 </span><span class="lineNoCov">          0 :                 xive_cleanup_eq(&amp;eq);</span></a>
<a name="4182"><span class="lineNum">    4182 </span>            : </a>
<a name="4183"><span class="lineNum">    4183 </span>            :         /* Update EQ, non-synchronous */</a>
<a name="4184"><span class="lineNum">    4184 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="4185"><span class="lineNum">    4185 </span><span class="lineNoCov">          0 :         rc = xive_eqc_cache_update(x, blk, idx, 0, 4, &amp;eq, false, false);</span></a>
<a name="4186"><span class="lineNum">    4186 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="4187"><span class="lineNum">    4187 </span>            : </a>
<a name="4188"><span class="lineNum">    4188 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="4189"><span class="lineNum">    4189 </span>            : }</a>
<a name="4190"><span class="lineNum">    4190 </span>            : </a>
<a name="4191"><span class="lineNum">    4191 </span><span class="lineNoCov">          0 : static int64_t opal_xive_get_queue_state(uint64_t vp, uint32_t prio,</span></a>
<a name="4192"><span class="lineNum">    4192 </span>            :                                          uint32_t *out_qtoggle,</a>
<a name="4193"><span class="lineNum">    4193 </span>            :                                          uint32_t *out_qindex)</a>
<a name="4194"><span class="lineNum">    4194 </span>            : {</a>
<a name="4195"><span class="lineNum">    4195 </span><span class="lineNoCov">          0 :         uint32_t blk, idx;</span></a>
<a name="4196"><span class="lineNum">    4196 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4197"><span class="lineNum">    4197 </span><span class="lineNoCov">          0 :         struct xive_eq *eq;</span></a>
<a name="4198"><span class="lineNum">    4198 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="4199"><span class="lineNum">    4199 </span>            : </a>
<a name="4200"><span class="lineNum">    4200 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="4201"><span class="lineNum">    4201 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4202"><span class="lineNum">    4202 </span>            : </a>
<a name="4203"><span class="lineNum">    4203 </span><span class="lineNoCov">          0 :         if (!out_qtoggle || !out_qindex ||</span></a>
<a name="4204"><span class="lineNum">    4204 </span><span class="lineNoCov">          0 :             !xive_eq_for_target(vp, prio, &amp;blk, &amp;idx))</span></a>
<a name="4205"><span class="lineNum">    4205 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="4206"><span class="lineNum">    4206 </span>            : </a>
<a name="4207"><span class="lineNum">    4207 </span><span class="lineNoCov">          0 :         x = xive_from_vc_blk(blk);</span></a>
<a name="4208"><span class="lineNum">    4208 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="4209"><span class="lineNum">    4209 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4210"><span class="lineNum">    4210 </span>            : </a>
<a name="4211"><span class="lineNum">    4211 </span><span class="lineNoCov">          0 :         eq = xive_get_eq(x, idx);</span></a>
<a name="4212"><span class="lineNum">    4212 </span><span class="lineNoCov">          0 :         if (!eq)</span></a>
<a name="4213"><span class="lineNum">    4213 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4214"><span class="lineNum">    4214 </span>            : </a>
<a name="4215"><span class="lineNum">    4215 </span>            :         /* Scrub the queue */</a>
<a name="4216"><span class="lineNum">    4216 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="4217"><span class="lineNum">    4217 </span><span class="lineNoCov">          0 :         rc = xive_eqc_scrub(x, blk, idx);</span></a>
<a name="4218"><span class="lineNum">    4218 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="4219"><span class="lineNum">    4219 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="4220"><span class="lineNum">    4220 </span>            :                 return rc;</a>
<a name="4221"><span class="lineNum">    4221 </span>            : </a>
<a name="4222"><span class="lineNum">    4222 </span>            :         /* We don't do disable queues */</a>
<a name="4223"><span class="lineNum">    4223 </span><span class="lineNoCov">          0 :         if (!(eq-&gt;w0 &amp; EQ_W0_VALID))</span></a>
<a name="4224"><span class="lineNum">    4224 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4225"><span class="lineNum">    4225 </span>            : </a>
<a name="4226"><span class="lineNum">    4226 </span><span class="lineNoCov">          0 :         *out_qtoggle = GETFIELD(EQ_W1_GENERATION, eq-&gt;w1);</span></a>
<a name="4227"><span class="lineNum">    4227 </span><span class="lineNoCov">          0 :         *out_qindex  = GETFIELD(EQ_W1_PAGE_OFF, eq-&gt;w1);</span></a>
<a name="4228"><span class="lineNum">    4228 </span>            : </a>
<a name="4229"><span class="lineNum">    4229 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="4230"><span class="lineNum">    4230 </span>            : }</a>
<a name="4231"><span class="lineNum">    4231 </span>            : </a>
<a name="4232"><span class="lineNum">    4232 </span><span class="lineNoCov">          0 : static int64_t opal_xive_set_queue_state(uint64_t vp, uint32_t prio,</span></a>
<a name="4233"><span class="lineNum">    4233 </span>            :                                          uint32_t qtoggle, uint32_t qindex)</a>
<a name="4234"><span class="lineNum">    4234 </span>            : {</a>
<a name="4235"><span class="lineNum">    4235 </span><span class="lineNoCov">          0 :         uint32_t blk, idx;</span></a>
<a name="4236"><span class="lineNum">    4236 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4237"><span class="lineNum">    4237 </span><span class="lineNoCov">          0 :         struct xive_eq *eq, new_eq;</span></a>
<a name="4238"><span class="lineNum">    4238 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="4239"><span class="lineNum">    4239 </span>            : </a>
<a name="4240"><span class="lineNum">    4240 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="4241"><span class="lineNum">    4241 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4242"><span class="lineNum">    4242 </span>            : </a>
<a name="4243"><span class="lineNum">    4243 </span><span class="lineNoCov">          0 :         if (!xive_eq_for_target(vp, prio, &amp;blk, &amp;idx))</span></a>
<a name="4244"><span class="lineNum">    4244 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4245"><span class="lineNum">    4245 </span>            : </a>
<a name="4246"><span class="lineNum">    4246 </span><span class="lineNoCov">          0 :         x = xive_from_vc_blk(blk);</span></a>
<a name="4247"><span class="lineNum">    4247 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="4248"><span class="lineNum">    4248 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4249"><span class="lineNum">    4249 </span>            : </a>
<a name="4250"><span class="lineNum">    4250 </span><span class="lineNoCov">          0 :         eq = xive_get_eq(x, idx);</span></a>
<a name="4251"><span class="lineNum">    4251 </span><span class="lineNoCov">          0 :         if (!eq)</span></a>
<a name="4252"><span class="lineNum">    4252 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4253"><span class="lineNum">    4253 </span>            : </a>
<a name="4254"><span class="lineNum">    4254 </span>            :         /* We don't do disable queues */</a>
<a name="4255"><span class="lineNum">    4255 </span><span class="lineNoCov">          0 :         if (!(eq-&gt;w0 &amp; EQ_W0_VALID))</span></a>
<a name="4256"><span class="lineNum">    4256 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4257"><span class="lineNum">    4257 </span>            : </a>
<a name="4258"><span class="lineNum">    4258 </span><span class="lineNoCov">          0 :         new_eq = *eq;</span></a>
<a name="4259"><span class="lineNum">    4259 </span>            : </a>
<a name="4260"><span class="lineNum">    4260 </span><span class="lineNoCov">          0 :         new_eq.w1 = SETFIELD(EQ_W1_GENERATION, new_eq.w1, qtoggle);</span></a>
<a name="4261"><span class="lineNum">    4261 </span><span class="lineNoCov">          0 :         new_eq.w1 = SETFIELD(EQ_W1_PAGE_OFF, new_eq.w1, qindex);</span></a>
<a name="4262"><span class="lineNum">    4262 </span>            : </a>
<a name="4263"><span class="lineNum">    4263 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="4264"><span class="lineNum">    4264 </span><span class="lineNoCov">          0 :         rc = xive_eqc_cache_update(x, blk, idx, 0, 4, &amp;new_eq, false, false);</span></a>
<a name="4265"><span class="lineNum">    4265 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="4266"><span class="lineNum">    4266 </span>            : </a>
<a name="4267"><span class="lineNum">    4267 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="4268"><span class="lineNum">    4268 </span>            : }</a>
<a name="4269"><span class="lineNum">    4269 </span>            : </a>
<a name="4270"><span class="lineNum">    4270 </span><span class="lineNoCov">          0 : static int64_t opal_xive_donate_page(uint32_t chip_id, uint64_t addr)</span></a>
<a name="4271"><span class="lineNum">    4271 </span>            : {</a>
<a name="4272"><span class="lineNum">    4272 </span><span class="lineNoCov">          0 :         struct proc_chip *c = get_chip(chip_id);</span></a>
<a name="4273"><span class="lineNum">    4273 </span><span class="lineNoCov">          0 :         struct list_node *n __unused;</span></a>
<a name="4274"><span class="lineNum">    4274 </span>            : </a>
<a name="4275"><span class="lineNum">    4275 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="4276"><span class="lineNum">    4276 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4277"><span class="lineNum">    4277 </span><span class="lineNoCov">          0 :         if (!c)</span></a>
<a name="4278"><span class="lineNum">    4278 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4279"><span class="lineNum">    4279 </span><span class="lineNoCov">          0 :         if (!c-&gt;xive)</span></a>
<a name="4280"><span class="lineNum">    4280 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4281"><span class="lineNum">    4281 </span><span class="lineNoCov">          0 :         if (addr &amp; 0xffff)</span></a>
<a name="4282"><span class="lineNum">    4282 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4283"><span class="lineNum">    4283 </span>            : #ifdef USE_INDIRECT</a>
<a name="4284"><span class="lineNum">    4284 </span><span class="lineNoCov">          0 :         n = (struct list_node *)addr;</span></a>
<a name="4285"><span class="lineNum">    4285 </span><span class="lineNoCov">          0 :         lock(&amp;c-&gt;xive-&gt;lock);</span></a>
<a name="4286"><span class="lineNum">    4286 </span><span class="lineNoCov">          0 :         list_add(&amp;c-&gt;xive-&gt;donated_pages, n);</span></a>
<a name="4287"><span class="lineNum">    4287 </span><span class="lineNoCov">          0 :         unlock(&amp;c-&gt;xive-&gt;lock);</span></a>
<a name="4288"><span class="lineNum">    4288 </span>            : #endif</a>
<a name="4289"><span class="lineNum">    4289 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="4290"><span class="lineNum">    4290 </span>            : }</a>
<a name="4291"><span class="lineNum">    4291 </span>            : </a>
<a name="4292"><span class="lineNum">    4292 </span><span class="lineNoCov">          0 : static int64_t opal_xive_get_vp_info(uint64_t vp_id,</span></a>
<a name="4293"><span class="lineNum">    4293 </span>            :                                      uint64_t *out_flags,</a>
<a name="4294"><span class="lineNum">    4294 </span>            :                                      uint64_t *out_cam_value,</a>
<a name="4295"><span class="lineNum">    4295 </span>            :                                      uint64_t *out_report_cl_pair,</a>
<a name="4296"><span class="lineNum">    4296 </span>            :                                      uint32_t *out_chip_id)</a>
<a name="4297"><span class="lineNum">    4297 </span>            : {</a>
<a name="4298"><span class="lineNum">    4298 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4299"><span class="lineNum">    4299 </span><span class="lineNoCov">          0 :         struct xive_vp *vp;</span></a>
<a name="4300"><span class="lineNum">    4300 </span><span class="lineNoCov">          0 :         uint32_t blk, idx;</span></a>
<a name="4301"><span class="lineNum">    4301 </span><span class="lineNoCov">          0 :         bool group;</span></a>
<a name="4302"><span class="lineNum">    4302 </span>            : </a>
<a name="4303"><span class="lineNum">    4303 </span><span class="lineNoCov">          0 :         if (!xive_decode_vp(vp_id, &amp;blk, &amp;idx, NULL, &amp;group))</span></a>
<a name="4304"><span class="lineNum">    4304 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4305"><span class="lineNum">    4305 </span>            :         /* We don't do groups yet */</a>
<a name="4306"><span class="lineNum">    4306 </span><span class="lineNoCov">          0 :         if (group)</span></a>
<a name="4307"><span class="lineNum">    4307 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4308"><span class="lineNum">    4308 </span><span class="lineNoCov">          0 :         x = xive_from_pc_blk(blk);</span></a>
<a name="4309"><span class="lineNum">    4309 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="4310"><span class="lineNum">    4310 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4311"><span class="lineNum">    4311 </span><span class="lineNoCov">          0 :         vp = xive_get_vp(x, idx);</span></a>
<a name="4312"><span class="lineNum">    4312 </span><span class="lineNoCov">          0 :         if (!vp)</span></a>
<a name="4313"><span class="lineNum">    4313 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4314"><span class="lineNum">    4314 </span>            : </a>
<a name="4315"><span class="lineNum">    4315 </span><span class="lineNoCov">          0 :         if (out_flags) {</span></a>
<a name="4316"><span class="lineNum">    4316 </span><span class="lineNoCov">          0 :                 uint32_t eq_blk, eq_idx;</span></a>
<a name="4317"><span class="lineNum">    4317 </span><span class="lineNoCov">          0 :                 struct xive_eq *eq;</span></a>
<a name="4318"><span class="lineNum">    4318 </span><span class="lineNoCov">          0 :                 struct xive *eq_x;</span></a>
<a name="4319"><span class="lineNum">    4319 </span><span class="lineNoCov">          0 :                 *out_flags = 0;</span></a>
<a name="4320"><span class="lineNum">    4320 </span>            : </a>
<a name="4321"><span class="lineNum">    4321 </span>            :                 /* We would like to a way to stash a SW bit in the VP to</a>
<a name="4322"><span class="lineNum">    4322 </span>            :                  * know whether silent escalation is enabled or not, but</a>
<a name="4323"><span class="lineNum">    4323 </span>            :                  * unlike what happens with EQs, the PC cache watch doesn't</a>
<a name="4324"><span class="lineNum">    4324 </span>            :                  * implement the reserved bit in the VPs... so we have to go</a>
<a name="4325"><span class="lineNum">    4325 </span>            :                  * look at EQ 7 instead.</a>
<a name="4326"><span class="lineNum">    4326 </span>            :                  */</a>
<a name="4327"><span class="lineNum">    4327 </span>            :                 /* Grab EQ for prio 7 to check for silent escalation */</a>
<a name="4328"><span class="lineNum">    4328 </span><span class="lineNoCov">          0 :                 if (!xive_eq_for_target(vp_id, 7, &amp;eq_blk, &amp;eq_idx))</span></a>
<a name="4329"><span class="lineNum">    4329 </span><span class="lineNoCov">          0 :                         return OPAL_PARAMETER;</span></a>
<a name="4330"><span class="lineNum">    4330 </span>            : </a>
<a name="4331"><span class="lineNum">    4331 </span><span class="lineNoCov">          0 :                 eq_x = xive_from_vc_blk(eq_blk);</span></a>
<a name="4332"><span class="lineNum">    4332 </span><span class="lineNoCov">          0 :                 if (!eq_x)</span></a>
<a name="4333"><span class="lineNum">    4333 </span>            :                         return OPAL_PARAMETER;</a>
<a name="4334"><span class="lineNum">    4334 </span>            : </a>
<a name="4335"><span class="lineNum">    4335 </span><span class="lineNoCov">          0 :                 eq = xive_get_eq(x, eq_idx);</span></a>
<a name="4336"><span class="lineNum">    4336 </span><span class="lineNoCov">          0 :                 if (!eq)</span></a>
<a name="4337"><span class="lineNum">    4337 </span>            :                         return OPAL_PARAMETER;</a>
<a name="4338"><span class="lineNum">    4338 </span><span class="lineNoCov">          0 :                 if (vp-&gt;w0 &amp; VP_W0_VALID)</span></a>
<a name="4339"><span class="lineNum">    4339 </span><span class="lineNoCov">          0 :                         *out_flags |= OPAL_XIVE_VP_ENABLED;</span></a>
<a name="4340"><span class="lineNum">    4340 </span><span class="lineNoCov">          0 :                 if (eq-&gt;w0 &amp; EQ_W0_SILENT_ESCALATE)</span></a>
<a name="4341"><span class="lineNum">    4341 </span><span class="lineNoCov">          0 :                         *out_flags |= OPAL_XIVE_VP_SINGLE_ESCALATION;</span></a>
<a name="4342"><span class="lineNum">    4342 </span>            :         }</a>
<a name="4343"><span class="lineNum">    4343 </span>            : </a>
<a name="4344"><span class="lineNum">    4344 </span><span class="lineNoCov">          0 :         if (out_cam_value)</span></a>
<a name="4345"><span class="lineNum">    4345 </span><span class="lineNoCov">          0 :                 *out_cam_value = (blk &lt;&lt; 19) | idx;</span></a>
<a name="4346"><span class="lineNum">    4346 </span>            : </a>
<a name="4347"><span class="lineNum">    4347 </span><span class="lineNoCov">          0 :         if (out_report_cl_pair) {</span></a>
<a name="4348"><span class="lineNum">    4348 </span><span class="lineNoCov">          0 :                 *out_report_cl_pair = ((uint64_t)(vp-&gt;w6 &amp; 0x0fffffff)) &lt;&lt; 32;</span></a>
<a name="4349"><span class="lineNum">    4349 </span><span class="lineNoCov">          0 :                 *out_report_cl_pair |= vp-&gt;w7 &amp; 0xffffff00;</span></a>
<a name="4350"><span class="lineNum">    4350 </span>            :         }</a>
<a name="4351"><span class="lineNum">    4351 </span>            : </a>
<a name="4352"><span class="lineNum">    4352 </span><span class="lineNoCov">          0 :         if (out_chip_id)</span></a>
<a name="4353"><span class="lineNum">    4353 </span><span class="lineNoCov">          0 :                 *out_chip_id = xive_block_to_chip[blk];</span></a>
<a name="4354"><span class="lineNum">    4354 </span>            : </a>
<a name="4355"><span class="lineNum">    4355 </span>            :         return OPAL_SUCCESS;</a>
<a name="4356"><span class="lineNum">    4356 </span>            : }</a>
<a name="4357"><span class="lineNum">    4357 </span>            : </a>
<a name="4358"><span class="lineNum">    4358 </span><span class="lineNoCov">          0 : static int64_t xive_setup_silent_gather(uint64_t vp_id, bool enable)</span></a>
<a name="4359"><span class="lineNum">    4359 </span>            : {</a>
<a name="4360"><span class="lineNum">    4360 </span><span class="lineNoCov">          0 :         uint32_t blk, idx, i;</span></a>
<a name="4361"><span class="lineNum">    4361 </span><span class="lineNoCov">          0 :         struct xive_eq *eq_orig;</span></a>
<a name="4362"><span class="lineNum">    4362 </span><span class="lineNoCov">          0 :         struct xive_eq eq;</span></a>
<a name="4363"><span class="lineNum">    4363 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4364"><span class="lineNum">    4364 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="4365"><span class="lineNum">    4365 </span>            : </a>
<a name="4366"><span class="lineNum">    4366 </span>            :         /* Get base EQ block */</a>
<a name="4367"><span class="lineNum">    4367 </span><span class="lineNoCov">          0 :         if (!xive_eq_for_target(vp_id, 0, &amp;blk, &amp;idx))</span></a>
<a name="4368"><span class="lineNum">    4368 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4369"><span class="lineNum">    4369 </span><span class="lineNoCov">          0 :         x = xive_from_vc_blk(blk);</span></a>
<a name="4370"><span class="lineNum">    4370 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="4371"><span class="lineNum">    4371 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4372"><span class="lineNum">    4372 </span>            : </a>
<a name="4373"><span class="lineNum">    4373 </span>            :         /* Grab prio 7 */</a>
<a name="4374"><span class="lineNum">    4374 </span><span class="lineNoCov">          0 :         eq_orig = xive_get_eq(x, idx + 7);</span></a>
<a name="4375"><span class="lineNum">    4375 </span><span class="lineNoCov">          0 :         if (!eq_orig)</span></a>
<a name="4376"><span class="lineNum">    4376 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4377"><span class="lineNum">    4377 </span>            : </a>
<a name="4378"><span class="lineNum">    4378 </span>            :         /* If trying to enable silent gather, make sure prio 7 is not</a>
<a name="4379"><span class="lineNum">    4379 </span>            :          * already enabled as a normal queue</a>
<a name="4380"><span class="lineNum">    4380 </span>            :          */</a>
<a name="4381"><span class="lineNum">    4381 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (eq_orig-&gt;w0 &amp; EQ_W0_VALID) &amp;&amp;</span></a>
<a name="4382"><span class="lineNum">    4382 </span>            :             !(eq_orig-&gt;w0 &amp; EQ_W0_SILENT_ESCALATE)) {</a>
<a name="4383"><span class="lineNum">    4383 </span><span class="lineNoCov">          0 :                 xive_dbg(x, &quot;Attempt at enabling silent gather but&quot;</span></a>
<a name="4384"><span class="lineNum">    4384 </span>            :                          &quot; prio 7 queue already in use\n&quot;);</a>
<a name="4385"><span class="lineNum">    4385 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="4386"><span class="lineNum">    4386 </span>            :         }</a>
<a name="4387"><span class="lineNum">    4387 </span>            : </a>
<a name="4388"><span class="lineNum">    4388 </span><span class="lineNoCov">          0 :         eq = *eq_orig;</span></a>
<a name="4389"><span class="lineNum">    4389 </span>            : </a>
<a name="4390"><span class="lineNum">    4390 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="4391"><span class="lineNum">    4391 </span>            :                 /* W0: Enabled and &quot;s&quot; set, no other bit */</a>
<a name="4392"><span class="lineNum">    4392 </span><span class="lineNoCov">          0 :                 eq.w0 &amp;= EQ_W0_FIRMWARE;</span></a>
<a name="4393"><span class="lineNum">    4393 </span><span class="lineNoCov">          0 :                 eq.w0 |= EQ_W0_VALID | EQ_W0_SILENT_ESCALATE |</span></a>
<a name="4394"><span class="lineNum">    4394 </span>            :                         EQ_W0_ESCALATE_CTL | EQ_W0_BACKLOG;</a>
<a name="4395"><span class="lineNum">    4395 </span>            : </a>
<a name="4396"><span class="lineNum">    4396 </span>            :                 /* W1: Mark ESn as 01, ESe as 00 */</a>
<a name="4397"><span class="lineNum">    4397 </span><span class="lineNoCov">          0 :                 eq.w1 &amp;= ~EQ_W1_ESn_P;</span></a>
<a name="4398"><span class="lineNum">    4398 </span><span class="lineNoCov">          0 :                 eq.w1 |= EQ_W1_ESn_Q;</span></a>
<a name="4399"><span class="lineNum">    4399 </span><span class="lineNoCov">          0 :                 eq.w1 &amp;= ~(EQ_W1_ESe);</span></a>
<a name="4400"><span class="lineNum">    4400 </span><span class="lineNoCov">          0 :         } else if (eq.w0 &amp; EQ_W0_SILENT_ESCALATE)</span></a>
<a name="4401"><span class="lineNum">    4401 </span><span class="lineNoCov">          0 :                 xive_cleanup_eq(&amp;eq);</span></a>
<a name="4402"><span class="lineNum">    4402 </span>            : </a>
<a name="4403"><span class="lineNum">    4403 </span><span class="lineNoCov">          0 :         if (!memcmp(eq_orig, &amp;eq, sizeof(eq)))</span></a>
<a name="4404"><span class="lineNum">    4404 </span>            :                 rc = 0;</a>
<a name="4405"><span class="lineNum">    4405 </span>            :         else</a>
<a name="4406"><span class="lineNum">    4406 </span><span class="lineNoCov">          0 :                 rc = xive_eqc_cache_update(x, blk, idx + 7, 0, 4, &amp;eq,</span></a>
<a name="4407"><span class="lineNum">    4407 </span>            :                                            false, false);</a>
<a name="4408"><span class="lineNum">    4408 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="4409"><span class="lineNum">    4409 </span>            :                 return rc;</a>
<a name="4410"><span class="lineNum">    4410 </span>            : </a>
<a name="4411"><span class="lineNum">    4411 </span>            :         /* Mark/unmark all other prios with the new &quot;u&quot; bit and update</a>
<a name="4412"><span class="lineNum">    4412 </span>            :          * escalation</a>
<a name="4413"><span class="lineNum">    4413 </span>            :          */</a>
<a name="4414"><span class="lineNum">    4414 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 6; i++) {</span></a>
<a name="4415"><span class="lineNum">    4415 </span><span class="lineNoCov">          0 :                 eq_orig = xive_get_eq(x, idx + i);</span></a>
<a name="4416"><span class="lineNum">    4416 </span><span class="lineNoCov">          0 :                 if (!eq_orig)</span></a>
<a name="4417"><span class="lineNum">    4417 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4418"><span class="lineNum">    4418 </span><span class="lineNoCov">          0 :                 eq = *eq_orig;</span></a>
<a name="4419"><span class="lineNum">    4419 </span><span class="lineNoCov">          0 :                 if (enable) {</span></a>
<a name="4420"><span class="lineNum">    4420 </span>            :                         /* Set new &quot;u&quot; bit */</a>
<a name="4421"><span class="lineNum">    4421 </span><span class="lineNoCov">          0 :                         eq.w0 |= EQ_W0_UNCOND_ESCALATE;</span></a>
<a name="4422"><span class="lineNum">    4422 </span>            : </a>
<a name="4423"><span class="lineNum">    4423 </span>            :                         /* Re-route escalation interrupt (previous</a>
<a name="4424"><span class="lineNum">    4424 </span>            :                          * route is lost !) to the gather queue</a>
<a name="4425"><span class="lineNum">    4425 </span>            :                          */</a>
<a name="4426"><span class="lineNum">    4426 </span><span class="lineNoCov">          0 :                         eq.w4 = SETFIELD(EQ_W4_ESC_EQ_BLOCK,</span></a>
<a name="4427"><span class="lineNum">    4427 </span>            :                                          eq.w4, blk);</a>
<a name="4428"><span class="lineNum">    4428 </span><span class="lineNoCov">          0 :                         eq.w4 = SETFIELD(EQ_W4_ESC_EQ_INDEX,</span></a>
<a name="4429"><span class="lineNum">    4429 </span>            :                                          eq.w4, idx + 7);</a>
<a name="4430"><span class="lineNum">    4430 </span><span class="lineNoCov">          0 :                 } else if (eq.w0 &amp; EQ_W0_UNCOND_ESCALATE) {</span></a>
<a name="4431"><span class="lineNum">    4431 </span>            :                         /* Clear the &quot;u&quot; bit, disable escalations if it was set */</a>
<a name="4432"><span class="lineNum">    4432 </span><span class="lineNoCov">          0 :                         eq.w0 &amp;= ~EQ_W0_UNCOND_ESCALATE;</span></a>
<a name="4433"><span class="lineNum">    4433 </span><span class="lineNoCov">          0 :                         eq.w0 &amp;= ~EQ_W0_ESCALATE_CTL;</span></a>
<a name="4434"><span class="lineNum">    4434 </span>            :                 }</a>
<a name="4435"><span class="lineNum">    4435 </span><span class="lineNoCov">          0 :                 if (!memcmp(eq_orig, &amp;eq, sizeof(eq)))</span></a>
<a name="4436"><span class="lineNum">    4436 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4437"><span class="lineNum">    4437 </span><span class="lineNoCov">          0 :                 rc = xive_eqc_cache_update(x, blk, idx + i, 0, 4, &amp;eq,</span></a>
<a name="4438"><span class="lineNum">    4438 </span>            :                                            false, false);</a>
<a name="4439"><span class="lineNum">    4439 </span><span class="lineNoCov">          0 :                 if (rc)</span></a>
<a name="4440"><span class="lineNum">    4440 </span>            :                         break;</a>
<a name="4441"><span class="lineNum">    4441 </span>            :         }</a>
<a name="4442"><span class="lineNum">    4442 </span>            : </a>
<a name="4443"><span class="lineNum">    4443 </span>            :         return rc;</a>
<a name="4444"><span class="lineNum">    4444 </span>            : }</a>
<a name="4445"><span class="lineNum">    4445 </span>            : </a>
<a name="4446"><span class="lineNum">    4446 </span><span class="lineNoCov">          0 : static int64_t opal_xive_set_vp_info(uint64_t vp_id,</span></a>
<a name="4447"><span class="lineNum">    4447 </span>            :                                      uint64_t flags,</a>
<a name="4448"><span class="lineNum">    4448 </span>            :                                      uint64_t report_cl_pair)</a>
<a name="4449"><span class="lineNum">    4449 </span>            : {</a>
<a name="4450"><span class="lineNum">    4450 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4451"><span class="lineNum">    4451 </span><span class="lineNoCov">          0 :         struct xive_vp *vp, vp_new;</span></a>
<a name="4452"><span class="lineNum">    4452 </span><span class="lineNoCov">          0 :         uint32_t blk, idx;</span></a>
<a name="4453"><span class="lineNum">    4453 </span><span class="lineNoCov">          0 :         bool group;</span></a>
<a name="4454"><span class="lineNum">    4454 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="4455"><span class="lineNum">    4455 </span>            : </a>
<a name="4456"><span class="lineNum">    4456 </span><span class="lineNoCov">          0 :         if (!xive_decode_vp(vp_id, &amp;blk, &amp;idx, NULL, &amp;group))</span></a>
<a name="4457"><span class="lineNum">    4457 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4458"><span class="lineNum">    4458 </span>            :         /* We don't do groups yet */</a>
<a name="4459"><span class="lineNum">    4459 </span><span class="lineNoCov">          0 :         if (group)</span></a>
<a name="4460"><span class="lineNum">    4460 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4461"><span class="lineNum">    4461 </span><span class="lineNoCov">          0 :         if (report_cl_pair &amp; 0xff)</span></a>
<a name="4462"><span class="lineNum">    4462 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4463"><span class="lineNum">    4463 </span><span class="lineNoCov">          0 :         x = xive_from_pc_blk(blk);</span></a>
<a name="4464"><span class="lineNum">    4464 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="4465"><span class="lineNum">    4465 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4466"><span class="lineNum">    4466 </span><span class="lineNoCov">          0 :         vp = xive_get_vp(x, idx);</span></a>
<a name="4467"><span class="lineNum">    4467 </span><span class="lineNoCov">          0 :         if (!vp)</span></a>
<a name="4468"><span class="lineNum">    4468 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4469"><span class="lineNum">    4469 </span>            : </a>
<a name="4470"><span class="lineNum">    4470 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="4471"><span class="lineNum">    4471 </span>            : </a>
<a name="4472"><span class="lineNum">    4472 </span><span class="lineNoCov">          0 :         vp_new = *vp;</span></a>
<a name="4473"><span class="lineNum">    4473 </span><span class="lineNoCov">          0 :         if (flags &amp; OPAL_XIVE_VP_ENABLED) {</span></a>
<a name="4474"><span class="lineNum">    4474 </span><span class="lineNoCov">          0 :                 vp_new.w0 |= VP_W0_VALID;</span></a>
<a name="4475"><span class="lineNum">    4475 </span><span class="lineNoCov">          0 :                 vp_new.w6 = report_cl_pair &gt;&gt; 32;</span></a>
<a name="4476"><span class="lineNum">    4476 </span><span class="lineNoCov">          0 :                 vp_new.w7 = report_cl_pair &amp; 0xffffffff;</span></a>
<a name="4477"><span class="lineNum">    4477 </span>            : </a>
<a name="4478"><span class="lineNum">    4478 </span><span class="lineNoCov">          0 :                 if (flags &amp; OPAL_XIVE_VP_SINGLE_ESCALATION)</span></a>
<a name="4479"><span class="lineNum">    4479 </span><span class="lineNoCov">          0 :                         rc = xive_setup_silent_gather(vp_id, true);</span></a>
<a name="4480"><span class="lineNum">    4480 </span>            :                 else</a>
<a name="4481"><span class="lineNum">    4481 </span><span class="lineNoCov">          0 :                         rc = xive_setup_silent_gather(vp_id, false);</span></a>
<a name="4482"><span class="lineNum">    4482 </span>            :         } else {</a>
<a name="4483"><span class="lineNum">    4483 </span><span class="lineNoCov">          0 :                 vp_new.w0 = vp_new.w6 = vp_new.w7 = 0;</span></a>
<a name="4484"><span class="lineNum">    4484 </span><span class="lineNoCov">          0 :                 rc = xive_setup_silent_gather(vp_id, false);</span></a>
<a name="4485"><span class="lineNum">    4485 </span>            :         }</a>
<a name="4486"><span class="lineNum">    4486 </span>            : </a>
<a name="4487"><span class="lineNum">    4487 </span><span class="lineNoCov">          0 :         if (rc) {</span></a>
<a name="4488"><span class="lineNum">    4488 </span><span class="lineNoCov">          0 :                 if (rc != OPAL_BUSY)</span></a>
<a name="4489"><span class="lineNum">    4489 </span><span class="lineNoCov">          0 :                         xive_dbg(x, &quot;Silent gather setup failed with err %lld\n&quot;, rc);</span></a>
<a name="4490"><span class="lineNum">    4490 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="4491"><span class="lineNum">    4491 </span>            :         }</a>
<a name="4492"><span class="lineNum">    4492 </span>            : </a>
<a name="4493"><span class="lineNum">    4493 </span><span class="lineNoCov">          0 :         rc = xive_vpc_cache_update(x, blk, idx, 0, 8, &amp;vp_new, false, false);</span></a>
<a name="4494"><span class="lineNum">    4494 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="4495"><span class="lineNum">    4495 </span><span class="lineNoCov">          0 :                 goto bail;</span></a>
<a name="4496"><span class="lineNum">    4496 </span>            : </a>
<a name="4497"><span class="lineNum">    4497 </span>            :         /* When disabling, we scrub clean (invalidate the entry) so</a>
<a name="4498"><span class="lineNum">    4498 </span>            :          * we can avoid cache ops in alloc/free</a>
<a name="4499"><span class="lineNum">    4499 </span>            :          */</a>
<a name="4500"><span class="lineNum">    4500 </span><span class="lineNoCov">          0 :         if (!(flags &amp; OPAL_XIVE_VP_ENABLED))</span></a>
<a name="4501"><span class="lineNum">    4501 </span><span class="lineNoCov">          0 :                 xive_vpc_scrub_clean(x, blk, idx);</span></a>
<a name="4502"><span class="lineNum">    4502 </span>            : </a>
<a name="4503"><span class="lineNum">    4503 </span><span class="lineNoCov">          0 : bail:</span></a>
<a name="4504"><span class="lineNum">    4504 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="4505"><span class="lineNum">    4505 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="4506"><span class="lineNum">    4506 </span>            : }</a>
<a name="4507"><span class="lineNum">    4507 </span>            : </a>
<a name="4508"><span class="lineNum">    4508 </span><span class="lineNoCov">          0 : static int64_t opal_xive_get_vp_state(uint64_t vp_id, uint64_t *out_state)</span></a>
<a name="4509"><span class="lineNum">    4509 </span>            : {</a>
<a name="4510"><span class="lineNum">    4510 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4511"><span class="lineNum">    4511 </span><span class="lineNoCov">          0 :         struct xive_vp *vp;</span></a>
<a name="4512"><span class="lineNum">    4512 </span><span class="lineNoCov">          0 :         uint32_t blk, idx;</span></a>
<a name="4513"><span class="lineNum">    4513 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="4514"><span class="lineNum">    4514 </span><span class="lineNoCov">          0 :         bool group;</span></a>
<a name="4515"><span class="lineNum">    4515 </span>            : </a>
<a name="4516"><span class="lineNum">    4516 </span><span class="lineNoCov">          0 :         if (!out_state || !xive_decode_vp(vp_id, &amp;blk, &amp;idx, NULL, &amp;group))</span></a>
<a name="4517"><span class="lineNum">    4517 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="4518"><span class="lineNum">    4518 </span><span class="lineNoCov">          0 :         if (group)</span></a>
<a name="4519"><span class="lineNum">    4519 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4520"><span class="lineNum">    4520 </span><span class="lineNoCov">          0 :         x = xive_from_pc_blk(blk);</span></a>
<a name="4521"><span class="lineNum">    4521 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="4522"><span class="lineNum">    4522 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4523"><span class="lineNum">    4523 </span><span class="lineNoCov">          0 :         vp = xive_get_vp(x, idx);</span></a>
<a name="4524"><span class="lineNum">    4524 </span><span class="lineNoCov">          0 :         if (!vp)</span></a>
<a name="4525"><span class="lineNum">    4525 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4526"><span class="lineNum">    4526 </span>            : </a>
<a name="4527"><span class="lineNum">    4527 </span>            :         /* Scrub the vp */</a>
<a name="4528"><span class="lineNum">    4528 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="4529"><span class="lineNum">    4529 </span><span class="lineNoCov">          0 :         rc = xive_vpc_scrub(x, blk, idx);</span></a>
<a name="4530"><span class="lineNum">    4530 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="4531"><span class="lineNum">    4531 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="4532"><span class="lineNum">    4532 </span>            :                 return rc;</a>
<a name="4533"><span class="lineNum">    4533 </span>            : </a>
<a name="4534"><span class="lineNum">    4534 </span><span class="lineNoCov">          0 :         if (!(vp-&gt;w0 &amp; VP_W0_VALID))</span></a>
<a name="4535"><span class="lineNum">    4535 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4536"><span class="lineNum">    4536 </span>            : </a>
<a name="4537"><span class="lineNum">    4537 </span>            :         /*</a>
<a name="4538"><span class="lineNum">    4538 </span>            :          * Return word4 and word5 which contain the saved HW thread</a>
<a name="4539"><span class="lineNum">    4539 </span>            :          * context. The IPB register is all we care for now on P9.</a>
<a name="4540"><span class="lineNum">    4540 </span>            :          */</a>
<a name="4541"><span class="lineNum">    4541 </span><span class="lineNoCov">          0 :         *out_state = (((uint64_t)vp-&gt;w4) &lt;&lt; 32) | vp-&gt;w5;</span></a>
<a name="4542"><span class="lineNum">    4542 </span>            : </a>
<a name="4543"><span class="lineNum">    4543 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="4544"><span class="lineNum">    4544 </span>            : }</a>
<a name="4545"><span class="lineNum">    4545 </span>            : </a>
<a name="4546"><span class="lineNum">    4546 </span><span class="lineNoCov">          0 : static void xive_cleanup_cpu_tima(struct cpu_thread *c)</span></a>
<a name="4547"><span class="lineNum">    4547 </span>            : {</a>
<a name="4548"><span class="lineNum">    4548 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs = c-&gt;xstate;</span></a>
<a name="4549"><span class="lineNum">    4549 </span><span class="lineNoCov">          0 :         struct xive *x = xs-&gt;xive;</span></a>
<a name="4550"><span class="lineNum">    4550 </span><span class="lineNoCov">          0 :         void *ind_tm_base = x-&gt;ic_base + (4 &lt;&lt; x-&gt;ic_shift);</span></a>
<a name="4551"><span class="lineNum">    4551 </span><span class="lineNoCov">          0 :         uint8_t old_w2 __unused, w2 __unused;</span></a>
<a name="4552"><span class="lineNum">    4552 </span>            : </a>
<a name="4553"><span class="lineNum">    4553 </span>            :         /* Reset the HW context */</a>
<a name="4554"><span class="lineNum">    4554 </span><span class="lineNoCov">          0 :         xive_reset_enable_thread(c);</span></a>
<a name="4555"><span class="lineNum">    4555 </span>            : </a>
<a name="4556"><span class="lineNum">    4556 </span>            :         /* Setup indirect access to the corresponding thread */</a>
<a name="4557"><span class="lineNum">    4557 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_TCTXT_INDIR0,</span></a>
<a name="4558"><span class="lineNum">    4558 </span>            :                   PC_TCTXT_INDIR_VALID |</a>
<a name="4559"><span class="lineNum">    4559 </span>            :                   SETFIELD(PC_TCTXT_INDIR_THRDID, 0ull, c-&gt;pir &amp; 0xff));</a>
<a name="4560"><span class="lineNum">    4560 </span>            : </a>
<a name="4561"><span class="lineNum">    4561 </span>            :         /* Workaround for HW issue: Need to read the above register</a>
<a name="4562"><span class="lineNum">    4562 </span>            :          * back before doing the subsequent accesses</a>
<a name="4563"><span class="lineNum">    4563 </span>            :          */</a>
<a name="4564"><span class="lineNum">    4564 </span><span class="lineNoCov">          0 :         xive_regr(x, PC_TCTXT_INDIR0);</span></a>
<a name="4565"><span class="lineNum">    4565 </span>            : </a>
<a name="4566"><span class="lineNum">    4566 </span>            :         /* Set VT to 1 */</a>
<a name="4567"><span class="lineNum">    4567 </span><span class="lineNoCov">          0 :         old_w2 = in_8(ind_tm_base + TM_QW3_HV_PHYS + TM_WORD2);</span></a>
<a name="4568"><span class="lineNum">    4568 </span><span class="lineNoCov">          0 :         out_8(ind_tm_base + TM_QW3_HV_PHYS + TM_WORD2, 0x80);</span></a>
<a name="4569"><span class="lineNum">    4569 </span><span class="lineNoCov">          0 :         w2 = in_8(ind_tm_base + TM_QW3_HV_PHYS + TM_WORD2);</span></a>
<a name="4570"><span class="lineNum">    4570 </span>            : </a>
<a name="4571"><span class="lineNum">    4571 </span>            :         /* Dump HV state */</a>
<a name="4572"><span class="lineNum">    4572 </span><span class="lineNoCov">          0 :         xive_cpu_vdbg(c, &quot;[reset] VP TIMA VP=%x/%x W01=%016llx W2=%02x-&gt;%02x\n&quot;,</span></a>
<a name="4573"><span class="lineNum">    4573 </span>            :                       xs-&gt;vp_blk, xs-&gt;vp_idx,</a>
<a name="4574"><span class="lineNum">    4574 </span>            :                       in_be64(ind_tm_base + TM_QW3_HV_PHYS),</a>
<a name="4575"><span class="lineNum">    4575 </span>            :                       old_w2, w2);</a>
<a name="4576"><span class="lineNum">    4576 </span>            : </a>
<a name="4577"><span class="lineNum">    4577 </span>            :         /* Reset indirect access */</a>
<a name="4578"><span class="lineNum">    4578 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_TCTXT_INDIR0, 0);</span></a>
<a name="4579"><span class="lineNum">    4579 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4580"><span class="lineNum">    4580 </span>            : </a>
<a name="4581"><span class="lineNum">    4581 </span>            : #ifdef USE_INDIRECT</a>
<a name="4582"><span class="lineNum">    4582 </span><span class="lineNoCov">          0 : static int64_t xive_vc_ind_cache_kill(struct xive *x, uint64_t type)</span></a>
<a name="4583"><span class="lineNum">    4583 </span>            : {</a>
<a name="4584"><span class="lineNum">    4584 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="4585"><span class="lineNum">    4585 </span>            : </a>
<a name="4586"><span class="lineNum">    4586 </span>            :         /* We clear the whole thing */</a>
<a name="4587"><span class="lineNum">    4587 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_AT_MACRO_KILL_MASK, 0);</span></a>
<a name="4588"><span class="lineNum">    4588 </span><span class="lineNoCov">          0 :         xive_regw(x, VC_AT_MACRO_KILL, VC_KILL_VALID |</span></a>
<a name="4589"><span class="lineNum">    4589 </span>            :                   SETFIELD(VC_KILL_TYPE, 0ull, type));</a>
<a name="4590"><span class="lineNum">    4590 </span>            : </a>
<a name="4591"><span class="lineNum">    4591 </span>            :         /* XXX SIMICS problem ? */</a>
<a name="4592"><span class="lineNum">    4592 </span><span class="lineNoCov">          0 :         if (chip_quirk(QUIRK_SIMICS))</span></a>
<a name="4593"><span class="lineNum">    4593 </span>            :                 return 0;</a>
<a name="4594"><span class="lineNum">    4594 </span>            : </a>
<a name="4595"><span class="lineNum">    4595 </span>            :         /* XXX Add timeout */</a>
<a name="4596"><span class="lineNum">    4596 </span><span class="lineNoCov">          0 :         for (;;) {</span></a>
<a name="4597"><span class="lineNum">    4597 </span><span class="lineNoCov">          0 :                 val = xive_regr(x, VC_AT_MACRO_KILL);</span></a>
<a name="4598"><span class="lineNum">    4598 </span><span class="lineNoCov">          0 :                 if (!(val &amp; VC_KILL_VALID))</span></a>
<a name="4599"><span class="lineNum">    4599 </span>            :                         break;</a>
<a name="4600"><span class="lineNum">    4600 </span>            :         }</a>
<a name="4601"><span class="lineNum">    4601 </span>            :         return 0;</a>
<a name="4602"><span class="lineNum">    4602 </span>            : }</a>
<a name="4603"><span class="lineNum">    4603 </span>            : </a>
<a name="4604"><span class="lineNum">    4604 </span><span class="lineNoCov">          0 : static int64_t xive_pc_ind_cache_kill(struct xive *x)</span></a>
<a name="4605"><span class="lineNum">    4605 </span>            : {</a>
<a name="4606"><span class="lineNum">    4606 </span><span class="lineNoCov">          0 :         uint64_t val;</span></a>
<a name="4607"><span class="lineNum">    4607 </span>            : </a>
<a name="4608"><span class="lineNum">    4608 </span>            :         /* We clear the whole thing */</a>
<a name="4609"><span class="lineNum">    4609 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_AT_KILL_MASK, 0);</span></a>
<a name="4610"><span class="lineNum">    4610 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_AT_KILL, PC_AT_KILL_VALID);</span></a>
<a name="4611"><span class="lineNum">    4611 </span>            : </a>
<a name="4612"><span class="lineNum">    4612 </span>            :         /* XXX SIMICS problem ? */</a>
<a name="4613"><span class="lineNum">    4613 </span><span class="lineNoCov">          0 :         if (chip_quirk(QUIRK_SIMICS))</span></a>
<a name="4614"><span class="lineNum">    4614 </span>            :                 return 0;</a>
<a name="4615"><span class="lineNum">    4615 </span>            : </a>
<a name="4616"><span class="lineNum">    4616 </span>            :         /* XXX Add timeout */</a>
<a name="4617"><span class="lineNum">    4617 </span><span class="lineNoCov">          0 :         for (;;) {</span></a>
<a name="4618"><span class="lineNum">    4618 </span><span class="lineNoCov">          0 :                 val = xive_regr(x, PC_AT_KILL);</span></a>
<a name="4619"><span class="lineNum">    4619 </span><span class="lineNoCov">          0 :                 if (!(val &amp; PC_AT_KILL_VALID))</span></a>
<a name="4620"><span class="lineNum">    4620 </span>            :                         break;</a>
<a name="4621"><span class="lineNum">    4621 </span>            :         }</a>
<a name="4622"><span class="lineNum">    4622 </span>            :         return 0;</a>
<a name="4623"><span class="lineNum">    4623 </span>            : }</a>
<a name="4624"><span class="lineNum">    4624 </span>            : </a>
<a name="4625"><span class="lineNum">    4625 </span><span class="lineNoCov">          0 : static void xive_cleanup_vp_ind(struct xive *x)</span></a>
<a name="4626"><span class="lineNum">    4626 </span>            : {</a>
<a name="4627"><span class="lineNum">    4627 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="4628"><span class="lineNum">    4628 </span>            : </a>
<a name="4629"><span class="lineNum">    4629 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;Cleaning up %d VP ind entries...\n&quot;, x-&gt;vp_ind_count);</span></a>
<a name="4630"><span class="lineNum">    4630 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; x-&gt;vp_ind_count; i++) {</span></a>
<a name="4631"><span class="lineNum">    4631 </span><span class="lineNoCov">          0 :                 if (x-&gt;vp_ind_base[i] &amp; VSD_FIRMWARE) {</span></a>
<a name="4632"><span class="lineNum">    4632 </span><span class="lineNoCov">          0 :                         xive_dbg(x, &quot; %04x ... skip (firmware)\n&quot;, i);</span></a>
<a name="4633"><span class="lineNum">    4633 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4634"><span class="lineNum">    4634 </span>            :                 }</a>
<a name="4635"><span class="lineNum">    4635 </span><span class="lineNoCov">          0 :                 if (x-&gt;vp_ind_base[i] != 0) {</span></a>
<a name="4636"><span class="lineNum">    4636 </span><span class="lineNoCov">          0 :                         x-&gt;vp_ind_base[i] = 0;</span></a>
<a name="4637"><span class="lineNum">    4637 </span><span class="lineNoCov">          0 :                         xive_dbg(x, &quot; %04x ... cleaned\n&quot;, i);</span></a>
<a name="4638"><span class="lineNum">    4638 </span>            :                 }</a>
<a name="4639"><span class="lineNum">    4639 </span>            :         }</a>
<a name="4640"><span class="lineNum">    4640 </span><span class="lineNoCov">          0 :         xive_pc_ind_cache_kill(x);</span></a>
<a name="4641"><span class="lineNum">    4641 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4642"><span class="lineNum">    4642 </span>            : </a>
<a name="4643"><span class="lineNum">    4643 </span><span class="lineNoCov">          0 : static void xive_cleanup_eq_ind(struct xive *x)</span></a>
<a name="4644"><span class="lineNum">    4644 </span>            : {</a>
<a name="4645"><span class="lineNum">    4645 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="4646"><span class="lineNum">    4646 </span>            : </a>
<a name="4647"><span class="lineNum">    4647 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;Cleaning up %d EQ ind entries...\n&quot;, x-&gt;eq_ind_count);</span></a>
<a name="4648"><span class="lineNum">    4648 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; x-&gt;eq_ind_count; i++) {</span></a>
<a name="4649"><span class="lineNum">    4649 </span><span class="lineNoCov">          0 :                 if (x-&gt;eq_ind_base[i] &amp; VSD_FIRMWARE) {</span></a>
<a name="4650"><span class="lineNum">    4650 </span><span class="lineNoCov">          0 :                         xive_dbg(x, &quot; %04x ... skip (firmware)\n&quot;, i);</span></a>
<a name="4651"><span class="lineNum">    4651 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4652"><span class="lineNum">    4652 </span>            :                 }</a>
<a name="4653"><span class="lineNum">    4653 </span><span class="lineNoCov">          0 :                 if (x-&gt;eq_ind_base[i] != 0) {</span></a>
<a name="4654"><span class="lineNum">    4654 </span><span class="lineNoCov">          0 :                         x-&gt;eq_ind_base[i] = 0;</span></a>
<a name="4655"><span class="lineNum">    4655 </span><span class="lineNoCov">          0 :                         xive_dbg(x, &quot; %04x ... cleaned\n&quot;, i);</span></a>
<a name="4656"><span class="lineNum">    4656 </span>            :                 }</a>
<a name="4657"><span class="lineNum">    4657 </span>            :         }</a>
<a name="4658"><span class="lineNum">    4658 </span><span class="lineNoCov">          0 :         xive_vc_ind_cache_kill(x, VC_KILL_EQD);</span></a>
<a name="4659"><span class="lineNum">    4659 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4660"><span class="lineNum">    4660 </span>            : #endif /* USE_INDIRECT */</a>
<a name="4661"><span class="lineNum">    4661 </span>            : </a>
<a name="4662"><span class="lineNum">    4662 </span><span class="lineNoCov">          0 : static void xive_reset_one(struct xive *x)</span></a>
<a name="4663"><span class="lineNum">    4663 </span>            : {</a>
<a name="4664"><span class="lineNum">    4664 </span><span class="lineNoCov">          0 :         struct cpu_thread *c;</span></a>
<a name="4665"><span class="lineNum">    4665 </span><span class="lineNoCov">          0 :         bool eq_firmware;</span></a>
<a name="4666"><span class="lineNum">    4666 </span><span class="lineNoCov">          0 :         int i;</span></a>
<a name="4667"><span class="lineNum">    4667 </span>            : </a>
<a name="4668"><span class="lineNum">    4668 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;Resetting one xive...\n&quot;);</span></a>
<a name="4669"><span class="lineNum">    4669 </span>            : </a>
<a name="4670"><span class="lineNum">    4670 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="4671"><span class="lineNum">    4671 </span>            : </a>
<a name="4672"><span class="lineNum">    4672 </span>            :         /* Check all interrupts are disabled */</a>
<a name="4673"><span class="lineNum">    4673 </span><span class="lineNoCov">          0 :         i = bitmap_find_one_bit(*x-&gt;int_enabled_map, 0, MAX_INT_ENTRIES);</span></a>
<a name="4674"><span class="lineNum">    4674 </span><span class="lineNoCov">          0 :         if (i &gt;= 0)</span></a>
<a name="4675"><span class="lineNum">    4675 </span><span class="lineNoCov">          0 :                 xive_warn(x, &quot;Interrupt %d (and maybe more) not disabled&quot;</span></a>
<a name="4676"><span class="lineNum">    4676 </span>            :                           &quot; at reset !\n&quot;, i);</a>
<a name="4677"><span class="lineNum">    4677 </span>            : </a>
<a name="4678"><span class="lineNum">    4678 </span>            :         /* Reset IPI allocation */</a>
<a name="4679"><span class="lineNum">    4679 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;freeing alloc map %p/%p\n&quot;,</span></a>
<a name="4680"><span class="lineNum">    4680 </span>            :                  x-&gt;ipi_alloc_map, *x-&gt;ipi_alloc_map);</a>
<a name="4681"><span class="lineNum">    4681 </span><span class="lineNoCov">          0 :         memset(x-&gt;ipi_alloc_map, 0, BITMAP_BYTES(MAX_INT_ENTRIES));</span></a>
<a name="4682"><span class="lineNum">    4682 </span>            : </a>
<a name="4683"><span class="lineNum">    4683 </span><span class="lineNoCov">          0 :         xive_dbg(x, &quot;Resetting EQs...\n&quot;);</span></a>
<a name="4684"><span class="lineNum">    4684 </span>            : </a>
<a name="4685"><span class="lineNum">    4685 </span>            :         /* Reset all allocated EQs and free the user ones */</a>
<a name="4686"><span class="lineNum">    4686 </span><span class="lineNoCov">          0 :         bitmap_for_each_one(*x-&gt;eq_map, MAX_EQ_COUNT &gt;&gt; 3, i) {</span></a>
<a name="4687"><span class="lineNum">    4687 </span><span class="lineNoCov">          0 :                 struct xive_eq eq0;</span></a>
<a name="4688"><span class="lineNum">    4688 </span><span class="lineNoCov">          0 :                 struct xive_eq *eq;</span></a>
<a name="4689"><span class="lineNum">    4689 </span><span class="lineNoCov">          0 :                 int j;</span></a>
<a name="4690"><span class="lineNum">    4690 </span>            : </a>
<a name="4691"><span class="lineNum">    4691 </span><span class="lineNoCov">          0 :                 if (i == 0)</span></a>
<a name="4692"><span class="lineNum">    4692 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4693"><span class="lineNum">    4693 </span>            :                 eq_firmware = false;</a>
<a name="4694"><span class="lineNum">    4694 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; 8; j++) {</span></a>
<a name="4695"><span class="lineNum">    4695 </span><span class="lineNoCov">          0 :                         uint32_t idx = (i &lt;&lt; 3) | j;</span></a>
<a name="4696"><span class="lineNum">    4696 </span>            : </a>
<a name="4697"><span class="lineNum">    4697 </span><span class="lineNoCov">          0 :                         eq = xive_get_eq(x, idx);</span></a>
<a name="4698"><span class="lineNum">    4698 </span><span class="lineNoCov">          0 :                         if (!eq)</span></a>
<a name="4699"><span class="lineNum">    4699 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="4700"><span class="lineNum">    4700 </span>            : </a>
<a name="4701"><span class="lineNum">    4701 </span>            :                         /* We need to preserve the firmware bit, otherwise</a>
<a name="4702"><span class="lineNum">    4702 </span>            :                          * we will incorrectly free the EQs that are reserved</a>
<a name="4703"><span class="lineNum">    4703 </span>            :                          * for the physical CPUs</a>
<a name="4704"><span class="lineNum">    4704 </span>            :                          */</a>
<a name="4705"><span class="lineNum">    4705 </span><span class="lineNoCov">          0 :                         if (eq-&gt;w0 &amp; EQ_W0_VALID) {</span></a>
<a name="4706"><span class="lineNum">    4706 </span><span class="lineNoCov">          0 :                                 if (!(eq-&gt;w0 &amp; EQ_W0_FIRMWARE))</span></a>
<a name="4707"><span class="lineNum">    4707 </span><span class="lineNoCov">          0 :                                         xive_dbg(x, &quot;EQ 0x%x:0x%x is valid at reset: %08x %08x\n&quot;,</span></a>
<a name="4708"><span class="lineNum">    4708 </span>            :                                                  x-&gt;block_id, idx, eq-&gt;w0, eq-&gt;w1);</a>
<a name="4709"><span class="lineNum">    4709 </span><span class="lineNoCov">          0 :                                 eq0 = *eq;</span></a>
<a name="4710"><span class="lineNum">    4710 </span><span class="lineNoCov">          0 :                                 xive_cleanup_eq(&amp;eq0);</span></a>
<a name="4711"><span class="lineNum">    4711 </span><span class="lineNoCov">          0 :                                 xive_eqc_cache_update(x, x-&gt;block_id,</span></a>
<a name="4712"><span class="lineNum">    4712 </span>            :                                                       idx, 0, 4, &amp;eq0, false, true);</a>
<a name="4713"><span class="lineNum">    4713 </span>            :                         }</a>
<a name="4714"><span class="lineNum">    4714 </span><span class="lineNoCov">          0 :                         if (eq-&gt;w0 &amp; EQ_W0_FIRMWARE)</span></a>
<a name="4715"><span class="lineNum">    4715 </span><span class="lineNoCov">          0 :                                 eq_firmware = true;</span></a>
<a name="4716"><span class="lineNum">    4716 </span>            :                 }</a>
<a name="4717"><span class="lineNum">    4717 </span><span class="lineNoCov">          0 :                 if (!eq_firmware)</span></a>
<a name="4718"><span class="lineNum">    4718 </span><span class="lineNoCov">          0 :                         bitmap_clr_bit(*x-&gt;eq_map, i);</span></a>
<a name="4719"><span class="lineNum">    4719 </span>            :         }</a>
<a name="4720"><span class="lineNum">    4720 </span>            : </a>
<a name="4721"><span class="lineNum">    4721 </span>            :         /* Take out all VPs from HW and reset all CPPRs to 0 */</a>
<a name="4722"><span class="lineNum">    4722 </span><span class="lineNoCov">          0 :         for_each_present_cpu(c) {</span></a>
<a name="4723"><span class="lineNum">    4723 </span><span class="lineNoCov">          0 :                 if (c-&gt;chip_id != x-&gt;chip_id)</span></a>
<a name="4724"><span class="lineNum">    4724 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4725"><span class="lineNum">    4725 </span><span class="lineNoCov">          0 :                 if (!c-&gt;xstate)</span></a>
<a name="4726"><span class="lineNum">    4726 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4727"><span class="lineNum">    4727 </span><span class="lineNoCov">          0 :                 xive_cleanup_cpu_tima(c);</span></a>
<a name="4728"><span class="lineNum">    4728 </span>            :         }</a>
<a name="4729"><span class="lineNum">    4729 </span>            : </a>
<a name="4730"><span class="lineNum">    4730 </span>            :         /* Reset all user-allocated VPs. This is inefficient, we should</a>
<a name="4731"><span class="lineNum">    4731 </span>            :          * either keep a bitmap of allocated VPs or add an iterator to</a>
<a name="4732"><span class="lineNum">    4732 </span>            :          * the buddy which is trickier but doable.</a>
<a name="4733"><span class="lineNum">    4733 </span>            :          */</a>
<a name="4734"><span class="lineNum">    4734 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; MAX_VP_COUNT; i++) {</span></a>
<a name="4735"><span class="lineNum">    4735 </span><span class="lineNoCov">          0 :                 struct xive_vp *vp;</span></a>
<a name="4736"><span class="lineNum">    4736 </span><span class="lineNoCov">          0 :                 struct xive_vp vp0 = {0};</span></a>
<a name="4737"><span class="lineNum">    4737 </span>            : </a>
<a name="4738"><span class="lineNum">    4738 </span>            :                 /* Ignore the physical CPU VPs */</a>
<a name="4739"><span class="lineNum">    4739 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="4740"><span class="lineNum">    4740 </span><span class="lineNoCov">          0 :                 if (i &gt;= INITIAL_VP_BASE &amp;&amp;</span></a>
<a name="4741"><span class="lineNum">    4741 </span>            :                     i &lt; (INITIAL_VP_BASE + INITIAL_VP_COUNT))</a>
<a name="4742"><span class="lineNum">    4742 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4743"><span class="lineNum">    4743 </span>            : #else</a>
<a name="4744"><span class="lineNum">    4744 </span>            :                 if (x-&gt;block_id == 0 &amp;&amp;</a>
<a name="4745"><span class="lineNum">    4745 </span>            :                     i &gt;= INITIAL_BLK0_VP_BASE &amp;&amp;</a>
<a name="4746"><span class="lineNum">    4746 </span>            :                     i &lt; (INITIAL_BLK0_VP_BASE + INITIAL_BLK0_VP_BASE))</a>
<a name="4747"><span class="lineNum">    4747 </span>            :                         continue;</a>
<a name="4748"><span class="lineNum">    4748 </span>            : #endif</a>
<a name="4749"><span class="lineNum">    4749 </span>            :                 /* Is the VP valid ? */</a>
<a name="4750"><span class="lineNum">    4750 </span><span class="lineNoCov">          0 :                 vp = xive_get_vp(x, i);</span></a>
<a name="4751"><span class="lineNum">    4751 </span><span class="lineNoCov">          0 :                 if (!vp || !(vp-&gt;w0 &amp; VP_W0_VALID))</span></a>
<a name="4752"><span class="lineNum">    4752 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4753"><span class="lineNum">    4753 </span>            : </a>
<a name="4754"><span class="lineNum">    4754 </span>            :                 /* Clear it */</a>
<a name="4755"><span class="lineNum">    4755 </span><span class="lineNoCov">          0 :                 xive_dbg(x, &quot;VP 0x%x:0x%x is valid at reset\n&quot;, x-&gt;block_id, i);</span></a>
<a name="4756"><span class="lineNum">    4756 </span><span class="lineNoCov">          0 :                 xive_vpc_cache_update(x, x-&gt;block_id,</span></a>
<a name="4757"><span class="lineNum">    4757 </span>            :                                       i, 0, 8, &amp;vp0, false, true);</a>
<a name="4758"><span class="lineNum">    4758 </span>            :         }</a>
<a name="4759"><span class="lineNum">    4759 </span>            : </a>
<a name="4760"><span class="lineNum">    4760 </span>            : #ifndef USE_BLOCK_GROUP_MODE</a>
<a name="4761"><span class="lineNum">    4761 </span>            :         /* If block group mode isn't enabled, reset VP alloc buddy */</a>
<a name="4762"><span class="lineNum">    4762 </span>            :         buddy_reset(x-&gt;vp_buddy);</a>
<a name="4763"><span class="lineNum">    4763 </span>            :         if (x-&gt;block_id == 0)</a>
<a name="4764"><span class="lineNum">    4764 </span>            :                 assert(buddy_reserve(x-&gt;vp_buddy, 0x800, 11));</a>
<a name="4765"><span class="lineNum">    4765 </span>            : #endif</a>
<a name="4766"><span class="lineNum">    4766 </span>            : </a>
<a name="4767"><span class="lineNum">    4767 </span>            : #ifdef USE_INDIRECT</a>
<a name="4768"><span class="lineNum">    4768 </span>            :         /* Forget about remaining donated pages */</a>
<a name="4769"><span class="lineNum">    4769 </span><span class="lineNoCov">          0 :         list_head_init(&amp;x-&gt;donated_pages);</span></a>
<a name="4770"><span class="lineNum">    4770 </span>            : </a>
<a name="4771"><span class="lineNum">    4771 </span>            :         /* And cleanup donated indirect VP and EQ pages */</a>
<a name="4772"><span class="lineNum">    4772 </span><span class="lineNoCov">          0 :         xive_cleanup_vp_ind(x);</span></a>
<a name="4773"><span class="lineNum">    4773 </span><span class="lineNoCov">          0 :         xive_cleanup_eq_ind(x);</span></a>
<a name="4774"><span class="lineNum">    4774 </span>            : #endif</a>
<a name="4775"><span class="lineNum">    4775 </span>            : </a>
<a name="4776"><span class="lineNum">    4776 </span>            :         /* The rest must not be called with the lock held */</a>
<a name="4777"><span class="lineNum">    4777 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="4778"><span class="lineNum">    4778 </span>            : </a>
<a name="4779"><span class="lineNum">    4779 </span>            :         /* Re-configure VPs and emulation */</a>
<a name="4780"><span class="lineNum">    4780 </span><span class="lineNoCov">          0 :         for_each_present_cpu(c) {</span></a>
<a name="4781"><span class="lineNum">    4781 </span><span class="lineNoCov">          0 :                 struct xive_cpu_state *xs = c-&gt;xstate;</span></a>
<a name="4782"><span class="lineNum">    4782 </span>            : </a>
<a name="4783"><span class="lineNum">    4783 </span><span class="lineNoCov">          0 :                 if (c-&gt;chip_id != x-&gt;chip_id || !xs)</span></a>
<a name="4784"><span class="lineNum">    4784 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4785"><span class="lineNum">    4785 </span>            : </a>
<a name="4786"><span class="lineNum">    4786 </span><span class="lineNoCov">          0 :                 if (xive_mode == XIVE_MODE_EMU)</span></a>
<a name="4787"><span class="lineNum">    4787 </span><span class="lineNoCov">          0 :                         xive_init_cpu_emulation(xs, c);</span></a>
<a name="4788"><span class="lineNum">    4788 </span>            :                 else</a>
<a name="4789"><span class="lineNum">    4789 </span><span class="lineNoCov">          0 :                         xive_init_cpu_exploitation(xs);</span></a>
<a name="4790"><span class="lineNum">    4790 </span>            :         }</a>
<a name="4791"><span class="lineNum">    4791 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4792"><span class="lineNum">    4792 </span>            : </a>
<a name="4793"><span class="lineNum">    4793 </span><span class="lineNoCov">          0 : static void xive_reset_mask_source_cb(struct irq_source *is,</span></a>
<a name="4794"><span class="lineNum">    4794 </span>            :                                       void *data __unused)</a>
<a name="4795"><span class="lineNum">    4795 </span>            : {</a>
<a name="4796"><span class="lineNum">    4796 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="4797"><span class="lineNum">    4797 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="4798"><span class="lineNum">    4798 </span><span class="lineNoCov">          0 :         uint32_t isn;</span></a>
<a name="4799"><span class="lineNum">    4799 </span>            : </a>
<a name="4800"><span class="lineNum">    4800 </span><span class="lineNoCov">          0 :         if (is-&gt;ops != &amp;xive_irq_source_ops)</span></a>
<a name="4801"><span class="lineNum">    4801 </span>            :                 return;</a>
<a name="4802"><span class="lineNum">    4802 </span>            : </a>
<a name="4803"><span class="lineNum">    4803 </span>            :         /* Skip escalation sources */</a>
<a name="4804"><span class="lineNum">    4804 </span><span class="lineNoCov">          0 :         if (GIRQ_IS_ESCALATION(is-&gt;start))</span></a>
<a name="4805"><span class="lineNum">    4805 </span>            :                 return;</a>
<a name="4806"><span class="lineNum">    4806 </span>            : </a>
<a name="4807"><span class="lineNum">    4807 </span><span class="lineNoCov">          0 :         x = s-&gt;xive;</span></a>
<a name="4808"><span class="lineNum">    4808 </span>            : </a>
<a name="4809"><span class="lineNum">    4809 </span>            :         /* Iterate all interrupts */</a>
<a name="4810"><span class="lineNum">    4810 </span><span class="lineNoCov">          0 :         for (isn = is-&gt;start; isn &lt; is-&gt;end; isn++) {</span></a>
<a name="4811"><span class="lineNum">    4811 </span>            :                 /* Has it ever been enabled ? */</a>
<a name="4812"><span class="lineNum">    4812 </span><span class="lineNoCov">          0 :                 if (!bitmap_tst_bit(*x-&gt;int_enabled_map, GIRQ_TO_IDX(isn)))</span></a>
<a name="4813"><span class="lineNum">    4813 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4814"><span class="lineNum">    4814 </span>            :                 /* Mask it and clear the enabled map bit */</a>
<a name="4815"><span class="lineNum">    4815 </span><span class="lineNoCov">          0 :                 xive_vdbg(x, &quot;[reset] disabling source 0x%x\n&quot;, isn);</span></a>
<a name="4816"><span class="lineNum">    4816 </span><span class="lineNoCov">          0 :                 __xive_set_irq_config(is, isn, 0, 0xff, isn, true, false);</span></a>
<a name="4817"><span class="lineNum">    4817 </span><span class="lineNoCov">          0 :                 bitmap_clr_bit(*x-&gt;int_enabled_map, GIRQ_TO_IDX(isn));</span></a>
<a name="4818"><span class="lineNum">    4818 </span>            :         }</a>
<a name="4819"><span class="lineNum">    4819 </span>            : }</a>
<a name="4820"><span class="lineNum">    4820 </span>            : </a>
<a name="4821"><span class="lineNum">    4821 </span><span class="lineNoCov">          0 : void reset_cpu_xive(void)</span></a>
<a name="4822"><span class="lineNum">    4822 </span>            : {</a>
<a name="4823"><span class="lineNum">    4823 </span><span class="lineNoCov">          0 :         struct cpu_thread *c = this_cpu();</span></a>
<a name="4824"><span class="lineNum">    4824 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs = c-&gt;xstate;</span></a>
<a name="4825"><span class="lineNum">    4825 </span>            : </a>
<a name="4826"><span class="lineNum">    4826 </span><span class="lineNoCov">          0 :         xs-&gt;cppr = 0;</span></a>
<a name="4827"><span class="lineNum">    4827 </span><span class="lineNoCov">          0 :         out_8(xs-&gt;tm_ring1 + TM_QW3_HV_PHYS + TM_CPPR, 0);</span></a>
<a name="4828"><span class="lineNum">    4828 </span>            : </a>
<a name="4829"><span class="lineNum">    4829 </span><span class="lineNoCov">          0 :         in_be64(xs-&gt;tm_ring1 + TM_SPC_PULL_POOL_CTX);</span></a>
<a name="4830"><span class="lineNum">    4830 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4831"><span class="lineNum">    4831 </span>            : </a>
<a name="4832"><span class="lineNum">    4832 </span><span class="lineNoCov">          0 : static int64_t __xive_reset(uint64_t version)</span></a>
<a name="4833"><span class="lineNum">    4833 </span>            : {</a>
<a name="4834"><span class="lineNum">    4834 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="4835"><span class="lineNum">    4835 </span>            : </a>
<a name="4836"><span class="lineNum">    4836 </span><span class="lineNoCov">          0 :         xive_mode = version;</span></a>
<a name="4837"><span class="lineNum">    4837 </span>            : </a>
<a name="4838"><span class="lineNum">    4838 </span>            :         /* Mask all interrupt sources */</a>
<a name="4839"><span class="lineNum">    4839 </span><span class="lineNoCov">          0 :         irq_for_each_source(xive_reset_mask_source_cb, NULL);</span></a>
<a name="4840"><span class="lineNum">    4840 </span>            : </a>
<a name="4841"><span class="lineNum">    4841 </span>            :         /* For each XIVE do a sync... */</a>
<a name="4842"><span class="lineNum">    4842 </span><span class="lineNoCov">          0 :         for_each_chip(chip) {</span></a>
<a name="4843"><span class="lineNum">    4843 </span><span class="lineNoCov">          0 :                 if (!chip-&gt;xive)</span></a>
<a name="4844"><span class="lineNum">    4844 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4845"><span class="lineNum">    4845 </span><span class="lineNoCov">          0 :                 xive_sync(chip-&gt;xive);</span></a>
<a name="4846"><span class="lineNum">    4846 </span>            :         }</a>
<a name="4847"><span class="lineNum">    4847 </span>            : </a>
<a name="4848"><span class="lineNum">    4848 </span>            :         /* For each XIVE reset everything else... */</a>
<a name="4849"><span class="lineNum">    4849 </span><span class="lineNoCov">          0 :         for_each_chip(chip) {</span></a>
<a name="4850"><span class="lineNum">    4850 </span><span class="lineNoCov">          0 :                 if (!chip-&gt;xive)</span></a>
<a name="4851"><span class="lineNum">    4851 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4852"><span class="lineNum">    4852 </span><span class="lineNoCov">          0 :                 xive_reset_one(chip-&gt;xive);</span></a>
<a name="4853"><span class="lineNum">    4853 </span>            :         }</a>
<a name="4854"><span class="lineNum">    4854 </span>            : </a>
<a name="4855"><span class="lineNum">    4855 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="4856"><span class="lineNum">    4856 </span>            :         /* Cleanup global VP allocator */</a>
<a name="4857"><span class="lineNum">    4857 </span><span class="lineNoCov">          0 :         buddy_reset(xive_vp_buddy);</span></a>
<a name="4858"><span class="lineNum">    4858 </span>            : </a>
<a name="4859"><span class="lineNum">    4859 </span>            :         /* We reserve the whole range of VPs representing HW chips.</a>
<a name="4860"><span class="lineNum">    4860 </span>            :          *</a>
<a name="4861"><span class="lineNum">    4861 </span>            :          * These are 0x80..0xff, so order 7 starting at 0x80. This will</a>
<a name="4862"><span class="lineNum">    4862 </span>            :          * reserve that range on each chip.</a>
<a name="4863"><span class="lineNum">    4863 </span>            :          */</a>
<a name="4864"><span class="lineNum">    4864 </span><span class="lineNoCov">          0 :         assert(buddy_reserve(xive_vp_buddy, 0x80, 7));</span></a>
<a name="4865"><span class="lineNum">    4865 </span>            : #endif /* USE_BLOCK_GROUP_MODE */</a>
<a name="4866"><span class="lineNum">    4866 </span>            : </a>
<a name="4867"><span class="lineNum">    4867 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="4868"><span class="lineNum">    4868 </span>            : }</a>
<a name="4869"><span class="lineNum">    4869 </span>            : </a>
<a name="4870"><span class="lineNum">    4870 </span>            : /* Called by fast reboot */</a>
<a name="4871"><span class="lineNum">    4871 </span><span class="lineNoCov">          0 : int64_t xive_reset(void)</span></a>
<a name="4872"><span class="lineNum">    4872 </span>            : {</a>
<a name="4873"><span class="lineNum">    4873 </span><span class="lineNoCov">          0 :         if (xive_mode == XIVE_MODE_NONE)</span></a>
<a name="4874"><span class="lineNum">    4874 </span>            :                 return OPAL_SUCCESS;</a>
<a name="4875"><span class="lineNum">    4875 </span><span class="lineNoCov">          0 :         return __xive_reset(XIVE_MODE_EMU);</span></a>
<a name="4876"><span class="lineNum">    4876 </span>            : }</a>
<a name="4877"><span class="lineNum">    4877 </span>            : </a>
<a name="4878"><span class="lineNum">    4878 </span><span class="lineNoCov">          0 : static int64_t opal_xive_reset(uint64_t version)</span></a>
<a name="4879"><span class="lineNum">    4879 </span>            : {</a>
<a name="4880"><span class="lineNum">    4880 </span><span class="lineNoCov">          0 :         prlog(PR_DEBUG, &quot;XIVE reset, version: %d...\n&quot;, (int)version);</span></a>
<a name="4881"><span class="lineNum">    4881 </span>            : </a>
<a name="4882"><span class="lineNum">    4882 </span><span class="lineNoCov">          0 :         if (version &gt; 1)</span></a>
<a name="4883"><span class="lineNum">    4883 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4884"><span class="lineNum">    4884 </span>            : </a>
<a name="4885"><span class="lineNum">    4885 </span><span class="lineNoCov">          0 :         return __xive_reset(version);</span></a>
<a name="4886"><span class="lineNum">    4886 </span>            : }</a>
<a name="4887"><span class="lineNum">    4887 </span>            : </a>
<a name="4888"><span class="lineNum">    4888 </span><span class="lineNoCov">          0 : static int64_t opal_xive_free_vp_block(uint64_t vp_base)</span></a>
<a name="4889"><span class="lineNum">    4889 </span>            : {</a>
<a name="4890"><span class="lineNum">    4890 </span><span class="lineNoCov">          0 :         uint32_t blk, idx, i, j, count;</span></a>
<a name="4891"><span class="lineNum">    4891 </span><span class="lineNoCov">          0 :         uint8_t order;</span></a>
<a name="4892"><span class="lineNum">    4892 </span><span class="lineNoCov">          0 :         bool group;</span></a>
<a name="4893"><span class="lineNum">    4893 </span>            : </a>
<a name="4894"><span class="lineNum">    4894 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="4895"><span class="lineNum">    4895 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4896"><span class="lineNum">    4896 </span>            : </a>
<a name="4897"><span class="lineNum">    4897 </span><span class="lineNoCov">          0 :         if (!xive_decode_vp(vp_base, &amp;blk, &amp;idx, &amp;order, &amp;group))</span></a>
<a name="4898"><span class="lineNum">    4898 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4899"><span class="lineNum">    4899 </span><span class="lineNoCov">          0 :         if (group)</span></a>
<a name="4900"><span class="lineNum">    4900 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4901"><span class="lineNum">    4901 </span>            : #ifdef USE_BLOCK_GROUP_MODE</a>
<a name="4902"><span class="lineNum">    4902 </span><span class="lineNoCov">          0 :         if (blk)</span></a>
<a name="4903"><span class="lineNum">    4903 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4904"><span class="lineNum">    4904 </span><span class="lineNoCov">          0 :         if (order &lt; (xive_chips_alloc_bits + 1))</span></a>
<a name="4905"><span class="lineNum">    4905 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4906"><span class="lineNum">    4906 </span><span class="lineNoCov">          0 :         if (idx &amp; ((1 &lt;&lt; (order - xive_chips_alloc_bits)) - 1))</span></a>
<a name="4907"><span class="lineNum">    4907 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4908"><span class="lineNum">    4908 </span>            : #else</a>
<a name="4909"><span class="lineNum">    4909 </span>            :         if (order &lt; 1)</a>
<a name="4910"><span class="lineNum">    4910 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4911"><span class="lineNum">    4911 </span>            :         if (idx &amp; ((1 &lt;&lt; order) - 1))</a>
<a name="4912"><span class="lineNum">    4912 </span>            :                 return OPAL_PARAMETER;</a>
<a name="4913"><span class="lineNum">    4913 </span>            : #endif</a>
<a name="4914"><span class="lineNum">    4914 </span>            : </a>
<a name="4915"><span class="lineNum">    4915 </span><span class="lineNoCov">          0 :         count = 1 &lt;&lt; order;</span></a>
<a name="4916"><span class="lineNum">    4916 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count; i++) {</span></a>
<a name="4917"><span class="lineNum">    4917 </span><span class="lineNoCov">          0 :                 uint32_t vp_id = vp_base + i;</span></a>
<a name="4918"><span class="lineNum">    4918 </span><span class="lineNoCov">          0 :                 uint32_t blk, idx, eq_blk, eq_idx;</span></a>
<a name="4919"><span class="lineNum">    4919 </span><span class="lineNoCov">          0 :                 struct xive *x;</span></a>
<a name="4920"><span class="lineNum">    4920 </span><span class="lineNoCov">          0 :                 struct xive_vp *vp;</span></a>
<a name="4921"><span class="lineNum">    4921 </span>            : </a>
<a name="4922"><span class="lineNum">    4922 </span><span class="lineNoCov">          0 :                 if (!xive_decode_vp(vp_id, &amp;blk, &amp;idx, NULL, NULL)) {</span></a>
<a name="4923"><span class="lineNum">    4923 </span><span class="lineNoCov">          0 :                         prerror(&quot;XIVE: Couldn't decode VP id %u\n&quot;, vp_id);</span></a>
<a name="4924"><span class="lineNum">    4924 </span><span class="lineNoCov">          0 :                         return OPAL_INTERNAL_ERROR;</span></a>
<a name="4925"><span class="lineNum">    4925 </span>            :                 }</a>
<a name="4926"><span class="lineNum">    4926 </span><span class="lineNoCov">          0 :                 x = xive_from_pc_blk(blk);</span></a>
<a name="4927"><span class="lineNum">    4927 </span><span class="lineNoCov">          0 :                 if (!x) {</span></a>
<a name="4928"><span class="lineNum">    4928 </span><span class="lineNoCov">          0 :                         prerror(&quot;XIVE: Instance not found for deallocated VP&quot;</span></a>
<a name="4929"><span class="lineNum">    4929 </span>            :                                 &quot; block %d\n&quot;, blk);</a>
<a name="4930"><span class="lineNum">    4930 </span><span class="lineNoCov">          0 :                         return OPAL_INTERNAL_ERROR;</span></a>
<a name="4931"><span class="lineNum">    4931 </span>            :                 }</a>
<a name="4932"><span class="lineNum">    4932 </span><span class="lineNoCov">          0 :                 vp = xive_get_vp(x, idx);</span></a>
<a name="4933"><span class="lineNum">    4933 </span><span class="lineNoCov">          0 :                 if (!vp) {</span></a>
<a name="4934"><span class="lineNum">    4934 </span><span class="lineNoCov">          0 :                         prerror(&quot;XIVE: VP not found for deallocation !&quot;);</span></a>
<a name="4935"><span class="lineNum">    4935 </span><span class="lineNoCov">          0 :                         return OPAL_INTERNAL_ERROR;</span></a>
<a name="4936"><span class="lineNum">    4936 </span>            :                 }</a>
<a name="4937"><span class="lineNum">    4937 </span>            : </a>
<a name="4938"><span class="lineNum">    4938 </span>            :                 /* VP must be disabled */</a>
<a name="4939"><span class="lineNum">    4939 </span><span class="lineNoCov">          0 :                 if (vp-&gt;w0 &amp; VP_W0_VALID) {</span></a>
<a name="4940"><span class="lineNum">    4940 </span><span class="lineNoCov">          0 :                         prlog(PR_ERR, &quot;XIVE: freeing active VP %d\n&quot;, vp_id);</span></a>
<a name="4941"><span class="lineNum">    4941 </span><span class="lineNoCov">          0 :                         return OPAL_XIVE_FREE_ACTIVE;</span></a>
<a name="4942"><span class="lineNum">    4942 </span>            :                 }</a>
<a name="4943"><span class="lineNum">    4943 </span>            : </a>
<a name="4944"><span class="lineNum">    4944 </span>            :                 /* Not populated */</a>
<a name="4945"><span class="lineNum">    4945 </span><span class="lineNoCov">          0 :                 if (vp-&gt;w1 == 0)</span></a>
<a name="4946"><span class="lineNum">    4946 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="4947"><span class="lineNum">    4947 </span><span class="lineNoCov">          0 :                 eq_blk = vp-&gt;w1 &gt;&gt; 28;</span></a>
<a name="4948"><span class="lineNum">    4948 </span><span class="lineNoCov">          0 :                 eq_idx = vp-&gt;w1 &amp; 0x0fffffff;</span></a>
<a name="4949"><span class="lineNum">    4949 </span>            : </a>
<a name="4950"><span class="lineNum">    4950 </span><span class="lineNoCov">          0 :                 lock(&amp;x-&gt;lock);</span></a>
<a name="4951"><span class="lineNum">    4951 </span>            : </a>
<a name="4952"><span class="lineNum">    4952 </span>            :                 /* Ensure EQs are disabled and cleaned up. Ideally the caller</a>
<a name="4953"><span class="lineNum">    4953 </span>            :                  * should have done it but we double check it here</a>
<a name="4954"><span class="lineNum">    4954 </span>            :                  */</a>
<a name="4955"><span class="lineNum">    4955 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; 7; j++) {</span></a>
<a name="4956"><span class="lineNum">    4956 </span><span class="lineNoCov">          0 :                         struct xive *eq_x = xive_from_vc_blk(eq_blk);</span></a>
<a name="4957"><span class="lineNum">    4957 </span><span class="lineNoCov">          0 :                         struct xive_eq eq, *orig_eq = xive_get_eq(eq_x, eq_idx + j);</span></a>
<a name="4958"><span class="lineNum">    4958 </span>            : </a>
<a name="4959"><span class="lineNum">    4959 </span><span class="lineNoCov">          0 :                         if (!(orig_eq-&gt;w0 &amp; EQ_W0_VALID))</span></a>
<a name="4960"><span class="lineNum">    4960 </span><span class="lineNoCov">          0 :                                 continue;</span></a>
<a name="4961"><span class="lineNum">    4961 </span>            : </a>
<a name="4962"><span class="lineNum">    4962 </span><span class="lineNoCov">          0 :                         prlog(PR_WARNING, &quot;XIVE: freeing VP %d with queue %d active\n&quot;,</span></a>
<a name="4963"><span class="lineNum">    4963 </span>            :                               vp_id, j);</a>
<a name="4964"><span class="lineNum">    4964 </span><span class="lineNoCov">          0 :                         eq = *orig_eq;</span></a>
<a name="4965"><span class="lineNum">    4965 </span><span class="lineNoCov">          0 :                         xive_cleanup_eq(&amp;eq);</span></a>
<a name="4966"><span class="lineNum">    4966 </span><span class="lineNoCov">          0 :                         xive_eqc_cache_update(x, eq_blk, eq_idx + j, 0, 4, &amp;eq, false, true);</span></a>
<a name="4967"><span class="lineNum">    4967 </span>            :                 }</a>
<a name="4968"><span class="lineNum">    4968 </span>            : </a>
<a name="4969"><span class="lineNum">    4969 </span>            :                 /* Mark it not populated so we don't try to free it again */</a>
<a name="4970"><span class="lineNum">    4970 </span><span class="lineNoCov">          0 :                 vp-&gt;w1 = 0;</span></a>
<a name="4971"><span class="lineNum">    4971 </span>            : </a>
<a name="4972"><span class="lineNum">    4972 </span><span class="lineNoCov">          0 :                 if (eq_blk != blk) {</span></a>
<a name="4973"><span class="lineNum">    4973 </span><span class="lineNoCov">          0 :                         prerror(&quot;XIVE: Block mismatch trying to free EQs\n&quot;);</span></a>
<a name="4974"><span class="lineNum">    4974 </span><span class="lineNoCov">          0 :                         unlock(&amp;x-&gt;lock);</span></a>
<a name="4975"><span class="lineNum">    4975 </span><span class="lineNoCov">          0 :                         return OPAL_INTERNAL_ERROR;</span></a>
<a name="4976"><span class="lineNum">    4976 </span>            :                 }</a>
<a name="4977"><span class="lineNum">    4977 </span>            : </a>
<a name="4978"><span class="lineNum">    4978 </span><span class="lineNoCov">          0 :                 xive_free_eq_set(x, eq_idx);</span></a>
<a name="4979"><span class="lineNum">    4979 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="4980"><span class="lineNum">    4980 </span>            :         }</a>
<a name="4981"><span class="lineNum">    4981 </span>            : </a>
<a name="4982"><span class="lineNum">    4982 </span><span class="lineNoCov">          0 :         xive_free_vps(vp_base);</span></a>
<a name="4983"><span class="lineNum">    4983 </span>            : </a>
<a name="4984"><span class="lineNum">    4984 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="4985"><span class="lineNum">    4985 </span>            : }</a>
<a name="4986"><span class="lineNum">    4986 </span>            : </a>
<a name="4987"><span class="lineNum">    4987 </span><span class="lineNoCov">          0 : static int64_t opal_xive_alloc_vp_block(uint32_t alloc_order)</span></a>
<a name="4988"><span class="lineNum">    4988 </span>            : {</a>
<a name="4989"><span class="lineNum">    4989 </span><span class="lineNoCov">          0 :         uint32_t vp_base, eqs, count, i;</span></a>
<a name="4990"><span class="lineNum">    4990 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="4991"><span class="lineNum">    4991 </span>            : </a>
<a name="4992"><span class="lineNum">    4992 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="4993"><span class="lineNum">    4993 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="4994"><span class="lineNum">    4994 </span>            : </a>
<a name="4995"><span class="lineNum">    4995 </span><span class="lineNoCov">          0 :         prlog(PR_TRACE, &quot;opal_xive_alloc_vp_block(%d)\n&quot;, alloc_order);</span></a>
<a name="4996"><span class="lineNum">    4996 </span>            : </a>
<a name="4997"><span class="lineNum">    4997 </span><span class="lineNoCov">          0 :         vp_base = xive_alloc_vps(alloc_order);</span></a>
<a name="4998"><span class="lineNum">    4998 </span><span class="lineNoCov">          0 :         if (XIVE_ALLOC_IS_ERR(vp_base)) {</span></a>
<a name="4999"><span class="lineNum">    4999 </span><span class="lineNoCov">          0 :                 if (vp_base == XIVE_ALLOC_NO_IND)</span></a>
<a name="5000"><span class="lineNum">    5000 </span>            :                         return OPAL_XIVE_PROVISIONING;</a>
<a name="5001"><span class="lineNum">    5001 </span><span class="lineNoCov">          0 :                 return OPAL_RESOURCE;</span></a>
<a name="5002"><span class="lineNum">    5002 </span>            :         }</a>
<a name="5003"><span class="lineNum">    5003 </span>            : </a>
<a name="5004"><span class="lineNum">    5004 </span>            :         /* Allocate EQs and initialize VPs */</a>
<a name="5005"><span class="lineNum">    5005 </span><span class="lineNoCov">          0 :         count = 1 &lt;&lt; alloc_order;</span></a>
<a name="5006"><span class="lineNum">    5006 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count; i++) {</span></a>
<a name="5007"><span class="lineNum">    5007 </span><span class="lineNoCov">          0 :                 uint32_t vp_id = vp_base + i;</span></a>
<a name="5008"><span class="lineNum">    5008 </span><span class="lineNoCov">          0 :                 uint32_t blk, idx;</span></a>
<a name="5009"><span class="lineNum">    5009 </span><span class="lineNoCov">          0 :                 struct xive *x;</span></a>
<a name="5010"><span class="lineNum">    5010 </span><span class="lineNoCov">          0 :                 struct xive_vp *vp;</span></a>
<a name="5011"><span class="lineNum">    5011 </span>            : </a>
<a name="5012"><span class="lineNum">    5012 </span><span class="lineNoCov">          0 :                 if (!xive_decode_vp(vp_id, &amp;blk, &amp;idx, NULL, NULL)) {</span></a>
<a name="5013"><span class="lineNum">    5013 </span><span class="lineNoCov">          0 :                         prerror(&quot;XIVE: Couldn't decode VP id %u\n&quot;, vp_id);</span></a>
<a name="5014"><span class="lineNum">    5014 </span><span class="lineNoCov">          0 :                         return OPAL_INTERNAL_ERROR;</span></a>
<a name="5015"><span class="lineNum">    5015 </span>            :                 }</a>
<a name="5016"><span class="lineNum">    5016 </span><span class="lineNoCov">          0 :                 x = xive_from_pc_blk(blk);</span></a>
<a name="5017"><span class="lineNum">    5017 </span><span class="lineNoCov">          0 :                 if (!x) {</span></a>
<a name="5018"><span class="lineNum">    5018 </span><span class="lineNoCov">          0 :                         prerror(&quot;XIVE: Instance not found for allocated VP&quot;</span></a>
<a name="5019"><span class="lineNum">    5019 </span>            :                                 &quot; block %d\n&quot;, blk);</a>
<a name="5020"><span class="lineNum">    5020 </span><span class="lineNoCov">          0 :                         rc = OPAL_INTERNAL_ERROR;</span></a>
<a name="5021"><span class="lineNum">    5021 </span><span class="lineNoCov">          0 :                         goto fail;</span></a>
<a name="5022"><span class="lineNum">    5022 </span>            :                 }</a>
<a name="5023"><span class="lineNum">    5023 </span><span class="lineNoCov">          0 :                 vp = xive_get_vp(x, idx);</span></a>
<a name="5024"><span class="lineNum">    5024 </span><span class="lineNoCov">          0 :                 if (!vp) {</span></a>
<a name="5025"><span class="lineNum">    5025 </span><span class="lineNoCov">          0 :                         prerror(&quot;XIVE: VP not found after allocation !&quot;);</span></a>
<a name="5026"><span class="lineNum">    5026 </span><span class="lineNoCov">          0 :                         rc = OPAL_INTERNAL_ERROR;</span></a>
<a name="5027"><span class="lineNum">    5027 </span><span class="lineNoCov">          0 :                         goto fail;</span></a>
<a name="5028"><span class="lineNum">    5028 </span>            :                 }</a>
<a name="5029"><span class="lineNum">    5029 </span>            : </a>
<a name="5030"><span class="lineNum">    5030 </span>            :                 /* Allocate EQs, if fails, free the VPs and return */</a>
<a name="5031"><span class="lineNum">    5031 </span><span class="lineNoCov">          0 :                 lock(&amp;x-&gt;lock);</span></a>
<a name="5032"><span class="lineNum">    5032 </span><span class="lineNoCov">          0 :                 eqs = xive_alloc_eq_set(x, false);</span></a>
<a name="5033"><span class="lineNum">    5033 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="5034"><span class="lineNum">    5034 </span><span class="lineNoCov">          0 :                 if (XIVE_ALLOC_IS_ERR(eqs)) {</span></a>
<a name="5035"><span class="lineNum">    5035 </span><span class="lineNoCov">          0 :                         if (eqs == XIVE_ALLOC_NO_IND)</span></a>
<a name="5036"><span class="lineNum">    5036 </span>            :                                 rc = OPAL_XIVE_PROVISIONING;</a>
<a name="5037"><span class="lineNum">    5037 </span>            :                         else</a>
<a name="5038"><span class="lineNum">    5038 </span><span class="lineNoCov">          0 :                                 rc = OPAL_RESOURCE;</span></a>
<a name="5039"><span class="lineNum">    5039 </span><span class="lineNoCov">          0 :                         goto fail;</span></a>
<a name="5040"><span class="lineNum">    5040 </span>            :                 }</a>
<a name="5041"><span class="lineNum">    5041 </span>            : </a>
<a name="5042"><span class="lineNum">    5042 </span>            :                 /* Initialize the VP structure. We don't use a cache watch</a>
<a name="5043"><span class="lineNum">    5043 </span>            :                  * as we have made sure when freeing the entries to scrub</a>
<a name="5044"><span class="lineNum">    5044 </span>            :                  * it out of the cache.</a>
<a name="5045"><span class="lineNum">    5045 </span>            :                  */</a>
<a name="5046"><span class="lineNum">    5046 </span><span class="lineNoCov">          0 :                 memset(vp, 0, sizeof(*vp));</span></a>
<a name="5047"><span class="lineNum">    5047 </span><span class="lineNoCov">          0 :                 vp-&gt;w1 = (blk &lt;&lt; 28) | eqs;</span></a>
<a name="5048"><span class="lineNum">    5048 </span><span class="lineNoCov">          0 :                 vp-&gt;w5 = 0xff000000;</span></a>
<a name="5049"><span class="lineNum">    5049 </span>            :         }</a>
<a name="5050"><span class="lineNum">    5050 </span><span class="lineNoCov">          0 :         return vp_base;</span></a>
<a name="5051"><span class="lineNum">    5051 </span><span class="lineNoCov">          0 :  fail:</span></a>
<a name="5052"><span class="lineNum">    5052 </span><span class="lineNoCov">          0 :         opal_xive_free_vp_block(vp_base);</span></a>
<a name="5053"><span class="lineNum">    5053 </span>            : </a>
<a name="5054"><span class="lineNum">    5054 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="5055"><span class="lineNum">    5055 </span>            : }</a>
<a name="5056"><span class="lineNum">    5056 </span>            : </a>
<a name="5057"><span class="lineNum">    5057 </span><span class="lineNoCov">          0 : static int64_t xive_try_allocate_irq(struct xive *x)</span></a>
<a name="5058"><span class="lineNum">    5058 </span>            : {</a>
<a name="5059"><span class="lineNum">    5059 </span><span class="lineNoCov">          0 :         int idx, base_idx, max_count, girq;</span></a>
<a name="5060"><span class="lineNum">    5060 </span><span class="lineNoCov">          0 :         struct xive_ive *ive;</span></a>
<a name="5061"><span class="lineNum">    5061 </span>            : </a>
<a name="5062"><span class="lineNum">    5062 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="5063"><span class="lineNum">    5063 </span>            : </a>
<a name="5064"><span class="lineNum">    5064 </span><span class="lineNoCov">          0 :         base_idx = x-&gt;int_ipi_top - x-&gt;int_base;</span></a>
<a name="5065"><span class="lineNum">    5065 </span><span class="lineNoCov">          0 :         max_count = x-&gt;int_hw_bot - x-&gt;int_ipi_top;</span></a>
<a name="5066"><span class="lineNum">    5066 </span>            : </a>
<a name="5067"><span class="lineNum">    5067 </span><span class="lineNoCov">          0 :         idx = bitmap_find_zero_bit(*x-&gt;ipi_alloc_map, base_idx, max_count);</span></a>
<a name="5068"><span class="lineNum">    5068 </span><span class="lineNoCov">          0 :         if (idx &lt; 0) {</span></a>
<a name="5069"><span class="lineNum">    5069 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="5070"><span class="lineNum">    5070 </span><span class="lineNoCov">          0 :                 return XIVE_ALLOC_NO_SPACE;</span></a>
<a name="5071"><span class="lineNum">    5071 </span>            :         }</a>
<a name="5072"><span class="lineNum">    5072 </span><span class="lineNoCov">          0 :         bitmap_set_bit(*x-&gt;ipi_alloc_map, idx);</span></a>
<a name="5073"><span class="lineNum">    5073 </span><span class="lineNoCov">          0 :         girq = x-&gt;int_base + idx;</span></a>
<a name="5074"><span class="lineNum">    5074 </span>            : </a>
<a name="5075"><span class="lineNum">    5075 </span>            :         /* Mark the IVE valid. Don't bother with the HW cache, it's</a>
<a name="5076"><span class="lineNum">    5076 </span>            :          * still masked anyway, the cache will be updated when unmasked</a>
<a name="5077"><span class="lineNum">    5077 </span>            :          * and configured.</a>
<a name="5078"><span class="lineNum">    5078 </span>            :          */</a>
<a name="5079"><span class="lineNum">    5079 </span><span class="lineNoCov">          0 :         ive = xive_get_ive(x, girq);</span></a>
<a name="5080"><span class="lineNum">    5080 </span><span class="lineNoCov">          0 :         if (!ive) {</span></a>
<a name="5081"><span class="lineNum">    5081 </span><span class="lineNoCov">          0 :                 bitmap_clr_bit(*x-&gt;ipi_alloc_map, idx);</span></a>
<a name="5082"><span class="lineNum">    5082 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="5083"><span class="lineNum">    5083 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="5084"><span class="lineNum">    5084 </span>            :         }</a>
<a name="5085"><span class="lineNum">    5085 </span><span class="lineNoCov">          0 :         ive-&gt;w = IVE_VALID | IVE_MASKED | SETFIELD(IVE_EQ_DATA, 0ul, girq);</span></a>
<a name="5086"><span class="lineNum">    5086 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="5087"><span class="lineNum">    5087 </span>            : </a>
<a name="5088"><span class="lineNum">    5088 </span><span class="lineNoCov">          0 :         return girq;</span></a>
<a name="5089"><span class="lineNum">    5089 </span>            : }</a>
<a name="5090"><span class="lineNum">    5090 </span>            : </a>
<a name="5091"><span class="lineNum">    5091 </span><span class="lineNoCov">          0 : static int64_t opal_xive_allocate_irq(uint32_t chip_id)</span></a>
<a name="5092"><span class="lineNum">    5092 </span>            : {</a>
<a name="5093"><span class="lineNum">    5093 </span><span class="lineNoCov">          0 :         struct proc_chip *chip;</span></a>
<a name="5094"><span class="lineNum">    5094 </span><span class="lineNoCov">          0 :         bool try_all = false;</span></a>
<a name="5095"><span class="lineNum">    5095 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="5096"><span class="lineNum">    5096 </span>            : </a>
<a name="5097"><span class="lineNum">    5097 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="5098"><span class="lineNum">    5098 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="5099"><span class="lineNum">    5099 </span>            : </a>
<a name="5100"><span class="lineNum">    5100 </span><span class="lineNoCov">          0 :         if (chip_id == OPAL_XIVE_ANY_CHIP) {</span></a>
<a name="5101"><span class="lineNum">    5101 </span><span class="lineNoCov">          0 :                 try_all = true;</span></a>
<a name="5102"><span class="lineNum">    5102 </span><span class="lineNoCov">          0 :                 chip_id = this_cpu()-&gt;chip_id;</span></a>
<a name="5103"><span class="lineNum">    5103 </span>            :         }</a>
<a name="5104"><span class="lineNum">    5104 </span><span class="lineNoCov">          0 :         chip = get_chip(chip_id);</span></a>
<a name="5105"><span class="lineNum">    5105 </span><span class="lineNoCov">          0 :         if (!chip)</span></a>
<a name="5106"><span class="lineNum">    5106 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5107"><span class="lineNum">    5107 </span>            : </a>
<a name="5108"><span class="lineNum">    5108 </span>            :         /* Try initial target chip */</a>
<a name="5109"><span class="lineNum">    5109 </span><span class="lineNoCov">          0 :         if (!chip-&gt;xive)</span></a>
<a name="5110"><span class="lineNum">    5110 </span>            :                 rc = OPAL_PARAMETER;</a>
<a name="5111"><span class="lineNum">    5111 </span>            :         else</a>
<a name="5112"><span class="lineNum">    5112 </span><span class="lineNoCov">          0 :                 rc = xive_try_allocate_irq(chip-&gt;xive);</span></a>
<a name="5113"><span class="lineNum">    5113 </span><span class="lineNoCov">          0 :         if (rc &gt;= 0 || !try_all)</span></a>
<a name="5114"><span class="lineNum">    5114 </span><span class="lineNoCov">          0 :                 return rc;</span></a>
<a name="5115"><span class="lineNum">    5115 </span>            : </a>
<a name="5116"><span class="lineNum">    5116 </span>            :         /* Failed and we try all... do so */</a>
<a name="5117"><span class="lineNum">    5117 </span><span class="lineNoCov">          0 :         for_each_chip(chip) {</span></a>
<a name="5118"><span class="lineNum">    5118 </span><span class="lineNoCov">          0 :                 if (!chip-&gt;xive)</span></a>
<a name="5119"><span class="lineNum">    5119 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="5120"><span class="lineNum">    5120 </span><span class="lineNoCov">          0 :                 rc = xive_try_allocate_irq(chip-&gt;xive);</span></a>
<a name="5121"><span class="lineNum">    5121 </span><span class="lineNoCov">          0 :                 if (rc &gt;= 0)</span></a>
<a name="5122"><span class="lineNum">    5122 </span>            :                         break;</a>
<a name="5123"><span class="lineNum">    5123 </span>            :         }</a>
<a name="5124"><span class="lineNum">    5124 </span>            :         return rc;</a>
<a name="5125"><span class="lineNum">    5125 </span>            : }</a>
<a name="5126"><span class="lineNum">    5126 </span>            : </a>
<a name="5127"><span class="lineNum">    5127 </span><span class="lineNoCov">          0 : static int64_t opal_xive_free_irq(uint32_t girq)</span></a>
<a name="5128"><span class="lineNum">    5128 </span>            : {</a>
<a name="5129"><span class="lineNum">    5129 </span><span class="lineNoCov">          0 :         struct irq_source *is = irq_find_source(girq);</span></a>
<a name="5130"><span class="lineNum">    5130 </span><span class="lineNoCov">          0 :         struct xive_src *s = container_of(is, struct xive_src, is);</span></a>
<a name="5131"><span class="lineNum">    5131 </span><span class="lineNoCov">          0 :         struct xive *x = xive_from_isn(girq);</span></a>
<a name="5132"><span class="lineNum">    5132 </span><span class="lineNoCov">          0 :         struct xive_ive *ive;</span></a>
<a name="5133"><span class="lineNum">    5133 </span><span class="lineNoCov">          0 :         uint32_t idx;</span></a>
<a name="5134"><span class="lineNum">    5134 </span>            : </a>
<a name="5135"><span class="lineNum">    5135 </span><span class="lineNoCov">          0 :         if (xive_mode != XIVE_MODE_EXPL)</span></a>
<a name="5136"><span class="lineNum">    5136 </span>            :                 return OPAL_WRONG_STATE;</a>
<a name="5137"><span class="lineNum">    5137 </span><span class="lineNoCov">          0 :         if (!x || !is)</span></a>
<a name="5138"><span class="lineNum">    5138 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5139"><span class="lineNum">    5139 </span>            : </a>
<a name="5140"><span class="lineNum">    5140 </span><span class="lineNoCov">          0 :         idx = GIRQ_TO_IDX(girq);</span></a>
<a name="5141"><span class="lineNum">    5141 </span>            : </a>
<a name="5142"><span class="lineNum">    5142 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="5143"><span class="lineNum">    5143 </span>            : </a>
<a name="5144"><span class="lineNum">    5144 </span><span class="lineNoCov">          0 :         ive = xive_get_ive(x, girq);</span></a>
<a name="5145"><span class="lineNum">    5145 </span><span class="lineNoCov">          0 :         if (!ive) {</span></a>
<a name="5146"><span class="lineNum">    5146 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="5147"><span class="lineNum">    5147 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="5148"><span class="lineNum">    5148 </span>            :         }</a>
<a name="5149"><span class="lineNum">    5149 </span>            : </a>
<a name="5150"><span class="lineNum">    5150 </span>            :         /* Mask the interrupt source */</a>
<a name="5151"><span class="lineNum">    5151 </span><span class="lineNoCov">          0 :         xive_update_irq_mask(s, girq - s-&gt;esb_base, true);</span></a>
<a name="5152"><span class="lineNum">    5152 </span>            : </a>
<a name="5153"><span class="lineNum">    5153 </span>            :         /* Mark the IVE masked and invalid */</a>
<a name="5154"><span class="lineNum">    5154 </span><span class="lineNoCov">          0 :         ive-&gt;w = IVE_MASKED | IVE_VALID;</span></a>
<a name="5155"><span class="lineNum">    5155 </span><span class="lineNoCov">          0 :         xive_ivc_scrub(x, x-&gt;block_id, idx);</span></a>
<a name="5156"><span class="lineNum">    5156 </span>            : </a>
<a name="5157"><span class="lineNum">    5157 </span>            :         /* Free it */</a>
<a name="5158"><span class="lineNum">    5158 </span><span class="lineNoCov">          0 :         if (!bitmap_tst_bit(*x-&gt;ipi_alloc_map, idx)) {</span></a>
<a name="5159"><span class="lineNum">    5159 </span><span class="lineNoCov">          0 :                 unlock(&amp;x-&gt;lock);</span></a>
<a name="5160"><span class="lineNum">    5160 </span><span class="lineNoCov">          0 :                 return OPAL_PARAMETER;</span></a>
<a name="5161"><span class="lineNum">    5161 </span>            :         }</a>
<a name="5162"><span class="lineNum">    5162 </span><span class="lineNoCov">          0 :         bitmap_clr_bit(*x-&gt;ipi_alloc_map, idx);</span></a>
<a name="5163"><span class="lineNum">    5163 </span><span class="lineNoCov">          0 :         bitmap_clr_bit(*x-&gt;int_enabled_map, idx);</span></a>
<a name="5164"><span class="lineNum">    5164 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="5165"><span class="lineNum">    5165 </span>            : </a>
<a name="5166"><span class="lineNum">    5166 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="5167"><span class="lineNum">    5167 </span>            : }</a>
<a name="5168"><span class="lineNum">    5168 </span>            : </a>
<a name="5169"><span class="lineNum">    5169 </span><span class="lineNoCov">          0 : static int64_t opal_xive_dump_tm(uint32_t offset, const char *n, uint32_t pir)</span></a>
<a name="5170"><span class="lineNum">    5170 </span>            : {</a>
<a name="5171"><span class="lineNum">    5171 </span><span class="lineNoCov">          0 :         struct cpu_thread *c = find_cpu_by_pir(pir);</span></a>
<a name="5172"><span class="lineNum">    5172 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs;</span></a>
<a name="5173"><span class="lineNum">    5173 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="5174"><span class="lineNum">    5174 </span><span class="lineNoCov">          0 :         void *ind_tm_base;</span></a>
<a name="5175"><span class="lineNum">    5175 </span><span class="lineNoCov">          0 :         uint64_t v0,v1;</span></a>
<a name="5176"><span class="lineNum">    5176 </span>            : </a>
<a name="5177"><span class="lineNum">    5177 </span><span class="lineNoCov">          0 :         if (!c)</span></a>
<a name="5178"><span class="lineNum">    5178 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5179"><span class="lineNum">    5179 </span><span class="lineNoCov">          0 :         xs = c-&gt;xstate;</span></a>
<a name="5180"><span class="lineNum">    5180 </span><span class="lineNoCov">          0 :         if (!xs || !xs-&gt;tm_ring1)</span></a>
<a name="5181"><span class="lineNum">    5181 </span>            :                 return OPAL_INTERNAL_ERROR;</a>
<a name="5182"><span class="lineNum">    5182 </span><span class="lineNoCov">          0 :         x = xs-&gt;xive;</span></a>
<a name="5183"><span class="lineNum">    5183 </span><span class="lineNoCov">          0 :         ind_tm_base = x-&gt;ic_base + (4 &lt;&lt; x-&gt;ic_shift);</span></a>
<a name="5184"><span class="lineNum">    5184 </span>            : </a>
<a name="5185"><span class="lineNum">    5185 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="5186"><span class="lineNum">    5186 </span>            : </a>
<a name="5187"><span class="lineNum">    5187 </span>            :         /* Setup indirect access to the corresponding thread */</a>
<a name="5188"><span class="lineNum">    5188 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_TCTXT_INDIR0,</span></a>
<a name="5189"><span class="lineNum">    5189 </span>            :                   PC_TCTXT_INDIR_VALID |</a>
<a name="5190"><span class="lineNum">    5190 </span>            :                   SETFIELD(PC_TCTXT_INDIR_THRDID, 0ull, pir &amp; 0xff));</a>
<a name="5191"><span class="lineNum">    5191 </span>            : </a>
<a name="5192"><span class="lineNum">    5192 </span>            :         /* Workaround for HW issue: Need to read the above register</a>
<a name="5193"><span class="lineNum">    5193 </span>            :          * back before doing the subsequent accesses</a>
<a name="5194"><span class="lineNum">    5194 </span>            :          */</a>
<a name="5195"><span class="lineNum">    5195 </span><span class="lineNoCov">          0 :         xive_regr(x, PC_TCTXT_INDIR0);</span></a>
<a name="5196"><span class="lineNum">    5196 </span>            : </a>
<a name="5197"><span class="lineNum">    5197 </span><span class="lineNoCov">          0 :         v0 = in_be64(ind_tm_base + offset);</span></a>
<a name="5198"><span class="lineNum">    5198 </span><span class="lineNoCov">          0 :         if (offset == TM_QW3_HV_PHYS) {</span></a>
<a name="5199"><span class="lineNum">    5199 </span><span class="lineNoCov">          0 :                 v1 = in_8(ind_tm_base + offset + 8);</span></a>
<a name="5200"><span class="lineNum">    5200 </span><span class="lineNoCov">          0 :                 v1 &lt;&lt;= 56;</span></a>
<a name="5201"><span class="lineNum">    5201 </span>            :         } else {</a>
<a name="5202"><span class="lineNum">    5202 </span><span class="lineNoCov">          0 :                 v1 = in_be32(ind_tm_base + offset + 8);</span></a>
<a name="5203"><span class="lineNum">    5203 </span><span class="lineNoCov">          0 :                 v1 &lt;&lt;= 32;</span></a>
<a name="5204"><span class="lineNum">    5204 </span>            :         }</a>
<a name="5205"><span class="lineNum">    5205 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;CPU[%04x]: TM state for QW %s\n&quot;, pir, n);</span></a>
<a name="5206"><span class="lineNum">    5206 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;CPU[%04x]: NSR CPPR IPB LSMFB ACK# INC AGE PIPR&quot;</span></a>
<a name="5207"><span class="lineNum">    5207 </span>            :               &quot; W2       W3\n&quot;, pir);</a>
<a name="5208"><span class="lineNum">    5208 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;CPU[%04x]: %02x  %02x   %02x  %02x    %02x   &quot;</span></a>
<a name="5209"><span class="lineNum">    5209 </span>            :                &quot;%02x  %02x  %02x   %08x %08x\n&quot;, pir,</a>
<a name="5210"><span class="lineNum">    5210 </span>            :               (uint8_t)(v0 &gt;&gt; 58) &amp; 0xff, (uint8_t)(v0 &gt;&gt; 48) &amp; 0xff,</a>
<a name="5211"><span class="lineNum">    5211 </span>            :               (uint8_t)(v0 &gt;&gt; 40) &amp; 0xff, (uint8_t)(v0 &gt;&gt; 32) &amp; 0xff,</a>
<a name="5212"><span class="lineNum">    5212 </span>            :               (uint8_t)(v0 &gt;&gt; 24) &amp; 0xff, (uint8_t)(v0 &gt;&gt; 16) &amp; 0xff,</a>
<a name="5213"><span class="lineNum">    5213 </span>            :               (uint8_t)(v0 &gt;&gt;  8) &amp; 0xff, (uint8_t)(v0      ) &amp; 0xff,</a>
<a name="5214"><span class="lineNum">    5214 </span>            :               (uint32_t)(v1 &gt;&gt; 32) &amp; 0xffffffff,</a>
<a name="5215"><span class="lineNum">    5215 </span>            :               (uint32_t)(v1 &amp; 0xffffffff));</a>
<a name="5216"><span class="lineNum">    5216 </span>            : </a>
<a name="5217"><span class="lineNum">    5217 </span>            : </a>
<a name="5218"><span class="lineNum">    5218 </span><span class="lineNoCov">          0 :         xive_regw(x, PC_TCTXT_INDIR0, 0);</span></a>
<a name="5219"><span class="lineNum">    5219 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="5220"><span class="lineNum">    5220 </span>            : </a>
<a name="5221"><span class="lineNum">    5221 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="5222"><span class="lineNum">    5222 </span>            : }</a>
<a name="5223"><span class="lineNum">    5223 </span>            : </a>
<a name="5224"><span class="lineNum">    5224 </span><span class="lineNoCov">          0 : static int64_t opal_xive_dump_vp(uint32_t vp_id)</span></a>
<a name="5225"><span class="lineNum">    5225 </span>            : {</a>
<a name="5226"><span class="lineNum">    5226 </span><span class="lineNoCov">          0 :         uint32_t blk, idx;</span></a>
<a name="5227"><span class="lineNum">    5227 </span><span class="lineNoCov">          0 :         uint8_t order;</span></a>
<a name="5228"><span class="lineNum">    5228 </span><span class="lineNoCov">          0 :         bool group;</span></a>
<a name="5229"><span class="lineNum">    5229 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="5230"><span class="lineNum">    5230 </span><span class="lineNoCov">          0 :         struct xive_vp *vp;</span></a>
<a name="5231"><span class="lineNum">    5231 </span><span class="lineNoCov">          0 :         uint32_t *vpw;</span></a>
<a name="5232"><span class="lineNum">    5232 </span>            : </a>
<a name="5233"><span class="lineNum">    5233 </span><span class="lineNoCov">          0 :         if (!xive_decode_vp(vp_id, &amp;blk, &amp;idx, &amp;order, &amp;group))</span></a>
<a name="5234"><span class="lineNum">    5234 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5235"><span class="lineNum">    5235 </span>            : </a>
<a name="5236"><span class="lineNum">    5236 </span><span class="lineNoCov">          0 :         x = xive_from_vc_blk(blk);</span></a>
<a name="5237"><span class="lineNum">    5237 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="5238"><span class="lineNum">    5238 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5239"><span class="lineNum">    5239 </span><span class="lineNoCov">          0 :         vp = xive_get_vp(x, idx);</span></a>
<a name="5240"><span class="lineNum">    5240 </span><span class="lineNoCov">          0 :         if (!vp)</span></a>
<a name="5241"><span class="lineNum">    5241 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5242"><span class="lineNum">    5242 </span><span class="lineNoCov">          0 :         lock(&amp;x-&gt;lock);</span></a>
<a name="5243"><span class="lineNum">    5243 </span>            : </a>
<a name="5244"><span class="lineNum">    5244 </span><span class="lineNoCov">          0 :         xive_vpc_scrub_clean(x, blk, idx);</span></a>
<a name="5245"><span class="lineNum">    5245 </span>            : </a>
<a name="5246"><span class="lineNum">    5246 </span><span class="lineNoCov">          0 :         vpw = ((uint32_t *)vp) + (group ? 8 : 0);</span></a>
<a name="5247"><span class="lineNum">    5247 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;VP[%08x]: 0..3: %08x %08x %08x %08x\n&quot;, vp_id,</span></a>
<a name="5248"><span class="lineNum">    5248 </span>            :               vpw[0], vpw[1], vpw[2], vpw[3]);</a>
<a name="5249"><span class="lineNum">    5249 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;VP[%08x]: 4..7: %08x %08x %08x %08x\n&quot;, vp_id,</span></a>
<a name="5250"><span class="lineNum">    5250 </span>            :               vpw[4], vpw[5], vpw[6], vpw[7]);</a>
<a name="5251"><span class="lineNum">    5251 </span><span class="lineNoCov">          0 :         unlock(&amp;x-&gt;lock);</span></a>
<a name="5252"><span class="lineNum">    5252 </span>            : </a>
<a name="5253"><span class="lineNum">    5253 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="5254"><span class="lineNum">    5254 </span>            : }</a>
<a name="5255"><span class="lineNum">    5255 </span>            : </a>
<a name="5256"><span class="lineNum">    5256 </span><span class="lineNoCov">          0 : static int64_t __opal_xive_dump_emu(struct xive_cpu_state *xs, uint32_t pir)</span></a>
<a name="5257"><span class="lineNum">    5257 </span>            : {</a>
<a name="5258"><span class="lineNum">    5258 </span><span class="lineNoCov">          0 :         struct xive_eq *eq;</span></a>
<a name="5259"><span class="lineNum">    5259 </span><span class="lineNoCov">          0 :         uint32_t ipi_target;</span></a>
<a name="5260"><span class="lineNum">    5260 </span><span class="lineNoCov">          0 :         uint8_t *mm, pq;</span></a>
<a name="5261"><span class="lineNum">    5261 </span>            : </a>
<a name="5262"><span class="lineNum">    5262 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;CPU[%04x]: XIVE emulation state\n&quot;, pir);</span></a>
<a name="5263"><span class="lineNum">    5263 </span>            : </a>
<a name="5264"><span class="lineNum">    5264 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;CPU[%04x]: cppr=%02x mfrr=%02x pend=%02x&quot;</span></a>
<a name="5265"><span class="lineNum">    5265 </span>            :               &quot; prev_cppr=%02x total_irqs=%llx\n&quot;, pir,</a>
<a name="5266"><span class="lineNum">    5266 </span>            :               xs-&gt;cppr, xs-&gt;mfrr, xs-&gt;pending, xs-&gt;prev_cppr, xs-&gt;total_irqs);</a>
<a name="5267"><span class="lineNum">    5267 </span>            : </a>
<a name="5268"><span class="lineNum">    5268 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;CPU[%04x]: EQ IDX=%x MSK=%x G=%d [%08x %08x %08x &gt; %08x %08x %08x %08x ...]\n&quot;,</span></a>
<a name="5269"><span class="lineNum">    5269 </span>            :               pir,  xs-&gt;eqptr, xs-&gt;eqmsk, xs-&gt;eqgen,</a>
<a name="5270"><span class="lineNum">    5270 </span>            :               xs-&gt;eqbuf[(xs-&gt;eqptr - 3) &amp; xs-&gt;eqmsk],</a>
<a name="5271"><span class="lineNum">    5271 </span>            :               xs-&gt;eqbuf[(xs-&gt;eqptr - 2) &amp; xs-&gt;eqmsk],</a>
<a name="5272"><span class="lineNum">    5272 </span>            :               xs-&gt;eqbuf[(xs-&gt;eqptr - 1) &amp; xs-&gt;eqmsk],</a>
<a name="5273"><span class="lineNum">    5273 </span>            :               xs-&gt;eqbuf[(xs-&gt;eqptr + 0) &amp; xs-&gt;eqmsk],</a>
<a name="5274"><span class="lineNum">    5274 </span>            :               xs-&gt;eqbuf[(xs-&gt;eqptr + 1) &amp; xs-&gt;eqmsk],</a>
<a name="5275"><span class="lineNum">    5275 </span>            :               xs-&gt;eqbuf[(xs-&gt;eqptr + 2) &amp; xs-&gt;eqmsk],</a>
<a name="5276"><span class="lineNum">    5276 </span>            :               xs-&gt;eqbuf[(xs-&gt;eqptr + 3) &amp; xs-&gt;eqmsk]);</a>
<a name="5277"><span class="lineNum">    5277 </span>            : </a>
<a name="5278"><span class="lineNum">    5278 </span><span class="lineNoCov">          0 :         mm = xs-&gt;xive-&gt;esb_mmio + GIRQ_TO_IDX(xs-&gt;ipi_irq) * 0x20000;</span></a>
<a name="5279"><span class="lineNum">    5279 </span><span class="lineNoCov">          0 :         pq = in_8(mm + 0x10800);</span></a>
<a name="5280"><span class="lineNum">    5280 </span><span class="lineNoCov">          0 :         if (xive_get_irq_targetting(xs-&gt;ipi_irq, &amp;ipi_target, NULL, NULL))</span></a>
<a name="5281"><span class="lineNum">    5281 </span><span class="lineNoCov">          0 :                 prlog(PR_INFO, &quot;CPU[%04x]: IPI #%08x PQ=%x target=%08x\n&quot;,</span></a>
<a name="5282"><span class="lineNum">    5282 </span>            :                                 pir, xs-&gt;ipi_irq, pq, ipi_target);</a>
<a name="5283"><span class="lineNum">    5283 </span>            :         else</a>
<a name="5284"><span class="lineNum">    5284 </span><span class="lineNoCov">          0 :                 prlog(PR_INFO, &quot;CPU[%04x]: IPI #%08x PQ=%x target=??\n&quot;,</span></a>
<a name="5285"><span class="lineNum">    5285 </span>            :                                 pir, xs-&gt;ipi_irq, pq);</a>
<a name="5286"><span class="lineNum">    5286 </span>            : </a>
<a name="5287"><span class="lineNum">    5287 </span>            : </a>
<a name="5288"><span class="lineNum">    5288 </span>            : </a>
<a name="5289"><span class="lineNum">    5289 </span><span class="lineNoCov">          0 :         __xive_cache_scrub(xs-&gt;xive, xive_cache_eqc, xs-&gt;eq_blk,</span></a>
<a name="5290"><span class="lineNum">    5290 </span><span class="lineNoCov">          0 :                            xs-&gt;eq_idx + XIVE_EMULATION_PRIO,</span></a>
<a name="5291"><span class="lineNum">    5291 </span>            :                            false, false);</a>
<a name="5292"><span class="lineNum">    5292 </span><span class="lineNoCov">          0 :         eq = xive_get_eq(xs-&gt;xive, xs-&gt;eq_idx + XIVE_EMULATION_PRIO);</span></a>
<a name="5293"><span class="lineNum">    5293 </span><span class="lineNoCov">          0 :         prlog(PR_INFO, &quot;CPU[%04x]: EQ @%p W0=%08x W1=%08x qbuf @%p\n&quot;,</span></a>
<a name="5294"><span class="lineNum">    5294 </span>            :               pir, eq, eq-&gt;w0, eq-&gt;w1, xs-&gt;eqbuf);</a>
<a name="5295"><span class="lineNum">    5295 </span>            : </a>
<a name="5296"><span class="lineNum">    5296 </span><span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span></a>
<a name="5297"><span class="lineNum">    5297 </span>            : }</a>
<a name="5298"><span class="lineNum">    5298 </span>            : </a>
<a name="5299"><span class="lineNum">    5299 </span><span class="lineNoCov">          0 : static int64_t opal_xive_dump_emu(uint32_t pir)</span></a>
<a name="5300"><span class="lineNum">    5300 </span>            : {</a>
<a name="5301"><span class="lineNum">    5301 </span><span class="lineNoCov">          0 :         struct cpu_thread *c = find_cpu_by_pir(pir);</span></a>
<a name="5302"><span class="lineNum">    5302 </span><span class="lineNoCov">          0 :         struct xive_cpu_state *xs;</span></a>
<a name="5303"><span class="lineNum">    5303 </span><span class="lineNoCov">          0 :         int64_t rc;</span></a>
<a name="5304"><span class="lineNum">    5304 </span>            : </a>
<a name="5305"><span class="lineNum">    5305 </span><span class="lineNoCov">          0 :         if (!c)</span></a>
<a name="5306"><span class="lineNum">    5306 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5307"><span class="lineNum">    5307 </span>            : </a>
<a name="5308"><span class="lineNum">    5308 </span><span class="lineNoCov">          0 :         xs = c-&gt;xstate;</span></a>
<a name="5309"><span class="lineNum">    5309 </span><span class="lineNoCov">          0 :         if (!xs) {</span></a>
<a name="5310"><span class="lineNum">    5310 </span><span class="lineNoCov">          0 :                 prlog(PR_INFO, &quot;  &lt;none&gt;\n&quot;);</span></a>
<a name="5311"><span class="lineNum">    5311 </span><span class="lineNoCov">          0 :                 return OPAL_SUCCESS;</span></a>
<a name="5312"><span class="lineNum">    5312 </span>            :         }</a>
<a name="5313"><span class="lineNum">    5313 </span><span class="lineNoCov">          0 :         lock(&amp;xs-&gt;lock);</span></a>
<a name="5314"><span class="lineNum">    5314 </span><span class="lineNoCov">          0 :         rc = __opal_xive_dump_emu(xs, pir);</span></a>
<a name="5315"><span class="lineNum">    5315 </span><span class="lineNoCov">          0 :         log_print(xs);</span></a>
<a name="5316"><span class="lineNum">    5316 </span><span class="lineNoCov">          0 :         unlock(&amp;xs-&gt;lock);</span></a>
<a name="5317"><span class="lineNum">    5317 </span>            : </a>
<a name="5318"><span class="lineNum">    5318 </span><span class="lineNoCov">          0 :         return rc;</span></a>
<a name="5319"><span class="lineNum">    5319 </span>            : }</a>
<a name="5320"><span class="lineNum">    5320 </span>            : </a>
<a name="5321"><span class="lineNum">    5321 </span><span class="lineNoCov">          0 : static int64_t opal_xive_sync_irq_src(uint32_t girq)</span></a>
<a name="5322"><span class="lineNum">    5322 </span>            : {</a>
<a name="5323"><span class="lineNum">    5323 </span><span class="lineNoCov">          0 :         struct xive *x = xive_from_isn(girq);</span></a>
<a name="5324"><span class="lineNum">    5324 </span>            : </a>
<a name="5325"><span class="lineNum">    5325 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="5326"><span class="lineNum">    5326 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5327"><span class="lineNum">    5327 </span><span class="lineNoCov">          0 :         return xive_sync(x);</span></a>
<a name="5328"><span class="lineNum">    5328 </span>            : }</a>
<a name="5329"><span class="lineNum">    5329 </span>            : </a>
<a name="5330"><span class="lineNum">    5330 </span><span class="lineNoCov">          0 : static int64_t opal_xive_sync_irq_target(uint32_t girq)</span></a>
<a name="5331"><span class="lineNum">    5331 </span>            : {</a>
<a name="5332"><span class="lineNum">    5332 </span><span class="lineNoCov">          0 :         uint32_t target, vp_blk;</span></a>
<a name="5333"><span class="lineNum">    5333 </span><span class="lineNoCov">          0 :         struct xive *x;</span></a>
<a name="5334"><span class="lineNum">    5334 </span>            : </a>
<a name="5335"><span class="lineNum">    5335 </span><span class="lineNoCov">          0 :         if (!xive_get_irq_targetting(girq, &amp;target, NULL, NULL))</span></a>
<a name="5336"><span class="lineNum">    5336 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5337"><span class="lineNum">    5337 </span><span class="lineNoCov">          0 :         if (!xive_decode_vp(target, &amp;vp_blk, NULL, NULL, NULL))</span></a>
<a name="5338"><span class="lineNum">    5338 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5339"><span class="lineNum">    5339 </span><span class="lineNoCov">          0 :         x = xive_from_pc_blk(vp_blk);</span></a>
<a name="5340"><span class="lineNum">    5340 </span><span class="lineNoCov">          0 :         if (!x)</span></a>
<a name="5341"><span class="lineNum">    5341 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5342"><span class="lineNum">    5342 </span><span class="lineNoCov">          0 :         return xive_sync(x);</span></a>
<a name="5343"><span class="lineNum">    5343 </span>            : }</a>
<a name="5344"><span class="lineNum">    5344 </span>            : </a>
<a name="5345"><span class="lineNum">    5345 </span><span class="lineNoCov">          0 : static int64_t opal_xive_sync(uint32_t type, uint32_t id)</span></a>
<a name="5346"><span class="lineNum">    5346 </span>            : {</a>
<a name="5347"><span class="lineNum">    5347 </span><span class="lineNoCov">          0 :         int64_t rc = OPAL_SUCCESS;;</span></a>
<a name="5348"><span class="lineNum">    5348 </span>            : </a>
<a name="5349"><span class="lineNum">    5349 </span><span class="lineNoCov">          0 :         if (type &amp; XIVE_SYNC_EAS)</span></a>
<a name="5350"><span class="lineNum">    5350 </span><span class="lineNoCov">          0 :                 rc = opal_xive_sync_irq_src(id);</span></a>
<a name="5351"><span class="lineNum">    5351 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="5352"><span class="lineNum">    5352 </span>            :                 return rc;</a>
<a name="5353"><span class="lineNum">    5353 </span><span class="lineNoCov">          0 :         if (type &amp; XIVE_SYNC_QUEUE)</span></a>
<a name="5354"><span class="lineNum">    5354 </span><span class="lineNoCov">          0 :                 rc = opal_xive_sync_irq_target(id);</span></a>
<a name="5355"><span class="lineNum">    5355 </span><span class="lineNoCov">          0 :         if (rc)</span></a>
<a name="5356"><span class="lineNum">    5356 </span>            :                 return rc;</a>
<a name="5357"><span class="lineNum">    5357 </span>            : </a>
<a name="5358"><span class="lineNum">    5358 </span>            :         /* Add more ... */</a>
<a name="5359"><span class="lineNum">    5359 </span>            : </a>
<a name="5360"><span class="lineNum">    5360 </span>            :         return rc;</a>
<a name="5361"><span class="lineNum">    5361 </span>            : }</a>
<a name="5362"><span class="lineNum">    5362 </span>            : </a>
<a name="5363"><span class="lineNum">    5363 </span><span class="lineNoCov">          0 : static int64_t opal_xive_dump(uint32_t type, uint32_t id)</span></a>
<a name="5364"><span class="lineNum">    5364 </span>            : {</a>
<a name="5365"><span class="lineNum">    5365 </span><span class="lineNoCov">          0 :         switch (type) {</span></a>
<a name="5366"><span class="lineNum">    5366 </span><span class="lineNoCov">          0 :         case XIVE_DUMP_TM_HYP:</span></a>
<a name="5367"><span class="lineNum">    5367 </span><span class="lineNoCov">          0 :                 return opal_xive_dump_tm(TM_QW3_HV_PHYS, &quot;PHYS&quot;, id);</span></a>
<a name="5368"><span class="lineNum">    5368 </span><span class="lineNoCov">          0 :         case XIVE_DUMP_TM_POOL:</span></a>
<a name="5369"><span class="lineNum">    5369 </span><span class="lineNoCov">          0 :                 return opal_xive_dump_tm(TM_QW2_HV_POOL, &quot;POOL&quot;, id);</span></a>
<a name="5370"><span class="lineNum">    5370 </span><span class="lineNoCov">          0 :         case XIVE_DUMP_TM_OS:</span></a>
<a name="5371"><span class="lineNum">    5371 </span><span class="lineNoCov">          0 :                 return opal_xive_dump_tm(TM_QW1_OS, &quot;OS  &quot;, id);</span></a>
<a name="5372"><span class="lineNum">    5372 </span><span class="lineNoCov">          0 :         case XIVE_DUMP_TM_USER:</span></a>
<a name="5373"><span class="lineNum">    5373 </span><span class="lineNoCov">          0 :                 return opal_xive_dump_tm(TM_QW0_USER, &quot;USER&quot;, id);</span></a>
<a name="5374"><span class="lineNum">    5374 </span><span class="lineNoCov">          0 :         case XIVE_DUMP_VP:</span></a>
<a name="5375"><span class="lineNum">    5375 </span><span class="lineNoCov">          0 :                 return opal_xive_dump_vp(id);</span></a>
<a name="5376"><span class="lineNum">    5376 </span><span class="lineNoCov">          0 :         case XIVE_DUMP_EMU_STATE:</span></a>
<a name="5377"><span class="lineNum">    5377 </span><span class="lineNoCov">          0 :                 return opal_xive_dump_emu(id);</span></a>
<a name="5378"><span class="lineNum">    5378 </span>            :         default:</a>
<a name="5379"><span class="lineNum">    5379 </span>            :                 return OPAL_PARAMETER;</a>
<a name="5380"><span class="lineNum">    5380 </span>            :         }</a>
<a name="5381"><span class="lineNum">    5381 </span>            : }</a>
<a name="5382"><span class="lineNum">    5382 </span>            : </a>
<a name="5383"><span class="lineNum">    5383 </span><span class="lineNoCov">          0 : static void xive_init_globals(void)</span></a>
<a name="5384"><span class="lineNum">    5384 </span>            : {</a>
<a name="5385"><span class="lineNum">    5385 </span><span class="lineNoCov">          0 :         uint32_t i;</span></a>
<a name="5386"><span class="lineNum">    5386 </span>            : </a>
<a name="5387"><span class="lineNum">    5387 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; XIVE_MAX_CHIPS; i++)</span></a>
<a name="5388"><span class="lineNum">    5388 </span><span class="lineNoCov">          0 :                 xive_block_to_chip[i] = XIVE_INVALID_CHIP;</span></a>
<a name="5389"><span class="lineNum">    5389 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5390"><span class="lineNum">    5390 </span>            : </a>
<a name="5391"><span class="lineNum">    5391 </span><span class="lineCov">          1 : void init_xive(void)</span></a>
<a name="5392"><span class="lineNum">    5392 </span>            : {</a>
<a name="5393"><span class="lineNum">    5393 </span><span class="lineCov">          1 :         struct dt_node *np;</span></a>
<a name="5394"><span class="lineNum">    5394 </span><span class="lineCov">          1 :         struct proc_chip *chip;</span></a>
<a name="5395"><span class="lineNum">    5395 </span><span class="lineCov">          1 :         struct cpu_thread *cpu;</span></a>
<a name="5396"><span class="lineNum">    5396 </span><span class="lineCov">          1 :         struct xive *one_xive;</span></a>
<a name="5397"><span class="lineNum">    5397 </span><span class="lineCov">          1 :         bool first = true;</span></a>
<a name="5398"><span class="lineNum">    5398 </span>            : </a>
<a name="5399"><span class="lineNum">    5399 </span>            :         /* Look for xive nodes and do basic inits */</a>
<a name="5400"><span class="lineNum">    5400 </span><span class="lineCov">          1 :         dt_for_each_compatible(dt_root, np, &quot;ibm,power9-xive-x&quot;) {</span></a>
<a name="5401"><span class="lineNum">    5401 </span><span class="lineNoCov">          0 :                 struct xive *x;</span></a>
<a name="5402"><span class="lineNum">    5402 </span>            : </a>
<a name="5403"><span class="lineNum">    5403 </span>            :                 /* Initialize some global stuff */</a>
<a name="5404"><span class="lineNum">    5404 </span><span class="lineNoCov">          0 :                 if (first)</span></a>
<a name="5405"><span class="lineNum">    5405 </span><span class="lineNoCov">          0 :                         xive_init_globals();</span></a>
<a name="5406"><span class="lineNum">    5406 </span>            : </a>
<a name="5407"><span class="lineNum">    5407 </span>            :                 /* Create/initialize the xive instance */</a>
<a name="5408"><span class="lineNum">    5408 </span><span class="lineNoCov">          0 :                 x = init_one_xive(np);</span></a>
<a name="5409"><span class="lineNum">    5409 </span><span class="lineNoCov">          0 :                 if (first)</span></a>
<a name="5410"><span class="lineNum">    5410 </span><span class="lineNoCov">          0 :                         one_xive = x;</span></a>
<a name="5411"><span class="lineNum">    5411 </span>            :                 first = false;</a>
<a name="5412"><span class="lineNum">    5412 </span>            :         }</a>
<a name="5413"><span class="lineNum">    5413 </span><span class="lineCov">          1 :         if (first)</span></a>
<a name="5414"><span class="lineNum">    5414 </span>            :                 return;</a>
<a name="5415"><span class="lineNum">    5415 </span>            : </a>
<a name="5416"><span class="lineNum">    5416 </span><span class="lineNoCov">          0 :         xive_mode = XIVE_MODE_EMU;</span></a>
<a name="5417"><span class="lineNum">    5417 </span>            : </a>
<a name="5418"><span class="lineNum">    5418 </span>            :         /* Init VP allocator */</a>
<a name="5419"><span class="lineNum">    5419 </span><span class="lineNoCov">          0 :         xive_init_vp_allocator();</span></a>
<a name="5420"><span class="lineNum">    5420 </span>            : </a>
<a name="5421"><span class="lineNum">    5421 </span>            :         /* Create a device-tree node for Linux use */</a>
<a name="5422"><span class="lineNum">    5422 </span><span class="lineNoCov">          0 :         xive_create_mmio_dt_node(one_xive);</span></a>
<a name="5423"><span class="lineNum">    5423 </span>            : </a>
<a name="5424"><span class="lineNum">    5424 </span>            :         /* Some inits must be done after all xive have been created</a>
<a name="5425"><span class="lineNum">    5425 </span>            :          * such as setting up the forwarding ports</a>
<a name="5426"><span class="lineNum">    5426 </span>            :          */</a>
<a name="5427"><span class="lineNum">    5427 </span><span class="lineNoCov">          0 :         for_each_chip(chip) {</span></a>
<a name="5428"><span class="lineNum">    5428 </span><span class="lineNoCov">          0 :                 if (chip-&gt;xive)</span></a>
<a name="5429"><span class="lineNum">    5429 </span><span class="lineNoCov">          0 :                         late_init_one_xive(chip-&gt;xive);</span></a>
<a name="5430"><span class="lineNum">    5430 </span>            :         }</a>
<a name="5431"><span class="lineNum">    5431 </span>            : </a>
<a name="5432"><span class="lineNum">    5432 </span>            :         /* Initialize XICS emulation per-cpu structures */</a>
<a name="5433"><span class="lineNum">    5433 </span><span class="lineNoCov">          0 :         for_each_present_cpu(cpu) {</span></a>
<a name="5434"><span class="lineNum">    5434 </span><span class="lineNoCov">          0 :                 xive_init_cpu(cpu);</span></a>
<a name="5435"><span class="lineNum">    5435 </span>            :         }</a>
<a name="5436"><span class="lineNum">    5436 </span>            :         /* Add interrupts propertie to each CPU node */</a>
<a name="5437"><span class="lineNum">    5437 </span><span class="lineNoCov">          0 :         for_each_present_cpu(cpu) {</span></a>
<a name="5438"><span class="lineNum">    5438 </span><span class="lineNoCov">          0 :                 if (cpu_is_thread0(cpu))</span></a>
<a name="5439"><span class="lineNum">    5439 </span><span class="lineNoCov">          0 :                         xive_init_cpu_properties(cpu);</span></a>
<a name="5440"><span class="lineNum">    5440 </span>            :         }</a>
<a name="5441"><span class="lineNum">    5441 </span>            : </a>
<a name="5442"><span class="lineNum">    5442 </span>            :         /* Calling boot CPU */</a>
<a name="5443"><span class="lineNum">    5443 </span><span class="lineNoCov">          0 :         xive_cpu_callin(this_cpu());</span></a>
<a name="5444"><span class="lineNum">    5444 </span>            : </a>
<a name="5445"><span class="lineNum">    5445 </span>            :         /* Register XICS emulation calls */</a>
<a name="5446"><span class="lineNum">    5446 </span><span class="lineNoCov">          0 :         opal_register(OPAL_INT_GET_XIRR, opal_xive_get_xirr, 2);</span></a>
<a name="5447"><span class="lineNum">    5447 </span><span class="lineNoCov">          0 :         opal_register(OPAL_INT_SET_CPPR, opal_xive_set_cppr, 1);</span></a>
<a name="5448"><span class="lineNum">    5448 </span><span class="lineNoCov">          0 :         opal_register(OPAL_INT_EOI, opal_xive_eoi, 1);</span></a>
<a name="5449"><span class="lineNum">    5449 </span><span class="lineNoCov">          0 :         opal_register(OPAL_INT_SET_MFRR, opal_xive_set_mfrr, 2);</span></a>
<a name="5450"><span class="lineNum">    5450 </span>            : </a>
<a name="5451"><span class="lineNum">    5451 </span>            :         /* Register XIVE exploitation calls */</a>
<a name="5452"><span class="lineNum">    5452 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_RESET, opal_xive_reset, 1);</span></a>
<a name="5453"><span class="lineNum">    5453 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_GET_IRQ_INFO, opal_xive_get_irq_info, 6);</span></a>
<a name="5454"><span class="lineNum">    5454 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_GET_IRQ_CONFIG, opal_xive_get_irq_config, 4);</span></a>
<a name="5455"><span class="lineNum">    5455 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_SET_IRQ_CONFIG, opal_xive_set_irq_config, 4);</span></a>
<a name="5456"><span class="lineNum">    5456 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_GET_QUEUE_INFO, opal_xive_get_queue_info, 7);</span></a>
<a name="5457"><span class="lineNum">    5457 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_SET_QUEUE_INFO, opal_xive_set_queue_info, 5);</span></a>
<a name="5458"><span class="lineNum">    5458 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_DONATE_PAGE, opal_xive_donate_page, 2);</span></a>
<a name="5459"><span class="lineNum">    5459 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_ALLOCATE_IRQ, opal_xive_allocate_irq, 1);</span></a>
<a name="5460"><span class="lineNum">    5460 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_FREE_IRQ, opal_xive_free_irq, 1);</span></a>
<a name="5461"><span class="lineNum">    5461 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_ALLOCATE_VP_BLOCK, opal_xive_alloc_vp_block, 1);</span></a>
<a name="5462"><span class="lineNum">    5462 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_FREE_VP_BLOCK, opal_xive_free_vp_block, 1);</span></a>
<a name="5463"><span class="lineNum">    5463 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_GET_VP_INFO, opal_xive_get_vp_info, 5);</span></a>
<a name="5464"><span class="lineNum">    5464 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_SET_VP_INFO, opal_xive_set_vp_info, 3);</span></a>
<a name="5465"><span class="lineNum">    5465 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_SYNC, opal_xive_sync, 2);</span></a>
<a name="5466"><span class="lineNum">    5466 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_DUMP, opal_xive_dump, 2);</span></a>
<a name="5467"><span class="lineNum">    5467 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_GET_QUEUE_STATE, opal_xive_get_queue_state, 4);</span></a>
<a name="5468"><span class="lineNum">    5468 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_SET_QUEUE_STATE, opal_xive_set_queue_state, 4);</span></a>
<a name="5469"><span class="lineNum">    5469 </span><span class="lineNoCov">          0 :         opal_register(OPAL_XIVE_GET_VP_STATE, opal_xive_get_vp_state, 2);</span></a>
<a name="5470"><span class="lineNum">    5470 </span>            : }</a>
<a name="5471"><span class="lineNum">    5471 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
