<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/uriel/dsd/DSDZZZ/practica7/practica7/impl/gwsynthesis/practica7.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu May  8 15:59:51 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>120</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>85</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>CLKOUT_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLKOUT_s3/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>50.000(MHz)</td>
<td>220.776(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLKOUT_d</td>
<td>50.000(MHz)</td>
<td>234.930(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKOUT_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKOUT_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>13.614</td>
<td>n72_s2/I0</td>
<td>CLKOUT_s3/D</td>
<td>CLKOUT_d:[F]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-4.411</td>
<td>0.470</td>
</tr>
<tr>
<td>2</td>
<td>15.471</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_0_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.497</td>
</tr>
<tr>
<td>3</td>
<td>15.471</td>
<td>CONTADOR_2_s0/Q</td>
<td>CLKOUT_s3/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.497</td>
</tr>
<tr>
<td>4</td>
<td>15.743</td>
<td>Q_2_s2/Q</td>
<td>Q_1_s2/D</td>
<td>CLKOUT_d:[R]</td>
<td>CLKOUT_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.960</td>
</tr>
<tr>
<td>5</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_12_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>6</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_11_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>7</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_10_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>8</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_9_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>9</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_8_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>10</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_7_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>11</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_6_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>12</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_5_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>13</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_4_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>14</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_3_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>15</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_2_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>16</td>
<td>15.773</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_1_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.195</td>
</tr>
<tr>
<td>17</td>
<td>15.831</td>
<td>Q_3_s2/Q</td>
<td>Q_2_s2/D</td>
<td>CLKOUT_d:[R]</td>
<td>CLKOUT_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.873</td>
</tr>
<tr>
<td>18</td>
<td>15.976</td>
<td>Q_5_s2/Q</td>
<td>Q_4_s2/D</td>
<td>CLKOUT_d:[R]</td>
<td>CLKOUT_d:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.727</td>
</tr>
<tr>
<td>19</td>
<td>16.025</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_19_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.943</td>
</tr>
<tr>
<td>20</td>
<td>16.025</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_20_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.943</td>
</tr>
<tr>
<td>21</td>
<td>16.025</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_21_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.943</td>
</tr>
<tr>
<td>22</td>
<td>16.025</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_22_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.943</td>
</tr>
<tr>
<td>23</td>
<td>16.025</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_23_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.943</td>
</tr>
<tr>
<td>24</td>
<td>16.025</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_24_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.943</td>
</tr>
<tr>
<td>25</td>
<td>16.045</td>
<td>CONTADOR_2_s0/Q</td>
<td>CONTADOR_18_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.923</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.016</td>
<td>n72_s2/I0</td>
<td>CLKOUT_s3/D</td>
<td>CLKOUT_d:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>-3.263</td>
<td>0.277</td>
</tr>
<tr>
<td>2</td>
<td>0.525</td>
<td>CONTADOR_0_s0/Q</td>
<td>CONTADOR_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>3</td>
<td>0.541</td>
<td>CONTADOR_3_s0/Q</td>
<td>CONTADOR_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>4</td>
<td>0.541</td>
<td>CONTADOR_7_s0/Q</td>
<td>CONTADOR_7_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>5</td>
<td>0.541</td>
<td>CONTADOR_9_s0/Q</td>
<td>CONTADOR_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>6</td>
<td>0.541</td>
<td>CONTADOR_13_s0/Q</td>
<td>CONTADOR_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>7</td>
<td>0.541</td>
<td>CONTADOR_15_s0/Q</td>
<td>CONTADOR_15_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>8</td>
<td>0.541</td>
<td>CONTADOR_19_s0/Q</td>
<td>CONTADOR_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>9</td>
<td>0.541</td>
<td>CONTADOR_21_s0/Q</td>
<td>CONTADOR_21_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>10</td>
<td>0.700</td>
<td>Q_4_s2/Q</td>
<td>Q_5_s2/D</td>
<td>CLKOUT_d:[R]</td>
<td>CLKOUT_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.700</td>
</tr>
<tr>
<td>11</td>
<td>0.702</td>
<td>Q_1_s2/Q</td>
<td>Q_2_s2/D</td>
<td>CLKOUT_d:[R]</td>
<td>CLKOUT_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.702</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>CONTADOR_8_s0/Q</td>
<td>CONTADOR_8_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.715</td>
<td>CONTADOR_18_s0/Q</td>
<td>CONTADOR_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>14</td>
<td>0.715</td>
<td>CONTADOR_24_s0/Q</td>
<td>CONTADOR_24_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>15</td>
<td>0.719</td>
<td>CONTADOR_4_s0/Q</td>
<td>CONTADOR_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>16</td>
<td>0.719</td>
<td>CONTADOR_5_s0/Q</td>
<td>CONTADOR_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>17</td>
<td>0.719</td>
<td>CONTADOR_6_s0/Q</td>
<td>CONTADOR_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>18</td>
<td>0.719</td>
<td>CONTADOR_10_s0/Q</td>
<td>CONTADOR_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>19</td>
<td>0.719</td>
<td>CONTADOR_11_s0/Q</td>
<td>CONTADOR_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>20</td>
<td>0.719</td>
<td>CONTADOR_12_s0/Q</td>
<td>CONTADOR_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>21</td>
<td>0.719</td>
<td>CONTADOR_16_s0/Q</td>
<td>CONTADOR_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>22</td>
<td>0.719</td>
<td>CONTADOR_17_s0/Q</td>
<td>CONTADOR_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>23</td>
<td>0.719</td>
<td>CONTADOR_22_s0/Q</td>
<td>CONTADOR_22_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>24</td>
<td>0.719</td>
<td>CONTADOR_23_s0/Q</td>
<td>CONTADOR_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.719</td>
</tr>
<tr>
<td>25</td>
<td>0.788</td>
<td>CONTADOR_13_s0/Q</td>
<td>CONTADOR_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.788</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_23_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_18_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CONTADOR_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.948</td>
<td>7.874</td>
<td>0.926</td>
<td>High Pulse Width</td>
<td>CLK</td>
<td>CLKOUT_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>n72_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKOUT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKOUT_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>10.006</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">n72_s2/I0</td>
</tr>
<tr>
<td>10.470</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>10.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">CLKOUT_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/CLK</td>
</tr>
<tr>
<td>24.381</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_s3</td>
</tr>
<tr>
<td>24.084</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.411</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 98.708%; route: 0.000, 0.000%; tC2Q: 0.006, 1.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.908</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CONTADOR_0_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CONTADOR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 51.868%; route: 1.825, 40.581%; tC2Q: 0.340, 7.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKOUT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.908</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">CLKOUT_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 51.868%; route: 1.825, 40.581%; tC2Q: 0.340, 7.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>Q_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Q_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>Q_2_s2/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">Q_2_s2/Q</td>
</tr>
<tr>
<td>2.926</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td>D_1_s6/I0</td>
</tr>
<tr>
<td>3.690</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C23[0][A]</td>
<td style=" background: #97FFFF;">D_1_s6/F</td>
</tr>
<tr>
<td>4.767</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>D_1_s5/I1</td>
</tr>
<tr>
<td>5.231</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">D_1_s5/F</td>
</tr>
<tr>
<td>5.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">Q_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>21.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>Q_1_s2/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>Q_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.229, 31.023%; route: 2.392, 60.401%; tC2Q: 0.340, 8.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>CONTADOR_12_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>CONTADOR_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_11_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>CONTADOR_11_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>CONTADOR_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>CONTADOR_10_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>CONTADOR_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>CONTADOR_9_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>CONTADOR_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>CONTADOR_8_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>CONTADOR_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>CONTADOR_7_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>CONTADOR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>CONTADOR_6_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>CONTADOR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>CONTADOR_5_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>CONTADOR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>CONTADOR_4_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>CONTADOR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>CONTADOR_3_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>CONTADOR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.606</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>CONTADOR_1_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>CONTADOR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 55.606%; route: 1.523, 36.298%; tC2Q: 0.340, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>Q_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Q_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>Q_3_s2/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">Q_3_s2/Q</td>
</tr>
<tr>
<td>2.693</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td>D_2_s6/I0</td>
</tr>
<tr>
<td>3.302</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td style=" background: #97FFFF;">D_2_s6/F</td>
</tr>
<tr>
<td>4.379</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>D_2_s5/I1</td>
</tr>
<tr>
<td>5.144</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">D_2_s5/F</td>
</tr>
<tr>
<td>5.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">Q_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>21.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>Q_2_s2/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>Q_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.374, 35.476%; route: 2.159, 55.754%; tC2Q: 0.340, 8.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>Q_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Q_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>Q_5_s2/CLK</td>
</tr>
<tr>
<td>1.611</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">Q_5_s2/Q</td>
</tr>
<tr>
<td>2.693</td>
<td>1.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C23[0][B]</td>
<td>D_4_s6/I0</td>
</tr>
<tr>
<td>3.157</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C23[0][B]</td>
<td style=" background: #97FFFF;">D_4_s6/F</td>
</tr>
<tr>
<td>4.234</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>D_4_s5/I1</td>
</tr>
<tr>
<td>4.998</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">D_4_s5/F</td>
</tr>
<tr>
<td>4.998</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" font-weight:bold;">Q_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>21.271</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>Q_4_s2/CLK</td>
</tr>
<tr>
<td>20.975</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>Q_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.229, 32.962%; route: 2.159, 57.926%; tC2Q: 0.340, 9.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>CONTADOR_19_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>CONTADOR_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 59.158%; route: 1.271, 32.229%; tC2Q: 0.340, 8.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>CONTADOR_20_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[0][B]</td>
<td>CONTADOR_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 59.158%; route: 1.271, 32.229%; tC2Q: 0.340, 8.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>CONTADOR_21_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>CONTADOR_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 59.158%; route: 1.271, 32.229%; tC2Q: 0.340, 8.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>CONTADOR_22_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>CONTADOR_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 59.158%; route: 1.271, 32.229%; tC2Q: 0.340, 8.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>CONTADOR_23_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>CONTADOR_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 59.158%; route: 1.271, 32.229%; tC2Q: 0.340, 8.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.354</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>CONTADOR_24_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>CONTADOR_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 59.158%; route: 1.271, 32.229%; tC2Q: 0.340, 8.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CONTADOR_2_s0/CLK</td>
</tr>
<tr>
<td>4.750</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C14[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_2_s0/Q</td>
</tr>
<tr>
<td>5.115</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>n19_s4/I0</td>
</tr>
<tr>
<td>5.876</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">n19_s4/F</td>
</tr>
<tr>
<td>6.186</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td>n19_s1/I1</td>
</tr>
<tr>
<td>6.972</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][B]</td>
<td style=" background: #97FFFF;">n19_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[3][B]</td>
<td>n19_s0/I2</td>
</tr>
<tr>
<td>8.069</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R13C16[3][B]</td>
<td style=" background: #97FFFF;">n19_s0/F</td>
</tr>
<tr>
<td>8.333</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>24.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>CONTADOR_18_s0/CLK</td>
</tr>
<tr>
<td>24.378</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>CONTADOR_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.333, 59.467%; route: 1.250, 31.874%; tC2Q: 0.340, 8.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 95.902%; route: 0.181, 4.098%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>n72_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKOUT_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">n72_s2/I0</td>
</tr>
<tr>
<td>0.277</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">n72_s2/F</td>
</tr>
<tr>
<td>0.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" font-weight:bold;">CLKOUT_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/CLK</td>
</tr>
<tr>
<td>3.293</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_s3</td>
</tr>
<tr>
<td>3.293</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 99.369%; route: 0.000, 0.000%; tC2Q: 0.002, 0.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CONTADOR_0_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_0_s0/Q</td>
</tr>
<tr>
<td>3.513</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>n46_s2/I0</td>
</tr>
<tr>
<td>3.788</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">n46_s2/F</td>
</tr>
<tr>
<td>3.788</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CONTADOR_0_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>CONTADOR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>CONTADOR_3_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_3_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][A]</td>
<td>n43_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">n43_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>CONTADOR_3_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>CONTADOR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>CONTADOR_7_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_7_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td>n39_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">n39_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>CONTADOR_7_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>CONTADOR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>CONTADOR_9_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_9_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][A]</td>
<td>n37_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">n37_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>CONTADOR_9_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>CONTADOR_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>CONTADOR_13_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_13_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n33_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>CONTADOR_13_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>CONTADOR_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>CONTADOR_15_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_15_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[1][A]</td>
<td>n31_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>CONTADOR_15_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][A]</td>
<td>CONTADOR_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>CONTADOR_19_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_19_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td>n27_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>CONTADOR_19_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>CONTADOR_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>CONTADOR_21_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_21_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>3.804</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>3.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">CONTADOR_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>CONTADOR_21_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>CONTADOR_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>Q_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Q_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>0.919</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>Q_4_s2/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C23[0][B]</td>
<td style=" font-weight:bold;">Q_4_s2/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>D_5_s5/I0</td>
</tr>
<tr>
<td>1.619</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" background: #97FFFF;">D_5_s5/F</td>
</tr>
<tr>
<td>1.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">Q_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>0.919</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>Q_5_s2/CLK</td>
</tr>
<tr>
<td>0.919</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>Q_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 39.403%; route: 0.177, 25.289%; tC2Q: 0.247, 35.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>Q_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>Q_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKOUT_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>0.919</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>Q_1_s2/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C23[1][A]</td>
<td style=" font-weight:bold;">Q_1_s2/Q</td>
</tr>
<tr>
<td>1.345</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>D_2_s5/I0</td>
</tr>
<tr>
<td>1.621</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">D_2_s5/F</td>
</tr>
<tr>
<td>1.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">Q_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKOUT_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>10</td>
<td>R13C22[0][A]</td>
<td>CLKOUT_s3/Q</td>
</tr>
<tr>
<td>0.919</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>Q_2_s2/CLK</td>
</tr>
<tr>
<td>0.919</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>Q_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 39.289%; route: 0.179, 25.507%; tC2Q: 0.247, 35.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>CONTADOR_8_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C15[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_8_s0/Q</td>
</tr>
<tr>
<td>3.682</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C15[0][B]</td>
<td>n38_s/I1</td>
</tr>
<tr>
<td>3.973</td>
<td>0.292</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" background: #97FFFF;">n38_s/SUM</td>
</tr>
<tr>
<td>3.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>CONTADOR_8_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>CONTADOR_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 41.102%; route: 0.171, 24.124%; tC2Q: 0.247, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>CONTADOR_18_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_18_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[2][B]</td>
<td>n28_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>CONTADOR_18_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[2][B]</td>
<td>CONTADOR_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>CONTADOR_24_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_24_s0/Q</td>
</tr>
<tr>
<td>3.686</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[2][B]</td>
<td>n22_s/I1</td>
</tr>
<tr>
<td>3.978</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>3.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>CONTADOR_24_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>CONTADOR_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.833%; route: 0.176, 24.621%; tC2Q: 0.247, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>CONTADOR_4_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_4_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[1][B]</td>
<td>n42_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">n42_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>CONTADOR_4_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>CONTADOR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>CONTADOR_5_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_5_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[2][A]</td>
<td>n41_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" background: #97FFFF;">n41_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>CONTADOR_5_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>CONTADOR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>CONTADOR_6_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_6_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C14[2][B]</td>
<td>n40_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">n40_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>CONTADOR_6_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>CONTADOR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>CONTADOR_10_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_10_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td>n36_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">n36_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>CONTADOR_10_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>CONTADOR_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>CONTADOR_11_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_11_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td>n35_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">n35_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>CONTADOR_11_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>CONTADOR_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>CONTADOR_12_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C15[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_12_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C15[2][B]</td>
<td>n34_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">n34_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" font-weight:bold;">CONTADOR_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>CONTADOR_12_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>CONTADOR_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>CONTADOR_16_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_16_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[1][B]</td>
<td>n30_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>CONTADOR_16_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[1][B]</td>
<td>CONTADOR_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>CONTADOR_17_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_17_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[2][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>CONTADOR_17_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[2][A]</td>
<td>CONTADOR_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>CONTADOR_22_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_22_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[1][B]</td>
<td>n24_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">n24_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td style=" font-weight:bold;">CONTADOR_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>CONTADOR_22_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>CONTADOR_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>CONTADOR_23_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_23_s0/Q</td>
</tr>
<tr>
<td>3.690</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C17[2][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>3.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">CONTADOR_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>CONTADOR_23_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>CONTADOR_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 40.621%; route: 0.180, 25.012%; tC2Q: 0.247, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONTADOR_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CONTADOR_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>CONTADOR_13_s0/CLK</td>
</tr>
<tr>
<td>3.510</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">CONTADOR_13_s0/Q</td>
</tr>
<tr>
<td>3.512</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>3.736</td>
<td>0.224</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>3.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C16[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>4.051</td>
<td>0.316</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" background: #97FFFF;">n32_s/SUM</td>
</tr>
<tr>
<td>4.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td style=" font-weight:bold;">CONTADOR_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>IOL15[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>3.263</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>CONTADOR_14_s0/CLK</td>
</tr>
<tr>
<td>3.263</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C16[0][B]</td>
<td>CONTADOR_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.539, 68.441%; route: 0.002, 0.222%; tC2Q: 0.247, 31.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 95.808%; route: 0.137, 4.192%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_23_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_18_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CONTADOR_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CONTADOR_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CONTADOR_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.948</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CLKOUT_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>4.411</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>CLKOUT_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.285</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>CLKOUT_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>26</td>
<td>n19_4</td>
<td>15.471</td>
<td>1.109</td>
</tr>
<tr>
<td>26</td>
<td>CLK_d</td>
<td>15.471</td>
<td>0.195</td>
</tr>
<tr>
<td>10</td>
<td>CLKOUT_d</td>
<td>13.614</td>
<td>1.866</td>
</tr>
<tr>
<td>3</td>
<td>CONTADOR[0]</td>
<td>16.654</td>
<td>0.956</td>
</tr>
<tr>
<td>3</td>
<td>Q_d[1]</td>
<td>17.519</td>
<td>2.648</td>
</tr>
<tr>
<td>3</td>
<td>Q_d[4]</td>
<td>17.518</td>
<td>2.166</td>
</tr>
<tr>
<td>3</td>
<td>Q_d[5]</td>
<td>15.976</td>
<td>2.292</td>
</tr>
<tr>
<td>3</td>
<td>Q_d[6]</td>
<td>17.315</td>
<td>2.166</td>
</tr>
<tr>
<td>3</td>
<td>Q_d[2]</td>
<td>15.743</td>
<td>2.166</td>
</tr>
<tr>
<td>3</td>
<td>Q_d[3]</td>
<td>15.831</td>
<td>2.170</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C16</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C14</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C17</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C24</td>
<td>59.72%</td>
</tr>
<tr>
<td>R13C23</td>
<td>56.94%</td>
</tr>
<tr>
<td>R13C22</td>
<td>34.72%</td>
</tr>
<tr>
<td>R10C26</td>
<td>5.56%</td>
</tr>
<tr>
<td>R11C23</td>
<td>5.56%</td>
</tr>
<tr>
<td>R5C23</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
