{ "Warning" "WHDB_DUPLICATE_SECTION_TYPE_FOUND" "RESERVE_ALL_UNUSED_PINS DEFAULT_DEVICE_OPTIONS CHIP " "Ignored CHIP section -- assignment RESERVE_ALL_UNUSED_PINS will be made in the DEFAULT_DEVICE_OPTIONS section" {  } {  } 0 20006 "Ignored %3!s! section -- assignment %1!s! will be made in the %2!s! section" 0 0 "Fitter" 0 -1 1707815072279 ""}
{ "Warning" "WHDB_DUPLICATE_SECTION_TYPE_FOUND" "FMAX_REQUIREMENT DEFAULT_TIMING_REQUIREMENTS CLOCK " "Ignored CLOCK section -- assignment FMAX_REQUIREMENT will be made in the DEFAULT_TIMING_REQUIREMENTS section" {  } {  } 0 20006 "Ignored %3!s! section -- assignment %1!s! will be made in the %2!s! section" 0 0 "Fitter" 0 -1 1707815072279 ""}
{ "Warning" "WHDB_DUPLICATE_SECTION_TYPE_FOUND" "RESERVE_NCEO_AFTER_CONFIGURATION DEFAULT_DEVICE_OPTIONS CHIP " "Ignored CHIP section -- assignment RESERVE_NCEO_AFTER_CONFIGURATION will be made in the DEFAULT_DEVICE_OPTIONS section" {  } {  } 0 20006 "Ignored %3!s! section -- assignment %1!s! will be made in the %2!s! section" 0 0 "Fitter" 0 -1 1707815072279 ""}
{ "Warning" "WHDB_DUPLICATE_SECTION_TYPE_FOUND" "CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION DEFAULT_DEVICE_OPTIONS CHIP " "Ignored CHIP section -- assignment CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION will be made in the DEFAULT_DEVICE_OPTIONS section" {  } {  } 0 20006 "Ignored %3!s! section -- assignment %1!s! will be made in the %2!s! section" 0 0 "Fitter" 0 -1 1707815072279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707815072302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707815072302 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "or1420SingleCore EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"or1420SingleCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707815072337 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1707815072377 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1707815072377 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:altpll_component\|test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:altpll_component\|test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] 99 16 0 0 " "Implementing clock multiplication of 99, clock division of 16, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707815072409 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[1\] 99 8 0 0 " "Implementing clock multiplication of 99, clock division of 8, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707815072409 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[2\] 99 16 0 0 " "Implementing clock multiplication of 99, clock division of 16, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707815072409 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[3\] 99 8 0 0 " "Implementing clock multiplication of 99, clock division of 8, and phase shift of 0 degrees (0 ps) for altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1707815072409 ""}  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1707815072409 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1707815072580 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707815072583 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707815072660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707815072660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707815072660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707815072660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1707815072660 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707815072660 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707815072671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707815072671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707815072671 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1707815072671 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1707815072671 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707815072674 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707815073430 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/clocks_sdc.tcl " "Reading SDC File: '../scripts/clocks_sdc.tcl'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707815074903 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1707815074946 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1707815074946 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 16 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1707815074946 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 99 -duty_cycle 50.00 -name \{altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1707815074946 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1707815074946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707815074946 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "camPclk " "Node: camPclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register camera:camIf\|synchroFlop:snl\|s_states\[0\] camPclk " "Register camera:camIf\|synchroFlop:snl\|s_states\[0\] is being clocked by camPclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1707815074963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1707815074963 "|or1420SingleCore|camPclk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707815075012 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1707815075014 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707815075014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707815075014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.467 altpll_component\|auto_generated\|pll1\|clk\[0\] " "  13.467 altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707815075014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.733 altpll_component\|auto_generated\|pll1\|clk\[1\] " "   6.733 altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707815075014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.467 altpll_component\|auto_generated\|pll1\|clk\[2\] " "  13.467 altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707815075014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.733 altpll_component\|auto_generated\|pll1\|clk\[3\] " "   6.733 altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707815075014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.333         clk1 " "  83.333         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707815075014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         clk2 " "  20.000         clk2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707815075014 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707815075014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076184 ""}  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2) " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076185 ""}  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076185 ""}  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2) " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076185 ""}  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock12MHz~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clock12MHz~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076185 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "camPclk~input (placed in PIN Y13 (DIFFIO_B32n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node camPclk~input (placed in PIN Y13 (DIFFIO_B32n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076185 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50MHz~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clock50MHz~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076185 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN AA11 (CLK15, DIFFCLK_6p)) " "Automatically promoted node nReset~input (placed in PIN AA11 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076185 ""}  } { { "../verilog/or1420SingleCore.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 27256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076185 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:altpll_component\|test_altpll:auto_generated\|locked  " "Automatically promoted node altpll:altpll_component\|test_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1707815076185 ""}  } { { "db/test_altpll.v" "" { Text "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 0 { 0 ""} 0 5143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1707815076185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707815077016 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707815077028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707815077029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707815077046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707815077068 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707815077093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707815077520 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1707815077533 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 Embedded multiplier block " "Packed 7 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1707815077533 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "7 " "Created 7 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1707815077533 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707815077533 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1707815078457 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1707815080062 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707815080174 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1707815080187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707815081284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707815082845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707815082922 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707815098093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707815098093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707815099538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707815106437 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707815106437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707815119947 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.73 " "Total time spent on timing analysis during the Fitter is 7.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707815120233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707815120298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707815121114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707815121120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707815122283 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707815123863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.fit.smsg " "Generated suppressed messages file /home/theo/Downloads/bla/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707815125601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1800 " "Peak virtual memory: 1800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707815126916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 10:05:26 2024 " "Processing ended: Tue Feb 13 10:05:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707815126916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707815126916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:17 " "Total CPU time (on all processors): 00:02:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707815126916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707815126916 ""}
