

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KY_KX'
================================================================
* Date:           Mon Oct 30 17:11:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  2.530 us|  2.530 us|  253|  253|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KY_KX   |      251|      251|        12|          3|          1|    81|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add51_lcssa17 = alloca i32 1"   --->   Operation 15 'alloca' 'add51_lcssa17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 16 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 17 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln47_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln47"   --->   Operation 19 'read' 'select_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln47_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln47_2"   --->   Operation 20 'read' 'select_ln47_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln44_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln44"   --->   Operation 21 'read' 'sext_ln44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_fm_buffer_1_load"   --->   Operation 22 'read' 'output_fm_buffer_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln44_cast = sext i62 %sext_ln44_read"   --->   Operation 23 'sext' 'sext_ln44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten11"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kx"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %output_fm_buffer_1_load_read, i32 %add51_lcssa17"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %NIN"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i7 %indvar_flatten11" [src/conv1.cpp:51]   --->   Operation 30 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i7 %indvar_flatten11_load, i7 81" [src/conv1.cpp:51]   --->   Operation 31 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc55, void %for.inc58.exitStub" [src/conv1.cpp:51]   --->   Operation 32 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kx_load = load i4 %kx" [src/conv1.cpp:52]   --->   Operation 33 'load' 'kx_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ky_load = load i4 %ky" [src/conv1.cpp:51]   --->   Operation 34 'load' 'ky_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%add_ln51 = add i4 %ky_load, i4 1" [src/conv1.cpp:51]   --->   Operation 35 'add' 'add_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln52 = icmp_eq  i4 %kx_load, i4 9" [src/conv1.cpp:52]   --->   Operation 36 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i4 0, i4 %kx_load" [src/conv1.cpp:51]   --->   Operation 37 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln51_8 = select i1 %icmp_ln52, i4 %add_ln51, i4 %ky_load" [src/conv1.cpp:51]   --->   Operation 38 'select' 'select_ln51_8' <Predicate = (!icmp_ln51)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %select_ln51_8" [src/conv1.cpp:51]   --->   Operation 39 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.69ns) (grouped into DSP with root node add_ln61)   --->   "%add_ln51_1 = add i5 %zext_ln51, i5 %select_ln47_2_read" [src/conv1.cpp:51]   --->   Operation 40 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%zext_ln61 = zext i5 %add_ln51_1" [src/conv1.cpp:61]   --->   Operation 41 'zext' 'zext_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 42 [3/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i10 %zext_ln61, i10 25" [src/conv1.cpp:61]   --->   Operation 42 'mul' 'mul_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kx_cast = zext i4 %select_ln51" [src/conv1.cpp:51]   --->   Operation 43 'zext' 'kx_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln56 = add i5 %kx_cast, i5 %select_ln47_read" [src/conv1.cpp:56]   --->   Operation 44 'add' 'add_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%add_ln52 = add i4 %select_ln51, i4 1" [src/conv1.cpp:52]   --->   Operation 45 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln52 = store i4 %select_ln51_8, i4 %ky" [src/conv1.cpp:52]   --->   Operation 46 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln52 = store i4 %add_ln52, i4 %kx" [src/conv1.cpp:52]   --->   Operation 47 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i10 %zext_ln61, i10 25" [src/conv1.cpp:61]   --->   Operation 48 'mul' 'mul_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln51_2 = add i7 %indvar_flatten11_load, i7 1" [src/conv1.cpp:51]   --->   Operation 49 'add' 'add_ln51_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%mul_ln61 = mul i10 %zext_ln61, i10 25" [src/conv1.cpp:61]   --->   Operation 50 'mul' 'mul_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i5 %add_ln56" [src/conv1.cpp:61]   --->   Operation 51 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i10 %mul_ln61, i10 %zext_ln61_1" [src/conv1.cpp:61]   --->   Operation 52 'add' 'add_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln52 = store i7 %add_ln51_2, i7 %indvar_flatten11" [src/conv1.cpp:52]   --->   Operation 53 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 54 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i10 %mul_ln61, i10 %zext_ln61_1" [src/conv1.cpp:61]   --->   Operation 54 'add' 'add_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i10 %add_ln61" [src/conv1.cpp:61]   --->   Operation 55 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln61_2" [src/conv1.cpp:61]   --->   Operation 56 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr" [src/conv1.cpp:61]   --->   Operation 57 'load' 'input_fm_buffer_2_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln44_cast" [src/conv1.cpp:51]   --->   Operation 58 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [src/conv1.cpp:61]   --->   Operation 60 'read' 'gmem_addr_read' <Predicate = (!icmp_ln51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 61 [1/2] (1.23ns)   --->   "%input_fm_buffer_2_0_load = load i10 %input_fm_buffer_2_0_addr" [src/conv1.cpp:61]   --->   Operation 61 'load' 'input_fm_buffer_2_0_load' <Predicate = (!icmp_ln51)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %gmem_addr_read" [src/conv1.cpp:61]   --->   Operation 62 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : [1/1] (1.31ns)   --->   Input mux for Operation 63 '%mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load'
ST_6 : Operation 63 [3/3] (5.69ns)   --->   "%mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:61]   --->   Operation 63 'fmul' 'mul' <Predicate = (!icmp_ln51)> <Delay = 5.69> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 64 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:61]   --->   Operation 64 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 65 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln61, i32 %input_fm_buffer_2_0_load" [src/conv1.cpp:61]   --->   Operation 65 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%add51_lcssa17_load = load i32 %add51_lcssa17" [src/conv1.cpp:61]   --->   Operation 66 'load' 'add51_lcssa17_load' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (1.31ns)   --->   Input mux for Operation 67 '%add = fadd i32 %add51_lcssa17_load, i32 %mul'
ST_9 : Operation 67 [4/4] (5.11ns)   --->   "%add = fadd i32 %add51_lcssa17_load, i32 %mul" [src/conv1.cpp:61]   --->   Operation 67 'fadd' 'add' <Predicate = true> <Delay = 5.11> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%add51_lcssa17_load_1 = load i32 %add51_lcssa17"   --->   Operation 77 'load' 'add51_lcssa17_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_lcssa17_out, i32 %add51_lcssa17_load_1"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 68 [3/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17_load, i32 %mul" [src/conv1.cpp:61]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 69 [2/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17_load, i32 %mul" [src/conv1.cpp:61]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KY_KX_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv1.cpp:52]   --->   Operation 73 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/4] (6.43ns)   --->   "%add = fadd i32 %add51_lcssa17_load, i32 %mul" [src/conv1.cpp:61]   --->   Operation 74 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln52 = store i32 %add, i32 %add51_lcssa17" [src/conv1.cpp:52]   --->   Operation 75 'store' 'store_ln52' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln52 = br void %NIN" [src/conv1.cpp:52]   --->   Operation 76 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.880ns
The critical path consists of the following:
	'alloca' operation ('kx') [9]  (0.000 ns)
	'load' operation ('kx_load', src/conv1.cpp:52) on local variable 'kx' [32]  (0.000 ns)
	'icmp' operation ('icmp_ln52', src/conv1.cpp:52) [37]  (0.797 ns)
	'select' operation ('select_ln51_8', src/conv1.cpp:51) [39]  (0.391 ns)
	'add' operation of DSP[49] ('add_ln51_1', src/conv1.cpp:51) [41]  (1.696 ns)
	'mul' operation of DSP[49] ('mul_ln61', src/conv1.cpp:61) [43]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[49] ('mul_ln61', src/conv1.cpp:61) [43]  (0.996 ns)

 <State 3>: 1.200ns
The critical path consists of the following:
	'add' operation ('add_ln51_2', src/conv1.cpp:51) [28]  (0.773 ns)
	'store' operation ('store_ln52', src/conv1.cpp:52) of variable 'add_ln51_2', src/conv1.cpp:51 on local variable 'indvar_flatten11' [58]  (0.427 ns)

 <State 4>: 1.882ns
The critical path consists of the following:
	'add' operation of DSP[49] ('add_ln61', src/conv1.cpp:61) [49]  (0.645 ns)
	'getelementptr' operation ('input_fm_buffer_2_0_addr', src/conv1.cpp:61) [51]  (0.000 ns)
	'load' operation ('input_fm_buffer_2_0_load', src/conv1.cpp:61) on array 'input_fm_buffer_2_0' [54]  (1.237 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', src/conv1.cpp:51) [25]  (0.000 ns)
	bus read operation ('gmem_addr_read', src/conv1.cpp:61) on port 'gmem' (src/conv1.cpp:61) [52]  (7.300 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.317 ns)
'fmul' operation ('mul', src/conv1.cpp:61) [55]  (5.699 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:61) [55]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:61) [55]  (7.016 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'load' operation ('add51_lcssa17_load', src/conv1.cpp:61) on local variable 'add51_lcssa17' [31]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (1.317 ns)
'fadd' operation ('add', src/conv1.cpp:61) [56]  (5.120 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:61) [56]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:61) [56]  (6.437 ns)

 <State 12>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:61) [56]  (6.437 ns)
	'store' operation ('store_ln52', src/conv1.cpp:52) of variable 'add', src/conv1.cpp:61 on local variable 'add51_lcssa17' [61]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
