// Seed: 3910049636
module module_0 (
    input tri  id_0,
    input wand id_1
);
  logic [1 : 1] id_3;
  module_0 id_4;
  assign module_1.id_10 = 0;
  assign id_4 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    output tri id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input wand id_13,
    output tri1 id_14,
    output supply0 id_15,
    input tri0 id_16,
    input wire id_17,
    output supply0 id_18,
    input tri id_19,
    output tri0 id_20,
    input tri1 id_21,
    output tri0 id_22
);
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_4
  );
endmodule
