Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 24 15:30:27 2019
| Host         : debian running 64-bit Debian GNU/Linux buster/sid
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cd/q_reg[17]/Q (HIGH)

 There are 4224 register/latch pins with no clock driven by root clock pin: cd/q_reg[20]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4814 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.218        0.000                      0                   21        0.254        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.218        0.000                      0                   21        0.254        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 cd/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.990ns (25.678%)  route 2.865ns (74.322%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.633     5.236    cd/clk
    SLICE_X42Y90         FDRE                                         r  cd/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  cd/q_reg[20]/Q
                         net (fo=1, routed)           1.072     6.826    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.922 r  clk_BUFG_inst/O
                         net (fo=4225, routed)        1.793     8.715    cd/S[0]
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     9.091 r  cd/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.091    cd/q_reg[20]_i_1_n_7
    SLICE_X42Y90         FDRE                                         r  cd/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    cd/clk
    SLICE_X42Y90         FDRE                                         r  cd/q_reg[20]/C
                         clock pessimism              0.300    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)        0.109    15.309    cd/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.849ns (75.960%)  route 0.585ns (24.040%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  cd/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    cd/q_reg[8]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  cd/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    cd/q_reg[12]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.667 r  cd/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.667    cd/q_reg[16]_i_1_n_6
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    cd/clk
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[17]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.109    15.284    cd/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.841ns (75.880%)  route 0.585ns (24.119%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  cd/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    cd/q_reg[8]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  cd/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    cd/q_reg[12]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.659 r  cd/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.659    cd/q_reg[16]_i_1_n_4
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    cd/clk
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[19]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.109    15.284    cd/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 1.765ns (75.101%)  route 0.585ns (24.899%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  cd/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    cd/q_reg[8]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  cd/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    cd/q_reg[12]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.583 r  cd/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.583    cd/q_reg[16]_i_1_n_5
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    cd/clk
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[18]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.109    15.284    cd/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 1.745ns (74.887%)  route 0.585ns (25.113%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  cd/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    cd/q_reg[8]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.344 r  cd/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.344    cd/q_reg[12]_i_1_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.563 r  cd/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.563    cd/q_reg[16]_i_1_n_7
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.513    14.936    cd/clk
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[16]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.109    15.284    cd/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.732ns (74.746%)  route 0.585ns (25.254%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  cd/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    cd/q_reg[8]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.550 r  cd/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.550    cd/q_reg[12]_i_1_n_6
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[13]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X42Y88         FDRE (Setup_fdre_C_D)        0.109    15.283    cd/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.724ns (74.658%)  route 0.585ns (25.342%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  cd/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    cd/q_reg[8]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.542 r  cd/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.542    cd/q_reg[12]_i_1_n_4
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[15]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X42Y88         FDRE (Setup_fdre_C_D)        0.109    15.283    cd/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 1.648ns (73.796%)  route 0.585ns (26.204%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  cd/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    cd/q_reg[8]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.466 r  cd/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.466    cd/q_reg[12]_i_1_n_5
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[14]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X42Y88         FDRE (Setup_fdre_C_D)        0.109    15.283    cd/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.628ns (73.559%)  route 0.585ns (26.441%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.227 r  cd/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.227    cd/q_reg[8]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.446 r  cd/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.446    cd/q_reg[12]_i_1_n_7
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.512    14.935    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[12]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X42Y88         FDRE (Setup_fdre_C_D)        0.109    15.283    cd/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 cd/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 1.615ns (73.403%)  route 0.585ns (26.597%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.630     5.233    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  cd/q_reg[1]/Q
                         net (fo=1, routed)           0.585     6.336    cd/q_reg_n_0_[1]
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.993 r  cd/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    cd/q_reg[0]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.110 r  cd/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cd/q_reg[4]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.433 r  cd/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.433    cd/q_reg[8]_i_1_n_6
    SLICE_X42Y87         FDRE                                         r  cd/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.511    14.934    cd/clk
    SLICE_X42Y87         FDRE                                         r  cd/q_reg[9]/C
                         clock pessimism              0.275    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X42Y87         FDRE (Setup_fdre_C_D)        0.109    15.282    cd/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd/q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.764    cd/q_reg_n_0_[14]
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  cd/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    cd/q_reg[12]_i_1_n_5
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[14]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.134     1.619    cd/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    cd/clk
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd/q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.764    cd/q_reg_n_0_[18]
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  cd/q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    cd/q_reg[16]_i_1_n_5
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    cd/clk
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[18]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.134     1.619    cd/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    cd/clk
    SLICE_X42Y86         FDRE                                         r  cd/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  cd/q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.762    cd/q_reg_n_0_[6]
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  cd/q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    cd/q_reg[4]_i_1_n_5
    SLICE_X42Y86         FDRE                                         r  cd/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    cd/clk
    SLICE_X42Y86         FDRE                                         r  cd/q_reg[6]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.134     1.617    cd/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 cd/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    cd/clk
    SLICE_X42Y87         FDRE                                         r  cd/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cd/q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.763    cd/q_reg_n_0_[10]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.873 r  cd/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    cd/q_reg[8]_i_1_n_5
    SLICE_X42Y87         FDRE                                         r  cd/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    cd/clk
    SLICE_X42Y87         FDRE                                         r  cd/q_reg[10]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.134     1.618    cd/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cd/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd/q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.764    cd/q_reg_n_0_[14]
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  cd/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cd/q_reg[12]_i_1_n_4
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.134     1.619    cd/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cd/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    cd/clk
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd/q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.764    cd/q_reg_n_0_[18]
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.910 r  cd/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cd/q_reg[16]_i_1_n_4
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    cd/clk
    SLICE_X42Y89         FDRE                                         r  cd/q_reg[19]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X42Y89         FDRE (Hold_fdre_C_D)         0.134     1.619    cd/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cd/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    cd/clk
    SLICE_X42Y86         FDRE                                         r  cd/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  cd/q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.762    cd/q_reg_n_0_[6]
    SLICE_X42Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.908 r  cd/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    cd/q_reg[4]_i_1_n_4
    SLICE_X42Y86         FDRE                                         r  cd/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    cd/clk
    SLICE_X42Y86         FDRE                                         r  cd/q_reg[7]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.134     1.617    cd/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cd/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.484    cd/clk
    SLICE_X42Y87         FDRE                                         r  cd/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  cd/q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.763    cd/q_reg_n_0_[10]
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.909 r  cd/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    cd/q_reg[8]_i_1_n_4
    SLICE_X42Y87         FDRE                                         r  cd/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.999    cd/clk
    SLICE_X42Y87         FDRE                                         r  cd/q_reg[11]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.134     1.618    cd/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cd/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  cd/q_reg[0]/Q
                         net (fo=1, routed)           0.163     1.810    cd/q_reg_n_0_[0]
    SLICE_X42Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  cd/q[0]_i_2/O
                         net (fo=1, routed)           0.000     1.855    cd/q[0]_i_2_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  cd/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    cd/q_reg[0]_i_1_n_7
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    cd/clk
    SLICE_X42Y85         FDRE                                         r  cd/q_reg[0]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.134     1.617    cd/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 cd/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.485    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  cd/q_reg[12]/Q
                         net (fo=1, routed)           0.170     1.820    cd/q_reg_n_0_[12]
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.935 r  cd/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    cd/q_reg[12]_i_1_n_7
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.836     2.001    cd/clk
    SLICE_X42Y88         FDRE                                         r  cd/q_reg[12]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.134     1.619    cd/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y85    cd/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y87    cd/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y87    cd/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    cd/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    cd/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    cd/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y88    cd/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    cd/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y89    cd/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y85    cd/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    cd/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    cd/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    cd/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    cd/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    cd/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    cd/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y85    cd/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y85    cd/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y85    cd/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y85    cd/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y85    cd/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    cd/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    cd/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    cd/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y87    cd/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    cd/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    cd/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    cd/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y88    cd/q_reg[13]/C



