$date
	Fri Jun 18 14:43:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module adder8_tb $end
$var wire 9 ! s [8:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 9 & s [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111111 &
b1000000 %
b1111111 $
b1000000 #
b1111111 "
b10111111 !
$end
#200
b1001100 #
b1001100 %
b11001000 !
b11001000 &
b1111100 "
b1111100 $
#400
b1100011 #
b1100011 %
b11011001 !
b11011001 &
b1110110 "
b1110110 $
#600
