<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.601 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;deform.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5498]" key="HLS 207-5498" tag="" content="the &apos;dim&apos; option to &apos;Stream&apos; pragma is not supported and will be ignored: deform.cpp:134:46" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5498]" key="HLS 207-5498" tag="" content="the &apos;dim&apos; option to &apos;Stream&apos; pragma is not supported and will be ignored: deform.cpp:136:45" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5498]" key="HLS 207-5498" tag="" content="the &apos;dim&apos; option to &apos;Stream&apos; pragma is not supported and will be ignored: deform.cpp:138:45" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5498]" key="HLS 207-5498" tag="" content="the &apos;dim&apos; option to &apos;Stream&apos; pragma is not supported and will be ignored: deform.cpp:140:51" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.26 seconds. Elapsed time: 5.17 seconds; current allocated memory: 193.433 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::write(ap_uint&lt;8&gt; const&amp;)&apos; into &apos;void M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;(ap_uint&lt;8&gt;*, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, int, int, bool, bool)&apos; (./dma.h:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::write(ap_int&lt;128&gt; const&amp;)&apos; into &apos;void M2S&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;(ap_int&lt;128&gt;*, hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, int)&apos; (./dma.h:83:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::write(ap_int&lt;256&gt; const&amp;)&apos; into &apos;void M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;(ap_int&lt;16&gt;*, hls::stream&lt;ap_int&lt;256&gt;, 0&gt;&amp;, int, int, bool)&apos; (./dma.h:42:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 64u&gt;, 0&gt;::write(MultiChanData&lt;16u, 64u&gt; const&amp;)&apos; into &apos;void M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;(ap_int&lt;64&gt;*, hls::stream&lt;MultiChanData&lt;16u, 64u&gt;, 0&gt;&amp;, int, int, bool)&apos; (./dma.h:116:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::read(ap_int&lt;128&gt;&amp;)&apos; into &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::read()&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 64u&gt;, 0&gt;::read(MultiChanData&lt;16u, 64u&gt;&amp;)&apos; into &apos;hls::stream&lt;MultiChanData&lt;16u, 64u&gt;, 0&gt;::read()&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::write(MultiChanData&lt;16u, 24u&gt; const&amp;)&apos; into &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::operator&lt;&lt;(MultiChanData&lt;16u, 24u&gt; const&amp;)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::operator&lt;&lt;(MultiChanData&lt;16u, 24u&gt; const&amp;)&apos; into &apos;void conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, (16) * (4)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, bool)&apos; (./conv.h:177:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 64u&gt;, 0&gt;::read()&apos; into &apos;void conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, (16) * (4)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, bool)&apos; (./conv.h:162:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::write(MultiChanData&lt;16u, 24u&gt; const&amp;)&apos; into &apos;void conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, (16) * (4)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, bool)&apos; (./conv.h:149:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::read()&apos; into &apos;void conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, (16) * (4)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, bool)&apos; (./conv.h:143:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::read(MultiChanData&lt;16u, 24u&gt;&amp;)&apos; into &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::read()&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::read(ap_int&lt;256&gt;&amp;)&apos; into &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::read()&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::write(ap_int&lt;128&gt; const&amp;)&apos; into &apos;void quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;(hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, bool, bool)&apos; (./conv.h:308:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::read()&apos; into &apos;void quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;(hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, bool, bool)&apos; (./conv.h:287:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::read()&apos; into &apos;void quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;(hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, bool, bool)&apos; (./conv.h:286:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::write(ap_int&lt;128&gt; const&amp;)&apos; into &apos;void quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;(hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, bool, bool)&apos; (./conv.h:283:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::read()&apos; into &apos;void quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;(hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, bool, bool)&apos; (./conv.h:275:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::stream()&apos; into &apos;void conv1x1_pack&lt;16, 16, 512, 1024, 512, 8, 24, 4, 16, 16&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; (deform.cpp:21:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 64u&gt;, 0&gt;::stream()&apos; into &apos;void conv1x1_pack&lt;16, 16, 512, 1024, 512, 8, 24, 4, 16, 16&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; (deform.cpp:23:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::stream()&apos; into &apos;void conv1x1_pack&lt;16, 16, 512, 1024, 512, 8, 24, 4, 16, 16&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; (deform.cpp:25:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::stream()&apos; into &apos;void conv1x1_pack&lt;16, 16, 512, 1024, 512, 8, 24, 4, 16, 16&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; (deform.cpp:27:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 64u&gt;, 0&gt;::write(MultiChanData&lt;9u, 64u&gt; const&amp;)&apos; into &apos;void M2S_repeat_merge_3x3&lt;4, 1, 16, ap_int&lt;64&gt;, MultiChanData&lt;9u, 64u&gt; &gt;(ap_int&lt;64&gt;*, hls::stream&lt;MultiChanData&lt;9u, 64u&gt;, 0&gt;&amp;, int, int, bool)&apos; (./dma.h:137:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::read(ap_uint&lt;8&gt;&amp;)&apos; into &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::read()&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;::write(MultiChanData&lt;9u, 128u&gt; const&amp;)&apos; into &apos;void conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;(hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool)&apos; (./conv.h:103:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::read()&apos; into &apos;void conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;(hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool)&apos; (./conv.h:73:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;::write(MultiChanData&lt;9u, 128u&gt; const&amp;)&apos; into &apos;void conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;(hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool)&apos; (./conv.h:64:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::read()&apos; into &apos;void conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;(hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool)&apos; (./conv.h:61:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 64u&gt;, 0&gt;::read(MultiChanData&lt;9u, 64u&gt;&amp;)&apos; into &apos;hls::stream&lt;MultiChanData&lt;9u, 64u&gt;, 0&gt;::read()&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;::read(MultiChanData&lt;9u, 128u&gt;&amp;)&apos; into &apos;hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;::read()&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::operator&lt;&lt;(MultiChanData&lt;16u, 24u&gt; const&amp;)&apos; into &apos;void dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;(hls::stream&lt;MultiChanData&lt;9u, (8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, (4) * (16)&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; (./conv.h:243:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::operator&lt;&lt;(MultiChanData&lt;16u, 24u&gt; const&amp;)&apos; into &apos;void dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;(hls::stream&lt;MultiChanData&lt;9u, (8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, (4) * (16)&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; (./conv.h:236:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;::read()&apos; into &apos;void dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;(hls::stream&lt;MultiChanData&lt;9u, (8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, (4) * (16)&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; (./conv.h:222:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 64u&gt;, 0&gt;::read()&apos; into &apos;void dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;(hls::stream&lt;MultiChanData&lt;9u, (8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, (4) * (16)&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; (./conv.h:220:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;::stream()&apos; into &apos;void conv3x3_pack&lt;16, 1024, 512, 8, 24, 4, 16, 16, 16384&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool, bool)&apos; (deform.cpp:72:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;9u, 64u&gt;, 0&gt;::stream()&apos; into &apos;void conv3x3_pack&lt;16, 1024, 512, 8, 24, 4, 16, 16, 16384&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool, bool)&apos; (deform.cpp:74:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;MultiChanData&lt;16u, 24u&gt;, 0&gt;::stream()&apos; into &apos;void conv3x3_pack&lt;16, 1024, 512, 8, 24, 4, 16, 16, 16384&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool, bool)&apos; (deform.cpp:76:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::stream()&apos; into &apos;void conv3x3_pack&lt;16, 1024, 512, 8, 24, 4, 16, 16, 16384&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool, bool)&apos; (deform.cpp:78:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;256&gt;, 0&gt;::stream()&apos; into &apos;void conv3x3_pack&lt;16, 1024, 512, 8, 24, 4, 16, 16, 16384&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool, bool)&apos; (deform.cpp:80:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::read()&apos; into &apos;void S2M&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;(hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, ap_int&lt;128&gt;*, int)&apos; (./dma.h:93:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::stream()&apos; into &apos;wrapper(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:133:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::stream()&apos; into &apos;wrapper(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:135:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void conv3x3_pack&lt;16, 1024, 512, 8, 24, 4, 16, 16, 16384&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool, bool)&apos; into &apos;wrapper(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:166:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_int&lt;128&gt;, 0&gt;::stream()&apos; into &apos;wrapper(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:137:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::stream()&apos; into &apos;wrapper(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:139:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void conv1x1_pack&lt;16, 16, 512, 1024, 512, 8, 24, 4, 16, 16&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, ap_int&lt;(4) * (16)&gt;*, ap_int&lt;16&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool)&apos; into &apos;wrapper(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:165:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;wrapper(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; into &apos;top(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:221:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;w_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;sum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;out_temp&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;w_vec&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;input&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;w_write&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;win&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;out_sum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;win&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;w_vec&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_78_5&apos; (./conv.h:78:23) in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos; completely with a factor of 3 (./conv.h:78:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_224_5&apos; (./conv.h:224:26) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 16 (./conv.h:224:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_227_6&apos; (./conv.h:227:27) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:227:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_229_7&apos; (./conv.h:229:20) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 3 (./conv.h:229:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_145_4&apos; (./conv.h:145:23) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:145:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_165_7&apos; (./conv.h:165:23) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:165:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_167_8&apos; (./conv.h:167:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:167:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_178_9&apos; (./conv.h:178:22) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:178:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_135_1&apos; (./conv.h:135:20) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; completely with a factor of 16 (./conv.h:135:20)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;top(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:191:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;top(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:191:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;top(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:191:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;top(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:191:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;top(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:191:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;top(ap_int&lt;128&gt;*, ap_int&lt;128&gt;*, ap_int&lt;64&gt;*, ap_int&lt;64&gt;*, ap_int&lt;16&gt;*, ap_uint&lt;8&gt;*, int, int, int, int, bool, bool, bool, bool, bool, bool)&apos; (deform.cpp:191:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 128 in loop &apos;VITIS_LOOP_76_1&apos;(./dma.h:76:19) has been inferred on port &apos;gmem0&apos; (./dma.h:76:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 16 in loop &apos;VITIS_LOOP_10_1&apos;(./dma.h:10:19) has been inferred on port &apos;gmem4&apos; (./dma.h:10:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 16 in loop &apos;VITIS_LOOP_14_2&apos;(./dma.h:14:19) has been inferred on port &apos;gmem4&apos; (./dma.h:14:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 16 in loop &apos;VITIS_LOOP_18_3&apos;(./dma.h:18:19) has been inferred on port &apos;gmem4&apos; (./dma.h:18:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 16 in loop &apos;VITIS_LOOP_23_4&apos;(./dma.h:23:19) has been inferred on port &apos;gmem4&apos; (./dma.h:23:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of variable length and bit width 128 in loop &apos;VITIS_LOOP_91_1&apos;(./dma.h:91:19) has been inferred on port &apos;gmem1&apos; (./dma.h:91:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.ap_ints&apos; into &apos;void M2S&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;(ap_int&lt;128&gt;*, hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, int) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i256.s_struct.ap_int.21s&apos; into &apos;void M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;(ap_int&lt;16&gt;*, hls::stream&lt;ap_int&lt;256&gt;, 0&gt;&amp;, int, int, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.MultiChanData.19s&apos; into &apos;void M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;(ap_int&lt;64&gt;*, hls::stream&lt;MultiChanData&lt;16u, 64u&gt;, 0&gt;&amp;, int, int, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.MultiChanDatas&apos; into &apos;void conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, (16) * (4)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.MultiChanDatas&apos; into &apos;void conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;(hls::stream&lt;ap_int&lt;(8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, (16) * (4)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.ap_ints&apos; into &apos;void quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;(hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, bool, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.ap_ints&apos; into &apos;void quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;(hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (8)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;(16) * (16)&gt;, 0&gt;&amp;, int, ap_uint&lt;16&gt;, bool, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i576.s_struct.MultiChanData.73s&apos; into &apos;void M2S_repeat_merge_3x3&lt;4, 1, 16, ap_int&lt;64&gt;, MultiChanData&lt;9u, 64u&gt; &gt;(ap_int&lt;64&gt;*, hls::stream&lt;MultiChanData&lt;9u, 64u&gt;, 0&gt;&amp;, int, int, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1152.s_struct.MultiChanData.71s&apos; into &apos;void conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;(hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1152.s_struct.MultiChanData.71s&apos; into &apos;void conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;(hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, 128u&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.MultiChanDatas&apos; into &apos;void dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;(hls::stream&lt;MultiChanData&lt;9u, (8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, (4) * (16)&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i512.s_struct.MultiChanDatas&apos; into &apos;void dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;(hls::stream&lt;MultiChanData&lt;9u, (8) * (16)&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;16, 24&gt;, 0&gt;&amp;, hls::stream&lt;MultiChanData&lt;9u, (4) * (16)&gt;, 0&gt;&amp;, ap_uint&lt;16&gt;, ap_uint&lt;16&gt;, int, bool, bool) (.1)&apos; (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.ap_ints&apos; into &apos;void S2M&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;(hls::stream&lt;ap_int&lt;128&gt;, 0&gt;&amp;, ap_int&lt;128&gt;*, int) (.1)&apos; (./dma.h:98:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 7.99 seconds. CPU system time: 0.27 seconds. Elapsed time: 8.44 seconds; current allocated memory: 200.895 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 200.896 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 224.328 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 257.100 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_88_1&apos; (deform.cpp:89) in function &apos;top&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_273_2&apos; (./conv.h:278) in function &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_215_4&apos; in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_85_6&apos; (./conv.h:85) in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_91_1&apos; (./dma.h:94) in function &apos;S2M&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_76_1&apos; (./dma.h:79) in function &apos;M2S&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_130_2&apos; (./dma.h:130) in function &apos;M2S_repeat_merge_3x3&lt;4, 1, 16, ap_int&lt;64&gt;, MultiChanData&lt;9u, 64u&gt; &gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_111_2&apos; (./dma.h:111) in function &apos;M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_36_2&apos; (./dma.h:38) in function &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_280_3&apos; (./conv.h:278) in function &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_289_4&apos; (./conv.h:278) in function &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_239_8&apos; in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_87_7&apos; (./conv.h:87) in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_88_8&apos; in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_95_2&apos; (./dma.h:94) in function &apos;S2M&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_80_2&apos; (./dma.h:79) in function &apos;M2S&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_133_3&apos; (./dma.h:133) in function &apos;M2S_repeat_merge_3x3&lt;4, 1, 16, ap_int&lt;64&gt;, MultiChanData&lt;9u, 64u&gt; &gt;&apos; completely with a factor of 9." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_113_3&apos; (./dma.h:113) in function &apos;M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_39_3&apos; (./dma.h:38) in function &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;scale_buffer3.V&apos; (deform.cpp:143) in dimension 1 with a cyclic factor 8." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;bias_buffer3.V&apos; (deform.cpp:144) in dimension 1 with a cyclic factor 8." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;scale_buffer1.V&apos; (deform.cpp:145) in dimension 1 with a cyclic factor 8." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;bias_buffer1.V&apos; (deform.cpp:146) in dimension 1 with a cyclic factor 8." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;k1_buffer.V&apos; (deform.cpp:34) in dimension 1 with a cyclic factor 16." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_109" tag="" content="Partitioning array &apos;k3_buffer.V&apos; (deform.cpp:84) in dimension 1 with a cyclic factor 9." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;input.data.V&apos; (./conv.h:275) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;w_vec.data.V&apos; (./conv.h:203) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;win.data.V&apos; (./conv.h:204) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;out_sum.data.V&apos; (./conv.h:205) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;offset_x.V&apos; (./conv.h:34) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;offset_y.V&apos; (./conv.h:35) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;line_buff.V&apos; (./conv.h:40) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;win.data.V&apos; (./conv.h:45) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;w_write.data.V&apos; (./dma.h:126) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-101]" key="XFORM_PARTITION_STATUS_116" tag="" content="Partitioning array &apos;w_1.data.V&apos; (./dma.h:106) in dimension 1 completely." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_38_1_proc&apos; (deform.cpp:40) to a process function for dataflow in function &apos;top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-721]" key="XFORM_LOOP_STREAM_STATUS_309" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_88_1_proc&apos; (deform.cpp:89) to a process function for dataflow in function &apos;top&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-786]" key="HLS 200-786" tag="DATAFLOW,VITIS_THROUGHPUT" content="Detected dataflow-on-top in function  &apos;top&apos; (deform.cpp:175)  with default interface mode &apos;ap_ctrl_hs&apos;. Overlapped execution of successive kernel calls will not happen unless interface mode &apos;ap_ctrl_chain&apos; is used (or &apos;ap_ctrl_none&apos; for a purely data-driven design)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-786.html"/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;top&apos; (deform.cpp:175), detected/extracted 24 process function(s): 
	 &apos;top.entry39&apos;
	 &apos;Block_.split77_proc&apos;
	 &apos;M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;&apos;
	 &apos;Block_.split7793_proc&apos;
	 &apos;M2S&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;&apos;
	 &apos;PackReadBuffer&lt;ap_int&lt;16&gt; &gt;&apos;
	 &apos;Block_.split7796_proc&apos;
	 &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;21&apos;
	 &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;22&apos;
	 &apos;Loop_VITIS_LOOP_38_1_proc&apos;
	 &apos;Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc&apos;
	 &apos;M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;&apos;
	 &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos;
	 &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;23&apos;
	 &apos;Loop_VITIS_LOOP_88_1_proc&apos;
	 &apos;Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc&apos;
	 &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;24&apos;
	 &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;&apos;
	 &apos;M2S_repeat_merge_3x3&lt;4, 1, 16, ap_int&lt;64&gt;, MultiChanData&lt;9u, 64u&gt; &gt;&apos;
	 &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos;
	 &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos;
	 &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;&apos;
	 &apos;Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc&apos;
	 &apos;S2M&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (./conv.h:309:3) in function &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;23&apos;... converting 33 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) to (./conv.h:309:3) in function &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;&apos;... converting 33 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./conv.h:85:40) in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos;... converting 19 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (./conv.h:53:38) to (./conv.h:58:9) in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; (deform.cpp:66:10)...64 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos; (./conv.h:28:6)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; (deform.cpp:17:10)...256 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc&apos; (deform.cpp:66:10)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;Block_.split7793_proc&apos; (deform.cpp:160:52)...3 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 13.36 seconds. CPU system time: 0.09 seconds. Elapsed time: 13.61 seconds; current allocated memory: 316.344 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_272_1&apos; (./conv.h:278:21) in function &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;23&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_272_1&apos; (./conv.h:278:21) in function &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_212_3&apos; (./conv.h:212:39) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_211_2&apos; (./conv.h:211:38) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_210_1&apos; (./conv.h:210:29) in function &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_53_3&apos; (./conv.h:53:38) in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_2&apos; (./conv.h:51:37) in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_47_1&apos; (./conv.h:47:28) in function &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_157_5&apos; (./conv.h:157:38) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_140_2&apos; (./conv.h:140:29) in function &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_129_1&apos; (./dma.h:129:29) in function &apos;M2S_repeat_merge_3x3&lt;4, 1, 16, ap_int&lt;64&gt;, MultiChanData&lt;9u, 64u&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_110_1&apos; (./dma.h:110:29) in function &apos;M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_35_1&apos; (./dma.h:38:8) in function &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_35_1&apos; (./dma.h:38:8) in function &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;22&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_35_1&apos; (./dma.h:38:8) in function &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_35_1&apos; (./dma.h:38:8) in function &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_60_1&apos; (./dma.h:60:28) in function &apos;M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-444]" key="HLS 200-444" tag="AXI,VITIS_INTERFACE" content="Inferring multiple bus burst read of variable length on port &apos;gmem3&apos; (deform.cpp:89:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-444]" key="HLS 200-444" tag="AXI,VITIS_INTERFACE" content="Inferring multiple bus burst read of variable length on port &apos;gmem2&apos; (deform.cpp:40:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;line_buff.V[0]&apos; (./conv.h:67:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;in_value.V&apos; (./conv.h:153:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;scale1&apos; (./dma.h:12:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;bias1&apos; (./dma.h:16:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;scale3&apos; (./dma.h:20:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;bias3&apos; (./dma.h:25:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;k3_buffer.V[0]&apos; (deform.cpp:89:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;k1_buffer.V[0]&apos; (deform.cpp:40:15)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt; has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process M2S&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt; has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process PackReadBuffer&lt;ap_int&lt;16&gt; &gt; has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Loop_VITIS_LOOP_38_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Loop_VITIS_LOOP_88_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 10.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.34 seconds; current allocated memory: 586.031 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;top&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;top.entry39&apos; to &apos;top_entry39&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Block_.split77_proc&apos; to &apos;Block_split77_proc&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;M2S_addr&lt;ap_uint&lt;8&gt;, ap_uint&lt;8&gt; &gt;&apos; to &apos;M2S_addr_ap_uint_8_ap_uint_8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Block_.split7793_proc&apos; to &apos;Block_split7793_proc&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;M2S&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;&apos; to &apos;M2S_16_8_8_ap_int_128_ap_int_128_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;PackReadBuffer&lt;ap_int&lt;16&gt; &gt;&apos; to &apos;PackReadBuffer_ap_int_16_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Block_.split7796_proc&apos; to &apos;Block_split7796_proc&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;21&apos; to &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_21&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;22&apos; to &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_22&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Block__Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb.exit.i_proc&apos; to &apos;Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;&apos; to &apos;M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv1x1_v4&lt;512, 512, 1024, 16, 16, 24, 8, 4&gt;&apos; to &apos;conv1x1_v4_512_512_1024_16_16_24_8_4_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;23&apos; to &apos;quantize_mul_shift_24_8_16_16_16_16_23&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit_proc&apos; to &apos;Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;24&apos; to &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_24&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;M2S_repeat&lt;16, 16, ap_int&lt;16&gt;, ap_int&lt;256&gt; &gt;&apos; to &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;M2S_repeat_merge_3x3&lt;4, 1, 16, ap_int&lt;64&gt;, MultiChanData&lt;9u, 64u&gt; &gt;&apos; to &apos;M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv_3x3_linebuffer&lt;512, 1024, 1024, 16, 8, 1024, ap_int&lt;128&gt;, MultiChanData&lt;9u, 128u&gt; &gt;&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dw_deform_M&lt;512, 1024, 16, 24, 8, 4, 1&gt;&apos; to &apos;dw_deform_M_512_1024_16_24_8_4_1_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;quantize_mul_shift&lt;24, 8, 16, 16, 16, 16&gt;&apos; to &apos;quantize_mul_shift_24_8_16_16_16_16_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Block__Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb.exit89_proc&apos; to &apos;Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;S2M&lt;16, 8, 8, ap_int&lt;128&gt;, ap_int&lt;128&gt; &gt;&apos; to &apos;S2M_16_8_8_ap_int_128_ap_int_128_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-107]" key="SYN_PORT_NAME_ILLEGAL_593" tag="" content="Renaming port name &apos;top/out&apos; to &apos;top/out_r&apos; to avoid the conflict with HDL keywords or other object names." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top_entry39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 588.845 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 589.321 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_split77_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 589.373 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 589.471 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;M2S_addr_ap_uint_8_ap_uint_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_60_1_VITIS_LOOP_61_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;M2S_addr_ap_uint_8_ap_uint_8_s&apos; (loop &apos;VITIS_LOOP_60_1_VITIS_LOOP_61_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln61&apos;, ./dma.h:61-&gt;deform.cpp:157) and &apos;icmp&apos; operation (&apos;icmp_ln61&apos;, ./dma.h:61-&gt;deform.cpp:157)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 11, loop &apos;VITIS_LOOP_60_1_VITIS_LOOP_61_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 589.643 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 589.933 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_split7793_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 590.025 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 590.187 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;M2S_16_8_8_ap_int_128_ap_int_128_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_76_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_76_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 590.307 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 590.498 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;PackReadBuffer_ap_int_16_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_10_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_10_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_14_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_14_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_18_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_18_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_23_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_23_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 591.257 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 592.439 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_split7796_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln31) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_V_1_out_dc_0) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 592.604 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 592.948 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_21&apos; (loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln36&apos;, ./dma.h:36-&gt;deform.cpp:31) and &apos;icmp&apos; operation (&apos;icmp_ln36&apos;, ./dma.h:36-&gt;deform.cpp:31)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 593.261 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 593.814 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_22&apos; (loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln36&apos;, ./dma.h:36-&gt;deform.cpp:32) and &apos;icmp&apos; operation (&apos;icmp_ln36&apos;, ./dma.h:36-&gt;deform.cpp:32)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 594.127 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 594.680 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Loop_VITIS_LOOP_38_1_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_38_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_38_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 594.992 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 595.461 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 595.499 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 595.553 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_110_1_VITIS_LOOP_111_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s&apos; (loop &apos;VITIS_LOOP_110_1_VITIS_LOOP_111_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln111&apos;, ./dma.h:111-&gt;deform.cpp:44) and &apos;icmp&apos; operation (&apos;icmp_ln111&apos;, ./dma.h:111-&gt;deform.cpp:44)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_110_1_VITIS_LOOP_111_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 595.898 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 596.560 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv1x1_v4_512_512_1024_16_16_24_8_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_414) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_412) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_410) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_408) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_406) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_404) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_402) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_400) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_398) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_396) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_394) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_392) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_390) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_388) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_386) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_384) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_382) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_380) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_378) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_376) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_374) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_372) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_370) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_368) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_366) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_364) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_362) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_360) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_358) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_356) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_354) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_352) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_350) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_348) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_346) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_344) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_342) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_340) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_338) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_336) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_334) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_332) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_330) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_328) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_326) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_324) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_322) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_320) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_318) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_316) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_314) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_312) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_310) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_308) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_306) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_304) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_302) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_300) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_298) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_296) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_294) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_292) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_290) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_288) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_286) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_284) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_282) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_280) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_278) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_276) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_274) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_272) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_270) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_268) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_266) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_264) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_262) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_260) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_258) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_256) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_254) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_252) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_250) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_248) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_246) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_244) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_242) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_240) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_238) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_236) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_234) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_232) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_230) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_228) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_226) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_224) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_222) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_220) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_218) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_216) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_214) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_212) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_210) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_208) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_206) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_204) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_202) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_200) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_198) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_196) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_194) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_192) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_190) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_188) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_186) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_184) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_182) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_180) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_178) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_176) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_174) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_172) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_170) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_168) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_166) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_164) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_162) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_160) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_141_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_141_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_159_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_159_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.16 seconds. Elapsed time: 1.77 seconds; current allocated memory: 601.807 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.27 seconds; current allocated memory: 608.973 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;quantize_mul_shift_24_8_16_16_16_16_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_15) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_13) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_12) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_11) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_10) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_9) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_272_1_VITIS_LOOP_273_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_272_1_VITIS_LOOP_273_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.53 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.66 seconds; current allocated memory: 610.559 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 612.790 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Loop_VITIS_LOOP_88_1_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_88_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_88_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (2.302ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;Loop_VITIS_LOOP_88_1_proc&apos; consists of the following:	&apos;select&apos; operation (&apos;select_ln88&apos;, deform.cpp:88) [85]  (0.42 ns)
	&apos;phi&apos; operation (&apos;phi_urem&apos;, deform.cpp:88) with incoming values : (&apos;select_ln88&apos;, deform.cpp:88) [33]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln88_2&apos;, deform.cpp:88) [83]  (1.02 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln88_1&apos;, deform.cpp:88) [84]  (0.866 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 613.056 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 613.443 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln93) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 613.532 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 613.700 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_24&apos; (loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln36&apos;, ./dma.h:36-&gt;deform.cpp:93) and &apos;icmp&apos; operation (&apos;icmp_ln36&apos;, ./dma.h:36-&gt;deform.cpp:93)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 614.012 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 614.564 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_s&apos; (loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln36&apos;, ./dma.h:36-&gt;deform.cpp:94) and &apos;icmp&apos; operation (&apos;icmp_ln36&apos;, ./dma.h:36-&gt;deform.cpp:94)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop &apos;VITIS_LOOP_35_1_VITIS_LOOP_36_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 614.878 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 615.430 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln134) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_129_1_VITIS_LOOP_130_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s&apos; (loop &apos;VITIS_LOOP_129_1_VITIS_LOOP_130_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;add&apos; operation (&apos;add_ln130&apos;, ./dma.h:130-&gt;deform.cpp:97) and &apos;icmp&apos; operation (&apos;icmp_ln130&apos;, ./dma.h:130-&gt;deform.cpp:97)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;k3_buffer_V_4_load_4&apos;, ./dma.h:134-&gt;deform.cpp:97) on array &apos;k3_buffer_V_4&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;k3_buffer_V_4&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;k3_buffer_V_6_load_6&apos;, ./dma.h:134-&gt;deform.cpp:97) on array &apos;k3_buffer_V_6&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;k3_buffer_V_6&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule &apos;load&apos; operation (&apos;k3_buffer_V_8_load_8&apos;, ./dma.h:134-&gt;deform.cpp:97) on array &apos;k3_buffer_V_8&apos; due to limited memory ports. Please consider using a memory core with more ports or partitioning the array &apos;k3_buffer_V_8&apos;." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 5, Depth = 23, loop &apos;VITIS_LOOP_129_1_VITIS_LOOP_130_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 616.381 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 617.750 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=add_ln47) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_14&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_13&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_12&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_11&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_10&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_9&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_8&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_7&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_6&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_5&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_4&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_3&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_2&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_1&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;line_buff_V_0&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_59_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_59_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_85_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_85_6&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.81ns, effective delay budget: 2.19ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s&apos; consists of the following:	&apos;add&apos; operation of DSP[74] (&apos;add_ln47&apos;, ./conv.h:47-&gt;deform.cpp:100) [71]  (1.91 ns)
	&apos;mul&apos; operation of DSP[74] (&apos;bound&apos;, ./conv.h:47-&gt;deform.cpp:100) [74]  (1.09 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 619.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 621.810 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dw_deform_M_512_1024_16_24_8_4_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=bound) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_143) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_139) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_141) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_138) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_136) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_137) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_134) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_130) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_132) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_129) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_127) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_128) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_125) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_121) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_123) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_120) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_118) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_119) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_116) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_112) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_114) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_111) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_109) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_110) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_107) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_103) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_105) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_102) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_100) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_101) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_98) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_94) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_96) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_93) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_91) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_92) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_89) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_85) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_87) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_84) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_82) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_83) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_80) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_76) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_78) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_75) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_73) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_74) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_71) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_67) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_69) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_66) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_64) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_65) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_62) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_58) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_60) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_57) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_55) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_56) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_53) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_49) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_51) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_48) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_46) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_47) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_44) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_40) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_42) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_39) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_37) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_38) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_35) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_31) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_33) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_30) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_28) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_29) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_26) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_22) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_24) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_21) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_19) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_20) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_17) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_13) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_15) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_12) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_10) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_11) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=ret_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_215_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop &apos;VITIS_LOOP_215_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.88 seconds; current allocated memory: 625.650 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.99 seconds; current allocated memory: 631.177 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;quantize_mul_shift_24_8_16_16_16_16_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_30) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_29) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_28) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_27) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_26) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_25) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_24) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_23) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_22) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_21) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_20) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_19) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_17) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345_16) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln1345) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_272_1_VITIS_LOOP_273_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_272_1_VITIS_LOOP_273_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.16 seconds; current allocated memory: 632.748 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 634.968 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 635.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.249 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;S2M_16_8_8_ap_int_128_ap_int_128_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_91_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_91_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 635.369 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 635.563 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO offset_s (from M2S_addr_ap_uint_8_ap_uint_8_U0 to conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0) to 5 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO fin (from M2S_16_8_8_ap_int_128_ap_int_128_U0 to conv1x1_v4_512_512_1024_16_16_24_8_4_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO scale_buffer3_V_0 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO scale_buffer3_V_1 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO scale_buffer3_V_2 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO scale_buffer3_V_3 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO scale_buffer3_V_4 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO scale_buffer3_V_5 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO scale_buffer3_V_6 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO scale_buffer3_V_7 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO bias_buffer3_V_0 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO bias_buffer3_V_1 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO bias_buffer3_V_2 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO bias_buffer3_V_3 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO bias_buffer3_V_4 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO bias_buffer3_V_5 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO bias_buffer3_V_6 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO bias_buffer3_V_7 (from PackReadBuffer_ap_int_16_U0 to M2S_repeat_16_16_ap_int_16_ap_int_256_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO s_scale (from M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0 to quantize_mul_shift_24_8_16_16_16_16_23_U0) to 4 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO s_bias (from M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0 to quantize_mul_shift_24_8_16_16_16_16_23_U0) to 4 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO s_scale_1 (from M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0 to quantize_mul_shift_24_8_16_16_16_16_U0) to 6 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO s_bias_1 (from M2S_repeat_16_16_ap_int_16_ap_int_256_U0 to quantize_mul_shift_24_8_16_16_16_16_U0) to 6 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1018]" key="HLS 200-1018" tag="" content="Consider increasing the depth of FIFO k3s (from M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0 to dw_deform_M_512_1024_16_24_8_4_1_U0) to 5 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 636.393 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 4.06 seconds. CPU system time: 0 seconds. Elapsed time: 4.06 seconds; current allocated memory: 638.712 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top_entry39&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top_entry39&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 639.256 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_split77_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_split77_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 640.464 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;M2S_addr_ap_uint_8_ap_uint_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_32ns_64_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;M2S_addr_ap_uint_8_ap_uint_8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 641.369 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_split7793_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_5_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_split7793_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 642.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;M2S_16_8_8_ap_int_128_ap_int_128_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;M2S_16_8_8_ap_int_128_ap_int_128_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 643.291 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;PackReadBuffer_ap_int_16_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;PackReadBuffer_ap_int_16_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 645.362 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_split7796_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_16ns_16ns_32_4_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_split7796_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 649.235 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_12ns_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_864_16_1_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 651.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_12ns_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_864_16_1_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_22&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 654.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Loop_VITIS_LOOP_38_1_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Loop_VITIS_LOOP_38_1_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 656.335 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 657.785 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_24ns_56_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_1664_64_1_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 659.624 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv1x1_v4_512_512_1024_16_16_24_8_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_4s_12s_13_4_1&apos;: 128 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8s_4s_12_1_1&apos;: 128 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv1x1_v4_512_512_1024_16_16_24_8_4_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 674.242 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;quantize_mul_shift_24_8_16_16_16_16_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_24s_16s_17ns_40_4_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_12ns_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;quantize_mul_shift_24_8_16_16_16_16_23&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.6 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.8 seconds; current allocated memory: 702.377 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Loop_VITIS_LOOP_88_1_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Loop_VITIS_LOOP_88_1_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 710.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_16ns_16ns_32_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 711.983 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_12ns_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_864_16_1_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 713.634 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_12ns_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_864_16_1_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;M2S_repeat_16_16_ap_int_16_ap_int_256_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 716.468 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_12ns_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_16ns_18ns_33_4_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_964_64_1_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_16ns_5ns_16_20_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 720.062 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_0&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_1&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_cud&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_2&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_dEe&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_3&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_eOg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_4&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_fYi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_5&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_g8j&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_6&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_hbi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_7&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_ibs&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_8&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_jbC&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_9&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_kbM&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_10&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_lbW&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_11&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_mb6&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_12&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_ncg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_13&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_ocq&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s_line_buff_V_14&apos; to &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_pcA&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;am_addmul_16ns_5ns_16ns_33_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_10s_10s_10_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_33ns_65_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_154_128_1_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;srem_17ns_3ns_2_21_seq_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_32s_5ns_4_36_seq_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 728.782 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dw_deform_M_512_1024_16_24_8_4_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_4s_12s_13_4_1&apos;: 48 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_4s_13s_13_4_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_4s_13s_14_4_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_32ns_64_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8s_4s_12_1_1&apos;: 48 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_16ns_16ns_32_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dw_deform_M_512_1024_16_24_8_4_1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.82 seconds; current allocated memory: 745.471 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;quantize_mul_shift_24_8_16_16_16_16_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_24s_16s_17ns_40_4_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32ns_12ns_44_5_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;quantize_mul_shift_24_8_16_16_16_16_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.61 seconds; current allocated memory: 767.440 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_5_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 775.239 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;S2M_16_8_8_ap_int_128_ap_int_128_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;S2M_16_8_8_ap_int_128_ap_int_128_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 776.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem0&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem1&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem2&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem3&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem4&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/gmem5&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/fmap&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/out_r&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/k0_1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/k0_3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/quant&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/offsets&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/D&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/IC&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/OC&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/batch&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/STRIDE_2&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/skip3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/skip1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/deform&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/relu1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/relu3&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;top&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;fmap&apos;, &apos;out_r&apos;, &apos;k0_1&apos;, &apos;k0_3&apos;, &apos;quant&apos;, &apos;offsets&apos;, &apos;D&apos;, &apos;IC&apos;, &apos;OC&apos;, &apos;batch&apos;, &apos;STRIDE_2&apos;, &apos;skip3&apos;, &apos;skip1&apos;, &apos;deform&apos;, &apos;relu1&apos;, &apos;relu3&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0&apos; to &apos;start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0&apos; to &apos;start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0&apos; to &apos;start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0&apos; to &apos;start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.14 seconds; current allocated memory: 791.049 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_mul_32s_32s_32_5_1_Multiplier_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_mul_32ns_32ns_64_5_1_Multiplier_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_mul_32ns_12ns_44_5_1_Multiplier_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_mul_32ns_24ns_56_5_1_Multiplier_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_mul_8s_4s_12_1_1_Multiplier_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_conv1x1_v4_512_512_1024_16_16_24_8_4_s_in_value_V_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_urem_16ns_5ns_16_20_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_mul_32ns_33ns_65_5_1_Multiplier_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_urem_32s_5ns_4_36_seq_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_srem_17ns_3ns_2_21_seq_1_div&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;top_mul_10s_10s_10_1_1_Mul_LUT_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO top_k1_buffer_V_0_memcore using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_k1_buffer_V_0_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_k3_buffer_V_0_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_k3_buffer_V_0_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_scale_buffer3_V_0_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_scale_buffer3_V_0_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;fmap_c_U(top_fifo_w64_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;out_c_U(top_fifo_w64_d10_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;k0_1_c_U(top_fifo_w64_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;k0_3_c_U(top_fifo_w64_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;quant_c_U(top_fifo_w64_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;offsets_c_U(top_fifo_w64_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;D_c_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;D_c123_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;D_c124_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;IC_c_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;IC_c125_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_c_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_c126_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_c127_U(top_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;batch_c_U(top_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;batch_c128_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;batch_c129_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;batch_c130_U(top_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;STRIDE_2_c_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;STRIDE_2_c131_U(top_fifo_w1_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;STRIDE_2_c132_U(top_fifo_w1_d7_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip3_c_U(top_fifo_w1_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip3_c133_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip3_c134_U(top_fifo_w1_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip3_c135_U(top_fifo_w1_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip3_c136_U(top_fifo_w1_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip3_c137_U(top_fifo_w1_d7_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip1_c_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip1_c138_U(top_fifo_w1_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;deform_c_U(top_fifo_w1_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;deform_c139_U(top_fifo_w1_d7_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;relu1_c_U(top_fifo_w1_d6_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;relu3_c_U(top_fifo_w1_d9_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;CONV_D_loc_c_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;CONV_D_loc_c140_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;offset_s_U(top_fifo_w8_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;select_ln160_loc_channel_U(top_fifo_w29_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;fin_U(top_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip1_c141_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip1_c142_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;batch_c143_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;batch_c144_U(top_fifo_w32_d6_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;D_V_loc_c_U(top_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;D_V_loc_c145_U(top_fifo_w16_d6_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;IC_V_loc_c_U(top_fifo_w16_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_V_loc_c_U(top_fifo_w16_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_V_loc_c146_U(top_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ret_V_1_loc_c_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ret_V_1_loc_c147_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln31_1_loc_c_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln31_1_loc_c148_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln31_1_loc_c149_U(top_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ret_V_cast_loc_c_U(top_fifo_w12_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ret_V_cast_loc_c150_U(top_fifo_w12_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ret_V_cast_loc_c151_U(top_fifo_w12_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ret_V_cast_loc_c152_U(top_fifo_w12_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ret_V_cast_loc_c153_U(top_fifo_w12_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;s_scale_U(top_fifo_w256_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;s_bias_U(top_fifo_w256_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;lshr_ln44_cast_loc_channel_U(top_fifo_w24_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;k1_U(top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln31_1_loc_c154_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip1_c155_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;s_conv1_U(top_fifo_w512_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln31_1_loc_c156_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_V_loc_c157_U(top_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip1_c158_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;f1_U(top_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_V_loc_c159_U(top_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln93_1_loc_c_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln93_1_loc_c160_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln93_1_loc_c161_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;mul_ln93_1_loc_c162_U(top_fifo_w32_d7_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;s_scale_1_U(top_fifo_w256_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;s_bias_1_U(top_fifo_w256_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;k3s_U(top_fifo_w576_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_layer_U(top_fifo_w1152_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;D_V_loc_c163_U(top_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_V_loc_c164_U(top_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;batch_c165_U(top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;STRIDE_2_c166_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip3_c167_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;s_conv3_U(top_fifo_w512_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;OC_V_loc_c168_U(top_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;skip3_c169_U(top_fifo_w1_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;f3_U(top_fifo_w128_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;select_ln169_loc_c_U(top_fifo_w29_d8_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Block_split77_proc_U0_U(top_start_for_Block_split77_proc_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Block_split7793_proc_U0_U(top_start_for_Block_split7793_proc_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Block_split7796_proc_U0_U(top_start_for_Block_split7796_proc_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0_U(top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK_U(top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU_U(top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_quantize_mul_shift_24_8_16_16_16_16_U0_U(top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4_U(top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0_U(top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0_U(top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde_U(top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_dw_deform_M_512_1024_16_24_8_4_1_U0_U(top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO top_k1_buffer_V_0_memcore using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_k3_buffer_V_0_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_scale_buffer3_V_0_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO top_k1_buffer_V_0_memcore using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_k3_buffer_V_0_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO top_scale_buffer3_V_0_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 14.18 seconds. CPU system time: 0.27 seconds. Elapsed time: 14.62 seconds; current allocated memory: 811.205 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for top." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for top." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 333.33 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 89.6 seconds. CPU system time: 2.24 seconds. Elapsed time: 92.76 seconds; current allocated memory: 817.838 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: cosim_design" resolution=""/>
</Messages>
