/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 14:24:34 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_IMD_0_0_H__
#define BCHP_VICE_IMD_0_0_H__

/***************************************************************************
 *VICE_IMD_0_0 - Intra Mode Decision Registers
 ***************************************************************************/
#define BCHP_VICE_IMD_0_0_FW_CONTROL             0x01501800 /* [WO][32] IMD FW control */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL            0x01501804 /* [CFG][32] IMD control */
#define BCHP_VICE_IMD_0_0_PIC_SIZE               0x01501808 /* [CFG][32] Current and reference picture size */
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG           0x0150180c /* [CFG][32] Slice configure */
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_TOP_FRAME    0x01501810 /* [CFG][64] DRAM 40-bit starting address for current picture Luma data (top field or frame) */
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_BOTTOM       0x01501818 /* [CFG][64] DRAM 40-bit starting address for current picture Luma data (bottom field) */
#define BCHP_VICE_IMD_0_0_CHROMA_ADDR            0x01501820 /* [CFG][64] DRAM lower 40-bit starting address for current picture Chroma data */
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING           0x01501828 /* [CFG][32] DRAM image mapping */
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE         0x0150182c /* [CFG][32] DCXV Configuration */
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_0  0x01501830 /* [CFG][32] AVC Intra prediction configuration 0 */
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_1  0x01501834 /* [CFG][32] AVC Intra prediction configuration 1 */
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE           0x01501838 /* [CFG][32] Picture level QP Configuration for SATD and RDO cost calculation */
#define BCHP_VICE_IMD_0_0_MODE_BIT               0x0150183c /* [CFG][32] Mode bit configuration for luma/chroma blocks */
#define BCHP_VICE_IMD_0_0_HEADER_BIT             0x01501840 /* [CFG][32] Header bit configuration */
#define BCHP_VICE_IMD_0_0_RDO_CONFIGURE          0x01501844 /* [CFG][32] RDO Configuration */
#define BCHP_VICE_IMD_0_0_CHANNEL_ID             0x01501848 /* [CFG][32] Channel ID for current picture */
#define BCHP_VICE_IMD_0_0_STATUS                 0x01501854 /* [RO][32] IMD status */
#define BCHP_VICE_IMD_0_0_ERR_ENABLE             0x01501858 /* [CFG][32] IMD error enable */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR         0x0150185c /* [WO][32] IMD status clear */
#define BCHP_VICE_IMD_0_0_ERR_STATUS             0x01501860 /* [RO][32] IMD status */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME         0x01501864 /* [RO][32] DINO debug register (IMD to FME) */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC          0x01501868 /* [RO][32] DINO debug register (IMD to MC) */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ          0x0150186c /* [RO][32] DINO debug register (IMD from XQ) */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC         0x01501870 /* [RO][32] DINO debug register (IMD from ARC) */
#define BCHP_VICE_IMD_0_0_DCDV_INFO              0x01501874 /* [RO][32] DCDV information data register */
#define BCHP_VICE_IMD_0_0_DEBUG_SEL              0x01501878 /* [CFG][32] IMD debug information select register */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO             0x0150187c /* [RO][32] IMD debug information data register */
#define BCHP_VICE_IMD_0_0_SCRATCH                0x015019fc /* [CFG][32] Scratch Register */

/***************************************************************************
 *FW_CONTROL - IMD FW control
 ***************************************************************************/
/* VICE_IMD_0_0 :: FW_CONTROL :: reserved0 [31:03] */
#define BCHP_VICE_IMD_0_0_FW_CONTROL_reserved0_MASK                0xfffffff8
#define BCHP_VICE_IMD_0_0_FW_CONTROL_reserved0_SHIFT               3

/* VICE_IMD_0_0 :: FW_CONTROL :: PREFETCH_DONE_WR_REG [02:02] */
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PREFETCH_DONE_WR_REG_MASK     0x00000004
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PREFETCH_DONE_WR_REG_SHIFT    2
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PREFETCH_DONE_WR_REG_DEFAULT  0x00000000
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PREFETCH_DONE_WR_REG_NULL     0
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PREFETCH_DONE_WR_REG_DONE     1

/* VICE_IMD_0_0 :: FW_CONTROL :: PIC_START [01:01] */
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PIC_START_MASK                0x00000002
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PIC_START_SHIFT               1
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PIC_START_DEFAULT             0x00000000
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PIC_START_NULL                0
#define BCHP_VICE_IMD_0_0_FW_CONTROL_PIC_START_START               1

/* VICE_IMD_0_0 :: FW_CONTROL :: DONE_WR_REG [00:00] */
#define BCHP_VICE_IMD_0_0_FW_CONTROL_DONE_WR_REG_MASK              0x00000001
#define BCHP_VICE_IMD_0_0_FW_CONTROL_DONE_WR_REG_SHIFT             0
#define BCHP_VICE_IMD_0_0_FW_CONTROL_DONE_WR_REG_DEFAULT           0x00000000
#define BCHP_VICE_IMD_0_0_FW_CONTROL_DONE_WR_REG_NULL              0
#define BCHP_VICE_IMD_0_0_FW_CONTROL_DONE_WR_REG_DONE              1

/***************************************************************************
 *TOP_CONTROL - IMD control
 ***************************************************************************/
/* VICE_IMD_0_0 :: TOP_CONTROL :: AUTO_SHUTOFF [31:31] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_AUTO_SHUTOFF_MASK            0x80000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_AUTO_SHUTOFF_SHIFT           31
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_AUTO_SHUTOFF_DEFAULT         0x00000001
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_AUTO_SHUTOFF_DISABLE         0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_AUTO_SHUTOFF_ENABLE          1

/* VICE_IMD_0_0 :: TOP_CONTROL :: reserved0 [30:30] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_reserved0_MASK               0x40000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_reserved0_SHIFT              30

/* VICE_IMD_0_0 :: TOP_CONTROL :: PICTURE_COUNTER [29:22] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_COUNTER_MASK         0x3fc00000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_COUNTER_SHIFT        22
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_COUNTER_DEFAULT      0x00000000

/* VICE_IMD_0_0 :: TOP_CONTROL :: LOW_LATENCY_MODE [21:20] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LOW_LATENCY_MODE_MASK        0x00300000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LOW_LATENCY_MODE_SHIFT       20
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LOW_LATENCY_MODE_DEFAULT     0x00000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LOW_LATENCY_MODE_DISABLE     0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LOW_LATENCY_MODE_ONE_ROW_DELAY 1
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LOW_LATENCY_MODE_TWO_ROW_DELAY 2
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LOW_LATENCY_MODE_RESERVED    3

/* VICE_IMD_0_0 :: TOP_CONTROL :: DRAM_STRIPE_WIDTH [19:19] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DRAM_STRIPE_WIDTH_MASK       0x00080000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DRAM_STRIPE_WIDTH_SHIFT      19
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DRAM_STRIPE_WIDTH_DEFAULT    0x00000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DRAM_STRIPE_WIDTH_BYTES_256  0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DRAM_STRIPE_WIDTH_BYTES_128  1

/* VICE_IMD_0_0 :: TOP_CONTROL :: CURR_FIELD_FRAME [18:18] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_FRAME_MASK        0x00040000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_FRAME_SHIFT       18
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_FRAME_DEFAULT     0x00000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_FRAME_FIELD       1
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_FRAME_FRAME       0

/* VICE_IMD_0_0 :: TOP_CONTROL :: CURR_FIELD_POLARITY [17:17] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_POLARITY_MASK     0x00020000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_POLARITY_SHIFT    17
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_POLARITY_DEFAULT  0x00000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_POLARITY_TOP      0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CURR_FIELD_POLARITY_BOTTOM   1

/* VICE_IMD_0_0 :: TOP_CONTROL :: LUMA_STORAGE_FORMAT [16:16] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LUMA_STORAGE_FORMAT_MASK     0x00010000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LUMA_STORAGE_FORMAT_SHIFT    16
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LUMA_STORAGE_FORMAT_DEFAULT  0x00000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LUMA_STORAGE_FORMAT_ONE_BUFFER 0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_LUMA_STORAGE_FORMAT_TWO_BUFFER 1

/* VICE_IMD_0_0 :: TOP_CONTROL :: reserved1 [15:12] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_reserved1_MASK               0x0000f000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_reserved1_SHIFT              12

/* VICE_IMD_0_0 :: TOP_CONTROL :: BI_LINEAR [11:11] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BI_LINEAR_MASK               0x00000800
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BI_LINEAR_SHIFT              11
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BI_LINEAR_DEFAULT            0x00000001
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BI_LINEAR_DISABLE            0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BI_LINEAR_ENABLE             1

/* VICE_IMD_0_0 :: TOP_CONTROL :: ORIG_REF_PIXEL [10:10] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_ORIG_REF_PIXEL_MASK          0x00000400
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_ORIG_REF_PIXEL_SHIFT         10
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_ORIG_REF_PIXEL_DEFAULT       0x00000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_ORIG_REF_PIXEL_DISABLE       0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_ORIG_REF_PIXEL_ENABLE        1

/* VICE_IMD_0_0 :: TOP_CONTROL :: DC_IN_RDO [09:09] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DC_IN_RDO_MASK               0x00000200
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DC_IN_RDO_SHIFT              9
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DC_IN_RDO_DEFAULT            0x00000001
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DC_IN_RDO_DISABLE            0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_DC_IN_RDO_ENABLE             1

/* VICE_IMD_0_0 :: TOP_CONTROL :: BLK_64_SEARCH [08:08] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_64_SEARCH_MASK           0x00000100
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_64_SEARCH_SHIFT          8
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_64_SEARCH_DEFAULT        0x00000001
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_64_SEARCH_DISABLE        0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_64_SEARCH_ENABLE         1

/* VICE_IMD_0_0 :: TOP_CONTROL :: BLK_32_SEARCH [07:07] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_32_SEARCH_MASK           0x00000080
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_32_SEARCH_SHIFT          7
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_32_SEARCH_DEFAULT        0x00000001
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_32_SEARCH_DISABLE        0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_32_SEARCH_ENABLE         1

/* VICE_IMD_0_0 :: TOP_CONTROL :: BLK_16_SEARCH [06:06] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_16_SEARCH_MASK           0x00000040
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_16_SEARCH_SHIFT          6
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_16_SEARCH_DEFAULT        0x00000001
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_16_SEARCH_DISABLE        0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_16_SEARCH_ENABLE         1

/* VICE_IMD_0_0 :: TOP_CONTROL :: BLK_8_SEARCH [05:05] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_8_SEARCH_MASK            0x00000020
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_8_SEARCH_SHIFT           5
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_8_SEARCH_DEFAULT         0x00000001
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_8_SEARCH_DISABLE         0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_8_SEARCH_ENABLE          1

/* VICE_IMD_0_0 :: TOP_CONTROL :: BLK_4_SEARCH [04:04] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_4_SEARCH_MASK            0x00000010
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_4_SEARCH_SHIFT           4
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_4_SEARCH_DEFAULT         0x00000001
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_4_SEARCH_DISABLE         0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_BLK_4_SEARCH_ENABLE          1

/* VICE_IMD_0_0 :: TOP_CONTROL :: PICTURE_TYPE [03:02] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_TYPE_MASK            0x0000000c
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_TYPE_SHIFT           2
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_TYPE_DEFAULT         0x00000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_TYPE_I               0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_TYPE_P               1
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_PICTURE_TYPE_B               2

/* VICE_IMD_0_0 :: TOP_CONTROL :: CODEC_FORMAT [01:00] */
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CODEC_FORMAT_MASK            0x00000003
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CODEC_FORMAT_SHIFT           0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CODEC_FORMAT_DEFAULT         0x00000000
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CODEC_FORMAT_HEVC_MODE       0
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CODEC_FORMAT_AVC_MODE        1
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CODEC_FORMAT_MPEG_MODE       2
#define BCHP_VICE_IMD_0_0_TOP_CONTROL_CODEC_FORMAT_VP9_MODE        3

/***************************************************************************
 *PIC_SIZE - Current and reference picture size
 ***************************************************************************/
/* VICE_IMD_0_0 :: PIC_SIZE :: reserved0 [31:26] */
#define BCHP_VICE_IMD_0_0_PIC_SIZE_reserved0_MASK                  0xfc000000
#define BCHP_VICE_IMD_0_0_PIC_SIZE_reserved0_SHIFT                 26

/* VICE_IMD_0_0 :: PIC_SIZE :: HSIZE_8X8 [25:16] */
#define BCHP_VICE_IMD_0_0_PIC_SIZE_HSIZE_8X8_MASK                  0x03ff0000
#define BCHP_VICE_IMD_0_0_PIC_SIZE_HSIZE_8X8_SHIFT                 16
#define BCHP_VICE_IMD_0_0_PIC_SIZE_HSIZE_8X8_DEFAULT               0x000000f0

/* VICE_IMD_0_0 :: PIC_SIZE :: reserved1 [15:09] */
#define BCHP_VICE_IMD_0_0_PIC_SIZE_reserved1_MASK                  0x0000fe00
#define BCHP_VICE_IMD_0_0_PIC_SIZE_reserved1_SHIFT                 9

/* VICE_IMD_0_0 :: PIC_SIZE :: VSIZE_8X8 [08:00] */
#define BCHP_VICE_IMD_0_0_PIC_SIZE_VSIZE_8X8_MASK                  0x000001ff
#define BCHP_VICE_IMD_0_0_PIC_SIZE_VSIZE_8X8_SHIFT                 0
#define BCHP_VICE_IMD_0_0_PIC_SIZE_VSIZE_8X8_DEFAULT               0x00000088

/***************************************************************************
 *SLICE_CONFIG - Slice configure
 ***************************************************************************/
/* VICE_IMD_0_0 :: SLICE_CONFIG :: MODE [31:31] */
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_MODE_MASK                   0x80000000
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_MODE_SHIFT                  31
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_MODE_DEFAULT                0x00000001
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_MODE_DISABLE                0
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_MODE_ENABLE                 1

/* VICE_IMD_0_0 :: SLICE_CONFIG :: reserved0 [30:08] */
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_reserved0_MASK              0x7fffff00
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_reserved0_SHIFT             8

/* VICE_IMD_0_0 :: SLICE_CONFIG :: HEIGHT_MB_CTU [07:00] */
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_HEIGHT_MB_CTU_MASK          0x000000ff
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_HEIGHT_MB_CTU_SHIFT         0
#define BCHP_VICE_IMD_0_0_SLICE_CONFIG_HEIGHT_MB_CTU_DEFAULT       0x00000002

/***************************************************************************
 *LUMA_ADDR_TOP_FRAME - DRAM 40-bit starting address for current picture Luma data (top field or frame)
 ***************************************************************************/
/* VICE_IMD_0_0 :: LUMA_ADDR_TOP_FRAME :: reserved0 [63:40] */
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_TOP_FRAME_reserved0_MASK       BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_TOP_FRAME_reserved0_SHIFT      40

/* VICE_IMD_0_0 :: LUMA_ADDR_TOP_FRAME :: ADDR [39:00] */
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_TOP_FRAME_ADDR_MASK            BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_TOP_FRAME_ADDR_SHIFT           0
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_TOP_FRAME_ADDR_DEFAULT         0

/***************************************************************************
 *LUMA_ADDR_BOTTOM - DRAM 40-bit starting address for current picture Luma data (bottom field)
 ***************************************************************************/
/* VICE_IMD_0_0 :: LUMA_ADDR_BOTTOM :: reserved0 [63:40] */
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_BOTTOM_reserved0_MASK          BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_BOTTOM_reserved0_SHIFT         40

/* VICE_IMD_0_0 :: LUMA_ADDR_BOTTOM :: ADDR [39:00] */
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_BOTTOM_ADDR_MASK               BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_BOTTOM_ADDR_SHIFT              0
#define BCHP_VICE_IMD_0_0_LUMA_ADDR_BOTTOM_ADDR_DEFAULT            0

/***************************************************************************
 *CHROMA_ADDR - DRAM lower 40-bit starting address for current picture Chroma data
 ***************************************************************************/
/* VICE_IMD_0_0 :: CHROMA_ADDR :: reserved0 [63:40] */
#define BCHP_VICE_IMD_0_0_CHROMA_ADDR_reserved0_MASK               BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_IMD_0_0_CHROMA_ADDR_reserved0_SHIFT              40

/* VICE_IMD_0_0 :: CHROMA_ADDR :: ADDR [39:00] */
#define BCHP_VICE_IMD_0_0_CHROMA_ADDR_ADDR_MASK                    BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_IMD_0_0_CHROMA_ADDR_ADDR_SHIFT                   0
#define BCHP_VICE_IMD_0_0_CHROMA_ADDR_ADDR_DEFAULT                 0

/***************************************************************************
 *DRAM_MAPPING - DRAM image mapping
 ***************************************************************************/
/* VICE_IMD_0_0 :: DRAM_MAPPING :: reserved0 [31:26] */
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_reserved0_MASK              0xfc000000
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_reserved0_SHIFT             26

/* VICE_IMD_0_0 :: DRAM_MAPPING :: NMBY_LUMA [25:16] */
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_NMBY_LUMA_MASK              0x03ff0000
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_NMBY_LUMA_SHIFT             16
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_NMBY_LUMA_DEFAULT           0x00000000

/* VICE_IMD_0_0 :: DRAM_MAPPING :: reserved1 [15:10] */
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_reserved1_MASK              0x0000fc00
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_reserved1_SHIFT             10

/* VICE_IMD_0_0 :: DRAM_MAPPING :: NMBY_CHROMA [09:00] */
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_NMBY_CHROMA_MASK            0x000003ff
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_NMBY_CHROMA_SHIFT           0
#define BCHP_VICE_IMD_0_0_DRAM_MAPPING_NMBY_CHROMA_DEFAULT         0x00000000

/***************************************************************************
 *DCXV_CONFIGURE - DCXV Configuration
 ***************************************************************************/
/* VICE_IMD_0_0 :: DCXV_CONFIGURE :: reserved0 [31:04] */
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_reserved0_MASK            0xfffffff0
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_reserved0_SHIFT           4

/* VICE_IMD_0_0 :: DCXV_CONFIGURE :: CHROMA [03:03] */
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_CHROMA_MASK               0x00000008
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_CHROMA_SHIFT              3
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_CHROMA_DEFAULT            0x00000001
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_CHROMA_BYPASS             0
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_CHROMA_COMPRESS           1

/* VICE_IMD_0_0 :: DCXV_CONFIGURE :: LUMA [02:02] */
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_LUMA_MASK                 0x00000004
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_LUMA_SHIFT                2
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_LUMA_DEFAULT              0x00000001
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_LUMA_BYPASS               0
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_LUMA_COMPRESS             1

/* VICE_IMD_0_0 :: DCXV_CONFIGURE :: PREDICTION [01:00] */
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_PREDICTION_MASK           0x00000003
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_PREDICTION_SHIFT          0
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_PREDICTION_DEFAULT        0x00000000
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_PREDICTION_AVG            0
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_PREDICTION_MAX_2_UNIT     1
#define BCHP_VICE_IMD_0_0_DCXV_CONFIGURE_PREDICTION_MAX_1_UNIT     2

/***************************************************************************
 *AVC_INTRA_CONFIGURE_0 - AVC Intra prediction configuration 0
 ***************************************************************************/
/* VICE_IMD_0_0 :: AVC_INTRA_CONFIGURE_0 :: BIAS_8 [31:16] */
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_0_BIAS_8_MASK        0xffff0000
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_0_BIAS_8_SHIFT       16
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_0_BIAS_8_DEFAULT     0x00000000

/* VICE_IMD_0_0 :: AVC_INTRA_CONFIGURE_0 :: BIAS_4 [15:00] */
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_0_BIAS_4_MASK        0x0000ffff
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_0_BIAS_4_SHIFT       0
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_0_BIAS_4_DEFAULT     0x00000000

/***************************************************************************
 *AVC_INTRA_CONFIGURE_1 - AVC Intra prediction configuration 1
 ***************************************************************************/
/* VICE_IMD_0_0 :: AVC_INTRA_CONFIGURE_1 :: reserved0 [31:16] */
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_1_reserved0_MASK     0xffff0000
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_1_reserved0_SHIFT    16

/* VICE_IMD_0_0 :: AVC_INTRA_CONFIGURE_1 :: BIAS_16 [15:00] */
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_1_BIAS_16_MASK       0x0000ffff
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_1_BIAS_16_SHIFT      0
#define BCHP_VICE_IMD_0_0_AVC_INTRA_CONFIGURE_1_BIAS_16_DEFAULT    0x00000000

/***************************************************************************
 *QP_CONFIGURE - Picture level QP Configuration for SATD and RDO cost calculation
 ***************************************************************************/
/* VICE_IMD_0_0 :: QP_CONFIGURE :: reserved0 [31:14] */
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_reserved0_MASK              0xffffc000
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_reserved0_SHIFT             14

/* VICE_IMD_0_0 :: QP_CONFIGURE :: PICTURE_QP [13:08] */
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_PICTURE_QP_MASK             0x00003f00
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_PICTURE_QP_SHIFT            8
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_PICTURE_QP_DEFAULT          0x0000001a

/* VICE_IMD_0_0 :: QP_CONFIGURE :: reserved1 [07:01] */
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_reserved1_MASK              0x000000fe
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_reserved1_SHIFT             1

/* VICE_IMD_0_0 :: QP_CONFIGURE :: BLOCK_QP_SEL [00:00] */
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_BLOCK_QP_SEL_MASK           0x00000001
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_BLOCK_QP_SEL_SHIFT          0
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_BLOCK_QP_SEL_DEFAULT        0x00000000
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_BLOCK_QP_SEL_DISABLE        0
#define BCHP_VICE_IMD_0_0_QP_CONFIGURE_BLOCK_QP_SEL_ENABLE         1

/***************************************************************************
 *MODE_BIT - Mode bit configuration for luma/chroma blocks
 ***************************************************************************/
/* VICE_IMD_0_0 :: MODE_BIT :: reserved0 [31:28] */
#define BCHP_VICE_IMD_0_0_MODE_BIT_reserved0_MASK                  0xf0000000
#define BCHP_VICE_IMD_0_0_MODE_BIT_reserved0_SHIFT                 28

/* VICE_IMD_0_0 :: MODE_BIT :: MDB_CHROMA1 [27:24] */
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_CHROMA1_MASK                0x0f000000
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_CHROMA1_SHIFT               24
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_CHROMA1_DEFAULT             0x00000003

/* VICE_IMD_0_0 :: MODE_BIT :: MDB_CHROMA0 [23:20] */
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_CHROMA0_MASK                0x00f00000
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_CHROMA0_SHIFT               20
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_CHROMA0_DEFAULT             0x00000001

/* VICE_IMD_0_0 :: MODE_BIT :: MDB_16X16 [19:16] */
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_16X16_MASK                  0x000f0000
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_16X16_SHIFT                 16
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_16X16_DEFAULT               0x00000006

/* VICE_IMD_0_0 :: MODE_BIT :: MDB_NMPM [15:12] */
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_NMPM_MASK                   0x0000f000
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_NMPM_SHIFT                  12
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_NMPM_DEFAULT                0x00000006

/* VICE_IMD_0_0 :: MODE_BIT :: MDB_MPM2 [11:08] */
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM2_MASK                   0x00000f00
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM2_SHIFT                  8
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM2_DEFAULT                0x00000003

/* VICE_IMD_0_0 :: MODE_BIT :: MDB_MPM1 [07:04] */
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM1_MASK                   0x000000f0
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM1_SHIFT                  4
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM1_DEFAULT                0x00000003

/* VICE_IMD_0_0 :: MODE_BIT :: MDB_MPM0 [03:00] */
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM0_MASK                   0x0000000f
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM0_SHIFT                  0
#define BCHP_VICE_IMD_0_0_MODE_BIT_MDB_MPM0_DEFAULT                0x00000002

/***************************************************************************
 *HEADER_BIT - Header bit configuration
 ***************************************************************************/
/* VICE_IMD_0_0 :: HEADER_BIT :: reserved0 [31:20] */
#define BCHP_VICE_IMD_0_0_HEADER_BIT_reserved0_MASK                0xfff00000
#define BCHP_VICE_IMD_0_0_HEADER_BIT_reserved0_SHIFT               20

/* VICE_IMD_0_0 :: HEADER_BIT :: HDB_MB [19:16] */
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_MB_MASK                   0x000f0000
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_MB_SHIFT                  16
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_MB_DEFAULT                0x00000001

/* VICE_IMD_0_0 :: HEADER_BIT :: HDB_CU64 [15:12] */
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU64_MASK                 0x0000f000
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU64_SHIFT                12
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU64_DEFAULT              0x00000001

/* VICE_IMD_0_0 :: HEADER_BIT :: HDB_CU32 [11:08] */
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU32_MASK                 0x00000f00
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU32_SHIFT                8
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU32_DEFAULT              0x00000001

/* VICE_IMD_0_0 :: HEADER_BIT :: HDB_CU16 [07:04] */
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU16_MASK                 0x000000f0
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU16_SHIFT                4
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU16_DEFAULT              0x00000001

/* VICE_IMD_0_0 :: HEADER_BIT :: HDB_CU8 [03:00] */
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU8_MASK                  0x0000000f
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU8_SHIFT                 0
#define BCHP_VICE_IMD_0_0_HEADER_BIT_HDB_CU8_DEFAULT               0x00000002

/***************************************************************************
 *RDO_CONFIGURE - RDO Configuration
 ***************************************************************************/
/* VICE_IMD_0_0 :: RDO_CONFIGURE :: reserved0 [31:08] */
#define BCHP_VICE_IMD_0_0_RDO_CONFIGURE_reserved0_MASK             0xffffff00
#define BCHP_VICE_IMD_0_0_RDO_CONFIGURE_reserved0_SHIFT            8

/* VICE_IMD_0_0 :: RDO_CONFIGURE :: QUANT_OFFSET [07:00] */
#define BCHP_VICE_IMD_0_0_RDO_CONFIGURE_QUANT_OFFSET_MASK          0x000000ff
#define BCHP_VICE_IMD_0_0_RDO_CONFIGURE_QUANT_OFFSET_SHIFT         0
#define BCHP_VICE_IMD_0_0_RDO_CONFIGURE_QUANT_OFFSET_DEFAULT       0x000000ab

/***************************************************************************
 *CHANNEL_ID - Channel ID for current picture
 ***************************************************************************/
/* VICE_IMD_0_0 :: CHANNEL_ID :: reserved0 [31:02] */
#define BCHP_VICE_IMD_0_0_CHANNEL_ID_reserved0_MASK                0xfffffffc
#define BCHP_VICE_IMD_0_0_CHANNEL_ID_reserved0_SHIFT               2

/* VICE_IMD_0_0 :: CHANNEL_ID :: NUM [01:00] */
#define BCHP_VICE_IMD_0_0_CHANNEL_ID_NUM_MASK                      0x00000003
#define BCHP_VICE_IMD_0_0_CHANNEL_ID_NUM_SHIFT                     0
#define BCHP_VICE_IMD_0_0_CHANNEL_ID_NUM_DEFAULT                   0x00000000

/***************************************************************************
 *STATUS - IMD status
 ***************************************************************************/
/* VICE_IMD_0_0 :: STATUS :: reserved0 [31:03] */
#define BCHP_VICE_IMD_0_0_STATUS_reserved0_MASK                    0xfffffff8
#define BCHP_VICE_IMD_0_0_STATUS_reserved0_SHIFT                   3

/* VICE_IMD_0_0 :: STATUS :: DCDV_PREFILL_STATUS [02:02] */
#define BCHP_VICE_IMD_0_0_STATUS_DCDV_PREFILL_STATUS_MASK          0x00000004
#define BCHP_VICE_IMD_0_0_STATUS_DCDV_PREFILL_STATUS_SHIFT         2
#define BCHP_VICE_IMD_0_0_STATUS_DCDV_PREFILL_STATUS_DEFAULT       0x00000000
#define BCHP_VICE_IMD_0_0_STATUS_DCDV_PREFILL_STATUS_IDLE          0
#define BCHP_VICE_IMD_0_0_STATUS_DCDV_PREFILL_STATUS_BUSY          1

/* VICE_IMD_0_0 :: STATUS :: SHADOW_REGS [01:01] */
#define BCHP_VICE_IMD_0_0_STATUS_SHADOW_REGS_MASK                  0x00000002
#define BCHP_VICE_IMD_0_0_STATUS_SHADOW_REGS_SHIFT                 1
#define BCHP_VICE_IMD_0_0_STATUS_SHADOW_REGS_DEFAULT               0x00000001
#define BCHP_VICE_IMD_0_0_STATUS_SHADOW_REGS_WAIT                  0
#define BCHP_VICE_IMD_0_0_STATUS_SHADOW_REGS_AVAILABLE             1

/* VICE_IMD_0_0 :: STATUS :: PROCESSING_STATUS [00:00] */
#define BCHP_VICE_IMD_0_0_STATUS_PROCESSING_STATUS_MASK            0x00000001
#define BCHP_VICE_IMD_0_0_STATUS_PROCESSING_STATUS_SHIFT           0
#define BCHP_VICE_IMD_0_0_STATUS_PROCESSING_STATUS_DEFAULT         0x00000000
#define BCHP_VICE_IMD_0_0_STATUS_PROCESSING_STATUS_IDLE            0
#define BCHP_VICE_IMD_0_0_STATUS_PROCESSING_STATUS_BUSY            1

/***************************************************************************
 *ERR_ENABLE - IMD error enable
 ***************************************************************************/
/* VICE_IMD_0_0 :: ERR_ENABLE :: reserved0 [31:07] */
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_reserved0_MASK                0xffffff80
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_reserved0_SHIFT               7

/* VICE_IMD_0_0 :: ERR_ENABLE :: XQ_DINO_INVALID_CMD [06:06] */
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_CMD_MASK      0x00000040
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_CMD_SHIFT     6
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_INVALID_CMD_DEFAULT   0x00000001

/* VICE_IMD_0_0 :: ERR_ENABLE :: XQ_DINO_LONG_OPT_DATA [05:05] */
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_LONG_OPT_DATA_MASK    0x00000020
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_LONG_OPT_DATA_SHIFT   5
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_LONG_OPT_DATA_DEFAULT 0x00000001

/* VICE_IMD_0_0 :: ERR_ENABLE :: XQ_DINO_SHORT_OPT_DATA [04:04] */
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_SHORT_OPT_DATA_MASK   0x00000010
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_SHORT_OPT_DATA_SHIFT  4
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_XQ_DINO_SHORT_OPT_DATA_DEFAULT 0x00000001

/* VICE_IMD_0_0 :: ERR_ENABLE :: reserved1 [03:02] */
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_reserved1_MASK                0x0000000c
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_reserved1_SHIFT               2

/* VICE_IMD_0_0 :: ERR_ENABLE :: ARC_DINO_INVALID_DATA [01:01] */
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_ARC_DINO_INVALID_DATA_MASK    0x00000002
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_ARC_DINO_INVALID_DATA_SHIFT   1
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_ARC_DINO_INVALID_DATA_DEFAULT 0x00000001

/* VICE_IMD_0_0 :: ERR_ENABLE :: ARC_DINO_INVALID_CMD [00:00] */
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_ARC_DINO_INVALID_CMD_MASK     0x00000001
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_ARC_DINO_INVALID_CMD_SHIFT    0
#define BCHP_VICE_IMD_0_0_ERR_ENABLE_ARC_DINO_INVALID_CMD_DEFAULT  0x00000001

/***************************************************************************
 *ERR_STATUS_CLR - IMD status clear
 ***************************************************************************/
/* VICE_IMD_0_0 :: ERR_STATUS_CLR :: reserved0 [31:07] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_reserved0_MASK            0xffffff80
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_reserved0_SHIFT           7

/* VICE_IMD_0_0 :: ERR_STATUS_CLR :: XQ_DINO_INVALID_CMD [06:06] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_CMD_MASK  0x00000040
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_CMD_SHIFT 6
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_INVALID_CMD_DEFAULT 0x00000000

/* VICE_IMD_0_0 :: ERR_STATUS_CLR :: XQ_DINO_LONG_OPT_DATA [05:05] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_LONG_OPT_DATA_MASK 0x00000020
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_LONG_OPT_DATA_SHIFT 5
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_LONG_OPT_DATA_DEFAULT 0x00000000

/* VICE_IMD_0_0 :: ERR_STATUS_CLR :: XQ_DINO_SHORT_OPT_DATA [04:04] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_SHORT_OPT_DATA_MASK 0x00000010
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_SHORT_OPT_DATA_SHIFT 4
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_XQ_DINO_SHORT_OPT_DATA_DEFAULT 0x00000000

/* VICE_IMD_0_0 :: ERR_STATUS_CLR :: reserved1 [03:02] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_reserved1_MASK            0x0000000c
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_reserved1_SHIFT           2

/* VICE_IMD_0_0 :: ERR_STATUS_CLR :: ARC_DINO_INVALID_DATA [01:01] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_ARC_DINO_INVALID_DATA_MASK 0x00000002
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_ARC_DINO_INVALID_DATA_SHIFT 1
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_ARC_DINO_INVALID_DATA_DEFAULT 0x00000000

/* VICE_IMD_0_0 :: ERR_STATUS_CLR :: ARC_DINO_INVALID_CMD [00:00] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_ARC_DINO_INVALID_CMD_MASK 0x00000001
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_ARC_DINO_INVALID_CMD_SHIFT 0
#define BCHP_VICE_IMD_0_0_ERR_STATUS_CLR_ARC_DINO_INVALID_CMD_DEFAULT 0x00000000

/***************************************************************************
 *ERR_STATUS - IMD status
 ***************************************************************************/
/* VICE_IMD_0_0 :: ERR_STATUS :: reserved0 [31:07] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_reserved0_MASK                0xffffff80
#define BCHP_VICE_IMD_0_0_ERR_STATUS_reserved0_SHIFT               7

/* VICE_IMD_0_0 :: ERR_STATUS :: XQ_DINO_INVALID_CMD [06:06] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_INVALID_CMD_MASK      0x00000040
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_INVALID_CMD_SHIFT     6
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_INVALID_CMD_DEFAULT   0x00000000

/* VICE_IMD_0_0 :: ERR_STATUS :: XQ_DINO_LONG_OPT_DATA [05:05] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_LONG_OPT_DATA_MASK    0x00000020
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_LONG_OPT_DATA_SHIFT   5
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_LONG_OPT_DATA_DEFAULT 0x00000000

/* VICE_IMD_0_0 :: ERR_STATUS :: XQ_DINO_SHORT_OPT_DATA [04:04] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_SHORT_OPT_DATA_MASK   0x00000010
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_SHORT_OPT_DATA_SHIFT  4
#define BCHP_VICE_IMD_0_0_ERR_STATUS_XQ_DINO_SHORT_OPT_DATA_DEFAULT 0x00000000

/* VICE_IMD_0_0 :: ERR_STATUS :: reserved1 [03:02] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_reserved1_MASK                0x0000000c
#define BCHP_VICE_IMD_0_0_ERR_STATUS_reserved1_SHIFT               2

/* VICE_IMD_0_0 :: ERR_STATUS :: ARC_DINO_INVALID_DATA [01:01] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_ARC_DINO_INVALID_DATA_MASK    0x00000002
#define BCHP_VICE_IMD_0_0_ERR_STATUS_ARC_DINO_INVALID_DATA_SHIFT   1
#define BCHP_VICE_IMD_0_0_ERR_STATUS_ARC_DINO_INVALID_DATA_DEFAULT 0x00000000

/* VICE_IMD_0_0 :: ERR_STATUS :: ARC_DINO_INVALID_CMD [00:00] */
#define BCHP_VICE_IMD_0_0_ERR_STATUS_ARC_DINO_INVALID_CMD_MASK     0x00000001
#define BCHP_VICE_IMD_0_0_ERR_STATUS_ARC_DINO_INVALID_CMD_SHIFT    0
#define BCHP_VICE_IMD_0_0_ERR_STATUS_ARC_DINO_INVALID_CMD_DEFAULT  0x00000000

/***************************************************************************
 *DINO_DEBUG_FME - DINO debug register (IMD to FME)
 ***************************************************************************/
/* VICE_IMD_0_0 :: DINO_DEBUG_FME :: reserved0 [31:16] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME_reserved0_MASK            0xffff0000
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME_reserved0_SHIFT           16

/* VICE_IMD_0_0 :: DINO_DEBUG_FME :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME_CTU_MBCNT_X_MASK          0x0000ff00
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME_CTU_MBCNT_X_SHIFT         8
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME_CTU_MBCNT_X_DEFAULT       0x00000000

/* VICE_IMD_0_0 :: DINO_DEBUG_FME :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME_CTU_MBCNT_Y_MASK          0x000000ff
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME_CTU_MBCNT_Y_SHIFT         0
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_FME_CTU_MBCNT_Y_DEFAULT       0x00000000

/***************************************************************************
 *DINO_DEBUG_MC - DINO debug register (IMD to MC)
 ***************************************************************************/
/* VICE_IMD_0_0 :: DINO_DEBUG_MC :: reserved0 [31:16] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC_reserved0_MASK             0xffff0000
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC_reserved0_SHIFT            16

/* VICE_IMD_0_0 :: DINO_DEBUG_MC :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_MASK           0x0000ff00
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_SHIFT          8
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC_CTU_MBCNT_X_DEFAULT        0x00000000

/* VICE_IMD_0_0 :: DINO_DEBUG_MC :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_MASK           0x000000ff
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_SHIFT          0
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_MC_CTU_MBCNT_Y_DEFAULT        0x00000000

/***************************************************************************
 *DINO_DEBUG_XQ - DINO debug register (IMD from XQ)
 ***************************************************************************/
/* VICE_IMD_0_0 :: DINO_DEBUG_XQ :: reserved0 [31:16] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ_reserved0_MASK             0xffff0000
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ_reserved0_SHIFT            16

/* VICE_IMD_0_0 :: DINO_DEBUG_XQ :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ_CTU_MBCNT_X_MASK           0x0000ff00
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ_CTU_MBCNT_X_SHIFT          8
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ_CTU_MBCNT_X_DEFAULT        0x00000000

/* VICE_IMD_0_0 :: DINO_DEBUG_XQ :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ_CTU_MBCNT_Y_MASK           0x000000ff
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ_CTU_MBCNT_Y_SHIFT          0
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_XQ_CTU_MBCNT_Y_DEFAULT        0x00000000

/***************************************************************************
 *DINO_DEBUG_ARC - DINO debug register (IMD from ARC)
 ***************************************************************************/
/* VICE_IMD_0_0 :: DINO_DEBUG_ARC :: reserved0 [31:16] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC_reserved0_MASK            0xffff0000
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC_reserved0_SHIFT           16

/* VICE_IMD_0_0 :: DINO_DEBUG_ARC :: CTU_MBCNT_X [15:08] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC_CTU_MBCNT_X_MASK          0x0000ff00
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC_CTU_MBCNT_X_SHIFT         8
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC_CTU_MBCNT_X_DEFAULT       0x00000000

/* VICE_IMD_0_0 :: DINO_DEBUG_ARC :: CTU_MBCNT_Y [07:00] */
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC_CTU_MBCNT_Y_MASK          0x000000ff
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC_CTU_MBCNT_Y_SHIFT         0
#define BCHP_VICE_IMD_0_0_DINO_DEBUG_ARC_CTU_MBCNT_Y_DEFAULT       0x00000000

/***************************************************************************
 *DCDV_INFO - DCDV information data register
 ***************************************************************************/
/* VICE_IMD_0_0 :: DCDV_INFO :: reserved0 [31:30] */
#define BCHP_VICE_IMD_0_0_DCDV_INFO_reserved0_MASK                 0xc0000000
#define BCHP_VICE_IMD_0_0_DCDV_INFO_reserved0_SHIFT                30

/* VICE_IMD_0_0 :: DCDV_INFO :: DCDV1_STRIPE_CNT [29:24] */
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV1_STRIPE_CNT_MASK          0x3f000000
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV1_STRIPE_CNT_SHIFT         24
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV1_STRIPE_CNT_DEFAULT       0x00000000

/* VICE_IMD_0_0 :: DCDV_INFO :: DCDV1_MBY [23:16] */
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV1_MBY_MASK                 0x00ff0000
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV1_MBY_SHIFT                16
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV1_MBY_DEFAULT              0x00000000

/* VICE_IMD_0_0 :: DCDV_INFO :: reserved1 [15:14] */
#define BCHP_VICE_IMD_0_0_DCDV_INFO_reserved1_MASK                 0x0000c000
#define BCHP_VICE_IMD_0_0_DCDV_INFO_reserved1_SHIFT                14

/* VICE_IMD_0_0 :: DCDV_INFO :: DCDV0_STRIPE_CNT [13:08] */
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV0_STRIPE_CNT_MASK          0x00003f00
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV0_STRIPE_CNT_SHIFT         8
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV0_STRIPE_CNT_DEFAULT       0x00000000

/* VICE_IMD_0_0 :: DCDV_INFO :: DCDV0_MBY [07:00] */
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV0_MBY_MASK                 0x000000ff
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV0_MBY_SHIFT                0
#define BCHP_VICE_IMD_0_0_DCDV_INFO_DCDV0_MBY_DEFAULT              0x00000000

/***************************************************************************
 *DEBUG_SEL - IMD debug information select register
 ***************************************************************************/
/* VICE_IMD_0_0 :: DEBUG_SEL :: reserved0 [31:04] */
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_reserved0_MASK                 0xfffffff0
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_reserved0_SHIFT                4

/* VICE_IMD_0_0 :: DEBUG_SEL :: VALUE [03:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_MASK                     0x0000000f
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_SHIFT                    0
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_DEFAULT                  0x00000000
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL0                  0
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL1                  1
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL2                  2
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL3                  3
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL4                  4
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL5                  5
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL6                  6
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL7                  7
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL8                  8
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL9                  9
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL10                 10
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL11                 11
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL12                 12
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL13                 13
#define BCHP_VICE_IMD_0_0_DEBUG_SEL_VALUE_TP_SEL14                 14

/***************************************************************************
 *DEBUG_INFO - IMD debug information data register
 ***************************************************************************/
/* union - case TP_SEL0 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: reserved0 [31:31] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_reserved0_MASK        0x80000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_reserved0_SHIFT       31

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: LCFIFO_FULL [30:30] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_LCFIFO_FULL_MASK      0x40000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_LCFIFO_FULL_SHIFT     30

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: LCFIFO_EMPTY [29:29] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_LCFIFO_EMPTY_MASK     0x20000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_LCFIFO_EMPTY_SHIFT    29

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: ARC_DINO_RDY [28:28] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_ARC_DINO_RDY_MASK     0x10000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_ARC_DINO_RDY_SHIFT    28

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: ARC_DINO_ACPT [27:27] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_ARC_DINO_ACPT_MASK    0x08000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_ARC_DINO_ACPT_SHIFT   27

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: XQ_DINO_AVAIL [26:26] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_XQ_DINO_AVAIL_MASK    0x04000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_XQ_DINO_AVAIL_SHIFT   26

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: XQ_DINO_RDY [25:25] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_XQ_DINO_RDY_MASK      0x02000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_XQ_DINO_RDY_SHIFT     25

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: XQ_DINO_ACPT [24:24] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_XQ_DINO_ACPT_MASK     0x01000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_XQ_DINO_ACPT_SHIFT    24

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: MC_DINO_BYP_REQ [23:23] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_BYP_REQ_MASK  0x00800000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_BYP_REQ_SHIFT 23

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: MC_DINO_BYP_ACK [22:22] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_BYP_ACK_MASK  0x00400000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_BYP_ACK_SHIFT 22

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: MC_DINO_FIFO_OK [21:21] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_FIFO_OK_MASK  0x00200000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_FIFO_OK_SHIFT 21

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: MC_DINO_RDY [20:20] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_RDY_MASK      0x00100000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_RDY_SHIFT     20

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: MC_DINO_ACPT [19:19] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_ACPT_MASK     0x00080000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_MC_DINO_ACPT_SHIFT    19

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: FME_DINO_BYP_REQ [18:18] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_FME_DINO_BYP_REQ_MASK 0x00040000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_FME_DINO_BYP_REQ_SHIFT 18

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: FME_DINO_FULL [17:17] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_FME_DINO_FULL_MASK    0x00020000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_FME_DINO_FULL_SHIFT   17

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: FME_DINO_RDY [16:16] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_FME_DINO_RDY_MASK     0x00010000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_FME_DINO_RDY_SHIFT    16

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: FME_DINO_ACPT [15:15] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_FME_DINO_ACPT_MASK    0x00008000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_FME_DINO_ACPT_SHIFT   15

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: CCB_MB_LOCK [14:14] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CCB_MB_LOCK_MASK      0x00004000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CCB_MB_LOCK_SHIFT     14

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: CCB_MB_FULL [13:13] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CCB_MB_FULL_MASK      0x00002000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CCB_MB_FULL_SHIFT     13

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: CCB_BLK32_LOCK [12:12] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CCB_BLK32_LOCK_MASK   0x00001000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CCB_BLK32_LOCK_SHIFT  12

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: CCB_BLK32_FULL [11:11] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CCB_BLK32_FULL_MASK   0x00000800
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CCB_BLK32_FULL_SHIFT  11

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: CLB_MB_LOCK [10:10] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CLB_MB_LOCK_MASK      0x00000400
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CLB_MB_LOCK_SHIFT     10

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: CLB_MB_FULL [09:09] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CLB_MB_FULL_MASK      0x00000200
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CLB_MB_FULL_SHIFT     9

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: CLB_BLK32_LOCK [08:08] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CLB_BLK32_LOCK_MASK   0x00000100
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CLB_BLK32_LOCK_SHIFT  8

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: CLB_BLK32_FULL [07:07] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CLB_BLK32_FULL_MASK   0x00000080
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_CLB_BLK32_FULL_SHIFT  7

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: SCB_CME_WRAPRND [06:06] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CME_WRAPRND_MASK  0x00000040
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CME_WRAPRND_SHIFT 6

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: SCB_CLB_ACCESS [05:05] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CLB_ACCESS_MASK   0x00000020
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CLB_ACCESS_SHIFT  5

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: SCB_CCB_ACCESS [04:04] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CCB_ACCESS_MASK   0x00000010
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CCB_ACCESS_SHIFT  4

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: SCB_LBUF_EMPTY [03:03] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_LBUF_EMPTY_MASK   0x00000008
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_LBUF_EMPTY_SHIFT  3

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: SCB_LBUF_FULL [02:02] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_LBUF_FULL_MASK    0x00000004
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_LBUF_FULL_SHIFT   2

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: SCB_CBUF_EMPTY [01:01] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CBUF_EMPTY_MASK   0x00000002
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CBUF_EMPTY_SHIFT  1

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL0 :: SCB_CBUF_FULL [00:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CBUF_FULL_MASK    0x00000001
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL0_SCB_CBUF_FULL_SHIFT   0

/* union - case TP_SEL1 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL1 :: reserved0 [31:26] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL1_reserved0_MASK        0xfc000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL1_reserved0_SHIFT       26

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL1 :: SCB_TOP_DEBUG [25:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL1_SCB_TOP_DEBUG_MASK    0x03ffffff
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL1_SCB_TOP_DEBUG_SHIFT   0

/* union - case TP_SEL2 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL2 :: DCDV_0_DEBUG [31:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL2_DCDV_0_DEBUG_MASK     0xffffffff
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL2_DCDV_0_DEBUG_SHIFT    0

/* union - case TP_SEL3 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL3 :: DCDV_1_DEBUG [31:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL3_DCDV_1_DEBUG_MASK     0xffffffff
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL3_DCDV_1_DEBUG_SHIFT    0

/* union - case TP_SEL4 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL4 :: CLB_0_DEBUG [31:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL4_CLB_0_DEBUG_MASK      0xffffffff
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL4_CLB_0_DEBUG_SHIFT     0

/* union - case TP_SEL5 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL5 :: reserved0 [31:24] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL5_reserved0_MASK        0xff000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL5_reserved0_SHIFT       24

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL5 :: CLB_1_DEBUG [23:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL5_CLB_1_DEBUG_MASK      0x00ffffff
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL5_CLB_1_DEBUG_SHIFT     0

/* union - case TP_SEL6 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL6 :: CCB_0_DEBUG [31:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL6_CCB_0_DEBUG_MASK      0xffffffff
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL6_CCB_0_DEBUG_SHIFT     0

/* union - case TP_SEL7 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL7 :: reserved0 [31:22] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL7_reserved0_MASK        0xffc00000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL7_reserved0_SHIFT       22

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL7 :: CCB_1_DEBUG [21:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL7_CCB_1_DEBUG_MASK      0x003fffff
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL7_CCB_1_DEBUG_SHIFT     0

/* union - case TP_SEL8 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL8 :: reserved0 [31:24] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_reserved0_MASK        0xff000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_reserved0_SHIFT       24

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL8 :: FME_WR_FMS [23:15] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_WR_FMS_MASK       0x00ff8000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_WR_FMS_SHIFT      15

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL8 :: FME_B64PP_RDY [14:14] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_B64PP_RDY_MASK    0x00004000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_B64PP_RDY_SHIFT   14

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL8 :: FME_B32PP_RDY [13:13] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_B32PP_RDY_MASK    0x00002000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_B32PP_RDY_SHIFT   13

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL8 :: FME_B16PP_RDY [12:12] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_B16PP_RDY_MASK    0x00001000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_B16PP_RDY_SHIFT   12

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL8 :: FME_B8PP_RDY [11:11] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_B8PP_RDY_MASK     0x00000800
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_B8PP_RDY_SHIFT    11

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL8 :: FME_BUF_CTRL [10:04] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_BUF_CTRL_MASK     0x000007f0
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_BUF_CTRL_SHIFT    4

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL8 :: FME_DINO_XMIT [03:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_DINO_XMIT_MASK    0x0000000f
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL8_FME_DINO_XMIT_SHIFT   0

/* union - case TP_SEL9 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL9 :: reserved0 [31:23] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_reserved0_MASK        0xff800000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_reserved0_SHIFT       23

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL9 :: LCTXG_DEBUG [22:17] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_LCTXG_DEBUG_MASK      0x007e0000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_LCTXG_DEBUG_SHIFT     17

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL9 :: ARC_DINO_DEBUG [16:14] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_ARC_DINO_DEBUG_MASK   0x0001c000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_ARC_DINO_DEBUG_SHIFT  14

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL9 :: XQ_DINO_DEBUG [13:08] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_XQ_DINO_DEBUG_MASK    0x00003f00
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_XQ_DINO_DEBUG_SHIFT   8

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL9 :: MC_DINO_DEBUG [07:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_MC_DINO_DEBUG_MASK    0x000000ff
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL9_MC_DINO_DEBUG_SHIFT   0

/* union - case TP_SEL10 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL10 :: reserved0 [31:27] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_reserved0_MASK       0xf8000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_reserved0_SHIFT      27

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL10 :: B4PP_PMD [26:20] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_PMD_MASK        0x07f00000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_PMD_SHIFT       20

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL10 :: B4PP_RDO [19:16] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_RDO_MASK        0x000f0000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_RDO_SHIFT       16

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL10 :: B4PP_CTL_AVC [15:10] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_CTL_AVC_MASK    0x0000fc00
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_CTL_AVC_SHIFT   10

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL10 :: B4PP_CTL_VP9 [09:04] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_CTL_VP9_MASK    0x000003f0
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_CTL_VP9_SHIFT   4

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL10 :: B4PP_CTL_HEVC [03:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_CTL_HEVC_MASK   0x0000000f
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL10_B4PP_CTL_HEVC_SHIFT  0

/* union - case TP_SEL11 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL11 :: B8PP_CTL_VP9 [31:28] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_CTL_VP9_MASK    0xf0000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_CTL_VP9_SHIFT   28

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL11 :: B8PP_CU8D [27:18] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_CU8D_MASK       0x0ffc0000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_CU8D_SHIFT      18

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL11 :: B8PP_PMD [17:12] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_PMD_MASK        0x0003f000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_PMD_SHIFT       12

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL11 :: B8PP_RDO [11:08] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_RDO_MASK        0x00000f00
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_RDO_SHIFT       8

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL11 :: B8PP_CTL_AVC [07:04] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_CTL_AVC_MASK    0x000000f0
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_CTL_AVC_SHIFT   4

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL11 :: B8PP_CTL_HEVC [03:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_CTL_HEVC_MASK   0x0000000f
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL11_B8PP_CTL_HEVC_SHIFT  0

/* union - case TP_SEL12 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL12 :: reserved0 [31:30] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_reserved0_MASK       0xc0000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_reserved0_SHIFT      30

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL12 :: B16PP_CU16D [29:18] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_CU16D_MASK     0x3ffc0000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_CU16D_SHIFT    18

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL12 :: B16PP_PMD [17:12] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_PMD_MASK       0x0003f000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_PMD_SHIFT      12

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL12 :: B16PP_RDO [11:08] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_RDO_MASK       0x00000f00
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_RDO_SHIFT      8

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL12 :: B16PP_CTL_AVC [07:04] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_CTL_AVC_MASK   0x000000f0
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_CTL_AVC_SHIFT  4

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL12 :: B16PP_CTL_HEVC_VP9 [03:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_CTL_HEVC_VP9_MASK 0x0000000f
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL12_B16PP_CTL_HEVC_VP9_SHIFT 0

/* union - case TP_SEL13 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: reserved0 [31:23] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_reserved0_MASK       0xff800000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_reserved0_SHIFT      23

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_B32RDO_TB_CS [22:19] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B32RDO_TB_CS_MASK 0x00780000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B32RDO_TB_CS_SHIFT 19

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_B16_MODE_READY [18:18] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B16_MODE_READY_MASK 0x00040000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B16_MODE_READY_SHIFT 18

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_B16_MODE_ACCEPT [17:17] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B16_MODE_ACCEPT_MASK 0x00020000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B16_MODE_ACCEPT_SHIFT 17

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_FME_DINO_ACC_OK [16:16] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_FME_DINO_ACC_OK_MASK 0x00010000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_FME_DINO_ACC_OK_SHIFT 16

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_B32_FME_READY [15:15] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B32_FME_READY_MASK 0x00008000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B32_FME_READY_SHIFT 15

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_B32_FME_ACCEPT [14:14] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B32_FME_ACCEPT_MASK 0x00004000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B32_FME_ACCEPT_SHIFT 14

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_B64_FME_READY [13:13] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B64_FME_READY_MASK 0x00002000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B64_FME_READY_SHIFT 13

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_B64_FME_ACCEPT [12:12] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B64_FME_ACCEPT_MASK 0x00001000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_B64_FME_ACCEPT_SHIFT 12

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_START_COND [11:08] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_START_COND_MASK 0x00000f00
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_START_COND_SHIFT 8

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_MODE_SEARCH_CS [07:04] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_MODE_SEARCH_CS_MASK 0x000000f0
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_MODE_SEARCH_CS_SHIFT 4

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL13 :: LBPP_CTL_CS [03:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_CTL_CS_MASK     0x0000000f
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL13_LBPP_CTL_CS_SHIFT    0

/* union - case TP_SEL14 [31:00] */
/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: reserved0 [31:24] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_reserved0_MASK       0xff000000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_reserved0_SHIFT      24

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: CBPP_BLK_SIZE [23:22] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_BLK_SIZE_MASK   0x00c00000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_BLK_SIZE_SHIFT  22

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: CBPP_BLK16_BYPASS_REQ [21:21] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_BLK16_BYPASS_REQ_MASK 0x00200000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_BLK16_BYPASS_REQ_SHIFT 21

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: CBPP_BLK16_BYPASS_ACK [20:20] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_BLK16_BYPASS_ACK_MASK 0x00100000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_BLK16_BYPASS_ACK_SHIFT 20

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: CBPP_CCTL_CS [19:16] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_CCTL_CS_MASK    0x000f0000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_CCTL_CS_SHIFT   16

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: CBPP_FIFO_CS [15:12] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_FIFO_CS_MASK    0x0000f000
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_FIFO_CS_SHIFT   12

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: CBPP_CCB_CS [11:07] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_CCB_CS_MASK     0x00000f80
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_CCB_CS_SHIFT    7

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: CBPP_START_COND [06:04] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_START_COND_MASK 0x00000070
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_START_COND_SHIFT 4

/* VICE_IMD_0_0 :: DEBUG_INFO :: TP_SEL14 :: CBPP_MODE_CS [03:00] */
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_MODE_CS_MASK    0x0000000f
#define BCHP_VICE_IMD_0_0_DEBUG_INFO_TP_SEL14_CBPP_MODE_CS_SHIFT   0

/***************************************************************************
 *QP_LAMBDA_TABLE%i - QP to Lambda table for HEVC/AVC/MPEG2/VP9
 ***************************************************************************/
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_ARRAY_BASE              0x01501900
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_ARRAY_START             0
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_ARRAY_END               51
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *QP_LAMBDA_TABLE%i - QP to Lambda table for HEVC/AVC/MPEG2/VP9
 ***************************************************************************/
/* VICE_IMD_0_0 :: QP_LAMBDA_TABLEi :: reserved0 [31:29] */
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_reserved0_MASK          0xe0000000
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_reserved0_SHIFT         29

/* VICE_IMD_0_0 :: QP_LAMBDA_TABLEi :: SHIFT_RDO [28:24] */
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_SHIFT_RDO_MASK          0x1f000000
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_SHIFT_RDO_SHIFT         24

/* VICE_IMD_0_0 :: QP_LAMBDA_TABLEi :: MANTISSA_RDO [23:16] */
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_MANTISSA_RDO_MASK       0x00ff0000
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_MANTISSA_RDO_SHIFT      16

/* VICE_IMD_0_0 :: QP_LAMBDA_TABLEi :: reserved1 [15:13] */
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_reserved1_MASK          0x0000e000
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_reserved1_SHIFT         13

/* VICE_IMD_0_0 :: QP_LAMBDA_TABLEi :: SHIFT_SATD [12:08] */
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_SHIFT_SATD_MASK         0x00001f00
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_SHIFT_SATD_SHIFT        8

/* VICE_IMD_0_0 :: QP_LAMBDA_TABLEi :: MANTISSA_SATD [07:00] */
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_MANTISSA_SATD_MASK      0x000000ff
#define BCHP_VICE_IMD_0_0_QP_LAMBDA_TABLEi_MANTISSA_SATD_SHIFT     0


/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE_IMD_0_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE_IMD_0_0_SCRATCH_VALUE_MASK                       0xffffffff
#define BCHP_VICE_IMD_0_0_SCRATCH_VALUE_SHIFT                      0
#define BCHP_VICE_IMD_0_0_SCRATCH_VALUE_DEFAULT                    0x00000000

#endif /* #ifndef BCHP_VICE_IMD_0_0_H__ */

/* End of File */
