# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:29 on Oct 06,2025
# vcom -reportprogress 300 -93 -work work ../../src/generic_add_sub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_add_sub
# -- Compiling architecture beh of generic_add_sub
# End time: 11:58:29 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:29 on Oct 06,2025
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 11:58:29 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:29 on Oct 06,2025
# vcom -reportprogress 300 -93 -work work ../../src/seven_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seven_seg
# -- Compiling architecture behavioral of seven_seg
# End time: 11:58:30 on Oct 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:30 on Oct 06,2025
# vcom -reportprogress 300 -93 -work work ../../src/double_dabble.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity double_dabble
# -- Compiling architecture beh of double_dabble
# End time: 11:58:30 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:30 on Oct 06,2025
# vcom -reportprogress 300 -93 -work work ../../src/add_sub_state_machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab5_state_machine
# -- Compiling architecture behavioral of lab5_state_machine
# End time: 11:58:30 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:30 on Oct 06,2025
# vcom -reportprogress 300 -93 -work work ../../src/lab5_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab5_state_machine
# -- Compiling architecture behavioral of lab5_state_machine
# End time: 11:58:30 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:30 on Oct 06,2025
# vcom -reportprogress 300 -93 -work work ../src/lab5_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab5_tb
# -- Compiling architecture testbench of lab5_tb
# End time: 11:58:30 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" lab5_top_tb 
# Start time: 11:58:30 on Oct 06,2025
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/a9284/Documents/GitHub/CPET-343/Lab5/toPost/double_dabble/sim/script/work.lab5_top_tb' has no architecture.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 9
# End time: 12:11:01 on Oct 06,2025, Elapsed time: 0:12:31
# Errors: 1, Warnings: 0
