INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:22:49 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 buffer116/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            buffer116/dataReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 0.960ns (12.521%)  route 6.707ns (87.479%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2444, unset)         0.508     0.508    buffer116/control/clk
    SLICE_X25Y79         FDRE                                         r  buffer116/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer116/control/fullReg_reg/Q
                         net (fo=42, routed)          0.905     1.629    buffer116/control/fullReg_reg_0
    SLICE_X23Y80         LUT5 (Prop_lut5_I1_O)        0.051     1.680 r  buffer116/control/dataReg[0]_i_2__9/O
                         net (fo=10, routed)          0.502     2.182    buffer116/control/dataReg_reg[0]
    SLICE_X22Y80         LUT5 (Prop_lut5_I1_O)        0.129     2.311 f  buffer116/control/outputValid_i_2__16/O
                         net (fo=31, routed)          0.748     3.059    buffer176/fifo/Memory_reg[0][0]_1
    SLICE_X25Y90         LUT6 (Prop_lut6_I5_O)        0.043     3.102 f  buffer176/fifo/fullReg_i_6__11/O
                         net (fo=6, routed)           0.225     3.327    control_merge5/tehb/control/transmitValue_reg_11
    SLICE_X25Y90         LUT6 (Prop_lut6_I2_O)        0.043     3.370 f  control_merge5/tehb/control/transmitValue_i_3__43/O
                         net (fo=14, routed)          0.331     3.700    control_merge6/tehb/control/dataReg_reg[0]
    SLICE_X25Y87         LUT6 (Prop_lut6_I4_O)        0.043     3.743 f  control_merge6/tehb/control/transmitValue_i_4__23/O
                         net (fo=9, routed)           0.432     4.175    control_merge6/tehb/control/transmitValue_i_4__23_n_0
    SLICE_X26Y88         LUT2 (Prop_lut2_I0_O)        0.043     4.218 f  control_merge6/tehb/control/D_loadEn_INST_0_i_7/O
                         net (fo=6, routed)           0.279     4.497    control_merge6/tehb/control/D_loadEn_INST_0_i_7_n_0
    SLICE_X24Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.540 f  control_merge6/tehb/control/D_loadEn_INST_0_i_4/O
                         net (fo=19, routed)          0.700     5.240    control_merge6/tehb/control/fullReg_reg_1
    SLICE_X25Y84         LUT3 (Prop_lut3_I0_O)        0.048     5.288 r  control_merge6/tehb/control/i___5_i_3/O
                         net (fo=4, routed)           0.318     5.605    muli2/oehb/control/store_complete_reg[1]
    SLICE_X23Y82         LUT5 (Prop_lut5_I3_O)        0.129     5.734 f  muli2/oehb/control/D_storeAddr[6]_INST_0_i_2/O
                         net (fo=49, routed)          0.468     6.202    fork49/generateBlocks[0].regblock/store3_addrOut_ready
    SLICE_X14Y81         LUT6 (Prop_lut6_I5_O)        0.043     6.245 f  fork49/generateBlocks[0].regblock/i___11_i_2/O
                         net (fo=2, routed)           0.463     6.708    fork58/control/generateBlocks[1].regblock/transmitValue_reg_5
    SLICE_X15Y76         LUT5 (Prop_lut5_I2_O)        0.043     6.751 f  fork58/control/generateBlocks[1].regblock/i___11_i_1__0/O
                         net (fo=7, routed)           0.709     7.460    fork57/control/generateBlocks[2].regblock/transmitValue_reg_4
    SLICE_X27Y78         LUT6 (Prop_lut6_I0_O)        0.043     7.503 r  fork57/control/generateBlocks[2].regblock/fullReg_i_2__10/O
                         net (fo=3, routed)           0.254     7.757    buffer116/control/dataReg_reg[0]_1
    SLICE_X24Y80         LUT5 (Prop_lut5_I4_O)        0.043     7.800 r  buffer116/control/dataReg[4]_i_1__8/O
                         net (fo=5, routed)           0.375     8.175    buffer116/regEnable
    SLICE_X23Y78         FDRE                                         r  buffer116/dataReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=2444, unset)         0.483    14.183    buffer116/clk
    SLICE_X23Y78         FDRE                                         r  buffer116/dataReg_reg[4]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X23Y78         FDRE (Setup_fdre_C_CE)      -0.194    13.953    buffer116/dataReg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  5.778    




