
VL53L0X_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c37c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  0800c61c  0800c61c  0000d61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6c8  0800c6c8  0000e320  2**0
                  CONTENTS
  4 .ARM          00000008  0800c6c8  0800c6c8  0000d6c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6d0  0800c6d0  0000e320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6d0  0800c6d0  0000d6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c6d4  0800c6d4  0000d6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000320  24000000  0800c6d8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d0  24000320  0800c9f8  0000e320  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240007f0  0800c9f8  0000e7f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e320  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022fc2  00000000  00000000  0000e34e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a84  00000000  00000000  00031310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001970  00000000  00000000  00034d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013d6  00000000  00000000  00036708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cbfc  00000000  00000000  00037ade  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022603  00000000  00000000  000746da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018cbd7  00000000  00000000  00096cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002238b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071d8  00000000  00000000  002238f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0022aad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000320 	.word	0x24000320
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c604 	.word	0x0800c604

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000324 	.word	0x24000324
 80002dc:	0800c604 	.word	0x0800c604

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000674:	4b49      	ldr	r3, [pc, #292]	@ (800079c <SystemInit+0x12c>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067a:	4a48      	ldr	r2, [pc, #288]	@ (800079c <SystemInit+0x12c>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000684:	4b45      	ldr	r3, [pc, #276]	@ (800079c <SystemInit+0x12c>)
 8000686:	691b      	ldr	r3, [r3, #16]
 8000688:	4a44      	ldr	r2, [pc, #272]	@ (800079c <SystemInit+0x12c>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000690:	4b43      	ldr	r3, [pc, #268]	@ (80007a0 <SystemInit+0x130>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f003 030f 	and.w	r3, r3, #15
 8000698:	2b06      	cmp	r3, #6
 800069a:	d807      	bhi.n	80006ac <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800069c:	4b40      	ldr	r3, [pc, #256]	@ (80007a0 <SystemInit+0x130>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f023 030f 	bic.w	r3, r3, #15
 80006a4:	4a3e      	ldr	r2, [pc, #248]	@ (80007a0 <SystemInit+0x130>)
 80006a6:	f043 0307 	orr.w	r3, r3, #7
 80006aa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006ac:	4b3d      	ldr	r3, [pc, #244]	@ (80007a4 <SystemInit+0x134>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a3c      	ldr	r2, [pc, #240]	@ (80007a4 <SystemInit+0x134>)
 80006b2:	f043 0301 	orr.w	r3, r3, #1
 80006b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006b8:	4b3a      	ldr	r3, [pc, #232]	@ (80007a4 <SystemInit+0x134>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006be:	4b39      	ldr	r3, [pc, #228]	@ (80007a4 <SystemInit+0x134>)
 80006c0:	681a      	ldr	r2, [r3, #0]
 80006c2:	4938      	ldr	r1, [pc, #224]	@ (80007a4 <SystemInit+0x134>)
 80006c4:	4b38      	ldr	r3, [pc, #224]	@ (80007a8 <SystemInit+0x138>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006ca:	4b35      	ldr	r3, [pc, #212]	@ (80007a0 <SystemInit+0x130>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	f003 0308 	and.w	r3, r3, #8
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d007      	beq.n	80006e6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d6:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <SystemInit+0x130>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f023 030f 	bic.w	r3, r3, #15
 80006de:	4a30      	ldr	r2, [pc, #192]	@ (80007a0 <SystemInit+0x130>)
 80006e0:	f043 0307 	orr.w	r3, r3, #7
 80006e4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006e6:	4b2f      	ldr	r3, [pc, #188]	@ (80007a4 <SystemInit+0x134>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006ec:	4b2d      	ldr	r3, [pc, #180]	@ (80007a4 <SystemInit+0x134>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006f2:	4b2c      	ldr	r3, [pc, #176]	@ (80007a4 <SystemInit+0x134>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006f8:	4b2a      	ldr	r3, [pc, #168]	@ (80007a4 <SystemInit+0x134>)
 80006fa:	4a2c      	ldr	r2, [pc, #176]	@ (80007ac <SystemInit+0x13c>)
 80006fc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006fe:	4b29      	ldr	r3, [pc, #164]	@ (80007a4 <SystemInit+0x134>)
 8000700:	4a2b      	ldr	r2, [pc, #172]	@ (80007b0 <SystemInit+0x140>)
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000704:	4b27      	ldr	r3, [pc, #156]	@ (80007a4 <SystemInit+0x134>)
 8000706:	4a2b      	ldr	r2, [pc, #172]	@ (80007b4 <SystemInit+0x144>)
 8000708:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800070a:	4b26      	ldr	r3, [pc, #152]	@ (80007a4 <SystemInit+0x134>)
 800070c:	2200      	movs	r2, #0
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000710:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <SystemInit+0x134>)
 8000712:	4a28      	ldr	r2, [pc, #160]	@ (80007b4 <SystemInit+0x144>)
 8000714:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000716:	4b23      	ldr	r3, [pc, #140]	@ (80007a4 <SystemInit+0x134>)
 8000718:	2200      	movs	r2, #0
 800071a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800071c:	4b21      	ldr	r3, [pc, #132]	@ (80007a4 <SystemInit+0x134>)
 800071e:	4a25      	ldr	r2, [pc, #148]	@ (80007b4 <SystemInit+0x144>)
 8000720:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000722:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000728:	4b1e      	ldr	r3, [pc, #120]	@ (80007a4 <SystemInit+0x134>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a1d      	ldr	r2, [pc, #116]	@ (80007a4 <SystemInit+0x134>)
 800072e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000732:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <SystemInit+0x134>)
 8000736:	2200      	movs	r2, #0
 8000738:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800073a:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <SystemInit+0x148>)
 800073c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800073e:	4a1e      	ldr	r2, [pc, #120]	@ (80007b8 <SystemInit+0x148>)
 8000740:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000744:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000746:	4b1d      	ldr	r3, [pc, #116]	@ (80007bc <SystemInit+0x14c>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <SystemInit+0x150>)
 800074c:	4013      	ands	r3, r2
 800074e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000752:	d202      	bcs.n	800075a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000754:	4b1b      	ldr	r3, [pc, #108]	@ (80007c4 <SystemInit+0x154>)
 8000756:	2201      	movs	r2, #1
 8000758:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800075a:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <SystemInit+0x134>)
 800075c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000764:	2b00      	cmp	r3, #0
 8000766:	d113      	bne.n	8000790 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000768:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <SystemInit+0x134>)
 800076a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800076e:	4a0d      	ldr	r2, [pc, #52]	@ (80007a4 <SystemInit+0x134>)
 8000770:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000774:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <SystemInit+0x158>)
 800077a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800077e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000780:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <SystemInit+0x134>)
 8000782:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000786:	4a07      	ldr	r2, [pc, #28]	@ (80007a4 <SystemInit+0x134>)
 8000788:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800078c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00
 80007a0:	52002000 	.word	0x52002000
 80007a4:	58024400 	.word	0x58024400
 80007a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80007ac:	02020200 	.word	0x02020200
 80007b0:	01ff0000 	.word	0x01ff0000
 80007b4:	01010280 	.word	0x01010280
 80007b8:	580000c0 	.word	0x580000c0
 80007bc:	5c001000 	.word	0x5c001000
 80007c0:	ffff0000 	.word	0xffff0000
 80007c4:	51008108 	.word	0x51008108
 80007c8:	52004000 	.word	0x52004000

080007cc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 80007d0:	4b0a      	ldr	r3, [pc, #40]	@ (80007fc <ExitRun0Mode+0x30>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	f023 0306 	bic.w	r3, r3, #6
 80007d8:	4a08      	ldr	r2, [pc, #32]	@ (80007fc <ExitRun0Mode+0x30>)
 80007da:	f043 0302 	orr.w	r3, r3, #2
 80007de:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80007e0:	bf00      	nop
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <ExitRun0Mode+0x30>)
 80007e4:	685b      	ldr	r3, [r3, #4]
 80007e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d0f9      	beq.n	80007e2 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80007ee:	bf00      	nop
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	58024800 	.word	0x58024800

08000800 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08c      	sub	sp, #48	@ 0x30
 8000804:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000806:	4b47      	ldr	r3, [pc, #284]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000808:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800080c:	4a45      	ldr	r2, [pc, #276]	@ (8000924 <MX_GPIO_Init+0x124>)
 800080e:	f043 0302 	orr.w	r3, r3, #2
 8000812:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000816:	4b43      	ldr	r3, [pc, #268]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000818:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800081c:	f003 0302 	and.w	r3, r3, #2
 8000820:	61bb      	str	r3, [r7, #24]
 8000822:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000824:	4b3f      	ldr	r3, [pc, #252]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000826:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082a:	4a3e      	ldr	r2, [pc, #248]	@ (8000924 <MX_GPIO_Init+0x124>)
 800082c:	f043 0308 	orr.w	r3, r3, #8
 8000830:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000834:	4b3b      	ldr	r3, [pc, #236]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000836:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800083a:	f003 0308 	and.w	r3, r3, #8
 800083e:	617b      	str	r3, [r7, #20]
 8000840:	697b      	ldr	r3, [r7, #20]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000852:	4b34      	ldr	r3, [pc, #208]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000858:	4a32      	ldr	r2, [pc, #200]	@ (8000924 <MX_GPIO_Init+0x124>)
 800085a:	f043 0304 	orr.w	r3, r3, #4
 800085e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000862:	4b30      	ldr	r3, [pc, #192]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000864:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000868:	f003 0304 	and.w	r3, r3, #4
 800086c:	613b      	str	r3, [r7, #16]
 800086e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000870:	4b2c      	ldr	r3, [pc, #176]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000872:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000876:	4a2b      	ldr	r2, [pc, #172]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000878:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800087c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000880:	4b28      	ldr	r3, [pc, #160]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000882:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	4b25      	ldr	r3, [pc, #148]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000890:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000894:	4a23      	ldr	r2, [pc, #140]	@ (8000924 <MX_GPIO_Init+0x124>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800089e:	4b21      	ldr	r3, [pc, #132]	@ (8000924 <MX_GPIO_Init+0x124>)
 80008a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80008ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <MX_GPIO_Init+0x124>)
 80008ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000924 <MX_GPIO_Init+0x124>)
 80008b4:	f043 0310 	orr.w	r3, r3, #16
 80008b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008bc:	4b19      	ldr	r3, [pc, #100]	@ (8000924 <MX_GPIO_Init+0x124>)
 80008be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008c2:	f003 0310 	and.w	r3, r3, #16
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  //HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008d0:	4815      	ldr	r0, [pc, #84]	@ (8000928 <MX_GPIO_Init+0x128>)
 80008d2:	f001 f8e5 	bl	8001aa0 <HAL_GPIO_WritePin>
  /*Configure GPIO pin : PtPin */
  //GPIO_InitStruct.Pin = LED_Pin;
  //GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  //GPIO_InitStruct.Pull = GPIO_NOPULL;
  //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	4813      	ldr	r0, [pc, #76]	@ (800092c <MX_GPIO_Init+0x12c>)
 80008de:	f000 ff2f 	bl	8001740 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOF_XSHUT_Pin;
 80008e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(TOF_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80008f4:	f107 031c 	add.w	r3, r7, #28
 80008f8:	4619      	mov	r1, r3
 80008fa:	480b      	ldr	r0, [pc, #44]	@ (8000928 <MX_GPIO_Init+0x128>)
 80008fc:	f000 ff20 	bl	8001740 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOF_INT_Pin;
 8000900:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000906:	2300      	movs	r3, #0
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TOF_INT_GPIO_Port, &GPIO_InitStruct);
 800090e:	f107 031c 	add.w	r3, r7, #28
 8000912:	4619      	mov	r1, r3
 8000914:	4804      	ldr	r0, [pc, #16]	@ (8000928 <MX_GPIO_Init+0x128>)
 8000916:	f000 ff13 	bl	8001740 <HAL_GPIO_Init>
}
 800091a:	bf00      	nop
 800091c:	3730      	adds	r7, #48	@ 0x30
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	58024400 	.word	0x58024400
 8000928:	58021000 	.word	0x58021000
 800092c:	58020800 	.word	0x58020800

08000930 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000934:	4b1b      	ldr	r3, [pc, #108]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000936:	4a1c      	ldr	r2, [pc, #112]	@ (80009a8 <MX_I2C2_Init+0x78>)
 8000938:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 800093a:	4b1a      	ldr	r3, [pc, #104]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800093c:	4a1b      	ldr	r2, [pc, #108]	@ (80009ac <MX_I2C2_Init+0x7c>)
 800093e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000940:	4b18      	ldr	r3, [pc, #96]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000946:	4b17      	ldr	r3, [pc, #92]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000948:	2201      	movs	r2, #1
 800094a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800094c:	4b15      	ldr	r3, [pc, #84]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800094e:	2200      	movs	r2, #0
 8000950:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000952:	4b14      	ldr	r3, [pc, #80]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000954:	2200      	movs	r2, #0
 8000956:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000958:	4b12      	ldr	r3, [pc, #72]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800095a:	2200      	movs	r2, #0
 800095c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800095e:	4b11      	ldr	r3, [pc, #68]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000960:	2200      	movs	r2, #0
 8000962:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000964:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000966:	2200      	movs	r2, #0
 8000968:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800096a:	480e      	ldr	r0, [pc, #56]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800096c:	f001 f8e0 	bl	8001b30 <HAL_I2C_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000976:	f000 fae7 	bl	8000f48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800097a:	2100      	movs	r1, #0
 800097c:	4809      	ldr	r0, [pc, #36]	@ (80009a4 <MX_I2C2_Init+0x74>)
 800097e:	f001 fe27 	bl	80025d0 <HAL_I2CEx_ConfigAnalogFilter>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000988:	f000 fade 	bl	8000f48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800098c:	2100      	movs	r1, #0
 800098e:	4805      	ldr	r0, [pc, #20]	@ (80009a4 <MX_I2C2_Init+0x74>)
 8000990:	f001 fe69 	bl	8002666 <HAL_I2CEx_ConfigDigitalFilter>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800099a:	f000 fad5 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	2400033c 	.word	0x2400033c
 80009a8:	40005800 	.word	0x40005800
 80009ac:	00909beb 	.word	0x00909beb

080009b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b0ba      	sub	sp, #232	@ 0xe8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009c8:	f107 0310 	add.w	r3, r7, #16
 80009cc:	22c0      	movs	r2, #192	@ 0xc0
 80009ce:	2100      	movs	r1, #0
 80009d0:	4618      	mov	r0, r3
 80009d2:	f00b f98f 	bl	800bcf4 <memset>
  if(i2cHandle->Instance==I2C2)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a27      	ldr	r2, [pc, #156]	@ (8000a78 <HAL_I2C_MspInit+0xc8>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d146      	bne.n	8000a6e <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80009e0:	f04f 0208 	mov.w	r2, #8
 80009e4:	f04f 0300 	mov.w	r3, #0
 80009e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80009ec:	2300      	movs	r3, #0
 80009ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009f2:	f107 0310 	add.w	r3, r7, #16
 80009f6:	4618      	mov	r0, r3
 80009f8:	f002 fec2 	bl	8003780 <HAL_RCCEx_PeriphCLKConfig>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000a02:	f000 faa1 	bl	8000f48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	4b1d      	ldr	r3, [pc, #116]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a0e:	f043 0302 	orr.w	r3, r3, #2
 8000a12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a16:	4b19      	ldr	r3, [pc, #100]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a1c:	f003 0302 	and.w	r3, r3, #2
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a24:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000a28:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a2c:	2312      	movs	r3, #18
 8000a2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a3e:	2304      	movs	r3, #4
 8000a40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a44:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a48:	4619      	mov	r1, r3
 8000a4a:	480d      	ldr	r0, [pc, #52]	@ (8000a80 <HAL_I2C_MspInit+0xd0>)
 8000a4c:	f000 fe78 	bl	8001740 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000a50:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000a56:	4a09      	ldr	r2, [pc, #36]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a58:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a5c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_I2C_MspInit+0xcc>)
 8000a62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000a6e:	bf00      	nop
 8000a70:	37e8      	adds	r7, #232	@ 0xe8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40005800 	.word	0x40005800
 8000a7c:	58024400 	.word	0x58024400
 8000a80:	58020400 	.word	0x58020400

08000a84 <medianFilter5>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int medianFilter5(int arr[]) {
 8000a84:	b480      	push	{r7}
 8000a86:	b091      	sub	sp, #68	@ 0x44
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
    int temp[10];

    // Копируем и сортируем
    for(int i = 0; i < 10; i++) temp[i] = arr[i];
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000a90:	e00d      	b.n	8000aae <medianFilter5+0x2a>
 8000a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	4413      	add	r3, r2
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	3340      	adds	r3, #64	@ 0x40
 8000aa2:	443b      	add	r3, r7
 8000aa4:	f843 2c38 	str.w	r2, [r3, #-56]
 8000aa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000aaa:	3301      	adds	r3, #1
 8000aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000aae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ab0:	2b09      	cmp	r3, #9
 8000ab2:	ddee      	ble.n	8000a92 <medianFilter5+0xe>

    // Простая сортировка пузырьком
    for(int i = 0; i < 9; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ab8:	e034      	b.n	8000b24 <medianFilter5+0xa0>
        for(int j = i+1; j < 10; j++) {
 8000aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000abc:	3301      	adds	r3, #1
 8000abe:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ac0:	e02a      	b.n	8000b18 <medianFilter5+0x94>
            if(temp[i] > temp[j]) {
 8000ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	3340      	adds	r3, #64	@ 0x40
 8000ac8:	443b      	add	r3, r7
 8000aca:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8000ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ad0:	009b      	lsls	r3, r3, #2
 8000ad2:	3340      	adds	r3, #64	@ 0x40
 8000ad4:	443b      	add	r3, r7
 8000ad6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	dd19      	ble.n	8000b12 <medianFilter5+0x8e>
                int tmp = temp[i];
 8000ade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	3340      	adds	r3, #64	@ 0x40
 8000ae4:	443b      	add	r3, r7
 8000ae6:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000aea:	633b      	str	r3, [r7, #48]	@ 0x30
                temp[i] = temp[j];
 8000aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000aee:	009b      	lsls	r3, r3, #2
 8000af0:	3340      	adds	r3, #64	@ 0x40
 8000af2:	443b      	add	r3, r7
 8000af4:	f853 2c38 	ldr.w	r2, [r3, #-56]
 8000af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000afa:	009b      	lsls	r3, r3, #2
 8000afc:	3340      	adds	r3, #64	@ 0x40
 8000afe:	443b      	add	r3, r7
 8000b00:	f843 2c38 	str.w	r2, [r3, #-56]
                temp[j] = tmp;
 8000b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	3340      	adds	r3, #64	@ 0x40
 8000b0a:	443b      	add	r3, r7
 8000b0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000b0e:	f843 2c38 	str.w	r2, [r3, #-56]
        for(int j = i+1; j < 10; j++) {
 8000b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b14:	3301      	adds	r3, #1
 8000b16:	637b      	str	r3, [r7, #52]	@ 0x34
 8000b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b1a:	2b09      	cmp	r3, #9
 8000b1c:	ddd1      	ble.n	8000ac2 <medianFilter5+0x3e>
    for(int i = 0; i < 9; i++) {
 8000b1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b20:	3301      	adds	r3, #1
 8000b22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000b26:	2b08      	cmp	r3, #8
 8000b28:	ddc7      	ble.n	8000aba <medianFilter5+0x36>
            }
        }
    }

    return temp[5]; // медиана
 8000b2a:	69fb      	ldr	r3, [r7, #28]
}
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	3744      	adds	r7, #68	@ 0x44
 8000b30:	46bd      	mov	sp, r7
 8000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b36:	4770      	bx	lr

08000b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b0a0      	sub	sp, #128	@ 0x80
 8000b3c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b3e:	f000 f9d7 	bl	8000ef0 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000b42:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b46:	67fb      	str	r3, [r7, #124]	@ 0x7c
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000b48:	bf00      	nop
 8000b4a:	4b9e      	ldr	r3, [pc, #632]	@ (8000dc4 <main+0x28c>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d004      	beq.n	8000b60 <main+0x28>
 8000b56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000b58:	1e5a      	subs	r2, r3, #1
 8000b5a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	dcf4      	bgt.n	8000b4a <main+0x12>
  if ( timeout < 0 )
 8000b60:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	da01      	bge.n	8000b6a <main+0x32>
  {
  Error_Handler();
 8000b66:	f000 f9ef 	bl	8000f48 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b6a:	f000 fbcb 	bl	8001304 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b6e:	f000 f943 	bl	8000df8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000b72:	4b94      	ldr	r3, [pc, #592]	@ (8000dc4 <main+0x28c>)
 8000b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b78:	4a92      	ldr	r2, [pc, #584]	@ (8000dc4 <main+0x28c>)
 8000b7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b82:	4b90      	ldr	r3, [pc, #576]	@ (8000dc4 <main+0x28c>)
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b8c:	607b      	str	r3, [r7, #4]
 8000b8e:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000b90:	2000      	movs	r0, #0
 8000b92:	f000 ff9f 	bl	8001ad4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000b96:	2100      	movs	r1, #0
 8000b98:	2000      	movs	r0, #0
 8000b9a:	f000 ffb5 	bl	8001b08 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000b9e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ba2:	67fb      	str	r3, [r7, #124]	@ 0x7c
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000ba4:	bf00      	nop
 8000ba6:	4b87      	ldr	r3, [pc, #540]	@ (8000dc4 <main+0x28c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d104      	bne.n	8000bbc <main+0x84>
 8000bb2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000bb4:	1e5a      	subs	r2, r3, #1
 8000bb6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	dcf4      	bgt.n	8000ba6 <main+0x6e>
if ( timeout < 0 )
 8000bbc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	da01      	bge.n	8000bc6 <main+0x8e>
{
Error_Handler();
 8000bc2:	f000 f9c1 	bl	8000f48 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bc6:	f7ff fe1b 	bl	8000800 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000bca:	f7ff feb1 	bl	8000930 <MX_I2C2_Init>
  MX_TIM1_Init();
 8000bce:	f000 fa41 	bl	8001054 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000bd2:	f000 fab5 	bl	8001140 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  MessageLen = sprintf((char*)Message, "VL53L0X test\n\r");
 8000bd6:	497c      	ldr	r1, [pc, #496]	@ (8000dc8 <main+0x290>)
 8000bd8:	487c      	ldr	r0, [pc, #496]	@ (8000dcc <main+0x294>)
 8000bda:	f00b f86b 	bl	800bcb4 <siprintf>
 8000bde:	4603      	mov	r3, r0
 8000be0:	b2da      	uxtb	r2, r3
 8000be2:	4b7b      	ldr	r3, [pc, #492]	@ (8000dd0 <main+0x298>)
 8000be4:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000be6:	4b7a      	ldr	r3, [pc, #488]	@ (8000dd0 <main+0x298>)
 8000be8:	781b      	ldrb	r3, [r3, #0]
 8000bea:	461a      	mov	r2, r3
 8000bec:	2364      	movs	r3, #100	@ 0x64
 8000bee:	4977      	ldr	r1, [pc, #476]	@ (8000dcc <main+0x294>)
 8000bf0:	4878      	ldr	r0, [pc, #480]	@ (8000dd4 <main+0x29c>)
 8000bf2:	f004 ff5d 	bl	8005ab0 <HAL_UART_Transmit>

  Dev->I2cHandle = &hi2c2;
 8000bf6:	4b78      	ldr	r3, [pc, #480]	@ (8000dd8 <main+0x2a0>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a78      	ldr	r2, [pc, #480]	@ (8000ddc <main+0x2a4>)
 8000bfc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  Dev->I2cDevAddr = 0x52;
 8000c00:	4b75      	ldr	r3, [pc, #468]	@ (8000dd8 <main+0x2a0>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2252      	movs	r2, #82	@ 0x52
 8000c06:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_RESET); // Disable XSHUT
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c10:	4873      	ldr	r0, [pc, #460]	@ (8000de0 <main+0x2a8>)
 8000c12:	f000 ff45 	bl	8001aa0 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8000c16:	2014      	movs	r0, #20
 8000c18:	f000 fc06 	bl	8001428 <HAL_Delay>
  HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, GPIO_PIN_SET); // Enable XSHUT
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c22:	486f      	ldr	r0, [pc, #444]	@ (8000de0 <main+0x2a8>)
 8000c24:	f000 ff3c 	bl	8001aa0 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8000c28:	2014      	movs	r0, #20
 8000c2a:	f000 fbfd 	bl	8001428 <HAL_Delay>

  //
  // VL53L0X init for Single Measurement
  //

  VL53L0X_WaitDeviceBooted( Dev );
 8000c2e:	4b6a      	ldr	r3, [pc, #424]	@ (8000dd8 <main+0x2a0>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f006 fb4e 	bl	80072d4 <VL53L0X_WaitDeviceBooted>
  VL53L0X_DataInit( Dev );
 8000c38:	4b67      	ldr	r3, [pc, #412]	@ (8000dd8 <main+0x2a0>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f006 f865 	bl	8006d0c <VL53L0X_DataInit>
  VL53L0X_StaticInit( Dev );
 8000c42:	4b65      	ldr	r3, [pc, #404]	@ (8000dd8 <main+0x2a0>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f006 f9c4 	bl	8006fd4 <VL53L0X_StaticInit>
  VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8000c4c:	4b62      	ldr	r3, [pc, #392]	@ (8000dd8 <main+0x2a0>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f107 0265 	add.w	r2, r7, #101	@ 0x65
 8000c54:	f107 0166 	add.w	r1, r7, #102	@ 0x66
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f007 f859 	bl	8007d10 <VL53L0X_PerformRefCalibration>
  VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8000c5e:	4b5e      	ldr	r3, [pc, #376]	@ (8000dd8 <main+0x2a0>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f107 0267 	add.w	r2, r7, #103	@ 0x67
 8000c66:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f007 fcd2 	bl	8008614 <VL53L0X_PerformRefSpadManagement>
  VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8000c70:	4b59      	ldr	r3, [pc, #356]	@ (8000dd8 <main+0x2a0>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2100      	movs	r1, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f006 fbca 	bl	8007410 <VL53L0X_SetDeviceMode>

  // Enable/Disable Sigma and Signal check
  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8000c7c:	4b56      	ldr	r3, [pc, #344]	@ (8000dd8 <main+0x2a0>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2201      	movs	r2, #1
 8000c82:	2100      	movs	r1, #0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f006 fe3d 	bl	8007904 <VL53L0X_SetLimitCheckEnable>
  VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8000c8a:	4b53      	ldr	r3, [pc, #332]	@ (8000dd8 <main+0x2a0>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	2201      	movs	r2, #1
 8000c90:	2101      	movs	r1, #1
 8000c92:	4618      	mov	r0, r3
 8000c94:	f006 fe36 	bl	8007904 <VL53L0X_SetLimitCheckEnable>
  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8000c98:	4b4f      	ldr	r3, [pc, #316]	@ (8000dd8 <main+0x2a0>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f641 1299 	movw	r2, #6553	@ 0x1999
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f006 fede 	bl	8007a64 <VL53L0X_SetLimitCheckValue>
  VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8000ca8:	4b4b      	ldr	r3, [pc, #300]	@ (8000dd8 <main+0x2a0>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f006 fed6 	bl	8007a64 <VL53L0X_SetLimitCheckValue>
  VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8000cb8:	4b47      	ldr	r3, [pc, #284]	@ (8000dd8 <main+0x2a0>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f006 fc03 	bl	80074cc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8000cc6:	4b44      	ldr	r3, [pc, #272]	@ (8000dd8 <main+0x2a0>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2212      	movs	r2, #18
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f006 fc22 	bl	8007518 <VL53L0X_SetVcselPulsePeriod>
  VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8000cd4:	4b40      	ldr	r3, [pc, #256]	@ (8000dd8 <main+0x2a0>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	220e      	movs	r2, #14
 8000cda:	2101      	movs	r1, #1
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f006 fc1b 	bl	8007518 <VL53L0X_SetVcselPulsePeriod>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int buffer[10] = {0};
 8000ce2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000ce6:	2228      	movs	r2, #40	@ 0x28
 8000ce8:	2100      	movs	r1, #0
 8000cea:	4618      	mov	r0, r3
 8000cec:	f00b f802 	bl	800bcf4 <memset>
  int index = 0;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	67bb      	str	r3, [r7, #120]	@ 0x78
  int i = 0;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	677b      	str	r3, [r7, #116]	@ 0x74
  int filtered = 0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	66fb      	str	r3, [r7, #108]	@ 0x6c
  uint16_t MessageLen;
  uint8_t Message[50];
  while (1)
  {

	  VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 8000cfc:	4b36      	ldr	r3, [pc, #216]	@ (8000dd8 <main+0x2a0>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4938      	ldr	r1, [pc, #224]	@ (8000de4 <main+0x2ac>)
 8000d02:	4618      	mov	r0, r3
 8000d04:	f007 fa9e 	bl	8008244 <VL53L0X_PerformSingleRangingMeasurement>

	  if(RangingData.RangeStatus == 0)
 8000d08:	4b36      	ldr	r3, [pc, #216]	@ (8000de4 <main+0x2ac>)
 8000d0a:	7e1b      	ldrb	r3, [r3, #24]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d1f5      	bne.n	8000cfc <main+0x1c4>
	  {
		  /*if(RangingData.RangeMilliMeter == 0)
			  buffer[index] = 2825;
		  else*/ buffer[index] = RangingData.RangeMilliMeter;
 8000d10:	4b34      	ldr	r3, [pc, #208]	@ (8000de4 <main+0x2ac>)
 8000d12:	891b      	ldrh	r3, [r3, #8]
 8000d14:	461a      	mov	r2, r3
 8000d16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	3380      	adds	r3, #128	@ 0x80
 8000d1c:	443b      	add	r3, r7
 8000d1e:	f843 2c44 	str.w	r2, [r3, #-68]

	      MessageLen = sprintf((char*)Message, "Raw distance: %i mm", RangingData.RangeMilliMeter);
 8000d22:	4b30      	ldr	r3, [pc, #192]	@ (8000de4 <main+0x2ac>)
 8000d24:	891b      	ldrh	r3, [r3, #8]
 8000d26:	461a      	mov	r2, r3
 8000d28:	f107 0308 	add.w	r3, r7, #8
 8000d2c:	492e      	ldr	r1, [pc, #184]	@ (8000de8 <main+0x2b0>)
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f00a ffc0 	bl	800bcb4 <siprintf>
 8000d34:	4603      	mov	r3, r0
 8000d36:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	      HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000d3a:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8000d3e:	f107 0108 	add.w	r1, r7, #8
 8000d42:	2364      	movs	r3, #100	@ 0x64
 8000d44:	4823      	ldr	r0, [pc, #140]	@ (8000dd4 <main+0x29c>)
 8000d46:	f004 feb3 	bl	8005ab0 <HAL_UART_Transmit>

	      if (i >= 8) {
 8000d4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d4c:	2b07      	cmp	r3, #7
 8000d4e:	dd10      	ble.n	8000d72 <main+0x23a>
	          filtered = medianFilter5(buffer);
 8000d50:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff fe95 	bl	8000a84 <medianFilter5>
 8000d5a:	66f8      	str	r0, [r7, #108]	@ 0x6c
	          MessageLen = sprintf((char*)Message, " | Filtered: %i mm\n\r", filtered);
 8000d5c:	f107 0308 	add.w	r3, r7, #8
 8000d60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000d62:	4922      	ldr	r1, [pc, #136]	@ (8000dec <main+0x2b4>)
 8000d64:	4618      	mov	r0, r3
 8000d66:	f00a ffa5 	bl	800bcb4 <siprintf>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
 8000d70:	e008      	b.n	8000d84 <main+0x24c>
	      } else {
	          MessageLen = sprintf((char*)Message, "\n\r");
 8000d72:	f107 0308 	add.w	r3, r7, #8
 8000d76:	491e      	ldr	r1, [pc, #120]	@ (8000df0 <main+0x2b8>)
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f00a ff9b 	bl	800bcb4 <siprintf>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	      }
	      HAL_UART_Transmit(&huart3, Message, MessageLen, 100);
 8000d84:	f8b7 2072 	ldrh.w	r2, [r7, #114]	@ 0x72
 8000d88:	f107 0108 	add.w	r1, r7, #8
 8000d8c:	2364      	movs	r3, #100	@ 0x64
 8000d8e:	4811      	ldr	r0, [pc, #68]	@ (8000dd4 <main+0x29c>)
 8000d90:	f004 fe8e 	bl	8005ab0 <HAL_UART_Transmit>

	      i++;
 8000d94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d96:	3301      	adds	r3, #1
 8000d98:	677b      	str	r3, [r7, #116]	@ 0x74
	      if(i == 1000)
 8000d9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000d9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000da0:	d101      	bne.n	8000da6 <main+0x26e>
	          i = 8;
 8000da2:	2308      	movs	r3, #8
 8000da4:	677b      	str	r3, [r7, #116]	@ 0x74
	      index = (index + 1) % 10;
 8000da6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000da8:	1c5a      	adds	r2, r3, #1
 8000daa:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <main+0x2bc>)
 8000dac:	fb83 1302 	smull	r1, r3, r3, r2
 8000db0:	1099      	asrs	r1, r3, #2
 8000db2:	17d3      	asrs	r3, r2, #31
 8000db4:	1ac9      	subs	r1, r1, r3
 8000db6:	460b      	mov	r3, r1
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	440b      	add	r3, r1
 8000dbc:	005b      	lsls	r3, r3, #1
 8000dbe:	1ad3      	subs	r3, r2, r3
 8000dc0:	67bb      	str	r3, [r7, #120]	@ 0x78
	  VL53L0X_PerformSingleRangingMeasurement(Dev, &RangingData);
 8000dc2:	e79b      	b.n	8000cfc <main+0x1c4>
 8000dc4:	58024400 	.word	0x58024400
 8000dc8:	0800c61c 	.word	0x0800c61c
 8000dcc:	24000390 	.word	0x24000390
 8000dd0:	240003d0 	.word	0x240003d0
 8000dd4:	240005d0 	.word	0x240005d0
 8000dd8:	24000008 	.word	0x24000008
 8000ddc:	2400033c 	.word	0x2400033c
 8000de0:	58021000 	.word	0x58021000
 8000de4:	240003d4 	.word	0x240003d4
 8000de8:	0800c62c 	.word	0x0800c62c
 8000dec:	0800c640 	.word	0x0800c640
 8000df0:	0800c658 	.word	0x0800c658
 8000df4:	66666667 	.word	0x66666667

08000df8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b09c      	sub	sp, #112	@ 0x70
 8000dfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e02:	224c      	movs	r2, #76	@ 0x4c
 8000e04:	2100      	movs	r1, #0
 8000e06:	4618      	mov	r0, r3
 8000e08:	f00a ff74 	bl	800bcf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e0c:	1d3b      	adds	r3, r7, #4
 8000e0e:	2220      	movs	r2, #32
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f00a ff6e 	bl	800bcf4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000e18:	2004      	movs	r0, #4
 8000e1a:	f001 fc71 	bl	8002700 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e1e:	2300      	movs	r3, #0
 8000e20:	603b      	str	r3, [r7, #0]
 8000e22:	4b31      	ldr	r3, [pc, #196]	@ (8000ee8 <SystemClock_Config+0xf0>)
 8000e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e26:	4a30      	ldr	r2, [pc, #192]	@ (8000ee8 <SystemClock_Config+0xf0>)
 8000e28:	f023 0301 	bic.w	r3, r3, #1
 8000e2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000e2e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ee8 <SystemClock_Config+0xf0>)
 8000e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	603b      	str	r3, [r7, #0]
 8000e38:	4b2c      	ldr	r3, [pc, #176]	@ (8000eec <SystemClock_Config+0xf4>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e40:	4a2a      	ldr	r2, [pc, #168]	@ (8000eec <SystemClock_Config+0xf4>)
 8000e42:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e46:	6193      	str	r3, [r2, #24]
 8000e48:	4b28      	ldr	r3, [pc, #160]	@ (8000eec <SystemClock_Config+0xf4>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e54:	bf00      	nop
 8000e56:	4b25      	ldr	r3, [pc, #148]	@ (8000eec <SystemClock_Config+0xf4>)
 8000e58:	699b      	ldr	r3, [r3, #24]
 8000e5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e62:	d1f8      	bne.n	8000e56 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e64:	2302      	movs	r3, #2
 8000e66:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e6c:	2340      	movs	r3, #64	@ 0x40
 8000e6e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e70:	2302      	movs	r3, #2
 8000e72:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e74:	2300      	movs	r3, #0
 8000e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e78:	2304      	movs	r3, #4
 8000e7a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e7c:	230a      	movs	r3, #10
 8000e7e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000e80:	2302      	movs	r3, #2
 8000e82:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e84:	2302      	movs	r3, #2
 8000e86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000e8c:	230c      	movs	r3, #12
 8000e8e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000e90:	2302      	movs	r3, #2
 8000e92:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e94:	2300      	movs	r3, #0
 8000e96:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f001 fc89 	bl	80027b4 <HAL_RCC_OscConfig>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000ea8:	f000 f84e 	bl	8000f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eac:	233f      	movs	r3, #63	@ 0x3f
 8000eae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ec0:	2340      	movs	r3, #64	@ 0x40
 8000ec2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ecc:	1d3b      	adds	r3, r7, #4
 8000ece:	2101      	movs	r1, #1
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f002 f8c9 	bl	8003068 <HAL_RCC_ClockConfig>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000edc:	f000 f834 	bl	8000f48 <Error_Handler>
  }
}
 8000ee0:	bf00      	nop
 8000ee2:	3770      	adds	r7, #112	@ 0x70
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	58000400 	.word	0x58000400
 8000eec:	58024800 	.word	0x58024800

08000ef0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000f02:	f000 fba5 	bl	8001650 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f06:	2301      	movs	r3, #1
 8000f08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f12:	231f      	movs	r3, #31
 8000f14:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000f16:	2387      	movs	r3, #135	@ 0x87
 8000f18:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f22:	2301      	movs	r3, #1
 8000f24:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f26:	2301      	movs	r3, #1
 8000f28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f32:	463b      	mov	r3, r7
 8000f34:	4618      	mov	r0, r3
 8000f36:	f000 fbc3 	bl	80016c0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f3a:	2004      	movs	r0, #4
 8000f3c:	f000 fba0 	bl	8001680 <HAL_MPU_Enable>

}
 8000f40:	bf00      	nop
 8000f42:	3710      	adds	r7, #16
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f4c:	b672      	cpsid	i
}
 8000f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <Error_Handler+0x8>

08000f54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <HAL_MspInit+0x30>)
 8000f5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f60:	4a08      	ldr	r2, [pc, #32]	@ (8000f84 <HAL_MspInit+0x30>)
 8000f62:	f043 0302 	orr.w	r3, r3, #2
 8000f66:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f6a:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <HAL_MspInit+0x30>)
 8000f6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f70:	f003 0302 	and.w	r3, r3, #2
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr
 8000f84:	58024400 	.word	0x58024400

08000f88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <NMI_Handler+0x4>

08000f90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <HardFault_Handler+0x4>

08000f98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <MemManage_Handler+0x4>

08000fa0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <UsageFault_Handler+0x4>

08000fb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fca:	4770      	bx	lr

08000fcc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd0:	bf00      	nop
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fde:	f000 fa03 	bl	80013e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ff0:	4a14      	ldr	r2, [pc, #80]	@ (8001044 <_sbrk+0x5c>)
 8000ff2:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <_sbrk+0x60>)
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ffc:	4b13      	ldr	r3, [pc, #76]	@ (800104c <_sbrk+0x64>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d102      	bne.n	800100a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001004:	4b11      	ldr	r3, [pc, #68]	@ (800104c <_sbrk+0x64>)
 8001006:	4a12      	ldr	r2, [pc, #72]	@ (8001050 <_sbrk+0x68>)
 8001008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800100a:	4b10      	ldr	r3, [pc, #64]	@ (800104c <_sbrk+0x64>)
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4413      	add	r3, r2
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	429a      	cmp	r2, r3
 8001016:	d207      	bcs.n	8001028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001018:	f00a fe74 	bl	800bd04 <__errno>
 800101c:	4603      	mov	r3, r0
 800101e:	220c      	movs	r2, #12
 8001020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001022:	f04f 33ff 	mov.w	r3, #4294967295
 8001026:	e009      	b.n	800103c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001028:	4b08      	ldr	r3, [pc, #32]	@ (800104c <_sbrk+0x64>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800102e:	4b07      	ldr	r3, [pc, #28]	@ (800104c <_sbrk+0x64>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4413      	add	r3, r2
 8001036:	4a05      	ldr	r2, [pc, #20]	@ (800104c <_sbrk+0x64>)
 8001038:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800103a:	68fb      	ldr	r3, [r7, #12]
}
 800103c:	4618      	mov	r0, r3
 800103e:	3718      	adds	r7, #24
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	24080000 	.word	0x24080000
 8001048:	00000400 	.word	0x00000400
 800104c:	24000580 	.word	0x24000580
 8001050:	240007f0 	.word	0x240007f0

08001054 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105a:	f107 0310 	add.w	r3, r7, #16
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001072:	4b20      	ldr	r3, [pc, #128]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 8001074:	4a20      	ldr	r2, [pc, #128]	@ (80010f8 <MX_TIM1_Init+0xa4>)
 8001076:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001078:	4b1e      	ldr	r3, [pc, #120]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 800107a:	2200      	movs	r2, #0
 800107c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107e:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 8001080:	2200      	movs	r2, #0
 8001082:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001084:	4b1b      	ldr	r3, [pc, #108]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 8001086:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800108a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108c:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001092:	4b18      	ldr	r3, [pc, #96]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 8001094:	2200      	movs	r2, #0
 8001096:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 800109a:	2200      	movs	r2, #0
 800109c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800109e:	4815      	ldr	r0, [pc, #84]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 80010a0:	f004 f99a 	bl	80053d8 <HAL_TIM_Base_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80010aa:	f7ff ff4d 	bl	8000f48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	4619      	mov	r1, r3
 80010ba:	480e      	ldr	r0, [pc, #56]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 80010bc:	f004 f9e4 	bl	8005488 <HAL_TIM_ConfigClockSource>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80010c6:	f7ff ff3f 	bl	8000f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ca:	2300      	movs	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	@ (80010f4 <MX_TIM1_Init+0xa0>)
 80010dc:	f004 fc0a 	bl	80058f4 <HAL_TIMEx_MasterConfigSynchronization>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80010e6:	f7ff ff2f 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	3720      	adds	r7, #32
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	24000584 	.word	0x24000584
 80010f8:	40010000 	.word	0x40010000

080010fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a0b      	ldr	r2, [pc, #44]	@ (8001138 <HAL_TIM_Base_MspInit+0x3c>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d10e      	bne.n	800112c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800110e:	4b0b      	ldr	r3, [pc, #44]	@ (800113c <HAL_TIM_Base_MspInit+0x40>)
 8001110:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001114:	4a09      	ldr	r2, [pc, #36]	@ (800113c <HAL_TIM_Base_MspInit+0x40>)
 8001116:	f043 0301 	orr.w	r3, r3, #1
 800111a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800111e:	4b07      	ldr	r3, [pc, #28]	@ (800113c <HAL_TIM_Base_MspInit+0x40>)
 8001120:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800112c:	bf00      	nop
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	40010000 	.word	0x40010000
 800113c:	58024400 	.word	0x58024400

08001140 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001144:	4b22      	ldr	r3, [pc, #136]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 8001146:	4a23      	ldr	r2, [pc, #140]	@ (80011d4 <MX_USART3_UART_Init+0x94>)
 8001148:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800114a:	4b21      	ldr	r3, [pc, #132]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 800114c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001150:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001152:	4b1f      	ldr	r3, [pc, #124]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001158:	4b1d      	ldr	r3, [pc, #116]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800115e:	4b1c      	ldr	r3, [pc, #112]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001164:	4b1a      	ldr	r3, [pc, #104]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 8001166:	220c      	movs	r2, #12
 8001168:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800116a:	4b19      	ldr	r3, [pc, #100]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 800116c:	2200      	movs	r2, #0
 800116e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001170:	4b17      	ldr	r3, [pc, #92]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 8001172:	2200      	movs	r2, #0
 8001174:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001176:	4b16      	ldr	r3, [pc, #88]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 8001178:	2200      	movs	r2, #0
 800117a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800117c:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 800117e:	2200      	movs	r2, #0
 8001180:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001182:	4b13      	ldr	r3, [pc, #76]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 8001184:	2200      	movs	r2, #0
 8001186:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001188:	4811      	ldr	r0, [pc, #68]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 800118a:	f004 fc41 	bl	8005a10 <HAL_UART_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001194:	f7ff fed8 	bl	8000f48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001198:	2100      	movs	r1, #0
 800119a:	480d      	ldr	r0, [pc, #52]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 800119c:	f005 fcd7 	bl	8006b4e <HAL_UARTEx_SetTxFifoThreshold>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80011a6:	f7ff fecf 	bl	8000f48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011aa:	2100      	movs	r1, #0
 80011ac:	4808      	ldr	r0, [pc, #32]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 80011ae:	f005 fd0c 	bl	8006bca <HAL_UARTEx_SetRxFifoThreshold>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80011b8:	f7ff fec6 	bl	8000f48 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80011bc:	4804      	ldr	r0, [pc, #16]	@ (80011d0 <MX_USART3_UART_Init+0x90>)
 80011be:	f005 fc8d 	bl	8006adc <HAL_UARTEx_DisableFifoMode>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80011c8:	f7ff febe 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011cc:	bf00      	nop
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	240005d0 	.word	0x240005d0
 80011d4:	40004800 	.word	0x40004800

080011d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b0ba      	sub	sp, #232	@ 0xe8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011f0:	f107 0310 	add.w	r3, r7, #16
 80011f4:	22c0      	movs	r2, #192	@ 0xc0
 80011f6:	2100      	movs	r1, #0
 80011f8:	4618      	mov	r0, r3
 80011fa:	f00a fd7b 	bl	800bcf4 <memset>
  if(uartHandle->Instance==USART3)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a27      	ldr	r2, [pc, #156]	@ (80012a0 <HAL_UART_MspInit+0xc8>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d146      	bne.n	8001296 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001208:	f04f 0202 	mov.w	r2, #2
 800120c:	f04f 0300 	mov.w	r3, #0
 8001210:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001214:	2300      	movs	r3, #0
 8001216:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800121a:	f107 0310 	add.w	r3, r7, #16
 800121e:	4618      	mov	r0, r3
 8001220:	f002 faae 	bl	8003780 <HAL_RCCEx_PeriphCLKConfig>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800122a:	f7ff fe8d 	bl	8000f48 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800122e:	4b1d      	ldr	r3, [pc, #116]	@ (80012a4 <HAL_UART_MspInit+0xcc>)
 8001230:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001234:	4a1b      	ldr	r2, [pc, #108]	@ (80012a4 <HAL_UART_MspInit+0xcc>)
 8001236:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800123a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800123e:	4b19      	ldr	r3, [pc, #100]	@ (80012a4 <HAL_UART_MspInit+0xcc>)
 8001240:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001244:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800124c:	4b15      	ldr	r3, [pc, #84]	@ (80012a4 <HAL_UART_MspInit+0xcc>)
 800124e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001252:	4a14      	ldr	r2, [pc, #80]	@ (80012a4 <HAL_UART_MspInit+0xcc>)
 8001254:	f043 0308 	orr.w	r3, r3, #8
 8001258:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800125c:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <HAL_UART_MspInit+0xcc>)
 800125e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001262:	f003 0308 	and.w	r3, r3, #8
 8001266:	60bb      	str	r3, [r7, #8]
 8001268:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800126a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800126e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	2302      	movs	r3, #2
 8001274:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127e:	2300      	movs	r3, #0
 8001280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001284:	2307      	movs	r3, #7
 8001286:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800128a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800128e:	4619      	mov	r1, r3
 8001290:	4805      	ldr	r0, [pc, #20]	@ (80012a8 <HAL_UART_MspInit+0xd0>)
 8001292:	f000 fa55 	bl	8001740 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001296:	bf00      	nop
 8001298:	37e8      	adds	r7, #232	@ 0xe8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40004800 	.word	0x40004800
 80012a4:	58024400 	.word	0x58024400
 80012a8:	58020c00 	.word	0x58020c00

080012ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012ac:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80012e8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80012b0:	f7ff fa8c 	bl	80007cc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012b4:	f7ff f9dc 	bl	8000670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012b8:	480c      	ldr	r0, [pc, #48]	@ (80012ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012ba:	490d      	ldr	r1, [pc, #52]	@ (80012f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012bc:	4a0d      	ldr	r2, [pc, #52]	@ (80012f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012c0:	e002      	b.n	80012c8 <LoopCopyDataInit>

080012c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012c6:	3304      	adds	r3, #4

080012c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012cc:	d3f9      	bcc.n	80012c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ce:	4a0a      	ldr	r2, [pc, #40]	@ (80012f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012d0:	4c0a      	ldr	r4, [pc, #40]	@ (80012fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80012d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012d4:	e001      	b.n	80012da <LoopFillZerobss>

080012d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012d8:	3204      	adds	r2, #4

080012da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012dc:	d3fb      	bcc.n	80012d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012de:	f00a fd17 	bl	800bd10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012e2:	f7ff fc29 	bl	8000b38 <main>
  bx  lr
 80012e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012e8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80012ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012f0:	24000320 	.word	0x24000320
  ldr r2, =_sidata
 80012f4:	0800c6d8 	.word	0x0800c6d8
  ldr r2, =_sbss
 80012f8:	24000320 	.word	0x24000320
  ldr r4, =_ebss
 80012fc:	240007f0 	.word	0x240007f0

08001300 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001300:	e7fe      	b.n	8001300 <ADC3_IRQHandler>
	...

08001304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800130a:	2003      	movs	r0, #3
 800130c:	f000 f96e 	bl	80015ec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001310:	f002 f860 	bl	80033d4 <HAL_RCC_GetSysClockFreq>
 8001314:	4602      	mov	r2, r0
 8001316:	4b15      	ldr	r3, [pc, #84]	@ (800136c <HAL_Init+0x68>)
 8001318:	699b      	ldr	r3, [r3, #24]
 800131a:	0a1b      	lsrs	r3, r3, #8
 800131c:	f003 030f 	and.w	r3, r3, #15
 8001320:	4913      	ldr	r1, [pc, #76]	@ (8001370 <HAL_Init+0x6c>)
 8001322:	5ccb      	ldrb	r3, [r1, r3]
 8001324:	f003 031f 	and.w	r3, r3, #31
 8001328:	fa22 f303 	lsr.w	r3, r2, r3
 800132c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800132e:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <HAL_Init+0x68>)
 8001330:	699b      	ldr	r3, [r3, #24]
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	4a0e      	ldr	r2, [pc, #56]	@ (8001370 <HAL_Init+0x6c>)
 8001338:	5cd3      	ldrb	r3, [r2, r3]
 800133a:	f003 031f 	and.w	r3, r3, #31
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	fa22 f303 	lsr.w	r3, r2, r3
 8001344:	4a0b      	ldr	r2, [pc, #44]	@ (8001374 <HAL_Init+0x70>)
 8001346:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001348:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <HAL_Init+0x74>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800134e:	200f      	movs	r0, #15
 8001350:	f000 f814 	bl	800137c <HAL_InitTick>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e002      	b.n	8001364 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800135e:	f7ff fdf9 	bl	8000f54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001362:	2300      	movs	r3, #0
}
 8001364:	4618      	mov	r0, r3
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	58024400 	.word	0x58024400
 8001370:	0800c65c 	.word	0x0800c65c
 8001374:	24000004 	.word	0x24000004
 8001378:	24000000 	.word	0x24000000

0800137c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001384:	4b15      	ldr	r3, [pc, #84]	@ (80013dc <HAL_InitTick+0x60>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d101      	bne.n	8001390 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800138c:	2301      	movs	r3, #1
 800138e:	e021      	b.n	80013d4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001390:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <HAL_InitTick+0x64>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4b11      	ldr	r3, [pc, #68]	@ (80013dc <HAL_InitTick+0x60>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	4619      	mov	r1, r3
 800139a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800139e:	fbb3 f3f1 	udiv	r3, r3, r1
 80013a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 f945 	bl	8001636 <HAL_SYSTICK_Config>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e00e      	b.n	80013d4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b0f      	cmp	r3, #15
 80013ba:	d80a      	bhi.n	80013d2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013bc:	2200      	movs	r2, #0
 80013be:	6879      	ldr	r1, [r7, #4]
 80013c0:	f04f 30ff 	mov.w	r0, #4294967295
 80013c4:	f000 f91d 	bl	8001602 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013c8:	4a06      	ldr	r2, [pc, #24]	@ (80013e4 <HAL_InitTick+0x68>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013ce:	2300      	movs	r3, #0
 80013d0:	e000      	b.n	80013d4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	24000010 	.word	0x24000010
 80013e0:	24000000 	.word	0x24000000
 80013e4:	2400000c 	.word	0x2400000c

080013e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <HAL_IncTick+0x20>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b06      	ldr	r3, [pc, #24]	@ (800140c <HAL_IncTick+0x24>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4413      	add	r3, r2
 80013f8:	4a04      	ldr	r2, [pc, #16]	@ (800140c <HAL_IncTick+0x24>)
 80013fa:	6013      	str	r3, [r2, #0]
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	24000010 	.word	0x24000010
 800140c:	24000664 	.word	0x24000664

08001410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return uwTick;
 8001414:	4b03      	ldr	r3, [pc, #12]	@ (8001424 <HAL_GetTick+0x14>)
 8001416:	681b      	ldr	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	24000664 	.word	0x24000664

08001428 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001430:	f7ff ffee 	bl	8001410 <HAL_GetTick>
 8001434:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001440:	d005      	beq.n	800144e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <HAL_Delay+0x44>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	4413      	add	r3, r2
 800144c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800144e:	bf00      	nop
 8001450:	f7ff ffde 	bl	8001410 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	429a      	cmp	r2, r3
 800145e:	d8f7      	bhi.n	8001450 <HAL_Delay+0x28>
  {
  }
}
 8001460:	bf00      	nop
 8001462:	bf00      	nop
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	24000010 	.word	0x24000010

08001470 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001474:	4b03      	ldr	r3, [pc, #12]	@ (8001484 <HAL_GetREVID+0x14>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	0c1b      	lsrs	r3, r3, #16
}
 800147a:	4618      	mov	r0, r3
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	5c001000 	.word	0x5c001000

08001488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001498:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <__NVIC_SetPriorityGrouping+0x40>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014a4:	4013      	ands	r3, r2
 80014a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014b0:	4b06      	ldr	r3, [pc, #24]	@ (80014cc <__NVIC_SetPriorityGrouping+0x44>)
 80014b2:	4313      	orrs	r3, r2
 80014b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014b6:	4a04      	ldr	r2, [pc, #16]	@ (80014c8 <__NVIC_SetPriorityGrouping+0x40>)
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	60d3      	str	r3, [r2, #12]
}
 80014bc:	bf00      	nop
 80014be:	3714      	adds	r7, #20
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	e000ed00 	.word	0xe000ed00
 80014cc:	05fa0000 	.word	0x05fa0000

080014d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d4:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <__NVIC_GetPriorityGrouping+0x18>)
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	0a1b      	lsrs	r3, r3, #8
 80014da:	f003 0307 	and.w	r3, r3, #7
}
 80014de:	4618      	mov	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	6039      	str	r1, [r7, #0]
 80014f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80014f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	db0a      	blt.n	8001516 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	b2da      	uxtb	r2, r3
 8001504:	490c      	ldr	r1, [pc, #48]	@ (8001538 <__NVIC_SetPriority+0x4c>)
 8001506:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800150a:	0112      	lsls	r2, r2, #4
 800150c:	b2d2      	uxtb	r2, r2
 800150e:	440b      	add	r3, r1
 8001510:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001514:	e00a      	b.n	800152c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4908      	ldr	r1, [pc, #32]	@ (800153c <__NVIC_SetPriority+0x50>)
 800151c:	88fb      	ldrh	r3, [r7, #6]
 800151e:	f003 030f 	and.w	r3, r3, #15
 8001522:	3b04      	subs	r3, #4
 8001524:	0112      	lsls	r2, r2, #4
 8001526:	b2d2      	uxtb	r2, r2
 8001528:	440b      	add	r3, r1
 800152a:	761a      	strb	r2, [r3, #24]
}
 800152c:	bf00      	nop
 800152e:	370c      	adds	r7, #12
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	e000e100 	.word	0xe000e100
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001540:	b480      	push	{r7}
 8001542:	b089      	sub	sp, #36	@ 0x24
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	f1c3 0307 	rsb	r3, r3, #7
 800155a:	2b04      	cmp	r3, #4
 800155c:	bf28      	it	cs
 800155e:	2304      	movcs	r3, #4
 8001560:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	3304      	adds	r3, #4
 8001566:	2b06      	cmp	r3, #6
 8001568:	d902      	bls.n	8001570 <NVIC_EncodePriority+0x30>
 800156a:	69fb      	ldr	r3, [r7, #28]
 800156c:	3b03      	subs	r3, #3
 800156e:	e000      	b.n	8001572 <NVIC_EncodePriority+0x32>
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001574:	f04f 32ff 	mov.w	r2, #4294967295
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	43da      	mvns	r2, r3
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	401a      	ands	r2, r3
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001588:	f04f 31ff 	mov.w	r1, #4294967295
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	fa01 f303 	lsl.w	r3, r1, r3
 8001592:	43d9      	mvns	r1, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001598:	4313      	orrs	r3, r2
         );
}
 800159a:	4618      	mov	r0, r3
 800159c:	3724      	adds	r7, #36	@ 0x24
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
	...

080015a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3b01      	subs	r3, #1
 80015b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015b8:	d301      	bcc.n	80015be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ba:	2301      	movs	r3, #1
 80015bc:	e00f      	b.n	80015de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015be:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <SysTick_Config+0x40>)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	3b01      	subs	r3, #1
 80015c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015c6:	210f      	movs	r1, #15
 80015c8:	f04f 30ff 	mov.w	r0, #4294967295
 80015cc:	f7ff ff8e 	bl	80014ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015d0:	4b05      	ldr	r3, [pc, #20]	@ (80015e8 <SysTick_Config+0x40>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015d6:	4b04      	ldr	r3, [pc, #16]	@ (80015e8 <SysTick_Config+0x40>)
 80015d8:	2207      	movs	r2, #7
 80015da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	e000e010 	.word	0xe000e010

080015ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7ff ff47 	bl	8001488 <__NVIC_SetPriorityGrouping>
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b086      	sub	sp, #24
 8001606:	af00      	add	r7, sp, #0
 8001608:	4603      	mov	r3, r0
 800160a:	60b9      	str	r1, [r7, #8]
 800160c:	607a      	str	r2, [r7, #4]
 800160e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001610:	f7ff ff5e 	bl	80014d0 <__NVIC_GetPriorityGrouping>
 8001614:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	68b9      	ldr	r1, [r7, #8]
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f7ff ff90 	bl	8001540 <NVIC_EncodePriority>
 8001620:	4602      	mov	r2, r0
 8001622:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001626:	4611      	mov	r1, r2
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff5f 	bl	80014ec <__NVIC_SetPriority>
}
 800162e:	bf00      	nop
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff ffb2 	bl	80015a8 <SysTick_Config>
 8001644:	4603      	mov	r3, r0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001654:	f3bf 8f5f 	dmb	sy
}
 8001658:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800165a:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <HAL_MPU_Disable+0x28>)
 800165c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800165e:	4a06      	ldr	r2, [pc, #24]	@ (8001678 <HAL_MPU_Disable+0x28>)
 8001660:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001664:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001666:	4b05      	ldr	r3, [pc, #20]	@ (800167c <HAL_MPU_Disable+0x2c>)
 8001668:	2200      	movs	r2, #0
 800166a:	605a      	str	r2, [r3, #4]
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	e000ed00 	.word	0xe000ed00
 800167c:	e000ed90 	.word	0xe000ed90

08001680 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001688:	4a0b      	ldr	r2, [pc, #44]	@ (80016b8 <HAL_MPU_Enable+0x38>)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001692:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <HAL_MPU_Enable+0x3c>)
 8001694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001696:	4a09      	ldr	r2, [pc, #36]	@ (80016bc <HAL_MPU_Enable+0x3c>)
 8001698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800169c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800169e:	f3bf 8f4f 	dsb	sy
}
 80016a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016a4:	f3bf 8f6f 	isb	sy
}
 80016a8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000ed90 	.word	0xe000ed90
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	785a      	ldrb	r2, [r3, #1]
 80016cc:	4b1b      	ldr	r3, [pc, #108]	@ (800173c <HAL_MPU_ConfigRegion+0x7c>)
 80016ce:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80016d0:	4b1a      	ldr	r3, [pc, #104]	@ (800173c <HAL_MPU_ConfigRegion+0x7c>)
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	4a19      	ldr	r2, [pc, #100]	@ (800173c <HAL_MPU_ConfigRegion+0x7c>)
 80016d6:	f023 0301 	bic.w	r3, r3, #1
 80016da:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80016dc:	4a17      	ldr	r2, [pc, #92]	@ (800173c <HAL_MPU_ConfigRegion+0x7c>)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	7b1b      	ldrb	r3, [r3, #12]
 80016e8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	7adb      	ldrb	r3, [r3, #11]
 80016ee:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80016f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	7a9b      	ldrb	r3, [r3, #10]
 80016f6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80016f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	7b5b      	ldrb	r3, [r3, #13]
 80016fe:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001700:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	7b9b      	ldrb	r3, [r3, #14]
 8001706:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001708:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	7bdb      	ldrb	r3, [r3, #15]
 800170e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001710:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	7a5b      	ldrb	r3, [r3, #9]
 8001716:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001718:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	7a1b      	ldrb	r3, [r3, #8]
 800171e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001720:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	7812      	ldrb	r2, [r2, #0]
 8001726:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001728:	4a04      	ldr	r2, [pc, #16]	@ (800173c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800172a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800172c:	6113      	str	r3, [r2, #16]
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	e000ed90 	.word	0xe000ed90

08001740 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001740:	b480      	push	{r7}
 8001742:	b089      	sub	sp, #36	@ 0x24
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800174e:	4b89      	ldr	r3, [pc, #548]	@ (8001974 <HAL_GPIO_Init+0x234>)
 8001750:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001752:	e194      	b.n	8001a7e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	2101      	movs	r1, #1
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	fa01 f303 	lsl.w	r3, r1, r3
 8001760:	4013      	ands	r3, r2
 8001762:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	2b00      	cmp	r3, #0
 8001768:	f000 8186 	beq.w	8001a78 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	2b01      	cmp	r3, #1
 8001776:	d005      	beq.n	8001784 <HAL_GPIO_Init+0x44>
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d130      	bne.n	80017e6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	689b      	ldr	r3, [r3, #8]
 8001788:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	2203      	movs	r2, #3
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	4013      	ands	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	68da      	ldr	r2, [r3, #12]
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80017ba:	2201      	movs	r2, #1
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	4013      	ands	r3, r2
 80017c8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	091b      	lsrs	r3, r3, #4
 80017d0:	f003 0201 	and.w	r2, r3, #1
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4313      	orrs	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	d017      	beq.n	8001822 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68db      	ldr	r3, [r3, #12]
 80017f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	2203      	movs	r2, #3
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43db      	mvns	r3, r3
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	4013      	ands	r3, r2
 8001808:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	689a      	ldr	r2, [r3, #8]
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	4313      	orrs	r3, r2
 800181a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f003 0303 	and.w	r3, r3, #3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d123      	bne.n	8001876 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	08da      	lsrs	r2, r3, #3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	3208      	adds	r2, #8
 8001836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800183a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	f003 0307 	and.w	r3, r3, #7
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	220f      	movs	r2, #15
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43db      	mvns	r3, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4013      	ands	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	691a      	ldr	r2, [r3, #16]
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	f003 0307 	and.w	r3, r3, #7
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	69ba      	ldr	r2, [r7, #24]
 8001864:	4313      	orrs	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	08da      	lsrs	r2, r3, #3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3208      	adds	r2, #8
 8001870:	69b9      	ldr	r1, [r7, #24]
 8001872:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	2203      	movs	r2, #3
 8001882:	fa02 f303 	lsl.w	r3, r2, r3
 8001886:	43db      	mvns	r3, r3
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	4013      	ands	r3, r2
 800188c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f003 0203 	and.w	r2, r3, #3
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f000 80e0 	beq.w	8001a78 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001978 <HAL_GPIO_Init+0x238>)
 80018ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018be:	4a2e      	ldr	r2, [pc, #184]	@ (8001978 <HAL_GPIO_Init+0x238>)
 80018c0:	f043 0302 	orr.w	r3, r3, #2
 80018c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80018c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001978 <HAL_GPIO_Init+0x238>)
 80018ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018d6:	4a29      	ldr	r2, [pc, #164]	@ (800197c <HAL_GPIO_Init+0x23c>)
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	089b      	lsrs	r3, r3, #2
 80018dc:	3302      	adds	r3, #2
 80018de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	220f      	movs	r2, #15
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	43db      	mvns	r3, r3
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	4013      	ands	r3, r2
 80018f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a20      	ldr	r2, [pc, #128]	@ (8001980 <HAL_GPIO_Init+0x240>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d052      	beq.n	80019a8 <HAL_GPIO_Init+0x268>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a1f      	ldr	r2, [pc, #124]	@ (8001984 <HAL_GPIO_Init+0x244>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d031      	beq.n	800196e <HAL_GPIO_Init+0x22e>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a1e      	ldr	r2, [pc, #120]	@ (8001988 <HAL_GPIO_Init+0x248>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d02b      	beq.n	800196a <HAL_GPIO_Init+0x22a>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a1d      	ldr	r2, [pc, #116]	@ (800198c <HAL_GPIO_Init+0x24c>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d025      	beq.n	8001966 <HAL_GPIO_Init+0x226>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a1c      	ldr	r2, [pc, #112]	@ (8001990 <HAL_GPIO_Init+0x250>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d01f      	beq.n	8001962 <HAL_GPIO_Init+0x222>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a1b      	ldr	r2, [pc, #108]	@ (8001994 <HAL_GPIO_Init+0x254>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d019      	beq.n	800195e <HAL_GPIO_Init+0x21e>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a1a      	ldr	r2, [pc, #104]	@ (8001998 <HAL_GPIO_Init+0x258>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d013      	beq.n	800195a <HAL_GPIO_Init+0x21a>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a19      	ldr	r2, [pc, #100]	@ (800199c <HAL_GPIO_Init+0x25c>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d00d      	beq.n	8001956 <HAL_GPIO_Init+0x216>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a18      	ldr	r2, [pc, #96]	@ (80019a0 <HAL_GPIO_Init+0x260>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d007      	beq.n	8001952 <HAL_GPIO_Init+0x212>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a17      	ldr	r2, [pc, #92]	@ (80019a4 <HAL_GPIO_Init+0x264>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d101      	bne.n	800194e <HAL_GPIO_Init+0x20e>
 800194a:	2309      	movs	r3, #9
 800194c:	e02d      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 800194e:	230a      	movs	r3, #10
 8001950:	e02b      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 8001952:	2308      	movs	r3, #8
 8001954:	e029      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 8001956:	2307      	movs	r3, #7
 8001958:	e027      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 800195a:	2306      	movs	r3, #6
 800195c:	e025      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 800195e:	2305      	movs	r3, #5
 8001960:	e023      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 8001962:	2304      	movs	r3, #4
 8001964:	e021      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 8001966:	2303      	movs	r3, #3
 8001968:	e01f      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 800196a:	2302      	movs	r3, #2
 800196c:	e01d      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 800196e:	2301      	movs	r3, #1
 8001970:	e01b      	b.n	80019aa <HAL_GPIO_Init+0x26a>
 8001972:	bf00      	nop
 8001974:	58000080 	.word	0x58000080
 8001978:	58024400 	.word	0x58024400
 800197c:	58000400 	.word	0x58000400
 8001980:	58020000 	.word	0x58020000
 8001984:	58020400 	.word	0x58020400
 8001988:	58020800 	.word	0x58020800
 800198c:	58020c00 	.word	0x58020c00
 8001990:	58021000 	.word	0x58021000
 8001994:	58021400 	.word	0x58021400
 8001998:	58021800 	.word	0x58021800
 800199c:	58021c00 	.word	0x58021c00
 80019a0:	58022000 	.word	0x58022000
 80019a4:	58022400 	.word	0x58022400
 80019a8:	2300      	movs	r3, #0
 80019aa:	69fa      	ldr	r2, [r7, #28]
 80019ac:	f002 0203 	and.w	r2, r2, #3
 80019b0:	0092      	lsls	r2, r2, #2
 80019b2:	4093      	lsls	r3, r2
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019ba:	4938      	ldr	r1, [pc, #224]	@ (8001a9c <HAL_GPIO_Init+0x35c>)
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	089b      	lsrs	r3, r3, #2
 80019c0:	3302      	adds	r3, #2
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	43db      	mvns	r3, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4013      	ands	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80019e6:	69ba      	ldr	r2, [r7, #24]
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80019ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80019f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	43db      	mvns	r3, r3
 8001a02:	69ba      	ldr	r2, [r7, #24]
 8001a04:	4013      	ands	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d003      	beq.n	8001a1c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a14:	69ba      	ldr	r2, [r7, #24]
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001a1c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	69ba      	ldr	r2, [r7, #24]
 8001a30:	4013      	ands	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d003      	beq.n	8001a48 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	43db      	mvns	r3, r3
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	693b      	ldr	r3, [r7, #16]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	fa22 f303 	lsr.w	r3, r2, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f47f ae63 	bne.w	8001754 <HAL_GPIO_Init+0x14>
  }
}
 8001a8e:	bf00      	nop
 8001a90:	bf00      	nop
 8001a92:	3724      	adds	r7, #36	@ 0x24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	58000400 	.word	0x58000400

08001aa0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	807b      	strh	r3, [r7, #2]
 8001aac:	4613      	mov	r3, r2
 8001aae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ab0:	787b      	ldrb	r3, [r7, #1]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ab6:	887a      	ldrh	r2, [r7, #2]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001abc:	e003      	b.n	8001ac6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001abe:	887b      	ldrh	r3, [r7, #2]
 8001ac0:	041a      	lsls	r2, r3, #16
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	619a      	str	r2, [r3, #24]
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
	...

08001ad4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001adc:	4a08      	ldr	r2, [pc, #32]	@ (8001b00 <HAL_HSEM_FastTake+0x2c>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3320      	adds	r3, #32
 8001ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae6:	4a07      	ldr	r2, [pc, #28]	@ (8001b04 <HAL_HSEM_FastTake+0x30>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d101      	bne.n	8001af0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001aec:	2300      	movs	r3, #0
 8001aee:	e000      	b.n	8001af2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	58026400 	.word	0x58026400
 8001b04:	80000300 	.word	0x80000300

08001b08 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001b12:	4906      	ldr	r1, [pc, #24]	@ (8001b2c <HAL_HSEM_Release+0x24>)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr
 8001b2c:	58026400 	.word	0x58026400

08001b30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d101      	bne.n	8001b42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e08b      	b.n	8001c5a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d106      	bne.n	8001b5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7fe ff2a 	bl	80009b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2224      	movs	r2, #36	@ 0x24
 8001b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0201 	bic.w	r2, r2, #1
 8001b72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685a      	ldr	r2, [r3, #4]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b80:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b90:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d107      	bne.n	8001baa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	689a      	ldr	r2, [r3, #8]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ba6:	609a      	str	r2, [r3, #8]
 8001ba8:	e006      	b.n	8001bb8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689a      	ldr	r2, [r3, #8]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001bb6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	2b02      	cmp	r3, #2
 8001bbe:	d108      	bne.n	8001bd2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	685a      	ldr	r2, [r3, #4]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bce:	605a      	str	r2, [r3, #4]
 8001bd0:	e007      	b.n	8001be2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	685a      	ldr	r2, [r3, #4]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001be0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	6859      	ldr	r1, [r3, #4]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b1d      	ldr	r3, [pc, #116]	@ (8001c64 <HAL_I2C_Init+0x134>)
 8001bee:	430b      	orrs	r3, r1
 8001bf0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	68da      	ldr	r2, [r3, #12]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691a      	ldr	r2, [r3, #16]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	69d9      	ldr	r1, [r3, #28]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6a1a      	ldr	r2, [r3, #32]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f042 0201 	orr.w	r2, r2, #1
 8001c3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2220      	movs	r2, #32
 8001c46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	02008000 	.word	0x02008000

08001c68 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b088      	sub	sp, #32
 8001c6c:	af02      	add	r7, sp, #8
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	607a      	str	r2, [r7, #4]
 8001c72:	461a      	mov	r2, r3
 8001c74:	460b      	mov	r3, r1
 8001c76:	817b      	strh	r3, [r7, #10]
 8001c78:	4613      	mov	r3, r2
 8001c7a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b20      	cmp	r3, #32
 8001c86:	f040 80fd 	bne.w	8001e84 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d101      	bne.n	8001c98 <HAL_I2C_Master_Transmit+0x30>
 8001c94:	2302      	movs	r3, #2
 8001c96:	e0f6      	b.n	8001e86 <HAL_I2C_Master_Transmit+0x21e>
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ca0:	f7ff fbb6 	bl	8001410 <HAL_GetTick>
 8001ca4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	2319      	movs	r3, #25
 8001cac:	2201      	movs	r2, #1
 8001cae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f000 fa0a 	bl	80020cc <I2C_WaitOnFlagUntilTimeout>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e0e1      	b.n	8001e86 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2221      	movs	r2, #33	@ 0x21
 8001cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2210      	movs	r2, #16
 8001cce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	893a      	ldrh	r2, [r7, #8]
 8001ce2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	2bff      	cmp	r3, #255	@ 0xff
 8001cf2:	d906      	bls.n	8001d02 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	22ff      	movs	r2, #255	@ 0xff
 8001cf8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001cfa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	e007      	b.n	8001d12 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001d0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d10:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d024      	beq.n	8001d64 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1e:	781a      	ldrb	r2, [r3, #0]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2a:	1c5a      	adds	r2, r3, #1
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	3b01      	subs	r3, #1
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d42:	3b01      	subs	r3, #1
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	3301      	adds	r3, #1
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	8979      	ldrh	r1, [r7, #10]
 8001d56:	4b4e      	ldr	r3, [pc, #312]	@ (8001e90 <HAL_I2C_Master_Transmit+0x228>)
 8001d58:	9300      	str	r3, [sp, #0]
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f000 fc05 	bl	800256c <I2C_TransferConfig>
 8001d62:	e066      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	8979      	ldrh	r1, [r7, #10]
 8001d6c:	4b48      	ldr	r3, [pc, #288]	@ (8001e90 <HAL_I2C_Master_Transmit+0x228>)
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	68f8      	ldr	r0, [r7, #12]
 8001d74:	f000 fbfa 	bl	800256c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001d78:	e05b      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	6a39      	ldr	r1, [r7, #32]
 8001d7e:	68f8      	ldr	r0, [r7, #12]
 8001d80:	f000 f9fd 	bl	800217e <I2C_WaitOnTXISFlagUntilTimeout>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e07b      	b.n	8001e86 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d92:	781a      	ldrb	r2, [r3, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9e:	1c5a      	adds	r2, r3, #1
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	3b01      	subs	r3, #1
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d034      	beq.n	8001e32 <HAL_I2C_Master_Transmit+0x1ca>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d130      	bne.n	8001e32 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	9300      	str	r3, [sp, #0]
 8001dd4:	6a3b      	ldr	r3, [r7, #32]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2180      	movs	r1, #128	@ 0x80
 8001dda:	68f8      	ldr	r0, [r7, #12]
 8001ddc:	f000 f976 	bl	80020cc <I2C_WaitOnFlagUntilTimeout>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e04d      	b.n	8001e86 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	2bff      	cmp	r3, #255	@ 0xff
 8001df2:	d90e      	bls.n	8001e12 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	22ff      	movs	r2, #255	@ 0xff
 8001df8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	8979      	ldrh	r1, [r7, #10]
 8001e02:	2300      	movs	r3, #0
 8001e04:	9300      	str	r3, [sp, #0]
 8001e06:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e0a:	68f8      	ldr	r0, [r7, #12]
 8001e0c:	f000 fbae 	bl	800256c <I2C_TransferConfig>
 8001e10:	e00f      	b.n	8001e32 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	8979      	ldrh	r1, [r7, #10]
 8001e24:	2300      	movs	r3, #0
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	f000 fb9d 	bl	800256c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e36:	b29b      	uxth	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d19e      	bne.n	8001d7a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	6a39      	ldr	r1, [r7, #32]
 8001e40:	68f8      	ldr	r0, [r7, #12]
 8001e42:	f000 f9e3 	bl	800220c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e01a      	b.n	8001e86 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2220      	movs	r2, #32
 8001e56:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6859      	ldr	r1, [r3, #4]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <HAL_I2C_Master_Transmit+0x22c>)
 8001e64:	400b      	ands	r3, r1
 8001e66:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	2220      	movs	r2, #32
 8001e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001e80:	2300      	movs	r3, #0
 8001e82:	e000      	b.n	8001e86 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001e84:	2302      	movs	r3, #2
  }
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3718      	adds	r7, #24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	80002000 	.word	0x80002000
 8001e94:	fe00e800 	.word	0xfe00e800

08001e98 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b088      	sub	sp, #32
 8001e9c:	af02      	add	r7, sp, #8
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	607a      	str	r2, [r7, #4]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	817b      	strh	r3, [r7, #10]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b20      	cmp	r3, #32
 8001eb6:	f040 80db 	bne.w	8002070 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d101      	bne.n	8001ec8 <HAL_I2C_Master_Receive+0x30>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e0d4      	b.n	8002072 <HAL_I2C_Master_Receive+0x1da>
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ed0:	f7ff fa9e 	bl	8001410 <HAL_GetTick>
 8001ed4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	2319      	movs	r3, #25
 8001edc:	2201      	movs	r2, #1
 8001ede:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	f000 f8f2 	bl	80020cc <I2C_WaitOnFlagUntilTimeout>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e0bf      	b.n	8002072 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2222      	movs	r2, #34	@ 0x22
 8001ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2210      	movs	r2, #16
 8001efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2200      	movs	r2, #0
 8001f06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	893a      	ldrh	r2, [r7, #8]
 8001f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2200      	movs	r2, #0
 8001f18:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	2bff      	cmp	r3, #255	@ 0xff
 8001f22:	d90e      	bls.n	8001f42 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	22ff      	movs	r2, #255	@ 0xff
 8001f28:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	8979      	ldrh	r1, [r7, #10]
 8001f32:	4b52      	ldr	r3, [pc, #328]	@ (800207c <HAL_I2C_Master_Receive+0x1e4>)
 8001f34:	9300      	str	r3, [sp, #0]
 8001f36:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f3a:	68f8      	ldr	r0, [r7, #12]
 8001f3c:	f000 fb16 	bl	800256c <I2C_TransferConfig>
 8001f40:	e06d      	b.n	800201e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f50:	b2da      	uxtb	r2, r3
 8001f52:	8979      	ldrh	r1, [r7, #10]
 8001f54:	4b49      	ldr	r3, [pc, #292]	@ (800207c <HAL_I2C_Master_Receive+0x1e4>)
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f000 fb05 	bl	800256c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001f62:	e05c      	b.n	800201e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f64:	697a      	ldr	r2, [r7, #20]
 8001f66:	6a39      	ldr	r1, [r7, #32]
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f000 f993 	bl	8002294 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d001      	beq.n	8001f78 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001f74:	2301      	movs	r3, #1
 8001f76:	e07c      	b.n	8002072 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f82:	b2d2      	uxtb	r2, r2
 8001f84:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f8a:	1c5a      	adds	r2, r3, #1
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f94:	3b01      	subs	r3, #1
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d034      	beq.n	800201e <HAL_I2C_Master_Receive+0x186>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d130      	bne.n	800201e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	6a3b      	ldr	r3, [r7, #32]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2180      	movs	r1, #128	@ 0x80
 8001fc6:	68f8      	ldr	r0, [r7, #12]
 8001fc8:	f000 f880 	bl	80020cc <I2C_WaitOnFlagUntilTimeout>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e04d      	b.n	8002072 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	2bff      	cmp	r3, #255	@ 0xff
 8001fde:	d90e      	bls.n	8001ffe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	22ff      	movs	r2, #255	@ 0xff
 8001fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fea:	b2da      	uxtb	r2, r3
 8001fec:	8979      	ldrh	r1, [r7, #10]
 8001fee:	2300      	movs	r3, #0
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001ff6:	68f8      	ldr	r0, [r7, #12]
 8001ff8:	f000 fab8 	bl	800256c <I2C_TransferConfig>
 8001ffc:	e00f      	b.n	800201e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002002:	b29a      	uxth	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800200c:	b2da      	uxtb	r2, r3
 800200e:	8979      	ldrh	r1, [r7, #10]
 8002010:	2300      	movs	r3, #0
 8002012:	9300      	str	r3, [sp, #0]
 8002014:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f000 faa7 	bl	800256c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002022:	b29b      	uxth	r3, r3
 8002024:	2b00      	cmp	r3, #0
 8002026:	d19d      	bne.n	8001f64 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	6a39      	ldr	r1, [r7, #32]
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 f8ed 	bl	800220c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e01a      	b.n	8002072 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2220      	movs	r2, #32
 8002042:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6859      	ldr	r1, [r3, #4]
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4b0c      	ldr	r3, [pc, #48]	@ (8002080 <HAL_I2C_Master_Receive+0x1e8>)
 8002050:	400b      	ands	r3, r1
 8002052:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2220      	movs	r2, #32
 8002058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800206c:	2300      	movs	r3, #0
 800206e:	e000      	b.n	8002072 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002070:	2302      	movs	r3, #2
  }
}
 8002072:	4618      	mov	r0, r3
 8002074:	3718      	adds	r7, #24
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	80002400 	.word	0x80002400
 8002080:	fe00e800 	.word	0xfe00e800

08002084 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b02      	cmp	r3, #2
 8002098:	d103      	bne.n	80020a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2200      	movs	r2, #0
 80020a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d007      	beq.n	80020c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	699a      	ldr	r2, [r3, #24]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f042 0201 	orr.w	r2, r2, #1
 80020be:	619a      	str	r2, [r3, #24]
  }
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	603b      	str	r3, [r7, #0]
 80020d8:	4613      	mov	r3, r2
 80020da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80020dc:	e03b      	b.n	8002156 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80020de:	69ba      	ldr	r2, [r7, #24]
 80020e0:	6839      	ldr	r1, [r7, #0]
 80020e2:	68f8      	ldr	r0, [r7, #12]
 80020e4:	f000 f962 	bl	80023ac <I2C_IsErrorOccurred>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e041      	b.n	8002176 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020f8:	d02d      	beq.n	8002156 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020fa:	f7ff f989 	bl	8001410 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	429a      	cmp	r2, r3
 8002108:	d302      	bcc.n	8002110 <I2C_WaitOnFlagUntilTimeout+0x44>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d122      	bne.n	8002156 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	699a      	ldr	r2, [r3, #24]
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	4013      	ands	r3, r2
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	429a      	cmp	r2, r3
 800211e:	bf0c      	ite	eq
 8002120:	2301      	moveq	r3, #1
 8002122:	2300      	movne	r3, #0
 8002124:	b2db      	uxtb	r3, r3
 8002126:	461a      	mov	r2, r3
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	429a      	cmp	r2, r3
 800212c:	d113      	bne.n	8002156 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002132:	f043 0220 	orr.w	r2, r3, #32
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2220      	movs	r2, #32
 800213e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2200      	movs	r2, #0
 800214e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e00f      	b.n	8002176 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	699a      	ldr	r2, [r3, #24]
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	4013      	ands	r3, r2
 8002160:	68ba      	ldr	r2, [r7, #8]
 8002162:	429a      	cmp	r2, r3
 8002164:	bf0c      	ite	eq
 8002166:	2301      	moveq	r3, #1
 8002168:	2300      	movne	r3, #0
 800216a:	b2db      	uxtb	r3, r3
 800216c:	461a      	mov	r2, r3
 800216e:	79fb      	ldrb	r3, [r7, #7]
 8002170:	429a      	cmp	r2, r3
 8002172:	d0b4      	beq.n	80020de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b084      	sub	sp, #16
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800218a:	e033      	b.n	80021f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	68b9      	ldr	r1, [r7, #8]
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f000 f90b 	bl	80023ac <I2C_IsErrorOccurred>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e031      	b.n	8002204 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a6:	d025      	beq.n	80021f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021a8:	f7ff f932 	bl	8001410 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d302      	bcc.n	80021be <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d11a      	bne.n	80021f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d013      	beq.n	80021f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d0:	f043 0220 	orr.w	r2, r3, #32
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2220      	movs	r2, #32
 80021dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e007      	b.n	8002204 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	699b      	ldr	r3, [r3, #24]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d1c4      	bne.n	800218c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002218:	e02f      	b.n	800227a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800221a:	687a      	ldr	r2, [r7, #4]
 800221c:	68b9      	ldr	r1, [r7, #8]
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	f000 f8c4 	bl	80023ac <I2C_IsErrorOccurred>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e02d      	b.n	800228a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800222e:	f7ff f8ef 	bl	8001410 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	68ba      	ldr	r2, [r7, #8]
 800223a:	429a      	cmp	r2, r3
 800223c:	d302      	bcc.n	8002244 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d11a      	bne.n	800227a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	2b20      	cmp	r3, #32
 8002250:	d013      	beq.n	800227a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002256:	f043 0220 	orr.w	r2, r3, #32
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2220      	movs	r2, #32
 8002262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e007      	b.n	800228a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f003 0320 	and.w	r3, r3, #32
 8002284:	2b20      	cmp	r3, #32
 8002286:	d1c8      	bne.n	800221a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022a0:	2300      	movs	r3, #0
 80022a2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80022a4:	e071      	b.n	800238a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022a6:	687a      	ldr	r2, [r7, #4]
 80022a8:	68b9      	ldr	r1, [r7, #8]
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 f87e 	bl	80023ac <I2C_IsErrorOccurred>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	f003 0320 	and.w	r3, r3, #32
 80022c4:	2b20      	cmp	r3, #32
 80022c6:	d13b      	bne.n	8002340 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80022c8:	7dfb      	ldrb	r3, [r7, #23]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d138      	bne.n	8002340 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0304 	and.w	r3, r3, #4
 80022d8:	2b04      	cmp	r3, #4
 80022da:	d105      	bne.n	80022e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80022e4:	2300      	movs	r3, #0
 80022e6:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	f003 0310 	and.w	r3, r3, #16
 80022f2:	2b10      	cmp	r3, #16
 80022f4:	d121      	bne.n	800233a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	2210      	movs	r2, #16
 80022fc:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2204      	movs	r2, #4
 8002302:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2220      	movs	r2, #32
 800230a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6859      	ldr	r1, [r3, #4]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	4b24      	ldr	r3, [pc, #144]	@ (80023a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002318:	400b      	ands	r3, r1
 800231a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2220      	movs	r2, #32
 8002320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	75fb      	strb	r3, [r7, #23]
 8002338:	e002      	b.n	8002340 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002340:	f7ff f866 	bl	8001410 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	429a      	cmp	r2, r3
 800234e:	d302      	bcc.n	8002356 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d119      	bne.n	800238a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002356:	7dfb      	ldrb	r3, [r7, #23]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d116      	bne.n	800238a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	2b04      	cmp	r3, #4
 8002368:	d00f      	beq.n	800238a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236e:	f043 0220 	orr.w	r2, r3, #32
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2220      	movs	r2, #32
 800237a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2200      	movs	r2, #0
 8002382:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	f003 0304 	and.w	r3, r3, #4
 8002394:	2b04      	cmp	r3, #4
 8002396:	d002      	beq.n	800239e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002398:	7dfb      	ldrb	r3, [r7, #23]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d083      	beq.n	80022a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800239e:	7dfb      	ldrb	r3, [r7, #23]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3718      	adds	r7, #24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	fe00e800 	.word	0xfe00e800

080023ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b08a      	sub	sp, #40	@ 0x28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023b8:	2300      	movs	r3, #0
 80023ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80023c6:	2300      	movs	r3, #0
 80023c8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80023ce:	69bb      	ldr	r3, [r7, #24]
 80023d0:	f003 0310 	and.w	r3, r3, #16
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d068      	beq.n	80024aa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2210      	movs	r2, #16
 80023de:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80023e0:	e049      	b.n	8002476 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e8:	d045      	beq.n	8002476 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80023ea:	f7ff f811 	bl	8001410 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d302      	bcc.n	8002400 <I2C_IsErrorOccurred+0x54>
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d13a      	bne.n	8002476 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800240a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002412:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800241e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002422:	d121      	bne.n	8002468 <I2C_IsErrorOccurred+0xbc>
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800242a:	d01d      	beq.n	8002468 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800242c:	7cfb      	ldrb	r3, [r7, #19]
 800242e:	2b20      	cmp	r3, #32
 8002430:	d01a      	beq.n	8002468 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002440:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002442:	f7fe ffe5 	bl	8001410 <HAL_GetTick>
 8002446:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002448:	e00e      	b.n	8002468 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800244a:	f7fe ffe1 	bl	8001410 <HAL_GetTick>
 800244e:	4602      	mov	r2, r0
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b19      	cmp	r3, #25
 8002456:	d907      	bls.n	8002468 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002458:	6a3b      	ldr	r3, [r7, #32]
 800245a:	f043 0320 	orr.w	r3, r3, #32
 800245e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002466:	e006      	b.n	8002476 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f003 0320 	and.w	r3, r3, #32
 8002472:	2b20      	cmp	r3, #32
 8002474:	d1e9      	bne.n	800244a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	f003 0320 	and.w	r3, r3, #32
 8002480:	2b20      	cmp	r3, #32
 8002482:	d003      	beq.n	800248c <I2C_IsErrorOccurred+0xe0>
 8002484:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0aa      	beq.n	80023e2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800248c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002490:	2b00      	cmp	r3, #0
 8002492:	d103      	bne.n	800249c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2220      	movs	r2, #32
 800249a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800249c:	6a3b      	ldr	r3, [r7, #32]
 800249e:	f043 0304 	orr.w	r3, r3, #4
 80024a2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00b      	beq.n	80024d4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80024bc:	6a3b      	ldr	r3, [r7, #32]
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024cc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00b      	beq.n	80024f6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80024de:	6a3b      	ldr	r3, [r7, #32]
 80024e0:	f043 0308 	orr.w	r3, r3, #8
 80024e4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ee:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00b      	beq.n	8002518 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	f043 0302 	orr.w	r3, r3, #2
 8002506:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002510:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002518:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800251c:	2b00      	cmp	r3, #0
 800251e:	d01c      	beq.n	800255a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f7ff fdaf 	bl	8002084 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6859      	ldr	r1, [r3, #4]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	4b0d      	ldr	r3, [pc, #52]	@ (8002568 <I2C_IsErrorOccurred+0x1bc>)
 8002532:	400b      	ands	r3, r1
 8002534:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800253a:	6a3b      	ldr	r3, [r7, #32]
 800253c:	431a      	orrs	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2220      	movs	r2, #32
 8002546:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800255a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800255e:	4618      	mov	r0, r3
 8002560:	3728      	adds	r7, #40	@ 0x28
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	fe00e800 	.word	0xfe00e800

0800256c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800256c:	b480      	push	{r7}
 800256e:	b087      	sub	sp, #28
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	607b      	str	r3, [r7, #4]
 8002576:	460b      	mov	r3, r1
 8002578:	817b      	strh	r3, [r7, #10]
 800257a:	4613      	mov	r3, r2
 800257c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800257e:	897b      	ldrh	r3, [r7, #10]
 8002580:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002584:	7a7b      	ldrb	r3, [r7, #9]
 8002586:	041b      	lsls	r3, r3, #16
 8002588:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800258c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002592:	6a3b      	ldr	r3, [r7, #32]
 8002594:	4313      	orrs	r3, r2
 8002596:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800259a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685a      	ldr	r2, [r3, #4]
 80025a2:	6a3b      	ldr	r3, [r7, #32]
 80025a4:	0d5b      	lsrs	r3, r3, #21
 80025a6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80025aa:	4b08      	ldr	r3, [pc, #32]	@ (80025cc <I2C_TransferConfig+0x60>)
 80025ac:	430b      	orrs	r3, r1
 80025ae:	43db      	mvns	r3, r3
 80025b0:	ea02 0103 	and.w	r1, r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	430a      	orrs	r2, r1
 80025bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80025be:	bf00      	nop
 80025c0:	371c      	adds	r7, #28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	03ff63ff 	.word	0x03ff63ff

080025d0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b20      	cmp	r3, #32
 80025e4:	d138      	bne.n	8002658 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d101      	bne.n	80025f4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80025f0:	2302      	movs	r3, #2
 80025f2:	e032      	b.n	800265a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2224      	movs	r2, #36	@ 0x24
 8002600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0201 	bic.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002622:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6819      	ldr	r1, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	683a      	ldr	r2, [r7, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0201 	orr.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002654:	2300      	movs	r3, #0
 8002656:	e000      	b.n	800265a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002658:	2302      	movs	r3, #2
  }
}
 800265a:	4618      	mov	r0, r3
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002666:	b480      	push	{r7}
 8002668:	b085      	sub	sp, #20
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b20      	cmp	r3, #32
 800267a:	d139      	bne.n	80026f0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002686:	2302      	movs	r3, #2
 8002688:	e033      	b.n	80026f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2224      	movs	r2, #36	@ 0x24
 8002696:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0201 	bic.w	r2, r2, #1
 80026a8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80026b8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	021b      	lsls	r3, r3, #8
 80026be:	68fa      	ldr	r2, [r7, #12]
 80026c0:	4313      	orrs	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0201 	orr.w	r2, r2, #1
 80026da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2220      	movs	r2, #32
 80026e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80026ec:	2300      	movs	r3, #0
 80026ee:	e000      	b.n	80026f2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80026f0:	2302      	movs	r3, #2
  }
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
	...

08002700 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002708:	4b29      	ldr	r3, [pc, #164]	@ (80027b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f003 0307 	and.w	r3, r3, #7
 8002710:	2b06      	cmp	r3, #6
 8002712:	d00a      	beq.n	800272a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002714:	4b26      	ldr	r3, [pc, #152]	@ (80027b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	429a      	cmp	r2, r3
 8002720:	d001      	beq.n	8002726 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e040      	b.n	80027a8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002726:	2300      	movs	r3, #0
 8002728:	e03e      	b.n	80027a8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800272a:	4b21      	ldr	r3, [pc, #132]	@ (80027b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002732:	491f      	ldr	r1, [pc, #124]	@ (80027b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4313      	orrs	r3, r2
 8002738:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800273a:	f7fe fe69 	bl	8001410 <HAL_GetTick>
 800273e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002740:	e009      	b.n	8002756 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002742:	f7fe fe65 	bl	8001410 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002750:	d901      	bls.n	8002756 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e028      	b.n	80027a8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002756:	4b16      	ldr	r3, [pc, #88]	@ (80027b0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800275e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002762:	d1ee      	bne.n	8002742 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b1e      	cmp	r3, #30
 8002768:	d008      	beq.n	800277c <HAL_PWREx_ConfigSupply+0x7c>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b2e      	cmp	r3, #46	@ 0x2e
 800276e:	d005      	beq.n	800277c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b1d      	cmp	r3, #29
 8002774:	d002      	beq.n	800277c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2b2d      	cmp	r3, #45	@ 0x2d
 800277a:	d114      	bne.n	80027a6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800277c:	f7fe fe48 	bl	8001410 <HAL_GetTick>
 8002780:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002782:	e009      	b.n	8002798 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002784:	f7fe fe44 	bl	8001410 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002792:	d901      	bls.n	8002798 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e007      	b.n	80027a8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002798:	4b05      	ldr	r3, [pc, #20]	@ (80027b0 <HAL_PWREx_ConfigSupply+0xb0>)
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027a4:	d1ee      	bne.n	8002784 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3710      	adds	r7, #16
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	58024800 	.word	0x58024800

080027b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b08c      	sub	sp, #48	@ 0x30
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d102      	bne.n	80027c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	f000 bc48 	b.w	8003058 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0301 	and.w	r3, r3, #1
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	f000 8088 	beq.w	80028e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027d6:	4b99      	ldr	r3, [pc, #612]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027e0:	4b96      	ldr	r3, [pc, #600]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80027e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80027e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027e8:	2b10      	cmp	r3, #16
 80027ea:	d007      	beq.n	80027fc <HAL_RCC_OscConfig+0x48>
 80027ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027ee:	2b18      	cmp	r3, #24
 80027f0:	d111      	bne.n	8002816 <HAL_RCC_OscConfig+0x62>
 80027f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f4:	f003 0303 	and.w	r3, r3, #3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d10c      	bne.n	8002816 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027fc:	4b8f      	ldr	r3, [pc, #572]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d06d      	beq.n	80028e4 <HAL_RCC_OscConfig+0x130>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d169      	bne.n	80028e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	f000 bc21 	b.w	8003058 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281e:	d106      	bne.n	800282e <HAL_RCC_OscConfig+0x7a>
 8002820:	4b86      	ldr	r3, [pc, #536]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a85      	ldr	r2, [pc, #532]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800282a:	6013      	str	r3, [r2, #0]
 800282c:	e02e      	b.n	800288c <HAL_RCC_OscConfig+0xd8>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d10c      	bne.n	8002850 <HAL_RCC_OscConfig+0x9c>
 8002836:	4b81      	ldr	r3, [pc, #516]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a80      	ldr	r2, [pc, #512]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800283c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	4b7e      	ldr	r3, [pc, #504]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a7d      	ldr	r2, [pc, #500]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002848:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	e01d      	b.n	800288c <HAL_RCC_OscConfig+0xd8>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002858:	d10c      	bne.n	8002874 <HAL_RCC_OscConfig+0xc0>
 800285a:	4b78      	ldr	r3, [pc, #480]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a77      	ldr	r2, [pc, #476]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002860:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002864:	6013      	str	r3, [r2, #0]
 8002866:	4b75      	ldr	r3, [pc, #468]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a74      	ldr	r2, [pc, #464]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800286c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002870:	6013      	str	r3, [r2, #0]
 8002872:	e00b      	b.n	800288c <HAL_RCC_OscConfig+0xd8>
 8002874:	4b71      	ldr	r3, [pc, #452]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a70      	ldr	r2, [pc, #448]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800287a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800287e:	6013      	str	r3, [r2, #0]
 8002880:	4b6e      	ldr	r3, [pc, #440]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a6d      	ldr	r2, [pc, #436]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002886:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800288a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d013      	beq.n	80028bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002894:	f7fe fdbc 	bl	8001410 <HAL_GetTick>
 8002898:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800289a:	e008      	b.n	80028ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800289c:	f7fe fdb8 	bl	8001410 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b64      	cmp	r3, #100	@ 0x64
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e3d4      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028ae:	4b63      	ldr	r3, [pc, #396]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d0f0      	beq.n	800289c <HAL_RCC_OscConfig+0xe8>
 80028ba:	e014      	b.n	80028e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028bc:	f7fe fda8 	bl	8001410 <HAL_GetTick>
 80028c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028c2:	e008      	b.n	80028d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028c4:	f7fe fda4 	bl	8001410 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	2b64      	cmp	r3, #100	@ 0x64
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e3c0      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028d6:	4b59      	ldr	r3, [pc, #356]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1f0      	bne.n	80028c4 <HAL_RCC_OscConfig+0x110>
 80028e2:	e000      	b.n	80028e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 80ca 	beq.w	8002a88 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028f4:	4b51      	ldr	r3, [pc, #324]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028fc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028fe:	4b4f      	ldr	r3, [pc, #316]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002902:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002904:	6a3b      	ldr	r3, [r7, #32]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d007      	beq.n	800291a <HAL_RCC_OscConfig+0x166>
 800290a:	6a3b      	ldr	r3, [r7, #32]
 800290c:	2b18      	cmp	r3, #24
 800290e:	d156      	bne.n	80029be <HAL_RCC_OscConfig+0x20a>
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	f003 0303 	and.w	r3, r3, #3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d151      	bne.n	80029be <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800291a:	4b48      	ldr	r3, [pc, #288]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0304 	and.w	r3, r3, #4
 8002922:	2b00      	cmp	r3, #0
 8002924:	d005      	beq.n	8002932 <HAL_RCC_OscConfig+0x17e>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	68db      	ldr	r3, [r3, #12]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e392      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002932:	4b42      	ldr	r3, [pc, #264]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f023 0219 	bic.w	r2, r3, #25
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	493f      	ldr	r1, [pc, #252]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002940:	4313      	orrs	r3, r2
 8002942:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe fd64 	bl	8001410 <HAL_GetTick>
 8002948:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800294c:	f7fe fd60 	bl	8001410 <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e37c      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800295e:	4b37      	ldr	r3, [pc, #220]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	2b00      	cmp	r3, #0
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800296a:	f7fe fd81 	bl	8001470 <HAL_GetREVID>
 800296e:	4603      	mov	r3, r0
 8002970:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002974:	4293      	cmp	r3, r2
 8002976:	d817      	bhi.n	80029a8 <HAL_RCC_OscConfig+0x1f4>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	2b40      	cmp	r3, #64	@ 0x40
 800297e:	d108      	bne.n	8002992 <HAL_RCC_OscConfig+0x1de>
 8002980:	4b2e      	ldr	r3, [pc, #184]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002988:	4a2c      	ldr	r2, [pc, #176]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 800298a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800298e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002990:	e07a      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002992:	4b2a      	ldr	r3, [pc, #168]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	031b      	lsls	r3, r3, #12
 80029a0:	4926      	ldr	r1, [pc, #152]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a6:	e06f      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a8:	4b24      	ldr	r3, [pc, #144]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	061b      	lsls	r3, r3, #24
 80029b6:	4921      	ldr	r1, [pc, #132]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029b8:	4313      	orrs	r3, r2
 80029ba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029bc:	e064      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d047      	beq.n	8002a56 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80029c6:	4b1d      	ldr	r3, [pc, #116]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f023 0219 	bic.w	r2, r3, #25
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	491a      	ldr	r1, [pc, #104]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d8:	f7fe fd1a 	bl	8001410 <HAL_GetTick>
 80029dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e0:	f7fe fd16 	bl	8001410 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e332      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029f2:	4b12      	ldr	r3, [pc, #72]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0304 	and.w	r3, r3, #4
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d0f0      	beq.n	80029e0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029fe:	f7fe fd37 	bl	8001470 <HAL_GetREVID>
 8002a02:	4603      	mov	r3, r0
 8002a04:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d819      	bhi.n	8002a40 <HAL_RCC_OscConfig+0x28c>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	2b40      	cmp	r3, #64	@ 0x40
 8002a12:	d108      	bne.n	8002a26 <HAL_RCC_OscConfig+0x272>
 8002a14:	4b09      	ldr	r3, [pc, #36]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a1c:	4a07      	ldr	r2, [pc, #28]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002a1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a22:	6053      	str	r3, [r2, #4]
 8002a24:	e030      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
 8002a26:	4b05      	ldr	r3, [pc, #20]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	031b      	lsls	r3, r3, #12
 8002a34:	4901      	ldr	r1, [pc, #4]	@ (8002a3c <HAL_RCC_OscConfig+0x288>)
 8002a36:	4313      	orrs	r3, r2
 8002a38:	604b      	str	r3, [r1, #4]
 8002a3a:	e025      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
 8002a3c:	58024400 	.word	0x58024400
 8002a40:	4b9a      	ldr	r3, [pc, #616]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	061b      	lsls	r3, r3, #24
 8002a4e:	4997      	ldr	r1, [pc, #604]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	604b      	str	r3, [r1, #4]
 8002a54:	e018      	b.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a56:	4b95      	ldr	r3, [pc, #596]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a94      	ldr	r2, [pc, #592]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a5c:	f023 0301 	bic.w	r3, r3, #1
 8002a60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a62:	f7fe fcd5 	bl	8001410 <HAL_GetTick>
 8002a66:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a68:	e008      	b.n	8002a7c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a6a:	f7fe fcd1 	bl	8001410 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e2ed      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a7c:	4b8b      	ldr	r3, [pc, #556]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0304 	and.w	r3, r3, #4
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d1f0      	bne.n	8002a6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0310 	and.w	r3, r3, #16
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 80a9 	beq.w	8002be8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a96:	4b85      	ldr	r3, [pc, #532]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a9e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002aa0:	4b82      	ldr	r3, [pc, #520]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	2b08      	cmp	r3, #8
 8002aaa:	d007      	beq.n	8002abc <HAL_RCC_OscConfig+0x308>
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	2b18      	cmp	r3, #24
 8002ab0:	d13a      	bne.n	8002b28 <HAL_RCC_OscConfig+0x374>
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d135      	bne.n	8002b28 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002abc:	4b7b      	ldr	r3, [pc, #492]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d005      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x320>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	69db      	ldr	r3, [r3, #28]
 8002acc:	2b80      	cmp	r3, #128	@ 0x80
 8002ace:	d001      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e2c1      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ad4:	f7fe fccc 	bl	8001470 <HAL_GetREVID>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d817      	bhi.n	8002b12 <HAL_RCC_OscConfig+0x35e>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	2b20      	cmp	r3, #32
 8002ae8:	d108      	bne.n	8002afc <HAL_RCC_OscConfig+0x348>
 8002aea:	4b70      	ldr	r3, [pc, #448]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002af2:	4a6e      	ldr	r2, [pc, #440]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002af4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002af8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002afa:	e075      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002afc:	4b6b      	ldr	r3, [pc, #428]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	069b      	lsls	r3, r3, #26
 8002b0a:	4968      	ldr	r1, [pc, #416]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b10:	e06a      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b12:	4b66      	ldr	r3, [pc, #408]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	061b      	lsls	r3, r3, #24
 8002b20:	4962      	ldr	r1, [pc, #392]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b22:	4313      	orrs	r3, r2
 8002b24:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b26:	e05f      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	69db      	ldr	r3, [r3, #28]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d042      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b30:	4b5e      	ldr	r3, [pc, #376]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a5d      	ldr	r2, [pc, #372]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3c:	f7fe fc68 	bl	8001410 <HAL_GetTick>
 8002b40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b44:	f7fe fc64 	bl	8001410 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e280      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b56:	4b55      	ldr	r3, [pc, #340]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0f0      	beq.n	8002b44 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b62:	f7fe fc85 	bl	8001470 <HAL_GetREVID>
 8002b66:	4603      	mov	r3, r0
 8002b68:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d817      	bhi.n	8002ba0 <HAL_RCC_OscConfig+0x3ec>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d108      	bne.n	8002b8a <HAL_RCC_OscConfig+0x3d6>
 8002b78:	4b4c      	ldr	r3, [pc, #304]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b80:	4a4a      	ldr	r2, [pc, #296]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b82:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b86:	6053      	str	r3, [r2, #4]
 8002b88:	e02e      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
 8002b8a:	4b48      	ldr	r3, [pc, #288]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a1b      	ldr	r3, [r3, #32]
 8002b96:	069b      	lsls	r3, r3, #26
 8002b98:	4944      	ldr	r1, [pc, #272]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	604b      	str	r3, [r1, #4]
 8002b9e:	e023      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
 8002ba0:	4b42      	ldr	r3, [pc, #264]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002ba2:	68db      	ldr	r3, [r3, #12]
 8002ba4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	061b      	lsls	r3, r3, #24
 8002bae:	493f      	ldr	r1, [pc, #252]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	60cb      	str	r3, [r1, #12]
 8002bb4:	e018      	b.n	8002be8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002bb6:	4b3d      	ldr	r3, [pc, #244]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a3c      	ldr	r2, [pc, #240]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc2:	f7fe fc25 	bl	8001410 <HAL_GetTick>
 8002bc6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002bca:	f7fe fc21 	bl	8001410 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e23d      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bdc:	4b33      	ldr	r3, [pc, #204]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1f0      	bne.n	8002bca <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0308 	and.w	r3, r3, #8
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d036      	beq.n	8002c62 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d019      	beq.n	8002c30 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bfc:	4b2b      	ldr	r3, [pc, #172]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002bfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c00:	4a2a      	ldr	r2, [pc, #168]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c02:	f043 0301 	orr.w	r3, r3, #1
 8002c06:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c08:	f7fe fc02 	bl	8001410 <HAL_GetTick>
 8002c0c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c10:	f7fe fbfe 	bl	8001410 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e21a      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c22:	4b22      	ldr	r3, [pc, #136]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0f0      	beq.n	8002c10 <HAL_RCC_OscConfig+0x45c>
 8002c2e:	e018      	b.n	8002c62 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c30:	4b1e      	ldr	r3, [pc, #120]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c34:	4a1d      	ldr	r2, [pc, #116]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c36:	f023 0301 	bic.w	r3, r3, #1
 8002c3a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c3c:	f7fe fbe8 	bl	8001410 <HAL_GetTick>
 8002c40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c44:	f7fe fbe4 	bl	8001410 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e200      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c56:	4b15      	ldr	r3, [pc, #84]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1f0      	bne.n	8002c44 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0320 	and.w	r3, r3, #32
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d039      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d01c      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c76:	4b0d      	ldr	r3, [pc, #52]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a0c      	ldr	r2, [pc, #48]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c80:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c82:	f7fe fbc5 	bl	8001410 <HAL_GetTick>
 8002c86:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c88:	e008      	b.n	8002c9c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c8a:	f7fe fbc1 	bl	8001410 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d901      	bls.n	8002c9c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e1dd      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c9c:	4b03      	ldr	r3, [pc, #12]	@ (8002cac <HAL_RCC_OscConfig+0x4f8>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0f0      	beq.n	8002c8a <HAL_RCC_OscConfig+0x4d6>
 8002ca8:	e01b      	b.n	8002ce2 <HAL_RCC_OscConfig+0x52e>
 8002caa:	bf00      	nop
 8002cac:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cb0:	4b9b      	ldr	r3, [pc, #620]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a9a      	ldr	r2, [pc, #616]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002cb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002cbc:	f7fe fba8 	bl	8001410 <HAL_GetTick>
 8002cc0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cc4:	f7fe fba4 	bl	8001410 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e1c0      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cd6:	4b92      	ldr	r3, [pc, #584]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1f0      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 8081 	beq.w	8002df2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002cf0:	4b8c      	ldr	r3, [pc, #560]	@ (8002f24 <HAL_RCC_OscConfig+0x770>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a8b      	ldr	r2, [pc, #556]	@ (8002f24 <HAL_RCC_OscConfig+0x770>)
 8002cf6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cfa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cfc:	f7fe fb88 	bl	8001410 <HAL_GetTick>
 8002d00:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d04:	f7fe fb84 	bl	8001410 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b64      	cmp	r3, #100	@ 0x64
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e1a0      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d16:	4b83      	ldr	r3, [pc, #524]	@ (8002f24 <HAL_RCC_OscConfig+0x770>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0f0      	beq.n	8002d04 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d106      	bne.n	8002d38 <HAL_RCC_OscConfig+0x584>
 8002d2a:	4b7d      	ldr	r3, [pc, #500]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2e:	4a7c      	ldr	r2, [pc, #496]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d30:	f043 0301 	orr.w	r3, r3, #1
 8002d34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d36:	e02d      	b.n	8002d94 <HAL_RCC_OscConfig+0x5e0>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d10c      	bne.n	8002d5a <HAL_RCC_OscConfig+0x5a6>
 8002d40:	4b77      	ldr	r3, [pc, #476]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d44:	4a76      	ldr	r2, [pc, #472]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d46:	f023 0301 	bic.w	r3, r3, #1
 8002d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d4c:	4b74      	ldr	r3, [pc, #464]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d50:	4a73      	ldr	r2, [pc, #460]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d52:	f023 0304 	bic.w	r3, r3, #4
 8002d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d58:	e01c      	b.n	8002d94 <HAL_RCC_OscConfig+0x5e0>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b05      	cmp	r3, #5
 8002d60:	d10c      	bne.n	8002d7c <HAL_RCC_OscConfig+0x5c8>
 8002d62:	4b6f      	ldr	r3, [pc, #444]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d66:	4a6e      	ldr	r2, [pc, #440]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d68:	f043 0304 	orr.w	r3, r3, #4
 8002d6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d6e:	4b6c      	ldr	r3, [pc, #432]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d72:	4a6b      	ldr	r2, [pc, #428]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d74:	f043 0301 	orr.w	r3, r3, #1
 8002d78:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d7a:	e00b      	b.n	8002d94 <HAL_RCC_OscConfig+0x5e0>
 8002d7c:	4b68      	ldr	r3, [pc, #416]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d80:	4a67      	ldr	r2, [pc, #412]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d82:	f023 0301 	bic.w	r3, r3, #1
 8002d86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d88:	4b65      	ldr	r3, [pc, #404]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8c:	4a64      	ldr	r2, [pc, #400]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002d8e:	f023 0304 	bic.w	r3, r3, #4
 8002d92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d015      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9c:	f7fe fb38 	bl	8001410 <HAL_GetTick>
 8002da0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002da2:	e00a      	b.n	8002dba <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da4:	f7fe fb34 	bl	8001410 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e14e      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dba:	4b59      	ldr	r3, [pc, #356]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0ee      	beq.n	8002da4 <HAL_RCC_OscConfig+0x5f0>
 8002dc6:	e014      	b.n	8002df2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc8:	f7fe fb22 	bl	8001410 <HAL_GetTick>
 8002dcc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002dce:	e00a      	b.n	8002de6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd0:	f7fe fb1e 	bl	8001410 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d901      	bls.n	8002de6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e138      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002de6:	4b4e      	ldr	r3, [pc, #312]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1ee      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 812d 	beq.w	8003056 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002dfc:	4b48      	ldr	r3, [pc, #288]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e04:	2b18      	cmp	r3, #24
 8002e06:	f000 80bd 	beq.w	8002f84 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	f040 809e 	bne.w	8002f50 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e14:	4b42      	ldr	r3, [pc, #264]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a41      	ldr	r2, [pc, #260]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7fe faf6 	bl	8001410 <HAL_GetTick>
 8002e24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e28:	f7fe faf2 	bl	8001410 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e10e      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e3a:	4b39      	ldr	r3, [pc, #228]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f0      	bne.n	8002e28 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e46:	4b36      	ldr	r3, [pc, #216]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e4a:	4b37      	ldr	r3, [pc, #220]	@ (8002f28 <HAL_RCC_OscConfig+0x774>)
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e56:	0112      	lsls	r2, r2, #4
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	4931      	ldr	r1, [pc, #196]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e64:	3b01      	subs	r3, #1
 8002e66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	025b      	lsls	r3, r3, #9
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	431a      	orrs	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	041b      	lsls	r3, r3, #16
 8002e7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	061b      	lsls	r3, r3, #24
 8002e8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002e90:	4923      	ldr	r1, [pc, #140]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002e96:	4b22      	ldr	r3, [pc, #136]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9a:	4a21      	ldr	r2, [pc, #132]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002e9c:	f023 0301 	bic.w	r3, r3, #1
 8002ea0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ea2:	4b1f      	ldr	r3, [pc, #124]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ea4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ea6:	4b21      	ldr	r3, [pc, #132]	@ (8002f2c <HAL_RCC_OscConfig+0x778>)
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002eae:	00d2      	lsls	r2, r2, #3
 8002eb0:	491b      	ldr	r1, [pc, #108]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eba:	f023 020c 	bic.w	r2, r3, #12
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4917      	ldr	r1, [pc, #92]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ec8:	4b15      	ldr	r3, [pc, #84]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ecc:	f023 0202 	bic.w	r2, r3, #2
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed4:	4912      	ldr	r1, [pc, #72]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002eda:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ede:	4a10      	ldr	r2, [pc, #64]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eea:	4a0d      	ldr	r2, [pc, #52]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002eec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ef0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002efc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002efe:	4b08      	ldr	r3, [pc, #32]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f02:	4a07      	ldr	r2, [pc, #28]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002f04:	f043 0301 	orr.w	r3, r3, #1
 8002f08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f0a:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a04      	ldr	r2, [pc, #16]	@ (8002f20 <HAL_RCC_OscConfig+0x76c>)
 8002f10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f16:	f7fe fa7b 	bl	8001410 <HAL_GetTick>
 8002f1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f1c:	e011      	b.n	8002f42 <HAL_RCC_OscConfig+0x78e>
 8002f1e:	bf00      	nop
 8002f20:	58024400 	.word	0x58024400
 8002f24:	58024800 	.word	0x58024800
 8002f28:	fffffc0c 	.word	0xfffffc0c
 8002f2c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f30:	f7fe fa6e 	bl	8001410 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e08a      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f42:	4b47      	ldr	r3, [pc, #284]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0x77c>
 8002f4e:	e082      	b.n	8003056 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f50:	4b43      	ldr	r3, [pc, #268]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a42      	ldr	r2, [pc, #264]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5c:	f7fe fa58 	bl	8001410 <HAL_GetTick>
 8002f60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f64:	f7fe fa54 	bl	8001410 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e070      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f76:	4b3a      	ldr	r3, [pc, #232]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1f0      	bne.n	8002f64 <HAL_RCC_OscConfig+0x7b0>
 8002f82:	e068      	b.n	8003056 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002f84:	4b36      	ldr	r3, [pc, #216]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f88:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f8a:	4b35      	ldr	r3, [pc, #212]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8002f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d031      	beq.n	8002ffc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f003 0203 	and.w	r2, r3, #3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d12a      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	091b      	lsrs	r3, r3, #4
 8002faa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d122      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d11a      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	0a5b      	lsrs	r3, r3, #9
 8002fca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fd2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d111      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	0c1b      	lsrs	r3, r3, #16
 8002fdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d108      	bne.n	8002ffc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	0e1b      	lsrs	r3, r3, #24
 8002fee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d001      	beq.n	8003000 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e02b      	b.n	8003058 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003000:	4b17      	ldr	r3, [pc, #92]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003004:	08db      	lsrs	r3, r3, #3
 8003006:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800300a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003010:	693a      	ldr	r2, [r7, #16]
 8003012:	429a      	cmp	r2, r3
 8003014:	d01f      	beq.n	8003056 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003016:	4b12      	ldr	r3, [pc, #72]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301a:	4a11      	ldr	r2, [pc, #68]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 800301c:	f023 0301 	bic.w	r3, r3, #1
 8003020:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003022:	f7fe f9f5 	bl	8001410 <HAL_GetTick>
 8003026:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003028:	bf00      	nop
 800302a:	f7fe f9f1 	bl	8001410 <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003032:	4293      	cmp	r3, r2
 8003034:	d0f9      	beq.n	800302a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003036:	4b0a      	ldr	r3, [pc, #40]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800303a:	4b0a      	ldr	r3, [pc, #40]	@ (8003064 <HAL_RCC_OscConfig+0x8b0>)
 800303c:	4013      	ands	r3, r2
 800303e:	687a      	ldr	r2, [r7, #4]
 8003040:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003042:	00d2      	lsls	r2, r2, #3
 8003044:	4906      	ldr	r1, [pc, #24]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003046:	4313      	orrs	r3, r2
 8003048:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800304a:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 800304c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304e:	4a04      	ldr	r2, [pc, #16]	@ (8003060 <HAL_RCC_OscConfig+0x8ac>)
 8003050:	f043 0301 	orr.w	r3, r3, #1
 8003054:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3730      	adds	r7, #48	@ 0x30
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	58024400 	.word	0x58024400
 8003064:	ffff0007 	.word	0xffff0007

08003068 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b086      	sub	sp, #24
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e19c      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800307c:	4b8a      	ldr	r3, [pc, #552]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 030f 	and.w	r3, r3, #15
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d910      	bls.n	80030ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308a:	4b87      	ldr	r3, [pc, #540]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 020f 	bic.w	r2, r3, #15
 8003092:	4985      	ldr	r1, [pc, #532]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	4313      	orrs	r3, r2
 8003098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800309a:	4b83      	ldr	r3, [pc, #524]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d001      	beq.n	80030ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e184      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0304 	and.w	r3, r3, #4
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d010      	beq.n	80030da <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	691a      	ldr	r2, [r3, #16]
 80030bc:	4b7b      	ldr	r3, [pc, #492]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d908      	bls.n	80030da <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030c8:	4b78      	ldr	r3, [pc, #480]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	691b      	ldr	r3, [r3, #16]
 80030d4:	4975      	ldr	r1, [pc, #468]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0308 	and.w	r3, r3, #8
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d010      	beq.n	8003108 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	695a      	ldr	r2, [r3, #20]
 80030ea:	4b70      	ldr	r3, [pc, #448]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d908      	bls.n	8003108 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030f6:	4b6d      	ldr	r3, [pc, #436]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	496a      	ldr	r1, [pc, #424]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003104:	4313      	orrs	r3, r2
 8003106:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0310 	and.w	r3, r3, #16
 8003110:	2b00      	cmp	r3, #0
 8003112:	d010      	beq.n	8003136 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	699a      	ldr	r2, [r3, #24]
 8003118:	4b64      	ldr	r3, [pc, #400]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800311a:	69db      	ldr	r3, [r3, #28]
 800311c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003120:	429a      	cmp	r2, r3
 8003122:	d908      	bls.n	8003136 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003124:	4b61      	ldr	r3, [pc, #388]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003126:	69db      	ldr	r3, [r3, #28]
 8003128:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	495e      	ldr	r1, [pc, #376]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003132:	4313      	orrs	r3, r2
 8003134:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0320 	and.w	r3, r3, #32
 800313e:	2b00      	cmp	r3, #0
 8003140:	d010      	beq.n	8003164 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	4b59      	ldr	r3, [pc, #356]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800314e:	429a      	cmp	r2, r3
 8003150:	d908      	bls.n	8003164 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003152:	4b56      	ldr	r3, [pc, #344]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003154:	6a1b      	ldr	r3, [r3, #32]
 8003156:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	4953      	ldr	r1, [pc, #332]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003160:	4313      	orrs	r3, r2
 8003162:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d010      	beq.n	8003192 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68da      	ldr	r2, [r3, #12]
 8003174:	4b4d      	ldr	r3, [pc, #308]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 030f 	and.w	r3, r3, #15
 800317c:	429a      	cmp	r2, r3
 800317e:	d908      	bls.n	8003192 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003180:	4b4a      	ldr	r3, [pc, #296]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003182:	699b      	ldr	r3, [r3, #24]
 8003184:	f023 020f 	bic.w	r2, r3, #15
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	4947      	ldr	r1, [pc, #284]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800318e:	4313      	orrs	r3, r2
 8003190:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	2b00      	cmp	r3, #0
 800319c:	d055      	beq.n	800324a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800319e:	4b43      	ldr	r3, [pc, #268]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	4940      	ldr	r1, [pc, #256]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d107      	bne.n	80031c8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031b8:	4b3c      	ldr	r3, [pc, #240]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d121      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0f6      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	d107      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031d0:	4b36      	ldr	r3, [pc, #216]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d115      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0ea      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d107      	bne.n	80031f8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031e8:	4b30      	ldr	r3, [pc, #192]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d109      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0de      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031f8:	4b2c      	ldr	r3, [pc, #176]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e0d6      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003208:	4b28      	ldr	r3, [pc, #160]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	f023 0207 	bic.w	r2, r3, #7
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	4925      	ldr	r1, [pc, #148]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003216:	4313      	orrs	r3, r2
 8003218:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800321a:	f7fe f8f9 	bl	8001410 <HAL_GetTick>
 800321e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003220:	e00a      	b.n	8003238 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003222:	f7fe f8f5 	bl	8001410 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003230:	4293      	cmp	r3, r2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e0be      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003238:	4b1c      	ldr	r3, [pc, #112]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	429a      	cmp	r2, r3
 8003248:	d1eb      	bne.n	8003222 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d010      	beq.n	8003278 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68da      	ldr	r2, [r3, #12]
 800325a:	4b14      	ldr	r3, [pc, #80]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	429a      	cmp	r2, r3
 8003264:	d208      	bcs.n	8003278 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003266:	4b11      	ldr	r3, [pc, #68]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	f023 020f 	bic.w	r2, r3, #15
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	490e      	ldr	r1, [pc, #56]	@ (80032ac <HAL_RCC_ClockConfig+0x244>)
 8003274:	4313      	orrs	r3, r2
 8003276:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003278:	4b0b      	ldr	r3, [pc, #44]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 030f 	and.w	r3, r3, #15
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	429a      	cmp	r2, r3
 8003284:	d214      	bcs.n	80032b0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003286:	4b08      	ldr	r3, [pc, #32]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 020f 	bic.w	r2, r3, #15
 800328e:	4906      	ldr	r1, [pc, #24]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	4313      	orrs	r3, r2
 8003294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003296:	4b04      	ldr	r3, [pc, #16]	@ (80032a8 <HAL_RCC_ClockConfig+0x240>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 030f 	and.w	r3, r3, #15
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d005      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e086      	b.n	80033b6 <HAL_RCC_ClockConfig+0x34e>
 80032a8:	52002000 	.word	0x52002000
 80032ac:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d010      	beq.n	80032de <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	691a      	ldr	r2, [r3, #16]
 80032c0:	4b3f      	ldr	r3, [pc, #252]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d208      	bcs.n	80032de <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80032cc:	4b3c      	ldr	r3, [pc, #240]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	4939      	ldr	r1, [pc, #228]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0308 	and.w	r3, r3, #8
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d010      	beq.n	800330c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	695a      	ldr	r2, [r3, #20]
 80032ee:	4b34      	ldr	r3, [pc, #208]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032f0:	69db      	ldr	r3, [r3, #28]
 80032f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d208      	bcs.n	800330c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032fa:	4b31      	ldr	r3, [pc, #196]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	492e      	ldr	r1, [pc, #184]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003308:	4313      	orrs	r3, r2
 800330a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0310 	and.w	r3, r3, #16
 8003314:	2b00      	cmp	r3, #0
 8003316:	d010      	beq.n	800333a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	699a      	ldr	r2, [r3, #24]
 800331c:	4b28      	ldr	r3, [pc, #160]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 800331e:	69db      	ldr	r3, [r3, #28]
 8003320:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003324:	429a      	cmp	r2, r3
 8003326:	d208      	bcs.n	800333a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003328:	4b25      	ldr	r3, [pc, #148]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 800332a:	69db      	ldr	r3, [r3, #28]
 800332c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	4922      	ldr	r1, [pc, #136]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003336:	4313      	orrs	r3, r2
 8003338:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0320 	and.w	r3, r3, #32
 8003342:	2b00      	cmp	r3, #0
 8003344:	d010      	beq.n	8003368 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69da      	ldr	r2, [r3, #28]
 800334a:	4b1d      	ldr	r3, [pc, #116]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 800334c:	6a1b      	ldr	r3, [r3, #32]
 800334e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003352:	429a      	cmp	r2, r3
 8003354:	d208      	bcs.n	8003368 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003356:	4b1a      	ldr	r3, [pc, #104]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	4917      	ldr	r1, [pc, #92]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003364:	4313      	orrs	r3, r2
 8003366:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003368:	f000 f834 	bl	80033d4 <HAL_RCC_GetSysClockFreq>
 800336c:	4602      	mov	r2, r0
 800336e:	4b14      	ldr	r3, [pc, #80]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	0a1b      	lsrs	r3, r3, #8
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	4912      	ldr	r1, [pc, #72]	@ (80033c4 <HAL_RCC_ClockConfig+0x35c>)
 800337a:	5ccb      	ldrb	r3, [r1, r3]
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	fa22 f303 	lsr.w	r3, r2, r3
 8003384:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003386:	4b0e      	ldr	r3, [pc, #56]	@ (80033c0 <HAL_RCC_ClockConfig+0x358>)
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	4a0d      	ldr	r2, [pc, #52]	@ (80033c4 <HAL_RCC_ClockConfig+0x35c>)
 8003390:	5cd3      	ldrb	r3, [r2, r3]
 8003392:	f003 031f 	and.w	r3, r3, #31
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
 800339c:	4a0a      	ldr	r2, [pc, #40]	@ (80033c8 <HAL_RCC_ClockConfig+0x360>)
 800339e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80033a0:	4a0a      	ldr	r2, [pc, #40]	@ (80033cc <HAL_RCC_ClockConfig+0x364>)
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80033a6:	4b0a      	ldr	r3, [pc, #40]	@ (80033d0 <HAL_RCC_ClockConfig+0x368>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fd ffe6 	bl	800137c <HAL_InitTick>
 80033b0:	4603      	mov	r3, r0
 80033b2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80033b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3718      	adds	r7, #24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	58024400 	.word	0x58024400
 80033c4:	0800c65c 	.word	0x0800c65c
 80033c8:	24000004 	.word	0x24000004
 80033cc:	24000000 	.word	0x24000000
 80033d0:	2400000c 	.word	0x2400000c

080033d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b089      	sub	sp, #36	@ 0x24
 80033d8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033da:	4bb3      	ldr	r3, [pc, #716]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033e2:	2b18      	cmp	r3, #24
 80033e4:	f200 8155 	bhi.w	8003692 <HAL_RCC_GetSysClockFreq+0x2be>
 80033e8:	a201      	add	r2, pc, #4	@ (adr r2, 80033f0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80033ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ee:	bf00      	nop
 80033f0:	08003455 	.word	0x08003455
 80033f4:	08003693 	.word	0x08003693
 80033f8:	08003693 	.word	0x08003693
 80033fc:	08003693 	.word	0x08003693
 8003400:	08003693 	.word	0x08003693
 8003404:	08003693 	.word	0x08003693
 8003408:	08003693 	.word	0x08003693
 800340c:	08003693 	.word	0x08003693
 8003410:	0800347b 	.word	0x0800347b
 8003414:	08003693 	.word	0x08003693
 8003418:	08003693 	.word	0x08003693
 800341c:	08003693 	.word	0x08003693
 8003420:	08003693 	.word	0x08003693
 8003424:	08003693 	.word	0x08003693
 8003428:	08003693 	.word	0x08003693
 800342c:	08003693 	.word	0x08003693
 8003430:	08003481 	.word	0x08003481
 8003434:	08003693 	.word	0x08003693
 8003438:	08003693 	.word	0x08003693
 800343c:	08003693 	.word	0x08003693
 8003440:	08003693 	.word	0x08003693
 8003444:	08003693 	.word	0x08003693
 8003448:	08003693 	.word	0x08003693
 800344c:	08003693 	.word	0x08003693
 8003450:	08003487 	.word	0x08003487
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003454:	4b94      	ldr	r3, [pc, #592]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0320 	and.w	r3, r3, #32
 800345c:	2b00      	cmp	r3, #0
 800345e:	d009      	beq.n	8003474 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003460:	4b91      	ldr	r3, [pc, #580]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	08db      	lsrs	r3, r3, #3
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	4a90      	ldr	r2, [pc, #576]	@ (80036ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 800346c:	fa22 f303 	lsr.w	r3, r2, r3
 8003470:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003472:	e111      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003474:	4b8d      	ldr	r3, [pc, #564]	@ (80036ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003476:	61bb      	str	r3, [r7, #24]
      break;
 8003478:	e10e      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800347a:	4b8d      	ldr	r3, [pc, #564]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800347c:	61bb      	str	r3, [r7, #24]
      break;
 800347e:	e10b      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003480:	4b8c      	ldr	r3, [pc, #560]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003482:	61bb      	str	r3, [r7, #24]
      break;
 8003484:	e108      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003486:	4b88      	ldr	r3, [pc, #544]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003490:	4b85      	ldr	r3, [pc, #532]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003494:	091b      	lsrs	r3, r3, #4
 8003496:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800349a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800349c:	4b82      	ldr	r3, [pc, #520]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800349e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80034a6:	4b80      	ldr	r3, [pc, #512]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034aa:	08db      	lsrs	r3, r3, #3
 80034ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	fb02 f303 	mul.w	r3, r2, r3
 80034b6:	ee07 3a90 	vmov	s15, r3
 80034ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034be:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 80e1 	beq.w	800368c <HAL_RCC_GetSysClockFreq+0x2b8>
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	f000 8083 	beq.w	80035d8 <HAL_RCC_GetSysClockFreq+0x204>
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	f200 80a1 	bhi.w	800361c <HAL_RCC_GetSysClockFreq+0x248>
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d003      	beq.n	80034e8 <HAL_RCC_GetSysClockFreq+0x114>
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	2b01      	cmp	r3, #1
 80034e4:	d056      	beq.n	8003594 <HAL_RCC_GetSysClockFreq+0x1c0>
 80034e6:	e099      	b.n	800361c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034e8:	4b6f      	ldr	r3, [pc, #444]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0320 	and.w	r3, r3, #32
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d02d      	beq.n	8003550 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80034f4:	4b6c      	ldr	r3, [pc, #432]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	08db      	lsrs	r3, r3, #3
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	4a6b      	ldr	r2, [pc, #428]	@ (80036ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003500:	fa22 f303 	lsr.w	r3, r2, r3
 8003504:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	ee07 3a90 	vmov	s15, r3
 800350c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	ee07 3a90 	vmov	s15, r3
 8003516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800351a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800351e:	4b62      	ldr	r3, [pc, #392]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003526:	ee07 3a90 	vmov	s15, r3
 800352a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800352e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003532:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80036b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800353a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800353e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800354a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800354e:	e087      	b.n	8003660 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	ee07 3a90 	vmov	s15, r3
 8003556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800355a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80036bc <HAL_RCC_GetSysClockFreq+0x2e8>
 800355e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003562:	4b51      	ldr	r3, [pc, #324]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800356a:	ee07 3a90 	vmov	s15, r3
 800356e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003572:	ed97 6a02 	vldr	s12, [r7, #8]
 8003576:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80036b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800357a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800357e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800358a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800358e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003592:	e065      	b.n	8003660 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	ee07 3a90 	vmov	s15, r3
 800359a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800359e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80036c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80035a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035a6:	4b40      	ldr	r3, [pc, #256]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ae:	ee07 3a90 	vmov	s15, r3
 80035b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80035ba:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80036b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035d6:	e043      	b.n	8003660 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	ee07 3a90 	vmov	s15, r3
 80035de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035e2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80036c4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80035e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035ea:	4b2f      	ldr	r3, [pc, #188]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035f2:	ee07 3a90 	vmov	s15, r3
 80035f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80035fe:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80036b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003602:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003606:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800360a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800360e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003616:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800361a:	e021      	b.n	8003660 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	ee07 3a90 	vmov	s15, r3
 8003622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003626:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80036c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800362a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800362e:	4b1e      	ldr	r3, [pc, #120]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003636:	ee07 3a90 	vmov	s15, r3
 800363a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800363e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003642:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80036b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003646:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800364a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800364e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003652:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800365a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800365e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003660:	4b11      	ldr	r3, [pc, #68]	@ (80036a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003664:	0a5b      	lsrs	r3, r3, #9
 8003666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800366a:	3301      	adds	r3, #1
 800366c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	ee07 3a90 	vmov	s15, r3
 8003674:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003678:	edd7 6a07 	vldr	s13, [r7, #28]
 800367c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003680:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003684:	ee17 3a90 	vmov	r3, s15
 8003688:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800368a:	e005      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	61bb      	str	r3, [r7, #24]
      break;
 8003690:	e002      	b.n	8003698 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003692:	4b07      	ldr	r3, [pc, #28]	@ (80036b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003694:	61bb      	str	r3, [r7, #24]
      break;
 8003696:	bf00      	nop
  }

  return sysclockfreq;
 8003698:	69bb      	ldr	r3, [r7, #24]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3724      	adds	r7, #36	@ 0x24
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	58024400 	.word	0x58024400
 80036ac:	03d09000 	.word	0x03d09000
 80036b0:	003d0900 	.word	0x003d0900
 80036b4:	017d7840 	.word	0x017d7840
 80036b8:	46000000 	.word	0x46000000
 80036bc:	4c742400 	.word	0x4c742400
 80036c0:	4a742400 	.word	0x4a742400
 80036c4:	4bbebc20 	.word	0x4bbebc20

080036c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80036ce:	f7ff fe81 	bl	80033d4 <HAL_RCC_GetSysClockFreq>
 80036d2:	4602      	mov	r2, r0
 80036d4:	4b10      	ldr	r3, [pc, #64]	@ (8003718 <HAL_RCC_GetHCLKFreq+0x50>)
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	0a1b      	lsrs	r3, r3, #8
 80036da:	f003 030f 	and.w	r3, r3, #15
 80036de:	490f      	ldr	r1, [pc, #60]	@ (800371c <HAL_RCC_GetHCLKFreq+0x54>)
 80036e0:	5ccb      	ldrb	r3, [r1, r3]
 80036e2:	f003 031f 	and.w	r3, r3, #31
 80036e6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ea:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80036ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003718 <HAL_RCC_GetHCLKFreq+0x50>)
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	f003 030f 	and.w	r3, r3, #15
 80036f4:	4a09      	ldr	r2, [pc, #36]	@ (800371c <HAL_RCC_GetHCLKFreq+0x54>)
 80036f6:	5cd3      	ldrb	r3, [r2, r3]
 80036f8:	f003 031f 	and.w	r3, r3, #31
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003702:	4a07      	ldr	r2, [pc, #28]	@ (8003720 <HAL_RCC_GetHCLKFreq+0x58>)
 8003704:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003706:	4a07      	ldr	r2, [pc, #28]	@ (8003724 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800370c:	4b04      	ldr	r3, [pc, #16]	@ (8003720 <HAL_RCC_GetHCLKFreq+0x58>)
 800370e:	681b      	ldr	r3, [r3, #0]
}
 8003710:	4618      	mov	r0, r3
 8003712:	3708      	adds	r7, #8
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	58024400 	.word	0x58024400
 800371c:	0800c65c 	.word	0x0800c65c
 8003720:	24000004 	.word	0x24000004
 8003724:	24000000 	.word	0x24000000

08003728 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800372c:	f7ff ffcc 	bl	80036c8 <HAL_RCC_GetHCLKFreq>
 8003730:	4602      	mov	r2, r0
 8003732:	4b06      	ldr	r3, [pc, #24]	@ (800374c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	091b      	lsrs	r3, r3, #4
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	4904      	ldr	r1, [pc, #16]	@ (8003750 <HAL_RCC_GetPCLK1Freq+0x28>)
 800373e:	5ccb      	ldrb	r3, [r1, r3]
 8003740:	f003 031f 	and.w	r3, r3, #31
 8003744:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003748:	4618      	mov	r0, r3
 800374a:	bd80      	pop	{r7, pc}
 800374c:	58024400 	.word	0x58024400
 8003750:	0800c65c 	.word	0x0800c65c

08003754 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003758:	f7ff ffb6 	bl	80036c8 <HAL_RCC_GetHCLKFreq>
 800375c:	4602      	mov	r2, r0
 800375e:	4b06      	ldr	r3, [pc, #24]	@ (8003778 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	0a1b      	lsrs	r3, r3, #8
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	4904      	ldr	r1, [pc, #16]	@ (800377c <HAL_RCC_GetPCLK2Freq+0x28>)
 800376a:	5ccb      	ldrb	r3, [r1, r3]
 800376c:	f003 031f 	and.w	r3, r3, #31
 8003770:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003774:	4618      	mov	r0, r3
 8003776:	bd80      	pop	{r7, pc}
 8003778:	58024400 	.word	0x58024400
 800377c:	0800c65c 	.word	0x0800c65c

08003780 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003784:	b0ca      	sub	sp, #296	@ 0x128
 8003786:	af00      	add	r7, sp, #0
 8003788:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800378c:	2300      	movs	r3, #0
 800378e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003792:	2300      	movs	r3, #0
 8003794:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80037a4:	2500      	movs	r5, #0
 80037a6:	ea54 0305 	orrs.w	r3, r4, r5
 80037aa:	d049      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80037ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037b6:	d02f      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80037b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037bc:	d828      	bhi.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80037be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037c2:	d01a      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80037c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037c8:	d822      	bhi.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80037ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037d2:	d007      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80037d4:	e01c      	b.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037d6:	4bb8      	ldr	r3, [pc, #736]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037da:	4ab7      	ldr	r2, [pc, #732]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037e2:	e01a      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e8:	3308      	adds	r3, #8
 80037ea:	2102      	movs	r1, #2
 80037ec:	4618      	mov	r0, r3
 80037ee:	f001 fc8f 	bl	8005110 <RCCEx_PLL2_Config>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037f8:	e00f      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037fe:	3328      	adds	r3, #40	@ 0x28
 8003800:	2102      	movs	r1, #2
 8003802:	4618      	mov	r0, r3
 8003804:	f001 fd36 	bl	8005274 <RCCEx_PLL3_Config>
 8003808:	4603      	mov	r3, r0
 800380a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800380e:	e004      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003816:	e000      	b.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003818:	bf00      	nop
    }

    if (ret == HAL_OK)
 800381a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10a      	bne.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003822:	4ba5      	ldr	r3, [pc, #660]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003826:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800382a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800382e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003830:	4aa1      	ldr	r2, [pc, #644]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003832:	430b      	orrs	r3, r1
 8003834:	6513      	str	r3, [r2, #80]	@ 0x50
 8003836:	e003      	b.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003838:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800383c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003848:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800384c:	f04f 0900 	mov.w	r9, #0
 8003850:	ea58 0309 	orrs.w	r3, r8, r9
 8003854:	d047      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800385a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385c:	2b04      	cmp	r3, #4
 800385e:	d82a      	bhi.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003860:	a201      	add	r2, pc, #4	@ (adr r2, 8003868 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003866:	bf00      	nop
 8003868:	0800387d 	.word	0x0800387d
 800386c:	0800388b 	.word	0x0800388b
 8003870:	080038a1 	.word	0x080038a1
 8003874:	080038bf 	.word	0x080038bf
 8003878:	080038bf 	.word	0x080038bf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800387c:	4b8e      	ldr	r3, [pc, #568]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800387e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003880:	4a8d      	ldr	r2, [pc, #564]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003882:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003886:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003888:	e01a      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800388a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388e:	3308      	adds	r3, #8
 8003890:	2100      	movs	r1, #0
 8003892:	4618      	mov	r0, r3
 8003894:	f001 fc3c 	bl	8005110 <RCCEx_PLL2_Config>
 8003898:	4603      	mov	r3, r0
 800389a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800389e:	e00f      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a4:	3328      	adds	r3, #40	@ 0x28
 80038a6:	2100      	movs	r1, #0
 80038a8:	4618      	mov	r0, r3
 80038aa:	f001 fce3 	bl	8005274 <RCCEx_PLL3_Config>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038b4:	e004      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038bc:	e000      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80038be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10a      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038c8:	4b7b      	ldr	r3, [pc, #492]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038cc:	f023 0107 	bic.w	r1, r3, #7
 80038d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d6:	4a78      	ldr	r2, [pc, #480]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038d8:	430b      	orrs	r3, r1
 80038da:	6513      	str	r3, [r2, #80]	@ 0x50
 80038dc:	e003      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80038e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ee:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80038f2:	f04f 0b00 	mov.w	fp, #0
 80038f6:	ea5a 030b 	orrs.w	r3, sl, fp
 80038fa:	d04c      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80038fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003906:	d030      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800390c:	d829      	bhi.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800390e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003910:	d02d      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003912:	2bc0      	cmp	r3, #192	@ 0xc0
 8003914:	d825      	bhi.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003916:	2b80      	cmp	r3, #128	@ 0x80
 8003918:	d018      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800391a:	2b80      	cmp	r3, #128	@ 0x80
 800391c:	d821      	bhi.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800391e:	2b00      	cmp	r3, #0
 8003920:	d002      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003922:	2b40      	cmp	r3, #64	@ 0x40
 8003924:	d007      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003926:	e01c      	b.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003928:	4b63      	ldr	r3, [pc, #396]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800392a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392c:	4a62      	ldr	r2, [pc, #392]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800392e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003932:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003934:	e01c      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393a:	3308      	adds	r3, #8
 800393c:	2100      	movs	r1, #0
 800393e:	4618      	mov	r0, r3
 8003940:	f001 fbe6 	bl	8005110 <RCCEx_PLL2_Config>
 8003944:	4603      	mov	r3, r0
 8003946:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800394a:	e011      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800394c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003950:	3328      	adds	r3, #40	@ 0x28
 8003952:	2100      	movs	r1, #0
 8003954:	4618      	mov	r0, r3
 8003956:	f001 fc8d 	bl	8005274 <RCCEx_PLL3_Config>
 800395a:	4603      	mov	r3, r0
 800395c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003960:	e006      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003968:	e002      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800396a:	bf00      	nop
 800396c:	e000      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800396e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003974:	2b00      	cmp	r3, #0
 8003976:	d10a      	bne.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003978:	4b4f      	ldr	r3, [pc, #316]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800397a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800397c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003986:	4a4c      	ldr	r2, [pc, #304]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003988:	430b      	orrs	r3, r1
 800398a:	6513      	str	r3, [r2, #80]	@ 0x50
 800398c:	e003      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800398e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003992:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80039a2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80039a6:	2300      	movs	r3, #0
 80039a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80039ac:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80039b0:	460b      	mov	r3, r1
 80039b2:	4313      	orrs	r3, r2
 80039b4:	d053      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80039b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80039be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039c2:	d035      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80039c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039c8:	d82e      	bhi.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039ca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80039ce:	d031      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80039d0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80039d4:	d828      	bhi.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039da:	d01a      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80039dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039e0:	d822      	bhi.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80039e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039ea:	d007      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80039ec:	e01c      	b.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039ee:	4b32      	ldr	r3, [pc, #200]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f2:	4a31      	ldr	r2, [pc, #196]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039fa:	e01c      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a00:	3308      	adds	r3, #8
 8003a02:	2100      	movs	r1, #0
 8003a04:	4618      	mov	r0, r3
 8003a06:	f001 fb83 	bl	8005110 <RCCEx_PLL2_Config>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003a10:	e011      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a16:	3328      	adds	r3, #40	@ 0x28
 8003a18:	2100      	movs	r1, #0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f001 fc2a 	bl	8005274 <RCCEx_PLL3_Config>
 8003a20:	4603      	mov	r3, r0
 8003a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a26:	e006      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a2e:	e002      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003a30:	bf00      	nop
 8003a32:	e000      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003a34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10b      	bne.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a42:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003a4e:	4a1a      	ldr	r2, [pc, #104]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a50:	430b      	orrs	r3, r1
 8003a52:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a54:	e003      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a66:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003a6a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a74:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003a78:	460b      	mov	r3, r1
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	d056      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003a86:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a8a:	d038      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003a8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a90:	d831      	bhi.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a92:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a96:	d034      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003a98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a9c:	d82b      	bhi.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aa2:	d01d      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003aa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aa8:	d825      	bhi.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d006      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003aae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ab2:	d00a      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003ab4:	e01f      	b.n	8003af6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ab6:	bf00      	nop
 8003ab8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003abc:	4ba2      	ldr	r3, [pc, #648]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac0:	4aa1      	ldr	r2, [pc, #644]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ac2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ac6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ac8:	e01c      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ace:	3308      	adds	r3, #8
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f001 fb1c 	bl	8005110 <RCCEx_PLL2_Config>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003ade:	e011      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae4:	3328      	adds	r3, #40	@ 0x28
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f001 fbc3 	bl	8005274 <RCCEx_PLL3_Config>
 8003aee:	4603      	mov	r3, r0
 8003af0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003af4:	e006      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003afc:	e002      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003afe:	bf00      	nop
 8003b00:	e000      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003b02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d10b      	bne.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003b0c:	4b8e      	ldr	r3, [pc, #568]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b10:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b18:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003b1c:	4a8a      	ldr	r2, [pc, #552]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b1e:	430b      	orrs	r3, r1
 8003b20:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b22:	e003      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b34:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003b38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003b42:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003b46:	460b      	mov	r3, r1
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	d03a      	beq.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b52:	2b30      	cmp	r3, #48	@ 0x30
 8003b54:	d01f      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003b56:	2b30      	cmp	r3, #48	@ 0x30
 8003b58:	d819      	bhi.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b5a:	2b20      	cmp	r3, #32
 8003b5c:	d00c      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003b5e:	2b20      	cmp	r3, #32
 8003b60:	d815      	bhi.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d019      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003b66:	2b10      	cmp	r3, #16
 8003b68:	d111      	bne.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b6a:	4b77      	ldr	r3, [pc, #476]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6e:	4a76      	ldr	r2, [pc, #472]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b76:	e011      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7c:	3308      	adds	r3, #8
 8003b7e:	2102      	movs	r1, #2
 8003b80:	4618      	mov	r0, r3
 8003b82:	f001 fac5 	bl	8005110 <RCCEx_PLL2_Config>
 8003b86:	4603      	mov	r3, r0
 8003b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b8c:	e006      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b94:	e002      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b96:	bf00      	nop
 8003b98:	e000      	b.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d10a      	bne.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003ba4:	4b68      	ldr	r3, [pc, #416]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bb2:	4a65      	ldr	r2, [pc, #404]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bb8:	e003      	b.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bca:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003bce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003bd8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003bdc:	460b      	mov	r3, r1
 8003bde:	4313      	orrs	r3, r2
 8003be0:	d051      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003be8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bec:	d035      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003bee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bf2:	d82e      	bhi.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003bf4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bf8:	d031      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003bfa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bfe:	d828      	bhi.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003c00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c04:	d01a      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003c06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c0a:	d822      	bhi.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003c10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c14:	d007      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003c16:	e01c      	b.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c18:	4b4b      	ldr	r3, [pc, #300]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c1c:	4a4a      	ldr	r2, [pc, #296]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c24:	e01c      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2a:	3308      	adds	r3, #8
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f001 fa6e 	bl	8005110 <RCCEx_PLL2_Config>
 8003c34:	4603      	mov	r3, r0
 8003c36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c3a:	e011      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c40:	3328      	adds	r3, #40	@ 0x28
 8003c42:	2100      	movs	r1, #0
 8003c44:	4618      	mov	r0, r3
 8003c46:	f001 fb15 	bl	8005274 <RCCEx_PLL3_Config>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c50:	e006      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c58:	e002      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003c5a:	bf00      	nop
 8003c5c:	e000      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003c5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10a      	bne.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003c68:	4b37      	ldr	r3, [pc, #220]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c6c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c76:	4a34      	ldr	r2, [pc, #208]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c78:	430b      	orrs	r3, r1
 8003c7a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c7c:	e003      	b.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003c92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c96:	2300      	movs	r3, #0
 8003c98:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003c9c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	d056      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003caa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cb0:	d033      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003cb2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cb6:	d82c      	bhi.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003cb8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003cbc:	d02f      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003cbe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003cc2:	d826      	bhi.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003cc4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003cc8:	d02b      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003cca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003cce:	d820      	bhi.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003cd0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cd4:	d012      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003cd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cda:	d81a      	bhi.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d022      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ce4:	d115      	bne.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cea:	3308      	adds	r3, #8
 8003cec:	2101      	movs	r1, #1
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f001 fa0e 	bl	8005110 <RCCEx_PLL2_Config>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003cfa:	e015      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d00:	3328      	adds	r3, #40	@ 0x28
 8003d02:	2101      	movs	r1, #1
 8003d04:	4618      	mov	r0, r3
 8003d06:	f001 fab5 	bl	8005274 <RCCEx_PLL3_Config>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003d10:	e00a      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d18:	e006      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003d1a:	bf00      	nop
 8003d1c:	e004      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003d1e:	bf00      	nop
 8003d20:	e002      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003d22:	bf00      	nop
 8003d24:	e000      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003d26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d10d      	bne.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003d30:	4b05      	ldr	r3, [pc, #20]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d34:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d3e:	4a02      	ldr	r2, [pc, #8]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d40:	430b      	orrs	r3, r1
 8003d42:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d44:	e006      	b.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003d46:	bf00      	nop
 8003d48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003d60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d64:	2300      	movs	r3, #0
 8003d66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d6a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003d6e:	460b      	mov	r3, r1
 8003d70:	4313      	orrs	r3, r2
 8003d72:	d055      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d78:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d80:	d033      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003d82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d86:	d82c      	bhi.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d8c:	d02f      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d92:	d826      	bhi.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d98:	d02b      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003d9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d9e:	d820      	bhi.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003da0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003da4:	d012      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003da6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003daa:	d81a      	bhi.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d022      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003db0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003db4:	d115      	bne.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003db6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dba:	3308      	adds	r3, #8
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f001 f9a6 	bl	8005110 <RCCEx_PLL2_Config>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003dca:	e015      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd0:	3328      	adds	r3, #40	@ 0x28
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f001 fa4d 	bl	8005274 <RCCEx_PLL3_Config>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003de0:	e00a      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003de8:	e006      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003dea:	bf00      	nop
 8003dec:	e004      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003dee:	bf00      	nop
 8003df0:	e002      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003df2:	bf00      	nop
 8003df4:	e000      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003df6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003df8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d10b      	bne.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003e00:	4ba3      	ldr	r3, [pc, #652]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e04:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003e10:	4a9f      	ldr	r2, [pc, #636]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e12:	430b      	orrs	r3, r1
 8003e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e16:	e003      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e28:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003e2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e30:	2300      	movs	r3, #0
 8003e32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003e36:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	d037      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003e40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e4a:	d00e      	beq.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003e4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e50:	d816      	bhi.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d018      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003e56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e5a:	d111      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e5c:	4b8c      	ldr	r3, [pc, #560]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e60:	4a8b      	ldr	r2, [pc, #556]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e68:	e00f      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6e:	3308      	adds	r3, #8
 8003e70:	2101      	movs	r1, #1
 8003e72:	4618      	mov	r0, r3
 8003e74:	f001 f94c 	bl	8005110 <RCCEx_PLL2_Config>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e7e:	e004      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e86:	e000      	b.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003e88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d10a      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e92:	4b7f      	ldr	r3, [pc, #508]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e96:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea0:	4a7b      	ldr	r2, [pc, #492]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ea2:	430b      	orrs	r3, r1
 8003ea4:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ea6:	e003      	b.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003ebc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003ec6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	d039      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003ed0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d81c      	bhi.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003eda:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee0:	08003f1d 	.word	0x08003f1d
 8003ee4:	08003ef1 	.word	0x08003ef1
 8003ee8:	08003eff 	.word	0x08003eff
 8003eec:	08003f1d 	.word	0x08003f1d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ef0:	4b67      	ldr	r3, [pc, #412]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef4:	4a66      	ldr	r2, [pc, #408]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003efa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003efc:	e00f      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f02:	3308      	adds	r3, #8
 8003f04:	2102      	movs	r1, #2
 8003f06:	4618      	mov	r0, r3
 8003f08:	f001 f902 	bl	8005110 <RCCEx_PLL2_Config>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003f12:	e004      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f1a:	e000      	b.n	8003f1e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003f1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10a      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003f26:	4b5a      	ldr	r3, [pc, #360]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f2a:	f023 0103 	bic.w	r1, r3, #3
 8003f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f34:	4a56      	ldr	r2, [pc, #344]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f36:	430b      	orrs	r3, r1
 8003f38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f3a:	e003      	b.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003f50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f54:	2300      	movs	r3, #0
 8003f56:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003f5a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003f5e:	460b      	mov	r3, r1
 8003f60:	4313      	orrs	r3, r2
 8003f62:	f000 809f 	beq.w	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f66:	4b4b      	ldr	r3, [pc, #300]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a4a      	ldr	r2, [pc, #296]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f72:	f7fd fa4d 	bl	8001410 <HAL_GetTick>
 8003f76:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f7a:	e00b      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f7c:	f7fd fa48 	bl	8001410 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b64      	cmp	r3, #100	@ 0x64
 8003f8a:	d903      	bls.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f92:	e005      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f94:	4b3f      	ldr	r3, [pc, #252]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d0ed      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003fa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d179      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003fa8:	4b39      	ldr	r3, [pc, #228]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003faa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fb4:	4053      	eors	r3, r2
 8003fb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d015      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fbe:	4b34      	ldr	r3, [pc, #208]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fc6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003fca:	4b31      	ldr	r3, [pc, #196]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fce:	4a30      	ldr	r2, [pc, #192]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fd4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fd6:	4b2e      	ldr	r3, [pc, #184]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fda:	4a2d      	ldr	r2, [pc, #180]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fe0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003fe2:	4a2b      	ldr	r2, [pc, #172]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fe4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003fe8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ff2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ff6:	d118      	bne.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff8:	f7fd fa0a 	bl	8001410 <HAL_GetTick>
 8003ffc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004000:	e00d      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004002:	f7fd fa05 	bl	8001410 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800400c:	1ad2      	subs	r2, r2, r3
 800400e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004012:	429a      	cmp	r2, r3
 8004014:	d903      	bls.n	800401e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800401c:	e005      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800401e:	4b1c      	ldr	r3, [pc, #112]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004020:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d0eb      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800402a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800402e:	2b00      	cmp	r3, #0
 8004030:	d129      	bne.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004036:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800403a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800403e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004042:	d10e      	bne.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004044:	4b12      	ldr	r3, [pc, #72]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800404c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004050:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004054:	091a      	lsrs	r2, r3, #4
 8004056:	4b10      	ldr	r3, [pc, #64]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004058:	4013      	ands	r3, r2
 800405a:	4a0d      	ldr	r2, [pc, #52]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800405c:	430b      	orrs	r3, r1
 800405e:	6113      	str	r3, [r2, #16]
 8004060:	e005      	b.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004062:	4b0b      	ldr	r3, [pc, #44]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	4a0a      	ldr	r2, [pc, #40]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004068:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800406c:	6113      	str	r3, [r2, #16]
 800406e:	4b08      	ldr	r3, [pc, #32]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004070:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004076:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800407a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800407e:	4a04      	ldr	r2, [pc, #16]	@ (8004090 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004080:	430b      	orrs	r3, r1
 8004082:	6713      	str	r3, [r2, #112]	@ 0x70
 8004084:	e00e      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004086:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800408a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800408e:	e009      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004090:	58024400 	.word	0x58024400
 8004094:	58024800 	.word	0x58024800
 8004098:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80040a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ac:	f002 0301 	and.w	r3, r2, #1
 80040b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80040b4:	2300      	movs	r3, #0
 80040b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80040ba:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80040be:	460b      	mov	r3, r1
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f000 8089 	beq.w	80041d8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80040c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040cc:	2b28      	cmp	r3, #40	@ 0x28
 80040ce:	d86b      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80040d0:	a201      	add	r2, pc, #4	@ (adr r2, 80040d8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80040d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d6:	bf00      	nop
 80040d8:	080041b1 	.word	0x080041b1
 80040dc:	080041a9 	.word	0x080041a9
 80040e0:	080041a9 	.word	0x080041a9
 80040e4:	080041a9 	.word	0x080041a9
 80040e8:	080041a9 	.word	0x080041a9
 80040ec:	080041a9 	.word	0x080041a9
 80040f0:	080041a9 	.word	0x080041a9
 80040f4:	080041a9 	.word	0x080041a9
 80040f8:	0800417d 	.word	0x0800417d
 80040fc:	080041a9 	.word	0x080041a9
 8004100:	080041a9 	.word	0x080041a9
 8004104:	080041a9 	.word	0x080041a9
 8004108:	080041a9 	.word	0x080041a9
 800410c:	080041a9 	.word	0x080041a9
 8004110:	080041a9 	.word	0x080041a9
 8004114:	080041a9 	.word	0x080041a9
 8004118:	08004193 	.word	0x08004193
 800411c:	080041a9 	.word	0x080041a9
 8004120:	080041a9 	.word	0x080041a9
 8004124:	080041a9 	.word	0x080041a9
 8004128:	080041a9 	.word	0x080041a9
 800412c:	080041a9 	.word	0x080041a9
 8004130:	080041a9 	.word	0x080041a9
 8004134:	080041a9 	.word	0x080041a9
 8004138:	080041b1 	.word	0x080041b1
 800413c:	080041a9 	.word	0x080041a9
 8004140:	080041a9 	.word	0x080041a9
 8004144:	080041a9 	.word	0x080041a9
 8004148:	080041a9 	.word	0x080041a9
 800414c:	080041a9 	.word	0x080041a9
 8004150:	080041a9 	.word	0x080041a9
 8004154:	080041a9 	.word	0x080041a9
 8004158:	080041b1 	.word	0x080041b1
 800415c:	080041a9 	.word	0x080041a9
 8004160:	080041a9 	.word	0x080041a9
 8004164:	080041a9 	.word	0x080041a9
 8004168:	080041a9 	.word	0x080041a9
 800416c:	080041a9 	.word	0x080041a9
 8004170:	080041a9 	.word	0x080041a9
 8004174:	080041a9 	.word	0x080041a9
 8004178:	080041b1 	.word	0x080041b1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800417c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004180:	3308      	adds	r3, #8
 8004182:	2101      	movs	r1, #1
 8004184:	4618      	mov	r0, r3
 8004186:	f000 ffc3 	bl	8005110 <RCCEx_PLL2_Config>
 800418a:	4603      	mov	r3, r0
 800418c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004190:	e00f      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004196:	3328      	adds	r3, #40	@ 0x28
 8004198:	2101      	movs	r1, #1
 800419a:	4618      	mov	r0, r3
 800419c:	f001 f86a 	bl	8005274 <RCCEx_PLL3_Config>
 80041a0:	4603      	mov	r3, r0
 80041a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80041a6:	e004      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ae:	e000      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80041b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10a      	bne.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80041ba:	4bbf      	ldr	r3, [pc, #764]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041be:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80041c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041c8:	4abb      	ldr	r2, [pc, #748]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041ca:	430b      	orrs	r3, r1
 80041cc:	6553      	str	r3, [r2, #84]	@ 0x54
 80041ce:	e003      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80041d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e0:	f002 0302 	and.w	r3, r2, #2
 80041e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80041e8:	2300      	movs	r3, #0
 80041ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80041ee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80041f2:	460b      	mov	r3, r1
 80041f4:	4313      	orrs	r3, r2
 80041f6:	d041      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80041f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041fe:	2b05      	cmp	r3, #5
 8004200:	d824      	bhi.n	800424c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004202:	a201      	add	r2, pc, #4	@ (adr r2, 8004208 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004208:	08004255 	.word	0x08004255
 800420c:	08004221 	.word	0x08004221
 8004210:	08004237 	.word	0x08004237
 8004214:	08004255 	.word	0x08004255
 8004218:	08004255 	.word	0x08004255
 800421c:	08004255 	.word	0x08004255
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004224:	3308      	adds	r3, #8
 8004226:	2101      	movs	r1, #1
 8004228:	4618      	mov	r0, r3
 800422a:	f000 ff71 	bl	8005110 <RCCEx_PLL2_Config>
 800422e:	4603      	mov	r3, r0
 8004230:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004234:	e00f      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800423a:	3328      	adds	r3, #40	@ 0x28
 800423c:	2101      	movs	r1, #1
 800423e:	4618      	mov	r0, r3
 8004240:	f001 f818 	bl	8005274 <RCCEx_PLL3_Config>
 8004244:	4603      	mov	r3, r0
 8004246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800424a:	e004      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004252:	e000      	b.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004254:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004256:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10a      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800425e:	4b96      	ldr	r3, [pc, #600]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004262:	f023 0107 	bic.w	r1, r3, #7
 8004266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800426a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800426c:	4a92      	ldr	r2, [pc, #584]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800426e:	430b      	orrs	r3, r1
 8004270:	6553      	str	r3, [r2, #84]	@ 0x54
 8004272:	e003      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004274:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004278:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800427c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004284:	f002 0304 	and.w	r3, r2, #4
 8004288:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800428c:	2300      	movs	r3, #0
 800428e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004292:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004296:	460b      	mov	r3, r1
 8004298:	4313      	orrs	r3, r2
 800429a:	d044      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800429c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042a4:	2b05      	cmp	r3, #5
 80042a6:	d825      	bhi.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80042a8:	a201      	add	r2, pc, #4	@ (adr r2, 80042b0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80042aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ae:	bf00      	nop
 80042b0:	080042fd 	.word	0x080042fd
 80042b4:	080042c9 	.word	0x080042c9
 80042b8:	080042df 	.word	0x080042df
 80042bc:	080042fd 	.word	0x080042fd
 80042c0:	080042fd 	.word	0x080042fd
 80042c4:	080042fd 	.word	0x080042fd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042cc:	3308      	adds	r3, #8
 80042ce:	2101      	movs	r1, #1
 80042d0:	4618      	mov	r0, r3
 80042d2:	f000 ff1d 	bl	8005110 <RCCEx_PLL2_Config>
 80042d6:	4603      	mov	r3, r0
 80042d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80042dc:	e00f      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e2:	3328      	adds	r3, #40	@ 0x28
 80042e4:	2101      	movs	r1, #1
 80042e6:	4618      	mov	r0, r3
 80042e8:	f000 ffc4 	bl	8005274 <RCCEx_PLL3_Config>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80042f2:	e004      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042fa:	e000      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80042fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004302:	2b00      	cmp	r3, #0
 8004304:	d10b      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004306:	4b6c      	ldr	r3, [pc, #432]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430a:	f023 0107 	bic.w	r1, r3, #7
 800430e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004312:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004316:	4a68      	ldr	r2, [pc, #416]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004318:	430b      	orrs	r3, r1
 800431a:	6593      	str	r3, [r2, #88]	@ 0x58
 800431c:	e003      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800431e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004322:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800432e:	f002 0320 	and.w	r3, r2, #32
 8004332:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004336:	2300      	movs	r3, #0
 8004338:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800433c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004340:	460b      	mov	r3, r1
 8004342:	4313      	orrs	r3, r2
 8004344:	d055      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800434e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004352:	d033      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004354:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004358:	d82c      	bhi.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800435a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800435e:	d02f      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004364:	d826      	bhi.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004366:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800436a:	d02b      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800436c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004370:	d820      	bhi.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004372:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004376:	d012      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004378:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800437c:	d81a      	bhi.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800437e:	2b00      	cmp	r3, #0
 8004380:	d022      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004382:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004386:	d115      	bne.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438c:	3308      	adds	r3, #8
 800438e:	2100      	movs	r1, #0
 8004390:	4618      	mov	r0, r3
 8004392:	f000 febd 	bl	8005110 <RCCEx_PLL2_Config>
 8004396:	4603      	mov	r3, r0
 8004398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800439c:	e015      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800439e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043a2:	3328      	adds	r3, #40	@ 0x28
 80043a4:	2102      	movs	r1, #2
 80043a6:	4618      	mov	r0, r3
 80043a8:	f000 ff64 	bl	8005274 <RCCEx_PLL3_Config>
 80043ac:	4603      	mov	r3, r0
 80043ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80043b2:	e00a      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043ba:	e006      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043bc:	bf00      	nop
 80043be:	e004      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043c0:	bf00      	nop
 80043c2:	e002      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043c4:	bf00      	nop
 80043c6:	e000      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d10b      	bne.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043d2:	4b39      	ldr	r3, [pc, #228]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80043da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e2:	4a35      	ldr	r2, [pc, #212]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043e4:	430b      	orrs	r3, r1
 80043e6:	6553      	str	r3, [r2, #84]	@ 0x54
 80043e8:	e003      	b.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80043f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80043fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004402:	2300      	movs	r3, #0
 8004404:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004408:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800440c:	460b      	mov	r3, r1
 800440e:	4313      	orrs	r3, r2
 8004410:	d058      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800441a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800441e:	d033      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004420:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004424:	d82c      	bhi.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800442a:	d02f      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800442c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004430:	d826      	bhi.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004432:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004436:	d02b      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004438:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800443c:	d820      	bhi.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800443e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004442:	d012      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004444:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004448:	d81a      	bhi.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800444a:	2b00      	cmp	r3, #0
 800444c:	d022      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800444e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004452:	d115      	bne.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004458:	3308      	adds	r3, #8
 800445a:	2100      	movs	r1, #0
 800445c:	4618      	mov	r0, r3
 800445e:	f000 fe57 	bl	8005110 <RCCEx_PLL2_Config>
 8004462:	4603      	mov	r3, r0
 8004464:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004468:	e015      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800446a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800446e:	3328      	adds	r3, #40	@ 0x28
 8004470:	2102      	movs	r1, #2
 8004472:	4618      	mov	r0, r3
 8004474:	f000 fefe 	bl	8005274 <RCCEx_PLL3_Config>
 8004478:	4603      	mov	r3, r0
 800447a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800447e:	e00a      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004486:	e006      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004488:	bf00      	nop
 800448a:	e004      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800448c:	bf00      	nop
 800448e:	e002      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004490:	bf00      	nop
 8004492:	e000      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004494:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10e      	bne.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800449e:	4b06      	ldr	r3, [pc, #24]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044ae:	4a02      	ldr	r2, [pc, #8]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044b0:	430b      	orrs	r3, r1
 80044b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80044b4:	e006      	b.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80044b6:	bf00      	nop
 80044b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80044c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044cc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80044d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80044d4:	2300      	movs	r3, #0
 80044d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80044da:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80044de:	460b      	mov	r3, r1
 80044e0:	4313      	orrs	r3, r2
 80044e2:	d055      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80044e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80044ec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80044f0:	d033      	beq.n	800455a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80044f2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80044f6:	d82c      	bhi.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044fc:	d02f      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80044fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004502:	d826      	bhi.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004504:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004508:	d02b      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800450a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800450e:	d820      	bhi.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004510:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004514:	d012      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004516:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800451a:	d81a      	bhi.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800451c:	2b00      	cmp	r3, #0
 800451e:	d022      	beq.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004520:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004524:	d115      	bne.n	8004552 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452a:	3308      	adds	r3, #8
 800452c:	2100      	movs	r1, #0
 800452e:	4618      	mov	r0, r3
 8004530:	f000 fdee 	bl	8005110 <RCCEx_PLL2_Config>
 8004534:	4603      	mov	r3, r0
 8004536:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800453a:	e015      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800453c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004540:	3328      	adds	r3, #40	@ 0x28
 8004542:	2102      	movs	r1, #2
 8004544:	4618      	mov	r0, r3
 8004546:	f000 fe95 	bl	8005274 <RCCEx_PLL3_Config>
 800454a:	4603      	mov	r3, r0
 800454c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004550:	e00a      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004558:	e006      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800455a:	bf00      	nop
 800455c:	e004      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800455e:	bf00      	nop
 8004560:	e002      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004562:	bf00      	nop
 8004564:	e000      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004566:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004568:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10b      	bne.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004570:	4ba1      	ldr	r3, [pc, #644]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004574:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004580:	4a9d      	ldr	r2, [pc, #628]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004582:	430b      	orrs	r3, r1
 8004584:	6593      	str	r3, [r2, #88]	@ 0x58
 8004586:	e003      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004588:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800458c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004598:	f002 0308 	and.w	r3, r2, #8
 800459c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80045a0:	2300      	movs	r3, #0
 80045a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80045a6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80045aa:	460b      	mov	r3, r1
 80045ac:	4313      	orrs	r3, r2
 80045ae:	d01e      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045bc:	d10c      	bne.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80045be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c2:	3328      	adds	r3, #40	@ 0x28
 80045c4:	2102      	movs	r1, #2
 80045c6:	4618      	mov	r0, r3
 80045c8:	f000 fe54 	bl	8005274 <RCCEx_PLL3_Config>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80045d8:	4b87      	ldr	r3, [pc, #540]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045dc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80045e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045e8:	4a83      	ldr	r2, [pc, #524]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045ea:	430b      	orrs	r3, r1
 80045ec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f6:	f002 0310 	and.w	r3, r2, #16
 80045fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045fe:	2300      	movs	r3, #0
 8004600:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004604:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004608:	460b      	mov	r3, r1
 800460a:	4313      	orrs	r3, r2
 800460c:	d01e      	beq.n	800464c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800460e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004612:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800461a:	d10c      	bne.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800461c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004620:	3328      	adds	r3, #40	@ 0x28
 8004622:	2102      	movs	r1, #2
 8004624:	4618      	mov	r0, r3
 8004626:	f000 fe25 	bl	8005274 <RCCEx_PLL3_Config>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d002      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004636:	4b70      	ldr	r3, [pc, #448]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800463a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800463e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004642:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004646:	4a6c      	ldr	r2, [pc, #432]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004648:	430b      	orrs	r3, r1
 800464a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800464c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004654:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004658:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800465c:	2300      	movs	r3, #0
 800465e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004662:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004666:	460b      	mov	r3, r1
 8004668:	4313      	orrs	r3, r2
 800466a:	d03e      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800466c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004670:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004674:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004678:	d022      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800467a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800467e:	d81b      	bhi.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004684:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004688:	d00b      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800468a:	e015      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800468c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004690:	3308      	adds	r3, #8
 8004692:	2100      	movs	r1, #0
 8004694:	4618      	mov	r0, r3
 8004696:	f000 fd3b 	bl	8005110 <RCCEx_PLL2_Config>
 800469a:	4603      	mov	r3, r0
 800469c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80046a0:	e00f      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a6:	3328      	adds	r3, #40	@ 0x28
 80046a8:	2102      	movs	r1, #2
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fde2 	bl	8005274 <RCCEx_PLL3_Config>
 80046b0:	4603      	mov	r3, r0
 80046b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80046b6:	e004      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046be:	e000      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80046c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10b      	bne.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046ca:	4b4b      	ldr	r3, [pc, #300]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80046d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80046da:	4a47      	ldr	r2, [pc, #284]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046dc:	430b      	orrs	r3, r1
 80046de:	6593      	str	r3, [r2, #88]	@ 0x58
 80046e0:	e003      	b.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80046ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80046f6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046f8:	2300      	movs	r3, #0
 80046fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80046fc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004700:	460b      	mov	r3, r1
 8004702:	4313      	orrs	r3, r2
 8004704:	d03b      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004712:	d01f      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004714:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004718:	d818      	bhi.n	800474c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800471a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800471e:	d003      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004720:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004724:	d007      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004726:	e011      	b.n	800474c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004728:	4b33      	ldr	r3, [pc, #204]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800472a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472c:	4a32      	ldr	r2, [pc, #200]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800472e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004732:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004734:	e00f      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473a:	3328      	adds	r3, #40	@ 0x28
 800473c:	2101      	movs	r1, #1
 800473e:	4618      	mov	r0, r3
 8004740:	f000 fd98 	bl	8005274 <RCCEx_PLL3_Config>
 8004744:	4603      	mov	r3, r0
 8004746:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800474a:	e004      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004752:	e000      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004754:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10b      	bne.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800475e:	4b26      	ldr	r3, [pc, #152]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004762:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800476e:	4a22      	ldr	r2, [pc, #136]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004770:	430b      	orrs	r3, r1
 8004772:	6553      	str	r3, [r2, #84]	@ 0x54
 8004774:	e003      	b.n	800477e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004776:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800477a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800477e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004786:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800478a:	673b      	str	r3, [r7, #112]	@ 0x70
 800478c:	2300      	movs	r3, #0
 800478e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004790:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004794:	460b      	mov	r3, r1
 8004796:	4313      	orrs	r3, r2
 8004798:	d034      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800479a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d003      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80047a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047a8:	d007      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80047aa:	e011      	b.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047ac:	4b12      	ldr	r3, [pc, #72]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b0:	4a11      	ldr	r2, [pc, #68]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80047b8:	e00e      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80047ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047be:	3308      	adds	r3, #8
 80047c0:	2102      	movs	r1, #2
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 fca4 	bl	8005110 <RCCEx_PLL2_Config>
 80047c8:	4603      	mov	r3, r0
 80047ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80047ce:	e003      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10d      	bne.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80047e0:	4b05      	ldr	r3, [pc, #20]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80047e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047ee:	4a02      	ldr	r2, [pc, #8]	@ (80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047f0:	430b      	orrs	r3, r1
 80047f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047f4:	e006      	b.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80047f6:	bf00      	nop
 80047f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004800:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004810:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004812:	2300      	movs	r3, #0
 8004814:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004816:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800481a:	460b      	mov	r3, r1
 800481c:	4313      	orrs	r3, r2
 800481e:	d00c      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004824:	3328      	adds	r3, #40	@ 0x28
 8004826:	2102      	movs	r1, #2
 8004828:	4618      	mov	r0, r3
 800482a:	f000 fd23 	bl	8005274 <RCCEx_PLL3_Config>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d002      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800483a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004842:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004846:	663b      	str	r3, [r7, #96]	@ 0x60
 8004848:	2300      	movs	r3, #0
 800484a:	667b      	str	r3, [r7, #100]	@ 0x64
 800484c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004850:	460b      	mov	r3, r1
 8004852:	4313      	orrs	r3, r2
 8004854:	d038      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800485e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004862:	d018      	beq.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004864:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004868:	d811      	bhi.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800486a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800486e:	d014      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004874:	d80b      	bhi.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004876:	2b00      	cmp	r3, #0
 8004878:	d011      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800487a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800487e:	d106      	bne.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004880:	4bc3      	ldr	r3, [pc, #780]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004884:	4ac2      	ldr	r2, [pc, #776]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004886:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800488a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800488c:	e008      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004894:	e004      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004896:	bf00      	nop
 8004898:	e002      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800489a:	bf00      	nop
 800489c:	e000      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800489e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10b      	bne.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80048a8:	4bb9      	ldr	r3, [pc, #740]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ac:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80048b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048b8:	4ab5      	ldr	r2, [pc, #724]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048ba:	430b      	orrs	r3, r1
 80048bc:	6553      	str	r3, [r2, #84]	@ 0x54
 80048be:	e003      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80048c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80048d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048d6:	2300      	movs	r3, #0
 80048d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048da:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80048de:	460b      	mov	r3, r1
 80048e0:	4313      	orrs	r3, r2
 80048e2:	d009      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80048e4:	4baa      	ldr	r3, [pc, #680]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80048ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048f2:	4aa7      	ldr	r2, [pc, #668]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048f4:	430b      	orrs	r3, r1
 80048f6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80048f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004900:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004904:	653b      	str	r3, [r7, #80]	@ 0x50
 8004906:	2300      	movs	r3, #0
 8004908:	657b      	str	r3, [r7, #84]	@ 0x54
 800490a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800490e:	460b      	mov	r3, r1
 8004910:	4313      	orrs	r3, r2
 8004912:	d00a      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004914:	4b9e      	ldr	r3, [pc, #632]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800491c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004920:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004924:	4a9a      	ldr	r2, [pc, #616]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004926:	430b      	orrs	r3, r1
 8004928:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800492a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004932:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004936:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004938:	2300      	movs	r3, #0
 800493a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800493c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004940:	460b      	mov	r3, r1
 8004942:	4313      	orrs	r3, r2
 8004944:	d009      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004946:	4b92      	ldr	r3, [pc, #584]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800494a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800494e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004954:	4a8e      	ldr	r2, [pc, #568]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004956:	430b      	orrs	r3, r1
 8004958:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800495a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004962:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004966:	643b      	str	r3, [r7, #64]	@ 0x40
 8004968:	2300      	movs	r3, #0
 800496a:	647b      	str	r3, [r7, #68]	@ 0x44
 800496c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004970:	460b      	mov	r3, r1
 8004972:	4313      	orrs	r3, r2
 8004974:	d00e      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004976:	4b86      	ldr	r3, [pc, #536]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	4a85      	ldr	r2, [pc, #532]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800497c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004980:	6113      	str	r3, [r2, #16]
 8004982:	4b83      	ldr	r3, [pc, #524]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004984:	6919      	ldr	r1, [r3, #16]
 8004986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800498e:	4a80      	ldr	r2, [pc, #512]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004990:	430b      	orrs	r3, r1
 8004992:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80049a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80049a2:	2300      	movs	r3, #0
 80049a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049a6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80049aa:	460b      	mov	r3, r1
 80049ac:	4313      	orrs	r3, r2
 80049ae:	d009      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80049b0:	4b77      	ldr	r3, [pc, #476]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049b4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80049b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049be:	4a74      	ldr	r2, [pc, #464]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049c0:	430b      	orrs	r3, r1
 80049c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80049c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049cc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80049d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80049d2:	2300      	movs	r3, #0
 80049d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80049d6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80049da:	460b      	mov	r3, r1
 80049dc:	4313      	orrs	r3, r2
 80049de:	d00a      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80049e0:	4b6b      	ldr	r3, [pc, #428]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049e4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80049e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049f0:	4a67      	ldr	r2, [pc, #412]	@ (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049f2:	430b      	orrs	r3, r1
 80049f4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80049f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049fe:	2100      	movs	r1, #0
 8004a00:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a08:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	d011      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a16:	3308      	adds	r3, #8
 8004a18:	2100      	movs	r1, #0
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fb78 	bl	8005110 <RCCEx_PLL2_Config>
 8004a20:	4603      	mov	r3, r0
 8004a22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d003      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3e:	2100      	movs	r1, #0
 8004a40:	6239      	str	r1, [r7, #32]
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a48:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	d011      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a56:	3308      	adds	r3, #8
 8004a58:	2101      	movs	r1, #1
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f000 fb58 	bl	8005110 <RCCEx_PLL2_Config>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7e:	2100      	movs	r1, #0
 8004a80:	61b9      	str	r1, [r7, #24]
 8004a82:	f003 0304 	and.w	r3, r3, #4
 8004a86:	61fb      	str	r3, [r7, #28]
 8004a88:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	d011      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a96:	3308      	adds	r3, #8
 8004a98:	2102      	movs	r1, #2
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f000 fb38 	bl	8005110 <RCCEx_PLL2_Config>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d003      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ab2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abe:	2100      	movs	r1, #0
 8004ac0:	6139      	str	r1, [r7, #16]
 8004ac2:	f003 0308 	and.w	r3, r3, #8
 8004ac6:	617b      	str	r3, [r7, #20]
 8004ac8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004acc:	460b      	mov	r3, r1
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	d011      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad6:	3328      	adds	r3, #40	@ 0x28
 8004ad8:	2100      	movs	r1, #0
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 fbca 	bl	8005274 <RCCEx_PLL3_Config>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004ae6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d003      	beq.n	8004af6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004af2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afe:	2100      	movs	r1, #0
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	f003 0310 	and.w	r3, r3, #16
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	d011      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b16:	3328      	adds	r3, #40	@ 0x28
 8004b18:	2101      	movs	r1, #1
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fbaa 	bl	8005274 <RCCEx_PLL3_Config>
 8004b20:	4603      	mov	r3, r0
 8004b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d003      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004b36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3e:	2100      	movs	r1, #0
 8004b40:	6039      	str	r1, [r7, #0]
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	607b      	str	r3, [r7, #4]
 8004b48:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	d011      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b56:	3328      	adds	r3, #40	@ 0x28
 8004b58:	2102      	movs	r1, #2
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 fb8a 	bl	8005274 <RCCEx_PLL3_Config>
 8004b60:	4603      	mov	r3, r0
 8004b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004b76:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	e000      	b.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b90:	58024400 	.word	0x58024400

08004b94 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004b98:	f7fe fd96 	bl	80036c8 <HAL_RCC_GetHCLKFreq>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	4b06      	ldr	r3, [pc, #24]	@ (8004bb8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004ba0:	6a1b      	ldr	r3, [r3, #32]
 8004ba2:	091b      	lsrs	r3, r3, #4
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	4904      	ldr	r1, [pc, #16]	@ (8004bbc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004baa:	5ccb      	ldrb	r3, [r1, r3]
 8004bac:	f003 031f 	and.w	r3, r3, #31
 8004bb0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	58024400 	.word	0x58024400
 8004bbc:	0800c65c 	.word	0x0800c65c

08004bc0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b089      	sub	sp, #36	@ 0x24
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004bc8:	4ba1      	ldr	r3, [pc, #644]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bcc:	f003 0303 	and.w	r3, r3, #3
 8004bd0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004bd2:	4b9f      	ldr	r3, [pc, #636]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd6:	0b1b      	lsrs	r3, r3, #12
 8004bd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bdc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004bde:	4b9c      	ldr	r3, [pc, #624]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be2:	091b      	lsrs	r3, r3, #4
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004bea:	4b99      	ldr	r3, [pc, #612]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bee:	08db      	lsrs	r3, r3, #3
 8004bf0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	fb02 f303 	mul.w	r3, r2, r3
 8004bfa:	ee07 3a90 	vmov	s15, r3
 8004bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c02:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 8111 	beq.w	8004e30 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	f000 8083 	beq.w	8004d1c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	f200 80a1 	bhi.w	8004d60 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d003      	beq.n	8004c2c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d056      	beq.n	8004cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004c2a:	e099      	b.n	8004d60 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c2c:	4b88      	ldr	r3, [pc, #544]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f003 0320 	and.w	r3, r3, #32
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d02d      	beq.n	8004c94 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c38:	4b85      	ldr	r3, [pc, #532]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	08db      	lsrs	r3, r3, #3
 8004c3e:	f003 0303 	and.w	r3, r3, #3
 8004c42:	4a84      	ldr	r2, [pc, #528]	@ (8004e54 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004c44:	fa22 f303 	lsr.w	r3, r2, r3
 8004c48:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	ee07 3a90 	vmov	s15, r3
 8004c50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	ee07 3a90 	vmov	s15, r3
 8004c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c62:	4b7b      	ldr	r3, [pc, #492]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c6a:	ee07 3a90 	vmov	s15, r3
 8004c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c72:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c76:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004e58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c8e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004c92:	e087      	b.n	8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	ee07 3a90 	vmov	s15, r3
 8004c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c9e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004e5c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004ca2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ca6:	4b6a      	ldr	r3, [pc, #424]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cae:	ee07 3a90 	vmov	s15, r3
 8004cb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004e58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004cbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cc6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cd6:	e065      	b.n	8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	ee07 3a90 	vmov	s15, r3
 8004cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ce2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004e60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004ce6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cea:	4b59      	ldr	r3, [pc, #356]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cf2:	ee07 3a90 	vmov	s15, r3
 8004cf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cfe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004e58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d1a:	e043      	b.n	8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	ee07 3a90 	vmov	s15, r3
 8004d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d26:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004e64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004d2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d2e:	4b48      	ldr	r3, [pc, #288]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d36:	ee07 3a90 	vmov	s15, r3
 8004d3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d42:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004e58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d5e:	e021      	b.n	8004da4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	ee07 3a90 	vmov	s15, r3
 8004d66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d6a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004e60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004d6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d72:	4b37      	ldr	r3, [pc, #220]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d7a:	ee07 3a90 	vmov	s15, r3
 8004d7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d82:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d86:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004e58 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004d8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004da2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004da4:	4b2a      	ldr	r3, [pc, #168]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004da8:	0a5b      	lsrs	r3, r3, #9
 8004daa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dae:	ee07 3a90 	vmov	s15, r3
 8004db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004db6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004dba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004dbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8004dc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dca:	ee17 2a90 	vmov	r2, s15
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd6:	0c1b      	lsrs	r3, r3, #16
 8004dd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ddc:	ee07 3a90 	vmov	s15, r3
 8004de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004de4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004de8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004dec:	edd7 6a07 	vldr	s13, [r7, #28]
 8004df0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004df4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004df8:	ee17 2a90 	vmov	r2, s15
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004e00:	4b13      	ldr	r3, [pc, #76]	@ (8004e50 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e04:	0e1b      	lsrs	r3, r3, #24
 8004e06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e0a:	ee07 3a90 	vmov	s15, r3
 8004e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e26:	ee17 2a90 	vmov	r2, s15
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004e2e:	e008      	b.n	8004e42 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	609a      	str	r2, [r3, #8]
}
 8004e42:	bf00      	nop
 8004e44:	3724      	adds	r7, #36	@ 0x24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	58024400 	.word	0x58024400
 8004e54:	03d09000 	.word	0x03d09000
 8004e58:	46000000 	.word	0x46000000
 8004e5c:	4c742400 	.word	0x4c742400
 8004e60:	4a742400 	.word	0x4a742400
 8004e64:	4bbebc20 	.word	0x4bbebc20

08004e68 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b089      	sub	sp, #36	@ 0x24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e70:	4ba1      	ldr	r3, [pc, #644]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e74:	f003 0303 	and.w	r3, r3, #3
 8004e78:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004e7a:	4b9f      	ldr	r3, [pc, #636]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e7e:	0d1b      	lsrs	r3, r3, #20
 8004e80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e84:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004e86:	4b9c      	ldr	r3, [pc, #624]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e8a:	0a1b      	lsrs	r3, r3, #8
 8004e8c:	f003 0301 	and.w	r3, r3, #1
 8004e90:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004e92:	4b99      	ldr	r3, [pc, #612]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e96:	08db      	lsrs	r3, r3, #3
 8004e98:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ea2:	ee07 3a90 	vmov	s15, r3
 8004ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eaa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f000 8111 	beq.w	80050d8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	f000 8083 	beq.w	8004fc4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	f200 80a1 	bhi.w	8005008 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d056      	beq.n	8004f80 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004ed2:	e099      	b.n	8005008 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ed4:	4b88      	ldr	r3, [pc, #544]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0320 	and.w	r3, r3, #32
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d02d      	beq.n	8004f3c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ee0:	4b85      	ldr	r3, [pc, #532]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	08db      	lsrs	r3, r3, #3
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	4a84      	ldr	r2, [pc, #528]	@ (80050fc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004eec:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	ee07 3a90 	vmov	s15, r3
 8004ef8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	ee07 3a90 	vmov	s15, r3
 8004f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f0a:	4b7b      	ldr	r3, [pc, #492]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f12:	ee07 3a90 	vmov	s15, r3
 8004f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f1e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005100 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f36:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004f3a:	e087      	b.n	800504c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	ee07 3a90 	vmov	s15, r3
 8004f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f46:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005104 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f4e:	4b6a      	ldr	r3, [pc, #424]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f56:	ee07 3a90 	vmov	s15, r3
 8004f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f62:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005100 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f7e:	e065      	b.n	800504c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	ee07 3a90 	vmov	s15, r3
 8004f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f8a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005108 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004f8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f92:	4b59      	ldr	r3, [pc, #356]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f9a:	ee07 3a90 	vmov	s15, r3
 8004f9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fa2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fa6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005100 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004faa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fc2:	e043      	b.n	800504c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	ee07 3a90 	vmov	s15, r3
 8004fca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800510c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004fd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fd6:	4b48      	ldr	r3, [pc, #288]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fde:	ee07 3a90 	vmov	s15, r3
 8004fe2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fe6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005100 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004fee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ff2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ff6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ffa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ffe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005002:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005006:	e021      	b.n	800504c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	ee07 3a90 	vmov	s15, r3
 800500e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005012:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005108 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800501a:	4b37      	ldr	r3, [pc, #220]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800501c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005022:	ee07 3a90 	vmov	s15, r3
 8005026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800502a:	ed97 6a03 	vldr	s12, [r7, #12]
 800502e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005100 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005032:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005036:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800503a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800503e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005046:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800504a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800504c:	4b2a      	ldr	r3, [pc, #168]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800504e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005050:	0a5b      	lsrs	r3, r3, #9
 8005052:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005056:	ee07 3a90 	vmov	s15, r3
 800505a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800505e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005062:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005066:	edd7 6a07 	vldr	s13, [r7, #28]
 800506a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800506e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005072:	ee17 2a90 	vmov	r2, s15
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800507a:	4b1f      	ldr	r3, [pc, #124]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800507c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507e:	0c1b      	lsrs	r3, r3, #16
 8005080:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005084:	ee07 3a90 	vmov	s15, r3
 8005088:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800508c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005090:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005094:	edd7 6a07 	vldr	s13, [r7, #28]
 8005098:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800509c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050a0:	ee17 2a90 	vmov	r2, s15
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80050a8:	4b13      	ldr	r3, [pc, #76]	@ (80050f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ac:	0e1b      	lsrs	r3, r3, #24
 80050ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050b2:	ee07 3a90 	vmov	s15, r3
 80050b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80050be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80050c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80050c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050ce:	ee17 2a90 	vmov	r2, s15
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80050d6:	e008      	b.n	80050ea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	609a      	str	r2, [r3, #8]
}
 80050ea:	bf00      	nop
 80050ec:	3724      	adds	r7, #36	@ 0x24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
 80050f6:	bf00      	nop
 80050f8:	58024400 	.word	0x58024400
 80050fc:	03d09000 	.word	0x03d09000
 8005100:	46000000 	.word	0x46000000
 8005104:	4c742400 	.word	0x4c742400
 8005108:	4a742400 	.word	0x4a742400
 800510c:	4bbebc20 	.word	0x4bbebc20

08005110 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800511a:	2300      	movs	r3, #0
 800511c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800511e:	4b53      	ldr	r3, [pc, #332]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	2b03      	cmp	r3, #3
 8005128:	d101      	bne.n	800512e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e099      	b.n	8005262 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800512e:	4b4f      	ldr	r3, [pc, #316]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a4e      	ldr	r2, [pc, #312]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005134:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005138:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800513a:	f7fc f969 	bl	8001410 <HAL_GetTick>
 800513e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005140:	e008      	b.n	8005154 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005142:	f7fc f965 	bl	8001410 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	2b02      	cmp	r3, #2
 800514e:	d901      	bls.n	8005154 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e086      	b.n	8005262 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005154:	4b45      	ldr	r3, [pc, #276]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d1f0      	bne.n	8005142 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005160:	4b42      	ldr	r3, [pc, #264]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005164:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	031b      	lsls	r3, r3, #12
 800516e:	493f      	ldr	r1, [pc, #252]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005170:	4313      	orrs	r3, r2
 8005172:	628b      	str	r3, [r1, #40]	@ 0x28
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	3b01      	subs	r3, #1
 800517a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	3b01      	subs	r3, #1
 8005184:	025b      	lsls	r3, r3, #9
 8005186:	b29b      	uxth	r3, r3
 8005188:	431a      	orrs	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	3b01      	subs	r3, #1
 8005190:	041b      	lsls	r3, r3, #16
 8005192:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005196:	431a      	orrs	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	3b01      	subs	r3, #1
 800519e:	061b      	lsls	r3, r3, #24
 80051a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80051a4:	4931      	ldr	r1, [pc, #196]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80051aa:	4b30      	ldr	r3, [pc, #192]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	492d      	ldr	r1, [pc, #180]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80051bc:	4b2b      	ldr	r3, [pc, #172]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c0:	f023 0220 	bic.w	r2, r3, #32
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	4928      	ldr	r1, [pc, #160]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80051ce:	4b27      	ldr	r3, [pc, #156]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d2:	4a26      	ldr	r2, [pc, #152]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051d4:	f023 0310 	bic.w	r3, r3, #16
 80051d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80051da:	4b24      	ldr	r3, [pc, #144]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051de:	4b24      	ldr	r3, [pc, #144]	@ (8005270 <RCCEx_PLL2_Config+0x160>)
 80051e0:	4013      	ands	r3, r2
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	69d2      	ldr	r2, [r2, #28]
 80051e6:	00d2      	lsls	r2, r2, #3
 80051e8:	4920      	ldr	r1, [pc, #128]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80051ee:	4b1f      	ldr	r3, [pc, #124]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f2:	4a1e      	ldr	r2, [pc, #120]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 80051f4:	f043 0310 	orr.w	r3, r3, #16
 80051f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d106      	bne.n	800520e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005200:	4b1a      	ldr	r3, [pc, #104]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005204:	4a19      	ldr	r2, [pc, #100]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005206:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800520a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800520c:	e00f      	b.n	800522e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d106      	bne.n	8005222 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005214:	4b15      	ldr	r3, [pc, #84]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005218:	4a14      	ldr	r2, [pc, #80]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 800521a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800521e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005220:	e005      	b.n	800522e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005222:	4b12      	ldr	r3, [pc, #72]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005226:	4a11      	ldr	r2, [pc, #68]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005228:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800522c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800522e:	4b0f      	ldr	r3, [pc, #60]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a0e      	ldr	r2, [pc, #56]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005234:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005238:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800523a:	f7fc f8e9 	bl	8001410 <HAL_GetTick>
 800523e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005240:	e008      	b.n	8005254 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005242:	f7fc f8e5 	bl	8001410 <HAL_GetTick>
 8005246:	4602      	mov	r2, r0
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	2b02      	cmp	r3, #2
 800524e:	d901      	bls.n	8005254 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e006      	b.n	8005262 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005254:	4b05      	ldr	r3, [pc, #20]	@ (800526c <RCCEx_PLL2_Config+0x15c>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0f0      	beq.n	8005242 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005260:	7bfb      	ldrb	r3, [r7, #15]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	58024400 	.word	0x58024400
 8005270:	ffff0007 	.word	0xffff0007

08005274 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800527e:	2300      	movs	r3, #0
 8005280:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005282:	4b53      	ldr	r3, [pc, #332]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005286:	f003 0303 	and.w	r3, r3, #3
 800528a:	2b03      	cmp	r3, #3
 800528c:	d101      	bne.n	8005292 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e099      	b.n	80053c6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005292:	4b4f      	ldr	r3, [pc, #316]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a4e      	ldr	r2, [pc, #312]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005298:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800529c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800529e:	f7fc f8b7 	bl	8001410 <HAL_GetTick>
 80052a2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80052a4:	e008      	b.n	80052b8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80052a6:	f7fc f8b3 	bl	8001410 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e086      	b.n	80053c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80052b8:	4b45      	ldr	r3, [pc, #276]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d1f0      	bne.n	80052a6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80052c4:	4b42      	ldr	r3, [pc, #264]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 80052c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	051b      	lsls	r3, r3, #20
 80052d2:	493f      	ldr	r1, [pc, #252]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 80052d4:	4313      	orrs	r3, r2
 80052d6:	628b      	str	r3, [r1, #40]	@ 0x28
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	3b01      	subs	r3, #1
 80052de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	3b01      	subs	r3, #1
 80052e8:	025b      	lsls	r3, r3, #9
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	68db      	ldr	r3, [r3, #12]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	041b      	lsls	r3, r3, #16
 80052f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80052fa:	431a      	orrs	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	3b01      	subs	r3, #1
 8005302:	061b      	lsls	r3, r3, #24
 8005304:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005308:	4931      	ldr	r1, [pc, #196]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 800530a:	4313      	orrs	r3, r2
 800530c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800530e:	4b30      	ldr	r3, [pc, #192]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005312:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	492d      	ldr	r1, [pc, #180]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 800531c:	4313      	orrs	r3, r2
 800531e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005320:	4b2b      	ldr	r3, [pc, #172]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005324:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	4928      	ldr	r1, [pc, #160]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 800532e:	4313      	orrs	r3, r2
 8005330:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005332:	4b27      	ldr	r3, [pc, #156]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005336:	4a26      	ldr	r2, [pc, #152]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800533c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800533e:	4b24      	ldr	r3, [pc, #144]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005340:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005342:	4b24      	ldr	r3, [pc, #144]	@ (80053d4 <RCCEx_PLL3_Config+0x160>)
 8005344:	4013      	ands	r3, r2
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	69d2      	ldr	r2, [r2, #28]
 800534a:	00d2      	lsls	r2, r2, #3
 800534c:	4920      	ldr	r1, [pc, #128]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 800534e:	4313      	orrs	r3, r2
 8005350:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005352:	4b1f      	ldr	r3, [pc, #124]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005356:	4a1e      	ldr	r2, [pc, #120]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800535c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d106      	bne.n	8005372 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005364:	4b1a      	ldr	r3, [pc, #104]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005368:	4a19      	ldr	r2, [pc, #100]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 800536a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800536e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005370:	e00f      	b.n	8005392 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d106      	bne.n	8005386 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005378:	4b15      	ldr	r3, [pc, #84]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 800537a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537c:	4a14      	ldr	r2, [pc, #80]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 800537e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005382:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005384:	e005      	b.n	8005392 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005386:	4b12      	ldr	r3, [pc, #72]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800538a:	4a11      	ldr	r2, [pc, #68]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 800538c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005390:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005392:	4b0f      	ldr	r3, [pc, #60]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a0e      	ldr	r2, [pc, #56]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 8005398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800539c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800539e:	f7fc f837 	bl	8001410 <HAL_GetTick>
 80053a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80053a4:	e008      	b.n	80053b8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80053a6:	f7fc f833 	bl	8001410 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d901      	bls.n	80053b8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e006      	b.n	80053c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80053b8:	4b05      	ldr	r3, [pc, #20]	@ (80053d0 <RCCEx_PLL3_Config+0x15c>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d0f0      	beq.n	80053a6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	58024400 	.word	0x58024400
 80053d4:	ffff0007 	.word	0xffff0007

080053d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d101      	bne.n	80053ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e049      	b.n	800547e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d106      	bne.n	8005404 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f7fb fe7c 	bl	80010fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	3304      	adds	r3, #4
 8005414:	4619      	mov	r1, r3
 8005416:	4610      	mov	r0, r2
 8005418:	f000 f92e 	bl	8005678 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3708      	adds	r7, #8
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
	...

08005488 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005492:	2300      	movs	r3, #0
 8005494:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800549c:	2b01      	cmp	r3, #1
 800549e:	d101      	bne.n	80054a4 <HAL_TIM_ConfigClockSource+0x1c>
 80054a0:	2302      	movs	r3, #2
 80054a2:	e0dc      	b.n	800565e <HAL_TIM_ConfigClockSource+0x1d6>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2202      	movs	r2, #2
 80054b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	4b6a      	ldr	r3, [pc, #424]	@ (8005668 <HAL_TIM_ConfigClockSource+0x1e0>)
 80054c0:	4013      	ands	r3, r2
 80054c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a64      	ldr	r2, [pc, #400]	@ (800566c <HAL_TIM_ConfigClockSource+0x1e4>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	f000 80a9 	beq.w	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 80054e0:	4a62      	ldr	r2, [pc, #392]	@ (800566c <HAL_TIM_ConfigClockSource+0x1e4>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	f200 80ae 	bhi.w	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 80054e8:	4a61      	ldr	r2, [pc, #388]	@ (8005670 <HAL_TIM_ConfigClockSource+0x1e8>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	f000 80a1 	beq.w	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 80054f0:	4a5f      	ldr	r2, [pc, #380]	@ (8005670 <HAL_TIM_ConfigClockSource+0x1e8>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	f200 80a6 	bhi.w	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 80054f8:	4a5e      	ldr	r2, [pc, #376]	@ (8005674 <HAL_TIM_ConfigClockSource+0x1ec>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	f000 8099 	beq.w	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 8005500:	4a5c      	ldr	r2, [pc, #368]	@ (8005674 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005502:	4293      	cmp	r3, r2
 8005504:	f200 809e 	bhi.w	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 8005508:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800550c:	f000 8091 	beq.w	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 8005510:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005514:	f200 8096 	bhi.w	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 8005518:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800551c:	f000 8089 	beq.w	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 8005520:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005524:	f200 808e 	bhi.w	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 8005528:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800552c:	d03e      	beq.n	80055ac <HAL_TIM_ConfigClockSource+0x124>
 800552e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005532:	f200 8087 	bhi.w	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 8005536:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800553a:	f000 8086 	beq.w	800564a <HAL_TIM_ConfigClockSource+0x1c2>
 800553e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005542:	d87f      	bhi.n	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 8005544:	2b70      	cmp	r3, #112	@ 0x70
 8005546:	d01a      	beq.n	800557e <HAL_TIM_ConfigClockSource+0xf6>
 8005548:	2b70      	cmp	r3, #112	@ 0x70
 800554a:	d87b      	bhi.n	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 800554c:	2b60      	cmp	r3, #96	@ 0x60
 800554e:	d050      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0x16a>
 8005550:	2b60      	cmp	r3, #96	@ 0x60
 8005552:	d877      	bhi.n	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 8005554:	2b50      	cmp	r3, #80	@ 0x50
 8005556:	d03c      	beq.n	80055d2 <HAL_TIM_ConfigClockSource+0x14a>
 8005558:	2b50      	cmp	r3, #80	@ 0x50
 800555a:	d873      	bhi.n	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 800555c:	2b40      	cmp	r3, #64	@ 0x40
 800555e:	d058      	beq.n	8005612 <HAL_TIM_ConfigClockSource+0x18a>
 8005560:	2b40      	cmp	r3, #64	@ 0x40
 8005562:	d86f      	bhi.n	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 8005564:	2b30      	cmp	r3, #48	@ 0x30
 8005566:	d064      	beq.n	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 8005568:	2b30      	cmp	r3, #48	@ 0x30
 800556a:	d86b      	bhi.n	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 800556c:	2b20      	cmp	r3, #32
 800556e:	d060      	beq.n	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 8005570:	2b20      	cmp	r3, #32
 8005572:	d867      	bhi.n	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
 8005574:	2b00      	cmp	r3, #0
 8005576:	d05c      	beq.n	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 8005578:	2b10      	cmp	r3, #16
 800557a:	d05a      	beq.n	8005632 <HAL_TIM_ConfigClockSource+0x1aa>
 800557c:	e062      	b.n	8005644 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800558e:	f000 f991 	bl	80058b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68ba      	ldr	r2, [r7, #8]
 80055a8:	609a      	str	r2, [r3, #8]
      break;
 80055aa:	e04f      	b.n	800564c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055bc:	f000 f97a 	bl	80058b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055ce:	609a      	str	r2, [r3, #8]
      break;
 80055d0:	e03c      	b.n	800564c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055de:	461a      	mov	r2, r3
 80055e0:	f000 f8ea 	bl	80057b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2150      	movs	r1, #80	@ 0x50
 80055ea:	4618      	mov	r0, r3
 80055ec:	f000 f944 	bl	8005878 <TIM_ITRx_SetConfig>
      break;
 80055f0:	e02c      	b.n	800564c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055fe:	461a      	mov	r2, r3
 8005600:	f000 f909 	bl	8005816 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2160      	movs	r1, #96	@ 0x60
 800560a:	4618      	mov	r0, r3
 800560c:	f000 f934 	bl	8005878 <TIM_ITRx_SetConfig>
      break;
 8005610:	e01c      	b.n	800564c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800561e:	461a      	mov	r2, r3
 8005620:	f000 f8ca 	bl	80057b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2140      	movs	r1, #64	@ 0x40
 800562a:	4618      	mov	r0, r3
 800562c:	f000 f924 	bl	8005878 <TIM_ITRx_SetConfig>
      break;
 8005630:	e00c      	b.n	800564c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4619      	mov	r1, r3
 800563c:	4610      	mov	r0, r2
 800563e:	f000 f91b 	bl	8005878 <TIM_ITRx_SetConfig>
      break;
 8005642:	e003      	b.n	800564c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	73fb      	strb	r3, [r7, #15]
      break;
 8005648:	e000      	b.n	800564c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800564a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800565c:	7bfb      	ldrb	r3, [r7, #15]
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	ffceff88 	.word	0xffceff88
 800566c:	00100040 	.word	0x00100040
 8005670:	00100030 	.word	0x00100030
 8005674:	00100020 	.word	0x00100020

08005678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a43      	ldr	r2, [pc, #268]	@ (8005798 <TIM_Base_SetConfig+0x120>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d013      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005696:	d00f      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a40      	ldr	r2, [pc, #256]	@ (800579c <TIM_Base_SetConfig+0x124>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00b      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a3f      	ldr	r2, [pc, #252]	@ (80057a0 <TIM_Base_SetConfig+0x128>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d007      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a3e      	ldr	r2, [pc, #248]	@ (80057a4 <TIM_Base_SetConfig+0x12c>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d003      	beq.n	80056b8 <TIM_Base_SetConfig+0x40>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a3d      	ldr	r2, [pc, #244]	@ (80057a8 <TIM_Base_SetConfig+0x130>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d108      	bne.n	80056ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a32      	ldr	r2, [pc, #200]	@ (8005798 <TIM_Base_SetConfig+0x120>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d01f      	beq.n	8005712 <TIM_Base_SetConfig+0x9a>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d8:	d01b      	beq.n	8005712 <TIM_Base_SetConfig+0x9a>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a2f      	ldr	r2, [pc, #188]	@ (800579c <TIM_Base_SetConfig+0x124>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d017      	beq.n	8005712 <TIM_Base_SetConfig+0x9a>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a2e      	ldr	r2, [pc, #184]	@ (80057a0 <TIM_Base_SetConfig+0x128>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d013      	beq.n	8005712 <TIM_Base_SetConfig+0x9a>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a2d      	ldr	r2, [pc, #180]	@ (80057a4 <TIM_Base_SetConfig+0x12c>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d00f      	beq.n	8005712 <TIM_Base_SetConfig+0x9a>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a2c      	ldr	r2, [pc, #176]	@ (80057a8 <TIM_Base_SetConfig+0x130>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d00b      	beq.n	8005712 <TIM_Base_SetConfig+0x9a>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a2b      	ldr	r2, [pc, #172]	@ (80057ac <TIM_Base_SetConfig+0x134>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d007      	beq.n	8005712 <TIM_Base_SetConfig+0x9a>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a2a      	ldr	r2, [pc, #168]	@ (80057b0 <TIM_Base_SetConfig+0x138>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d003      	beq.n	8005712 <TIM_Base_SetConfig+0x9a>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a29      	ldr	r2, [pc, #164]	@ (80057b4 <TIM_Base_SetConfig+0x13c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d108      	bne.n	8005724 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005718:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	4313      	orrs	r3, r2
 8005722:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	695b      	ldr	r3, [r3, #20]
 800572e:	4313      	orrs	r3, r2
 8005730:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	689a      	ldr	r2, [r3, #8]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a14      	ldr	r2, [pc, #80]	@ (8005798 <TIM_Base_SetConfig+0x120>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d00f      	beq.n	800576a <TIM_Base_SetConfig+0xf2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a16      	ldr	r2, [pc, #88]	@ (80057a8 <TIM_Base_SetConfig+0x130>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d00b      	beq.n	800576a <TIM_Base_SetConfig+0xf2>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a15      	ldr	r2, [pc, #84]	@ (80057ac <TIM_Base_SetConfig+0x134>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d007      	beq.n	800576a <TIM_Base_SetConfig+0xf2>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a14      	ldr	r2, [pc, #80]	@ (80057b0 <TIM_Base_SetConfig+0x138>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d003      	beq.n	800576a <TIM_Base_SetConfig+0xf2>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a13      	ldr	r2, [pc, #76]	@ (80057b4 <TIM_Base_SetConfig+0x13c>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d103      	bne.n	8005772 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	691a      	ldr	r2, [r3, #16]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f043 0204 	orr.w	r2, r3, #4
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	601a      	str	r2, [r3, #0]
}
 800578a:	bf00      	nop
 800578c:	3714      	adds	r7, #20
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	40010000 	.word	0x40010000
 800579c:	40000400 	.word	0x40000400
 80057a0:	40000800 	.word	0x40000800
 80057a4:	40000c00 	.word	0x40000c00
 80057a8:	40010400 	.word	0x40010400
 80057ac:	40014000 	.word	0x40014000
 80057b0:	40014400 	.word	0x40014400
 80057b4:	40014800 	.word	0x40014800

080057b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b087      	sub	sp, #28
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a1b      	ldr	r3, [r3, #32]
 80057c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	f023 0201 	bic.w	r2, r3, #1
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	699b      	ldr	r3, [r3, #24]
 80057da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	011b      	lsls	r3, r3, #4
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	f023 030a 	bic.w	r3, r3, #10
 80057f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057f6:	697a      	ldr	r2, [r7, #20]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	621a      	str	r2, [r3, #32]
}
 800580a:	bf00      	nop
 800580c:	371c      	adds	r7, #28
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005816:	b480      	push	{r7}
 8005818:	b087      	sub	sp, #28
 800581a:	af00      	add	r7, sp, #0
 800581c:	60f8      	str	r0, [r7, #12]
 800581e:	60b9      	str	r1, [r7, #8]
 8005820:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f023 0210 	bic.w	r2, r3, #16
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005840:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	031b      	lsls	r3, r3, #12
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	4313      	orrs	r3, r2
 800584a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005852:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	011b      	lsls	r3, r3, #4
 8005858:	697a      	ldr	r2, [r7, #20]
 800585a:	4313      	orrs	r3, r2
 800585c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	621a      	str	r2, [r3, #32]
}
 800586a:	bf00      	nop
 800586c:	371c      	adds	r7, #28
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr
	...

08005878 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	4b09      	ldr	r3, [pc, #36]	@ (80058b0 <TIM_ITRx_SetConfig+0x38>)
 800588c:	4013      	ands	r3, r2
 800588e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	4313      	orrs	r3, r2
 8005896:	f043 0307 	orr.w	r3, r3, #7
 800589a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	609a      	str	r2, [r3, #8]
}
 80058a2:	bf00      	nop
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	ffcfff8f 	.word	0xffcfff8f

080058b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b087      	sub	sp, #28
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	60f8      	str	r0, [r7, #12]
 80058bc:	60b9      	str	r1, [r7, #8]
 80058be:	607a      	str	r2, [r7, #4]
 80058c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	021a      	lsls	r2, r3, #8
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	431a      	orrs	r2, r3
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	4313      	orrs	r3, r2
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	4313      	orrs	r3, r2
 80058e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	609a      	str	r2, [r3, #8]
}
 80058e8:	bf00      	nop
 80058ea:	371c      	adds	r7, #28
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr

080058f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005904:	2b01      	cmp	r3, #1
 8005906:	d101      	bne.n	800590c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005908:	2302      	movs	r3, #2
 800590a:	e06d      	b.n	80059e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2202      	movs	r2, #2
 8005918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a30      	ldr	r2, [pc, #192]	@ (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d004      	beq.n	8005940 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a2f      	ldr	r2, [pc, #188]	@ (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d108      	bne.n	8005952 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005946:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	4313      	orrs	r3, r2
 8005950:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005958:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	4313      	orrs	r3, r2
 8005962:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a20      	ldr	r2, [pc, #128]	@ (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d022      	beq.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800597e:	d01d      	beq.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a1d      	ldr	r2, [pc, #116]	@ (80059fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d018      	beq.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a1c      	ldr	r2, [pc, #112]	@ (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d013      	beq.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a1a      	ldr	r2, [pc, #104]	@ (8005a04 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d00e      	beq.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a15      	ldr	r2, [pc, #84]	@ (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d009      	beq.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a16      	ldr	r2, [pc, #88]	@ (8005a08 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d004      	beq.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a15      	ldr	r2, [pc, #84]	@ (8005a0c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d10c      	bne.n	80059d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3714      	adds	r7, #20
 80059ec:	46bd      	mov	sp, r7
 80059ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f2:	4770      	bx	lr
 80059f4:	40010000 	.word	0x40010000
 80059f8:	40010400 	.word	0x40010400
 80059fc:	40000400 	.word	0x40000400
 8005a00:	40000800 	.word	0x40000800
 8005a04:	40000c00 	.word	0x40000c00
 8005a08:	40001800 	.word	0x40001800
 8005a0c:	40014000 	.word	0x40014000

08005a10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e042      	b.n	8005aa8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d106      	bne.n	8005a3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f7fb fbcf 	bl	80011d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2224      	movs	r2, #36	@ 0x24
 8005a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f022 0201 	bic.w	r2, r2, #1
 8005a50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d002      	beq.n	8005a60 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 fe1e 	bl	800669c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 f8b3 	bl	8005bcc <UART_SetConfig>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d101      	bne.n	8005a70 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e01b      	b.n	8005aa8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	685a      	ldr	r2, [r3, #4]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689a      	ldr	r2, [r3, #8]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f042 0201 	orr.w	r2, r2, #1
 8005a9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 fe9d 	bl	80067e0 <UART_CheckIdleState>
 8005aa6:	4603      	mov	r3, r0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3708      	adds	r7, #8
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b08a      	sub	sp, #40	@ 0x28
 8005ab4:	af02      	add	r7, sp, #8
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	603b      	str	r3, [r7, #0]
 8005abc:	4613      	mov	r3, r2
 8005abe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac6:	2b20      	cmp	r3, #32
 8005ac8:	d17b      	bne.n	8005bc2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <HAL_UART_Transmit+0x26>
 8005ad0:	88fb      	ldrh	r3, [r7, #6]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d101      	bne.n	8005ada <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e074      	b.n	8005bc4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2221      	movs	r2, #33	@ 0x21
 8005ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005aea:	f7fb fc91 	bl	8001410 <HAL_GetTick>
 8005aee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	88fa      	ldrh	r2, [r7, #6]
 8005af4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	88fa      	ldrh	r2, [r7, #6]
 8005afc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b08:	d108      	bne.n	8005b1c <HAL_UART_Transmit+0x6c>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d104      	bne.n	8005b1c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b12:	2300      	movs	r3, #0
 8005b14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	61bb      	str	r3, [r7, #24]
 8005b1a:	e003      	b.n	8005b24 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b20:	2300      	movs	r3, #0
 8005b22:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b24:	e030      	b.n	8005b88 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	9300      	str	r3, [sp, #0]
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	2180      	movs	r1, #128	@ 0x80
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f000 feff 	bl	8006934 <UART_WaitOnFlagUntilTimeout>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d005      	beq.n	8005b48 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e03d      	b.n	8005bc4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10b      	bne.n	8005b66 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	881b      	ldrh	r3, [r3, #0]
 8005b52:	461a      	mov	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b5c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	3302      	adds	r3, #2
 8005b62:	61bb      	str	r3, [r7, #24]
 8005b64:	e007      	b.n	8005b76 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	781a      	ldrb	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	3301      	adds	r3, #1
 8005b74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d1c8      	bne.n	8005b26 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2140      	movs	r1, #64	@ 0x40
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f000 fec8 	bl	8006934 <UART_WaitOnFlagUntilTimeout>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d005      	beq.n	8005bb6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2220      	movs	r2, #32
 8005bae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e006      	b.n	8005bc4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2220      	movs	r2, #32
 8005bba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	e000      	b.n	8005bc4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005bc2:	2302      	movs	r3, #2
  }
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3720      	adds	r7, #32
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bd0:	b092      	sub	sp, #72	@ 0x48
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	431a      	orrs	r2, r3
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	695b      	ldr	r3, [r3, #20]
 8005bea:	431a      	orrs	r2, r3
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	4bbe      	ldr	r3, [pc, #760]	@ (8005ef4 <UART_SetConfig+0x328>)
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	697a      	ldr	r2, [r7, #20]
 8005c00:	6812      	ldr	r2, [r2, #0]
 8005c02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005c04:	430b      	orrs	r3, r1
 8005c06:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4ab3      	ldr	r2, [pc, #716]	@ (8005ef8 <UART_SetConfig+0x32c>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d004      	beq.n	8005c38 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c34:	4313      	orrs	r3, r2
 8005c36:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	689a      	ldr	r2, [r3, #8]
 8005c3e:	4baf      	ldr	r3, [pc, #700]	@ (8005efc <UART_SetConfig+0x330>)
 8005c40:	4013      	ands	r3, r2
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	6812      	ldr	r2, [r2, #0]
 8005c46:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005c48:	430b      	orrs	r3, r1
 8005c4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c52:	f023 010f 	bic.w	r1, r3, #15
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4aa6      	ldr	r2, [pc, #664]	@ (8005f00 <UART_SetConfig+0x334>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d177      	bne.n	8005d5c <UART_SetConfig+0x190>
 8005c6c:	4ba5      	ldr	r3, [pc, #660]	@ (8005f04 <UART_SetConfig+0x338>)
 8005c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c70:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c74:	2b28      	cmp	r3, #40	@ 0x28
 8005c76:	d86d      	bhi.n	8005d54 <UART_SetConfig+0x188>
 8005c78:	a201      	add	r2, pc, #4	@ (adr r2, 8005c80 <UART_SetConfig+0xb4>)
 8005c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7e:	bf00      	nop
 8005c80:	08005d25 	.word	0x08005d25
 8005c84:	08005d55 	.word	0x08005d55
 8005c88:	08005d55 	.word	0x08005d55
 8005c8c:	08005d55 	.word	0x08005d55
 8005c90:	08005d55 	.word	0x08005d55
 8005c94:	08005d55 	.word	0x08005d55
 8005c98:	08005d55 	.word	0x08005d55
 8005c9c:	08005d55 	.word	0x08005d55
 8005ca0:	08005d2d 	.word	0x08005d2d
 8005ca4:	08005d55 	.word	0x08005d55
 8005ca8:	08005d55 	.word	0x08005d55
 8005cac:	08005d55 	.word	0x08005d55
 8005cb0:	08005d55 	.word	0x08005d55
 8005cb4:	08005d55 	.word	0x08005d55
 8005cb8:	08005d55 	.word	0x08005d55
 8005cbc:	08005d55 	.word	0x08005d55
 8005cc0:	08005d35 	.word	0x08005d35
 8005cc4:	08005d55 	.word	0x08005d55
 8005cc8:	08005d55 	.word	0x08005d55
 8005ccc:	08005d55 	.word	0x08005d55
 8005cd0:	08005d55 	.word	0x08005d55
 8005cd4:	08005d55 	.word	0x08005d55
 8005cd8:	08005d55 	.word	0x08005d55
 8005cdc:	08005d55 	.word	0x08005d55
 8005ce0:	08005d3d 	.word	0x08005d3d
 8005ce4:	08005d55 	.word	0x08005d55
 8005ce8:	08005d55 	.word	0x08005d55
 8005cec:	08005d55 	.word	0x08005d55
 8005cf0:	08005d55 	.word	0x08005d55
 8005cf4:	08005d55 	.word	0x08005d55
 8005cf8:	08005d55 	.word	0x08005d55
 8005cfc:	08005d55 	.word	0x08005d55
 8005d00:	08005d45 	.word	0x08005d45
 8005d04:	08005d55 	.word	0x08005d55
 8005d08:	08005d55 	.word	0x08005d55
 8005d0c:	08005d55 	.word	0x08005d55
 8005d10:	08005d55 	.word	0x08005d55
 8005d14:	08005d55 	.word	0x08005d55
 8005d18:	08005d55 	.word	0x08005d55
 8005d1c:	08005d55 	.word	0x08005d55
 8005d20:	08005d4d 	.word	0x08005d4d
 8005d24:	2301      	movs	r3, #1
 8005d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d2a:	e222      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005d2c:	2304      	movs	r3, #4
 8005d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d32:	e21e      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005d34:	2308      	movs	r3, #8
 8005d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d3a:	e21a      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005d3c:	2310      	movs	r3, #16
 8005d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d42:	e216      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005d44:	2320      	movs	r3, #32
 8005d46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d4a:	e212      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005d4c:	2340      	movs	r3, #64	@ 0x40
 8005d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d52:	e20e      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005d54:	2380      	movs	r3, #128	@ 0x80
 8005d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d5a:	e20a      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a69      	ldr	r2, [pc, #420]	@ (8005f08 <UART_SetConfig+0x33c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d130      	bne.n	8005dc8 <UART_SetConfig+0x1fc>
 8005d66:	4b67      	ldr	r3, [pc, #412]	@ (8005f04 <UART_SetConfig+0x338>)
 8005d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d6a:	f003 0307 	and.w	r3, r3, #7
 8005d6e:	2b05      	cmp	r3, #5
 8005d70:	d826      	bhi.n	8005dc0 <UART_SetConfig+0x1f4>
 8005d72:	a201      	add	r2, pc, #4	@ (adr r2, 8005d78 <UART_SetConfig+0x1ac>)
 8005d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d78:	08005d91 	.word	0x08005d91
 8005d7c:	08005d99 	.word	0x08005d99
 8005d80:	08005da1 	.word	0x08005da1
 8005d84:	08005da9 	.word	0x08005da9
 8005d88:	08005db1 	.word	0x08005db1
 8005d8c:	08005db9 	.word	0x08005db9
 8005d90:	2300      	movs	r3, #0
 8005d92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d96:	e1ec      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005d98:	2304      	movs	r3, #4
 8005d9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d9e:	e1e8      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005da0:	2308      	movs	r3, #8
 8005da2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005da6:	e1e4      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005da8:	2310      	movs	r3, #16
 8005daa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dae:	e1e0      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005db0:	2320      	movs	r3, #32
 8005db2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005db6:	e1dc      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005db8:	2340      	movs	r3, #64	@ 0x40
 8005dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dbe:	e1d8      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005dc0:	2380      	movs	r3, #128	@ 0x80
 8005dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005dc6:	e1d4      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a4f      	ldr	r2, [pc, #316]	@ (8005f0c <UART_SetConfig+0x340>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d130      	bne.n	8005e34 <UART_SetConfig+0x268>
 8005dd2:	4b4c      	ldr	r3, [pc, #304]	@ (8005f04 <UART_SetConfig+0x338>)
 8005dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dd6:	f003 0307 	and.w	r3, r3, #7
 8005dda:	2b05      	cmp	r3, #5
 8005ddc:	d826      	bhi.n	8005e2c <UART_SetConfig+0x260>
 8005dde:	a201      	add	r2, pc, #4	@ (adr r2, 8005de4 <UART_SetConfig+0x218>)
 8005de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de4:	08005dfd 	.word	0x08005dfd
 8005de8:	08005e05 	.word	0x08005e05
 8005dec:	08005e0d 	.word	0x08005e0d
 8005df0:	08005e15 	.word	0x08005e15
 8005df4:	08005e1d 	.word	0x08005e1d
 8005df8:	08005e25 	.word	0x08005e25
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e02:	e1b6      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e04:	2304      	movs	r3, #4
 8005e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e0a:	e1b2      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e0c:	2308      	movs	r3, #8
 8005e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e12:	e1ae      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e14:	2310      	movs	r3, #16
 8005e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e1a:	e1aa      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e1c:	2320      	movs	r3, #32
 8005e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e22:	e1a6      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e24:	2340      	movs	r3, #64	@ 0x40
 8005e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e2a:	e1a2      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e2c:	2380      	movs	r3, #128	@ 0x80
 8005e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e32:	e19e      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a35      	ldr	r2, [pc, #212]	@ (8005f10 <UART_SetConfig+0x344>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d130      	bne.n	8005ea0 <UART_SetConfig+0x2d4>
 8005e3e:	4b31      	ldr	r3, [pc, #196]	@ (8005f04 <UART_SetConfig+0x338>)
 8005e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	2b05      	cmp	r3, #5
 8005e48:	d826      	bhi.n	8005e98 <UART_SetConfig+0x2cc>
 8005e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e50 <UART_SetConfig+0x284>)
 8005e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e50:	08005e69 	.word	0x08005e69
 8005e54:	08005e71 	.word	0x08005e71
 8005e58:	08005e79 	.word	0x08005e79
 8005e5c:	08005e81 	.word	0x08005e81
 8005e60:	08005e89 	.word	0x08005e89
 8005e64:	08005e91 	.word	0x08005e91
 8005e68:	2300      	movs	r3, #0
 8005e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e6e:	e180      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e70:	2304      	movs	r3, #4
 8005e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e76:	e17c      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e78:	2308      	movs	r3, #8
 8005e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e7e:	e178      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e80:	2310      	movs	r3, #16
 8005e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e86:	e174      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e88:	2320      	movs	r3, #32
 8005e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e8e:	e170      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e90:	2340      	movs	r3, #64	@ 0x40
 8005e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e96:	e16c      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005e98:	2380      	movs	r3, #128	@ 0x80
 8005e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e9e:	e168      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a1b      	ldr	r2, [pc, #108]	@ (8005f14 <UART_SetConfig+0x348>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d142      	bne.n	8005f30 <UART_SetConfig+0x364>
 8005eaa:	4b16      	ldr	r3, [pc, #88]	@ (8005f04 <UART_SetConfig+0x338>)
 8005eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eae:	f003 0307 	and.w	r3, r3, #7
 8005eb2:	2b05      	cmp	r3, #5
 8005eb4:	d838      	bhi.n	8005f28 <UART_SetConfig+0x35c>
 8005eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ebc <UART_SetConfig+0x2f0>)
 8005eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebc:	08005ed5 	.word	0x08005ed5
 8005ec0:	08005edd 	.word	0x08005edd
 8005ec4:	08005ee5 	.word	0x08005ee5
 8005ec8:	08005eed 	.word	0x08005eed
 8005ecc:	08005f19 	.word	0x08005f19
 8005ed0:	08005f21 	.word	0x08005f21
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eda:	e14a      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005edc:	2304      	movs	r3, #4
 8005ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ee2:	e146      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005ee4:	2308      	movs	r3, #8
 8005ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eea:	e142      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005eec:	2310      	movs	r3, #16
 8005eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ef2:	e13e      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005ef4:	cfff69f3 	.word	0xcfff69f3
 8005ef8:	58000c00 	.word	0x58000c00
 8005efc:	11fff4ff 	.word	0x11fff4ff
 8005f00:	40011000 	.word	0x40011000
 8005f04:	58024400 	.word	0x58024400
 8005f08:	40004400 	.word	0x40004400
 8005f0c:	40004800 	.word	0x40004800
 8005f10:	40004c00 	.word	0x40004c00
 8005f14:	40005000 	.word	0x40005000
 8005f18:	2320      	movs	r3, #32
 8005f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f1e:	e128      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005f20:	2340      	movs	r3, #64	@ 0x40
 8005f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f26:	e124      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005f28:	2380      	movs	r3, #128	@ 0x80
 8005f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f2e:	e120      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4acb      	ldr	r2, [pc, #812]	@ (8006264 <UART_SetConfig+0x698>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d176      	bne.n	8006028 <UART_SetConfig+0x45c>
 8005f3a:	4bcb      	ldr	r3, [pc, #812]	@ (8006268 <UART_SetConfig+0x69c>)
 8005f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f42:	2b28      	cmp	r3, #40	@ 0x28
 8005f44:	d86c      	bhi.n	8006020 <UART_SetConfig+0x454>
 8005f46:	a201      	add	r2, pc, #4	@ (adr r2, 8005f4c <UART_SetConfig+0x380>)
 8005f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f4c:	08005ff1 	.word	0x08005ff1
 8005f50:	08006021 	.word	0x08006021
 8005f54:	08006021 	.word	0x08006021
 8005f58:	08006021 	.word	0x08006021
 8005f5c:	08006021 	.word	0x08006021
 8005f60:	08006021 	.word	0x08006021
 8005f64:	08006021 	.word	0x08006021
 8005f68:	08006021 	.word	0x08006021
 8005f6c:	08005ff9 	.word	0x08005ff9
 8005f70:	08006021 	.word	0x08006021
 8005f74:	08006021 	.word	0x08006021
 8005f78:	08006021 	.word	0x08006021
 8005f7c:	08006021 	.word	0x08006021
 8005f80:	08006021 	.word	0x08006021
 8005f84:	08006021 	.word	0x08006021
 8005f88:	08006021 	.word	0x08006021
 8005f8c:	08006001 	.word	0x08006001
 8005f90:	08006021 	.word	0x08006021
 8005f94:	08006021 	.word	0x08006021
 8005f98:	08006021 	.word	0x08006021
 8005f9c:	08006021 	.word	0x08006021
 8005fa0:	08006021 	.word	0x08006021
 8005fa4:	08006021 	.word	0x08006021
 8005fa8:	08006021 	.word	0x08006021
 8005fac:	08006009 	.word	0x08006009
 8005fb0:	08006021 	.word	0x08006021
 8005fb4:	08006021 	.word	0x08006021
 8005fb8:	08006021 	.word	0x08006021
 8005fbc:	08006021 	.word	0x08006021
 8005fc0:	08006021 	.word	0x08006021
 8005fc4:	08006021 	.word	0x08006021
 8005fc8:	08006021 	.word	0x08006021
 8005fcc:	08006011 	.word	0x08006011
 8005fd0:	08006021 	.word	0x08006021
 8005fd4:	08006021 	.word	0x08006021
 8005fd8:	08006021 	.word	0x08006021
 8005fdc:	08006021 	.word	0x08006021
 8005fe0:	08006021 	.word	0x08006021
 8005fe4:	08006021 	.word	0x08006021
 8005fe8:	08006021 	.word	0x08006021
 8005fec:	08006019 	.word	0x08006019
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ff6:	e0bc      	b.n	8006172 <UART_SetConfig+0x5a6>
 8005ff8:	2304      	movs	r3, #4
 8005ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ffe:	e0b8      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006000:	2308      	movs	r3, #8
 8006002:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006006:	e0b4      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006008:	2310      	movs	r3, #16
 800600a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800600e:	e0b0      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006010:	2320      	movs	r3, #32
 8006012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006016:	e0ac      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006018:	2340      	movs	r3, #64	@ 0x40
 800601a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800601e:	e0a8      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006020:	2380      	movs	r3, #128	@ 0x80
 8006022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006026:	e0a4      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a8f      	ldr	r2, [pc, #572]	@ (800626c <UART_SetConfig+0x6a0>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d130      	bne.n	8006094 <UART_SetConfig+0x4c8>
 8006032:	4b8d      	ldr	r3, [pc, #564]	@ (8006268 <UART_SetConfig+0x69c>)
 8006034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006036:	f003 0307 	and.w	r3, r3, #7
 800603a:	2b05      	cmp	r3, #5
 800603c:	d826      	bhi.n	800608c <UART_SetConfig+0x4c0>
 800603e:	a201      	add	r2, pc, #4	@ (adr r2, 8006044 <UART_SetConfig+0x478>)
 8006040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006044:	0800605d 	.word	0x0800605d
 8006048:	08006065 	.word	0x08006065
 800604c:	0800606d 	.word	0x0800606d
 8006050:	08006075 	.word	0x08006075
 8006054:	0800607d 	.word	0x0800607d
 8006058:	08006085 	.word	0x08006085
 800605c:	2300      	movs	r3, #0
 800605e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006062:	e086      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006064:	2304      	movs	r3, #4
 8006066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800606a:	e082      	b.n	8006172 <UART_SetConfig+0x5a6>
 800606c:	2308      	movs	r3, #8
 800606e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006072:	e07e      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006074:	2310      	movs	r3, #16
 8006076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800607a:	e07a      	b.n	8006172 <UART_SetConfig+0x5a6>
 800607c:	2320      	movs	r3, #32
 800607e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006082:	e076      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006084:	2340      	movs	r3, #64	@ 0x40
 8006086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800608a:	e072      	b.n	8006172 <UART_SetConfig+0x5a6>
 800608c:	2380      	movs	r3, #128	@ 0x80
 800608e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006092:	e06e      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a75      	ldr	r2, [pc, #468]	@ (8006270 <UART_SetConfig+0x6a4>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d130      	bne.n	8006100 <UART_SetConfig+0x534>
 800609e:	4b72      	ldr	r3, [pc, #456]	@ (8006268 <UART_SetConfig+0x69c>)
 80060a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a2:	f003 0307 	and.w	r3, r3, #7
 80060a6:	2b05      	cmp	r3, #5
 80060a8:	d826      	bhi.n	80060f8 <UART_SetConfig+0x52c>
 80060aa:	a201      	add	r2, pc, #4	@ (adr r2, 80060b0 <UART_SetConfig+0x4e4>)
 80060ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b0:	080060c9 	.word	0x080060c9
 80060b4:	080060d1 	.word	0x080060d1
 80060b8:	080060d9 	.word	0x080060d9
 80060bc:	080060e1 	.word	0x080060e1
 80060c0:	080060e9 	.word	0x080060e9
 80060c4:	080060f1 	.word	0x080060f1
 80060c8:	2300      	movs	r3, #0
 80060ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ce:	e050      	b.n	8006172 <UART_SetConfig+0x5a6>
 80060d0:	2304      	movs	r3, #4
 80060d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060d6:	e04c      	b.n	8006172 <UART_SetConfig+0x5a6>
 80060d8:	2308      	movs	r3, #8
 80060da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060de:	e048      	b.n	8006172 <UART_SetConfig+0x5a6>
 80060e0:	2310      	movs	r3, #16
 80060e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060e6:	e044      	b.n	8006172 <UART_SetConfig+0x5a6>
 80060e8:	2320      	movs	r3, #32
 80060ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ee:	e040      	b.n	8006172 <UART_SetConfig+0x5a6>
 80060f0:	2340      	movs	r3, #64	@ 0x40
 80060f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060f6:	e03c      	b.n	8006172 <UART_SetConfig+0x5a6>
 80060f8:	2380      	movs	r3, #128	@ 0x80
 80060fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060fe:	e038      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a5b      	ldr	r2, [pc, #364]	@ (8006274 <UART_SetConfig+0x6a8>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d130      	bne.n	800616c <UART_SetConfig+0x5a0>
 800610a:	4b57      	ldr	r3, [pc, #348]	@ (8006268 <UART_SetConfig+0x69c>)
 800610c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800610e:	f003 0307 	and.w	r3, r3, #7
 8006112:	2b05      	cmp	r3, #5
 8006114:	d826      	bhi.n	8006164 <UART_SetConfig+0x598>
 8006116:	a201      	add	r2, pc, #4	@ (adr r2, 800611c <UART_SetConfig+0x550>)
 8006118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611c:	08006135 	.word	0x08006135
 8006120:	0800613d 	.word	0x0800613d
 8006124:	08006145 	.word	0x08006145
 8006128:	0800614d 	.word	0x0800614d
 800612c:	08006155 	.word	0x08006155
 8006130:	0800615d 	.word	0x0800615d
 8006134:	2302      	movs	r3, #2
 8006136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800613a:	e01a      	b.n	8006172 <UART_SetConfig+0x5a6>
 800613c:	2304      	movs	r3, #4
 800613e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006142:	e016      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006144:	2308      	movs	r3, #8
 8006146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800614a:	e012      	b.n	8006172 <UART_SetConfig+0x5a6>
 800614c:	2310      	movs	r3, #16
 800614e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006152:	e00e      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006154:	2320      	movs	r3, #32
 8006156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800615a:	e00a      	b.n	8006172 <UART_SetConfig+0x5a6>
 800615c:	2340      	movs	r3, #64	@ 0x40
 800615e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006162:	e006      	b.n	8006172 <UART_SetConfig+0x5a6>
 8006164:	2380      	movs	r3, #128	@ 0x80
 8006166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800616a:	e002      	b.n	8006172 <UART_SetConfig+0x5a6>
 800616c:	2380      	movs	r3, #128	@ 0x80
 800616e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a3f      	ldr	r2, [pc, #252]	@ (8006274 <UART_SetConfig+0x6a8>)
 8006178:	4293      	cmp	r3, r2
 800617a:	f040 80f8 	bne.w	800636e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800617e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006182:	2b20      	cmp	r3, #32
 8006184:	dc46      	bgt.n	8006214 <UART_SetConfig+0x648>
 8006186:	2b02      	cmp	r3, #2
 8006188:	f2c0 8082 	blt.w	8006290 <UART_SetConfig+0x6c4>
 800618c:	3b02      	subs	r3, #2
 800618e:	2b1e      	cmp	r3, #30
 8006190:	d87e      	bhi.n	8006290 <UART_SetConfig+0x6c4>
 8006192:	a201      	add	r2, pc, #4	@ (adr r2, 8006198 <UART_SetConfig+0x5cc>)
 8006194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006198:	0800621b 	.word	0x0800621b
 800619c:	08006291 	.word	0x08006291
 80061a0:	08006223 	.word	0x08006223
 80061a4:	08006291 	.word	0x08006291
 80061a8:	08006291 	.word	0x08006291
 80061ac:	08006291 	.word	0x08006291
 80061b0:	08006233 	.word	0x08006233
 80061b4:	08006291 	.word	0x08006291
 80061b8:	08006291 	.word	0x08006291
 80061bc:	08006291 	.word	0x08006291
 80061c0:	08006291 	.word	0x08006291
 80061c4:	08006291 	.word	0x08006291
 80061c8:	08006291 	.word	0x08006291
 80061cc:	08006291 	.word	0x08006291
 80061d0:	08006243 	.word	0x08006243
 80061d4:	08006291 	.word	0x08006291
 80061d8:	08006291 	.word	0x08006291
 80061dc:	08006291 	.word	0x08006291
 80061e0:	08006291 	.word	0x08006291
 80061e4:	08006291 	.word	0x08006291
 80061e8:	08006291 	.word	0x08006291
 80061ec:	08006291 	.word	0x08006291
 80061f0:	08006291 	.word	0x08006291
 80061f4:	08006291 	.word	0x08006291
 80061f8:	08006291 	.word	0x08006291
 80061fc:	08006291 	.word	0x08006291
 8006200:	08006291 	.word	0x08006291
 8006204:	08006291 	.word	0x08006291
 8006208:	08006291 	.word	0x08006291
 800620c:	08006291 	.word	0x08006291
 8006210:	08006283 	.word	0x08006283
 8006214:	2b40      	cmp	r3, #64	@ 0x40
 8006216:	d037      	beq.n	8006288 <UART_SetConfig+0x6bc>
 8006218:	e03a      	b.n	8006290 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800621a:	f7fe fcbb 	bl	8004b94 <HAL_RCCEx_GetD3PCLK1Freq>
 800621e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006220:	e03c      	b.n	800629c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006222:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006226:	4618      	mov	r0, r3
 8006228:	f7fe fcca 	bl	8004bc0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800622c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006230:	e034      	b.n	800629c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006232:	f107 0318 	add.w	r3, r7, #24
 8006236:	4618      	mov	r0, r3
 8006238:	f7fe fe16 	bl	8004e68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006240:	e02c      	b.n	800629c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006242:	4b09      	ldr	r3, [pc, #36]	@ (8006268 <UART_SetConfig+0x69c>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f003 0320 	and.w	r3, r3, #32
 800624a:	2b00      	cmp	r3, #0
 800624c:	d016      	beq.n	800627c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800624e:	4b06      	ldr	r3, [pc, #24]	@ (8006268 <UART_SetConfig+0x69c>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	08db      	lsrs	r3, r3, #3
 8006254:	f003 0303 	and.w	r3, r3, #3
 8006258:	4a07      	ldr	r2, [pc, #28]	@ (8006278 <UART_SetConfig+0x6ac>)
 800625a:	fa22 f303 	lsr.w	r3, r2, r3
 800625e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006260:	e01c      	b.n	800629c <UART_SetConfig+0x6d0>
 8006262:	bf00      	nop
 8006264:	40011400 	.word	0x40011400
 8006268:	58024400 	.word	0x58024400
 800626c:	40007800 	.word	0x40007800
 8006270:	40007c00 	.word	0x40007c00
 8006274:	58000c00 	.word	0x58000c00
 8006278:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800627c:	4b9d      	ldr	r3, [pc, #628]	@ (80064f4 <UART_SetConfig+0x928>)
 800627e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006280:	e00c      	b.n	800629c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006282:	4b9d      	ldr	r3, [pc, #628]	@ (80064f8 <UART_SetConfig+0x92c>)
 8006284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006286:	e009      	b.n	800629c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006288:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800628c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800628e:	e005      	b.n	800629c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006290:	2300      	movs	r3, #0
 8006292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800629a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800629c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f000 81de 	beq.w	8006660 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a8:	4a94      	ldr	r2, [pc, #592]	@ (80064fc <UART_SetConfig+0x930>)
 80062aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062ae:	461a      	mov	r2, r3
 80062b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80062b6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	4613      	mov	r3, r2
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	4413      	add	r3, r2
 80062c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d305      	bcc.n	80062d4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80062ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d903      	bls.n	80062dc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80062da:	e1c1      	b.n	8006660 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062de:	2200      	movs	r2, #0
 80062e0:	60bb      	str	r3, [r7, #8]
 80062e2:	60fa      	str	r2, [r7, #12]
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e8:	4a84      	ldr	r2, [pc, #528]	@ (80064fc <UART_SetConfig+0x930>)
 80062ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	2200      	movs	r2, #0
 80062f2:	603b      	str	r3, [r7, #0]
 80062f4:	607a      	str	r2, [r7, #4]
 80062f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80062fe:	f7fa f83f 	bl	8000380 <__aeabi_uldivmod>
 8006302:	4602      	mov	r2, r0
 8006304:	460b      	mov	r3, r1
 8006306:	4610      	mov	r0, r2
 8006308:	4619      	mov	r1, r3
 800630a:	f04f 0200 	mov.w	r2, #0
 800630e:	f04f 0300 	mov.w	r3, #0
 8006312:	020b      	lsls	r3, r1, #8
 8006314:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006318:	0202      	lsls	r2, r0, #8
 800631a:	6979      	ldr	r1, [r7, #20]
 800631c:	6849      	ldr	r1, [r1, #4]
 800631e:	0849      	lsrs	r1, r1, #1
 8006320:	2000      	movs	r0, #0
 8006322:	460c      	mov	r4, r1
 8006324:	4605      	mov	r5, r0
 8006326:	eb12 0804 	adds.w	r8, r2, r4
 800632a:	eb43 0905 	adc.w	r9, r3, r5
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	2200      	movs	r2, #0
 8006334:	469a      	mov	sl, r3
 8006336:	4693      	mov	fp, r2
 8006338:	4652      	mov	r2, sl
 800633a:	465b      	mov	r3, fp
 800633c:	4640      	mov	r0, r8
 800633e:	4649      	mov	r1, r9
 8006340:	f7fa f81e 	bl	8000380 <__aeabi_uldivmod>
 8006344:	4602      	mov	r2, r0
 8006346:	460b      	mov	r3, r1
 8006348:	4613      	mov	r3, r2
 800634a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800634c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800634e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006352:	d308      	bcc.n	8006366 <UART_SetConfig+0x79a>
 8006354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006356:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800635a:	d204      	bcs.n	8006366 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006362:	60da      	str	r2, [r3, #12]
 8006364:	e17c      	b.n	8006660 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800636c:	e178      	b.n	8006660 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006376:	f040 80c5 	bne.w	8006504 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800637a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800637e:	2b20      	cmp	r3, #32
 8006380:	dc48      	bgt.n	8006414 <UART_SetConfig+0x848>
 8006382:	2b00      	cmp	r3, #0
 8006384:	db7b      	blt.n	800647e <UART_SetConfig+0x8b2>
 8006386:	2b20      	cmp	r3, #32
 8006388:	d879      	bhi.n	800647e <UART_SetConfig+0x8b2>
 800638a:	a201      	add	r2, pc, #4	@ (adr r2, 8006390 <UART_SetConfig+0x7c4>)
 800638c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006390:	0800641b 	.word	0x0800641b
 8006394:	08006423 	.word	0x08006423
 8006398:	0800647f 	.word	0x0800647f
 800639c:	0800647f 	.word	0x0800647f
 80063a0:	0800642b 	.word	0x0800642b
 80063a4:	0800647f 	.word	0x0800647f
 80063a8:	0800647f 	.word	0x0800647f
 80063ac:	0800647f 	.word	0x0800647f
 80063b0:	0800643b 	.word	0x0800643b
 80063b4:	0800647f 	.word	0x0800647f
 80063b8:	0800647f 	.word	0x0800647f
 80063bc:	0800647f 	.word	0x0800647f
 80063c0:	0800647f 	.word	0x0800647f
 80063c4:	0800647f 	.word	0x0800647f
 80063c8:	0800647f 	.word	0x0800647f
 80063cc:	0800647f 	.word	0x0800647f
 80063d0:	0800644b 	.word	0x0800644b
 80063d4:	0800647f 	.word	0x0800647f
 80063d8:	0800647f 	.word	0x0800647f
 80063dc:	0800647f 	.word	0x0800647f
 80063e0:	0800647f 	.word	0x0800647f
 80063e4:	0800647f 	.word	0x0800647f
 80063e8:	0800647f 	.word	0x0800647f
 80063ec:	0800647f 	.word	0x0800647f
 80063f0:	0800647f 	.word	0x0800647f
 80063f4:	0800647f 	.word	0x0800647f
 80063f8:	0800647f 	.word	0x0800647f
 80063fc:	0800647f 	.word	0x0800647f
 8006400:	0800647f 	.word	0x0800647f
 8006404:	0800647f 	.word	0x0800647f
 8006408:	0800647f 	.word	0x0800647f
 800640c:	0800647f 	.word	0x0800647f
 8006410:	08006471 	.word	0x08006471
 8006414:	2b40      	cmp	r3, #64	@ 0x40
 8006416:	d02e      	beq.n	8006476 <UART_SetConfig+0x8aa>
 8006418:	e031      	b.n	800647e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800641a:	f7fd f985 	bl	8003728 <HAL_RCC_GetPCLK1Freq>
 800641e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006420:	e033      	b.n	800648a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006422:	f7fd f997 	bl	8003754 <HAL_RCC_GetPCLK2Freq>
 8006426:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006428:	e02f      	b.n	800648a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800642a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800642e:	4618      	mov	r0, r3
 8006430:	f7fe fbc6 	bl	8004bc0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006438:	e027      	b.n	800648a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800643a:	f107 0318 	add.w	r3, r7, #24
 800643e:	4618      	mov	r0, r3
 8006440:	f7fe fd12 	bl	8004e68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006448:	e01f      	b.n	800648a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800644a:	4b2d      	ldr	r3, [pc, #180]	@ (8006500 <UART_SetConfig+0x934>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0320 	and.w	r3, r3, #32
 8006452:	2b00      	cmp	r3, #0
 8006454:	d009      	beq.n	800646a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006456:	4b2a      	ldr	r3, [pc, #168]	@ (8006500 <UART_SetConfig+0x934>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	08db      	lsrs	r3, r3, #3
 800645c:	f003 0303 	and.w	r3, r3, #3
 8006460:	4a24      	ldr	r2, [pc, #144]	@ (80064f4 <UART_SetConfig+0x928>)
 8006462:	fa22 f303 	lsr.w	r3, r2, r3
 8006466:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006468:	e00f      	b.n	800648a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800646a:	4b22      	ldr	r3, [pc, #136]	@ (80064f4 <UART_SetConfig+0x928>)
 800646c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800646e:	e00c      	b.n	800648a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006470:	4b21      	ldr	r3, [pc, #132]	@ (80064f8 <UART_SetConfig+0x92c>)
 8006472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006474:	e009      	b.n	800648a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800647a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800647c:	e005      	b.n	800648a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800647e:	2300      	movs	r3, #0
 8006480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006488:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800648a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 80e7 	beq.w	8006660 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006496:	4a19      	ldr	r2, [pc, #100]	@ (80064fc <UART_SetConfig+0x930>)
 8006498:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800649c:	461a      	mov	r2, r3
 800649e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80064a4:	005a      	lsls	r2, r3, #1
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	085b      	lsrs	r3, r3, #1
 80064ac:	441a      	add	r2, r3
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ba:	2b0f      	cmp	r3, #15
 80064bc:	d916      	bls.n	80064ec <UART_SetConfig+0x920>
 80064be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064c4:	d212      	bcs.n	80064ec <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	f023 030f 	bic.w	r3, r3, #15
 80064ce:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d2:	085b      	lsrs	r3, r3, #1
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f003 0307 	and.w	r3, r3, #7
 80064da:	b29a      	uxth	r2, r3
 80064dc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064de:	4313      	orrs	r3, r2
 80064e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80064e8:	60da      	str	r2, [r3, #12]
 80064ea:	e0b9      	b.n	8006660 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80064f2:	e0b5      	b.n	8006660 <UART_SetConfig+0xa94>
 80064f4:	03d09000 	.word	0x03d09000
 80064f8:	003d0900 	.word	0x003d0900
 80064fc:	0800c66c 	.word	0x0800c66c
 8006500:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006504:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006508:	2b20      	cmp	r3, #32
 800650a:	dc49      	bgt.n	80065a0 <UART_SetConfig+0x9d4>
 800650c:	2b00      	cmp	r3, #0
 800650e:	db7c      	blt.n	800660a <UART_SetConfig+0xa3e>
 8006510:	2b20      	cmp	r3, #32
 8006512:	d87a      	bhi.n	800660a <UART_SetConfig+0xa3e>
 8006514:	a201      	add	r2, pc, #4	@ (adr r2, 800651c <UART_SetConfig+0x950>)
 8006516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800651a:	bf00      	nop
 800651c:	080065a7 	.word	0x080065a7
 8006520:	080065af 	.word	0x080065af
 8006524:	0800660b 	.word	0x0800660b
 8006528:	0800660b 	.word	0x0800660b
 800652c:	080065b7 	.word	0x080065b7
 8006530:	0800660b 	.word	0x0800660b
 8006534:	0800660b 	.word	0x0800660b
 8006538:	0800660b 	.word	0x0800660b
 800653c:	080065c7 	.word	0x080065c7
 8006540:	0800660b 	.word	0x0800660b
 8006544:	0800660b 	.word	0x0800660b
 8006548:	0800660b 	.word	0x0800660b
 800654c:	0800660b 	.word	0x0800660b
 8006550:	0800660b 	.word	0x0800660b
 8006554:	0800660b 	.word	0x0800660b
 8006558:	0800660b 	.word	0x0800660b
 800655c:	080065d7 	.word	0x080065d7
 8006560:	0800660b 	.word	0x0800660b
 8006564:	0800660b 	.word	0x0800660b
 8006568:	0800660b 	.word	0x0800660b
 800656c:	0800660b 	.word	0x0800660b
 8006570:	0800660b 	.word	0x0800660b
 8006574:	0800660b 	.word	0x0800660b
 8006578:	0800660b 	.word	0x0800660b
 800657c:	0800660b 	.word	0x0800660b
 8006580:	0800660b 	.word	0x0800660b
 8006584:	0800660b 	.word	0x0800660b
 8006588:	0800660b 	.word	0x0800660b
 800658c:	0800660b 	.word	0x0800660b
 8006590:	0800660b 	.word	0x0800660b
 8006594:	0800660b 	.word	0x0800660b
 8006598:	0800660b 	.word	0x0800660b
 800659c:	080065fd 	.word	0x080065fd
 80065a0:	2b40      	cmp	r3, #64	@ 0x40
 80065a2:	d02e      	beq.n	8006602 <UART_SetConfig+0xa36>
 80065a4:	e031      	b.n	800660a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065a6:	f7fd f8bf 	bl	8003728 <HAL_RCC_GetPCLK1Freq>
 80065aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80065ac:	e033      	b.n	8006616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065ae:	f7fd f8d1 	bl	8003754 <HAL_RCC_GetPCLK2Freq>
 80065b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80065b4:	e02f      	b.n	8006616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065ba:	4618      	mov	r0, r3
 80065bc:	f7fe fb00 	bl	8004bc0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80065c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c4:	e027      	b.n	8006616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065c6:	f107 0318 	add.w	r3, r7, #24
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7fe fc4c 	bl	8004e68 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065d4:	e01f      	b.n	8006616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065d6:	4b2d      	ldr	r3, [pc, #180]	@ (800668c <UART_SetConfig+0xac0>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0320 	and.w	r3, r3, #32
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d009      	beq.n	80065f6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80065e2:	4b2a      	ldr	r3, [pc, #168]	@ (800668c <UART_SetConfig+0xac0>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	08db      	lsrs	r3, r3, #3
 80065e8:	f003 0303 	and.w	r3, r3, #3
 80065ec:	4a28      	ldr	r2, [pc, #160]	@ (8006690 <UART_SetConfig+0xac4>)
 80065ee:	fa22 f303 	lsr.w	r3, r2, r3
 80065f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80065f4:	e00f      	b.n	8006616 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80065f6:	4b26      	ldr	r3, [pc, #152]	@ (8006690 <UART_SetConfig+0xac4>)
 80065f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065fa:	e00c      	b.n	8006616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80065fc:	4b25      	ldr	r3, [pc, #148]	@ (8006694 <UART_SetConfig+0xac8>)
 80065fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006600:	e009      	b.n	8006616 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006602:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006608:	e005      	b.n	8006616 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800660a:	2300      	movs	r3, #0
 800660c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006614:	bf00      	nop
    }

    if (pclk != 0U)
 8006616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006618:	2b00      	cmp	r3, #0
 800661a:	d021      	beq.n	8006660 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006620:	4a1d      	ldr	r2, [pc, #116]	@ (8006698 <UART_SetConfig+0xacc>)
 8006622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006626:	461a      	mov	r2, r3
 8006628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800662a:	fbb3 f2f2 	udiv	r2, r3, r2
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	085b      	lsrs	r3, r3, #1
 8006634:	441a      	add	r2, r3
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	fbb2 f3f3 	udiv	r3, r2, r3
 800663e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006642:	2b0f      	cmp	r3, #15
 8006644:	d909      	bls.n	800665a <UART_SetConfig+0xa8e>
 8006646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800664c:	d205      	bcs.n	800665a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800664e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006650:	b29a      	uxth	r2, r3
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	60da      	str	r2, [r3, #12]
 8006658:	e002      	b.n	8006660 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	2201      	movs	r2, #1
 8006664:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	2201      	movs	r2, #1
 800666c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	2200      	movs	r2, #0
 8006674:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2200      	movs	r2, #0
 800667a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800667c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006680:	4618      	mov	r0, r3
 8006682:	3748      	adds	r7, #72	@ 0x48
 8006684:	46bd      	mov	sp, r7
 8006686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800668a:	bf00      	nop
 800668c:	58024400 	.word	0x58024400
 8006690:	03d09000 	.word	0x03d09000
 8006694:	003d0900 	.word	0x003d0900
 8006698:	0800c66c 	.word	0x0800c66c

0800669c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800669c:	b480      	push	{r7}
 800669e:	b083      	sub	sp, #12
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a8:	f003 0308 	and.w	r3, r3, #8
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d00a      	beq.n	80066c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	430a      	orrs	r2, r1
 80066c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	430a      	orrs	r2, r1
 80066e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ec:	f003 0302 	and.w	r3, r3, #2
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00a      	beq.n	800670a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	430a      	orrs	r2, r1
 8006708:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670e:	f003 0304 	and.w	r3, r3, #4
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00a      	beq.n	800672c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	430a      	orrs	r2, r1
 800672a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006730:	f003 0310 	and.w	r3, r3, #16
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00a      	beq.n	800674e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	430a      	orrs	r2, r1
 800674c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006752:	f003 0320 	and.w	r3, r3, #32
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00a      	beq.n	8006770 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	430a      	orrs	r2, r1
 800676e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006778:	2b00      	cmp	r3, #0
 800677a:	d01a      	beq.n	80067b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006796:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800679a:	d10a      	bne.n	80067b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	430a      	orrs	r2, r1
 80067b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00a      	beq.n	80067d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	430a      	orrs	r2, r1
 80067d2:	605a      	str	r2, [r3, #4]
  }
}
 80067d4:	bf00      	nop
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b098      	sub	sp, #96	@ 0x60
 80067e4:	af02      	add	r7, sp, #8
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067f0:	f7fa fe0e 	bl	8001410 <HAL_GetTick>
 80067f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0308 	and.w	r3, r3, #8
 8006800:	2b08      	cmp	r3, #8
 8006802:	d12f      	bne.n	8006864 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006804:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006808:	9300      	str	r3, [sp, #0]
 800680a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800680c:	2200      	movs	r2, #0
 800680e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 f88e 	bl	8006934 <UART_WaitOnFlagUntilTimeout>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d022      	beq.n	8006864 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006826:	e853 3f00 	ldrex	r3, [r3]
 800682a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800682c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006832:	653b      	str	r3, [r7, #80]	@ 0x50
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	461a      	mov	r2, r3
 800683a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800683c:	647b      	str	r3, [r7, #68]	@ 0x44
 800683e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006842:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800684a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e6      	bne.n	800681e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2220      	movs	r2, #32
 8006854:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e063      	b.n	800692c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0304 	and.w	r3, r3, #4
 800686e:	2b04      	cmp	r3, #4
 8006870:	d149      	bne.n	8006906 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006872:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800687a:	2200      	movs	r2, #0
 800687c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 f857 	bl	8006934 <UART_WaitOnFlagUntilTimeout>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d03c      	beq.n	8006906 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006894:	e853 3f00 	ldrex	r3, [r3]
 8006898:	623b      	str	r3, [r7, #32]
   return(result);
 800689a:	6a3b      	ldr	r3, [r7, #32]
 800689c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	461a      	mov	r2, r3
 80068a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80068ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068b2:	e841 2300 	strex	r3, r2, [r1]
 80068b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1e6      	bne.n	800688c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3308      	adds	r3, #8
 80068c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	e853 3f00 	ldrex	r3, [r3]
 80068cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f023 0301 	bic.w	r3, r3, #1
 80068d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	3308      	adds	r3, #8
 80068dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068de:	61fa      	str	r2, [r7, #28]
 80068e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e2:	69b9      	ldr	r1, [r7, #24]
 80068e4:	69fa      	ldr	r2, [r7, #28]
 80068e6:	e841 2300 	strex	r3, r2, [r1]
 80068ea:	617b      	str	r3, [r7, #20]
   return(result);
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1e5      	bne.n	80068be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2220      	movs	r2, #32
 80068f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e012      	b.n	800692c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2220      	movs	r2, #32
 800690a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2220      	movs	r2, #32
 8006912:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3758      	adds	r7, #88	@ 0x58
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	603b      	str	r3, [r7, #0]
 8006940:	4613      	mov	r3, r2
 8006942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006944:	e04f      	b.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800694c:	d04b      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800694e:	f7fa fd5f 	bl	8001410 <HAL_GetTick>
 8006952:	4602      	mov	r2, r0
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	69ba      	ldr	r2, [r7, #24]
 800695a:	429a      	cmp	r2, r3
 800695c:	d302      	bcc.n	8006964 <UART_WaitOnFlagUntilTimeout+0x30>
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	e04e      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0304 	and.w	r3, r3, #4
 8006972:	2b00      	cmp	r3, #0
 8006974:	d037      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2b80      	cmp	r3, #128	@ 0x80
 800697a:	d034      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	2b40      	cmp	r3, #64	@ 0x40
 8006980:	d031      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	69db      	ldr	r3, [r3, #28]
 8006988:	f003 0308 	and.w	r3, r3, #8
 800698c:	2b08      	cmp	r3, #8
 800698e:	d110      	bne.n	80069b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2208      	movs	r2, #8
 8006996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 f839 	bl	8006a10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2208      	movs	r2, #8
 80069a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e029      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	69db      	ldr	r3, [r3, #28]
 80069b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069c0:	d111      	bne.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 f81f 	bl	8006a10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e00f      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	69da      	ldr	r2, [r3, #28]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	4013      	ands	r3, r2
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	bf0c      	ite	eq
 80069f6:	2301      	moveq	r3, #1
 80069f8:	2300      	movne	r3, #0
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	461a      	mov	r2, r3
 80069fe:	79fb      	ldrb	r3, [r7, #7]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d0a0      	beq.n	8006946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
	...

08006a10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a10:	b480      	push	{r7}
 8006a12:	b095      	sub	sp, #84	@ 0x54
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	461a      	mov	r2, r3
 8006a34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a36:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a38:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a3e:	e841 2300 	strex	r3, r2, [r1]
 8006a42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d1e6      	bne.n	8006a18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	3308      	adds	r3, #8
 8006a50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a52:	6a3b      	ldr	r3, [r7, #32]
 8006a54:	e853 3f00 	ldrex	r3, [r3]
 8006a58:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a5a:	69fa      	ldr	r2, [r7, #28]
 8006a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8006ad8 <UART_EndRxTransfer+0xc8>)
 8006a5e:	4013      	ands	r3, r2
 8006a60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3308      	adds	r3, #8
 8006a68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a72:	e841 2300 	strex	r3, r2, [r1]
 8006a76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1e5      	bne.n	8006a4a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d118      	bne.n	8006ab8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	e853 3f00 	ldrex	r3, [r3]
 8006a92:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	f023 0310 	bic.w	r3, r3, #16
 8006a9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006aa4:	61bb      	str	r3, [r7, #24]
 8006aa6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa8:	6979      	ldr	r1, [r7, #20]
 8006aaa:	69ba      	ldr	r2, [r7, #24]
 8006aac:	e841 2300 	strex	r3, r2, [r1]
 8006ab0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d1e6      	bne.n	8006a86 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2220      	movs	r2, #32
 8006abc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006acc:	bf00      	nop
 8006ace:	3754      	adds	r7, #84	@ 0x54
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr
 8006ad8:	effffffe 	.word	0xeffffffe

08006adc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006adc:	b480      	push	{r7}
 8006ade:	b085      	sub	sp, #20
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d101      	bne.n	8006af2 <HAL_UARTEx_DisableFifoMode+0x16>
 8006aee:	2302      	movs	r3, #2
 8006af0:	e027      	b.n	8006b42 <HAL_UARTEx_DisableFifoMode+0x66>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2224      	movs	r2, #36	@ 0x24
 8006afe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f022 0201 	bic.w	r2, r2, #1
 8006b18:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006b20:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68fa      	ldr	r2, [r7, #12]
 8006b2e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2220      	movs	r2, #32
 8006b34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr

08006b4e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b4e:	b580      	push	{r7, lr}
 8006b50:	b084      	sub	sp, #16
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	6078      	str	r0, [r7, #4]
 8006b56:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d101      	bne.n	8006b66 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006b62:	2302      	movs	r3, #2
 8006b64:	e02d      	b.n	8006bc2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2201      	movs	r2, #1
 8006b6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2224      	movs	r2, #36	@ 0x24
 8006b72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 0201 	bic.w	r2, r2, #1
 8006b8c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	683a      	ldr	r2, [r7, #0]
 8006b9e:	430a      	orrs	r2, r1
 8006ba0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 f850 	bl	8006c48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	68fa      	ldr	r2, [r7, #12]
 8006bae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2220      	movs	r2, #32
 8006bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b084      	sub	sp, #16
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
 8006bd2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d101      	bne.n	8006be2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006bde:	2302      	movs	r3, #2
 8006be0:	e02d      	b.n	8006c3e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2201      	movs	r2, #1
 8006be6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2224      	movs	r2, #36	@ 0x24
 8006bee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f022 0201 	bic.w	r2, r2, #1
 8006c08:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	430a      	orrs	r2, r1
 8006c1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f812 	bl	8006c48 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3710      	adds	r7, #16
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
	...

08006c48 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006c48:	b480      	push	{r7}
 8006c4a:	b085      	sub	sp, #20
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d108      	bne.n	8006c6a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c68:	e031      	b.n	8006cce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c6a:	2310      	movs	r3, #16
 8006c6c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c6e:	2310      	movs	r3, #16
 8006c70:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	0e5b      	lsrs	r3, r3, #25
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	f003 0307 	and.w	r3, r3, #7
 8006c80:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	0f5b      	lsrs	r3, r3, #29
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	f003 0307 	and.w	r3, r3, #7
 8006c90:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c92:	7bbb      	ldrb	r3, [r7, #14]
 8006c94:	7b3a      	ldrb	r2, [r7, #12]
 8006c96:	4911      	ldr	r1, [pc, #68]	@ (8006cdc <UARTEx_SetNbDataToProcess+0x94>)
 8006c98:	5c8a      	ldrb	r2, [r1, r2]
 8006c9a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006c9e:	7b3a      	ldrb	r2, [r7, #12]
 8006ca0:	490f      	ldr	r1, [pc, #60]	@ (8006ce0 <UARTEx_SetNbDataToProcess+0x98>)
 8006ca2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ca4:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ca8:	b29a      	uxth	r2, r3
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cb0:	7bfb      	ldrb	r3, [r7, #15]
 8006cb2:	7b7a      	ldrb	r2, [r7, #13]
 8006cb4:	4909      	ldr	r1, [pc, #36]	@ (8006cdc <UARTEx_SetNbDataToProcess+0x94>)
 8006cb6:	5c8a      	ldrb	r2, [r1, r2]
 8006cb8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006cbc:	7b7a      	ldrb	r2, [r7, #13]
 8006cbe:	4908      	ldr	r1, [pc, #32]	@ (8006ce0 <UARTEx_SetNbDataToProcess+0x98>)
 8006cc0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cc2:	fb93 f3f2 	sdiv	r3, r3, r2
 8006cc6:	b29a      	uxth	r2, r3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006cce:	bf00      	nop
 8006cd0:	3714      	adds	r7, #20
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	0800c684 	.word	0x0800c684
 8006ce0:	0800c68c 	.word	0x0800c68c

08006ce4 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8006cf2:	6839      	ldr	r1, [r7, #0]
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f001 fca2 	bl	800863e <VL53L0X_get_offset_calibration_data_micro_meter>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8006cfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
	...

08006d0c <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8006d0c:	b5b0      	push	{r4, r5, r7, lr}
 8006d0e:	b096      	sub	sp, #88	@ 0x58
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d14:	2300      	movs	r3, #0
 8006d16:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8006d1a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d107      	bne.n	8006d32 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8006d22:	2200      	movs	r2, #0
 8006d24:	2188      	movs	r1, #136	@ 0x88
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f004 fe96 	bl	800ba58 <VL53L0X_WrByte>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006d40:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8006d4a:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a9e      	ldr	r2, [pc, #632]	@ (8006fcc <VL53L0X_DataInit+0x2c0>)
 8006d52:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a9d      	ldr	r2, [pc, #628]	@ (8006fd0 <VL53L0X_DataInit+0x2c4>)
 8006d5a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8006d64:	f107 0310 	add.w	r3, r7, #16
 8006d68:	4619      	mov	r1, r3
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 fac0 	bl	80072f0 <VL53L0X_GetDeviceParameters>
 8006d70:	4603      	mov	r3, r0
 8006d72:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8006d76:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d112      	bne.n	8006da4 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8006d82:	2300      	movs	r3, #0
 8006d84:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f103 0410 	add.w	r4, r3, #16
 8006d8c:	f107 0510 	add.w	r5, r7, #16
 8006d90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006d9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8006da0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2264      	movs	r2, #100	@ 0x64
 8006da8:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8006db2:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8006dbc:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8006dc6:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	2180      	movs	r1, #128	@ 0x80
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f004 fe3e 	bl	800ba58 <VL53L0X_WrByte>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	461a      	mov	r2, r3
 8006de0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006de4:	4313      	orrs	r3, r2
 8006de6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006dea:	2201      	movs	r2, #1
 8006dec:	21ff      	movs	r1, #255	@ 0xff
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f004 fe32 	bl	800ba58 <VL53L0X_WrByte>
 8006df4:	4603      	mov	r3, r0
 8006df6:	461a      	mov	r2, r3
 8006df8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006e02:	2200      	movs	r2, #0
 8006e04:	2100      	movs	r1, #0
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f004 fe26 	bl	800ba58 <VL53L0X_WrByte>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	461a      	mov	r2, r3
 8006e10:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e14:	4313      	orrs	r3, r2
 8006e16:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8006e1a:	f107 030f 	add.w	r3, r7, #15
 8006e1e:	461a      	mov	r2, r3
 8006e20:	2191      	movs	r1, #145	@ 0x91
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f004 fe9a 	bl	800bb5c <VL53L0X_RdByte>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e30:	4313      	orrs	r3, r2
 8006e32:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8006e36:	7bfa      	ldrb	r2, [r7, #15]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006e3e:	2201      	movs	r2, #1
 8006e40:	2100      	movs	r1, #0
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f004 fe08 	bl	800ba58 <VL53L0X_WrByte>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e50:	4313      	orrs	r3, r2
 8006e52:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006e56:	2200      	movs	r2, #0
 8006e58:	21ff      	movs	r1, #255	@ 0xff
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f004 fdfc 	bl	800ba58 <VL53L0X_WrByte>
 8006e60:	4603      	mov	r3, r0
 8006e62:	461a      	mov	r2, r3
 8006e64:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006e6e:	2200      	movs	r2, #0
 8006e70:	2180      	movs	r1, #128	@ 0x80
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f004 fdf0 	bl	800ba58 <VL53L0X_WrByte>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006e80:	4313      	orrs	r3, r2
 8006e82:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006e86:	2300      	movs	r3, #0
 8006e88:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e8a:	e014      	b.n	8006eb6 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8006e8c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d114      	bne.n	8006ebe <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8006e94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	2201      	movs	r2, #1
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f000 fd31 	bl	8007904 <VL53L0X_SetLimitCheckEnable>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006eb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	653b      	str	r3, [r7, #80]	@ 0x50
 8006eb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006eb8:	2b05      	cmp	r3, #5
 8006eba:	dde7      	ble.n	8006e8c <VL53L0X_DataInit+0x180>
 8006ebc:	e000      	b.n	8006ec0 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8006ebe:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8006ec0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d107      	bne.n	8006ed8 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006ec8:	2200      	movs	r2, #0
 8006eca:	2102      	movs	r1, #2
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 fd19 	bl	8007904 <VL53L0X_SetLimitCheckEnable>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006ed8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d107      	bne.n	8006ef0 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	2103      	movs	r1, #3
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f000 fd0d 	bl	8007904 <VL53L0X_SetLimitCheckEnable>
 8006eea:	4603      	mov	r3, r0
 8006eec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006ef0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d107      	bne.n	8006f08 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006ef8:	2200      	movs	r2, #0
 8006efa:	2104      	movs	r1, #4
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f000 fd01 	bl	8007904 <VL53L0X_SetLimitCheckEnable>
 8006f02:	4603      	mov	r3, r0
 8006f04:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8006f08:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d107      	bne.n	8006f20 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8006f10:	2200      	movs	r2, #0
 8006f12:	2105      	movs	r1, #5
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 fcf5 	bl	8007904 <VL53L0X_SetLimitCheckEnable>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8006f20:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d108      	bne.n	8006f3a <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f28:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 fd98 	bl	8007a64 <VL53L0X_SetLimitCheckValue>
 8006f34:	4603      	mov	r3, r0
 8006f36:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006f3a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d108      	bne.n	8006f54 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f42:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006f46:	2101      	movs	r1, #1
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f000 fd8b 	bl	8007a64 <VL53L0X_SetLimitCheckValue>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f54:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d108      	bne.n	8006f6e <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f5c:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8006f60:	2102      	movs	r1, #2
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fd7e 	bl	8007a64 <VL53L0X_SetLimitCheckValue>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f6e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d107      	bne.n	8006f86 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8006f76:	2200      	movs	r2, #0
 8006f78:	2103      	movs	r1, #3
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 fd72 	bl	8007a64 <VL53L0X_SetLimitCheckValue>
 8006f80:	4603      	mov	r3, r0
 8006f82:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f86:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10f      	bne.n	8006fae <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	22ff      	movs	r2, #255	@ 0xff
 8006f92:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006f96:	22ff      	movs	r2, #255	@ 0xff
 8006f98:	2101      	movs	r1, #1
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f004 fd5c 	bl	800ba58 <VL53L0X_WrByte>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8006fae:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d103      	bne.n	8006fbe <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8006fbe:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3758      	adds	r7, #88	@ 0x58
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bdb0      	pop	{r4, r5, r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	00016b85 	.word	0x00016b85
 8006fd0:	000970a4 	.word	0x000970a4

08006fd4 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8006fd4:	b5b0      	push	{r4, r5, r7, lr}
 8006fd6:	b09e      	sub	sp, #120	@ 0x78
 8006fd8:	af02      	add	r7, sp, #8
 8006fda:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8006fe2:	f107 031c 	add.w	r3, r7, #28
 8006fe6:	2240      	movs	r2, #64	@ 0x40
 8006fe8:	2100      	movs	r1, #0
 8006fea:	4618      	mov	r0, r3
 8006fec:	f004 fe82 	bl	800bcf4 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 8006ffe:	2300      	movs	r3, #0
 8007000:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 8007002:	2300      	movs	r3, #0
 8007004:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800700a:	2300      	movs	r3, #0
 800700c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8007010:	2101      	movs	r1, #1
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f002 fa69 	bl	80094ea <VL53L0X_get_info_from_device>
 8007018:	4603      	mov	r3, r0
 800701a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8007024:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800702c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8007030:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007034:	2b01      	cmp	r3, #1
 8007036:	d80d      	bhi.n	8007054 <VL53L0X_StaticInit+0x80>
 8007038:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800703c:	2b01      	cmp	r3, #1
 800703e:	d102      	bne.n	8007046 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8007040:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007042:	2b20      	cmp	r3, #32
 8007044:	d806      	bhi.n	8007054 <VL53L0X_StaticInit+0x80>
 8007046:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800704a:	2b00      	cmp	r3, #0
 800704c:	d10e      	bne.n	800706c <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800704e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007050:	2b0c      	cmp	r3, #12
 8007052:	d90b      	bls.n	800706c <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8007054:	f107 0218 	add.w	r2, r7, #24
 8007058:	f107 0314 	add.w	r3, r7, #20
 800705c:	4619      	mov	r1, r3
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f001 fce8 	bl	8008a34 <VL53L0X_perform_ref_spad_management>
 8007064:	4603      	mov	r3, r0
 8007066:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800706a:	e009      	b.n	8007080 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800706c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007070:	461a      	mov	r2, r3
 8007072:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f001 fee9 	bl	8008e4c <VL53L0X_set_reference_spads>
 800707a:	4603      	mov	r3, r0
 800707c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8007080:	4b93      	ldr	r3, [pc, #588]	@ (80072d0 <VL53L0X_StaticInit+0x2fc>)
 8007082:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8007084:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007088:	2b00      	cmp	r3, #0
 800708a:	d10f      	bne.n	80070ac <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8007092:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8007096:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800709a:	2b00      	cmp	r3, #0
 800709c:	d104      	bne.n	80070a8 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 80070a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070a6:	e001      	b.n	80070ac <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80070a8:	4b89      	ldr	r3, [pc, #548]	@ (80072d0 <VL53L0X_StaticInit+0x2fc>)
 80070aa:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 80070ac:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d106      	bne.n	80070c2 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 80070b4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f003 fdb8 	bl	800ac2c <VL53L0X_load_tuning_settings>
 80070bc:	4603      	mov	r3, r0
 80070be:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 80070c2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10a      	bne.n	80070e0 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 80070ca:	2300      	movs	r3, #0
 80070cc:	9300      	str	r3, [sp, #0]
 80070ce:	2304      	movs	r3, #4
 80070d0:	2200      	movs	r2, #0
 80070d2:	2100      	movs	r1, #0
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f001 f8e5 	bl	80082a4 <VL53L0X_SetGpioConfig>
 80070da:	4603      	mov	r3, r0
 80070dc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80070e0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d121      	bne.n	800712c <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80070e8:	2201      	movs	r2, #1
 80070ea:	21ff      	movs	r1, #255	@ 0xff
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f004 fcb3 	bl	800ba58 <VL53L0X_WrByte>
 80070f2:	4603      	mov	r3, r0
 80070f4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 80070f8:	f107 031a 	add.w	r3, r7, #26
 80070fc:	461a      	mov	r2, r3
 80070fe:	2184      	movs	r1, #132	@ 0x84
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f004 fd55 	bl	800bbb0 <VL53L0X_RdWord>
 8007106:	4603      	mov	r3, r0
 8007108:	461a      	mov	r2, r3
 800710a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800710e:	4313      	orrs	r3, r2
 8007110:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007114:	2200      	movs	r2, #0
 8007116:	21ff      	movs	r1, #255	@ 0xff
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f004 fc9d 	bl	800ba58 <VL53L0X_WrByte>
 800711e:	4603      	mov	r3, r0
 8007120:	461a      	mov	r2, r3
 8007122:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8007126:	4313      	orrs	r3, r2
 8007128:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800712c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007130:	2b00      	cmp	r3, #0
 8007132:	d104      	bne.n	800713e <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8007134:	8b7b      	ldrh	r3, [r7, #26]
 8007136:	011a      	lsls	r2, r3, #4
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800713e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007142:	2b00      	cmp	r3, #0
 8007144:	d108      	bne.n	8007158 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8007146:	f107 031c 	add.w	r3, r7, #28
 800714a:	4619      	mov	r1, r3
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f000 f8cf 	bl	80072f0 <VL53L0X_GetDeviceParameters>
 8007152:	4603      	mov	r3, r0
 8007154:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8007158:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800715c:	2b00      	cmp	r3, #0
 800715e:	d110      	bne.n	8007182 <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8007160:	f107 0319 	add.w	r3, r7, #25
 8007164:	4619      	mov	r1, r3
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f991 	bl	800748e <VL53L0X_GetFractionEnable>
 800716c:	4603      	mov	r3, r0
 800716e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8007172:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007176:	2b00      	cmp	r3, #0
 8007178:	d103      	bne.n	8007182 <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800717a:	7e7a      	ldrb	r2, [r7, #25]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8007182:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007186:	2b00      	cmp	r3, #0
 8007188:	d10e      	bne.n	80071a8 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	f103 0410 	add.w	r4, r3, #16
 8007190:	f107 051c 	add.w	r5, r7, #28
 8007194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800719a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800719c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800719e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80071a0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80071a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 80071a8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d111      	bne.n	80071d4 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 80071b0:	f107 0319 	add.w	r3, r7, #25
 80071b4:	461a      	mov	r2, r3
 80071b6:	2101      	movs	r1, #1
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f004 fccf 	bl	800bb5c <VL53L0X_RdByte>
 80071be:	4603      	mov	r3, r0
 80071c0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 80071c4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d103      	bne.n	80071d4 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 80071cc:	7e7a      	ldrb	r2, [r7, #25]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 80071d4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d107      	bne.n	80071ec <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80071dc:	2200      	movs	r2, #0
 80071de:	2100      	movs	r1, #0
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 f9c9 	bl	8007578 <VL53L0X_SetSequenceStepEnable>
 80071e6:	4603      	mov	r3, r0
 80071e8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80071ec:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d107      	bne.n	8007204 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 80071f4:	2200      	movs	r2, #0
 80071f6:	2102      	movs	r1, #2
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f9bd 	bl	8007578 <VL53L0X_SetSequenceStepEnable>
 80071fe:	4603      	mov	r3, r0
 8007200:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8007204:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007208:	2b00      	cmp	r3, #0
 800720a:	d103      	bne.n	8007214 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2203      	movs	r2, #3
 8007210:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8007214:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007218:	2b00      	cmp	r3, #0
 800721a:	d109      	bne.n	8007230 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 800721c:	f107 0313 	add.w	r3, r7, #19
 8007220:	461a      	mov	r2, r3
 8007222:	2100      	movs	r1, #0
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f000 f98f 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800722a:	4603      	mov	r3, r0
 800722c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007230:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007234:	2b00      	cmp	r3, #0
 8007236:	d103      	bne.n	8007240 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007238:	7cfa      	ldrb	r2, [r7, #19]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8007240:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007244:	2b00      	cmp	r3, #0
 8007246:	d109      	bne.n	800725c <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 8007248:	f107 0313 	add.w	r3, r7, #19
 800724c:	461a      	mov	r2, r3
 800724e:	2101      	movs	r1, #1
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f979 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 8007256:	4603      	mov	r3, r0
 8007258:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800725c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007260:	2b00      	cmp	r3, #0
 8007262:	d103      	bne.n	800726c <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007264:	7cfa      	ldrb	r2, [r7, #19]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800726c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007270:	2b00      	cmp	r3, #0
 8007272:	d109      	bne.n	8007288 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 8007274:	f107 030c 	add.w	r3, r7, #12
 8007278:	461a      	mov	r2, r3
 800727a:	2103      	movs	r1, #3
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f002 feb3 	bl	8009fe8 <get_sequence_step_timeout>
 8007282:	4603      	mov	r3, r0
 8007284:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007288:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800728c:	2b00      	cmp	r3, #0
 800728e:	d103      	bne.n	8007298 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007290:	68fa      	ldr	r2, [r7, #12]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8007298:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800729c:	2b00      	cmp	r3, #0
 800729e:	d109      	bne.n	80072b4 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 80072a0:	f107 030c 	add.w	r3, r7, #12
 80072a4:	461a      	mov	r2, r3
 80072a6:	2104      	movs	r1, #4
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f002 fe9d 	bl	8009fe8 <get_sequence_step_timeout>
 80072ae:	4603      	mov	r3, r0
 80072b0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80072b4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d103      	bne.n	80072c4 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80072c4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3770      	adds	r7, #112	@ 0x70
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bdb0      	pop	{r4, r5, r7, pc}
 80072d0:	24000014 	.word	0x24000014

080072d4 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 80072dc:	239d      	movs	r3, #157	@ 0x9d
 80072de:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 80072e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3714      	adds	r7, #20
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072fa:	2300      	movs	r3, #0
 80072fc:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	4619      	mov	r1, r3
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f8b0 	bl	8007468 <VL53L0X_GetDeviceMode>
 8007308:	4603      	mov	r3, r0
 800730a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800730c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d107      	bne.n	8007324 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	3308      	adds	r3, #8
 8007318:	4619      	mov	r1, r3
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 fa76 	bl	800780c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8007320:	4603      	mov	r3, r0
 8007322:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8007324:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d102      	bne.n	8007332 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	2200      	movs	r2, #0
 8007330:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8007332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d107      	bne.n	800734a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	3310      	adds	r3, #16
 800733e:	4619      	mov	r1, r3
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f000 faac 	bl	800789e <VL53L0X_GetXTalkCompensationRateMegaCps>
 8007346:	4603      	mov	r3, r0
 8007348:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800734a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d107      	bne.n	8007362 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	3314      	adds	r3, #20
 8007356:	4619      	mov	r1, r3
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f7ff fcc3 	bl	8006ce4 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800735e:	4603      	mov	r3, r0
 8007360:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8007362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d134      	bne.n	80073d4 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800736a:	2300      	movs	r3, #0
 800736c:	60bb      	str	r3, [r7, #8]
 800736e:	e02a      	b.n	80073c6 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8007370:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d12a      	bne.n	80073ce <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	b299      	uxth	r1, r3
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	3308      	adds	r3, #8
 8007380:	009b      	lsls	r3, r3, #2
 8007382:	683a      	ldr	r2, [r7, #0]
 8007384:	4413      	add	r3, r2
 8007386:	3304      	adds	r3, #4
 8007388:	461a      	mov	r2, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fbcc 	bl	8007b28 <VL53L0X_GetLimitCheckValue>
 8007390:	4603      	mov	r3, r0
 8007392:	461a      	mov	r2, r3
 8007394:	7bfb      	ldrb	r3, [r7, #15]
 8007396:	4313      	orrs	r3, r2
 8007398:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800739a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d117      	bne.n	80073d2 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	b299      	uxth	r1, r3
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	3318      	adds	r3, #24
 80073aa:	683a      	ldr	r2, [r7, #0]
 80073ac:	4413      	add	r3, r2
 80073ae:	461a      	mov	r2, r3
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 fb33 	bl	8007a1c <VL53L0X_GetLimitCheckEnable>
 80073b6:	4603      	mov	r3, r0
 80073b8:	461a      	mov	r2, r3
 80073ba:	7bfb      	ldrb	r3, [r7, #15]
 80073bc:	4313      	orrs	r3, r2
 80073be:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	3301      	adds	r3, #1
 80073c4:	60bb      	str	r3, [r7, #8]
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	2b05      	cmp	r3, #5
 80073ca:	ddd1      	ble.n	8007370 <VL53L0X_GetDeviceParameters+0x80>
 80073cc:	e002      	b.n	80073d4 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80073ce:	bf00      	nop
 80073d0:	e000      	b.n	80073d4 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80073d2:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80073d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d107      	bne.n	80073ec <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	333c      	adds	r3, #60	@ 0x3c
 80073e0:	4619      	mov	r1, r3
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fc2e 	bl	8007c44 <VL53L0X_GetWrapAroundCheckEnable>
 80073e8:	4603      	mov	r3, r0
 80073ea:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80073ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d107      	bne.n	8007404 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	3304      	adds	r3, #4
 80073f8:	4619      	mov	r1, r3
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f879 	bl	80074f2 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8007400:	4603      	mov	r3, r0
 8007402:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007404:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007408:	4618      	mov	r0, r3
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8007410:	b480      	push	{r7}
 8007412:	b085      	sub	sp, #20
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	460b      	mov	r3, r1
 800741a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800741c:	2300      	movs	r3, #0
 800741e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8007420:	78fb      	ldrb	r3, [r7, #3]
 8007422:	2b15      	cmp	r3, #21
 8007424:	bf8c      	ite	hi
 8007426:	2201      	movhi	r2, #1
 8007428:	2200      	movls	r2, #0
 800742a:	b2d2      	uxtb	r2, r2
 800742c:	2a00      	cmp	r2, #0
 800742e:	d10f      	bne.n	8007450 <VL53L0X_SetDeviceMode+0x40>
 8007430:	4a0c      	ldr	r2, [pc, #48]	@ (8007464 <VL53L0X_SetDeviceMode+0x54>)
 8007432:	fa22 f303 	lsr.w	r3, r2, r3
 8007436:	f003 0301 	and.w	r3, r3, #1
 800743a:	2b00      	cmp	r3, #0
 800743c:	bf14      	ite	ne
 800743e:	2301      	movne	r3, #1
 8007440:	2300      	moveq	r3, #0
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b00      	cmp	r3, #0
 8007446:	d003      	beq.n	8007450 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	78fa      	ldrb	r2, [r7, #3]
 800744c:	741a      	strb	r2, [r3, #16]
		break;
 800744e:	e001      	b.n	8007454 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007450:	23f8      	movs	r3, #248	@ 0xf8
 8007452:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007454:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007458:	4618      	mov	r0, r3
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr
 8007464:	0030000b 	.word	0x0030000b

08007468 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007472:	2300      	movs	r3, #0
 8007474:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	7c1a      	ldrb	r2, [r3, #16]
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800747e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b084      	sub	sp, #16
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
 8007496:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007498:	2300      	movs	r3, #0
 800749a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	2109      	movs	r1, #9
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f004 fb5b 	bl	800bb5c <VL53L0X_RdByte>
 80074a6:	4603      	mov	r3, r0
 80074a8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80074aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d106      	bne.n	80074c0 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	f003 0301 	and.w	r3, r3, #1
 80074ba:	b2da      	uxtb	r2, r3
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80074c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3710      	adds	r7, #16
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074d6:	2300      	movs	r3, #0
 80074d8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 80074da:	6839      	ldr	r1, [r7, #0]
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f003 fa13 	bl	800a908 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80074e2:	4603      	mov	r3, r0
 80074e4:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 80074e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3710      	adds	r7, #16
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}

080074f2 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80074f2:	b580      	push	{r7, lr}
 80074f4:	b084      	sub	sp, #16
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
 80074fa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074fc:	2300      	movs	r3, #0
 80074fe:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8007500:	6839      	ldr	r1, [r7, #0]
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f003 fae0 	bl	800aac8 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8007508:	4603      	mov	r3, r0
 800750a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800750c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007510:	4618      	mov	r0, r3
 8007512:	3710      	adds	r7, #16
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b084      	sub	sp, #16
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	460b      	mov	r3, r1
 8007522:	70fb      	strb	r3, [r7, #3]
 8007524:	4613      	mov	r3, r2
 8007526:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007528:	2300      	movs	r3, #0
 800752a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800752c:	78ba      	ldrb	r2, [r7, #2]
 800752e:	78fb      	ldrb	r3, [r7, #3]
 8007530:	4619      	mov	r1, r3
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f002 ff2a 	bl	800a38c <VL53L0X_set_vcsel_pulse_period>
 8007538:	4603      	mov	r3, r0
 800753a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800753c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b086      	sub	sp, #24
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	460b      	mov	r3, r1
 8007552:	607a      	str	r2, [r7, #4]
 8007554:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007556:	2300      	movs	r3, #0
 8007558:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800755a:	7afb      	ldrb	r3, [r7, #11]
 800755c:	687a      	ldr	r2, [r7, #4]
 800755e:	4619      	mov	r1, r3
 8007560:	68f8      	ldr	r0, [r7, #12]
 8007562:	f003 f99a 	bl	800a89a <VL53L0X_get_vcsel_pulse_period>
 8007566:	4603      	mov	r3, r0
 8007568:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800756a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800756e:	4618      	mov	r0, r3
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
	...

08007578 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	460b      	mov	r3, r1
 8007582:	70fb      	strb	r3, [r7, #3]
 8007584:	4613      	mov	r3, r2
 8007586:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007588:	2300      	movs	r3, #0
 800758a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800758c:	2300      	movs	r3, #0
 800758e:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8007590:	2300      	movs	r3, #0
 8007592:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007594:	f107 030f 	add.w	r3, r7, #15
 8007598:	461a      	mov	r2, r3
 800759a:	2101      	movs	r1, #1
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f004 fadd 	bl	800bb5c <VL53L0X_RdByte>
 80075a2:	4603      	mov	r3, r0
 80075a4:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 80075a6:	7bfb      	ldrb	r3, [r7, #15]
 80075a8:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 80075aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d159      	bne.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 80075b2:	78bb      	ldrb	r3, [r7, #2]
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d12b      	bne.n	8007610 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 80075b8:	78fb      	ldrb	r3, [r7, #3]
 80075ba:	2b04      	cmp	r3, #4
 80075bc:	d825      	bhi.n	800760a <VL53L0X_SetSequenceStepEnable+0x92>
 80075be:	a201      	add	r2, pc, #4	@ (adr r2, 80075c4 <VL53L0X_SetSequenceStepEnable+0x4c>)
 80075c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c4:	080075d9 	.word	0x080075d9
 80075c8:	080075e3 	.word	0x080075e3
 80075cc:	080075ed 	.word	0x080075ed
 80075d0:	080075f7 	.word	0x080075f7
 80075d4:	08007601 	.word	0x08007601
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 80075d8:	7dbb      	ldrb	r3, [r7, #22]
 80075da:	f043 0310 	orr.w	r3, r3, #16
 80075de:	75bb      	strb	r3, [r7, #22]
				break;
 80075e0:	e041      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 80075e2:	7dbb      	ldrb	r3, [r7, #22]
 80075e4:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80075e8:	75bb      	strb	r3, [r7, #22]
				break;
 80075ea:	e03c      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80075ec:	7dbb      	ldrb	r3, [r7, #22]
 80075ee:	f043 0304 	orr.w	r3, r3, #4
 80075f2:	75bb      	strb	r3, [r7, #22]
				break;
 80075f4:	e037      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80075f6:	7dbb      	ldrb	r3, [r7, #22]
 80075f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075fc:	75bb      	strb	r3, [r7, #22]
				break;
 80075fe:	e032      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8007600:	7dbb      	ldrb	r3, [r7, #22]
 8007602:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007606:	75bb      	strb	r3, [r7, #22]
				break;
 8007608:	e02d      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800760a:	23fc      	movs	r3, #252	@ 0xfc
 800760c:	75fb      	strb	r3, [r7, #23]
 800760e:	e02a      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8007610:	78fb      	ldrb	r3, [r7, #3]
 8007612:	2b04      	cmp	r3, #4
 8007614:	d825      	bhi.n	8007662 <VL53L0X_SetSequenceStepEnable+0xea>
 8007616:	a201      	add	r2, pc, #4	@ (adr r2, 800761c <VL53L0X_SetSequenceStepEnable+0xa4>)
 8007618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800761c:	08007631 	.word	0x08007631
 8007620:	0800763b 	.word	0x0800763b
 8007624:	08007645 	.word	0x08007645
 8007628:	0800764f 	.word	0x0800764f
 800762c:	08007659 	.word	0x08007659
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8007630:	7dbb      	ldrb	r3, [r7, #22]
 8007632:	f023 0310 	bic.w	r3, r3, #16
 8007636:	75bb      	strb	r3, [r7, #22]
				break;
 8007638:	e015      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800763a:	7dbb      	ldrb	r3, [r7, #22]
 800763c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8007640:	75bb      	strb	r3, [r7, #22]
				break;
 8007642:	e010      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8007644:	7dbb      	ldrb	r3, [r7, #22]
 8007646:	f023 0304 	bic.w	r3, r3, #4
 800764a:	75bb      	strb	r3, [r7, #22]
				break;
 800764c:	e00b      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800764e:	7dbb      	ldrb	r3, [r7, #22]
 8007650:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007654:	75bb      	strb	r3, [r7, #22]
				break;
 8007656:	e006      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8007658:	7dbb      	ldrb	r3, [r7, #22]
 800765a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800765e:	75bb      	strb	r3, [r7, #22]
				break;
 8007660:	e001      	b.n	8007666 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007662:	23fc      	movs	r3, #252	@ 0xfc
 8007664:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8007666:	7bfb      	ldrb	r3, [r7, #15]
 8007668:	7dba      	ldrb	r2, [r7, #22]
 800766a:	429a      	cmp	r2, r3
 800766c:	d01e      	beq.n	80076ac <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800766e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d107      	bne.n	8007686 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8007676:	7dbb      	ldrb	r3, [r7, #22]
 8007678:	461a      	mov	r2, r3
 800767a:	2101      	movs	r1, #1
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f004 f9eb 	bl	800ba58 <VL53L0X_WrByte>
 8007682:	4603      	mov	r3, r0
 8007684:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8007686:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d103      	bne.n	8007696 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	7dba      	ldrb	r2, [r7, #22]
 8007692:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8007696:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d106      	bne.n	80076ac <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	695b      	ldr	r3, [r3, #20]
 80076a2:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80076a4:	6939      	ldr	r1, [r7, #16]
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7ff ff10 	bl	80074cc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80076ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3718      	adds	r7, #24
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b087      	sub	sp, #28
 80076bc:	af00      	add	r7, sp, #0
 80076be:	60f8      	str	r0, [r7, #12]
 80076c0:	607b      	str	r3, [r7, #4]
 80076c2:	460b      	mov	r3, r1
 80076c4:	72fb      	strb	r3, [r7, #11]
 80076c6:	4613      	mov	r3, r2
 80076c8:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80076ca:	2300      	movs	r3, #0
 80076cc:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2200      	movs	r2, #0
 80076d2:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 80076d4:	7afb      	ldrb	r3, [r7, #11]
 80076d6:	2b04      	cmp	r3, #4
 80076d8:	d836      	bhi.n	8007748 <sequence_step_enabled+0x90>
 80076da:	a201      	add	r2, pc, #4	@ (adr r2, 80076e0 <sequence_step_enabled+0x28>)
 80076dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e0:	080076f5 	.word	0x080076f5
 80076e4:	08007707 	.word	0x08007707
 80076e8:	08007719 	.word	0x08007719
 80076ec:	0800772b 	.word	0x0800772b
 80076f0:	0800773d 	.word	0x0800773d
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80076f4:	7abb      	ldrb	r3, [r7, #10]
 80076f6:	111b      	asrs	r3, r3, #4
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	f003 0301 	and.w	r3, r3, #1
 80076fe:	b2da      	uxtb	r2, r3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	701a      	strb	r2, [r3, #0]
		break;
 8007704:	e022      	b.n	800774c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8007706:	7abb      	ldrb	r3, [r7, #10]
 8007708:	10db      	asrs	r3, r3, #3
 800770a:	b2db      	uxtb	r3, r3
 800770c:	f003 0301 	and.w	r3, r3, #1
 8007710:	b2da      	uxtb	r2, r3
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	701a      	strb	r2, [r3, #0]
		break;
 8007716:	e019      	b.n	800774c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8007718:	7abb      	ldrb	r3, [r7, #10]
 800771a:	109b      	asrs	r3, r3, #2
 800771c:	b2db      	uxtb	r3, r3
 800771e:	f003 0301 	and.w	r3, r3, #1
 8007722:	b2da      	uxtb	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	701a      	strb	r2, [r3, #0]
		break;
 8007728:	e010      	b.n	800774c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800772a:	7abb      	ldrb	r3, [r7, #10]
 800772c:	119b      	asrs	r3, r3, #6
 800772e:	b2db      	uxtb	r3, r3
 8007730:	f003 0301 	and.w	r3, r3, #1
 8007734:	b2da      	uxtb	r2, r3
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	701a      	strb	r2, [r3, #0]
		break;
 800773a:	e007      	b.n	800774c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800773c:	7abb      	ldrb	r3, [r7, #10]
 800773e:	09db      	lsrs	r3, r3, #7
 8007740:	b2da      	uxtb	r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	701a      	strb	r2, [r3, #0]
		break;
 8007746:	e001      	b.n	800774c <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007748:	23fc      	movs	r3, #252	@ 0xfc
 800774a:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800774c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007750:	4618      	mov	r0, r3
 8007752:	371c      	adds	r7, #28
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007766:	2300      	movs	r3, #0
 8007768:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800776a:	2300      	movs	r3, #0
 800776c:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800776e:	f107 030e 	add.w	r3, r7, #14
 8007772:	461a      	mov	r2, r3
 8007774:	2101      	movs	r1, #1
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f004 f9f0 	bl	800bb5c <VL53L0X_RdByte>
 800777c:	4603      	mov	r3, r0
 800777e:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8007780:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d107      	bne.n	8007798 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8007788:	7bba      	ldrb	r2, [r7, #14]
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	2100      	movs	r1, #0
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7ff ff92 	bl	80076b8 <sequence_step_enabled>
 8007794:	4603      	mov	r3, r0
 8007796:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007798:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d108      	bne.n	80077b2 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 80077a0:	7bba      	ldrb	r2, [r7, #14]
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	3302      	adds	r3, #2
 80077a6:	2101      	movs	r1, #1
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f7ff ff85 	bl	80076b8 <sequence_step_enabled>
 80077ae:	4603      	mov	r3, r0
 80077b0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80077b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d108      	bne.n	80077cc <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 80077ba:	7bba      	ldrb	r2, [r7, #14]
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	3301      	adds	r3, #1
 80077c0:	2102      	movs	r1, #2
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f7ff ff78 	bl	80076b8 <sequence_step_enabled>
 80077c8:	4603      	mov	r3, r0
 80077ca:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80077cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d108      	bne.n	80077e6 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 80077d4:	7bba      	ldrb	r2, [r7, #14]
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	3303      	adds	r3, #3
 80077da:	2103      	movs	r1, #3
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f7ff ff6b 	bl	80076b8 <sequence_step_enabled>
 80077e2:	4603      	mov	r3, r0
 80077e4:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80077e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d108      	bne.n	8007800 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 80077ee:	7bba      	ldrb	r2, [r7, #14]
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	3304      	adds	r3, #4
 80077f4:	2104      	movs	r1, #4
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f7ff ff5e 	bl	80076b8 <sequence_step_enabled>
 80077fc:	4603      	mov	r3, r0
 80077fe:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007800:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007804:	4618      	mov	r0, r3
 8007806:	3710      	adds	r7, #16
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b084      	sub	sp, #16
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007816:	2300      	movs	r3, #0
 8007818:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800781a:	f107 030c 	add.w	r3, r7, #12
 800781e:	461a      	mov	r2, r3
 8007820:	21f8      	movs	r1, #248	@ 0xf8
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f004 f9c4 	bl	800bbb0 <VL53L0X_RdWord>
 8007828:	4603      	mov	r3, r0
 800782a:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800782c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d108      	bne.n	8007846 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8007834:	f107 0308 	add.w	r3, r7, #8
 8007838:	461a      	mov	r2, r3
 800783a:	2104      	movs	r1, #4
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f004 f9ed 	bl	800bc1c <VL53L0X_RdDWord>
 8007842:	4603      	mov	r3, r0
 8007844:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d10c      	bne.n	8007868 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800784e:	89bb      	ldrh	r3, [r7, #12]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d005      	beq.n	8007860 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	89ba      	ldrh	r2, [r7, #12]
 8007858:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007868:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800786c:	4618      	mov	r0, r3
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800787e:	2300      	movs	r3, #0
 8007880:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	7f1b      	ldrb	r3, [r3, #28]
 8007886:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	7bba      	ldrb	r2, [r7, #14]
 800788c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800788e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007892:	4618      	mov	r0, r3
 8007894:	3714      	adds	r7, #20
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr

0800789e <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b086      	sub	sp, #24
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
 80078a6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80078a8:	2300      	movs	r3, #0
 80078aa:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80078ac:	f107 030e 	add.w	r3, r7, #14
 80078b0:	461a      	mov	r2, r3
 80078b2:	2120      	movs	r1, #32
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f004 f97b 	bl	800bbb0 <VL53L0X_RdWord>
 80078ba:	4603      	mov	r3, r0
 80078bc:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80078be:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d118      	bne.n	80078f8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80078c6:	89fb      	ldrh	r3, [r7, #14]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d109      	bne.n	80078e0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a1b      	ldr	r3, [r3, #32]
 80078d0:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	693a      	ldr	r2, [r7, #16]
 80078d6:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2200      	movs	r2, #0
 80078dc:	771a      	strb	r2, [r3, #28]
 80078de:	e00b      	b.n	80078f8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80078e0:	89fb      	ldrh	r3, [r7, #14]
 80078e2:	00db      	lsls	r3, r3, #3
 80078e4:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	693a      	ldr	r2, [r7, #16]
 80078ea:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2201      	movs	r2, #1
 80078f6:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80078f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3718      	adds	r7, #24
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b086      	sub	sp, #24
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	460b      	mov	r3, r1
 800790e:	807b      	strh	r3, [r7, #2]
 8007910:	4613      	mov	r3, r2
 8007912:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007914:	2300      	movs	r3, #0
 8007916:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8007918:	2300      	movs	r3, #0
 800791a:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800791c:	2300      	movs	r3, #0
 800791e:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8007920:	2300      	movs	r3, #0
 8007922:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8007924:	887b      	ldrh	r3, [r7, #2]
 8007926:	2b05      	cmp	r3, #5
 8007928:	d902      	bls.n	8007930 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800792a:	23fc      	movs	r3, #252	@ 0xfc
 800792c:	75fb      	strb	r3, [r7, #23]
 800792e:	e05b      	b.n	80079e8 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8007930:	787b      	ldrb	r3, [r7, #1]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d106      	bne.n	8007944 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8007936:	2300      	movs	r3, #0
 8007938:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800793a:	2300      	movs	r3, #0
 800793c:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800793e:	2301      	movs	r3, #1
 8007940:	73bb      	strb	r3, [r7, #14]
 8007942:	e00a      	b.n	800795a <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007944:	887b      	ldrh	r3, [r7, #2]
 8007946:	687a      	ldr	r2, [r7, #4]
 8007948:	330c      	adds	r3, #12
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	4413      	add	r3, r2
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8007952:	2300      	movs	r3, #0
 8007954:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8007956:	2301      	movs	r3, #1
 8007958:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800795a:	887b      	ldrh	r3, [r7, #2]
 800795c:	2b05      	cmp	r3, #5
 800795e:	d841      	bhi.n	80079e4 <VL53L0X_SetLimitCheckEnable+0xe0>
 8007960:	a201      	add	r2, pc, #4	@ (adr r2, 8007968 <VL53L0X_SetLimitCheckEnable+0x64>)
 8007962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007966:	bf00      	nop
 8007968:	08007981 	.word	0x08007981
 800796c:	0800798b 	.word	0x0800798b
 8007970:	080079a1 	.word	0x080079a1
 8007974:	080079ab 	.word	0x080079ab
 8007978:	080079b5 	.word	0x080079b5
 800797c:	080079cd 	.word	0x080079cd

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	7bfa      	ldrb	r2, [r7, #15]
 8007984:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8007988:	e02e      	b.n	80079e8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800798e:	b29b      	uxth	r3, r3
 8007990:	461a      	mov	r2, r3
 8007992:	2144      	movs	r1, #68	@ 0x44
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f004 f883 	bl	800baa0 <VL53L0X_WrWord>
 800799a:	4603      	mov	r3, r0
 800799c:	75fb      	strb	r3, [r7, #23]

			break;
 800799e:	e023      	b.n	80079e8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	7bfa      	ldrb	r2, [r7, #15]
 80079a4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80079a8:	e01e      	b.n	80079e8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	7bfa      	ldrb	r2, [r7, #15]
 80079ae:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80079b2:	e019      	b.n	80079e8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80079b4:	7bbb      	ldrb	r3, [r7, #14]
 80079b6:	005b      	lsls	r3, r3, #1
 80079b8:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80079ba:	7b7b      	ldrb	r3, [r7, #13]
 80079bc:	22fe      	movs	r2, #254	@ 0xfe
 80079be:	2160      	movs	r1, #96	@ 0x60
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f004 f897 	bl	800baf4 <VL53L0X_UpdateByte>
 80079c6:	4603      	mov	r3, r0
 80079c8:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80079ca:	e00d      	b.n	80079e8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80079cc:	7bbb      	ldrb	r3, [r7, #14]
 80079ce:	011b      	lsls	r3, r3, #4
 80079d0:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80079d2:	7b7b      	ldrb	r3, [r7, #13]
 80079d4:	22ef      	movs	r2, #239	@ 0xef
 80079d6:	2160      	movs	r1, #96	@ 0x60
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f004 f88b 	bl	800baf4 <VL53L0X_UpdateByte>
 80079de:	4603      	mov	r3, r0
 80079e0:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 80079e2:	e001      	b.n	80079e8 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80079e4:	23fc      	movs	r3, #252	@ 0xfc
 80079e6:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80079e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d10f      	bne.n	8007a10 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 80079f0:	787b      	ldrb	r3, [r7, #1]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d106      	bne.n	8007a04 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80079f6:	887b      	ldrh	r3, [r7, #2]
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	4413      	add	r3, r2
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8007a02:	e005      	b.n	8007a10 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a04:	887b      	ldrh	r3, [r7, #2]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	4413      	add	r3, r2
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007a10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3718      	adds	r7, #24
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b087      	sub	sp, #28
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	60f8      	str	r0, [r7, #12]
 8007a24:	460b      	mov	r3, r1
 8007a26:	607a      	str	r2, [r7, #4]
 8007a28:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8007a2e:	897b      	ldrh	r3, [r7, #10]
 8007a30:	2b05      	cmp	r3, #5
 8007a32:	d905      	bls.n	8007a40 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007a34:	23fc      	movs	r3, #252	@ 0xfc
 8007a36:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	701a      	strb	r2, [r3, #0]
 8007a3e:	e008      	b.n	8007a52 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8007a40:	897b      	ldrh	r3, [r7, #10]
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	4413      	add	r3, r2
 8007a46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a4a:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	7dba      	ldrb	r2, [r7, #22]
 8007a50:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007a52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	371c      	adds	r7, #28
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr
	...

08007a64 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b086      	sub	sp, #24
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	60f8      	str	r0, [r7, #12]
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	607a      	str	r2, [r7, #4]
 8007a70:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a72:	2300      	movs	r3, #0
 8007a74:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8007a76:	897b      	ldrh	r3, [r7, #10]
 8007a78:	68fa      	ldr	r2, [r7, #12]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a80:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8007a82:	7dbb      	ldrb	r3, [r7, #22]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d107      	bne.n	8007a98 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007a88:	897b      	ldrh	r3, [r7, #10]
 8007a8a:	68fa      	ldr	r2, [r7, #12]
 8007a8c:	330c      	adds	r3, #12
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	4413      	add	r3, r2
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	605a      	str	r2, [r3, #4]
 8007a96:	e040      	b.n	8007b1a <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8007a98:	897b      	ldrh	r3, [r7, #10]
 8007a9a:	2b05      	cmp	r3, #5
 8007a9c:	d830      	bhi.n	8007b00 <VL53L0X_SetLimitCheckValue+0x9c>
 8007a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa4 <VL53L0X_SetLimitCheckValue+0x40>)
 8007aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa4:	08007abd 	.word	0x08007abd
 8007aa8:	08007ac5 	.word	0x08007ac5
 8007aac:	08007adb 	.word	0x08007adb
 8007ab0:	08007ae3 	.word	0x08007ae3
 8007ab4:	08007aeb 	.word	0x08007aeb
 8007ab8:	08007aeb 	.word	0x08007aeb

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8007ac2:	e01f      	b.n	8007b04 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	461a      	mov	r2, r3
 8007acc:	2144      	movs	r1, #68	@ 0x44
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f003 ffe6 	bl	800baa0 <VL53L0X_WrWord>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8007ad8:	e014      	b.n	8007b04 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8007ae0:	e010      	b.n	8007b04 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8007ae8:	e00c      	b.n	8007b04 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	461a      	mov	r2, r3
 8007af2:	2164      	movs	r1, #100	@ 0x64
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f003 ffd3 	bl	800baa0 <VL53L0X_WrWord>
 8007afa:	4603      	mov	r3, r0
 8007afc:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8007afe:	e001      	b.n	8007b04 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007b00:	23fc      	movs	r3, #252	@ 0xfc
 8007b02:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8007b04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d106      	bne.n	8007b1a <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b0c:	897b      	ldrh	r3, [r7, #10]
 8007b0e:	68fa      	ldr	r2, [r7, #12]
 8007b10:	330c      	adds	r3, #12
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	4413      	add	r3, r2
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007b1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3718      	adds	r7, #24
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}
 8007b26:	bf00      	nop

08007b28 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b088      	sub	sp, #32
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	460b      	mov	r3, r1
 8007b32:	607a      	str	r2, [r7, #4]
 8007b34:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007b36:	2300      	movs	r3, #0
 8007b38:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8007b3e:	897b      	ldrh	r3, [r7, #10]
 8007b40:	2b05      	cmp	r3, #5
 8007b42:	d847      	bhi.n	8007bd4 <VL53L0X_GetLimitCheckValue+0xac>
 8007b44:	a201      	add	r2, pc, #4	@ (adr r2, 8007b4c <VL53L0X_GetLimitCheckValue+0x24>)
 8007b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b4a:	bf00      	nop
 8007b4c:	08007b65 	.word	0x08007b65
 8007b50:	08007b71 	.word	0x08007b71
 8007b54:	08007b97 	.word	0x08007b97
 8007b58:	08007ba3 	.word	0x08007ba3
 8007b5c:	08007baf 	.word	0x08007baf
 8007b60:	08007baf 	.word	0x08007baf

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b68:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	77bb      	strb	r3, [r7, #30]
		break;
 8007b6e:	e033      	b.n	8007bd8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007b70:	f107 0316 	add.w	r3, r7, #22
 8007b74:	461a      	mov	r2, r3
 8007b76:	2144      	movs	r1, #68	@ 0x44
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f004 f819 	bl	800bbb0 <VL53L0X_RdWord>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007b82:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d102      	bne.n	8007b90 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007b8a:	8afb      	ldrh	r3, [r7, #22]
 8007b8c:	025b      	lsls	r3, r3, #9
 8007b8e:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8007b90:	2301      	movs	r3, #1
 8007b92:	77bb      	strb	r3, [r7, #30]
		break;
 8007b94:	e020      	b.n	8007bd8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b9a:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8007b9c:	2300      	movs	r3, #0
 8007b9e:	77bb      	strb	r3, [r7, #30]
		break;
 8007ba0:	e01a      	b.n	8007bd8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba6:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	77bb      	strb	r3, [r7, #30]
		break;
 8007bac:	e014      	b.n	8007bd8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8007bae:	f107 0316 	add.w	r3, r7, #22
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	2164      	movs	r1, #100	@ 0x64
 8007bb6:	68f8      	ldr	r0, [r7, #12]
 8007bb8:	f003 fffa 	bl	800bbb0 <VL53L0X_RdWord>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8007bc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d102      	bne.n	8007bce <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8007bc8:	8afb      	ldrh	r3, [r7, #22]
 8007bca:	025b      	lsls	r3, r3, #9
 8007bcc:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	77bb      	strb	r3, [r7, #30]
		break;
 8007bd2:	e001      	b.n	8007bd8 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007bd4:	23fc      	movs	r3, #252	@ 0xfc
 8007bd6:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007bd8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d12a      	bne.n	8007c36 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8007be0:	7fbb      	ldrb	r3, [r7, #30]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d124      	bne.n	8007c30 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8007be6:	69bb      	ldr	r3, [r7, #24]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d110      	bne.n	8007c0e <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8007bec:	897b      	ldrh	r3, [r7, #10]
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	330c      	adds	r3, #12
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	4413      	add	r3, r2
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	69ba      	ldr	r2, [r7, #24]
 8007bfe:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007c00:	897b      	ldrh	r3, [r7, #10]
 8007c02:	68fa      	ldr	r2, [r7, #12]
 8007c04:	4413      	add	r3, r2
 8007c06:	2200      	movs	r2, #0
 8007c08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8007c0c:	e013      	b.n	8007c36 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	69ba      	ldr	r2, [r7, #24]
 8007c12:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007c14:	897b      	ldrh	r3, [r7, #10]
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	330c      	adds	r3, #12
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	4413      	add	r3, r2
 8007c1e:	69ba      	ldr	r2, [r7, #24]
 8007c20:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8007c22:	897b      	ldrh	r3, [r7, #10]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	4413      	add	r3, r2
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8007c2e:	e002      	b.n	8007c36 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	69ba      	ldr	r2, [r7, #24]
 8007c34:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007c36:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3720      	adds	r7, #32
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop

08007c44 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8007c52:	f107 030e 	add.w	r3, r7, #14
 8007c56:	461a      	mov	r2, r3
 8007c58:	2101      	movs	r1, #1
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f003 ff7e 	bl	800bb5c <VL53L0X_RdByte>
 8007c60:	4603      	mov	r3, r0
 8007c62:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8007c64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d10e      	bne.n	8007c8a <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8007c6c:	7bba      	ldrb	r2, [r7, #14]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 8007c74:	7bbb      	ldrb	r3, [r7, #14]
 8007c76:	b25b      	sxtb	r3, r3
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	da03      	bge.n	8007c84 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	701a      	strb	r2, [r3, #0]
 8007c82:	e002      	b.n	8007c8a <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	2200      	movs	r2, #0
 8007c88:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d104      	bne.n	8007c9c <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	781a      	ldrb	r2, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007c9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3710      	adds	r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b084      	sub	sp, #16
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007cb4:	f107 030e 	add.w	r3, r7, #14
 8007cb8:	4619      	mov	r1, r3
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f7ff fbd4 	bl	8007468 <VL53L0X_GetDeviceMode>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007cc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d107      	bne.n	8007cdc <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007ccc:	7bbb      	ldrb	r3, [r7, #14]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d104      	bne.n	8007cdc <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f000 f898 	bl	8007e08 <VL53L0X_StartMeasurement>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007cdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d104      	bne.n	8007cee <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f001 fb33 	bl	8009350 <VL53L0X_measurement_poll_for_completion>
 8007cea:	4603      	mov	r3, r0
 8007cec:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d106      	bne.n	8007d04 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007cf6:	7bbb      	ldrb	r3, [r7, #14]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d103      	bne.n	8007d04 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2203      	movs	r2, #3
 8007d00:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8007d04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3710      	adds	r7, #16
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8007d10:	b580      	push	{r7, lr}
 8007d12:	b086      	sub	sp, #24
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8007d20:	2301      	movs	r3, #1
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	68b9      	ldr	r1, [r7, #8]
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	f001 fad5 	bl	80092d6 <VL53L0X_perform_ref_calibration>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8007d30:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b086      	sub	sp, #24
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	460b      	mov	r3, r1
 8007d46:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8007d52:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8007d54:	7dbb      	ldrb	r3, [r7, #22]
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d005      	beq.n	8007d66 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8007d5a:	7dbb      	ldrb	r3, [r7, #22]
 8007d5c:	2b02      	cmp	r3, #2
 8007d5e:	d002      	beq.n	8007d66 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8007d60:	7dbb      	ldrb	r3, [r7, #22]
 8007d62:	2b03      	cmp	r3, #3
 8007d64:	d147      	bne.n	8007df6 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8007d66:	f107 030c 	add.w	r3, r7, #12
 8007d6a:	f107 0210 	add.w	r2, r7, #16
 8007d6e:	2101      	movs	r1, #1
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f000 fbb9 	bl	80084e8 <VL53L0X_GetInterruptThresholds>
 8007d76:	4603      	mov	r3, r0
 8007d78:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8007d80:	d803      	bhi.n	8007d8a <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8007d82:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8007d84:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8007d88:	d935      	bls.n	8007df6 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8007d8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d131      	bne.n	8007df6 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8007d92:	78fb      	ldrb	r3, [r7, #3]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d006      	beq.n	8007da6 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8007d98:	491a      	ldr	r1, [pc, #104]	@ (8007e04 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f002 ff46 	bl	800ac2c <VL53L0X_load_tuning_settings>
 8007da0:	4603      	mov	r3, r0
 8007da2:	75fb      	strb	r3, [r7, #23]
 8007da4:	e027      	b.n	8007df6 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8007da6:	2204      	movs	r2, #4
 8007da8:	21ff      	movs	r1, #255	@ 0xff
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f003 fe54 	bl	800ba58 <VL53L0X_WrByte>
 8007db0:	4603      	mov	r3, r0
 8007db2:	461a      	mov	r2, r3
 8007db4:	7dfb      	ldrb	r3, [r7, #23]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8007dba:	2200      	movs	r2, #0
 8007dbc:	2170      	movs	r1, #112	@ 0x70
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f003 fe4a 	bl	800ba58 <VL53L0X_WrByte>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	7dfb      	ldrb	r3, [r7, #23]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007dce:	2200      	movs	r2, #0
 8007dd0:	21ff      	movs	r1, #255	@ 0xff
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f003 fe40 	bl	800ba58 <VL53L0X_WrByte>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	461a      	mov	r2, r3
 8007ddc:	7dfb      	ldrb	r3, [r7, #23]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007de2:	2200      	movs	r2, #0
 8007de4:	2180      	movs	r1, #128	@ 0x80
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f003 fe36 	bl	800ba58 <VL53L0X_WrByte>
 8007dec:	4603      	mov	r3, r0
 8007dee:	461a      	mov	r2, r3
 8007df0:	7dfb      	ldrb	r3, [r7, #23]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8007df6:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	3718      	adds	r7, #24
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	24000108 	.word	0x24000108

08007e08 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b086      	sub	sp, #24
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e10:	2300      	movs	r3, #0
 8007e12:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8007e14:	2301      	movs	r3, #1
 8007e16:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007e18:	f107 030e 	add.w	r3, r7, #14
 8007e1c:	4619      	mov	r1, r3
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f7ff fb22 	bl	8007468 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007e24:	2201      	movs	r2, #1
 8007e26:	2180      	movs	r1, #128	@ 0x80
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f003 fe15 	bl	800ba58 <VL53L0X_WrByte>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007e32:	2201      	movs	r2, #1
 8007e34:	21ff      	movs	r1, #255	@ 0xff
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f003 fe0e 	bl	800ba58 <VL53L0X_WrByte>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007e40:	2200      	movs	r2, #0
 8007e42:	2100      	movs	r1, #0
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f003 fe07 	bl	800ba58 <VL53L0X_WrByte>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8007e54:	461a      	mov	r2, r3
 8007e56:	2191      	movs	r1, #145	@ 0x91
 8007e58:	6878      	ldr	r0, [r7, #4]
 8007e5a:	f003 fdfd 	bl	800ba58 <VL53L0X_WrByte>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007e62:	2201      	movs	r2, #1
 8007e64:	2100      	movs	r1, #0
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f003 fdf6 	bl	800ba58 <VL53L0X_WrByte>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007e70:	2200      	movs	r2, #0
 8007e72:	21ff      	movs	r1, #255	@ 0xff
 8007e74:	6878      	ldr	r0, [r7, #4]
 8007e76:	f003 fdef 	bl	800ba58 <VL53L0X_WrByte>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8007e7e:	2200      	movs	r2, #0
 8007e80:	2180      	movs	r1, #128	@ 0x80
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f003 fde8 	bl	800ba58 <VL53L0X_WrByte>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8007e8c:	7bbb      	ldrb	r3, [r7, #14]
 8007e8e:	2b03      	cmp	r3, #3
 8007e90:	d054      	beq.n	8007f3c <VL53L0X_StartMeasurement+0x134>
 8007e92:	2b03      	cmp	r3, #3
 8007e94:	dc6c      	bgt.n	8007f70 <VL53L0X_StartMeasurement+0x168>
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d002      	beq.n	8007ea0 <VL53L0X_StartMeasurement+0x98>
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d034      	beq.n	8007f08 <VL53L0X_StartMeasurement+0x100>
 8007e9e:	e067      	b.n	8007f70 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	2100      	movs	r1, #0
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f003 fdd7 	bl	800ba58 <VL53L0X_WrByte>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8007eae:	7bfb      	ldrb	r3, [r7, #15]
 8007eb0:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8007eb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d15d      	bne.n	8007f76 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d008      	beq.n	8007ed6 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8007ec4:	f107 030d 	add.w	r3, r7, #13
 8007ec8:	461a      	mov	r2, r3
 8007eca:	2100      	movs	r1, #0
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f003 fe45 	bl	800bb5c <VL53L0X_RdByte>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8007edc:	7b7a      	ldrb	r2, [r7, #13]
 8007ede:	7bfb      	ldrb	r3, [r7, #15]
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007ee4:	7bfa      	ldrb	r2, [r7, #15]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d107      	bne.n	8007efa <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8007eea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d103      	bne.n	8007efa <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8007ef8:	d3e1      	bcc.n	8007ebe <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8007f00:	d339      	bcc.n	8007f76 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8007f02:	23f9      	movs	r3, #249	@ 0xf9
 8007f04:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8007f06:	e036      	b.n	8007f76 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007f08:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d105      	bne.n	8007f1c <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007f10:	2101      	movs	r1, #1
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f7ff ff12 	bl	8007d3c <VL53L0X_CheckAndLoadInterruptSettings>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007f1c:	2202      	movs	r2, #2
 8007f1e:	2100      	movs	r1, #0
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f003 fd99 	bl	800ba58 <VL53L0X_WrByte>
 8007f26:	4603      	mov	r3, r0
 8007f28:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8007f2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d123      	bne.n	8007f7a <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2204      	movs	r2, #4
 8007f36:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8007f3a:	e01e      	b.n	8007f7a <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8007f3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d105      	bne.n	8007f50 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8007f44:	2101      	movs	r1, #1
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f7ff fef8 	bl	8007d3c <VL53L0X_CheckAndLoadInterruptSettings>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8007f50:	2204      	movs	r2, #4
 8007f52:	2100      	movs	r1, #0
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f003 fd7f 	bl	800ba58 <VL53L0X_WrByte>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8007f5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d10b      	bne.n	8007f7e <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2204      	movs	r2, #4
 8007f6a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8007f6e:	e006      	b.n	8007f7e <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007f70:	23f8      	movs	r3, #248	@ 0xf8
 8007f72:	75fb      	strb	r3, [r7, #23]
 8007f74:	e004      	b.n	8007f80 <VL53L0X_StartMeasurement+0x178>
		break;
 8007f76:	bf00      	nop
 8007f78:	e002      	b.n	8007f80 <VL53L0X_StartMeasurement+0x178>
		break;
 8007f7a:	bf00      	nop
 8007f7c:	e000      	b.n	8007f80 <VL53L0X_StartMeasurement+0x178>
		break;
 8007f7e:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8007f80:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3718      	adds	r7, #24
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b084      	sub	sp, #16
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f96:	2300      	movs	r3, #0
 8007f98:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8007fa0:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8007fa2:	7bbb      	ldrb	r3, [r7, #14]
 8007fa4:	2b04      	cmp	r3, #4
 8007fa6:	d112      	bne.n	8007fce <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8007fa8:	f107 0308 	add.w	r3, r7, #8
 8007fac:	4619      	mov	r1, r3
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 fb0e 	bl	80085d0 <VL53L0X_GetInterruptMaskStatus>
 8007fb4:	4603      	mov	r3, r0
 8007fb6:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	2b04      	cmp	r3, #4
 8007fbc:	d103      	bne.n	8007fc6 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	2201      	movs	r2, #1
 8007fc2:	701a      	strb	r2, [r3, #0]
 8007fc4:	e01c      	b.n	8008000 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	701a      	strb	r2, [r3, #0]
 8007fcc:	e018      	b.n	8008000 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8007fce:	f107 030d 	add.w	r3, r7, #13
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	2114      	movs	r1, #20
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f003 fdc0 	bl	800bb5c <VL53L0X_RdByte>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8007fe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10b      	bne.n	8008000 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8007fe8:	7b7b      	ldrb	r3, [r7, #13]
 8007fea:	f003 0301 	and.w	r3, r3, #1
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d003      	beq.n	8007ffa <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	701a      	strb	r2, [r3, #0]
 8007ff8:	e002      	b.n	8008000 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008000:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008004:	4618      	mov	r0, r3
 8008006:	3710      	adds	r7, #16
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}

0800800c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800800c:	b5b0      	push	{r4, r5, r7, lr}
 800800e:	b096      	sub	sp, #88	@ 0x58
 8008010:	af02      	add	r7, sp, #8
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008016:	2300      	movs	r3, #0
 8008018:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800801c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8008020:	230c      	movs	r3, #12
 8008022:	2114      	movs	r1, #20
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f003 fceb 	bl	800ba00 <VL53L0X_ReadMulti>
 800802a:	4603      	mov	r3, r0
 800802c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8008030:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8008034:	2b00      	cmp	r3, #0
 8008036:	f040 80c8 	bne.w	80081ca <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	2200      	movs	r2, #0
 800803e:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	2200      	movs	r2, #0
 8008044:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8008046:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800804a:	021b      	lsls	r3, r3, #8
 800804c:	b29b      	uxth	r3, r3
 800804e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8008052:	4413      	add	r3, r2
 8008054:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	2200      	movs	r2, #0
 800805c:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800805e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008062:	021b      	lsls	r3, r3, #8
 8008064:	b29b      	uxth	r3, r3
 8008066:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800806a:	4413      	add	r3, r2
 800806c:	b29b      	uxth	r3, r3
 800806e:	025b      	lsls	r3, r3, #9
 8008070:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008076:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8008078:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800807c:	021b      	lsls	r3, r3, #8
 800807e:	b29b      	uxth	r3, r3
 8008080:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8008084:	4413      	add	r3, r2
 8008086:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800808a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800808e:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8008094:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008098:	021b      	lsls	r3, r3, #8
 800809a:	b29b      	uxth	r3, r3
 800809c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80080a0:	4413      	add	r3, r2
 80080a2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80080ac:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 80080ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80080b2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 80080bc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80080c4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 80080c8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80080ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80080ce:	d046      	beq.n	800815e <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 80080d0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80080d2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80080d6:	fb02 f303 	mul.w	r3, r2, r3
 80080da:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80080de:	4a58      	ldr	r2, [pc, #352]	@ (8008240 <VL53L0X_GetRangingMeasurementData+0x234>)
 80080e0:	fb82 1203 	smull	r1, r2, r2, r3
 80080e4:	1192      	asrs	r2, r2, #6
 80080e6:	17db      	asrs	r3, r3, #31
 80080e8:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 80080ea:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a1b      	ldr	r3, [r3, #32]
 80080f2:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	7f1b      	ldrb	r3, [r3, #28]
 80080f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 80080fc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008100:	2b00      	cmp	r3, #0
 8008102:	d02c      	beq.n	800815e <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8008104:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008106:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800810a:	fb02 f303 	mul.w	r3, r2, r3
 800810e:	121a      	asrs	r2, r3, #8
					<= 0) {
 8008110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 8008112:	429a      	cmp	r2, r3
 8008114:	d10d      	bne.n	8008132 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 8008116:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800811a:	2b00      	cmp	r3, #0
 800811c:	d004      	beq.n	8008128 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 800811e:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8008122:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8008126:	e016      	b.n	8008156 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 8008128:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 800812c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8008130:	e011      	b.n	8008156 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8008132:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008136:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008138:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800813c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800813e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8008142:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8008146:	121b      	asrs	r3, r3, #8
 8008148:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800814a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800814c:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800814e:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8008152:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8008156:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800815a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800815e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00d      	beq.n	8008182 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8008166:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800816a:	089b      	lsrs	r3, r3, #2
 800816c:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8008172:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008176:	b2db      	uxtb	r3, r3
 8008178:	019b      	lsls	r3, r3, #6
 800817a:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	75da      	strb	r2, [r3, #23]
 8008180:	e006      	b.n	8008190 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8008188:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800818a:	683b      	ldr	r3, [r7, #0]
 800818c:	2200      	movs	r2, #0
 800818e:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8008190:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8008194:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8008198:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 800819c:	9301      	str	r3, [sp, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	9300      	str	r3, [sp, #0]
 80081a2:	4613      	mov	r3, r2
 80081a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f003 f9de 	bl	800b568 <VL53L0X_get_pal_range_status>
 80081ac:	4603      	mov	r3, r0
 80081ae:	461a      	mov	r2, r3
 80081b0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80081b4:	4313      	orrs	r3, r2
 80081b6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 80081ba:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d103      	bne.n	80081ca <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 80081c2:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80081ca:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d12f      	bne.n	8008232 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f107 040c 	add.w	r4, r7, #12
 80081d8:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 80081dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80081de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80081e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80081e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 80081ec:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 80081f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 80081fa:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8008200:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8008206:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800820c:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8008212:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8008218:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8008222:	f107 050c 	add.w	r5, r7, #12
 8008226:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008228:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800822a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800822e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008232:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8008236:	4618      	mov	r0, r3
 8008238:	3750      	adds	r7, #80	@ 0x50
 800823a:	46bd      	mov	sp, r7
 800823c:	bdb0      	pop	{r4, r5, r7, pc}
 800823e:	bf00      	nop
 8008240:	10624dd3 	.word	0x10624dd3

08008244 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800824e:	2300      	movs	r3, #0
 8008250:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8008252:	2100      	movs	r1, #0
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f7ff f8db 	bl	8007410 <VL53L0X_SetDeviceMode>
 800825a:	4603      	mov	r3, r0
 800825c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800825e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d104      	bne.n	8008270 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f7ff fd1e 	bl	8007ca8 <VL53L0X_PerformSingleMeasurement>
 800826c:	4603      	mov	r3, r0
 800826e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8008270:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d105      	bne.n	8008284 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8008278:	6839      	ldr	r1, [r7, #0]
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f7ff fec6 	bl	800800c <VL53L0X_GetRangingMeasurementData>
 8008280:	4603      	mov	r3, r0
 8008282:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8008284:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d105      	bne.n	8008298 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800828c:	2100      	movs	r1, #0
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 f95e 	bl	8008550 <VL53L0X_ClearInterruptMask>
 8008294:	4603      	mov	r3, r0
 8008296:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8008298:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	4608      	mov	r0, r1
 80082ae:	4611      	mov	r1, r2
 80082b0:	461a      	mov	r2, r3
 80082b2:	4603      	mov	r3, r0
 80082b4:	70fb      	strb	r3, [r7, #3]
 80082b6:	460b      	mov	r3, r1
 80082b8:	70bb      	strb	r3, [r7, #2]
 80082ba:	4613      	mov	r3, r2
 80082bc:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082be:	2300      	movs	r3, #0
 80082c0:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 80082c2:	78fb      	ldrb	r3, [r7, #3]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d002      	beq.n	80082ce <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 80082c8:	23f6      	movs	r3, #246	@ 0xf6
 80082ca:	73fb      	strb	r3, [r7, #15]
 80082cc:	e105      	b.n	80084da <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 80082ce:	78bb      	ldrb	r3, [r7, #2]
 80082d0:	2b14      	cmp	r3, #20
 80082d2:	d110      	bne.n	80082f6 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80082d4:	7e3b      	ldrb	r3, [r7, #24]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d102      	bne.n	80082e0 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 80082da:	2310      	movs	r3, #16
 80082dc:	73bb      	strb	r3, [r7, #14]
 80082de:	e001      	b.n	80082e4 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 80082e0:	2301      	movs	r3, #1
 80082e2:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 80082e4:	7bbb      	ldrb	r3, [r7, #14]
 80082e6:	461a      	mov	r2, r3
 80082e8:	2184      	movs	r1, #132	@ 0x84
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f003 fbb4 	bl	800ba58 <VL53L0X_WrByte>
 80082f0:	4603      	mov	r3, r0
 80082f2:	73fb      	strb	r3, [r7, #15]
 80082f4:	e0f1      	b.n	80084da <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 80082f6:	78bb      	ldrb	r3, [r7, #2]
 80082f8:	2b15      	cmp	r3, #21
 80082fa:	f040 8097 	bne.w	800842c <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80082fe:	2201      	movs	r2, #1
 8008300:	21ff      	movs	r1, #255	@ 0xff
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f003 fba8 	bl	800ba58 <VL53L0X_WrByte>
 8008308:	4603      	mov	r3, r0
 800830a:	461a      	mov	r2, r3
 800830c:	7bfb      	ldrb	r3, [r7, #15]
 800830e:	4313      	orrs	r3, r2
 8008310:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008312:	2200      	movs	r2, #0
 8008314:	2100      	movs	r1, #0
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f003 fb9e 	bl	800ba58 <VL53L0X_WrByte>
 800831c:	4603      	mov	r3, r0
 800831e:	461a      	mov	r2, r3
 8008320:	7bfb      	ldrb	r3, [r7, #15]
 8008322:	4313      	orrs	r3, r2
 8008324:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008326:	2200      	movs	r2, #0
 8008328:	21ff      	movs	r1, #255	@ 0xff
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f003 fb94 	bl	800ba58 <VL53L0X_WrByte>
 8008330:	4603      	mov	r3, r0
 8008332:	461a      	mov	r2, r3
 8008334:	7bfb      	ldrb	r3, [r7, #15]
 8008336:	4313      	orrs	r3, r2
 8008338:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800833a:	2201      	movs	r2, #1
 800833c:	2180      	movs	r1, #128	@ 0x80
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f003 fb8a 	bl	800ba58 <VL53L0X_WrByte>
 8008344:	4603      	mov	r3, r0
 8008346:	461a      	mov	r2, r3
 8008348:	7bfb      	ldrb	r3, [r7, #15]
 800834a:	4313      	orrs	r3, r2
 800834c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800834e:	2202      	movs	r2, #2
 8008350:	2185      	movs	r1, #133	@ 0x85
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f003 fb80 	bl	800ba58 <VL53L0X_WrByte>
 8008358:	4603      	mov	r3, r0
 800835a:	461a      	mov	r2, r3
 800835c:	7bfb      	ldrb	r3, [r7, #15]
 800835e:	4313      	orrs	r3, r2
 8008360:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8008362:	2204      	movs	r2, #4
 8008364:	21ff      	movs	r1, #255	@ 0xff
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f003 fb76 	bl	800ba58 <VL53L0X_WrByte>
 800836c:	4603      	mov	r3, r0
 800836e:	461a      	mov	r2, r3
 8008370:	7bfb      	ldrb	r3, [r7, #15]
 8008372:	4313      	orrs	r3, r2
 8008374:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8008376:	2200      	movs	r2, #0
 8008378:	21cd      	movs	r1, #205	@ 0xcd
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f003 fb6c 	bl	800ba58 <VL53L0X_WrByte>
 8008380:	4603      	mov	r3, r0
 8008382:	461a      	mov	r2, r3
 8008384:	7bfb      	ldrb	r3, [r7, #15]
 8008386:	4313      	orrs	r3, r2
 8008388:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800838a:	2211      	movs	r2, #17
 800838c:	21cc      	movs	r1, #204	@ 0xcc
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f003 fb62 	bl	800ba58 <VL53L0X_WrByte>
 8008394:	4603      	mov	r3, r0
 8008396:	461a      	mov	r2, r3
 8008398:	7bfb      	ldrb	r3, [r7, #15]
 800839a:	4313      	orrs	r3, r2
 800839c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800839e:	2207      	movs	r2, #7
 80083a0:	21ff      	movs	r1, #255	@ 0xff
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f003 fb58 	bl	800ba58 <VL53L0X_WrByte>
 80083a8:	4603      	mov	r3, r0
 80083aa:	461a      	mov	r2, r3
 80083ac:	7bfb      	ldrb	r3, [r7, #15]
 80083ae:	4313      	orrs	r3, r2
 80083b0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 80083b2:	2200      	movs	r2, #0
 80083b4:	21be      	movs	r1, #190	@ 0xbe
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f003 fb4e 	bl	800ba58 <VL53L0X_WrByte>
 80083bc:	4603      	mov	r3, r0
 80083be:	461a      	mov	r2, r3
 80083c0:	7bfb      	ldrb	r3, [r7, #15]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 80083c6:	2206      	movs	r2, #6
 80083c8:	21ff      	movs	r1, #255	@ 0xff
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f003 fb44 	bl	800ba58 <VL53L0X_WrByte>
 80083d0:	4603      	mov	r3, r0
 80083d2:	461a      	mov	r2, r3
 80083d4:	7bfb      	ldrb	r3, [r7, #15]
 80083d6:	4313      	orrs	r3, r2
 80083d8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80083da:	2209      	movs	r2, #9
 80083dc:	21cc      	movs	r1, #204	@ 0xcc
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f003 fb3a 	bl	800ba58 <VL53L0X_WrByte>
 80083e4:	4603      	mov	r3, r0
 80083e6:	461a      	mov	r2, r3
 80083e8:	7bfb      	ldrb	r3, [r7, #15]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80083ee:	2200      	movs	r2, #0
 80083f0:	21ff      	movs	r1, #255	@ 0xff
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f003 fb30 	bl	800ba58 <VL53L0X_WrByte>
 80083f8:	4603      	mov	r3, r0
 80083fa:	461a      	mov	r2, r3
 80083fc:	7bfb      	ldrb	r3, [r7, #15]
 80083fe:	4313      	orrs	r3, r2
 8008400:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008402:	2201      	movs	r2, #1
 8008404:	21ff      	movs	r1, #255	@ 0xff
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f003 fb26 	bl	800ba58 <VL53L0X_WrByte>
 800840c:	4603      	mov	r3, r0
 800840e:	461a      	mov	r2, r3
 8008410:	7bfb      	ldrb	r3, [r7, #15]
 8008412:	4313      	orrs	r3, r2
 8008414:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008416:	2200      	movs	r2, #0
 8008418:	2100      	movs	r1, #0
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f003 fb1c 	bl	800ba58 <VL53L0X_WrByte>
 8008420:	4603      	mov	r3, r0
 8008422:	461a      	mov	r2, r3
 8008424:	7bfb      	ldrb	r3, [r7, #15]
 8008426:	4313      	orrs	r3, r2
 8008428:	73fb      	strb	r3, [r7, #15]
 800842a:	e056      	b.n	80084da <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800842c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d120      	bne.n	8008476 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8008434:	787b      	ldrb	r3, [r7, #1]
 8008436:	2b04      	cmp	r3, #4
 8008438:	d81b      	bhi.n	8008472 <VL53L0X_SetGpioConfig+0x1ce>
 800843a:	a201      	add	r2, pc, #4	@ (adr r2, 8008440 <VL53L0X_SetGpioConfig+0x19c>)
 800843c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008440:	08008455 	.word	0x08008455
 8008444:	0800845b 	.word	0x0800845b
 8008448:	08008461 	.word	0x08008461
 800844c:	08008467 	.word	0x08008467
 8008450:	0800846d 	.word	0x0800846d
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8008454:	2300      	movs	r3, #0
 8008456:	73bb      	strb	r3, [r7, #14]
				break;
 8008458:	e00d      	b.n	8008476 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800845a:	2301      	movs	r3, #1
 800845c:	73bb      	strb	r3, [r7, #14]
				break;
 800845e:	e00a      	b.n	8008476 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8008460:	2302      	movs	r3, #2
 8008462:	73bb      	strb	r3, [r7, #14]
				break;
 8008464:	e007      	b.n	8008476 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8008466:	2303      	movs	r3, #3
 8008468:	73bb      	strb	r3, [r7, #14]
				break;
 800846a:	e004      	b.n	8008476 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800846c:	2304      	movs	r3, #4
 800846e:	73bb      	strb	r3, [r7, #14]
				break;
 8008470:	e001      	b.n	8008476 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8008472:	23f5      	movs	r3, #245	@ 0xf5
 8008474:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d107      	bne.n	800848e <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800847e:	7bbb      	ldrb	r3, [r7, #14]
 8008480:	461a      	mov	r2, r3
 8008482:	210a      	movs	r1, #10
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f003 fae7 	bl	800ba58 <VL53L0X_WrByte>
 800848a:	4603      	mov	r3, r0
 800848c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800848e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d10f      	bne.n	80084b6 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008496:	7e3b      	ldrb	r3, [r7, #24]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d102      	bne.n	80084a2 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 800849c:	2300      	movs	r3, #0
 800849e:	73bb      	strb	r3, [r7, #14]
 80084a0:	e001      	b.n	80084a6 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 80084a2:	2310      	movs	r3, #16
 80084a4:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 80084a6:	7bbb      	ldrb	r3, [r7, #14]
 80084a8:	22ef      	movs	r2, #239	@ 0xef
 80084aa:	2184      	movs	r1, #132	@ 0x84
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f003 fb21 	bl	800baf4 <VL53L0X_UpdateByte>
 80084b2:	4603      	mov	r3, r0
 80084b4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 80084b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d103      	bne.n	80084c6 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	787a      	ldrb	r2, [r7, #1]
 80084c2:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80084c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d105      	bne.n	80084da <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80084ce:	2100      	movs	r1, #0
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 f83d 	bl	8008550 <VL53L0X_ClearInterruptMask>
 80084d6:	4603      	mov	r3, r0
 80084d8:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80084da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3710      	adds	r7, #16
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
 80084e6:	bf00      	nop

080084e8 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b086      	sub	sp, #24
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	607a      	str	r2, [r7, #4]
 80084f2:	603b      	str	r3, [r7, #0]
 80084f4:	460b      	mov	r3, r1
 80084f6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80084f8:	2300      	movs	r3, #0
 80084fa:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80084fc:	f107 0314 	add.w	r3, r7, #20
 8008500:	461a      	mov	r2, r3
 8008502:	210e      	movs	r1, #14
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f003 fb53 	bl	800bbb0 <VL53L0X_RdWord>
 800850a:	4603      	mov	r3, r0
 800850c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800850e:	8abb      	ldrh	r3, [r7, #20]
 8008510:	045a      	lsls	r2, r3, #17
 8008512:	4b0e      	ldr	r3, [pc, #56]	@ (800854c <VL53L0X_GetInterruptThresholds+0x64>)
 8008514:	4013      	ands	r3, r2
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800851a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d10e      	bne.n	8008540 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8008522:	f107 0314 	add.w	r3, r7, #20
 8008526:	461a      	mov	r2, r3
 8008528:	210c      	movs	r1, #12
 800852a:	68f8      	ldr	r0, [r7, #12]
 800852c:	f003 fb40 	bl	800bbb0 <VL53L0X_RdWord>
 8008530:	4603      	mov	r3, r0
 8008532:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8008534:	8abb      	ldrh	r3, [r7, #20]
 8008536:	045a      	lsls	r2, r3, #17
 8008538:	4b04      	ldr	r3, [pc, #16]	@ (800854c <VL53L0X_GetInterruptThresholds+0x64>)
 800853a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008540:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008544:	4618      	mov	r0, r3
 8008546:	3718      	adds	r7, #24
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	1ffe0000 	.word	0x1ffe0000

08008550 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800855a:	2300      	movs	r3, #0
 800855c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800855e:	2300      	movs	r3, #0
 8008560:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8008562:	2201      	movs	r2, #1
 8008564:	210b      	movs	r1, #11
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f003 fa76 	bl	800ba58 <VL53L0X_WrByte>
 800856c:	4603      	mov	r3, r0
 800856e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8008570:	2200      	movs	r2, #0
 8008572:	210b      	movs	r1, #11
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f003 fa6f 	bl	800ba58 <VL53L0X_WrByte>
 800857a:	4603      	mov	r3, r0
 800857c:	461a      	mov	r2, r3
 800857e:	7bfb      	ldrb	r3, [r7, #15]
 8008580:	4313      	orrs	r3, r2
 8008582:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8008584:	f107 030d 	add.w	r3, r7, #13
 8008588:	461a      	mov	r2, r3
 800858a:	2113      	movs	r1, #19
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f003 fae5 	bl	800bb5c <VL53L0X_RdByte>
 8008592:	4603      	mov	r3, r0
 8008594:	461a      	mov	r2, r3
 8008596:	7bfb      	ldrb	r3, [r7, #15]
 8008598:	4313      	orrs	r3, r2
 800859a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800859c:	7bbb      	ldrb	r3, [r7, #14]
 800859e:	3301      	adds	r3, #1
 80085a0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 80085a2:	7b7b      	ldrb	r3, [r7, #13]
 80085a4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d006      	beq.n	80085ba <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 80085ac:	7bbb      	ldrb	r3, [r7, #14]
 80085ae:	2b02      	cmp	r3, #2
 80085b0:	d803      	bhi.n	80085ba <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 80085b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d0d3      	beq.n	8008562 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 80085ba:	7bbb      	ldrb	r3, [r7, #14]
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d901      	bls.n	80085c4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80085c0:	23f4      	movs	r3, #244	@ 0xf4
 80085c2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80085c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3710      	adds	r7, #16
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b084      	sub	sp, #16
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085da:	2300      	movs	r3, #0
 80085dc:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80085de:	f107 030e 	add.w	r3, r7, #14
 80085e2:	461a      	mov	r2, r3
 80085e4:	2113      	movs	r1, #19
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f003 fab8 	bl	800bb5c <VL53L0X_RdByte>
 80085ec:	4603      	mov	r3, r0
 80085ee:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80085f0:	7bbb      	ldrb	r3, [r7, #14]
 80085f2:	f003 0207 	and.w	r2, r3, #7
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 80085fa:	7bbb      	ldrb	r3, [r7, #14]
 80085fc:	f003 0318 	and.w	r3, r3, #24
 8008600:	2b00      	cmp	r3, #0
 8008602:	d001      	beq.n	8008608 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8008604:	23fa      	movs	r3, #250	@ 0xfa
 8008606:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008608:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800860c:	4618      	mov	r0, r3
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b086      	sub	sp, #24
 8008618:	af00      	add	r7, sp, #0
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008620:	2300      	movs	r3, #0
 8008622:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8008624:	687a      	ldr	r2, [r7, #4]
 8008626:	68b9      	ldr	r1, [r7, #8]
 8008628:	68f8      	ldr	r0, [r7, #12]
 800862a:	f000 fa03 	bl	8008a34 <VL53L0X_perform_ref_spad_management>
 800862e:	4603      	mov	r3, r0
 8008630:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8008632:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008636:	4618      	mov	r0, r3
 8008638:	3718      	adds	r7, #24
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800863e:	b580      	push	{r7, lr}
 8008640:	b084      	sub	sp, #16
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
 8008646:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008648:	2300      	movs	r3, #0
 800864a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800864c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8008650:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8008652:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008656:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8008658:	f107 0308 	add.w	r3, r7, #8
 800865c:	461a      	mov	r2, r3
 800865e:	2128      	movs	r1, #40	@ 0x28
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f003 faa5 	bl	800bbb0 <VL53L0X_RdWord>
 8008666:	4603      	mov	r3, r0
 8008668:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800866a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d11e      	bne.n	80086b0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8008672:	893b      	ldrh	r3, [r7, #8]
 8008674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008678:	b29b      	uxth	r3, r3
 800867a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800867c:	893b      	ldrh	r3, [r7, #8]
 800867e:	461a      	mov	r2, r3
 8008680:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008684:	429a      	cmp	r2, r3
 8008686:	dd0b      	ble.n	80086a0 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8008688:	893a      	ldrh	r2, [r7, #8]
 800868a:	897b      	ldrh	r3, [r7, #10]
 800868c:	1ad3      	subs	r3, r2, r3
 800868e:	b29b      	uxth	r3, r3
 8008690:	b21b      	sxth	r3, r3
 8008692:	461a      	mov	r2, r3
					* 250;
 8008694:	23fa      	movs	r3, #250	@ 0xfa
 8008696:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	601a      	str	r2, [r3, #0]
 800869e:	e007      	b.n	80086b0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 80086a0:	893b      	ldrh	r3, [r7, #8]
 80086a2:	b21b      	sxth	r3, r3
 80086a4:	461a      	mov	r2, r3
 80086a6:	23fa      	movs	r3, #250	@ 0xfa
 80086a8:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	601a      	str	r2, [r3, #0]

	}

	return Status;
 80086b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 80086bc:	b480      	push	{r7}
 80086be:	b08b      	sub	sp, #44	@ 0x2c
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	607a      	str	r2, [r7, #4]
 80086c8:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80086ca:	2308      	movs	r3, #8
 80086cc:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80086ce:	2300      	movs	r3, #0
 80086d0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	f04f 32ff 	mov.w	r2, #4294967295
 80086d8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	fbb2 f3f3 	udiv	r3, r2, r3
 80086e2:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	69ba      	ldr	r2, [r7, #24]
 80086e8:	fbb3 f2f2 	udiv	r2, r3, r2
 80086ec:	69b9      	ldr	r1, [r7, #24]
 80086ee:	fb01 f202 	mul.w	r2, r1, r2
 80086f2:	1a9b      	subs	r3, r3, r2
 80086f4:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80086fa:	e030      	b.n	800875e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 80086fc:	2300      	movs	r3, #0
 80086fe:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8008700:	68fa      	ldr	r2, [r7, #12]
 8008702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008704:	4413      	add	r3, r2
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800870a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	429a      	cmp	r2, r3
 8008710:	d11e      	bne.n	8008750 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8008712:	7ffa      	ldrb	r2, [r7, #31]
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	fa42 f303 	asr.w	r3, r2, r3
 800871a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8008720:	e016      	b.n	8008750 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8008722:	7ffb      	ldrb	r3, [r7, #31]
 8008724:	f003 0301 	and.w	r3, r3, #1
 8008728:	2b00      	cmp	r3, #0
 800872a:	d00b      	beq.n	8008744 <get_next_good_spad+0x88>
				success = 1;
 800872c:	2301      	movs	r3, #1
 800872e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8008730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008732:	69ba      	ldr	r2, [r7, #24]
 8008734:	fb03 f202 	mul.w	r2, r3, r2
 8008738:	6a3b      	ldr	r3, [r7, #32]
 800873a:	4413      	add	r3, r2
 800873c:	461a      	mov	r2, r3
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	601a      	str	r2, [r3, #0]
				break;
 8008742:	e009      	b.n	8008758 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8008744:	7ffb      	ldrb	r3, [r7, #31]
 8008746:	085b      	lsrs	r3, r3, #1
 8008748:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	3301      	adds	r3, #1
 800874e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8008750:	6a3a      	ldr	r2, [r7, #32]
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	429a      	cmp	r2, r3
 8008756:	d3e4      	bcc.n	8008722 <get_next_good_spad+0x66>
				coarseIndex++) {
 8008758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875a:	3301      	adds	r3, #1
 800875c:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800875e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	429a      	cmp	r2, r3
 8008764:	d202      	bcs.n	800876c <get_next_good_spad+0xb0>
 8008766:	7fbb      	ldrb	r3, [r7, #30]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d0c7      	beq.n	80086fc <get_next_good_spad+0x40>
		}
	}
}
 800876c:	bf00      	nop
 800876e:	372c      	adds	r7, #44	@ 0x2c
 8008770:	46bd      	mov	sp, r7
 8008772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008776:	4770      	bx	lr

08008778 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8008778:	b480      	push	{r7}
 800877a:	b085      	sub	sp, #20
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8008780:	2301      	movs	r3, #1
 8008782:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	099b      	lsrs	r3, r3, #6
 8008788:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800878a:	4a07      	ldr	r2, [pc, #28]	@ (80087a8 <is_aperture+0x30>)
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d101      	bne.n	800879a <is_aperture+0x22>
		isAperture = 0;
 8008796:	2300      	movs	r3, #0
 8008798:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800879a:	7bfb      	ldrb	r3, [r7, #15]
}
 800879c:	4618      	mov	r0, r3
 800879e:	3714      	adds	r7, #20
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr
 80087a8:	240002c0 	.word	0x240002c0

080087ac <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b089      	sub	sp, #36	@ 0x24
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	60b9      	str	r1, [r7, #8]
 80087b6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80087b8:	2300      	movs	r3, #0
 80087ba:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 80087bc:	2308      	movs	r3, #8
 80087be:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	69bb      	ldr	r3, [r7, #24]
 80087c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80087c8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	69ba      	ldr	r2, [r7, #24]
 80087ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80087d2:	69b9      	ldr	r1, [r7, #24]
 80087d4:	fb01 f202 	mul.w	r2, r1, r2
 80087d8:	1a9b      	subs	r3, r3, r2
 80087da:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80087dc:	697a      	ldr	r2, [r7, #20]
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d302      	bcc.n	80087ea <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80087e4:	23ce      	movs	r3, #206	@ 0xce
 80087e6:	77fb      	strb	r3, [r7, #31]
 80087e8:	e010      	b.n	800880c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80087ea:	68fa      	ldr	r2, [r7, #12]
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	4413      	add	r3, r2
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	b25a      	sxtb	r2, r3
 80087f4:	2101      	movs	r1, #1
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	fa01 f303 	lsl.w	r3, r1, r3
 80087fc:	b25b      	sxtb	r3, r3
 80087fe:	4313      	orrs	r3, r2
 8008800:	b259      	sxtb	r1, r3
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	4413      	add	r3, r2
 8008808:	b2ca      	uxtb	r2, r1
 800880a:	701a      	strb	r2, [r3, #0]

	return status;
 800880c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008810:	4618      	mov	r0, r3
 8008812:	3724      	adds	r7, #36	@ 0x24
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8008826:	2306      	movs	r3, #6
 8008828:	683a      	ldr	r2, [r7, #0]
 800882a:	21b0      	movs	r1, #176	@ 0xb0
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f003 f8b7 	bl	800b9a0 <VL53L0X_WriteMulti>
 8008832:	4603      	mov	r3, r0
 8008834:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8008836:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800883a:	4618      	mov	r0, r3
 800883c:	3710      	adds	r7, #16
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}

08008842 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8008842:	b580      	push	{r7, lr}
 8008844:	b084      	sub	sp, #16
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
 800884a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800884c:	2306      	movs	r3, #6
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	21b0      	movs	r1, #176	@ 0xb0
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f003 f8d4 	bl	800ba00 <VL53L0X_ReadMulti>
 8008858:	4603      	mov	r3, r0
 800885a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800885c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008860:	4618      	mov	r0, r3
 8008862:	3710      	adds	r7, #16
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}

08008868 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b08c      	sub	sp, #48	@ 0x30
 800886c:	af00      	add	r7, sp, #0
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	607a      	str	r2, [r7, #4]
 8008872:	603b      	str	r3, [r7, #0]
 8008874:	460b      	mov	r3, r1
 8008876:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008878:	2300      	movs	r3, #0
 800887a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800887e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008880:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8008882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008884:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8008886:	2300      	movs	r3, #0
 8008888:	62bb      	str	r3, [r7, #40]	@ 0x28
 800888a:	e02b      	b.n	80088e4 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800888c:	f107 031c 	add.w	r3, r7, #28
 8008890:	6a3a      	ldr	r2, [r7, #32]
 8008892:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f7ff ff11 	bl	80086bc <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800889a:	69fb      	ldr	r3, [r7, #28]
 800889c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088a0:	d103      	bne.n	80088aa <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80088a2:	23ce      	movs	r3, #206	@ 0xce
 80088a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80088a8:	e020      	b.n	80088ec <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80088aa:	69fb      	ldr	r3, [r7, #28]
 80088ac:	461a      	mov	r2, r3
 80088ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088b0:	4413      	add	r3, r2
 80088b2:	4618      	mov	r0, r3
 80088b4:	f7ff ff60 	bl	8008778 <is_aperture>
 80088b8:	4603      	mov	r3, r0
 80088ba:	461a      	mov	r2, r3
 80088bc:	7afb      	ldrb	r3, [r7, #11]
 80088be:	4293      	cmp	r3, r2
 80088c0:	d003      	beq.n	80088ca <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80088c2:	23ce      	movs	r3, #206	@ 0xce
 80088c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80088c8:	e010      	b.n	80088ec <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80088ce:	6a3a      	ldr	r2, [r7, #32]
 80088d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80088d2:	6838      	ldr	r0, [r7, #0]
 80088d4:	f7ff ff6a 	bl	80087ac <enable_spad_bit>
		currentSpad++;
 80088d8:	6a3b      	ldr	r3, [r7, #32]
 80088da:	3301      	adds	r3, #1
 80088dc:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80088de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e0:	3301      	adds	r3, #1
 80088e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80088e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d3cf      	bcc.n	800888c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 80088ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088ee:	6a3a      	ldr	r2, [r7, #32]
 80088f0:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 80088f2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d106      	bne.n	8008908 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 80088fa:	6839      	ldr	r1, [r7, #0]
 80088fc:	68f8      	ldr	r0, [r7, #12]
 80088fe:	f7ff ff8d 	bl	800881c <set_ref_spad_map>
 8008902:	4603      	mov	r3, r0
 8008904:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8008908:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800890c:	2b00      	cmp	r3, #0
 800890e:	d121      	bne.n	8008954 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8008910:	f107 0314 	add.w	r3, r7, #20
 8008914:	4619      	mov	r1, r3
 8008916:	68f8      	ldr	r0, [r7, #12]
 8008918:	f7ff ff93 	bl	8008842 <get_ref_spad_map>
 800891c:	4603      	mov	r3, r0
 800891e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 8008922:	2300      	movs	r3, #0
 8008924:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8008926:	e011      	b.n	800894c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8008928:	683a      	ldr	r2, [r7, #0]
 800892a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800892c:	4413      	add	r3, r2
 800892e:	781a      	ldrb	r2, [r3, #0]
 8008930:	f107 0114 	add.w	r1, r7, #20
 8008934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008936:	440b      	add	r3, r1
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	429a      	cmp	r2, r3
 800893c:	d003      	beq.n	8008946 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800893e:	23ce      	movs	r3, #206	@ 0xce
 8008940:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8008944:	e006      	b.n	8008954 <enable_ref_spads+0xec>
			}
			i++;
 8008946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008948:	3301      	adds	r3, #1
 800894a:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 800894c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800894e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008950:	429a      	cmp	r2, r3
 8008952:	d3e9      	bcc.n	8008928 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8008954:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8008958:	4618      	mov	r0, r3
 800895a:	3730      	adds	r7, #48	@ 0x30
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b08a      	sub	sp, #40	@ 0x28
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800896a:	2300      	movs	r3, #0
 800896c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8008970:	2300      	movs	r3, #0
 8008972:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800897c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8008980:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008984:	2b00      	cmp	r3, #0
 8008986:	d107      	bne.n	8008998 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8008988:	22c0      	movs	r2, #192	@ 0xc0
 800898a:	2101      	movs	r1, #1
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f003 f863 	bl	800ba58 <VL53L0X_WrByte>
 8008992:	4603      	mov	r3, r0
 8008994:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8008998:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800899c:	2b00      	cmp	r3, #0
 800899e:	d108      	bne.n	80089b2 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80089a0:	f107 0308 	add.w	r3, r7, #8
 80089a4:	4619      	mov	r1, r3
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f7ff fc4c 	bl	8008244 <VL53L0X_PerformSingleRangingMeasurement>
 80089ac:	4603      	mov	r3, r0
 80089ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80089b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d107      	bne.n	80089ca <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80089ba:	2201      	movs	r2, #1
 80089bc:	21ff      	movs	r1, #255	@ 0xff
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f003 f84a 	bl	800ba58 <VL53L0X_WrByte>
 80089c4:	4603      	mov	r3, r0
 80089c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 80089ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d107      	bne.n	80089e2 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80089d2:	683a      	ldr	r2, [r7, #0]
 80089d4:	21b6      	movs	r1, #182	@ 0xb6
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f003 f8ea 	bl	800bbb0 <VL53L0X_RdWord>
 80089dc:	4603      	mov	r3, r0
 80089de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80089e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d107      	bne.n	80089fa <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80089ea:	2200      	movs	r2, #0
 80089ec:	21ff      	movs	r1, #255	@ 0xff
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f003 f832 	bl	800ba58 <VL53L0X_WrByte>
 80089f4:	4603      	mov	r3, r0
 80089f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 80089fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d112      	bne.n	8008a28 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008a02:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008a06:	461a      	mov	r2, r3
 8008a08:	2101      	movs	r1, #1
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f003 f824 	bl	800ba58 <VL53L0X_WrByte>
 8008a10:	4603      	mov	r3, r0
 8008a12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8008a16:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d104      	bne.n	8008a28 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008a24:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 8008a28:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3728      	adds	r7, #40	@ 0x28
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8008a34:	b590      	push	{r4, r7, lr}
 8008a36:	b09d      	sub	sp, #116	@ 0x74
 8008a38:	af06      	add	r7, sp, #24
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	60b9      	str	r1, [r7, #8]
 8008a3e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a40:	2300      	movs	r3, #0
 8008a42:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8008a46:	23b4      	movs	r3, #180	@ 0xb4
 8008a48:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 8008a4c:	2303      	movs	r3, #3
 8008a4e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8008a50:	232c      	movs	r3, #44	@ 0x2c
 8008a52:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 8008a54:	2300      	movs	r3, #0
 8008a56:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8008a60:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8008a64:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8008a66:	2300      	movs	r3, #0
 8008a68:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 8008a6e:	2306      	movs	r3, #6
 8008a70:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 8008a72:	2300      	movs	r3, #0
 8008a74:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 8008a76:	2300      	movs	r3, #0
 8008a78:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 8008a80:	2300      	movs	r3, #0
 8008a82:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8008a84:	2300      	movs	r3, #0
 8008a86:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 8008a98:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a9e:	e009      	b.n	8008ab4 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aa4:	4413      	add	r3, r2
 8008aa6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8008aaa:	2200      	movs	r2, #0
 8008aac:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008aae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ab4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d3f1      	bcc.n	8008aa0 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008abc:	2201      	movs	r2, #1
 8008abe:	21ff      	movs	r1, #255	@ 0xff
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	f002 ffc9 	bl	800ba58 <VL53L0X_WrByte>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008acc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d107      	bne.n	8008ae4 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	214f      	movs	r1, #79	@ 0x4f
 8008ad8:	68f8      	ldr	r0, [r7, #12]
 8008ada:	f002 ffbd 	bl	800ba58 <VL53L0X_WrByte>
 8008ade:	4603      	mov	r3, r0
 8008ae0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008ae4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d107      	bne.n	8008afc <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8008aec:	222c      	movs	r2, #44	@ 0x2c
 8008aee:	214e      	movs	r1, #78	@ 0x4e
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f002 ffb1 	bl	800ba58 <VL53L0X_WrByte>
 8008af6:	4603      	mov	r3, r0
 8008af8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008afc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d107      	bne.n	8008b14 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008b04:	2200      	movs	r2, #0
 8008b06:	21ff      	movs	r1, #255	@ 0xff
 8008b08:	68f8      	ldr	r0, [r7, #12]
 8008b0a:	f002 ffa5 	bl	800ba58 <VL53L0X_WrByte>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8008b14:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d109      	bne.n	8008b30 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8008b1c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008b20:	461a      	mov	r2, r3
 8008b22:	21b6      	movs	r1, #182	@ 0xb6
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f002 ff97 	bl	800ba58 <VL53L0X_WrByte>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8008b30:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d107      	bne.n	8008b48 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8008b38:	2200      	movs	r2, #0
 8008b3a:	2180      	movs	r1, #128	@ 0x80
 8008b3c:	68f8      	ldr	r0, [r7, #12]
 8008b3e:	f002 ff8b 	bl	800ba58 <VL53L0X_WrByte>
 8008b42:	4603      	mov	r3, r0
 8008b44:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8008b48:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d10a      	bne.n	8008b66 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8008b50:	f107 0210 	add.w	r2, r7, #16
 8008b54:	f107 0111 	add.w	r1, r7, #17
 8008b58:	2300      	movs	r3, #0
 8008b5a:	68f8      	ldr	r0, [r7, #12]
 8008b5c:	f000 fbbb 	bl	80092d6 <VL53L0X_perform_ref_calibration>
 8008b60:	4603      	mov	r3, r0
 8008b62:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8008b66:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d121      	bne.n	8008bb2 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8008b72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b74:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8008b76:	2300      	movs	r3, #0
 8008b78:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 8008b7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b7c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 8008b8a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008b8e:	f107 0218 	add.w	r2, r7, #24
 8008b92:	9204      	str	r2, [sp, #16]
 8008b94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008b96:	9203      	str	r2, [sp, #12]
 8008b98:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008b9a:	9202      	str	r2, [sp, #8]
 8008b9c:	9301      	str	r3, [sp, #4]
 8008b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba0:	9300      	str	r3, [sp, #0]
 8008ba2:	4623      	mov	r3, r4
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f7ff fe5e 	bl	8008868 <enable_ref_spads>
 8008bac:	4603      	mov	r3, r0
 8008bae:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008bb2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d174      	bne.n	8008ca4 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8008bba:	69bb      	ldr	r3, [r7, #24]
 8008bbc:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 8008bbe:	f107 0312 	add.w	r3, r7, #18
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	68f8      	ldr	r0, [r7, #12]
 8008bc6:	f7ff fecb 	bl	8008960 <perform_ref_signal_measurement>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008bd0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d161      	bne.n	8008c9c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8008bd8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8008bda:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d25d      	bcs.n	8008c9c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8008be0:	2300      	movs	r3, #0
 8008be2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008be4:	e009      	b.n	8008bfa <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008be6:	68fa      	ldr	r2, [r7, #12]
 8008be8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bea:	4413      	add	r3, r2
 8008bec:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8008bf4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008bfa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	d3f1      	bcc.n	8008be6 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8008c02:	e002      	b.n	8008c0a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8008c04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c06:	3301      	adds	r3, #1
 8008c08:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8008c0a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8008c0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c10:	4413      	add	r3, r2
 8008c12:	4618      	mov	r0, r3
 8008c14:	f7ff fdb0 	bl	8008778 <is_aperture>
 8008c18:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d103      	bne.n	8008c26 <VL53L0X_perform_ref_spad_management+0x1f2>
 8008c1e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d3ee      	bcc.n	8008c04 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8008c26:	2301      	movs	r3, #1
 8008c28:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8008c2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c2c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 8008c3a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008c3e:	f107 0218 	add.w	r2, r7, #24
 8008c42:	9204      	str	r2, [sp, #16]
 8008c44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c46:	9203      	str	r2, [sp, #12]
 8008c48:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008c4a:	9202      	str	r2, [sp, #8]
 8008c4c:	9301      	str	r3, [sp, #4]
 8008c4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c50:	9300      	str	r3, [sp, #0]
 8008c52:	4623      	mov	r3, r4
 8008c54:	4602      	mov	r2, r0
 8008c56:	68f8      	ldr	r0, [r7, #12]
 8008c58:	f7ff fe06 	bl	8008868 <enable_ref_spads>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008c62:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d11b      	bne.n	8008ca2 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 8008c6e:	f107 0312 	add.w	r3, r7, #18
 8008c72:	4619      	mov	r1, r3
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f7ff fe73 	bl	8008960 <perform_ref_signal_measurement>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8008c80:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d10c      	bne.n	8008ca2 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8008c88:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8008c8a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d208      	bcs.n	8008ca2 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8008c90:	2301      	movs	r3, #1
 8008c92:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 8008c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8008c9a:	e002      	b.n	8008ca2 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ca0:	e000      	b.n	8008ca4 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8008ca2:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008ca4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	f040 80af 	bne.w	8008e0c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8008cae:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8008cb0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	f240 80aa 	bls.w	8008e0c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8008cb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cba:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 8008cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8008cc8:	f107 031c 	add.w	r3, r7, #28
 8008ccc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f003 f84c 	bl	800bd6c <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8008cd4:	8a7b      	ldrh	r3, [r7, #18]
 8008cd6:	461a      	mov	r2, r3
 8008cd8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008cda:	1ad3      	subs	r3, r2, r3
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	bfb8      	it	lt
 8008ce0:	425b      	neglt	r3, r3
 8008ce2:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 8008cea:	e086      	b.n	8008dfa <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 8008cf2:	f107 0314 	add.w	r3, r7, #20
 8008cf6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008cf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cfa:	f7ff fcdf 	bl	80086bc <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d04:	d103      	bne.n	8008d0e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008d06:	23ce      	movs	r3, #206	@ 0xce
 8008d08:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8008d0c:	e07e      	b.n	8008e0c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8008d0e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8008d12:	697a      	ldr	r2, [r7, #20]
 8008d14:	4413      	add	r3, r2
 8008d16:	4618      	mov	r0, r3
 8008d18:	f7ff fd2e 	bl	8008778 <is_aperture>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	461a      	mov	r2, r3
 8008d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d003      	beq.n	8008d2e <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8008d26:	2301      	movs	r3, #1
 8008d28:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8008d2c:	e06e      	b.n	8008e0c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8008d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d30:	3301      	adds	r3, #1
 8008d32:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 8008d3e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008d40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7ff fd32 	bl	80087ac <enable_spad_bit>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8008d4e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d10c      	bne.n	8008d70 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8008d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d58:	3301      	adds	r3, #1
 8008d5a:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 8008d62:	4619      	mov	r1, r3
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f7ff fd59 	bl	800881c <set_ref_spad_map>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8008d70:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d146      	bne.n	8008e06 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8008d78:	f107 0312 	add.w	r3, r7, #18
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	68f8      	ldr	r0, [r7, #12]
 8008d80:	f7ff fdee 	bl	8008960 <perform_ref_signal_measurement>
 8008d84:	4603      	mov	r3, r0
 8008d86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8008d8a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d13b      	bne.n	8008e0a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8008d92:	8a7b      	ldrh	r3, [r7, #18]
 8008d94:	461a      	mov	r2, r3
 8008d96:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008d98:	1ad3      	subs	r3, r2, r3
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	bfb8      	it	lt
 8008d9e:	425b      	neglt	r3, r3
 8008da0:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 8008da2:	8a7b      	ldrh	r3, [r7, #18]
 8008da4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d21c      	bcs.n	8008de4 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8008daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008dac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008dae:	429a      	cmp	r2, r3
 8008db0:	d914      	bls.n	8008ddc <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8008db2:	f107 031c 	add.w	r3, r7, #28
 8008db6:	4619      	mov	r1, r3
 8008db8:	68f8      	ldr	r0, [r7, #12]
 8008dba:	f7ff fd2f 	bl	800881c <set_ref_spad_map>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 8008dca:	f107 011c 	add.w	r1, r7, #28
 8008dce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f002 ffcb 	bl	800bd6c <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8008dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008de2:	e00a      	b.n	8008dfa <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8008de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de6:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 8008dee:	f107 031c 	add.w	r3, r7, #28
 8008df2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008df4:	4618      	mov	r0, r3
 8008df6:	f002 ffb9 	bl	800bd6c <memcpy>
		while (!complete) {
 8008dfa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	f43f af74 	beq.w	8008cec <VL53L0X_perform_ref_spad_management+0x2b8>
 8008e04:	e002      	b.n	8008e0c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008e06:	bf00      	nop
 8008e08:	e000      	b.n	8008e0c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8008e0a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008e0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d115      	bne.n	8008e40 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008e18:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8008e20:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2201      	movs	r2, #1
 8008e26:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	b2da      	uxtb	r2, r3
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	781a      	ldrb	r2, [r3, #0]
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8008e40:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	375c      	adds	r7, #92	@ 0x5c
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd90      	pop	{r4, r7, pc}

08008e4c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8008e4c:	b590      	push	{r4, r7, lr}
 8008e4e:	b093      	sub	sp, #76	@ 0x4c
 8008e50:	af06      	add	r7, sp, #24
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	60b9      	str	r1, [r7, #8]
 8008e56:	4613      	mov	r3, r2
 8008e58:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8008e60:	2300      	movs	r3, #0
 8008e62:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8008e64:	23b4      	movs	r3, #180	@ 0xb4
 8008e66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 8008e6a:	2306      	movs	r3, #6
 8008e6c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8008e6e:	232c      	movs	r3, #44	@ 0x2c
 8008e70:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008e72:	2201      	movs	r2, #1
 8008e74:	21ff      	movs	r1, #255	@ 0xff
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f002 fdee 	bl	800ba58 <VL53L0X_WrByte>
 8008e7c:	4603      	mov	r3, r0
 8008e7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008e82:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d107      	bne.n	8008e9a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	214f      	movs	r1, #79	@ 0x4f
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	f002 fde2 	bl	800ba58 <VL53L0X_WrByte>
 8008e94:	4603      	mov	r3, r0
 8008e96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8008e9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d107      	bne.n	8008eb2 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8008ea2:	222c      	movs	r2, #44	@ 0x2c
 8008ea4:	214e      	movs	r1, #78	@ 0x4e
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	f002 fdd6 	bl	800ba58 <VL53L0X_WrByte>
 8008eac:	4603      	mov	r3, r0
 8008eae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8008eb2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d107      	bne.n	8008eca <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008eba:	2200      	movs	r2, #0
 8008ebc:	21ff      	movs	r1, #255	@ 0xff
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f002 fdca 	bl	800ba58 <VL53L0X_WrByte>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8008eca:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d109      	bne.n	8008ee6 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8008ed2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	21b6      	movs	r1, #182	@ 0xb6
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f002 fdbc 	bl	800ba58 <VL53L0X_WrByte>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008eea:	e009      	b.n	8008f00 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef0:	4413      	add	r3, r2
 8008ef2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8008efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efc:	3301      	adds	r3, #1
 8008efe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f02:	69fb      	ldr	r3, [r7, #28]
 8008f04:	429a      	cmp	r2, r3
 8008f06:	d3f1      	bcc.n	8008eec <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8008f08:	79fb      	ldrb	r3, [r7, #7]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d011      	beq.n	8008f32 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008f0e:	e002      	b.n	8008f16 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8008f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f12:	3301      	adds	r3, #1
 8008f14:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8008f16:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f1c:	4413      	add	r3, r2
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f7ff fc2a 	bl	8008778 <is_aperture>
 8008f24:	4603      	mov	r3, r0
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d103      	bne.n	8008f32 <VL53L0X_set_reference_spads+0xe6>
 8008f2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d3ee      	bcc.n	8008f10 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 8008f3e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008f42:	79f9      	ldrb	r1, [r7, #7]
 8008f44:	f107 0214 	add.w	r2, r7, #20
 8008f48:	9204      	str	r2, [sp, #16]
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	9203      	str	r2, [sp, #12]
 8008f4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f50:	9202      	str	r2, [sp, #8]
 8008f52:	9301      	str	r3, [sp, #4]
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	9300      	str	r3, [sp, #0]
 8008f58:	4623      	mov	r3, r4
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f7ff fc83 	bl	8008868 <enable_ref_spads>
 8008f62:	4603      	mov	r3, r0
 8008f64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8008f68:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d10c      	bne.n	8008f8a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2201      	movs	r2, #1
 8008f74:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	b2da      	uxtb	r2, r3
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	79fa      	ldrb	r2, [r7, #7]
 8008f86:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8008f8a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3734      	adds	r7, #52	@ 0x34
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd90      	pop	{r4, r7, pc}

08008f96 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8008f96:	b580      	push	{r7, lr}
 8008f98:	b084      	sub	sp, #16
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6078      	str	r0, [r7, #4]
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d10a      	bne.n	8008fc4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8008fae:	78fb      	ldrb	r3, [r7, #3]
 8008fb0:	f043 0301 	orr.w	r3, r3, #1
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	461a      	mov	r2, r3
 8008fb8:	2100      	movs	r1, #0
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f002 fd4c 	bl	800ba58 <VL53L0X_WrByte>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8008fc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d104      	bne.n	8008fd6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f9bf 	bl	8009350 <VL53L0X_measurement_poll_for_completion>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d105      	bne.n	8008fea <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008fde:	2100      	movs	r1, #0
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f7ff fab5 	bl	8008550 <VL53L0X_ClearInterruptMask>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8008fea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d106      	bne.n	8009000 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	2100      	movs	r1, #0
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f002 fd2e 	bl	800ba58 <VL53L0X_WrByte>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	73fb      	strb	r3, [r7, #15]

	return Status;
 8009000:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009004:	4618      	mov	r0, r3
 8009006:	3710      	adds	r7, #16
 8009008:	46bd      	mov	sp, r7
 800900a:	bd80      	pop	{r7, pc}

0800900c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b084      	sub	sp, #16
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	4608      	mov	r0, r1
 8009016:	4611      	mov	r1, r2
 8009018:	461a      	mov	r2, r3
 800901a:	4603      	mov	r3, r0
 800901c:	70fb      	strb	r3, [r7, #3]
 800901e:	460b      	mov	r3, r1
 8009020:	70bb      	strb	r3, [r7, #2]
 8009022:	4613      	mov	r3, r2
 8009024:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009026:	2300      	movs	r3, #0
 8009028:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800902a:	2300      	movs	r3, #0
 800902c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800902e:	2201      	movs	r2, #1
 8009030:	21ff      	movs	r1, #255	@ 0xff
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f002 fd10 	bl	800ba58 <VL53L0X_WrByte>
 8009038:	4603      	mov	r3, r0
 800903a:	461a      	mov	r2, r3
 800903c:	7bfb      	ldrb	r3, [r7, #15]
 800903e:	4313      	orrs	r3, r2
 8009040:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009042:	2200      	movs	r2, #0
 8009044:	2100      	movs	r1, #0
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f002 fd06 	bl	800ba58 <VL53L0X_WrByte>
 800904c:	4603      	mov	r3, r0
 800904e:	461a      	mov	r2, r3
 8009050:	7bfb      	ldrb	r3, [r7, #15]
 8009052:	4313      	orrs	r3, r2
 8009054:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009056:	2200      	movs	r2, #0
 8009058:	21ff      	movs	r1, #255	@ 0xff
 800905a:	6878      	ldr	r0, [r7, #4]
 800905c:	f002 fcfc 	bl	800ba58 <VL53L0X_WrByte>
 8009060:	4603      	mov	r3, r0
 8009062:	461a      	mov	r2, r3
 8009064:	7bfb      	ldrb	r3, [r7, #15]
 8009066:	4313      	orrs	r3, r2
 8009068:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800906a:	78fb      	ldrb	r3, [r7, #3]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d01e      	beq.n	80090ae <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8009070:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d009      	beq.n	800908c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8009078:	69ba      	ldr	r2, [r7, #24]
 800907a:	21cb      	movs	r1, #203	@ 0xcb
 800907c:	6878      	ldr	r0, [r7, #4]
 800907e:	f002 fd6d 	bl	800bb5c <VL53L0X_RdByte>
 8009082:	4603      	mov	r3, r0
 8009084:	461a      	mov	r2, r3
 8009086:	7bfb      	ldrb	r3, [r7, #15]
 8009088:	4313      	orrs	r3, r2
 800908a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800908c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009090:	2b00      	cmp	r3, #0
 8009092:	d02a      	beq.n	80090ea <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8009094:	f107 030e 	add.w	r3, r7, #14
 8009098:	461a      	mov	r2, r3
 800909a:	21ee      	movs	r1, #238	@ 0xee
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f002 fd5d 	bl	800bb5c <VL53L0X_RdByte>
 80090a2:	4603      	mov	r3, r0
 80090a4:	461a      	mov	r2, r3
 80090a6:	7bfb      	ldrb	r3, [r7, #15]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	73fb      	strb	r3, [r7, #15]
 80090ac:	e01d      	b.n	80090ea <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 80090ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d00a      	beq.n	80090cc <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 80090b6:	78bb      	ldrb	r3, [r7, #2]
 80090b8:	461a      	mov	r2, r3
 80090ba:	21cb      	movs	r1, #203	@ 0xcb
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f002 fccb 	bl	800ba58 <VL53L0X_WrByte>
 80090c2:	4603      	mov	r3, r0
 80090c4:	461a      	mov	r2, r3
 80090c6:	7bfb      	ldrb	r3, [r7, #15]
 80090c8:	4313      	orrs	r3, r2
 80090ca:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80090cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00a      	beq.n	80090ea <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 80090d4:	787b      	ldrb	r3, [r7, #1]
 80090d6:	2280      	movs	r2, #128	@ 0x80
 80090d8:	21ee      	movs	r1, #238	@ 0xee
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f002 fd0a 	bl	800baf4 <VL53L0X_UpdateByte>
 80090e0:	4603      	mov	r3, r0
 80090e2:	461a      	mov	r2, r3
 80090e4:	7bfb      	ldrb	r3, [r7, #15]
 80090e6:	4313      	orrs	r3, r2
 80090e8:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80090ea:	2201      	movs	r2, #1
 80090ec:	21ff      	movs	r1, #255	@ 0xff
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f002 fcb2 	bl	800ba58 <VL53L0X_WrByte>
 80090f4:	4603      	mov	r3, r0
 80090f6:	461a      	mov	r2, r3
 80090f8:	7bfb      	ldrb	r3, [r7, #15]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80090fe:	2201      	movs	r2, #1
 8009100:	2100      	movs	r1, #0
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f002 fca8 	bl	800ba58 <VL53L0X_WrByte>
 8009108:	4603      	mov	r3, r0
 800910a:	461a      	mov	r2, r3
 800910c:	7bfb      	ldrb	r3, [r7, #15]
 800910e:	4313      	orrs	r3, r2
 8009110:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009112:	2200      	movs	r2, #0
 8009114:	21ff      	movs	r1, #255	@ 0xff
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f002 fc9e 	bl	800ba58 <VL53L0X_WrByte>
 800911c:	4603      	mov	r3, r0
 800911e:	461a      	mov	r2, r3
 8009120:	7bfb      	ldrb	r3, [r7, #15]
 8009122:	4313      	orrs	r3, r2
 8009124:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8009126:	7bbb      	ldrb	r3, [r7, #14]
 8009128:	f023 0310 	bic.w	r3, r3, #16
 800912c:	b2da      	uxtb	r2, r3
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	701a      	strb	r2, [r3, #0]

	return Status;
 8009132:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009136:	4618      	mov	r0, r3
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b08a      	sub	sp, #40	@ 0x28
 8009142:	af04      	add	r7, sp, #16
 8009144:	60f8      	str	r0, [r7, #12]
 8009146:	60b9      	str	r1, [r7, #8]
 8009148:	4611      	mov	r1, r2
 800914a:	461a      	mov	r2, r3
 800914c:	460b      	mov	r3, r1
 800914e:	71fb      	strb	r3, [r7, #7]
 8009150:	4613      	mov	r3, r2
 8009152:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009154:	2300      	movs	r3, #0
 8009156:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009158:	2300      	movs	r3, #0
 800915a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800915c:	2300      	movs	r3, #0
 800915e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8009160:	2300      	movs	r3, #0
 8009162:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8009164:	2300      	movs	r3, #0
 8009166:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8009168:	79bb      	ldrb	r3, [r7, #6]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d003      	beq.n	8009176 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8009174:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8009176:	2201      	movs	r2, #1
 8009178:	2101      	movs	r1, #1
 800917a:	68f8      	ldr	r0, [r7, #12]
 800917c:	f002 fc6c 	bl	800ba58 <VL53L0X_WrByte>
 8009180:	4603      	mov	r3, r0
 8009182:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8009184:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d105      	bne.n	8009198 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800918c:	2140      	movs	r1, #64	@ 0x40
 800918e:	68f8      	ldr	r0, [r7, #12]
 8009190:	f7ff ff01 	bl	8008f96 <VL53L0X_perform_single_ref_calibration>
 8009194:	4603      	mov	r3, r0
 8009196:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8009198:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d115      	bne.n	80091cc <VL53L0X_perform_vhv_calibration+0x8e>
 80091a0:	79fb      	ldrb	r3, [r7, #7]
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d112      	bne.n	80091cc <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80091a6:	7d39      	ldrb	r1, [r7, #20]
 80091a8:	7d7a      	ldrb	r2, [r7, #21]
 80091aa:	2300      	movs	r3, #0
 80091ac:	9303      	str	r3, [sp, #12]
 80091ae:	2301      	movs	r3, #1
 80091b0:	9302      	str	r3, [sp, #8]
 80091b2:	f107 0313 	add.w	r3, r7, #19
 80091b6:	9301      	str	r3, [sp, #4]
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	460b      	mov	r3, r1
 80091be:	2101      	movs	r1, #1
 80091c0:	68f8      	ldr	r0, [r7, #12]
 80091c2:	f7ff ff23 	bl	800900c <VL53L0X_ref_calibration_io>
 80091c6:	4603      	mov	r3, r0
 80091c8:	75fb      	strb	r3, [r7, #23]
 80091ca:	e002      	b.n	80091d2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2200      	movs	r2, #0
 80091d0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80091d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d112      	bne.n	8009200 <VL53L0X_perform_vhv_calibration+0xc2>
 80091da:	79bb      	ldrb	r3, [r7, #6]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d00f      	beq.n	8009200 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80091e0:	7dbb      	ldrb	r3, [r7, #22]
 80091e2:	461a      	mov	r2, r3
 80091e4:	2101      	movs	r1, #1
 80091e6:	68f8      	ldr	r0, [r7, #12]
 80091e8:	f002 fc36 	bl	800ba58 <VL53L0X_WrByte>
 80091ec:	4603      	mov	r3, r0
 80091ee:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80091f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d103      	bne.n	8009200 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	7dba      	ldrb	r2, [r7, #22]
 80091fc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8009200:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009204:	4618      	mov	r0, r3
 8009206:	3718      	adds	r7, #24
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}

0800920c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b08a      	sub	sp, #40	@ 0x28
 8009210:	af04      	add	r7, sp, #16
 8009212:	60f8      	str	r0, [r7, #12]
 8009214:	60b9      	str	r1, [r7, #8]
 8009216:	4611      	mov	r1, r2
 8009218:	461a      	mov	r2, r3
 800921a:	460b      	mov	r3, r1
 800921c:	71fb      	strb	r3, [r7, #7]
 800921e:	4613      	mov	r3, r2
 8009220:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009222:	2300      	movs	r3, #0
 8009224:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009226:	2300      	movs	r3, #0
 8009228:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800922a:	2300      	movs	r3, #0
 800922c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800922e:	2300      	movs	r3, #0
 8009230:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8009232:	79bb      	ldrb	r3, [r7, #6]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d003      	beq.n	8009240 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800923e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8009240:	2202      	movs	r2, #2
 8009242:	2101      	movs	r1, #1
 8009244:	68f8      	ldr	r0, [r7, #12]
 8009246:	f002 fc07 	bl	800ba58 <VL53L0X_WrByte>
 800924a:	4603      	mov	r3, r0
 800924c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800924e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d105      	bne.n	8009262 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8009256:	2100      	movs	r1, #0
 8009258:	68f8      	ldr	r0, [r7, #12]
 800925a:	f7ff fe9c 	bl	8008f96 <VL53L0X_perform_single_ref_calibration>
 800925e:	4603      	mov	r3, r0
 8009260:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8009262:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d115      	bne.n	8009296 <VL53L0X_perform_phase_calibration+0x8a>
 800926a:	79fb      	ldrb	r3, [r7, #7]
 800926c:	2b01      	cmp	r3, #1
 800926e:	d112      	bne.n	8009296 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8009270:	7d39      	ldrb	r1, [r7, #20]
 8009272:	7d7a      	ldrb	r2, [r7, #21]
 8009274:	2301      	movs	r3, #1
 8009276:	9303      	str	r3, [sp, #12]
 8009278:	2300      	movs	r3, #0
 800927a:	9302      	str	r3, [sp, #8]
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	9301      	str	r3, [sp, #4]
 8009280:	f107 0313 	add.w	r3, r7, #19
 8009284:	9300      	str	r3, [sp, #0]
 8009286:	460b      	mov	r3, r1
 8009288:	2101      	movs	r1, #1
 800928a:	68f8      	ldr	r0, [r7, #12]
 800928c:	f7ff febe 	bl	800900c <VL53L0X_ref_calibration_io>
 8009290:	4603      	mov	r3, r0
 8009292:	75fb      	strb	r3, [r7, #23]
 8009294:	e002      	b.n	800929c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	2200      	movs	r2, #0
 800929a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800929c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d112      	bne.n	80092ca <VL53L0X_perform_phase_calibration+0xbe>
 80092a4:	79bb      	ldrb	r3, [r7, #6]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d00f      	beq.n	80092ca <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80092aa:	7dbb      	ldrb	r3, [r7, #22]
 80092ac:	461a      	mov	r2, r3
 80092ae:	2101      	movs	r1, #1
 80092b0:	68f8      	ldr	r0, [r7, #12]
 80092b2:	f002 fbd1 	bl	800ba58 <VL53L0X_WrByte>
 80092b6:	4603      	mov	r3, r0
 80092b8:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80092ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d103      	bne.n	80092ca <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	7dba      	ldrb	r2, [r7, #22]
 80092c6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 80092ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3718      	adds	r7, #24
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b086      	sub	sp, #24
 80092da:	af00      	add	r7, sp, #0
 80092dc:	60f8      	str	r0, [r7, #12]
 80092de:	60b9      	str	r1, [r7, #8]
 80092e0:	607a      	str	r2, [r7, #4]
 80092e2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80092e4:	2300      	movs	r3, #0
 80092e6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80092e8:	2300      	movs	r3, #0
 80092ea:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80092f2:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 80092f4:	78fa      	ldrb	r2, [r7, #3]
 80092f6:	2300      	movs	r3, #0
 80092f8:	68b9      	ldr	r1, [r7, #8]
 80092fa:	68f8      	ldr	r0, [r7, #12]
 80092fc:	f7ff ff1f 	bl	800913e <VL53L0X_perform_vhv_calibration>
 8009300:	4603      	mov	r3, r0
 8009302:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8009304:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d107      	bne.n	800931c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800930c:	78fa      	ldrb	r2, [r7, #3]
 800930e:	2300      	movs	r3, #0
 8009310:	6879      	ldr	r1, [r7, #4]
 8009312:	68f8      	ldr	r0, [r7, #12]
 8009314:	f7ff ff7a 	bl	800920c <VL53L0X_perform_phase_calibration>
 8009318:	4603      	mov	r3, r0
 800931a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800931c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d10f      	bne.n	8009344 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009324:	7dbb      	ldrb	r3, [r7, #22]
 8009326:	461a      	mov	r2, r3
 8009328:	2101      	movs	r1, #1
 800932a:	68f8      	ldr	r0, [r7, #12]
 800932c:	f002 fb94 	bl	800ba58 <VL53L0X_WrByte>
 8009330:	4603      	mov	r3, r0
 8009332:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009334:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d103      	bne.n	8009344 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	7dba      	ldrb	r2, [r7, #22]
 8009340:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8009344:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009348:	4618      	mov	r0, r3
 800934a:	3718      	adds	r7, #24
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b086      	sub	sp, #24
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009358:	2300      	movs	r3, #0
 800935a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800935c:	2300      	movs	r3, #0
 800935e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8009360:	2300      	movs	r3, #0
 8009362:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009364:	f107 030f 	add.w	r3, r7, #15
 8009368:	4619      	mov	r1, r3
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f7fe fe0e 	bl	8007f8c <VL53L0X_GetMeasurementDataReady>
 8009370:	4603      	mov	r3, r0
 8009372:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8009374:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d110      	bne.n	800939e <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800937c:	7bfb      	ldrb	r3, [r7, #15]
 800937e:	2b01      	cmp	r3, #1
 8009380:	d00f      	beq.n	80093a2 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	3301      	adds	r3, #1
 8009386:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800938e:	d302      	bcc.n	8009396 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009390:	23f9      	movs	r3, #249	@ 0xf9
 8009392:	75fb      	strb	r3, [r7, #23]
			break;
 8009394:	e006      	b.n	80093a4 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f002 fc7c 	bl	800bc94 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800939c:	e7e2      	b.n	8009364 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800939e:	bf00      	nop
 80093a0:	e000      	b.n	80093a4 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 80093a2:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 80093a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80093a8:	4618      	mov	r0, r3
 80093aa:	3718      	adds	r7, #24
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b085      	sub	sp, #20
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	4603      	mov	r3, r0
 80093b8:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 80093ba:	2300      	movs	r3, #0
 80093bc:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80093be:	79fb      	ldrb	r3, [r7, #7]
 80093c0:	3301      	adds	r3, #1
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	005b      	lsls	r3, r3, #1
 80093c6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80093c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3714      	adds	r7, #20
 80093ce:	46bd      	mov	sp, r7
 80093d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d4:	4770      	bx	lr

080093d6 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 80093d6:	b480      	push	{r7}
 80093d8:	b085      	sub	sp, #20
 80093da:	af00      	add	r7, sp, #0
 80093dc:	4603      	mov	r3, r0
 80093de:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 80093e0:	2300      	movs	r3, #0
 80093e2:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 80093e4:	79fb      	ldrb	r3, [r7, #7]
 80093e6:	085b      	lsrs	r3, r3, #1
 80093e8:	b2db      	uxtb	r3, r3
 80093ea:	3b01      	subs	r3, #1
 80093ec:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3714      	adds	r7, #20
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 80093fc:	b480      	push	{r7}
 80093fe:	b085      	sub	sp, #20
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8009404:	2300      	movs	r3, #0
 8009406:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8009408:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800940c:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800940e:	e002      	b.n	8009416 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	089b      	lsrs	r3, r3, #2
 8009414:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8009416:	68ba      	ldr	r2, [r7, #8]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	429a      	cmp	r2, r3
 800941c:	d8f8      	bhi.n	8009410 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800941e:	e017      	b.n	8009450 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8009420:	68fa      	ldr	r2, [r7, #12]
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	4413      	add	r3, r2
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	429a      	cmp	r2, r3
 800942a:	d30b      	bcc.n	8009444 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	4413      	add	r3, r2
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	1ad3      	subs	r3, r2, r3
 8009436:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	085b      	lsrs	r3, r3, #1
 800943c:	68ba      	ldr	r2, [r7, #8]
 800943e:	4413      	add	r3, r2
 8009440:	60fb      	str	r3, [r7, #12]
 8009442:	e002      	b.n	800944a <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	085b      	lsrs	r3, r3, #1
 8009448:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	089b      	lsrs	r3, r3, #2
 800944e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d1e4      	bne.n	8009420 <VL53L0X_isqrt+0x24>
	}

	return res;
 8009456:	68fb      	ldr	r3, [r7, #12]
}
 8009458:	4618      	mov	r0, r3
 800945a:	3714      	adds	r7, #20
 800945c:	46bd      	mov	sp, r7
 800945e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009462:	4770      	bx	lr

08009464 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b086      	sub	sp, #24
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800946c:	2300      	movs	r3, #0
 800946e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8009470:	2200      	movs	r2, #0
 8009472:	2183      	movs	r1, #131	@ 0x83
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f002 faef 	bl	800ba58 <VL53L0X_WrByte>
 800947a:	4603      	mov	r3, r0
 800947c:	461a      	mov	r2, r3
 800947e:	7dfb      	ldrb	r3, [r7, #23]
 8009480:	4313      	orrs	r3, r2
 8009482:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8009484:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d11e      	bne.n	80094ca <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800948c:	2300      	movs	r3, #0
 800948e:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8009490:	f107 030f 	add.w	r3, r7, #15
 8009494:	461a      	mov	r2, r3
 8009496:	2183      	movs	r1, #131	@ 0x83
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f002 fb5f 	bl	800bb5c <VL53L0X_RdByte>
 800949e:	4603      	mov	r3, r0
 80094a0:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80094a2:	7bfb      	ldrb	r3, [r7, #15]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d10a      	bne.n	80094be <VL53L0X_device_read_strobe+0x5a>
 80094a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d106      	bne.n	80094be <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	3301      	adds	r3, #1
 80094b4:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80094bc:	d3e8      	bcc.n	8009490 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80094c4:	d301      	bcc.n	80094ca <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 80094c6:	23f9      	movs	r3, #249	@ 0xf9
 80094c8:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80094ca:	2201      	movs	r2, #1
 80094cc:	2183      	movs	r1, #131	@ 0x83
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f002 fac2 	bl	800ba58 <VL53L0X_WrByte>
 80094d4:	4603      	mov	r3, r0
 80094d6:	461a      	mov	r2, r3
 80094d8:	7dfb      	ldrb	r3, [r7, #23]
 80094da:	4313      	orrs	r3, r2
 80094dc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80094de:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3718      	adds	r7, #24
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}

080094ea <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b098      	sub	sp, #96	@ 0x60
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
 80094f2:	460b      	mov	r3, r1
 80094f4:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80094f6:	2300      	movs	r3, #0
 80094f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 80094fc:	2300      	movs	r3, #0
 80094fe:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8009502:	2300      	movs	r3, #0
 8009504:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 8009508:	2300      	movs	r3, #0
 800950a:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800950c:	2300      	movs	r3, #0
 800950e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8009510:	2300      	movs	r3, #0
 8009512:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8009514:	2300      	movs	r3, #0
 8009516:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800951a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800951e:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8009520:	2300      	movs	r3, #0
 8009522:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8009524:	2300      	movs	r3, #0
 8009526:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8009528:	2300      	movs	r3, #0
 800952a:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8009532:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8009536:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800953a:	2b07      	cmp	r3, #7
 800953c:	f000 8408 	beq.w	8009d50 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009540:	2201      	movs	r2, #1
 8009542:	2180      	movs	r1, #128	@ 0x80
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f002 fa87 	bl	800ba58 <VL53L0X_WrByte>
 800954a:	4603      	mov	r3, r0
 800954c:	461a      	mov	r2, r3
 800954e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009552:	4313      	orrs	r3, r2
 8009554:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009558:	2201      	movs	r2, #1
 800955a:	21ff      	movs	r1, #255	@ 0xff
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f002 fa7b 	bl	800ba58 <VL53L0X_WrByte>
 8009562:	4603      	mov	r3, r0
 8009564:	461a      	mov	r2, r3
 8009566:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800956a:	4313      	orrs	r3, r2
 800956c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009570:	2200      	movs	r2, #0
 8009572:	2100      	movs	r1, #0
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f002 fa6f 	bl	800ba58 <VL53L0X_WrByte>
 800957a:	4603      	mov	r3, r0
 800957c:	461a      	mov	r2, r3
 800957e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009582:	4313      	orrs	r3, r2
 8009584:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009588:	2206      	movs	r2, #6
 800958a:	21ff      	movs	r1, #255	@ 0xff
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f002 fa63 	bl	800ba58 <VL53L0X_WrByte>
 8009592:	4603      	mov	r3, r0
 8009594:	461a      	mov	r2, r3
 8009596:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800959a:	4313      	orrs	r3, r2
 800959c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80095a0:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80095a4:	461a      	mov	r2, r3
 80095a6:	2183      	movs	r1, #131	@ 0x83
 80095a8:	6878      	ldr	r0, [r7, #4]
 80095aa:	f002 fad7 	bl	800bb5c <VL53L0X_RdByte>
 80095ae:	4603      	mov	r3, r0
 80095b0:	461a      	mov	r2, r3
 80095b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80095b6:	4313      	orrs	r3, r2
 80095b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80095bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80095c0:	f043 0304 	orr.w	r3, r3, #4
 80095c4:	b2db      	uxtb	r3, r3
 80095c6:	461a      	mov	r2, r3
 80095c8:	2183      	movs	r1, #131	@ 0x83
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f002 fa44 	bl	800ba58 <VL53L0X_WrByte>
 80095d0:	4603      	mov	r3, r0
 80095d2:	461a      	mov	r2, r3
 80095d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80095d8:	4313      	orrs	r3, r2
 80095da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80095de:	2207      	movs	r2, #7
 80095e0:	21ff      	movs	r1, #255	@ 0xff
 80095e2:	6878      	ldr	r0, [r7, #4]
 80095e4:	f002 fa38 	bl	800ba58 <VL53L0X_WrByte>
 80095e8:	4603      	mov	r3, r0
 80095ea:	461a      	mov	r2, r3
 80095ec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80095f0:	4313      	orrs	r3, r2
 80095f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80095f6:	2201      	movs	r2, #1
 80095f8:	2181      	movs	r1, #129	@ 0x81
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f002 fa2c 	bl	800ba58 <VL53L0X_WrByte>
 8009600:	4603      	mov	r3, r0
 8009602:	461a      	mov	r2, r3
 8009604:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009608:	4313      	orrs	r3, r2
 800960a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f002 fb40 	bl	800bc94 <VL53L0X_PollingDelay>
 8009614:	4603      	mov	r3, r0
 8009616:	461a      	mov	r2, r3
 8009618:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800961c:	4313      	orrs	r3, r2
 800961e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009622:	2201      	movs	r2, #1
 8009624:	2180      	movs	r1, #128	@ 0x80
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f002 fa16 	bl	800ba58 <VL53L0X_WrByte>
 800962c:	4603      	mov	r3, r0
 800962e:	461a      	mov	r2, r3
 8009630:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009634:	4313      	orrs	r3, r2
 8009636:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800963a:	78fb      	ldrb	r3, [r7, #3]
 800963c:	f003 0301 	and.w	r3, r3, #1
 8009640:	2b00      	cmp	r3, #0
 8009642:	f000 8098 	beq.w	8009776 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009646:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800964a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800964e:	2b00      	cmp	r3, #0
 8009650:	f040 8091 	bne.w	8009776 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8009654:	226b      	movs	r2, #107	@ 0x6b
 8009656:	2194      	movs	r1, #148	@ 0x94
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f002 f9fd 	bl	800ba58 <VL53L0X_WrByte>
 800965e:	4603      	mov	r3, r0
 8009660:	461a      	mov	r2, r3
 8009662:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009666:	4313      	orrs	r3, r2
 8009668:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f7ff fef9 	bl	8009464 <VL53L0X_device_read_strobe>
 8009672:	4603      	mov	r3, r0
 8009674:	461a      	mov	r2, r3
 8009676:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800967a:	4313      	orrs	r3, r2
 800967c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009680:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009684:	461a      	mov	r2, r3
 8009686:	2190      	movs	r1, #144	@ 0x90
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f002 fac7 	bl	800bc1c <VL53L0X_RdDWord>
 800968e:	4603      	mov	r3, r0
 8009690:	461a      	mov	r2, r3
 8009692:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009696:	4313      	orrs	r3, r2
 8009698:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800969c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800969e:	0a1b      	lsrs	r3, r3, #8
 80096a0:	b2db      	uxtb	r3, r3
 80096a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096a6:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80096aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ac:	0bdb      	lsrs	r3, r3, #15
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	f003 0301 	and.w	r3, r3, #1
 80096b4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80096b8:	2224      	movs	r2, #36	@ 0x24
 80096ba:	2194      	movs	r1, #148	@ 0x94
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f002 f9cb 	bl	800ba58 <VL53L0X_WrByte>
 80096c2:	4603      	mov	r3, r0
 80096c4:	461a      	mov	r2, r3
 80096c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096ca:	4313      	orrs	r3, r2
 80096cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80096d0:	6878      	ldr	r0, [r7, #4]
 80096d2:	f7ff fec7 	bl	8009464 <VL53L0X_device_read_strobe>
 80096d6:	4603      	mov	r3, r0
 80096d8:	461a      	mov	r2, r3
 80096da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096de:	4313      	orrs	r3, r2
 80096e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80096e4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80096e8:	461a      	mov	r2, r3
 80096ea:	2190      	movs	r1, #144	@ 0x90
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f002 fa95 	bl	800bc1c <VL53L0X_RdDWord>
 80096f2:	4603      	mov	r3, r0
 80096f4:	461a      	mov	r2, r3
 80096f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80096fa:	4313      	orrs	r3, r2
 80096fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8009700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009702:	0e1b      	lsrs	r3, r3, #24
 8009704:	b2db      	uxtb	r3, r3
 8009706:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8009708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970a:	0c1b      	lsrs	r3, r3, #16
 800970c:	b2db      	uxtb	r3, r3
 800970e:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8009710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009712:	0a1b      	lsrs	r3, r3, #8
 8009714:	b2db      	uxtb	r3, r3
 8009716:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8009718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800971a:	b2db      	uxtb	r3, r3
 800971c:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800971e:	2225      	movs	r2, #37	@ 0x25
 8009720:	2194      	movs	r1, #148	@ 0x94
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f002 f998 	bl	800ba58 <VL53L0X_WrByte>
 8009728:	4603      	mov	r3, r0
 800972a:	461a      	mov	r2, r3
 800972c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009730:	4313      	orrs	r3, r2
 8009732:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f7ff fe94 	bl	8009464 <VL53L0X_device_read_strobe>
 800973c:	4603      	mov	r3, r0
 800973e:	461a      	mov	r2, r3
 8009740:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009744:	4313      	orrs	r3, r2
 8009746:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800974a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800974e:	461a      	mov	r2, r3
 8009750:	2190      	movs	r1, #144	@ 0x90
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f002 fa62 	bl	800bc1c <VL53L0X_RdDWord>
 8009758:	4603      	mov	r3, r0
 800975a:	461a      	mov	r2, r3
 800975c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009760:	4313      	orrs	r3, r2
 8009762:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8009766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009768:	0e1b      	lsrs	r3, r3, #24
 800976a:	b2db      	uxtb	r3, r3
 800976c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800976e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009770:	0c1b      	lsrs	r3, r3, #16
 8009772:	b2db      	uxtb	r3, r3
 8009774:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8009776:	78fb      	ldrb	r3, [r7, #3]
 8009778:	f003 0302 	and.w	r3, r3, #2
 800977c:	2b00      	cmp	r3, #0
 800977e:	f000 8189 	beq.w	8009a94 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009782:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009786:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800978a:	2b00      	cmp	r3, #0
 800978c:	f040 8182 	bne.w	8009a94 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8009790:	2202      	movs	r2, #2
 8009792:	2194      	movs	r1, #148	@ 0x94
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f002 f95f 	bl	800ba58 <VL53L0X_WrByte>
 800979a:	4603      	mov	r3, r0
 800979c:	461a      	mov	r2, r3
 800979e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097a2:	4313      	orrs	r3, r2
 80097a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f7ff fe5b 	bl	8009464 <VL53L0X_device_read_strobe>
 80097ae:	4603      	mov	r3, r0
 80097b0:	461a      	mov	r2, r3
 80097b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097b6:	4313      	orrs	r3, r2
 80097b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 80097bc:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 80097c0:	461a      	mov	r2, r3
 80097c2:	2190      	movs	r1, #144	@ 0x90
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f002 f9c9 	bl	800bb5c <VL53L0X_RdByte>
 80097ca:	4603      	mov	r3, r0
 80097cc:	461a      	mov	r2, r3
 80097ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097d2:	4313      	orrs	r3, r2
 80097d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80097d8:	227b      	movs	r2, #123	@ 0x7b
 80097da:	2194      	movs	r1, #148	@ 0x94
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f002 f93b 	bl	800ba58 <VL53L0X_WrByte>
 80097e2:	4603      	mov	r3, r0
 80097e4:	461a      	mov	r2, r3
 80097e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097ea:	4313      	orrs	r3, r2
 80097ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f7ff fe37 	bl	8009464 <VL53L0X_device_read_strobe>
 80097f6:	4603      	mov	r3, r0
 80097f8:	461a      	mov	r2, r3
 80097fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80097fe:	4313      	orrs	r3, r2
 8009800:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8009804:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8009808:	461a      	mov	r2, r3
 800980a:	2190      	movs	r1, #144	@ 0x90
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f002 f9a5 	bl	800bb5c <VL53L0X_RdByte>
 8009812:	4603      	mov	r3, r0
 8009814:	461a      	mov	r2, r3
 8009816:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800981a:	4313      	orrs	r3, r2
 800981c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8009820:	2277      	movs	r2, #119	@ 0x77
 8009822:	2194      	movs	r1, #148	@ 0x94
 8009824:	6878      	ldr	r0, [r7, #4]
 8009826:	f002 f917 	bl	800ba58 <VL53L0X_WrByte>
 800982a:	4603      	mov	r3, r0
 800982c:	461a      	mov	r2, r3
 800982e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009832:	4313      	orrs	r3, r2
 8009834:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f7ff fe13 	bl	8009464 <VL53L0X_device_read_strobe>
 800983e:	4603      	mov	r3, r0
 8009840:	461a      	mov	r2, r3
 8009842:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009846:	4313      	orrs	r3, r2
 8009848:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800984c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009850:	461a      	mov	r2, r3
 8009852:	2190      	movs	r1, #144	@ 0x90
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f002 f9e1 	bl	800bc1c <VL53L0X_RdDWord>
 800985a:	4603      	mov	r3, r0
 800985c:	461a      	mov	r2, r3
 800985e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009862:	4313      	orrs	r3, r2
 8009864:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8009868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800986a:	0e5b      	lsrs	r3, r3, #25
 800986c:	b2db      	uxtb	r3, r3
 800986e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009872:	b2db      	uxtb	r3, r3
 8009874:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8009876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009878:	0c9b      	lsrs	r3, r3, #18
 800987a:	b2db      	uxtb	r3, r3
 800987c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009880:	b2db      	uxtb	r3, r3
 8009882:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8009884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009886:	0adb      	lsrs	r3, r3, #11
 8009888:	b2db      	uxtb	r3, r3
 800988a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800988e:	b2db      	uxtb	r3, r3
 8009890:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8009892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009894:	091b      	lsrs	r3, r3, #4
 8009896:	b2db      	uxtb	r3, r3
 8009898:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800989c:	b2db      	uxtb	r3, r3
 800989e:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80098a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	00db      	lsls	r3, r3, #3
 80098a6:	b2db      	uxtb	r3, r3
 80098a8:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80098b2:	2278      	movs	r2, #120	@ 0x78
 80098b4:	2194      	movs	r1, #148	@ 0x94
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f002 f8ce 	bl	800ba58 <VL53L0X_WrByte>
 80098bc:	4603      	mov	r3, r0
 80098be:	461a      	mov	r2, r3
 80098c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098c4:	4313      	orrs	r3, r2
 80098c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f7ff fdca 	bl	8009464 <VL53L0X_device_read_strobe>
 80098d0:	4603      	mov	r3, r0
 80098d2:	461a      	mov	r2, r3
 80098d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098d8:	4313      	orrs	r3, r2
 80098da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80098de:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80098e2:	461a      	mov	r2, r3
 80098e4:	2190      	movs	r1, #144	@ 0x90
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f002 f998 	bl	800bc1c <VL53L0X_RdDWord>
 80098ec:	4603      	mov	r3, r0
 80098ee:	461a      	mov	r2, r3
 80098f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80098f4:	4313      	orrs	r3, r2
 80098f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 80098fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fc:	0f5b      	lsrs	r3, r3, #29
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009904:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8009906:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800990a:	4413      	add	r3, r2
 800990c:	b2db      	uxtb	r3, r3
 800990e:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8009910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009912:	0d9b      	lsrs	r3, r3, #22
 8009914:	b2db      	uxtb	r3, r3
 8009916:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800991a:	b2db      	uxtb	r3, r3
 800991c:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800991e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009920:	0bdb      	lsrs	r3, r3, #15
 8009922:	b2db      	uxtb	r3, r3
 8009924:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009928:	b2db      	uxtb	r3, r3
 800992a:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800992c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992e:	0a1b      	lsrs	r3, r3, #8
 8009930:	b2db      	uxtb	r3, r3
 8009932:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009936:	b2db      	uxtb	r3, r3
 8009938:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800993a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800993c:	085b      	lsrs	r3, r3, #1
 800993e:	b2db      	uxtb	r3, r3
 8009940:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009944:	b2db      	uxtb	r3, r3
 8009946:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8009948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994a:	b2db      	uxtb	r3, r3
 800994c:	019b      	lsls	r3, r3, #6
 800994e:	b2db      	uxtb	r3, r3
 8009950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009954:	b2db      	uxtb	r3, r3
 8009956:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800995a:	2279      	movs	r2, #121	@ 0x79
 800995c:	2194      	movs	r1, #148	@ 0x94
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f002 f87a 	bl	800ba58 <VL53L0X_WrByte>
 8009964:	4603      	mov	r3, r0
 8009966:	461a      	mov	r2, r3
 8009968:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800996c:	4313      	orrs	r3, r2
 800996e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f7ff fd76 	bl	8009464 <VL53L0X_device_read_strobe>
 8009978:	4603      	mov	r3, r0
 800997a:	461a      	mov	r2, r3
 800997c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009980:	4313      	orrs	r3, r2
 8009982:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009986:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800998a:	461a      	mov	r2, r3
 800998c:	2190      	movs	r1, #144	@ 0x90
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f002 f944 	bl	800bc1c <VL53L0X_RdDWord>
 8009994:	4603      	mov	r3, r0
 8009996:	461a      	mov	r2, r3
 8009998:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800999c:	4313      	orrs	r3, r2
 800999e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 80099a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a4:	0e9b      	lsrs	r3, r3, #26
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099ac:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80099ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80099b2:	4413      	add	r3, r2
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80099b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099ba:	0cdb      	lsrs	r3, r3, #19
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80099c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c8:	0b1b      	lsrs	r3, r3, #12
 80099ca:	b2db      	uxtb	r3, r3
 80099cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80099d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099d6:	095b      	lsrs	r3, r3, #5
 80099d8:	b2db      	uxtb	r3, r3
 80099da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80099e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	009b      	lsls	r3, r3, #2
 80099e8:	b2db      	uxtb	r3, r3
 80099ea:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80099f4:	227a      	movs	r2, #122	@ 0x7a
 80099f6:	2194      	movs	r1, #148	@ 0x94
 80099f8:	6878      	ldr	r0, [r7, #4]
 80099fa:	f002 f82d 	bl	800ba58 <VL53L0X_WrByte>
 80099fe:	4603      	mov	r3, r0
 8009a00:	461a      	mov	r2, r3
 8009a02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a06:	4313      	orrs	r3, r2
 8009a08:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f7ff fd29 	bl	8009464 <VL53L0X_device_read_strobe>
 8009a12:	4603      	mov	r3, r0
 8009a14:	461a      	mov	r2, r3
 8009a16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009a20:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009a24:	461a      	mov	r2, r3
 8009a26:	2190      	movs	r1, #144	@ 0x90
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f002 f8f7 	bl	800bc1c <VL53L0X_RdDWord>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	461a      	mov	r2, r3
 8009a32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a36:	4313      	orrs	r3, r2
 8009a38:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8009a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a3e:	0f9b      	lsrs	r3, r3, #30
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a46:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8009a48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009a4c:	4413      	add	r3, r2
 8009a4e:	b2db      	uxtb	r3, r3
 8009a50:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8009a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a54:	0ddb      	lsrs	r3, r3, #23
 8009a56:	b2db      	uxtb	r3, r3
 8009a58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a5c:	b2db      	uxtb	r3, r3
 8009a5e:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8009a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a62:	0c1b      	lsrs	r3, r3, #16
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a6a:	b2db      	uxtb	r3, r3
 8009a6c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8009a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a70:	0a5b      	lsrs	r3, r3, #9
 8009a72:	b2db      	uxtb	r3, r3
 8009a74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8009a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a80:	089b      	lsrs	r3, r3, #2
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 8009a8e:	2300      	movs	r3, #0
 8009a90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 8009a94:	78fb      	ldrb	r3, [r7, #3]
 8009a96:	f003 0304 	and.w	r3, r3, #4
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	f000 80f1 	beq.w	8009c82 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009aa0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009aa4:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	f040 80ea 	bne.w	8009c82 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8009aae:	227b      	movs	r2, #123	@ 0x7b
 8009ab0:	2194      	movs	r1, #148	@ 0x94
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f001 ffd0 	bl	800ba58 <VL53L0X_WrByte>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	461a      	mov	r2, r3
 8009abc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f7ff fccc 	bl	8009464 <VL53L0X_device_read_strobe>
 8009acc:	4603      	mov	r3, r0
 8009ace:	461a      	mov	r2, r3
 8009ad0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8009ada:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009ade:	461a      	mov	r2, r3
 8009ae0:	2190      	movs	r1, #144	@ 0x90
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f002 f89a 	bl	800bc1c <VL53L0X_RdDWord>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	461a      	mov	r2, r3
 8009aec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009af0:	4313      	orrs	r3, r2
 8009af2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8009af6:	227c      	movs	r2, #124	@ 0x7c
 8009af8:	2194      	movs	r1, #148	@ 0x94
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f001 ffac 	bl	800ba58 <VL53L0X_WrByte>
 8009b00:	4603      	mov	r3, r0
 8009b02:	461a      	mov	r2, r3
 8009b04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f7ff fca8 	bl	8009464 <VL53L0X_device_read_strobe>
 8009b14:	4603      	mov	r3, r0
 8009b16:	461a      	mov	r2, r3
 8009b18:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8009b22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009b26:	461a      	mov	r2, r3
 8009b28:	2190      	movs	r1, #144	@ 0x90
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f002 f876 	bl	800bc1c <VL53L0X_RdDWord>
 8009b30:	4603      	mov	r3, r0
 8009b32:	461a      	mov	r2, r3
 8009b34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8009b3e:	2273      	movs	r2, #115	@ 0x73
 8009b40:	2194      	movs	r1, #148	@ 0x94
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f001 ff88 	bl	800ba58 <VL53L0X_WrByte>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b50:	4313      	orrs	r3, r2
 8009b52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f7ff fc84 	bl	8009464 <VL53L0X_device_read_strobe>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	461a      	mov	r2, r3
 8009b60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b64:	4313      	orrs	r3, r2
 8009b66:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009b6a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009b6e:	461a      	mov	r2, r3
 8009b70:	2190      	movs	r1, #144	@ 0x90
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f002 f852 	bl	800bc1c <VL53L0X_RdDWord>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b80:	4313      	orrs	r3, r2
 8009b82:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 8009b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b88:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8009b8a:	b29b      	uxth	r3, r3
 8009b8c:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8009b8e:	2274      	movs	r2, #116	@ 0x74
 8009b90:	2194      	movs	r1, #148	@ 0x94
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f001 ff60 	bl	800ba58 <VL53L0X_WrByte>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f7ff fc5c 	bl	8009464 <VL53L0X_device_read_strobe>
 8009bac:	4603      	mov	r3, r0
 8009bae:	461a      	mov	r2, r3
 8009bb0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bb4:	4313      	orrs	r3, r2
 8009bb6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009bba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	2190      	movs	r1, #144	@ 0x90
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f002 f82a 	bl	800bc1c <VL53L0X_RdDWord>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	461a      	mov	r2, r3
 8009bcc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8009bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd8:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8009bda:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009bdc:	4313      	orrs	r3, r2
 8009bde:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8009be0:	2275      	movs	r2, #117	@ 0x75
 8009be2:	2194      	movs	r1, #148	@ 0x94
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f001 ff37 	bl	800ba58 <VL53L0X_WrByte>
 8009bea:	4603      	mov	r3, r0
 8009bec:	461a      	mov	r2, r3
 8009bee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f7ff fc33 	bl	8009464 <VL53L0X_device_read_strobe>
 8009bfe:	4603      	mov	r3, r0
 8009c00:	461a      	mov	r2, r3
 8009c02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c06:	4313      	orrs	r3, r2
 8009c08:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009c0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009c10:	461a      	mov	r2, r3
 8009c12:	2190      	movs	r1, #144	@ 0x90
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f002 f801 	bl	800bc1c <VL53L0X_RdDWord>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c22:	4313      	orrs	r3, r2
 8009c24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 8009c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2a:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8009c30:	2276      	movs	r2, #118	@ 0x76
 8009c32:	2194      	movs	r1, #148	@ 0x94
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f001 ff0f 	bl	800ba58 <VL53L0X_WrByte>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c42:	4313      	orrs	r3, r2
 8009c44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f7ff fc0b 	bl	8009464 <VL53L0X_device_read_strobe>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	461a      	mov	r2, r3
 8009c52:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c56:	4313      	orrs	r3, r2
 8009c58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009c5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009c60:	461a      	mov	r2, r3
 8009c62:	2190      	movs	r1, #144	@ 0x90
 8009c64:	6878      	ldr	r0, [r7, #4]
 8009c66:	f001 ffd9 	bl	800bc1c <VL53L0X_RdDWord>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c72:	4313      	orrs	r3, r2
 8009c74:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8009c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7a:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8009c7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8009c82:	2200      	movs	r2, #0
 8009c84:	2181      	movs	r1, #129	@ 0x81
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f001 fee6 	bl	800ba58 <VL53L0X_WrByte>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	461a      	mov	r2, r3
 8009c90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c94:	4313      	orrs	r3, r2
 8009c96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009c9a:	2206      	movs	r2, #6
 8009c9c:	21ff      	movs	r1, #255	@ 0xff
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f001 feda 	bl	800ba58 <VL53L0X_WrByte>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cac:	4313      	orrs	r3, r2
 8009cae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009cb2:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	2183      	movs	r1, #131	@ 0x83
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f001 ff4e 	bl	800bb5c <VL53L0X_RdByte>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	461a      	mov	r2, r3
 8009cc4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8009cce:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009cd2:	f023 0304 	bic.w	r3, r3, #4
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	461a      	mov	r2, r3
 8009cda:	2183      	movs	r1, #131	@ 0x83
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f001 febb 	bl	800ba58 <VL53L0X_WrByte>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	461a      	mov	r2, r3
 8009ce6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cea:	4313      	orrs	r3, r2
 8009cec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	21ff      	movs	r1, #255	@ 0xff
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f001 feaf 	bl	800ba58 <VL53L0X_WrByte>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d02:	4313      	orrs	r3, r2
 8009d04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009d08:	2201      	movs	r2, #1
 8009d0a:	2100      	movs	r1, #0
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	f001 fea3 	bl	800ba58 <VL53L0X_WrByte>
 8009d12:	4603      	mov	r3, r0
 8009d14:	461a      	mov	r2, r3
 8009d16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009d20:	2200      	movs	r2, #0
 8009d22:	21ff      	movs	r1, #255	@ 0xff
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f001 fe97 	bl	800ba58 <VL53L0X_WrByte>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	461a      	mov	r2, r3
 8009d2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d32:	4313      	orrs	r3, r2
 8009d34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8009d38:	2200      	movs	r2, #0
 8009d3a:	2180      	movs	r1, #128	@ 0x80
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f001 fe8b 	bl	800ba58 <VL53L0X_WrByte>
 8009d42:	4603      	mov	r3, r0
 8009d44:	461a      	mov	r2, r3
 8009d46:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8009d50:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	f040 808f 	bne.w	8009e78 <VL53L0X_get_info_from_device+0x98e>
 8009d5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009d5e:	2b07      	cmp	r3, #7
 8009d60:	f000 808a 	beq.w	8009e78 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8009d64:	78fb      	ldrb	r3, [r7, #3]
 8009d66:	f003 0301 	and.w	r3, r3, #1
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d024      	beq.n	8009db8 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009d6e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009d72:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d11e      	bne.n	8009db8 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8009d80:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8009d8a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009d8e:	2300      	movs	r3, #0
 8009d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d92:	e00e      	b.n	8009db2 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8009d94:	f107 0208 	add.w	r2, r7, #8
 8009d98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d9a:	4413      	add	r3, r2
 8009d9c:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8009d9e:	687a      	ldr	r2, [r7, #4]
 8009da0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009da2:	4413      	add	r3, r2
 8009da4:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8009da8:	460a      	mov	r2, r1
 8009daa:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8009dac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009dae:	3301      	adds	r3, #1
 8009db0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009db2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009db4:	2b05      	cmp	r3, #5
 8009db6:	dded      	ble.n	8009d94 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8009db8:	78fb      	ldrb	r3, [r7, #3]
 8009dba:	f003 0302 	and.w	r3, r3, #2
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d018      	beq.n	8009df4 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009dc2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009dc6:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d112      	bne.n	8009df4 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009dce:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009dd8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	33f3      	adds	r3, #243	@ 0xf3
 8009de6:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8009de8:	f107 0310 	add.w	r3, r7, #16
 8009dec:	4619      	mov	r1, r3
 8009dee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009df0:	f001 ffb4 	bl	800bd5c <strcpy>

		}

		if (((option & 4) == 4) &&
 8009df4:	78fb      	ldrb	r3, [r7, #3]
 8009df6:	f003 0304 	and.w	r3, r3, #4
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d030      	beq.n	8009e60 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8009dfe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009e02:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d12a      	bne.n	8009e60 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8009e1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e1c:	025b      	lsls	r3, r3, #9
 8009e1e:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e24:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8009e28:	2300      	movs	r3, #0
 8009e2a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8009e2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d011      	beq.n	8009e58 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8009e34:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009e36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e38:	1ad3      	subs	r3, r2, r3
 8009e3a:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8009e3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009e42:	fb02 f303 	mul.w	r3, r2, r3
 8009e46:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8009e48:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 8009e4c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8009e50:	425b      	negs	r3, r3
 8009e52:	b29b      	uxth	r3, r3
 8009e54:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8009e58:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8009e60:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009e64:	78fb      	ldrb	r3, [r7, #3]
 8009e66:	4313      	orrs	r3, r2
 8009e68:	b2db      	uxtb	r3, r3
 8009e6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8009e6e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009e78:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	3760      	adds	r7, #96	@ 0x60
 8009e80:	46bd      	mov	sp, r7
 8009e82:	bd80      	pop	{r7, pc}

08009e84 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b087      	sub	sp, #28
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
 8009e8c:	460b      	mov	r3, r1
 8009e8e:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8009e90:	f240 6277 	movw	r2, #1655	@ 0x677
 8009e94:	f04f 0300 	mov.w	r3, #0
 8009e98:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8009e9c:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8009ea0:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8009ea2:	78fb      	ldrb	r3, [r7, #3]
 8009ea4:	68fa      	ldr	r2, [r7, #12]
 8009ea6:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8009eaa:	693a      	ldr	r2, [r7, #16]
 8009eac:	fb02 f303 	mul.w	r3, r2, r3
 8009eb0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8009eb2:	68bb      	ldr	r3, [r7, #8]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	371c      	adds	r7, #28
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebe:	4770      	bx	lr

08009ec0 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b087      	sub	sp, #28
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8009ec8:	2300      	movs	r3, #0
 8009eca:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8009ecc:	2300      	movs	r3, #0
 8009ece:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d015      	beq.n	8009f06 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	3b01      	subs	r3, #1
 8009ede:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009ee0:	e005      	b.n	8009eee <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	085b      	lsrs	r3, r3, #1
 8009ee6:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8009ee8:	89fb      	ldrh	r3, [r7, #14]
 8009eea:	3301      	adds	r3, #1
 8009eec:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	2bff      	cmp	r3, #255	@ 0xff
 8009ef2:	d8f6      	bhi.n	8009ee2 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8009ef4:	89fb      	ldrh	r3, [r7, #14]
 8009ef6:	021b      	lsls	r3, r3, #8
 8009ef8:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8009f02:	4413      	add	r3, r2
 8009f04:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8009f06:	8afb      	ldrh	r3, [r7, #22]

}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	371c      	adds	r7, #28
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f12:	4770      	bx	lr

08009f14 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b085      	sub	sp, #20
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009f22:	88fb      	ldrh	r3, [r7, #6]
 8009f24:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8009f26:	88fa      	ldrh	r2, [r7, #6]
 8009f28:	0a12      	lsrs	r2, r2, #8
 8009f2a:	b292      	uxth	r2, r2
 8009f2c:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8009f2e:	3301      	adds	r3, #1
 8009f30:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8009f32:	68fb      	ldr	r3, [r7, #12]
}
 8009f34:	4618      	mov	r0, r3
 8009f36:	3714      	adds	r7, #20
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b088      	sub	sp, #32
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	60f8      	str	r0, [r7, #12]
 8009f48:	60b9      	str	r1, [r7, #8]
 8009f4a:	4613      	mov	r3, r2
 8009f4c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009f52:	79fb      	ldrb	r3, [r7, #7]
 8009f54:	4619      	mov	r1, r3
 8009f56:	68f8      	ldr	r0, [r7, #12]
 8009f58:	f7ff ff94 	bl	8009e84 <VL53L0X_calc_macro_period_ps>
 8009f5c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009f64:	4a0a      	ldr	r2, [pc, #40]	@ (8009f90 <VL53L0X_calc_timeout_mclks+0x50>)
 8009f66:	fba2 2303 	umull	r2, r3, r2, r3
 8009f6a:	099b      	lsrs	r3, r3, #6
 8009f6c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009f74:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8009f78:	697b      	ldr	r3, [r7, #20]
 8009f7a:	085b      	lsrs	r3, r3, #1
 8009f7c:	441a      	add	r2, r3
	timeout_period_mclks =
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f84:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8009f86:	69fb      	ldr	r3, [r7, #28]
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3720      	adds	r7, #32
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	10624dd3 	.word	0x10624dd3

08009f94 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b086      	sub	sp, #24
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	807b      	strh	r3, [r7, #2]
 8009fa0:	4613      	mov	r3, r2
 8009fa2:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8009fa8:	787b      	ldrb	r3, [r7, #1]
 8009faa:	4619      	mov	r1, r3
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f7ff ff69 	bl	8009e84 <VL53L0X_calc_macro_period_ps>
 8009fb2:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009fba:	4a0a      	ldr	r2, [pc, #40]	@ (8009fe4 <VL53L0X_calc_timeout_us+0x50>)
 8009fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8009fc0:	099b      	lsrs	r3, r3, #6
 8009fc2:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8009fc4:	887b      	ldrh	r3, [r7, #2]
 8009fc6:	68fa      	ldr	r2, [r7, #12]
 8009fc8:	fb02 f303 	mul.w	r3, r2, r3
 8009fcc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 8009fd0:	4a04      	ldr	r2, [pc, #16]	@ (8009fe4 <VL53L0X_calc_timeout_us+0x50>)
 8009fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fd6:	099b      	lsrs	r3, r3, #6
 8009fd8:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8009fda:	697b      	ldr	r3, [r7, #20]
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3718      	adds	r7, #24
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}
 8009fe4:	10624dd3 	.word	0x10624dd3

08009fe8 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b08c      	sub	sp, #48	@ 0x30
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	460b      	mov	r3, r1
 8009ff2:	607a      	str	r2, [r7, #4]
 8009ff4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800a002:	2300      	movs	r3, #0
 800a004:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800a006:	2300      	movs	r3, #0
 800a008:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800a00a:	2300      	movs	r3, #0
 800a00c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a00e:	7afb      	ldrb	r3, [r7, #11]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d005      	beq.n	800a020 <get_sequence_step_timeout+0x38>
 800a014:	7afb      	ldrb	r3, [r7, #11]
 800a016:	2b01      	cmp	r3, #1
 800a018:	d002      	beq.n	800a020 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a01a:	7afb      	ldrb	r3, [r7, #11]
 800a01c:	2b02      	cmp	r3, #2
 800a01e:	d127      	bne.n	800a070 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a020:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a024:	461a      	mov	r2, r3
 800a026:	2100      	movs	r1, #0
 800a028:	68f8      	ldr	r0, [r7, #12]
 800a02a:	f7fd fa8d 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a02e:	4603      	mov	r3, r0
 800a030:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800a034:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d109      	bne.n	800a050 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800a03c:	f107 0320 	add.w	r3, r7, #32
 800a040:	461a      	mov	r2, r3
 800a042:	2146      	movs	r1, #70	@ 0x46
 800a044:	68f8      	ldr	r0, [r7, #12]
 800a046:	f001 fd89 	bl	800bb5c <VL53L0X_RdByte>
 800a04a:	4603      	mov	r3, r0
 800a04c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800a050:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a054:	4618      	mov	r0, r3
 800a056:	f7ff ff5d 	bl	8009f14 <VL53L0X_decode_timeout>
 800a05a:	4603      	mov	r3, r0
 800a05c:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a05e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a062:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a064:	4619      	mov	r1, r3
 800a066:	68f8      	ldr	r0, [r7, #12]
 800a068:	f7ff ff94 	bl	8009f94 <VL53L0X_calc_timeout_us>
 800a06c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a06e:	e092      	b.n	800a196 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a070:	7afb      	ldrb	r3, [r7, #11]
 800a072:	2b03      	cmp	r3, #3
 800a074:	d135      	bne.n	800a0e2 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a076:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a07a:	461a      	mov	r2, r3
 800a07c:	2100      	movs	r1, #0
 800a07e:	68f8      	ldr	r0, [r7, #12]
 800a080:	f7fd fa62 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a084:	4603      	mov	r3, r0
 800a086:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a08a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a08e:	2b00      	cmp	r3, #0
 800a090:	f040 8081 	bne.w	800a196 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a094:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a098:	461a      	mov	r2, r3
 800a09a:	2100      	movs	r1, #0
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f7fd fa53 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a0a2:	4603      	mov	r3, r0
 800a0a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800a0a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d109      	bne.n	800a0c4 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 800a0b0:	f107 031e 	add.w	r3, r7, #30
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	2151      	movs	r1, #81	@ 0x51
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f001 fd79 	bl	800bbb0 <VL53L0X_RdWord>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a0c4:	8bfb      	ldrh	r3, [r7, #30]
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f7ff ff24 	bl	8009f14 <VL53L0X_decode_timeout>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a0d0:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a0d4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a0d6:	4619      	mov	r1, r3
 800a0d8:	68f8      	ldr	r0, [r7, #12]
 800a0da:	f7ff ff5b 	bl	8009f94 <VL53L0X_calc_timeout_us>
 800a0de:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a0e0:	e059      	b.n	800a196 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a0e2:	7afb      	ldrb	r3, [r7, #11]
 800a0e4:	2b04      	cmp	r3, #4
 800a0e6:	d156      	bne.n	800a196 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a0e8:	f107 0314 	add.w	r3, r7, #20
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	68f8      	ldr	r0, [r7, #12]
 800a0f0:	f7fd fb34 	bl	800775c <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800a0f8:	7dfb      	ldrb	r3, [r7, #23]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d01d      	beq.n	800a13a <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a0fe:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a102:	461a      	mov	r2, r3
 800a104:	2100      	movs	r1, #0
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f7fd fa1e 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a10c:	4603      	mov	r3, r0
 800a10e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800a112:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a116:	2b00      	cmp	r3, #0
 800a118:	d10f      	bne.n	800a13a <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800a11a:	f107 031e 	add.w	r3, r7, #30
 800a11e:	461a      	mov	r2, r3
 800a120:	2151      	movs	r1, #81	@ 0x51
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f001 fd44 	bl	800bbb0 <VL53L0X_RdWord>
 800a128:	4603      	mov	r3, r0
 800a12a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a12e:	8bfb      	ldrh	r3, [r7, #30]
 800a130:	4618      	mov	r0, r3
 800a132:	f7ff feef 	bl	8009f14 <VL53L0X_decode_timeout>
 800a136:	4603      	mov	r3, r0
 800a138:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a13a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d109      	bne.n	800a156 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a142:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a146:	461a      	mov	r2, r3
 800a148:	2101      	movs	r1, #1
 800a14a:	68f8      	ldr	r0, [r7, #12]
 800a14c:	f7fd f9fc 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a150:	4603      	mov	r3, r0
 800a152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a156:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10f      	bne.n	800a17e <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800a15e:	f107 031c 	add.w	r3, r7, #28
 800a162:	461a      	mov	r2, r3
 800a164:	2171      	movs	r1, #113	@ 0x71
 800a166:	68f8      	ldr	r0, [r7, #12]
 800a168:	f001 fd22 	bl	800bbb0 <VL53L0X_RdWord>
 800a16c:	4603      	mov	r3, r0
 800a16e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a172:	8bbb      	ldrh	r3, [r7, #28]
 800a174:	4618      	mov	r0, r3
 800a176:	f7ff fecd 	bl	8009f14 <VL53L0X_decode_timeout>
 800a17a:	4603      	mov	r3, r0
 800a17c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800a17e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a180:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a182:	1ad3      	subs	r3, r2, r3
 800a184:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a186:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a18a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a18c:	4619      	mov	r1, r3
 800a18e:	68f8      	ldr	r0, [r7, #12]
 800a190:	f7ff ff00 	bl	8009f94 <VL53L0X_calc_timeout_us>
 800a194:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a19a:	601a      	str	r2, [r3, #0]

	return Status;
 800a19c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3730      	adds	r7, #48	@ 0x30
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b08a      	sub	sp, #40	@ 0x28
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	60f8      	str	r0, [r7, #12]
 800a1b0:	460b      	mov	r3, r1
 800a1b2:	607a      	str	r2, [r7, #4]
 800a1b4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a1bc:	7afb      	ldrb	r3, [r7, #11]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d005      	beq.n	800a1ce <set_sequence_step_timeout+0x26>
 800a1c2:	7afb      	ldrb	r3, [r7, #11]
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	d002      	beq.n	800a1ce <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a1c8:	7afb      	ldrb	r3, [r7, #11]
 800a1ca:	2b02      	cmp	r3, #2
 800a1cc:	d138      	bne.n	800a240 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a1ce:	f107 031b 	add.w	r3, r7, #27
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	2100      	movs	r1, #0
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f7fd f9b6 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800a1e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d11a      	bne.n	800a220 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800a1ea:	7efb      	ldrb	r3, [r7, #27]
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	6879      	ldr	r1, [r7, #4]
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f7ff fea5 	bl	8009f40 <VL53L0X_calc_timeout_mclks>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800a1fa:	8bbb      	ldrh	r3, [r7, #28]
 800a1fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a200:	d903      	bls.n	800a20a <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800a202:	23ff      	movs	r3, #255	@ 0xff
 800a204:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a208:	e004      	b.n	800a214 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800a20a:	8bbb      	ldrh	r3, [r7, #28]
 800a20c:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800a20e:	3b01      	subs	r3, #1
 800a210:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a214:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a218:	b29a      	uxth	r2, r3
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a220:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a224:	2b00      	cmp	r3, #0
 800a226:	f040 80ab 	bne.w	800a380 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800a22a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a22e:	461a      	mov	r2, r3
 800a230:	2146      	movs	r1, #70	@ 0x46
 800a232:	68f8      	ldr	r0, [r7, #12]
 800a234:	f001 fc10 	bl	800ba58 <VL53L0X_WrByte>
 800a238:	4603      	mov	r3, r0
 800a23a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800a23e:	e09f      	b.n	800a380 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a240:	7afb      	ldrb	r3, [r7, #11]
 800a242:	2b03      	cmp	r3, #3
 800a244:	d135      	bne.n	800a2b2 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800a246:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d11b      	bne.n	800a286 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a24e:	f107 031b 	add.w	r3, r7, #27
 800a252:	461a      	mov	r2, r3
 800a254:	2100      	movs	r1, #0
 800a256:	68f8      	ldr	r0, [r7, #12]
 800a258:	f7fd f976 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a25c:	4603      	mov	r3, r0
 800a25e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a262:	7efb      	ldrb	r3, [r7, #27]
 800a264:	461a      	mov	r2, r3
 800a266:	6879      	ldr	r1, [r7, #4]
 800a268:	68f8      	ldr	r0, [r7, #12]
 800a26a:	f7ff fe69 	bl	8009f40 <VL53L0X_calc_timeout_mclks>
 800a26e:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800a270:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800a272:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a274:	4618      	mov	r0, r3
 800a276:	f7ff fe23 	bl	8009ec0 <VL53L0X_encode_timeout>
 800a27a:	4603      	mov	r3, r0
 800a27c:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a27e:	8b3a      	ldrh	r2, [r7, #24]
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a286:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d108      	bne.n	800a2a0 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800a28e:	8b3b      	ldrh	r3, [r7, #24]
 800a290:	461a      	mov	r2, r3
 800a292:	2151      	movs	r1, #81	@ 0x51
 800a294:	68f8      	ldr	r0, [r7, #12]
 800a296:	f001 fc03 	bl	800baa0 <VL53L0X_WrWord>
 800a29a:	4603      	mov	r3, r0
 800a29c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a2a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d16b      	bne.n	800a380 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	687a      	ldr	r2, [r7, #4]
 800a2ac:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800a2b0:	e066      	b.n	800a380 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a2b2:	7afb      	ldrb	r3, [r7, #11]
 800a2b4:	2b04      	cmp	r3, #4
 800a2b6:	d160      	bne.n	800a37a <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800a2b8:	f107 0310 	add.w	r3, r7, #16
 800a2bc:	4619      	mov	r1, r3
 800a2be:	68f8      	ldr	r0, [r7, #12]
 800a2c0:	f7fd fa4c 	bl	800775c <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800a2c8:	7cfb      	ldrb	r3, [r7, #19]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d01d      	beq.n	800a30a <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a2ce:	f107 031b 	add.w	r3, r7, #27
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	2100      	movs	r1, #0
 800a2d6:	68f8      	ldr	r0, [r7, #12]
 800a2d8:	f7fd f936 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800a2e2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d10f      	bne.n	800a30a <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800a2ea:	f107 0318 	add.w	r3, r7, #24
 800a2ee:	461a      	mov	r2, r3
 800a2f0:	2151      	movs	r1, #81	@ 0x51
 800a2f2:	68f8      	ldr	r0, [r7, #12]
 800a2f4:	f001 fc5c 	bl	800bbb0 <VL53L0X_RdWord>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800a2fe:	8b3b      	ldrh	r3, [r7, #24]
 800a300:	4618      	mov	r0, r3
 800a302:	f7ff fe07 	bl	8009f14 <VL53L0X_decode_timeout>
 800a306:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800a308:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800a30a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d109      	bne.n	800a326 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a312:	f107 031b 	add.w	r3, r7, #27
 800a316:	461a      	mov	r2, r3
 800a318:	2101      	movs	r1, #1
 800a31a:	68f8      	ldr	r0, [r7, #12]
 800a31c:	f7fd f914 	bl	8007548 <VL53L0X_GetVcselPulsePeriod>
 800a320:	4603      	mov	r3, r0
 800a322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800a326:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d128      	bne.n	800a380 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a32e:	7efb      	ldrb	r3, [r7, #27]
 800a330:	461a      	mov	r2, r3
 800a332:	6879      	ldr	r1, [r7, #4]
 800a334:	68f8      	ldr	r0, [r7, #12]
 800a336:	f7ff fe03 	bl	8009f40 <VL53L0X_calc_timeout_mclks>
 800a33a:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800a33c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a33e:	6a3a      	ldr	r2, [r7, #32]
 800a340:	4413      	add	r3, r2
 800a342:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800a344:	6a38      	ldr	r0, [r7, #32]
 800a346:	f7ff fdbb 	bl	8009ec0 <VL53L0X_encode_timeout>
 800a34a:	4603      	mov	r3, r0
 800a34c:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800a34e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a352:	2b00      	cmp	r3, #0
 800a354:	d108      	bne.n	800a368 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800a356:	8bfb      	ldrh	r3, [r7, #30]
 800a358:	461a      	mov	r2, r3
 800a35a:	2171      	movs	r1, #113	@ 0x71
 800a35c:	68f8      	ldr	r0, [r7, #12]
 800a35e:	f001 fb9f 	bl	800baa0 <VL53L0X_WrWord>
 800a362:	4603      	mov	r3, r0
 800a364:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800a368:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d107      	bne.n	800a380 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	687a      	ldr	r2, [r7, #4]
 800a374:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800a378:	e002      	b.n	800a380 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a37a:	23fc      	movs	r3, #252	@ 0xfc
 800a37c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800a380:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a384:	4618      	mov	r0, r3
 800a386:	3728      	adds	r7, #40	@ 0x28
 800a388:	46bd      	mov	sp, r7
 800a38a:	bd80      	pop	{r7, pc}

0800a38c <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b08a      	sub	sp, #40	@ 0x28
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
 800a394:	460b      	mov	r3, r1
 800a396:	70fb      	strb	r3, [r7, #3]
 800a398:	4613      	mov	r3, r2
 800a39a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a39c:	2300      	movs	r3, #0
 800a39e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800a3a2:	230c      	movs	r3, #12
 800a3a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800a3a8:	2312      	movs	r3, #18
 800a3aa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800a3ae:	2308      	movs	r3, #8
 800a3b0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800a3b4:	230e      	movs	r3, #14
 800a3b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800a3be:	78bb      	ldrb	r3, [r7, #2]
 800a3c0:	f003 0301 	and.w	r3, r3, #1
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d003      	beq.n	800a3d2 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a3ca:	23fc      	movs	r3, #252	@ 0xfc
 800a3cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a3d0:	e020      	b.n	800a414 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800a3d2:	78fb      	ldrb	r3, [r7, #3]
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d10d      	bne.n	800a3f4 <VL53L0X_set_vcsel_pulse_period+0x68>
 800a3d8:	78ba      	ldrb	r2, [r7, #2]
 800a3da:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a3de:	429a      	cmp	r2, r3
 800a3e0:	d304      	bcc.n	800a3ec <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800a3e2:	78ba      	ldrb	r2, [r7, #2]
 800a3e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	d903      	bls.n	800a3f4 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a3ec:	23fc      	movs	r3, #252	@ 0xfc
 800a3ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a3f2:	e00f      	b.n	800a414 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800a3f4:	78fb      	ldrb	r3, [r7, #3]
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d10c      	bne.n	800a414 <VL53L0X_set_vcsel_pulse_period+0x88>
 800a3fa:	78ba      	ldrb	r2, [r7, #2]
 800a3fc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a400:	429a      	cmp	r2, r3
 800a402:	d304      	bcc.n	800a40e <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800a404:	78ba      	ldrb	r2, [r7, #2]
 800a406:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d902      	bls.n	800a414 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a40e:	23fc      	movs	r3, #252	@ 0xfc
 800a410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800a414:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d002      	beq.n	800a422 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800a41c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a420:	e237      	b.n	800a892 <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800a422:	78fb      	ldrb	r3, [r7, #3]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d150      	bne.n	800a4ca <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800a428:	78bb      	ldrb	r3, [r7, #2]
 800a42a:	2b0c      	cmp	r3, #12
 800a42c:	d110      	bne.n	800a450 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800a42e:	2218      	movs	r2, #24
 800a430:	2157      	movs	r1, #87	@ 0x57
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f001 fb10 	bl	800ba58 <VL53L0X_WrByte>
 800a438:	4603      	mov	r3, r0
 800a43a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800a43e:	2208      	movs	r2, #8
 800a440:	2156      	movs	r1, #86	@ 0x56
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f001 fb08 	bl	800ba58 <VL53L0X_WrByte>
 800a448:	4603      	mov	r3, r0
 800a44a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a44e:	e17f      	b.n	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a450:	78bb      	ldrb	r3, [r7, #2]
 800a452:	2b0e      	cmp	r3, #14
 800a454:	d110      	bne.n	800a478 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800a456:	2230      	movs	r2, #48	@ 0x30
 800a458:	2157      	movs	r1, #87	@ 0x57
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f001 fafc 	bl	800ba58 <VL53L0X_WrByte>
 800a460:	4603      	mov	r3, r0
 800a462:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800a466:	2208      	movs	r2, #8
 800a468:	2156      	movs	r1, #86	@ 0x56
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f001 faf4 	bl	800ba58 <VL53L0X_WrByte>
 800a470:	4603      	mov	r3, r0
 800a472:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a476:	e16b      	b.n	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800a478:	78bb      	ldrb	r3, [r7, #2]
 800a47a:	2b10      	cmp	r3, #16
 800a47c:	d110      	bne.n	800a4a0 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800a47e:	2240      	movs	r2, #64	@ 0x40
 800a480:	2157      	movs	r1, #87	@ 0x57
 800a482:	6878      	ldr	r0, [r7, #4]
 800a484:	f001 fae8 	bl	800ba58 <VL53L0X_WrByte>
 800a488:	4603      	mov	r3, r0
 800a48a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800a48e:	2208      	movs	r2, #8
 800a490:	2156      	movs	r1, #86	@ 0x56
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f001 fae0 	bl	800ba58 <VL53L0X_WrByte>
 800a498:	4603      	mov	r3, r0
 800a49a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a49e:	e157      	b.n	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800a4a0:	78bb      	ldrb	r3, [r7, #2]
 800a4a2:	2b12      	cmp	r3, #18
 800a4a4:	f040 8154 	bne.w	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a4a8:	2250      	movs	r2, #80	@ 0x50
 800a4aa:	2157      	movs	r1, #87	@ 0x57
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f001 fad3 	bl	800ba58 <VL53L0X_WrByte>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800a4b8:	2208      	movs	r2, #8
 800a4ba:	2156      	movs	r1, #86	@ 0x56
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f001 facb 	bl	800ba58 <VL53L0X_WrByte>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a4c8:	e142      	b.n	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800a4ca:	78fb      	ldrb	r3, [r7, #3]
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	f040 813f 	bne.w	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800a4d2:	78bb      	ldrb	r3, [r7, #2]
 800a4d4:	2b08      	cmp	r3, #8
 800a4d6:	d14c      	bne.n	800a572 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800a4d8:	2210      	movs	r2, #16
 800a4da:	2148      	movs	r1, #72	@ 0x48
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f001 fabb 	bl	800ba58 <VL53L0X_WrByte>
 800a4e2:	4603      	mov	r3, r0
 800a4e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800a4e8:	2208      	movs	r2, #8
 800a4ea:	2147      	movs	r1, #71	@ 0x47
 800a4ec:	6878      	ldr	r0, [r7, #4]
 800a4ee:	f001 fab3 	bl	800ba58 <VL53L0X_WrByte>
 800a4f2:	4603      	mov	r3, r0
 800a4f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a4f8:	2202      	movs	r2, #2
 800a4fa:	2132      	movs	r1, #50	@ 0x32
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f001 faab 	bl	800ba58 <VL53L0X_WrByte>
 800a502:	4603      	mov	r3, r0
 800a504:	461a      	mov	r2, r3
 800a506:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a50a:	4313      	orrs	r3, r2
 800a50c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800a510:	220c      	movs	r2, #12
 800a512:	2130      	movs	r1, #48	@ 0x30
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f001 fa9f 	bl	800ba58 <VL53L0X_WrByte>
 800a51a:	4603      	mov	r3, r0
 800a51c:	461a      	mov	r2, r3
 800a51e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a522:	4313      	orrs	r3, r2
 800a524:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a528:	2201      	movs	r2, #1
 800a52a:	21ff      	movs	r1, #255	@ 0xff
 800a52c:	6878      	ldr	r0, [r7, #4]
 800a52e:	f001 fa93 	bl	800ba58 <VL53L0X_WrByte>
 800a532:	4603      	mov	r3, r0
 800a534:	461a      	mov	r2, r3
 800a536:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a53a:	4313      	orrs	r3, r2
 800a53c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a540:	2230      	movs	r2, #48	@ 0x30
 800a542:	2130      	movs	r1, #48	@ 0x30
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f001 fa87 	bl	800ba58 <VL53L0X_WrByte>
 800a54a:	4603      	mov	r3, r0
 800a54c:	461a      	mov	r2, r3
 800a54e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a552:	4313      	orrs	r3, r2
 800a554:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a558:	2200      	movs	r2, #0
 800a55a:	21ff      	movs	r1, #255	@ 0xff
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f001 fa7b 	bl	800ba58 <VL53L0X_WrByte>
 800a562:	4603      	mov	r3, r0
 800a564:	461a      	mov	r2, r3
 800a566:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a56a:	4313      	orrs	r3, r2
 800a56c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a570:	e0ee      	b.n	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800a572:	78bb      	ldrb	r3, [r7, #2]
 800a574:	2b0a      	cmp	r3, #10
 800a576:	d14c      	bne.n	800a612 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800a578:	2228      	movs	r2, #40	@ 0x28
 800a57a:	2148      	movs	r1, #72	@ 0x48
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f001 fa6b 	bl	800ba58 <VL53L0X_WrByte>
 800a582:	4603      	mov	r3, r0
 800a584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800a588:	2208      	movs	r2, #8
 800a58a:	2147      	movs	r1, #71	@ 0x47
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f001 fa63 	bl	800ba58 <VL53L0X_WrByte>
 800a592:	4603      	mov	r3, r0
 800a594:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a598:	2203      	movs	r2, #3
 800a59a:	2132      	movs	r1, #50	@ 0x32
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f001 fa5b 	bl	800ba58 <VL53L0X_WrByte>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a5b0:	2209      	movs	r2, #9
 800a5b2:	2130      	movs	r1, #48	@ 0x30
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f001 fa4f 	bl	800ba58 <VL53L0X_WrByte>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	461a      	mov	r2, r3
 800a5be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	21ff      	movs	r1, #255	@ 0xff
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f001 fa43 	bl	800ba58 <VL53L0X_WrByte>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	461a      	mov	r2, r3
 800a5d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5da:	4313      	orrs	r3, r2
 800a5dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a5e0:	2220      	movs	r2, #32
 800a5e2:	2130      	movs	r1, #48	@ 0x30
 800a5e4:	6878      	ldr	r0, [r7, #4]
 800a5e6:	f001 fa37 	bl	800ba58 <VL53L0X_WrByte>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	21ff      	movs	r1, #255	@ 0xff
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f001 fa2b 	bl	800ba58 <VL53L0X_WrByte>
 800a602:	4603      	mov	r3, r0
 800a604:	461a      	mov	r2, r3
 800a606:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a60a:	4313      	orrs	r3, r2
 800a60c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a610:	e09e      	b.n	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800a612:	78bb      	ldrb	r3, [r7, #2]
 800a614:	2b0c      	cmp	r3, #12
 800a616:	d14c      	bne.n	800a6b2 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800a618:	2238      	movs	r2, #56	@ 0x38
 800a61a:	2148      	movs	r1, #72	@ 0x48
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f001 fa1b 	bl	800ba58 <VL53L0X_WrByte>
 800a622:	4603      	mov	r3, r0
 800a624:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800a628:	2208      	movs	r2, #8
 800a62a:	2147      	movs	r1, #71	@ 0x47
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f001 fa13 	bl	800ba58 <VL53L0X_WrByte>
 800a632:	4603      	mov	r3, r0
 800a634:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a638:	2203      	movs	r2, #3
 800a63a:	2132      	movs	r1, #50	@ 0x32
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f001 fa0b 	bl	800ba58 <VL53L0X_WrByte>
 800a642:	4603      	mov	r3, r0
 800a644:	461a      	mov	r2, r3
 800a646:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a64a:	4313      	orrs	r3, r2
 800a64c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a650:	2208      	movs	r2, #8
 800a652:	2130      	movs	r1, #48	@ 0x30
 800a654:	6878      	ldr	r0, [r7, #4]
 800a656:	f001 f9ff 	bl	800ba58 <VL53L0X_WrByte>
 800a65a:	4603      	mov	r3, r0
 800a65c:	461a      	mov	r2, r3
 800a65e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a662:	4313      	orrs	r3, r2
 800a664:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a668:	2201      	movs	r2, #1
 800a66a:	21ff      	movs	r1, #255	@ 0xff
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f001 f9f3 	bl	800ba58 <VL53L0X_WrByte>
 800a672:	4603      	mov	r3, r0
 800a674:	461a      	mov	r2, r3
 800a676:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a67a:	4313      	orrs	r3, r2
 800a67c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a680:	2220      	movs	r2, #32
 800a682:	2130      	movs	r1, #48	@ 0x30
 800a684:	6878      	ldr	r0, [r7, #4]
 800a686:	f001 f9e7 	bl	800ba58 <VL53L0X_WrByte>
 800a68a:	4603      	mov	r3, r0
 800a68c:	461a      	mov	r2, r3
 800a68e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a692:	4313      	orrs	r3, r2
 800a694:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a698:	2200      	movs	r2, #0
 800a69a:	21ff      	movs	r1, #255	@ 0xff
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f001 f9db 	bl	800ba58 <VL53L0X_WrByte>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a6b0:	e04e      	b.n	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800a6b2:	78bb      	ldrb	r3, [r7, #2]
 800a6b4:	2b0e      	cmp	r3, #14
 800a6b6:	d14b      	bne.n	800a750 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800a6b8:	2248      	movs	r2, #72	@ 0x48
 800a6ba:	2148      	movs	r1, #72	@ 0x48
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f001 f9cb 	bl	800ba58 <VL53L0X_WrByte>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800a6c8:	2208      	movs	r2, #8
 800a6ca:	2147      	movs	r1, #71	@ 0x47
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f001 f9c3 	bl	800ba58 <VL53L0X_WrByte>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800a6d8:	2203      	movs	r2, #3
 800a6da:	2132      	movs	r1, #50	@ 0x32
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f001 f9bb 	bl	800ba58 <VL53L0X_WrByte>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800a6f0:	2207      	movs	r2, #7
 800a6f2:	2130      	movs	r1, #48	@ 0x30
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f001 f9af 	bl	800ba58 <VL53L0X_WrByte>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a702:	4313      	orrs	r3, r2
 800a704:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800a708:	2201      	movs	r2, #1
 800a70a:	21ff      	movs	r1, #255	@ 0xff
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f001 f9a3 	bl	800ba58 <VL53L0X_WrByte>
 800a712:	4603      	mov	r3, r0
 800a714:	461a      	mov	r2, r3
 800a716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a71a:	4313      	orrs	r3, r2
 800a71c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800a720:	2220      	movs	r2, #32
 800a722:	2130      	movs	r1, #48	@ 0x30
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f001 f997 	bl	800ba58 <VL53L0X_WrByte>
 800a72a:	4603      	mov	r3, r0
 800a72c:	461a      	mov	r2, r3
 800a72e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a732:	4313      	orrs	r3, r2
 800a734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800a738:	2200      	movs	r2, #0
 800a73a:	21ff      	movs	r1, #255	@ 0xff
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f001 f98b 	bl	800ba58 <VL53L0X_WrByte>
 800a742:	4603      	mov	r3, r0
 800a744:	461a      	mov	r2, r3
 800a746:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a74a:	4313      	orrs	r3, r2
 800a74c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800a750:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a754:	2b00      	cmp	r3, #0
 800a756:	d17e      	bne.n	800a856 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800a758:	78bb      	ldrb	r3, [r7, #2]
 800a75a:	4618      	mov	r0, r3
 800a75c:	f7fe fe3b 	bl	80093d6 <VL53L0X_encode_vcsel_period>
 800a760:	4603      	mov	r3, r0
 800a762:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800a766:	78fb      	ldrb	r3, [r7, #3]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d002      	beq.n	800a772 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	d045      	beq.n	800a7fc <VL53L0X_set_vcsel_pulse_period+0x470>
 800a770:	e06e      	b.n	800a850 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a772:	f107 0314 	add.w	r3, r7, #20
 800a776:	461a      	mov	r2, r3
 800a778:	2103      	movs	r1, #3
 800a77a:	6878      	ldr	r0, [r7, #4]
 800a77c:	f7ff fc34 	bl	8009fe8 <get_sequence_step_timeout>
 800a780:	4603      	mov	r3, r0
 800a782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a786:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d109      	bne.n	800a7a2 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800a78e:	f107 0310 	add.w	r3, r7, #16
 800a792:	461a      	mov	r2, r3
 800a794:	2102      	movs	r1, #2
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f7ff fc26 	bl	8009fe8 <get_sequence_step_timeout>
 800a79c:	4603      	mov	r3, r0
 800a79e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a7a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d109      	bne.n	800a7be <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800a7aa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a7ae:	461a      	mov	r2, r3
 800a7b0:	2150      	movs	r1, #80	@ 0x50
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f001 f950 	bl	800ba58 <VL53L0X_WrByte>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a7be:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d108      	bne.n	800a7d8 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800a7c6:	697b      	ldr	r3, [r7, #20]
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	2103      	movs	r1, #3
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f7ff fceb 	bl	800a1a8 <set_sequence_step_timeout>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800a7d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d108      	bne.n	800a7f2 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	2102      	movs	r1, #2
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f7ff fcde 	bl	800a1a8 <set_sequence_step_timeout>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	78ba      	ldrb	r2, [r7, #2]
 800a7f6:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a7fa:	e02c      	b.n	800a856 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800a7fc:	f107 0318 	add.w	r3, r7, #24
 800a800:	461a      	mov	r2, r3
 800a802:	2104      	movs	r1, #4
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f7ff fbef 	bl	8009fe8 <get_sequence_step_timeout>
 800a80a:	4603      	mov	r3, r0
 800a80c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800a810:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a814:	2b00      	cmp	r3, #0
 800a816:	d109      	bne.n	800a82c <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800a818:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a81c:	461a      	mov	r2, r3
 800a81e:	2170      	movs	r1, #112	@ 0x70
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f001 f919 	bl	800ba58 <VL53L0X_WrByte>
 800a826:	4603      	mov	r3, r0
 800a828:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800a82c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a830:	2b00      	cmp	r3, #0
 800a832:	d108      	bne.n	800a846 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800a834:	69bb      	ldr	r3, [r7, #24]
 800a836:	461a      	mov	r2, r3
 800a838:	2104      	movs	r1, #4
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f7ff fcb4 	bl	800a1a8 <set_sequence_step_timeout>
 800a840:	4603      	mov	r3, r0
 800a842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	78ba      	ldrb	r2, [r7, #2]
 800a84a:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800a84e:	e002      	b.n	800a856 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a850:	23fc      	movs	r3, #252	@ 0xfc
 800a852:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800a856:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d109      	bne.n	800a872 <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	695b      	ldr	r3, [r3, #20]
 800a862:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a864:	69f9      	ldr	r1, [r7, #28]
 800a866:	6878      	ldr	r0, [r7, #4]
 800a868:	f7fc fe30 	bl	80074cc <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800a86c:	4603      	mov	r3, r0
 800a86e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800a872:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a876:	2b00      	cmp	r3, #0
 800a878:	d109      	bne.n	800a88e <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800a87a:	f107 010f 	add.w	r1, r7, #15
 800a87e:	2301      	movs	r3, #1
 800a880:	2200      	movs	r2, #0
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f7fe fcc2 	bl	800920c <VL53L0X_perform_phase_calibration>
 800a888:	4603      	mov	r3, r0
 800a88a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800a88e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800a892:	4618      	mov	r0, r3
 800a894:	3728      	adds	r7, #40	@ 0x28
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}

0800a89a <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a89a:	b580      	push	{r7, lr}
 800a89c:	b086      	sub	sp, #24
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	60f8      	str	r0, [r7, #12]
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	607a      	str	r2, [r7, #4]
 800a8a6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800a8ac:	7afb      	ldrb	r3, [r7, #11]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d002      	beq.n	800a8b8 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d00a      	beq.n	800a8cc <VL53L0X_get_vcsel_pulse_period+0x32>
 800a8b6:	e013      	b.n	800a8e0 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a8b8:	f107 0316 	add.w	r3, r7, #22
 800a8bc:	461a      	mov	r2, r3
 800a8be:	2150      	movs	r1, #80	@ 0x50
 800a8c0:	68f8      	ldr	r0, [r7, #12]
 800a8c2:	f001 f94b 	bl	800bb5c <VL53L0X_RdByte>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a8ca:	e00b      	b.n	800a8e4 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800a8cc:	f107 0316 	add.w	r3, r7, #22
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	2170      	movs	r1, #112	@ 0x70
 800a8d4:	68f8      	ldr	r0, [r7, #12]
 800a8d6:	f001 f941 	bl	800bb5c <VL53L0X_RdByte>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800a8de:	e001      	b.n	800a8e4 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a8e0:	23fc      	movs	r3, #252	@ 0xfc
 800a8e2:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a8e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d107      	bne.n	800a8fc <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800a8ec:	7dbb      	ldrb	r3, [r7, #22]
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7fe fd5e 	bl	80093b0 <VL53L0X_decode_vcsel_period>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	701a      	strb	r2, [r3, #0]

	return Status;
 800a8fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a900:	4618      	mov	r0, r3
 800a902:	3718      	adds	r7, #24
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b092      	sub	sp, #72	@ 0x48
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
 800a910:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a912:	2300      	movs	r3, #0
 800a914:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800a918:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800a91c:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800a91e:	f240 7376 	movw	r3, #1910	@ 0x776
 800a922:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800a924:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800a928:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800a92a:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800a92e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800a930:	f240 234e 	movw	r3, #590	@ 0x24e
 800a934:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800a936:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800a93a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800a93c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800a940:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800a942:	f240 2326 	movw	r3, #550	@ 0x226
 800a946:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800a948:	2300      	movs	r3, #0
 800a94a:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800a94c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800a950:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800a952:	2300      	movs	r3, #0
 800a954:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800a956:	683a      	ldr	r2, [r7, #0]
 800a958:	6a3b      	ldr	r3, [r7, #32]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d205      	bcs.n	800a96a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a95e:	23fc      	movs	r3, #252	@ 0xfc
 800a960:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800a964:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a968:	e0aa      	b.n	800aac0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800a96a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a96e:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800a970:	683a      	ldr	r2, [r7, #0]
 800a972:	1ad3      	subs	r3, r2, r3
 800a974:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a976:	f107 0314 	add.w	r3, r7, #20
 800a97a:	4619      	mov	r1, r3
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f7fc feed 	bl	800775c <VL53L0X_GetSequenceStepEnables>
 800a982:	4603      	mov	r3, r0
 800a984:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800a988:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d15b      	bne.n	800aa48 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800a990:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800a992:	2b00      	cmp	r3, #0
 800a994:	d105      	bne.n	800a9a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800a996:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d102      	bne.n	800a9a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800a99c:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d052      	beq.n	800aa48 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800a9a2:	f107 0310 	add.w	r3, r7, #16
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	2102      	movs	r1, #2
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f7ff fb1c 	bl	8009fe8 <get_sequence_step_timeout>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800a9b6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d002      	beq.n	800a9c4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800a9be:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a9c2:	e07d      	b.n	800aac0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800a9c4:	7d3b      	ldrb	r3, [r7, #20]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d00f      	beq.n	800a9ea <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800a9ca:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800a9cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9ce:	4413      	add	r3, r2
 800a9d0:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800a9d2:	69fa      	ldr	r2, [r7, #28]
 800a9d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a9d6:	429a      	cmp	r2, r3
 800a9d8:	d204      	bcs.n	800a9e4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800a9da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a9dc:	69fb      	ldr	r3, [r7, #28]
 800a9de:	1ad3      	subs	r3, r2, r3
 800a9e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9e2:	e002      	b.n	800a9ea <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a9e4:	23fc      	movs	r3, #252	@ 0xfc
 800a9e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800a9ea:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d002      	beq.n	800a9f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800a9f2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800a9f6:	e063      	b.n	800aac0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800a9f8:	7dbb      	ldrb	r3, [r7, #22]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d011      	beq.n	800aa22 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800a9fe:	693a      	ldr	r2, [r7, #16]
 800aa00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa02:	4413      	add	r3, r2
 800aa04:	005b      	lsls	r3, r3, #1
 800aa06:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aa08:	69fa      	ldr	r2, [r7, #28]
 800aa0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d204      	bcs.n	800aa1a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800aa10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa12:	69fb      	ldr	r3, [r7, #28]
 800aa14:	1ad3      	subs	r3, r2, r3
 800aa16:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa18:	e016      	b.n	800aa48 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa1a:	23fc      	movs	r3, #252	@ 0xfc
 800aa1c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800aa20:	e012      	b.n	800aa48 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800aa22:	7d7b      	ldrb	r3, [r7, #21]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d00f      	beq.n	800aa48 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa2c:	4413      	add	r3, r2
 800aa2e:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aa30:	69fa      	ldr	r2, [r7, #28]
 800aa32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa34:	429a      	cmp	r2, r3
 800aa36:	d204      	bcs.n	800aa42 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800aa38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa3a:	69fb      	ldr	r3, [r7, #28]
 800aa3c:	1ad3      	subs	r3, r2, r3
 800aa3e:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa40:	e002      	b.n	800aa48 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa42:	23fc      	movs	r3, #252	@ 0xfc
 800aa44:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800aa48:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d002      	beq.n	800aa56 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800aa50:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa54:	e034      	b.n	800aac0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800aa56:	7dfb      	ldrb	r3, [r7, #23]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d019      	beq.n	800aa90 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800aa5c:	f107 030c 	add.w	r3, r7, #12
 800aa60:	461a      	mov	r2, r3
 800aa62:	2103      	movs	r1, #3
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f7ff fabf 	bl	8009fe8 <get_sequence_step_timeout>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa74:	4413      	add	r3, r2
 800aa76:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800aa78:	69fa      	ldr	r2, [r7, #28]
 800aa7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	d204      	bcs.n	800aa8a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800aa80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aa82:	69fb      	ldr	r3, [r7, #28]
 800aa84:	1ad3      	subs	r3, r2, r3
 800aa86:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa88:	e002      	b.n	800aa90 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa8a:	23fc      	movs	r3, #252	@ 0xfc
 800aa8c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800aa90:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d111      	bne.n	800aabc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800aa98:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d00e      	beq.n	800aabc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800aa9e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aaa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaa2:	1ad3      	subs	r3, r2, r3
 800aaa4:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800aaa6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aaa8:	2104      	movs	r1, #4
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f7ff fb7c 	bl	800a1a8 <set_sequence_step_timeout>
 800aab0:	4603      	mov	r3, r0
 800aab2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	683a      	ldr	r2, [r7, #0]
 800aaba:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800aabc:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800aac0:	4618      	mov	r0, r3
 800aac2:	3748      	adds	r7, #72	@ 0x48
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd80      	pop	{r7, pc}

0800aac8 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800aac8:	b580      	push	{r7, lr}
 800aaca:	b090      	sub	sp, #64	@ 0x40
 800aacc:	af00      	add	r7, sp, #0
 800aace:	6078      	str	r0, [r7, #4]
 800aad0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aad2:	2300      	movs	r3, #0
 800aad4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800aad8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800aadc:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800aade:	f240 7376 	movw	r3, #1910	@ 0x776
 800aae2:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800aae4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800aae8:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800aaea:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800aaee:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800aaf0:	f240 234e 	movw	r3, #590	@ 0x24e
 800aaf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800aaf6:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800aafa:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800aafc:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800ab00:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800ab02:	f240 2326 	movw	r3, #550	@ 0x226
 800ab06:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800ab0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab10:	441a      	add	r2, r3
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800ab16:	f107 0318 	add.w	r3, r7, #24
 800ab1a:	4619      	mov	r1, r3
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f7fc fe1d 	bl	800775c <VL53L0X_GetSequenceStepEnables>
 800ab22:	4603      	mov	r3, r0
 800ab24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800ab28:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d002      	beq.n	800ab36 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800ab30:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ab34:	e075      	b.n	800ac22 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800ab36:	7e3b      	ldrb	r3, [r7, #24]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d105      	bne.n	800ab48 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800ab3c:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d102      	bne.n	800ab48 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800ab42:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d030      	beq.n	800abaa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800ab48:	f107 0310 	add.w	r3, r7, #16
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	2102      	movs	r1, #2
 800ab50:	6878      	ldr	r0, [r7, #4]
 800ab52:	f7ff fa49 	bl	8009fe8 <get_sequence_step_timeout>
 800ab56:	4603      	mov	r3, r0
 800ab58:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800ab5c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d122      	bne.n	800abaa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800ab64:	7e3b      	ldrb	r3, [r7, #24]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d007      	beq.n	800ab7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ab6e:	6939      	ldr	r1, [r7, #16]
 800ab70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab72:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab74:	441a      	add	r2, r3
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800ab7a:	7ebb      	ldrb	r3, [r7, #26]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d009      	beq.n	800ab94 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800ab84:	6939      	ldr	r1, [r7, #16]
 800ab86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab88:	440b      	add	r3, r1
 800ab8a:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab8c:	441a      	add	r2, r3
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	601a      	str	r2, [r3, #0]
 800ab92:	e00a      	b.n	800abaa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800ab94:	7e7b      	ldrb	r3, [r7, #25]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d007      	beq.n	800abaa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800ab9e:	6939      	ldr	r1, [r7, #16]
 800aba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba2:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800aba4:	441a      	add	r2, r3
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800abaa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d114      	bne.n	800abdc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800abb2:	7efb      	ldrb	r3, [r7, #27]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d011      	beq.n	800abdc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800abb8:	f107 030c 	add.w	r3, r7, #12
 800abbc:	461a      	mov	r2, r3
 800abbe:	2103      	movs	r1, #3
 800abc0:	6878      	ldr	r0, [r7, #4]
 800abc2:	f7ff fa11 	bl	8009fe8 <get_sequence_step_timeout>
 800abc6:	4603      	mov	r3, r0
 800abc8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800abd0:	68f9      	ldr	r1, [r7, #12]
 800abd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd4:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800abd6:	441a      	add	r2, r3
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800abdc:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d114      	bne.n	800ac0e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800abe4:	7f3b      	ldrb	r3, [r7, #28]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d011      	beq.n	800ac0e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800abea:	f107 0314 	add.w	r3, r7, #20
 800abee:	461a      	mov	r2, r3
 800abf0:	2104      	movs	r1, #4
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f7ff f9f8 	bl	8009fe8 <get_sequence_step_timeout>
 800abf8:	4603      	mov	r3, r0
 800abfa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800ac02:	6979      	ldr	r1, [r7, #20]
 800ac04:	6a3b      	ldr	r3, [r7, #32]
 800ac06:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800ac08:	441a      	add	r2, r3
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ac0e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d103      	bne.n	800ac1e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	681a      	ldr	r2, [r3, #0]
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ac1e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3740      	adds	r7, #64	@ 0x40
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}
	...

0800ac2c <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b088      	sub	sp, #32
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
 800ac34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ac36:	2300      	movs	r3, #0
 800ac38:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800ac3e:	e0c6      	b.n	800adce <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	683a      	ldr	r2, [r7, #0]
 800ac44:	4413      	add	r3, r2
 800ac46:	781b      	ldrb	r3, [r3, #0]
 800ac48:	74fb      	strb	r3, [r7, #19]
		Index++;
 800ac4a:	697b      	ldr	r3, [r7, #20]
 800ac4c:	3301      	adds	r3, #1
 800ac4e:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800ac50:	7cfb      	ldrb	r3, [r7, #19]
 800ac52:	2bff      	cmp	r3, #255	@ 0xff
 800ac54:	f040 808d 	bne.w	800ad72 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	683a      	ldr	r2, [r7, #0]
 800ac5c:	4413      	add	r3, r2
 800ac5e:	781b      	ldrb	r3, [r3, #0]
 800ac60:	747b      	strb	r3, [r7, #17]
			Index++;
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	3301      	adds	r3, #1
 800ac66:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800ac68:	7c7b      	ldrb	r3, [r7, #17]
 800ac6a:	2b03      	cmp	r3, #3
 800ac6c:	d87e      	bhi.n	800ad6c <VL53L0X_load_tuning_settings+0x140>
 800ac6e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac74 <VL53L0X_load_tuning_settings+0x48>)
 800ac70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac74:	0800ac85 	.word	0x0800ac85
 800ac78:	0800acbf 	.word	0x0800acbf
 800ac7c:	0800acf9 	.word	0x0800acf9
 800ac80:	0800ad33 	.word	0x0800ad33
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ac84:	697b      	ldr	r3, [r7, #20]
 800ac86:	683a      	ldr	r2, [r7, #0]
 800ac88:	4413      	add	r3, r2
 800ac8a:	781b      	ldrb	r3, [r3, #0]
 800ac8c:	743b      	strb	r3, [r7, #16]
				Index++;
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	3301      	adds	r3, #1
 800ac92:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	683a      	ldr	r2, [r7, #0]
 800ac98:	4413      	add	r3, r2
 800ac9a:	781b      	ldrb	r3, [r3, #0]
 800ac9c:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	3301      	adds	r3, #1
 800aca2:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800aca4:	7c3b      	ldrb	r3, [r7, #16]
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	021b      	lsls	r3, r3, #8
 800acaa:	b29a      	uxth	r2, r3
 800acac:	7bfb      	ldrb	r3, [r7, #15]
 800acae:	b29b      	uxth	r3, r3
 800acb0:	4413      	add	r3, r2
 800acb2:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	89ba      	ldrh	r2, [r7, #12]
 800acb8:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 800acbc:	e087      	b.n	800adce <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	683a      	ldr	r2, [r7, #0]
 800acc2:	4413      	add	r3, r2
 800acc4:	781b      	ldrb	r3, [r3, #0]
 800acc6:	743b      	strb	r3, [r7, #16]
				Index++;
 800acc8:	697b      	ldr	r3, [r7, #20]
 800acca:	3301      	adds	r3, #1
 800accc:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	683a      	ldr	r2, [r7, #0]
 800acd2:	4413      	add	r3, r2
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	73fb      	strb	r3, [r7, #15]
				Index++;
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	3301      	adds	r3, #1
 800acdc:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800acde:	7c3b      	ldrb	r3, [r7, #16]
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	021b      	lsls	r3, r3, #8
 800ace4:	b29a      	uxth	r2, r3
 800ace6:	7bfb      	ldrb	r3, [r7, #15]
 800ace8:	b29b      	uxth	r3, r3
 800acea:	4413      	add	r3, r2
 800acec:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	89ba      	ldrh	r2, [r7, #12]
 800acf2:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800acf6:	e06a      	b.n	800adce <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	683a      	ldr	r2, [r7, #0]
 800acfc:	4413      	add	r3, r2
 800acfe:	781b      	ldrb	r3, [r3, #0]
 800ad00:	743b      	strb	r3, [r7, #16]
				Index++;
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	3301      	adds	r3, #1
 800ad06:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	683a      	ldr	r2, [r7, #0]
 800ad0c:	4413      	add	r3, r2
 800ad0e:	781b      	ldrb	r3, [r3, #0]
 800ad10:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	3301      	adds	r3, #1
 800ad16:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ad18:	7c3b      	ldrb	r3, [r7, #16]
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	021b      	lsls	r3, r3, #8
 800ad1e:	b29a      	uxth	r2, r3
 800ad20:	7bfb      	ldrb	r3, [r7, #15]
 800ad22:	b29b      	uxth	r3, r3
 800ad24:	4413      	add	r3, r2
 800ad26:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	89ba      	ldrh	r2, [r7, #12]
 800ad2c:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 800ad30:	e04d      	b.n	800adce <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800ad32:	697b      	ldr	r3, [r7, #20]
 800ad34:	683a      	ldr	r2, [r7, #0]
 800ad36:	4413      	add	r3, r2
 800ad38:	781b      	ldrb	r3, [r3, #0]
 800ad3a:	743b      	strb	r3, [r7, #16]
				Index++;
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	3301      	adds	r3, #1
 800ad40:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	683a      	ldr	r2, [r7, #0]
 800ad46:	4413      	add	r3, r2
 800ad48:	781b      	ldrb	r3, [r3, #0]
 800ad4a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	3301      	adds	r3, #1
 800ad50:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800ad52:	7c3b      	ldrb	r3, [r7, #16]
 800ad54:	b29b      	uxth	r3, r3
 800ad56:	021b      	lsls	r3, r3, #8
 800ad58:	b29a      	uxth	r2, r3
 800ad5a:	7bfb      	ldrb	r3, [r7, #15]
 800ad5c:	b29b      	uxth	r3, r3
 800ad5e:	4413      	add	r3, r2
 800ad60:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	89ba      	ldrh	r2, [r7, #12]
 800ad66:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800ad6a:	e030      	b.n	800adce <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ad6c:	23fc      	movs	r3, #252	@ 0xfc
 800ad6e:	77fb      	strb	r3, [r7, #31]
 800ad70:	e02d      	b.n	800adce <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800ad72:	7cfb      	ldrb	r3, [r7, #19]
 800ad74:	2b04      	cmp	r3, #4
 800ad76:	d828      	bhi.n	800adca <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	683a      	ldr	r2, [r7, #0]
 800ad7c:	4413      	add	r3, r2
 800ad7e:	781b      	ldrb	r3, [r3, #0]
 800ad80:	74bb      	strb	r3, [r7, #18]
			Index++;
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	3301      	adds	r3, #1
 800ad86:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800ad88:	2300      	movs	r3, #0
 800ad8a:	61bb      	str	r3, [r7, #24]
 800ad8c:	e00f      	b.n	800adae <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	683a      	ldr	r2, [r7, #0]
 800ad92:	4413      	add	r3, r2
 800ad94:	7819      	ldrb	r1, [r3, #0]
 800ad96:	f107 0208 	add.w	r2, r7, #8
 800ad9a:	69bb      	ldr	r3, [r7, #24]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	460a      	mov	r2, r1
 800ada0:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	3301      	adds	r3, #1
 800ada6:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800ada8:	69bb      	ldr	r3, [r7, #24]
 800adaa:	3301      	adds	r3, #1
 800adac:	61bb      	str	r3, [r7, #24]
 800adae:	7cfb      	ldrb	r3, [r7, #19]
 800adb0:	69ba      	ldr	r2, [r7, #24]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	dbeb      	blt.n	800ad8e <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800adb6:	7cfb      	ldrb	r3, [r7, #19]
 800adb8:	f107 0208 	add.w	r2, r7, #8
 800adbc:	7cb9      	ldrb	r1, [r7, #18]
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 fdee 	bl	800b9a0 <VL53L0X_WriteMulti>
 800adc4:	4603      	mov	r3, r0
 800adc6:	77fb      	strb	r3, [r7, #31]
 800adc8:	e001      	b.n	800adce <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800adca:	23fc      	movs	r3, #252	@ 0xfc
 800adcc:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	683a      	ldr	r2, [r7, #0]
 800add2:	4413      	add	r3, r2
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d004      	beq.n	800ade4 <VL53L0X_load_tuning_settings+0x1b8>
 800adda:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	f43f af2e 	beq.w	800ac40 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ade4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ade8:	4618      	mov	r0, r3
 800adea:	3720      	adds	r7, #32
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}

0800adf0 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b088      	sub	sp, #32
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	60f8      	str	r0, [r7, #12]
 800adf8:	60b9      	str	r1, [r7, #8]
 800adfa:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800adfc:	2300      	movs	r3, #0
 800adfe:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800ae06:	f107 0313 	add.w	r3, r7, #19
 800ae0a:	4619      	mov	r1, r3
 800ae0c:	68f8      	ldr	r0, [r7, #12]
 800ae0e:	f7fc fd31 	bl	8007874 <VL53L0X_GetXTalkCompensationEnable>
 800ae12:	4603      	mov	r3, r0
 800ae14:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800ae16:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d111      	bne.n	800ae42 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800ae1e:	7cfb      	ldrb	r3, [r7, #19]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d00e      	beq.n	800ae42 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	6a1b      	ldr	r3, [r3, #32]
 800ae28:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	8a9b      	ldrh	r3, [r3, #20]
 800ae2e:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800ae30:	69bb      	ldr	r3, [r7, #24]
 800ae32:	fb02 f303 	mul.w	r3, r2, r3
 800ae36:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	3380      	adds	r3, #128	@ 0x80
 800ae3c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800ae42:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	3720      	adds	r7, #32
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bd80      	pop	{r7, pc}

0800ae4e <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800ae4e:	b580      	push	{r7, lr}
 800ae50:	b086      	sub	sp, #24
 800ae52:	af00      	add	r7, sp, #0
 800ae54:	60f8      	str	r0, [r7, #12]
 800ae56:	60b9      	str	r1, [r7, #8]
 800ae58:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800ae66:	f107 0310 	add.w	r3, r7, #16
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	68b9      	ldr	r1, [r7, #8]
 800ae6e:	68f8      	ldr	r0, [r7, #12]
 800ae70:	f7ff ffbe 	bl	800adf0 <VL53L0X_get_total_xtalk_rate>
 800ae74:	4603      	mov	r3, r0
 800ae76:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800ae78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d105      	bne.n	800ae8c <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681a      	ldr	r2, [r3, #0]
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	441a      	add	r2, r3
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	601a      	str	r2, [r3, #0]

	return Status;
 800ae8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3718      	adds	r7, #24
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}

0800ae98 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b09a      	sub	sp, #104	@ 0x68
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	60f8      	str	r0, [r7, #12]
 800aea0:	60b9      	str	r1, [r7, #8]
 800aea2:	607a      	str	r2, [r7, #4]
 800aea4:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800aea6:	2312      	movs	r3, #18
 800aea8:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800aeaa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aeae:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800aeb0:	2342      	movs	r3, #66	@ 0x42
 800aeb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800aeb4:	2306      	movs	r3, #6
 800aeb6:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800aeb8:	2307      	movs	r3, #7
 800aeba:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aebc:	2300      	movs	r3, #0
 800aebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 800aec8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 800aed0:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800aed2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aed4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aed6:	fb02 f303 	mul.w	r3, r2, r3
 800aeda:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800aedc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aede:	3380      	adds	r3, #128	@ 0x80
 800aee0:	0a1b      	lsrs	r3, r3, #8
 800aee2:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800aee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aee6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800aee8:	fb02 f303 	mul.w	r3, r2, r3
 800aeec:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 800aeee:	2300      	movs	r3, #0
 800aef0:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d01a      	beq.n	800af2e <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	029b      	lsls	r3, r3, #10
 800aefc:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800af02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af04:	4413      	add	r3, r2
 800af06:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800af08:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	fbb2 f3f3 	udiv	r3, r2, r3
 800af10:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800af12:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800af14:	4613      	mov	r3, r2
 800af16:	005b      	lsls	r3, r3, #1
 800af18:	4413      	add	r3, r2
 800af1a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800af1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800af1e:	fb03 f303 	mul.w	r3, r3, r3
 800af22:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800af24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800af26:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800af2a:	0c1b      	lsrs	r3, r3, #16
 800af2c:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800af32:	fb02 f303 	mul.w	r3, r2, r3
 800af36:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800af38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af3a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800af3e:	0c1b      	lsrs	r3, r3, #16
 800af40:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800af42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af44:	fb03 f303 	mul.w	r3, r3, r3
 800af48:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800af4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af4c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800af50:	0c1b      	lsrs	r3, r3, #16
 800af52:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800af54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af56:	085a      	lsrs	r2, r3, #1
 800af58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af5a:	441a      	add	r2, r3
 800af5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800af62:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800af64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af68:	fb02 f303 	mul.w	r3, r2, r3
 800af6c:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800af6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af74:	d302      	bcc.n	800af7c <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800af76:	4b54      	ldr	r3, [pc, #336]	@ (800b0c8 <VL53L0X_calc_dmax+0x230>)
 800af78:	663b      	str	r3, [r7, #96]	@ 0x60
 800af7a:	e015      	b.n	800afa8 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800af7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af7e:	085a      	lsrs	r2, r3, #1
 800af80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af82:	441a      	add	r2, r3
 800af84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800af86:	fbb2 f3f3 	udiv	r3, r2, r3
 800af8a:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800af8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af90:	fb02 f303 	mul.w	r3, r2, r3
 800af94:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800af96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af98:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800af9c:	0c1b      	lsrs	r3, r3, #16
 800af9e:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800afa0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800afa2:	fb03 f303 	mul.w	r3, r3, r3
 800afa6:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800afa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afaa:	039b      	lsls	r3, r3, #14
 800afac:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800afb0:	4a46      	ldr	r2, [pc, #280]	@ (800b0cc <VL53L0X_calc_dmax+0x234>)
 800afb2:	fba2 2303 	umull	r2, r3, r2, r3
 800afb6:	099b      	lsrs	r3, r3, #6
 800afb8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800afba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afbc:	fb03 f303 	mul.w	r3, r3, r3
 800afc0:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800afc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800afc4:	fb03 f303 	mul.w	r3, r3, r3
 800afc8:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800afca:	6a3b      	ldr	r3, [r7, #32]
 800afcc:	3308      	adds	r3, #8
 800afce:	091b      	lsrs	r3, r3, #4
 800afd0:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800afd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afd4:	6a3b      	ldr	r3, [r7, #32]
 800afd6:	1ad3      	subs	r3, r2, r3
 800afd8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800afda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afdc:	4613      	mov	r3, r2
 800afde:	005b      	lsls	r3, r3, #1
 800afe0:	4413      	add	r3, r2
 800afe2:	011b      	lsls	r3, r3, #4
 800afe4:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800afe6:	69fb      	ldr	r3, [r7, #28]
 800afe8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800afec:	0b9b      	lsrs	r3, r3, #14
 800afee:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800aff0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aff2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aff4:	4413      	add	r3, r2
 800aff6:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800aff8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800affa:	085b      	lsrs	r3, r3, #1
 800affc:	69ba      	ldr	r2, [r7, #24]
 800affe:	4413      	add	r3, r2
 800b000:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800b002:	69ba      	ldr	r2, [r7, #24]
 800b004:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b006:	fbb2 f3f3 	udiv	r3, r2, r3
 800b00a:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	039b      	lsls	r3, r3, #14
 800b010:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800b012:	69fb      	ldr	r3, [r7, #28]
 800b014:	085b      	lsrs	r3, r3, #1
 800b016:	69ba      	ldr	r2, [r7, #24]
 800b018:	4413      	add	r3, r2
 800b01a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800b01c:	69ba      	ldr	r2, [r7, #24]
 800b01e:	69fb      	ldr	r3, [r7, #28]
 800b020:	fbb2 f3f3 	udiv	r3, r2, r3
 800b024:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800b026:	69bb      	ldr	r3, [r7, #24]
 800b028:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b02a:	fb02 f303 	mul.w	r3, r2, r3
 800b02e:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b030:	69bb      	ldr	r3, [r7, #24]
 800b032:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b036:	4a25      	ldr	r2, [pc, #148]	@ (800b0cc <VL53L0X_calc_dmax+0x234>)
 800b038:	fba2 2303 	umull	r2, r3, r2, r3
 800b03c:	099b      	lsrs	r3, r3, #6
 800b03e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800b040:	69bb      	ldr	r3, [r7, #24]
 800b042:	011b      	lsls	r3, r3, #4
 800b044:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b046:	69bb      	ldr	r3, [r7, #24]
 800b048:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b04c:	4a1f      	ldr	r2, [pc, #124]	@ (800b0cc <VL53L0X_calc_dmax+0x234>)
 800b04e:	fba2 2303 	umull	r2, r3, r2, r3
 800b052:	099b      	lsrs	r3, r3, #6
 800b054:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800b056:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b058:	3380      	adds	r3, #128	@ 0x80
 800b05a:	0a1b      	lsrs	r3, r3, #8
 800b05c:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d008      	beq.n	800b076 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800b064:	697b      	ldr	r3, [r7, #20]
 800b066:	085a      	lsrs	r2, r3, #1
 800b068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b06a:	441a      	add	r2, r3
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b072:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b074:	e001      	b.n	800b07a <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800b076:	2300      	movs	r3, #0
 800b078:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800b07a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b07c:	f7fe f9be 	bl	80093fc <VL53L0X_isqrt>
 800b080:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800b082:	69bb      	ldr	r3, [r7, #24]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d008      	beq.n	800b09a <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800b088:	69bb      	ldr	r3, [r7, #24]
 800b08a:	085a      	lsrs	r2, r3, #1
 800b08c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b08e:	441a      	add	r2, r3
 800b090:	69bb      	ldr	r3, [r7, #24]
 800b092:	fbb2 f3f3 	udiv	r3, r2, r3
 800b096:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b098:	e001      	b.n	800b09e <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800b09a:	2300      	movs	r3, #0
 800b09c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800b09e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b0a0:	f7fe f9ac 	bl	80093fc <VL53L0X_isqrt>
 800b0a4:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 800b0a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b0a8:	693a      	ldr	r2, [r7, #16]
 800b0aa:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800b0ac:	693a      	ldr	r2, [r7, #16]
 800b0ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d902      	bls.n	800b0ba <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800b0b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b0b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b0b8:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800b0ba:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	3768      	adds	r7, #104	@ 0x68
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	bd80      	pop	{r7, pc}
 800b0c6:	bf00      	nop
 800b0c8:	fff00000 	.word	0xfff00000
 800b0cc:	10624dd3 	.word	0x10624dd3

0800b0d0 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b0b4      	sub	sp, #208	@ 0xd0
 800b0d4:	af04      	add	r7, sp, #16
 800b0d6:	60f8      	str	r0, [r7, #12]
 800b0d8:	60b9      	str	r1, [r7, #8]
 800b0da:	607a      	str	r2, [r7, #4]
 800b0dc:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800b0de:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800b0e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800b0e6:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800b0ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800b0ee:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 800b0f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800b0f6:	f241 235c 	movw	r3, #4700	@ 0x125c
 800b0fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800b0fe:	4b9e      	ldr	r3, [pc, #632]	@ (800b378 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800b100:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800b104:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800b108:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800b10a:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 800b10e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b112:	fbb2 f3f3 	udiv	r3, r2, r3
 800b116:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800b118:	4b98      	ldr	r3, [pc, #608]	@ (800b37c <VL53L0X_calc_sigma_estimate+0x2ac>)
 800b11a:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800b11c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b120:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800b122:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800b126:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800b128:	f240 6377 	movw	r3, #1655	@ 0x677
 800b12c:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b12e:	2300      	movs	r3, #0
 800b130:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	6a1b      	ldr	r3, [r3, #32]
 800b138:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	691b      	ldr	r3, [r3, #16]
 800b13e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b142:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800b146:	0c1b      	lsrs	r3, r3, #16
 800b148:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	68db      	ldr	r3, [r3, #12]
 800b14e:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800b150:	f107 0310 	add.w	r3, r7, #16
 800b154:	461a      	mov	r2, r3
 800b156:	68b9      	ldr	r1, [r7, #8]
 800b158:	68f8      	ldr	r0, [r7, #12]
 800b15a:	f7ff fe78 	bl	800ae4e <VL53L0X_get_total_signal_rate>
 800b15e:	4603      	mov	r3, r0
 800b160:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800b164:	f107 0314 	add.w	r3, r7, #20
 800b168:	461a      	mov	r2, r3
 800b16a:	68b9      	ldr	r1, [r7, #8]
 800b16c:	68f8      	ldr	r0, [r7, #12]
 800b16e:	f7ff fe3f 	bl	800adf0 <VL53L0X_get_total_xtalk_rate>
 800b172:	4603      	mov	r3, r0
 800b174:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b17e:	fb02 f303 	mul.w	r3, r2, r3
 800b182:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800b184:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b186:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b18a:	0c1b      	lsrs	r3, r3, #16
 800b18c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b194:	fb02 f303 	mul.w	r3, r2, r3
 800b198:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800b19c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800b1a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	d902      	bls.n	800b1ac <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800b1a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b1a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800b1ac:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d168      	bne.n	800b286 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b1ba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800b1c4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b1c8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b1cc:	461a      	mov	r2, r3
 800b1ce:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800b1d2:	68f8      	ldr	r0, [r7, #12]
 800b1d4:	f7fe feb4 	bl	8009f40 <VL53L0X_calc_timeout_mclks>
 800b1d8:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b1e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800b1ea:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b1ee:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800b1f8:	68f8      	ldr	r0, [r7, #12]
 800b1fa:	f7fe fea1 	bl	8009f40 <VL53L0X_calc_timeout_mclks>
 800b1fe:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800b200:	2303      	movs	r3, #3
 800b202:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 800b206:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b20a:	2b08      	cmp	r3, #8
 800b20c:	d102      	bne.n	800b214 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800b20e:	2302      	movs	r3, #2
 800b210:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800b214:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b218:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800b21a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b21e:	fb02 f303 	mul.w	r3, r2, r3
 800b222:	02db      	lsls	r3, r3, #11
 800b224:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b228:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b22c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b230:	4a53      	ldr	r2, [pc, #332]	@ (800b380 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b232:	fba2 2303 	umull	r2, r3, r2, r3
 800b236:	099b      	lsrs	r3, r3, #6
 800b238:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800b23c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b240:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b242:	fb02 f303 	mul.w	r3, r2, r3
 800b246:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b24a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b24e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b252:	4a4b      	ldr	r2, [pc, #300]	@ (800b380 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b254:	fba2 2303 	umull	r2, r3, r2, r3
 800b258:	099b      	lsrs	r3, r3, #6
 800b25a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b25e:	693b      	ldr	r3, [r7, #16]
 800b260:	3380      	adds	r3, #128	@ 0x80
 800b262:	0a1b      	lsrs	r3, r3, #8
 800b264:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800b266:	693a      	ldr	r2, [r7, #16]
 800b268:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b26c:	fb02 f303 	mul.w	r3, r2, r3
 800b270:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800b274:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b278:	3380      	adds	r3, #128	@ 0x80
 800b27a:	0a1b      	lsrs	r3, r3, #8
 800b27c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	021b      	lsls	r3, r3, #8
 800b284:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800b286:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d002      	beq.n	800b294 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800b28e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b292:	e15e      	b.n	800b552 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800b294:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b296:	2b00      	cmp	r3, #0
 800b298:	d10c      	bne.n	800b2b4 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b2a0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b2a8:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	601a      	str	r2, [r3, #0]
 800b2b2:	e14c      	b.n	800b54e <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800b2b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d102      	bne.n	800b2c2 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800b2bc:	2301      	movs	r3, #1
 800b2be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800b2c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b2c6:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800b2c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2ca:	041a      	lsls	r2, r3, #16
 800b2cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800b2d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b2da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d902      	bls.n	800b2e6 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800b2e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800b2e6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b2ea:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800b2ee:	fb02 f303 	mul.w	r3, r2, r3
 800b2f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800b2f6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800b2fa:	4613      	mov	r3, r2
 800b2fc:	005b      	lsls	r3, r3, #1
 800b2fe:	4413      	add	r3, r2
 800b300:	009b      	lsls	r3, r3, #2
 800b302:	4618      	mov	r0, r3
 800b304:	f7fe f87a 	bl	80093fc <VL53L0X_isqrt>
 800b308:	4603      	mov	r3, r0
 800b30a:	005b      	lsls	r3, r3, #1
 800b30c:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	891b      	ldrh	r3, [r3, #8]
 800b312:	461a      	mov	r2, r3
 800b314:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b316:	fb02 f303 	mul.w	r3, r2, r3
 800b31a:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b31c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b31e:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b320:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b324:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b326:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800b328:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800b32c:	4a14      	ldr	r2, [pc, #80]	@ (800b380 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b32e:	fba2 2303 	umull	r2, r3, r2, r3
 800b332:	099b      	lsrs	r3, r3, #6
 800b334:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800b336:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b338:	041b      	lsls	r3, r3, #16
 800b33a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b33e:	4a10      	ldr	r2, [pc, #64]	@ (800b380 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b340:	fba2 2303 	umull	r2, r3, r2, r3
 800b344:	099b      	lsrs	r3, r3, #6
 800b346:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800b348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b34a:	021b      	lsls	r3, r3, #8
 800b34c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800b34e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b352:	fbb2 f3f3 	udiv	r3, r2, r3
 800b356:	2b00      	cmp	r3, #0
 800b358:	bfb8      	it	lt
 800b35a:	425b      	neglt	r3, r3
 800b35c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800b35e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b360:	021b      	lsls	r3, r3, #8
 800b362:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	7e1b      	ldrb	r3, [r3, #24]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d00b      	beq.n	800b384 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800b36c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b370:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b374:	e033      	b.n	800b3de <VL53L0X_calc_sigma_estimate+0x30e>
 800b376:	bf00      	nop
 800b378:	028f87ae 	.word	0x028f87ae
 800b37c:	0006999a 	.word	0x0006999a
 800b380:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800b384:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b386:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b38a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b38e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800b392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b394:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800b398:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b39c:	fb02 f303 	mul.w	r3, r2, r3
 800b3a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800b3a4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b3a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3aa:	4413      	add	r3, r2
 800b3ac:	0c1b      	lsrs	r3, r3, #16
 800b3ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800b3b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3b6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800b3ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800b3be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3c2:	085b      	lsrs	r3, r3, #1
 800b3c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800b3c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3cc:	fb03 f303 	mul.w	r3, r3, r3
 800b3d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800b3d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3d8:	0b9b      	lsrs	r3, r3, #14
 800b3da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800b3de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b3e4:	fb02 f303 	mul.w	r3, r2, r3
 800b3e8:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800b3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3ec:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b3f0:	0c1b      	lsrs	r3, r3, #16
 800b3f2:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800b3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3f6:	fb03 f303 	mul.w	r3, r3, r3
 800b3fa:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800b3fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b400:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800b402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b404:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b408:	0c1b      	lsrs	r3, r3, #16
 800b40a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800b40c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b40e:	fb03 f303 	mul.w	r3, r3, r3
 800b412:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800b414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b418:	4413      	add	r3, r2
 800b41a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800b41c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b41e:	f7fd ffed 	bl	80093fc <VL53L0X_isqrt>
 800b422:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800b424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b426:	041b      	lsls	r3, r3, #16
 800b428:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800b42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b42c:	3332      	adds	r3, #50	@ 0x32
 800b42e:	4a4b      	ldr	r2, [pc, #300]	@ (800b55c <VL53L0X_calc_sigma_estimate+0x48c>)
 800b430:	fba2 2303 	umull	r2, r3, r2, r3
 800b434:	095a      	lsrs	r2, r3, #5
 800b436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b438:	fbb2 f3f3 	udiv	r3, r2, r3
 800b43c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800b440:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b444:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 800b448:	fb02 f303 	mul.w	r3, r2, r3
 800b44c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800b450:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b454:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b458:	4413      	add	r3, r2
 800b45a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800b45e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b462:	4a3f      	ldr	r2, [pc, #252]	@ (800b560 <VL53L0X_calc_sigma_estimate+0x490>)
 800b464:	fba2 2303 	umull	r2, r3, r2, r3
 800b468:	0b5b      	lsrs	r3, r3, #13
 800b46a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800b46e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b472:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b474:	429a      	cmp	r2, r3
 800b476:	d902      	bls.n	800b47e <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800b478:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b47a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800b47e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b482:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b486:	4413      	add	r3, r2
 800b488:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800b48c:	4a35      	ldr	r2, [pc, #212]	@ (800b564 <VL53L0X_calc_sigma_estimate+0x494>)
 800b48e:	fba2 2303 	umull	r2, r3, r2, r3
 800b492:	099b      	lsrs	r3, r3, #6
 800b494:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800b496:	6a3b      	ldr	r3, [r7, #32]
 800b498:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800b49a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b49e:	441a      	add	r2, r3
 800b4a0:	6a3b      	ldr	r3, [r7, #32]
 800b4a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	f7fd ffa8 	bl	80093fc <VL53L0X_isqrt>
 800b4ac:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800b4ae:	69fb      	ldr	r3, [r7, #28]
 800b4b0:	021b      	lsls	r3, r3, #8
 800b4b2:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800b4b4:	69fb      	ldr	r3, [r7, #28]
 800b4b6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b4ba:	4a2a      	ldr	r2, [pc, #168]	@ (800b564 <VL53L0X_calc_sigma_estimate+0x494>)
 800b4bc:	fba2 2303 	umull	r2, r3, r2, r3
 800b4c0:	099b      	lsrs	r3, r3, #6
 800b4c2:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800b4c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b4c8:	fb03 f303 	mul.w	r3, r3, r3
 800b4cc:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800b4ce:	69fb      	ldr	r3, [r7, #28]
 800b4d0:	fb03 f303 	mul.w	r3, r3, r3
 800b4d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800b4d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4da:	4413      	add	r3, r2
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f7fd ff8d 	bl	80093fc <VL53L0X_isqrt>
 800b4e2:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800b4e4:	69bb      	ldr	r3, [r7, #24]
 800b4e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b4ea:	fb02 f303 	mul.w	r3, r2, r3
 800b4ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800b4f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d009      	beq.n	800b50c <VL53L0X_calc_sigma_estimate+0x43c>
 800b4f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d005      	beq.n	800b50c <VL53L0X_calc_sigma_estimate+0x43c>
 800b500:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800b504:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b508:	429a      	cmp	r2, r3
 800b50a:	d903      	bls.n	800b514 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800b50c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b510:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800b51a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681a      	ldr	r2, [r3, #0]
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 800b526:	6939      	ldr	r1, [r7, #16]
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	9303      	str	r3, [sp, #12]
 800b52c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b530:	9302      	str	r3, [sp, #8]
 800b532:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b536:	9301      	str	r3, [sp, #4]
 800b538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b53a:	9300      	str	r3, [sp, #0]
 800b53c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b540:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b542:	68f8      	ldr	r0, [r7, #12]
 800b544:	f7ff fca8 	bl	800ae98 <VL53L0X_calc_dmax>
 800b548:	4603      	mov	r3, r0
 800b54a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b54e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800b552:	4618      	mov	r0, r3
 800b554:	37c0      	adds	r7, #192	@ 0xc0
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
 800b55a:	bf00      	nop
 800b55c:	51eb851f 	.word	0x51eb851f
 800b560:	d1b71759 	.word	0xd1b71759
 800b564:	10624dd3 	.word	0x10624dd3

0800b568 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800b568:	b580      	push	{r7, lr}
 800b56a:	b090      	sub	sp, #64	@ 0x40
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	607a      	str	r2, [r7, #4]
 800b572:	461a      	mov	r2, r3
 800b574:	460b      	mov	r3, r1
 800b576:	72fb      	strb	r3, [r7, #11]
 800b578:	4613      	mov	r3, r2
 800b57a:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b57c:	2300      	movs	r3, #0
 800b57e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800b582:	2300      	movs	r3, #0
 800b584:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 800b588:	2300      	movs	r3, #0
 800b58a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800b58e:	2300      	movs	r3, #0
 800b590:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800b594:	2300      	movs	r3, #0
 800b596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800b59a:	2300      	movs	r3, #0
 800b59c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800b5ba:	7afb      	ldrb	r3, [r7, #11]
 800b5bc:	10db      	asrs	r3, r3, #3
 800b5be:	b2db      	uxtb	r3, r3
 800b5c0:	f003 030f 	and.w	r3, r3, #15
 800b5c4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800b5c8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d017      	beq.n	800b600 <VL53L0X_get_pal_range_status+0x98>
 800b5d0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b5d4:	2b05      	cmp	r3, #5
 800b5d6:	d013      	beq.n	800b600 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800b5d8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b5dc:	2b07      	cmp	r3, #7
 800b5de:	d00f      	beq.n	800b600 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800b5e0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b5e4:	2b0c      	cmp	r3, #12
 800b5e6:	d00b      	beq.n	800b600 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800b5e8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b5ec:	2b0d      	cmp	r3, #13
 800b5ee:	d007      	beq.n	800b600 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800b5f0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b5f4:	2b0e      	cmp	r3, #14
 800b5f6:	d003      	beq.n	800b600 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800b5f8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b5fc:	2b0f      	cmp	r3, #15
 800b5fe:	d103      	bne.n	800b608 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800b600:	2301      	movs	r3, #1
 800b602:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800b606:	e002      	b.n	800b60e <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800b608:	2300      	movs	r3, #0
 800b60a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b60e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b612:	2b00      	cmp	r3, #0
 800b614:	d109      	bne.n	800b62a <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b616:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800b61a:	461a      	mov	r2, r3
 800b61c:	2100      	movs	r1, #0
 800b61e:	68f8      	ldr	r0, [r7, #12]
 800b620:	f7fc f9fc 	bl	8007a1c <VL53L0X_GetLimitCheckEnable>
 800b624:	4603      	mov	r3, r0
 800b626:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800b62a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d02e      	beq.n	800b690 <VL53L0X_get_pal_range_status+0x128>
 800b632:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b636:	2b00      	cmp	r3, #0
 800b638:	d12a      	bne.n	800b690 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800b63a:	f107 0310 	add.w	r3, r7, #16
 800b63e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800b642:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b644:	68f8      	ldr	r0, [r7, #12]
 800b646:	f7ff fd43 	bl	800b0d0 <VL53L0X_calc_sigma_estimate>
 800b64a:	4603      	mov	r3, r0
 800b64c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800b650:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b654:	2b00      	cmp	r3, #0
 800b656:	d103      	bne.n	800b660 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	b29a      	uxth	r2, r3
 800b65c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b65e:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800b660:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b664:	2b00      	cmp	r3, #0
 800b666:	d113      	bne.n	800b690 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800b668:	f107 0320 	add.w	r3, r7, #32
 800b66c:	461a      	mov	r2, r3
 800b66e:	2100      	movs	r1, #0
 800b670:	68f8      	ldr	r0, [r7, #12]
 800b672:	f7fc fa59 	bl	8007b28 <VL53L0X_GetLimitCheckValue>
 800b676:	4603      	mov	r3, r0
 800b678:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800b67c:	6a3b      	ldr	r3, [r7, #32]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d006      	beq.n	800b690 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800b682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b684:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800b686:	429a      	cmp	r2, r3
 800b688:	d902      	bls.n	800b690 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800b68a:	2301      	movs	r3, #1
 800b68c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b690:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b694:	2b00      	cmp	r3, #0
 800b696:	d109      	bne.n	800b6ac <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b698:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800b69c:	461a      	mov	r2, r3
 800b69e:	2102      	movs	r1, #2
 800b6a0:	68f8      	ldr	r0, [r7, #12]
 800b6a2:	f7fc f9bb 	bl	8007a1c <VL53L0X_GetLimitCheckEnable>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800b6ac:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d044      	beq.n	800b73e <VL53L0X_get_pal_range_status+0x1d6>
 800b6b4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d140      	bne.n	800b73e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b6bc:	f107 031c 	add.w	r3, r7, #28
 800b6c0:	461a      	mov	r2, r3
 800b6c2:	2102      	movs	r1, #2
 800b6c4:	68f8      	ldr	r0, [r7, #12]
 800b6c6:	f7fc fa2f 	bl	8007b28 <VL53L0X_GetLimitCheckValue>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800b6d0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d107      	bne.n	800b6e8 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b6d8:	2201      	movs	r2, #1
 800b6da:	21ff      	movs	r1, #255	@ 0xff
 800b6dc:	68f8      	ldr	r0, [r7, #12]
 800b6de:	f000 f9bb 	bl	800ba58 <VL53L0X_WrByte>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800b6e8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d109      	bne.n	800b704 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800b6f0:	f107 0316 	add.w	r3, r7, #22
 800b6f4:	461a      	mov	r2, r3
 800b6f6:	21b6      	movs	r1, #182	@ 0xb6
 800b6f8:	68f8      	ldr	r0, [r7, #12]
 800b6fa:	f000 fa59 	bl	800bbb0 <VL53L0X_RdWord>
 800b6fe:	4603      	mov	r3, r0
 800b700:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800b704:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d107      	bne.n	800b71c <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b70c:	2200      	movs	r2, #0
 800b70e:	21ff      	movs	r1, #255	@ 0xff
 800b710:	68f8      	ldr	r0, [r7, #12]
 800b712:	f000 f9a1 	bl	800ba58 <VL53L0X_WrByte>
 800b716:	4603      	mov	r3, r0
 800b718:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800b71c:	8afb      	ldrh	r3, [r7, #22]
 800b71e:	025b      	lsls	r3, r3, #9
 800b720:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b726:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800b72a:	69fb      	ldr	r3, [r7, #28]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d006      	beq.n	800b73e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800b730:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800b732:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b734:	429a      	cmp	r2, r3
 800b736:	d902      	bls.n	800b73e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800b738:	2301      	movs	r3, #1
 800b73a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800b73e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b742:	2b00      	cmp	r3, #0
 800b744:	d109      	bne.n	800b75a <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b746:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800b74a:	461a      	mov	r2, r3
 800b74c:	2103      	movs	r1, #3
 800b74e:	68f8      	ldr	r0, [r7, #12]
 800b750:	f7fc f964 	bl	8007a1c <VL53L0X_GetLimitCheckEnable>
 800b754:	4603      	mov	r3, r0
 800b756:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800b75a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d023      	beq.n	800b7aa <VL53L0X_get_pal_range_status+0x242>
 800b762:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b766:	2b00      	cmp	r3, #0
 800b768:	d11f      	bne.n	800b7aa <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800b76a:	893b      	ldrh	r3, [r7, #8]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d102      	bne.n	800b776 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800b770:	2300      	movs	r3, #0
 800b772:	637b      	str	r3, [r7, #52]	@ 0x34
 800b774:	e005      	b.n	800b782 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	021a      	lsls	r2, r3, #8
 800b77a:	893b      	ldrh	r3, [r7, #8]
 800b77c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b780:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800b782:	f107 0318 	add.w	r3, r7, #24
 800b786:	461a      	mov	r2, r3
 800b788:	2103      	movs	r1, #3
 800b78a:	68f8      	ldr	r0, [r7, #12]
 800b78c:	f7fc f9cc 	bl	8007b28 <VL53L0X_GetLimitCheckValue>
 800b790:	4603      	mov	r3, r0
 800b792:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d006      	beq.n	800b7aa <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800b79c:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800b79e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	d202      	bcs.n	800b7aa <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800b7a4:	2301      	movs	r3, #1
 800b7a6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b7aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d14a      	bne.n	800b848 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800b7b2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d103      	bne.n	800b7c2 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800b7ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7bc:	22ff      	movs	r2, #255	@ 0xff
 800b7be:	701a      	strb	r2, [r3, #0]
 800b7c0:	e042      	b.n	800b848 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800b7c2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b7c6:	2b01      	cmp	r3, #1
 800b7c8:	d007      	beq.n	800b7da <VL53L0X_get_pal_range_status+0x272>
 800b7ca:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b7ce:	2b02      	cmp	r3, #2
 800b7d0:	d003      	beq.n	800b7da <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800b7d2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b7d6:	2b03      	cmp	r3, #3
 800b7d8:	d103      	bne.n	800b7e2 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800b7da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7dc:	2205      	movs	r2, #5
 800b7de:	701a      	strb	r2, [r3, #0]
 800b7e0:	e032      	b.n	800b848 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800b7e2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b7e6:	2b06      	cmp	r3, #6
 800b7e8:	d003      	beq.n	800b7f2 <VL53L0X_get_pal_range_status+0x28a>
 800b7ea:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b7ee:	2b09      	cmp	r3, #9
 800b7f0:	d103      	bne.n	800b7fa <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800b7f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7f4:	2204      	movs	r2, #4
 800b7f6:	701a      	strb	r2, [r3, #0]
 800b7f8:	e026      	b.n	800b848 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800b7fa:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b7fe:	2b08      	cmp	r3, #8
 800b800:	d007      	beq.n	800b812 <VL53L0X_get_pal_range_status+0x2aa>
 800b802:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b806:	2b0a      	cmp	r3, #10
 800b808:	d003      	beq.n	800b812 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800b80a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800b80e:	2b01      	cmp	r3, #1
 800b810:	d103      	bne.n	800b81a <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800b812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b814:	2203      	movs	r2, #3
 800b816:	701a      	strb	r2, [r3, #0]
 800b818:	e016      	b.n	800b848 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800b81a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b81e:	2b04      	cmp	r3, #4
 800b820:	d003      	beq.n	800b82a <VL53L0X_get_pal_range_status+0x2c2>
 800b822:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b826:	2b01      	cmp	r3, #1
 800b828:	d103      	bne.n	800b832 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800b82a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b82c:	2202      	movs	r2, #2
 800b82e:	701a      	strb	r2, [r3, #0]
 800b830:	e00a      	b.n	800b848 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800b832:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800b836:	2b01      	cmp	r3, #1
 800b838:	d103      	bne.n	800b842 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800b83a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b83c:	2201      	movs	r2, #1
 800b83e:	701a      	strb	r2, [r3, #0]
 800b840:	e002      	b.n	800b848 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800b842:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b844:	2200      	movs	r2, #0
 800b846:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800b848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d102      	bne.n	800b856 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800b850:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b852:	2200      	movs	r2, #0
 800b854:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800b856:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800b85a:	461a      	mov	r2, r3
 800b85c:	2101      	movs	r1, #1
 800b85e:	68f8      	ldr	r0, [r7, #12]
 800b860:	f7fc f8dc 	bl	8007a1c <VL53L0X_GetLimitCheckEnable>
 800b864:	4603      	mov	r3, r0
 800b866:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800b86a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d14f      	bne.n	800b912 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800b872:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b876:	2b00      	cmp	r3, #0
 800b878:	d003      	beq.n	800b882 <VL53L0X_get_pal_range_status+0x31a>
 800b87a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800b87e:	2b01      	cmp	r3, #1
 800b880:	d103      	bne.n	800b88a <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800b882:	2301      	movs	r3, #1
 800b884:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b888:	e002      	b.n	800b890 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800b88a:	2300      	movs	r3, #0
 800b88c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b896:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800b89a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b89e:	2b04      	cmp	r3, #4
 800b8a0:	d003      	beq.n	800b8aa <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800b8a2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d103      	bne.n	800b8b2 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b8b0:	e002      	b.n	800b8b8 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b8be:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800b8c2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d003      	beq.n	800b8d2 <VL53L0X_get_pal_range_status+0x36a>
 800b8ca:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800b8ce:	2b01      	cmp	r3, #1
 800b8d0:	d103      	bne.n	800b8da <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b8d8:	e002      	b.n	800b8e0 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b8e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800b8ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d003      	beq.n	800b8fa <VL53L0X_get_pal_range_status+0x392>
 800b8f2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b8f6:	2b01      	cmp	r3, #1
 800b8f8:	d103      	bne.n	800b902 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800b8fa:	2301      	movs	r3, #1
 800b8fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b900:	e002      	b.n	800b908 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800b902:	2300      	movs	r3, #0
 800b904:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b90e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b912:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800b916:	4618      	mov	r0, r3
 800b918:	3740      	adds	r7, #64	@ 0x40
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}

0800b91e <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b91e:	b580      	push	{r7, lr}
 800b920:	b088      	sub	sp, #32
 800b922:	af02      	add	r7, sp, #8
 800b924:	60f8      	str	r0, [r7, #12]
 800b926:	60b9      	str	r1, [r7, #8]
 800b928:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	330a      	adds	r3, #10
 800b92e:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800b93c:	4619      	mov	r1, r3
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	b29a      	uxth	r2, r3
 800b942:	697b      	ldr	r3, [r7, #20]
 800b944:	9300      	str	r3, [sp, #0]
 800b946:	4613      	mov	r3, r2
 800b948:	68ba      	ldr	r2, [r7, #8]
 800b94a:	f7f6 f98d 	bl	8001c68 <HAL_I2C_Master_Transmit>
 800b94e:	4603      	mov	r3, r0
 800b950:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b952:	693b      	ldr	r3, [r7, #16]
}
 800b954:	4618      	mov	r0, r3
 800b956:	3718      	adds	r7, #24
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}

0800b95c <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b088      	sub	sp, #32
 800b960:	af02      	add	r7, sp, #8
 800b962:	60f8      	str	r0, [r7, #12]
 800b964:	60b9      	str	r1, [r7, #8]
 800b966:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	330a      	adds	r3, #10
 800b96c:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800b97a:	f043 0301 	orr.w	r3, r3, #1
 800b97e:	b2db      	uxtb	r3, r3
 800b980:	4619      	mov	r1, r3
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	b29a      	uxth	r2, r3
 800b986:	697b      	ldr	r3, [r7, #20]
 800b988:	9300      	str	r3, [sp, #0]
 800b98a:	4613      	mov	r3, r2
 800b98c:	68ba      	ldr	r2, [r7, #8]
 800b98e:	f7f6 fa83 	bl	8001e98 <HAL_I2C_Master_Receive>
 800b992:	4603      	mov	r3, r0
 800b994:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800b996:	693b      	ldr	r3, [r7, #16]
}
 800b998:	4618      	mov	r0, r3
 800b99a:	3718      	adds	r7, #24
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}

0800b9a0 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b086      	sub	sp, #24
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	60f8      	str	r0, [r7, #12]
 800b9a8:	607a      	str	r2, [r7, #4]
 800b9aa:	603b      	str	r3, [r7, #0]
 800b9ac:	460b      	mov	r3, r1
 800b9ae:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	2b3f      	cmp	r3, #63	@ 0x3f
 800b9b8:	d902      	bls.n	800b9c0 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800b9ba:	f06f 0303 	mvn.w	r3, #3
 800b9be:	e016      	b.n	800b9ee <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800b9c0:	4a0d      	ldr	r2, [pc, #52]	@ (800b9f8 <VL53L0X_WriteMulti+0x58>)
 800b9c2:	7afb      	ldrb	r3, [r7, #11]
 800b9c4:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800b9c6:	683a      	ldr	r2, [r7, #0]
 800b9c8:	6879      	ldr	r1, [r7, #4]
 800b9ca:	480c      	ldr	r0, [pc, #48]	@ (800b9fc <VL53L0X_WriteMulti+0x5c>)
 800b9cc:	f000 f9ce 	bl	800bd6c <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	3301      	adds	r3, #1
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	4908      	ldr	r1, [pc, #32]	@ (800b9f8 <VL53L0X_WriteMulti+0x58>)
 800b9d8:	68f8      	ldr	r0, [r7, #12]
 800b9da:	f7ff ffa0 	bl	800b91e <_I2CWrite>
 800b9de:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800b9e0:	693b      	ldr	r3, [r7, #16]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d001      	beq.n	800b9ea <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800b9e6:	23ec      	movs	r3, #236	@ 0xec
 800b9e8:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800b9ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3718      	adds	r7, #24
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	24000668 	.word	0x24000668
 800b9fc:	24000669 	.word	0x24000669

0800ba00 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b086      	sub	sp, #24
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	60f8      	str	r0, [r7, #12]
 800ba08:	607a      	str	r2, [r7, #4]
 800ba0a:	603b      	str	r3, [r7, #0]
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba10:	2300      	movs	r3, #0
 800ba12:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800ba14:	f107 030b 	add.w	r3, r7, #11
 800ba18:	2201      	movs	r2, #1
 800ba1a:	4619      	mov	r1, r3
 800ba1c:	68f8      	ldr	r0, [r7, #12]
 800ba1e:	f7ff ff7e 	bl	800b91e <_I2CWrite>
 800ba22:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ba24:	693b      	ldr	r3, [r7, #16]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d002      	beq.n	800ba30 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ba2a:	23ec      	movs	r3, #236	@ 0xec
 800ba2c:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ba2e:	e00c      	b.n	800ba4a <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800ba30:	683a      	ldr	r2, [r7, #0]
 800ba32:	6879      	ldr	r1, [r7, #4]
 800ba34:	68f8      	ldr	r0, [r7, #12]
 800ba36:	f7ff ff91 	bl	800b95c <_I2CRead>
 800ba3a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ba3c:	693b      	ldr	r3, [r7, #16]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d002      	beq.n	800ba48 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ba42:	23ec      	movs	r3, #236	@ 0xec
 800ba44:	75fb      	strb	r3, [r7, #23]
 800ba46:	e000      	b.n	800ba4a <VL53L0X_ReadMulti+0x4a>
    }
done:
 800ba48:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800ba4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	3718      	adds	r7, #24
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}
	...

0800ba58 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
 800ba60:	460b      	mov	r3, r1
 800ba62:	70fb      	strb	r3, [r7, #3]
 800ba64:	4613      	mov	r3, r2
 800ba66:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ba68:	2300      	movs	r3, #0
 800ba6a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800ba6c:	4a0b      	ldr	r2, [pc, #44]	@ (800ba9c <VL53L0X_WrByte+0x44>)
 800ba6e:	78fb      	ldrb	r3, [r7, #3]
 800ba70:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800ba72:	4a0a      	ldr	r2, [pc, #40]	@ (800ba9c <VL53L0X_WrByte+0x44>)
 800ba74:	78bb      	ldrb	r3, [r7, #2]
 800ba76:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800ba78:	2202      	movs	r2, #2
 800ba7a:	4908      	ldr	r1, [pc, #32]	@ (800ba9c <VL53L0X_WrByte+0x44>)
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f7ff ff4e 	bl	800b91e <_I2CWrite>
 800ba82:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800ba84:	68bb      	ldr	r3, [r7, #8]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d001      	beq.n	800ba8e <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800ba8a:	23ec      	movs	r3, #236	@ 0xec
 800ba8c:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800ba8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	3710      	adds	r7, #16
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd80      	pop	{r7, pc}
 800ba9a:	bf00      	nop
 800ba9c:	24000668 	.word	0x24000668

0800baa0 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b084      	sub	sp, #16
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
 800baa8:	460b      	mov	r3, r1
 800baaa:	70fb      	strb	r3, [r7, #3]
 800baac:	4613      	mov	r3, r2
 800baae:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bab0:	2300      	movs	r3, #0
 800bab2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800bab4:	4a0e      	ldr	r2, [pc, #56]	@ (800baf0 <VL53L0X_WrWord+0x50>)
 800bab6:	78fb      	ldrb	r3, [r7, #3]
 800bab8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800baba:	883b      	ldrh	r3, [r7, #0]
 800babc:	0a1b      	lsrs	r3, r3, #8
 800babe:	b29b      	uxth	r3, r3
 800bac0:	b2da      	uxtb	r2, r3
 800bac2:	4b0b      	ldr	r3, [pc, #44]	@ (800baf0 <VL53L0X_WrWord+0x50>)
 800bac4:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800bac6:	883b      	ldrh	r3, [r7, #0]
 800bac8:	b2da      	uxtb	r2, r3
 800baca:	4b09      	ldr	r3, [pc, #36]	@ (800baf0 <VL53L0X_WrWord+0x50>)
 800bacc:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800bace:	2203      	movs	r2, #3
 800bad0:	4907      	ldr	r1, [pc, #28]	@ (800baf0 <VL53L0X_WrWord+0x50>)
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f7ff ff23 	bl	800b91e <_I2CWrite>
 800bad8:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d001      	beq.n	800bae4 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bae0:	23ec      	movs	r3, #236	@ 0xec
 800bae2:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800bae4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bae8:	4618      	mov	r0, r3
 800baea:	3710      	adds	r7, #16
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}
 800baf0:	24000668 	.word	0x24000668

0800baf4 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b084      	sub	sp, #16
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
 800bafc:	4608      	mov	r0, r1
 800bafe:	4611      	mov	r1, r2
 800bb00:	461a      	mov	r2, r3
 800bb02:	4603      	mov	r3, r0
 800bb04:	70fb      	strb	r3, [r7, #3]
 800bb06:	460b      	mov	r3, r1
 800bb08:	70bb      	strb	r3, [r7, #2]
 800bb0a:	4613      	mov	r3, r2
 800bb0c:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800bb12:	f107 020e 	add.w	r2, r7, #14
 800bb16:	78fb      	ldrb	r3, [r7, #3]
 800bb18:	4619      	mov	r1, r3
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	f000 f81e 	bl	800bb5c <VL53L0X_RdByte>
 800bb20:	4603      	mov	r3, r0
 800bb22:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800bb24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d110      	bne.n	800bb4e <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800bb2c:	7bba      	ldrb	r2, [r7, #14]
 800bb2e:	78bb      	ldrb	r3, [r7, #2]
 800bb30:	4013      	ands	r3, r2
 800bb32:	b2da      	uxtb	r2, r3
 800bb34:	787b      	ldrb	r3, [r7, #1]
 800bb36:	4313      	orrs	r3, r2
 800bb38:	b2db      	uxtb	r3, r3
 800bb3a:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800bb3c:	7bba      	ldrb	r2, [r7, #14]
 800bb3e:	78fb      	ldrb	r3, [r7, #3]
 800bb40:	4619      	mov	r1, r3
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f7ff ff88 	bl	800ba58 <VL53L0X_WrByte>
 800bb48:	4603      	mov	r3, r0
 800bb4a:	73fb      	strb	r3, [r7, #15]
 800bb4c:	e000      	b.n	800bb50 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800bb4e:	bf00      	nop
done:
    return Status;
 800bb50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3710      	adds	r7, #16
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}

0800bb5c <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b086      	sub	sp, #24
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60f8      	str	r0, [r7, #12]
 800bb64:	460b      	mov	r3, r1
 800bb66:	607a      	str	r2, [r7, #4]
 800bb68:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bb6e:	f107 030b 	add.w	r3, r7, #11
 800bb72:	2201      	movs	r2, #1
 800bb74:	4619      	mov	r1, r3
 800bb76:	68f8      	ldr	r0, [r7, #12]
 800bb78:	f7ff fed1 	bl	800b91e <_I2CWrite>
 800bb7c:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800bb7e:	693b      	ldr	r3, [r7, #16]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d002      	beq.n	800bb8a <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bb84:	23ec      	movs	r3, #236	@ 0xec
 800bb86:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bb88:	e00c      	b.n	800bba4 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	6879      	ldr	r1, [r7, #4]
 800bb8e:	68f8      	ldr	r0, [r7, #12]
 800bb90:	f7ff fee4 	bl	800b95c <_I2CRead>
 800bb94:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d002      	beq.n	800bba2 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bb9c:	23ec      	movs	r3, #236	@ 0xec
 800bb9e:	75fb      	strb	r3, [r7, #23]
 800bba0:	e000      	b.n	800bba4 <VL53L0X_RdByte+0x48>
    }
done:
 800bba2:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800bba4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	3718      	adds	r7, #24
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd80      	pop	{r7, pc}

0800bbb0 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b086      	sub	sp, #24
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	60f8      	str	r0, [r7, #12]
 800bbb8:	460b      	mov	r3, r1
 800bbba:	607a      	str	r2, [r7, #4]
 800bbbc:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bbc2:	f107 030b 	add.w	r3, r7, #11
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	4619      	mov	r1, r3
 800bbca:	68f8      	ldr	r0, [r7, #12]
 800bbcc:	f7ff fea7 	bl	800b91e <_I2CWrite>
 800bbd0:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800bbd2:	693b      	ldr	r3, [r7, #16]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d002      	beq.n	800bbde <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bbd8:	23ec      	movs	r3, #236	@ 0xec
 800bbda:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bbdc:	e015      	b.n	800bc0a <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800bbde:	2202      	movs	r2, #2
 800bbe0:	490d      	ldr	r1, [pc, #52]	@ (800bc18 <VL53L0X_RdWord+0x68>)
 800bbe2:	68f8      	ldr	r0, [r7, #12]
 800bbe4:	f7ff feba 	bl	800b95c <_I2CRead>
 800bbe8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d002      	beq.n	800bbf6 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bbf0:	23ec      	movs	r3, #236	@ 0xec
 800bbf2:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bbf4:	e009      	b.n	800bc0a <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800bbf6:	4b08      	ldr	r3, [pc, #32]	@ (800bc18 <VL53L0X_RdWord+0x68>)
 800bbf8:	781b      	ldrb	r3, [r3, #0]
 800bbfa:	021b      	lsls	r3, r3, #8
 800bbfc:	b29b      	uxth	r3, r3
 800bbfe:	4a06      	ldr	r2, [pc, #24]	@ (800bc18 <VL53L0X_RdWord+0x68>)
 800bc00:	7852      	ldrb	r2, [r2, #1]
 800bc02:	4413      	add	r3, r2
 800bc04:	b29a      	uxth	r2, r3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800bc0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc0e:	4618      	mov	r0, r3
 800bc10:	3718      	adds	r7, #24
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}
 800bc16:	bf00      	nop
 800bc18:	24000668 	.word	0x24000668

0800bc1c <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b086      	sub	sp, #24
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	60f8      	str	r0, [r7, #12]
 800bc24:	460b      	mov	r3, r1
 800bc26:	607a      	str	r2, [r7, #4]
 800bc28:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bc2a:	2300      	movs	r3, #0
 800bc2c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800bc2e:	f107 030b 	add.w	r3, r7, #11
 800bc32:	2201      	movs	r2, #1
 800bc34:	4619      	mov	r1, r3
 800bc36:	68f8      	ldr	r0, [r7, #12]
 800bc38:	f7ff fe71 	bl	800b91e <_I2CWrite>
 800bc3c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bc3e:	693b      	ldr	r3, [r7, #16]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d002      	beq.n	800bc4a <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc44:	23ec      	movs	r3, #236	@ 0xec
 800bc46:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc48:	e01b      	b.n	800bc82 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800bc4a:	2204      	movs	r2, #4
 800bc4c:	4910      	ldr	r1, [pc, #64]	@ (800bc90 <VL53L0X_RdDWord+0x74>)
 800bc4e:	68f8      	ldr	r0, [r7, #12]
 800bc50:	f7ff fe84 	bl	800b95c <_I2CRead>
 800bc54:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d002      	beq.n	800bc62 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800bc5c:	23ec      	movs	r3, #236	@ 0xec
 800bc5e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800bc60:	e00f      	b.n	800bc82 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800bc62:	4b0b      	ldr	r3, [pc, #44]	@ (800bc90 <VL53L0X_RdDWord+0x74>)
 800bc64:	781b      	ldrb	r3, [r3, #0]
 800bc66:	061a      	lsls	r2, r3, #24
 800bc68:	4b09      	ldr	r3, [pc, #36]	@ (800bc90 <VL53L0X_RdDWord+0x74>)
 800bc6a:	785b      	ldrb	r3, [r3, #1]
 800bc6c:	041b      	lsls	r3, r3, #16
 800bc6e:	441a      	add	r2, r3
 800bc70:	4b07      	ldr	r3, [pc, #28]	@ (800bc90 <VL53L0X_RdDWord+0x74>)
 800bc72:	789b      	ldrb	r3, [r3, #2]
 800bc74:	021b      	lsls	r3, r3, #8
 800bc76:	4413      	add	r3, r2
 800bc78:	4a05      	ldr	r2, [pc, #20]	@ (800bc90 <VL53L0X_RdDWord+0x74>)
 800bc7a:	78d2      	ldrb	r2, [r2, #3]
 800bc7c:	441a      	add	r2, r3
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800bc82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc86:	4618      	mov	r0, r3
 800bc88:	3718      	adds	r7, #24
 800bc8a:	46bd      	mov	sp, r7
 800bc8c:	bd80      	pop	{r7, pc}
 800bc8e:	bf00      	nop
 800bc90:	24000668 	.word	0x24000668

0800bc94 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b084      	sub	sp, #16
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800bca0:	2002      	movs	r0, #2
 800bca2:	f7f5 fbc1 	bl	8001428 <HAL_Delay>
    return status;
 800bca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	3710      	adds	r7, #16
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}
	...

0800bcb4 <siprintf>:
 800bcb4:	b40e      	push	{r1, r2, r3}
 800bcb6:	b500      	push	{lr}
 800bcb8:	b09c      	sub	sp, #112	@ 0x70
 800bcba:	ab1d      	add	r3, sp, #116	@ 0x74
 800bcbc:	9002      	str	r0, [sp, #8]
 800bcbe:	9006      	str	r0, [sp, #24]
 800bcc0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bcc4:	4809      	ldr	r0, [pc, #36]	@ (800bcec <siprintf+0x38>)
 800bcc6:	9107      	str	r1, [sp, #28]
 800bcc8:	9104      	str	r1, [sp, #16]
 800bcca:	4909      	ldr	r1, [pc, #36]	@ (800bcf0 <siprintf+0x3c>)
 800bccc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcd0:	9105      	str	r1, [sp, #20]
 800bcd2:	6800      	ldr	r0, [r0, #0]
 800bcd4:	9301      	str	r3, [sp, #4]
 800bcd6:	a902      	add	r1, sp, #8
 800bcd8:	f000 f9aa 	bl	800c030 <_svfiprintf_r>
 800bcdc:	9b02      	ldr	r3, [sp, #8]
 800bcde:	2200      	movs	r2, #0
 800bce0:	701a      	strb	r2, [r3, #0]
 800bce2:	b01c      	add	sp, #112	@ 0x70
 800bce4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bce8:	b003      	add	sp, #12
 800bcea:	4770      	bx	lr
 800bcec:	240002d0 	.word	0x240002d0
 800bcf0:	ffff0208 	.word	0xffff0208

0800bcf4 <memset>:
 800bcf4:	4402      	add	r2, r0
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d100      	bne.n	800bcfe <memset+0xa>
 800bcfc:	4770      	bx	lr
 800bcfe:	f803 1b01 	strb.w	r1, [r3], #1
 800bd02:	e7f9      	b.n	800bcf8 <memset+0x4>

0800bd04 <__errno>:
 800bd04:	4b01      	ldr	r3, [pc, #4]	@ (800bd0c <__errno+0x8>)
 800bd06:	6818      	ldr	r0, [r3, #0]
 800bd08:	4770      	bx	lr
 800bd0a:	bf00      	nop
 800bd0c:	240002d0 	.word	0x240002d0

0800bd10 <__libc_init_array>:
 800bd10:	b570      	push	{r4, r5, r6, lr}
 800bd12:	4d0d      	ldr	r5, [pc, #52]	@ (800bd48 <__libc_init_array+0x38>)
 800bd14:	4c0d      	ldr	r4, [pc, #52]	@ (800bd4c <__libc_init_array+0x3c>)
 800bd16:	1b64      	subs	r4, r4, r5
 800bd18:	10a4      	asrs	r4, r4, #2
 800bd1a:	2600      	movs	r6, #0
 800bd1c:	42a6      	cmp	r6, r4
 800bd1e:	d109      	bne.n	800bd34 <__libc_init_array+0x24>
 800bd20:	4d0b      	ldr	r5, [pc, #44]	@ (800bd50 <__libc_init_array+0x40>)
 800bd22:	4c0c      	ldr	r4, [pc, #48]	@ (800bd54 <__libc_init_array+0x44>)
 800bd24:	f000 fc6e 	bl	800c604 <_init>
 800bd28:	1b64      	subs	r4, r4, r5
 800bd2a:	10a4      	asrs	r4, r4, #2
 800bd2c:	2600      	movs	r6, #0
 800bd2e:	42a6      	cmp	r6, r4
 800bd30:	d105      	bne.n	800bd3e <__libc_init_array+0x2e>
 800bd32:	bd70      	pop	{r4, r5, r6, pc}
 800bd34:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd38:	4798      	blx	r3
 800bd3a:	3601      	adds	r6, #1
 800bd3c:	e7ee      	b.n	800bd1c <__libc_init_array+0xc>
 800bd3e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd42:	4798      	blx	r3
 800bd44:	3601      	adds	r6, #1
 800bd46:	e7f2      	b.n	800bd2e <__libc_init_array+0x1e>
 800bd48:	0800c6d0 	.word	0x0800c6d0
 800bd4c:	0800c6d0 	.word	0x0800c6d0
 800bd50:	0800c6d0 	.word	0x0800c6d0
 800bd54:	0800c6d4 	.word	0x0800c6d4

0800bd58 <__retarget_lock_acquire_recursive>:
 800bd58:	4770      	bx	lr

0800bd5a <__retarget_lock_release_recursive>:
 800bd5a:	4770      	bx	lr

0800bd5c <strcpy>:
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd62:	f803 2b01 	strb.w	r2, [r3], #1
 800bd66:	2a00      	cmp	r2, #0
 800bd68:	d1f9      	bne.n	800bd5e <strcpy+0x2>
 800bd6a:	4770      	bx	lr

0800bd6c <memcpy>:
 800bd6c:	440a      	add	r2, r1
 800bd6e:	4291      	cmp	r1, r2
 800bd70:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd74:	d100      	bne.n	800bd78 <memcpy+0xc>
 800bd76:	4770      	bx	lr
 800bd78:	b510      	push	{r4, lr}
 800bd7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd82:	4291      	cmp	r1, r2
 800bd84:	d1f9      	bne.n	800bd7a <memcpy+0xe>
 800bd86:	bd10      	pop	{r4, pc}

0800bd88 <_free_r>:
 800bd88:	b538      	push	{r3, r4, r5, lr}
 800bd8a:	4605      	mov	r5, r0
 800bd8c:	2900      	cmp	r1, #0
 800bd8e:	d041      	beq.n	800be14 <_free_r+0x8c>
 800bd90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd94:	1f0c      	subs	r4, r1, #4
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	bfb8      	it	lt
 800bd9a:	18e4      	addlt	r4, r4, r3
 800bd9c:	f000 f8e0 	bl	800bf60 <__malloc_lock>
 800bda0:	4a1d      	ldr	r2, [pc, #116]	@ (800be18 <_free_r+0x90>)
 800bda2:	6813      	ldr	r3, [r2, #0]
 800bda4:	b933      	cbnz	r3, 800bdb4 <_free_r+0x2c>
 800bda6:	6063      	str	r3, [r4, #4]
 800bda8:	6014      	str	r4, [r2, #0]
 800bdaa:	4628      	mov	r0, r5
 800bdac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bdb0:	f000 b8dc 	b.w	800bf6c <__malloc_unlock>
 800bdb4:	42a3      	cmp	r3, r4
 800bdb6:	d908      	bls.n	800bdca <_free_r+0x42>
 800bdb8:	6820      	ldr	r0, [r4, #0]
 800bdba:	1821      	adds	r1, r4, r0
 800bdbc:	428b      	cmp	r3, r1
 800bdbe:	bf01      	itttt	eq
 800bdc0:	6819      	ldreq	r1, [r3, #0]
 800bdc2:	685b      	ldreq	r3, [r3, #4]
 800bdc4:	1809      	addeq	r1, r1, r0
 800bdc6:	6021      	streq	r1, [r4, #0]
 800bdc8:	e7ed      	b.n	800bda6 <_free_r+0x1e>
 800bdca:	461a      	mov	r2, r3
 800bdcc:	685b      	ldr	r3, [r3, #4]
 800bdce:	b10b      	cbz	r3, 800bdd4 <_free_r+0x4c>
 800bdd0:	42a3      	cmp	r3, r4
 800bdd2:	d9fa      	bls.n	800bdca <_free_r+0x42>
 800bdd4:	6811      	ldr	r1, [r2, #0]
 800bdd6:	1850      	adds	r0, r2, r1
 800bdd8:	42a0      	cmp	r0, r4
 800bdda:	d10b      	bne.n	800bdf4 <_free_r+0x6c>
 800bddc:	6820      	ldr	r0, [r4, #0]
 800bdde:	4401      	add	r1, r0
 800bde0:	1850      	adds	r0, r2, r1
 800bde2:	4283      	cmp	r3, r0
 800bde4:	6011      	str	r1, [r2, #0]
 800bde6:	d1e0      	bne.n	800bdaa <_free_r+0x22>
 800bde8:	6818      	ldr	r0, [r3, #0]
 800bdea:	685b      	ldr	r3, [r3, #4]
 800bdec:	6053      	str	r3, [r2, #4]
 800bdee:	4408      	add	r0, r1
 800bdf0:	6010      	str	r0, [r2, #0]
 800bdf2:	e7da      	b.n	800bdaa <_free_r+0x22>
 800bdf4:	d902      	bls.n	800bdfc <_free_r+0x74>
 800bdf6:	230c      	movs	r3, #12
 800bdf8:	602b      	str	r3, [r5, #0]
 800bdfa:	e7d6      	b.n	800bdaa <_free_r+0x22>
 800bdfc:	6820      	ldr	r0, [r4, #0]
 800bdfe:	1821      	adds	r1, r4, r0
 800be00:	428b      	cmp	r3, r1
 800be02:	bf04      	itt	eq
 800be04:	6819      	ldreq	r1, [r3, #0]
 800be06:	685b      	ldreq	r3, [r3, #4]
 800be08:	6063      	str	r3, [r4, #4]
 800be0a:	bf04      	itt	eq
 800be0c:	1809      	addeq	r1, r1, r0
 800be0e:	6021      	streq	r1, [r4, #0]
 800be10:	6054      	str	r4, [r2, #4]
 800be12:	e7ca      	b.n	800bdaa <_free_r+0x22>
 800be14:	bd38      	pop	{r3, r4, r5, pc}
 800be16:	bf00      	nop
 800be18:	240007ec 	.word	0x240007ec

0800be1c <sbrk_aligned>:
 800be1c:	b570      	push	{r4, r5, r6, lr}
 800be1e:	4e0f      	ldr	r6, [pc, #60]	@ (800be5c <sbrk_aligned+0x40>)
 800be20:	460c      	mov	r4, r1
 800be22:	6831      	ldr	r1, [r6, #0]
 800be24:	4605      	mov	r5, r0
 800be26:	b911      	cbnz	r1, 800be2e <sbrk_aligned+0x12>
 800be28:	f000 fba6 	bl	800c578 <_sbrk_r>
 800be2c:	6030      	str	r0, [r6, #0]
 800be2e:	4621      	mov	r1, r4
 800be30:	4628      	mov	r0, r5
 800be32:	f000 fba1 	bl	800c578 <_sbrk_r>
 800be36:	1c43      	adds	r3, r0, #1
 800be38:	d103      	bne.n	800be42 <sbrk_aligned+0x26>
 800be3a:	f04f 34ff 	mov.w	r4, #4294967295
 800be3e:	4620      	mov	r0, r4
 800be40:	bd70      	pop	{r4, r5, r6, pc}
 800be42:	1cc4      	adds	r4, r0, #3
 800be44:	f024 0403 	bic.w	r4, r4, #3
 800be48:	42a0      	cmp	r0, r4
 800be4a:	d0f8      	beq.n	800be3e <sbrk_aligned+0x22>
 800be4c:	1a21      	subs	r1, r4, r0
 800be4e:	4628      	mov	r0, r5
 800be50:	f000 fb92 	bl	800c578 <_sbrk_r>
 800be54:	3001      	adds	r0, #1
 800be56:	d1f2      	bne.n	800be3e <sbrk_aligned+0x22>
 800be58:	e7ef      	b.n	800be3a <sbrk_aligned+0x1e>
 800be5a:	bf00      	nop
 800be5c:	240007e8 	.word	0x240007e8

0800be60 <_malloc_r>:
 800be60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be64:	1ccd      	adds	r5, r1, #3
 800be66:	f025 0503 	bic.w	r5, r5, #3
 800be6a:	3508      	adds	r5, #8
 800be6c:	2d0c      	cmp	r5, #12
 800be6e:	bf38      	it	cc
 800be70:	250c      	movcc	r5, #12
 800be72:	2d00      	cmp	r5, #0
 800be74:	4606      	mov	r6, r0
 800be76:	db01      	blt.n	800be7c <_malloc_r+0x1c>
 800be78:	42a9      	cmp	r1, r5
 800be7a:	d904      	bls.n	800be86 <_malloc_r+0x26>
 800be7c:	230c      	movs	r3, #12
 800be7e:	6033      	str	r3, [r6, #0]
 800be80:	2000      	movs	r0, #0
 800be82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bf5c <_malloc_r+0xfc>
 800be8a:	f000 f869 	bl	800bf60 <__malloc_lock>
 800be8e:	f8d8 3000 	ldr.w	r3, [r8]
 800be92:	461c      	mov	r4, r3
 800be94:	bb44      	cbnz	r4, 800bee8 <_malloc_r+0x88>
 800be96:	4629      	mov	r1, r5
 800be98:	4630      	mov	r0, r6
 800be9a:	f7ff ffbf 	bl	800be1c <sbrk_aligned>
 800be9e:	1c43      	adds	r3, r0, #1
 800bea0:	4604      	mov	r4, r0
 800bea2:	d158      	bne.n	800bf56 <_malloc_r+0xf6>
 800bea4:	f8d8 4000 	ldr.w	r4, [r8]
 800bea8:	4627      	mov	r7, r4
 800beaa:	2f00      	cmp	r7, #0
 800beac:	d143      	bne.n	800bf36 <_malloc_r+0xd6>
 800beae:	2c00      	cmp	r4, #0
 800beb0:	d04b      	beq.n	800bf4a <_malloc_r+0xea>
 800beb2:	6823      	ldr	r3, [r4, #0]
 800beb4:	4639      	mov	r1, r7
 800beb6:	4630      	mov	r0, r6
 800beb8:	eb04 0903 	add.w	r9, r4, r3
 800bebc:	f000 fb5c 	bl	800c578 <_sbrk_r>
 800bec0:	4581      	cmp	r9, r0
 800bec2:	d142      	bne.n	800bf4a <_malloc_r+0xea>
 800bec4:	6821      	ldr	r1, [r4, #0]
 800bec6:	1a6d      	subs	r5, r5, r1
 800bec8:	4629      	mov	r1, r5
 800beca:	4630      	mov	r0, r6
 800becc:	f7ff ffa6 	bl	800be1c <sbrk_aligned>
 800bed0:	3001      	adds	r0, #1
 800bed2:	d03a      	beq.n	800bf4a <_malloc_r+0xea>
 800bed4:	6823      	ldr	r3, [r4, #0]
 800bed6:	442b      	add	r3, r5
 800bed8:	6023      	str	r3, [r4, #0]
 800beda:	f8d8 3000 	ldr.w	r3, [r8]
 800bede:	685a      	ldr	r2, [r3, #4]
 800bee0:	bb62      	cbnz	r2, 800bf3c <_malloc_r+0xdc>
 800bee2:	f8c8 7000 	str.w	r7, [r8]
 800bee6:	e00f      	b.n	800bf08 <_malloc_r+0xa8>
 800bee8:	6822      	ldr	r2, [r4, #0]
 800beea:	1b52      	subs	r2, r2, r5
 800beec:	d420      	bmi.n	800bf30 <_malloc_r+0xd0>
 800beee:	2a0b      	cmp	r2, #11
 800bef0:	d917      	bls.n	800bf22 <_malloc_r+0xc2>
 800bef2:	1961      	adds	r1, r4, r5
 800bef4:	42a3      	cmp	r3, r4
 800bef6:	6025      	str	r5, [r4, #0]
 800bef8:	bf18      	it	ne
 800befa:	6059      	strne	r1, [r3, #4]
 800befc:	6863      	ldr	r3, [r4, #4]
 800befe:	bf08      	it	eq
 800bf00:	f8c8 1000 	streq.w	r1, [r8]
 800bf04:	5162      	str	r2, [r4, r5]
 800bf06:	604b      	str	r3, [r1, #4]
 800bf08:	4630      	mov	r0, r6
 800bf0a:	f000 f82f 	bl	800bf6c <__malloc_unlock>
 800bf0e:	f104 000b 	add.w	r0, r4, #11
 800bf12:	1d23      	adds	r3, r4, #4
 800bf14:	f020 0007 	bic.w	r0, r0, #7
 800bf18:	1ac2      	subs	r2, r0, r3
 800bf1a:	bf1c      	itt	ne
 800bf1c:	1a1b      	subne	r3, r3, r0
 800bf1e:	50a3      	strne	r3, [r4, r2]
 800bf20:	e7af      	b.n	800be82 <_malloc_r+0x22>
 800bf22:	6862      	ldr	r2, [r4, #4]
 800bf24:	42a3      	cmp	r3, r4
 800bf26:	bf0c      	ite	eq
 800bf28:	f8c8 2000 	streq.w	r2, [r8]
 800bf2c:	605a      	strne	r2, [r3, #4]
 800bf2e:	e7eb      	b.n	800bf08 <_malloc_r+0xa8>
 800bf30:	4623      	mov	r3, r4
 800bf32:	6864      	ldr	r4, [r4, #4]
 800bf34:	e7ae      	b.n	800be94 <_malloc_r+0x34>
 800bf36:	463c      	mov	r4, r7
 800bf38:	687f      	ldr	r7, [r7, #4]
 800bf3a:	e7b6      	b.n	800beaa <_malloc_r+0x4a>
 800bf3c:	461a      	mov	r2, r3
 800bf3e:	685b      	ldr	r3, [r3, #4]
 800bf40:	42a3      	cmp	r3, r4
 800bf42:	d1fb      	bne.n	800bf3c <_malloc_r+0xdc>
 800bf44:	2300      	movs	r3, #0
 800bf46:	6053      	str	r3, [r2, #4]
 800bf48:	e7de      	b.n	800bf08 <_malloc_r+0xa8>
 800bf4a:	230c      	movs	r3, #12
 800bf4c:	6033      	str	r3, [r6, #0]
 800bf4e:	4630      	mov	r0, r6
 800bf50:	f000 f80c 	bl	800bf6c <__malloc_unlock>
 800bf54:	e794      	b.n	800be80 <_malloc_r+0x20>
 800bf56:	6005      	str	r5, [r0, #0]
 800bf58:	e7d6      	b.n	800bf08 <_malloc_r+0xa8>
 800bf5a:	bf00      	nop
 800bf5c:	240007ec 	.word	0x240007ec

0800bf60 <__malloc_lock>:
 800bf60:	4801      	ldr	r0, [pc, #4]	@ (800bf68 <__malloc_lock+0x8>)
 800bf62:	f7ff bef9 	b.w	800bd58 <__retarget_lock_acquire_recursive>
 800bf66:	bf00      	nop
 800bf68:	240007e4 	.word	0x240007e4

0800bf6c <__malloc_unlock>:
 800bf6c:	4801      	ldr	r0, [pc, #4]	@ (800bf74 <__malloc_unlock+0x8>)
 800bf6e:	f7ff bef4 	b.w	800bd5a <__retarget_lock_release_recursive>
 800bf72:	bf00      	nop
 800bf74:	240007e4 	.word	0x240007e4

0800bf78 <__ssputs_r>:
 800bf78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf7c:	688e      	ldr	r6, [r1, #8]
 800bf7e:	461f      	mov	r7, r3
 800bf80:	42be      	cmp	r6, r7
 800bf82:	680b      	ldr	r3, [r1, #0]
 800bf84:	4682      	mov	sl, r0
 800bf86:	460c      	mov	r4, r1
 800bf88:	4690      	mov	r8, r2
 800bf8a:	d82d      	bhi.n	800bfe8 <__ssputs_r+0x70>
 800bf8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bf94:	d026      	beq.n	800bfe4 <__ssputs_r+0x6c>
 800bf96:	6965      	ldr	r5, [r4, #20]
 800bf98:	6909      	ldr	r1, [r1, #16]
 800bf9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf9e:	eba3 0901 	sub.w	r9, r3, r1
 800bfa2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bfa6:	1c7b      	adds	r3, r7, #1
 800bfa8:	444b      	add	r3, r9
 800bfaa:	106d      	asrs	r5, r5, #1
 800bfac:	429d      	cmp	r5, r3
 800bfae:	bf38      	it	cc
 800bfb0:	461d      	movcc	r5, r3
 800bfb2:	0553      	lsls	r3, r2, #21
 800bfb4:	d527      	bpl.n	800c006 <__ssputs_r+0x8e>
 800bfb6:	4629      	mov	r1, r5
 800bfb8:	f7ff ff52 	bl	800be60 <_malloc_r>
 800bfbc:	4606      	mov	r6, r0
 800bfbe:	b360      	cbz	r0, 800c01a <__ssputs_r+0xa2>
 800bfc0:	6921      	ldr	r1, [r4, #16]
 800bfc2:	464a      	mov	r2, r9
 800bfc4:	f7ff fed2 	bl	800bd6c <memcpy>
 800bfc8:	89a3      	ldrh	r3, [r4, #12]
 800bfca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bfce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfd2:	81a3      	strh	r3, [r4, #12]
 800bfd4:	6126      	str	r6, [r4, #16]
 800bfd6:	6165      	str	r5, [r4, #20]
 800bfd8:	444e      	add	r6, r9
 800bfda:	eba5 0509 	sub.w	r5, r5, r9
 800bfde:	6026      	str	r6, [r4, #0]
 800bfe0:	60a5      	str	r5, [r4, #8]
 800bfe2:	463e      	mov	r6, r7
 800bfe4:	42be      	cmp	r6, r7
 800bfe6:	d900      	bls.n	800bfea <__ssputs_r+0x72>
 800bfe8:	463e      	mov	r6, r7
 800bfea:	6820      	ldr	r0, [r4, #0]
 800bfec:	4632      	mov	r2, r6
 800bfee:	4641      	mov	r1, r8
 800bff0:	f000 faa8 	bl	800c544 <memmove>
 800bff4:	68a3      	ldr	r3, [r4, #8]
 800bff6:	1b9b      	subs	r3, r3, r6
 800bff8:	60a3      	str	r3, [r4, #8]
 800bffa:	6823      	ldr	r3, [r4, #0]
 800bffc:	4433      	add	r3, r6
 800bffe:	6023      	str	r3, [r4, #0]
 800c000:	2000      	movs	r0, #0
 800c002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c006:	462a      	mov	r2, r5
 800c008:	f000 fac6 	bl	800c598 <_realloc_r>
 800c00c:	4606      	mov	r6, r0
 800c00e:	2800      	cmp	r0, #0
 800c010:	d1e0      	bne.n	800bfd4 <__ssputs_r+0x5c>
 800c012:	6921      	ldr	r1, [r4, #16]
 800c014:	4650      	mov	r0, sl
 800c016:	f7ff feb7 	bl	800bd88 <_free_r>
 800c01a:	230c      	movs	r3, #12
 800c01c:	f8ca 3000 	str.w	r3, [sl]
 800c020:	89a3      	ldrh	r3, [r4, #12]
 800c022:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c026:	81a3      	strh	r3, [r4, #12]
 800c028:	f04f 30ff 	mov.w	r0, #4294967295
 800c02c:	e7e9      	b.n	800c002 <__ssputs_r+0x8a>
	...

0800c030 <_svfiprintf_r>:
 800c030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c034:	4698      	mov	r8, r3
 800c036:	898b      	ldrh	r3, [r1, #12]
 800c038:	061b      	lsls	r3, r3, #24
 800c03a:	b09d      	sub	sp, #116	@ 0x74
 800c03c:	4607      	mov	r7, r0
 800c03e:	460d      	mov	r5, r1
 800c040:	4614      	mov	r4, r2
 800c042:	d510      	bpl.n	800c066 <_svfiprintf_r+0x36>
 800c044:	690b      	ldr	r3, [r1, #16]
 800c046:	b973      	cbnz	r3, 800c066 <_svfiprintf_r+0x36>
 800c048:	2140      	movs	r1, #64	@ 0x40
 800c04a:	f7ff ff09 	bl	800be60 <_malloc_r>
 800c04e:	6028      	str	r0, [r5, #0]
 800c050:	6128      	str	r0, [r5, #16]
 800c052:	b930      	cbnz	r0, 800c062 <_svfiprintf_r+0x32>
 800c054:	230c      	movs	r3, #12
 800c056:	603b      	str	r3, [r7, #0]
 800c058:	f04f 30ff 	mov.w	r0, #4294967295
 800c05c:	b01d      	add	sp, #116	@ 0x74
 800c05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c062:	2340      	movs	r3, #64	@ 0x40
 800c064:	616b      	str	r3, [r5, #20]
 800c066:	2300      	movs	r3, #0
 800c068:	9309      	str	r3, [sp, #36]	@ 0x24
 800c06a:	2320      	movs	r3, #32
 800c06c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c070:	f8cd 800c 	str.w	r8, [sp, #12]
 800c074:	2330      	movs	r3, #48	@ 0x30
 800c076:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c214 <_svfiprintf_r+0x1e4>
 800c07a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c07e:	f04f 0901 	mov.w	r9, #1
 800c082:	4623      	mov	r3, r4
 800c084:	469a      	mov	sl, r3
 800c086:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c08a:	b10a      	cbz	r2, 800c090 <_svfiprintf_r+0x60>
 800c08c:	2a25      	cmp	r2, #37	@ 0x25
 800c08e:	d1f9      	bne.n	800c084 <_svfiprintf_r+0x54>
 800c090:	ebba 0b04 	subs.w	fp, sl, r4
 800c094:	d00b      	beq.n	800c0ae <_svfiprintf_r+0x7e>
 800c096:	465b      	mov	r3, fp
 800c098:	4622      	mov	r2, r4
 800c09a:	4629      	mov	r1, r5
 800c09c:	4638      	mov	r0, r7
 800c09e:	f7ff ff6b 	bl	800bf78 <__ssputs_r>
 800c0a2:	3001      	adds	r0, #1
 800c0a4:	f000 80a7 	beq.w	800c1f6 <_svfiprintf_r+0x1c6>
 800c0a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0aa:	445a      	add	r2, fp
 800c0ac:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0ae:	f89a 3000 	ldrb.w	r3, [sl]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	f000 809f 	beq.w	800c1f6 <_svfiprintf_r+0x1c6>
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	f04f 32ff 	mov.w	r2, #4294967295
 800c0be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0c2:	f10a 0a01 	add.w	sl, sl, #1
 800c0c6:	9304      	str	r3, [sp, #16]
 800c0c8:	9307      	str	r3, [sp, #28]
 800c0ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c0ce:	931a      	str	r3, [sp, #104]	@ 0x68
 800c0d0:	4654      	mov	r4, sl
 800c0d2:	2205      	movs	r2, #5
 800c0d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0d8:	484e      	ldr	r0, [pc, #312]	@ (800c214 <_svfiprintf_r+0x1e4>)
 800c0da:	f7f4 f901 	bl	80002e0 <memchr>
 800c0de:	9a04      	ldr	r2, [sp, #16]
 800c0e0:	b9d8      	cbnz	r0, 800c11a <_svfiprintf_r+0xea>
 800c0e2:	06d0      	lsls	r0, r2, #27
 800c0e4:	bf44      	itt	mi
 800c0e6:	2320      	movmi	r3, #32
 800c0e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0ec:	0711      	lsls	r1, r2, #28
 800c0ee:	bf44      	itt	mi
 800c0f0:	232b      	movmi	r3, #43	@ 0x2b
 800c0f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0f6:	f89a 3000 	ldrb.w	r3, [sl]
 800c0fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0fc:	d015      	beq.n	800c12a <_svfiprintf_r+0xfa>
 800c0fe:	9a07      	ldr	r2, [sp, #28]
 800c100:	4654      	mov	r4, sl
 800c102:	2000      	movs	r0, #0
 800c104:	f04f 0c0a 	mov.w	ip, #10
 800c108:	4621      	mov	r1, r4
 800c10a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c10e:	3b30      	subs	r3, #48	@ 0x30
 800c110:	2b09      	cmp	r3, #9
 800c112:	d94b      	bls.n	800c1ac <_svfiprintf_r+0x17c>
 800c114:	b1b0      	cbz	r0, 800c144 <_svfiprintf_r+0x114>
 800c116:	9207      	str	r2, [sp, #28]
 800c118:	e014      	b.n	800c144 <_svfiprintf_r+0x114>
 800c11a:	eba0 0308 	sub.w	r3, r0, r8
 800c11e:	fa09 f303 	lsl.w	r3, r9, r3
 800c122:	4313      	orrs	r3, r2
 800c124:	9304      	str	r3, [sp, #16]
 800c126:	46a2      	mov	sl, r4
 800c128:	e7d2      	b.n	800c0d0 <_svfiprintf_r+0xa0>
 800c12a:	9b03      	ldr	r3, [sp, #12]
 800c12c:	1d19      	adds	r1, r3, #4
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	9103      	str	r1, [sp, #12]
 800c132:	2b00      	cmp	r3, #0
 800c134:	bfbb      	ittet	lt
 800c136:	425b      	neglt	r3, r3
 800c138:	f042 0202 	orrlt.w	r2, r2, #2
 800c13c:	9307      	strge	r3, [sp, #28]
 800c13e:	9307      	strlt	r3, [sp, #28]
 800c140:	bfb8      	it	lt
 800c142:	9204      	strlt	r2, [sp, #16]
 800c144:	7823      	ldrb	r3, [r4, #0]
 800c146:	2b2e      	cmp	r3, #46	@ 0x2e
 800c148:	d10a      	bne.n	800c160 <_svfiprintf_r+0x130>
 800c14a:	7863      	ldrb	r3, [r4, #1]
 800c14c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c14e:	d132      	bne.n	800c1b6 <_svfiprintf_r+0x186>
 800c150:	9b03      	ldr	r3, [sp, #12]
 800c152:	1d1a      	adds	r2, r3, #4
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	9203      	str	r2, [sp, #12]
 800c158:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c15c:	3402      	adds	r4, #2
 800c15e:	9305      	str	r3, [sp, #20]
 800c160:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c224 <_svfiprintf_r+0x1f4>
 800c164:	7821      	ldrb	r1, [r4, #0]
 800c166:	2203      	movs	r2, #3
 800c168:	4650      	mov	r0, sl
 800c16a:	f7f4 f8b9 	bl	80002e0 <memchr>
 800c16e:	b138      	cbz	r0, 800c180 <_svfiprintf_r+0x150>
 800c170:	9b04      	ldr	r3, [sp, #16]
 800c172:	eba0 000a 	sub.w	r0, r0, sl
 800c176:	2240      	movs	r2, #64	@ 0x40
 800c178:	4082      	lsls	r2, r0
 800c17a:	4313      	orrs	r3, r2
 800c17c:	3401      	adds	r4, #1
 800c17e:	9304      	str	r3, [sp, #16]
 800c180:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c184:	4824      	ldr	r0, [pc, #144]	@ (800c218 <_svfiprintf_r+0x1e8>)
 800c186:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c18a:	2206      	movs	r2, #6
 800c18c:	f7f4 f8a8 	bl	80002e0 <memchr>
 800c190:	2800      	cmp	r0, #0
 800c192:	d036      	beq.n	800c202 <_svfiprintf_r+0x1d2>
 800c194:	4b21      	ldr	r3, [pc, #132]	@ (800c21c <_svfiprintf_r+0x1ec>)
 800c196:	bb1b      	cbnz	r3, 800c1e0 <_svfiprintf_r+0x1b0>
 800c198:	9b03      	ldr	r3, [sp, #12]
 800c19a:	3307      	adds	r3, #7
 800c19c:	f023 0307 	bic.w	r3, r3, #7
 800c1a0:	3308      	adds	r3, #8
 800c1a2:	9303      	str	r3, [sp, #12]
 800c1a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1a6:	4433      	add	r3, r6
 800c1a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1aa:	e76a      	b.n	800c082 <_svfiprintf_r+0x52>
 800c1ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1b0:	460c      	mov	r4, r1
 800c1b2:	2001      	movs	r0, #1
 800c1b4:	e7a8      	b.n	800c108 <_svfiprintf_r+0xd8>
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	3401      	adds	r4, #1
 800c1ba:	9305      	str	r3, [sp, #20]
 800c1bc:	4619      	mov	r1, r3
 800c1be:	f04f 0c0a 	mov.w	ip, #10
 800c1c2:	4620      	mov	r0, r4
 800c1c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1c8:	3a30      	subs	r2, #48	@ 0x30
 800c1ca:	2a09      	cmp	r2, #9
 800c1cc:	d903      	bls.n	800c1d6 <_svfiprintf_r+0x1a6>
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d0c6      	beq.n	800c160 <_svfiprintf_r+0x130>
 800c1d2:	9105      	str	r1, [sp, #20]
 800c1d4:	e7c4      	b.n	800c160 <_svfiprintf_r+0x130>
 800c1d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1da:	4604      	mov	r4, r0
 800c1dc:	2301      	movs	r3, #1
 800c1de:	e7f0      	b.n	800c1c2 <_svfiprintf_r+0x192>
 800c1e0:	ab03      	add	r3, sp, #12
 800c1e2:	9300      	str	r3, [sp, #0]
 800c1e4:	462a      	mov	r2, r5
 800c1e6:	4b0e      	ldr	r3, [pc, #56]	@ (800c220 <_svfiprintf_r+0x1f0>)
 800c1e8:	a904      	add	r1, sp, #16
 800c1ea:	4638      	mov	r0, r7
 800c1ec:	f3af 8000 	nop.w
 800c1f0:	1c42      	adds	r2, r0, #1
 800c1f2:	4606      	mov	r6, r0
 800c1f4:	d1d6      	bne.n	800c1a4 <_svfiprintf_r+0x174>
 800c1f6:	89ab      	ldrh	r3, [r5, #12]
 800c1f8:	065b      	lsls	r3, r3, #25
 800c1fa:	f53f af2d 	bmi.w	800c058 <_svfiprintf_r+0x28>
 800c1fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c200:	e72c      	b.n	800c05c <_svfiprintf_r+0x2c>
 800c202:	ab03      	add	r3, sp, #12
 800c204:	9300      	str	r3, [sp, #0]
 800c206:	462a      	mov	r2, r5
 800c208:	4b05      	ldr	r3, [pc, #20]	@ (800c220 <_svfiprintf_r+0x1f0>)
 800c20a:	a904      	add	r1, sp, #16
 800c20c:	4638      	mov	r0, r7
 800c20e:	f000 f879 	bl	800c304 <_printf_i>
 800c212:	e7ed      	b.n	800c1f0 <_svfiprintf_r+0x1c0>
 800c214:	0800c694 	.word	0x0800c694
 800c218:	0800c69e 	.word	0x0800c69e
 800c21c:	00000000 	.word	0x00000000
 800c220:	0800bf79 	.word	0x0800bf79
 800c224:	0800c69a 	.word	0x0800c69a

0800c228 <_printf_common>:
 800c228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c22c:	4616      	mov	r6, r2
 800c22e:	4698      	mov	r8, r3
 800c230:	688a      	ldr	r2, [r1, #8]
 800c232:	690b      	ldr	r3, [r1, #16]
 800c234:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c238:	4293      	cmp	r3, r2
 800c23a:	bfb8      	it	lt
 800c23c:	4613      	movlt	r3, r2
 800c23e:	6033      	str	r3, [r6, #0]
 800c240:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c244:	4607      	mov	r7, r0
 800c246:	460c      	mov	r4, r1
 800c248:	b10a      	cbz	r2, 800c24e <_printf_common+0x26>
 800c24a:	3301      	adds	r3, #1
 800c24c:	6033      	str	r3, [r6, #0]
 800c24e:	6823      	ldr	r3, [r4, #0]
 800c250:	0699      	lsls	r1, r3, #26
 800c252:	bf42      	ittt	mi
 800c254:	6833      	ldrmi	r3, [r6, #0]
 800c256:	3302      	addmi	r3, #2
 800c258:	6033      	strmi	r3, [r6, #0]
 800c25a:	6825      	ldr	r5, [r4, #0]
 800c25c:	f015 0506 	ands.w	r5, r5, #6
 800c260:	d106      	bne.n	800c270 <_printf_common+0x48>
 800c262:	f104 0a19 	add.w	sl, r4, #25
 800c266:	68e3      	ldr	r3, [r4, #12]
 800c268:	6832      	ldr	r2, [r6, #0]
 800c26a:	1a9b      	subs	r3, r3, r2
 800c26c:	42ab      	cmp	r3, r5
 800c26e:	dc26      	bgt.n	800c2be <_printf_common+0x96>
 800c270:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c274:	6822      	ldr	r2, [r4, #0]
 800c276:	3b00      	subs	r3, #0
 800c278:	bf18      	it	ne
 800c27a:	2301      	movne	r3, #1
 800c27c:	0692      	lsls	r2, r2, #26
 800c27e:	d42b      	bmi.n	800c2d8 <_printf_common+0xb0>
 800c280:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c284:	4641      	mov	r1, r8
 800c286:	4638      	mov	r0, r7
 800c288:	47c8      	blx	r9
 800c28a:	3001      	adds	r0, #1
 800c28c:	d01e      	beq.n	800c2cc <_printf_common+0xa4>
 800c28e:	6823      	ldr	r3, [r4, #0]
 800c290:	6922      	ldr	r2, [r4, #16]
 800c292:	f003 0306 	and.w	r3, r3, #6
 800c296:	2b04      	cmp	r3, #4
 800c298:	bf02      	ittt	eq
 800c29a:	68e5      	ldreq	r5, [r4, #12]
 800c29c:	6833      	ldreq	r3, [r6, #0]
 800c29e:	1aed      	subeq	r5, r5, r3
 800c2a0:	68a3      	ldr	r3, [r4, #8]
 800c2a2:	bf0c      	ite	eq
 800c2a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2a8:	2500      	movne	r5, #0
 800c2aa:	4293      	cmp	r3, r2
 800c2ac:	bfc4      	itt	gt
 800c2ae:	1a9b      	subgt	r3, r3, r2
 800c2b0:	18ed      	addgt	r5, r5, r3
 800c2b2:	2600      	movs	r6, #0
 800c2b4:	341a      	adds	r4, #26
 800c2b6:	42b5      	cmp	r5, r6
 800c2b8:	d11a      	bne.n	800c2f0 <_printf_common+0xc8>
 800c2ba:	2000      	movs	r0, #0
 800c2bc:	e008      	b.n	800c2d0 <_printf_common+0xa8>
 800c2be:	2301      	movs	r3, #1
 800c2c0:	4652      	mov	r2, sl
 800c2c2:	4641      	mov	r1, r8
 800c2c4:	4638      	mov	r0, r7
 800c2c6:	47c8      	blx	r9
 800c2c8:	3001      	adds	r0, #1
 800c2ca:	d103      	bne.n	800c2d4 <_printf_common+0xac>
 800c2cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c2d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2d4:	3501      	adds	r5, #1
 800c2d6:	e7c6      	b.n	800c266 <_printf_common+0x3e>
 800c2d8:	18e1      	adds	r1, r4, r3
 800c2da:	1c5a      	adds	r2, r3, #1
 800c2dc:	2030      	movs	r0, #48	@ 0x30
 800c2de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c2e2:	4422      	add	r2, r4
 800c2e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c2e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c2ec:	3302      	adds	r3, #2
 800c2ee:	e7c7      	b.n	800c280 <_printf_common+0x58>
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	4622      	mov	r2, r4
 800c2f4:	4641      	mov	r1, r8
 800c2f6:	4638      	mov	r0, r7
 800c2f8:	47c8      	blx	r9
 800c2fa:	3001      	adds	r0, #1
 800c2fc:	d0e6      	beq.n	800c2cc <_printf_common+0xa4>
 800c2fe:	3601      	adds	r6, #1
 800c300:	e7d9      	b.n	800c2b6 <_printf_common+0x8e>
	...

0800c304 <_printf_i>:
 800c304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c308:	7e0f      	ldrb	r7, [r1, #24]
 800c30a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c30c:	2f78      	cmp	r7, #120	@ 0x78
 800c30e:	4691      	mov	r9, r2
 800c310:	4680      	mov	r8, r0
 800c312:	460c      	mov	r4, r1
 800c314:	469a      	mov	sl, r3
 800c316:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c31a:	d807      	bhi.n	800c32c <_printf_i+0x28>
 800c31c:	2f62      	cmp	r7, #98	@ 0x62
 800c31e:	d80a      	bhi.n	800c336 <_printf_i+0x32>
 800c320:	2f00      	cmp	r7, #0
 800c322:	f000 80d2 	beq.w	800c4ca <_printf_i+0x1c6>
 800c326:	2f58      	cmp	r7, #88	@ 0x58
 800c328:	f000 80b9 	beq.w	800c49e <_printf_i+0x19a>
 800c32c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c330:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c334:	e03a      	b.n	800c3ac <_printf_i+0xa8>
 800c336:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c33a:	2b15      	cmp	r3, #21
 800c33c:	d8f6      	bhi.n	800c32c <_printf_i+0x28>
 800c33e:	a101      	add	r1, pc, #4	@ (adr r1, 800c344 <_printf_i+0x40>)
 800c340:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c344:	0800c39d 	.word	0x0800c39d
 800c348:	0800c3b1 	.word	0x0800c3b1
 800c34c:	0800c32d 	.word	0x0800c32d
 800c350:	0800c32d 	.word	0x0800c32d
 800c354:	0800c32d 	.word	0x0800c32d
 800c358:	0800c32d 	.word	0x0800c32d
 800c35c:	0800c3b1 	.word	0x0800c3b1
 800c360:	0800c32d 	.word	0x0800c32d
 800c364:	0800c32d 	.word	0x0800c32d
 800c368:	0800c32d 	.word	0x0800c32d
 800c36c:	0800c32d 	.word	0x0800c32d
 800c370:	0800c4b1 	.word	0x0800c4b1
 800c374:	0800c3db 	.word	0x0800c3db
 800c378:	0800c46b 	.word	0x0800c46b
 800c37c:	0800c32d 	.word	0x0800c32d
 800c380:	0800c32d 	.word	0x0800c32d
 800c384:	0800c4d3 	.word	0x0800c4d3
 800c388:	0800c32d 	.word	0x0800c32d
 800c38c:	0800c3db 	.word	0x0800c3db
 800c390:	0800c32d 	.word	0x0800c32d
 800c394:	0800c32d 	.word	0x0800c32d
 800c398:	0800c473 	.word	0x0800c473
 800c39c:	6833      	ldr	r3, [r6, #0]
 800c39e:	1d1a      	adds	r2, r3, #4
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	6032      	str	r2, [r6, #0]
 800c3a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	e09d      	b.n	800c4ec <_printf_i+0x1e8>
 800c3b0:	6833      	ldr	r3, [r6, #0]
 800c3b2:	6820      	ldr	r0, [r4, #0]
 800c3b4:	1d19      	adds	r1, r3, #4
 800c3b6:	6031      	str	r1, [r6, #0]
 800c3b8:	0606      	lsls	r6, r0, #24
 800c3ba:	d501      	bpl.n	800c3c0 <_printf_i+0xbc>
 800c3bc:	681d      	ldr	r5, [r3, #0]
 800c3be:	e003      	b.n	800c3c8 <_printf_i+0xc4>
 800c3c0:	0645      	lsls	r5, r0, #25
 800c3c2:	d5fb      	bpl.n	800c3bc <_printf_i+0xb8>
 800c3c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c3c8:	2d00      	cmp	r5, #0
 800c3ca:	da03      	bge.n	800c3d4 <_printf_i+0xd0>
 800c3cc:	232d      	movs	r3, #45	@ 0x2d
 800c3ce:	426d      	negs	r5, r5
 800c3d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c3d4:	4859      	ldr	r0, [pc, #356]	@ (800c53c <_printf_i+0x238>)
 800c3d6:	230a      	movs	r3, #10
 800c3d8:	e011      	b.n	800c3fe <_printf_i+0xfa>
 800c3da:	6821      	ldr	r1, [r4, #0]
 800c3dc:	6833      	ldr	r3, [r6, #0]
 800c3de:	0608      	lsls	r0, r1, #24
 800c3e0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c3e4:	d402      	bmi.n	800c3ec <_printf_i+0xe8>
 800c3e6:	0649      	lsls	r1, r1, #25
 800c3e8:	bf48      	it	mi
 800c3ea:	b2ad      	uxthmi	r5, r5
 800c3ec:	2f6f      	cmp	r7, #111	@ 0x6f
 800c3ee:	4853      	ldr	r0, [pc, #332]	@ (800c53c <_printf_i+0x238>)
 800c3f0:	6033      	str	r3, [r6, #0]
 800c3f2:	bf14      	ite	ne
 800c3f4:	230a      	movne	r3, #10
 800c3f6:	2308      	moveq	r3, #8
 800c3f8:	2100      	movs	r1, #0
 800c3fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c3fe:	6866      	ldr	r6, [r4, #4]
 800c400:	60a6      	str	r6, [r4, #8]
 800c402:	2e00      	cmp	r6, #0
 800c404:	bfa2      	ittt	ge
 800c406:	6821      	ldrge	r1, [r4, #0]
 800c408:	f021 0104 	bicge.w	r1, r1, #4
 800c40c:	6021      	strge	r1, [r4, #0]
 800c40e:	b90d      	cbnz	r5, 800c414 <_printf_i+0x110>
 800c410:	2e00      	cmp	r6, #0
 800c412:	d04b      	beq.n	800c4ac <_printf_i+0x1a8>
 800c414:	4616      	mov	r6, r2
 800c416:	fbb5 f1f3 	udiv	r1, r5, r3
 800c41a:	fb03 5711 	mls	r7, r3, r1, r5
 800c41e:	5dc7      	ldrb	r7, [r0, r7]
 800c420:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c424:	462f      	mov	r7, r5
 800c426:	42bb      	cmp	r3, r7
 800c428:	460d      	mov	r5, r1
 800c42a:	d9f4      	bls.n	800c416 <_printf_i+0x112>
 800c42c:	2b08      	cmp	r3, #8
 800c42e:	d10b      	bne.n	800c448 <_printf_i+0x144>
 800c430:	6823      	ldr	r3, [r4, #0]
 800c432:	07df      	lsls	r7, r3, #31
 800c434:	d508      	bpl.n	800c448 <_printf_i+0x144>
 800c436:	6923      	ldr	r3, [r4, #16]
 800c438:	6861      	ldr	r1, [r4, #4]
 800c43a:	4299      	cmp	r1, r3
 800c43c:	bfde      	ittt	le
 800c43e:	2330      	movle	r3, #48	@ 0x30
 800c440:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c444:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c448:	1b92      	subs	r2, r2, r6
 800c44a:	6122      	str	r2, [r4, #16]
 800c44c:	f8cd a000 	str.w	sl, [sp]
 800c450:	464b      	mov	r3, r9
 800c452:	aa03      	add	r2, sp, #12
 800c454:	4621      	mov	r1, r4
 800c456:	4640      	mov	r0, r8
 800c458:	f7ff fee6 	bl	800c228 <_printf_common>
 800c45c:	3001      	adds	r0, #1
 800c45e:	d14a      	bne.n	800c4f6 <_printf_i+0x1f2>
 800c460:	f04f 30ff 	mov.w	r0, #4294967295
 800c464:	b004      	add	sp, #16
 800c466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c46a:	6823      	ldr	r3, [r4, #0]
 800c46c:	f043 0320 	orr.w	r3, r3, #32
 800c470:	6023      	str	r3, [r4, #0]
 800c472:	4833      	ldr	r0, [pc, #204]	@ (800c540 <_printf_i+0x23c>)
 800c474:	2778      	movs	r7, #120	@ 0x78
 800c476:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c47a:	6823      	ldr	r3, [r4, #0]
 800c47c:	6831      	ldr	r1, [r6, #0]
 800c47e:	061f      	lsls	r7, r3, #24
 800c480:	f851 5b04 	ldr.w	r5, [r1], #4
 800c484:	d402      	bmi.n	800c48c <_printf_i+0x188>
 800c486:	065f      	lsls	r7, r3, #25
 800c488:	bf48      	it	mi
 800c48a:	b2ad      	uxthmi	r5, r5
 800c48c:	6031      	str	r1, [r6, #0]
 800c48e:	07d9      	lsls	r1, r3, #31
 800c490:	bf44      	itt	mi
 800c492:	f043 0320 	orrmi.w	r3, r3, #32
 800c496:	6023      	strmi	r3, [r4, #0]
 800c498:	b11d      	cbz	r5, 800c4a2 <_printf_i+0x19e>
 800c49a:	2310      	movs	r3, #16
 800c49c:	e7ac      	b.n	800c3f8 <_printf_i+0xf4>
 800c49e:	4827      	ldr	r0, [pc, #156]	@ (800c53c <_printf_i+0x238>)
 800c4a0:	e7e9      	b.n	800c476 <_printf_i+0x172>
 800c4a2:	6823      	ldr	r3, [r4, #0]
 800c4a4:	f023 0320 	bic.w	r3, r3, #32
 800c4a8:	6023      	str	r3, [r4, #0]
 800c4aa:	e7f6      	b.n	800c49a <_printf_i+0x196>
 800c4ac:	4616      	mov	r6, r2
 800c4ae:	e7bd      	b.n	800c42c <_printf_i+0x128>
 800c4b0:	6833      	ldr	r3, [r6, #0]
 800c4b2:	6825      	ldr	r5, [r4, #0]
 800c4b4:	6961      	ldr	r1, [r4, #20]
 800c4b6:	1d18      	adds	r0, r3, #4
 800c4b8:	6030      	str	r0, [r6, #0]
 800c4ba:	062e      	lsls	r6, r5, #24
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	d501      	bpl.n	800c4c4 <_printf_i+0x1c0>
 800c4c0:	6019      	str	r1, [r3, #0]
 800c4c2:	e002      	b.n	800c4ca <_printf_i+0x1c6>
 800c4c4:	0668      	lsls	r0, r5, #25
 800c4c6:	d5fb      	bpl.n	800c4c0 <_printf_i+0x1bc>
 800c4c8:	8019      	strh	r1, [r3, #0]
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	6123      	str	r3, [r4, #16]
 800c4ce:	4616      	mov	r6, r2
 800c4d0:	e7bc      	b.n	800c44c <_printf_i+0x148>
 800c4d2:	6833      	ldr	r3, [r6, #0]
 800c4d4:	1d1a      	adds	r2, r3, #4
 800c4d6:	6032      	str	r2, [r6, #0]
 800c4d8:	681e      	ldr	r6, [r3, #0]
 800c4da:	6862      	ldr	r2, [r4, #4]
 800c4dc:	2100      	movs	r1, #0
 800c4de:	4630      	mov	r0, r6
 800c4e0:	f7f3 fefe 	bl	80002e0 <memchr>
 800c4e4:	b108      	cbz	r0, 800c4ea <_printf_i+0x1e6>
 800c4e6:	1b80      	subs	r0, r0, r6
 800c4e8:	6060      	str	r0, [r4, #4]
 800c4ea:	6863      	ldr	r3, [r4, #4]
 800c4ec:	6123      	str	r3, [r4, #16]
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c4f4:	e7aa      	b.n	800c44c <_printf_i+0x148>
 800c4f6:	6923      	ldr	r3, [r4, #16]
 800c4f8:	4632      	mov	r2, r6
 800c4fa:	4649      	mov	r1, r9
 800c4fc:	4640      	mov	r0, r8
 800c4fe:	47d0      	blx	sl
 800c500:	3001      	adds	r0, #1
 800c502:	d0ad      	beq.n	800c460 <_printf_i+0x15c>
 800c504:	6823      	ldr	r3, [r4, #0]
 800c506:	079b      	lsls	r3, r3, #30
 800c508:	d413      	bmi.n	800c532 <_printf_i+0x22e>
 800c50a:	68e0      	ldr	r0, [r4, #12]
 800c50c:	9b03      	ldr	r3, [sp, #12]
 800c50e:	4298      	cmp	r0, r3
 800c510:	bfb8      	it	lt
 800c512:	4618      	movlt	r0, r3
 800c514:	e7a6      	b.n	800c464 <_printf_i+0x160>
 800c516:	2301      	movs	r3, #1
 800c518:	4632      	mov	r2, r6
 800c51a:	4649      	mov	r1, r9
 800c51c:	4640      	mov	r0, r8
 800c51e:	47d0      	blx	sl
 800c520:	3001      	adds	r0, #1
 800c522:	d09d      	beq.n	800c460 <_printf_i+0x15c>
 800c524:	3501      	adds	r5, #1
 800c526:	68e3      	ldr	r3, [r4, #12]
 800c528:	9903      	ldr	r1, [sp, #12]
 800c52a:	1a5b      	subs	r3, r3, r1
 800c52c:	42ab      	cmp	r3, r5
 800c52e:	dcf2      	bgt.n	800c516 <_printf_i+0x212>
 800c530:	e7eb      	b.n	800c50a <_printf_i+0x206>
 800c532:	2500      	movs	r5, #0
 800c534:	f104 0619 	add.w	r6, r4, #25
 800c538:	e7f5      	b.n	800c526 <_printf_i+0x222>
 800c53a:	bf00      	nop
 800c53c:	0800c6a5 	.word	0x0800c6a5
 800c540:	0800c6b6 	.word	0x0800c6b6

0800c544 <memmove>:
 800c544:	4288      	cmp	r0, r1
 800c546:	b510      	push	{r4, lr}
 800c548:	eb01 0402 	add.w	r4, r1, r2
 800c54c:	d902      	bls.n	800c554 <memmove+0x10>
 800c54e:	4284      	cmp	r4, r0
 800c550:	4623      	mov	r3, r4
 800c552:	d807      	bhi.n	800c564 <memmove+0x20>
 800c554:	1e43      	subs	r3, r0, #1
 800c556:	42a1      	cmp	r1, r4
 800c558:	d008      	beq.n	800c56c <memmove+0x28>
 800c55a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c55e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c562:	e7f8      	b.n	800c556 <memmove+0x12>
 800c564:	4402      	add	r2, r0
 800c566:	4601      	mov	r1, r0
 800c568:	428a      	cmp	r2, r1
 800c56a:	d100      	bne.n	800c56e <memmove+0x2a>
 800c56c:	bd10      	pop	{r4, pc}
 800c56e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c572:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c576:	e7f7      	b.n	800c568 <memmove+0x24>

0800c578 <_sbrk_r>:
 800c578:	b538      	push	{r3, r4, r5, lr}
 800c57a:	4d06      	ldr	r5, [pc, #24]	@ (800c594 <_sbrk_r+0x1c>)
 800c57c:	2300      	movs	r3, #0
 800c57e:	4604      	mov	r4, r0
 800c580:	4608      	mov	r0, r1
 800c582:	602b      	str	r3, [r5, #0]
 800c584:	f7f4 fd30 	bl	8000fe8 <_sbrk>
 800c588:	1c43      	adds	r3, r0, #1
 800c58a:	d102      	bne.n	800c592 <_sbrk_r+0x1a>
 800c58c:	682b      	ldr	r3, [r5, #0]
 800c58e:	b103      	cbz	r3, 800c592 <_sbrk_r+0x1a>
 800c590:	6023      	str	r3, [r4, #0]
 800c592:	bd38      	pop	{r3, r4, r5, pc}
 800c594:	240007e0 	.word	0x240007e0

0800c598 <_realloc_r>:
 800c598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c59c:	4680      	mov	r8, r0
 800c59e:	4615      	mov	r5, r2
 800c5a0:	460c      	mov	r4, r1
 800c5a2:	b921      	cbnz	r1, 800c5ae <_realloc_r+0x16>
 800c5a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c5a8:	4611      	mov	r1, r2
 800c5aa:	f7ff bc59 	b.w	800be60 <_malloc_r>
 800c5ae:	b92a      	cbnz	r2, 800c5bc <_realloc_r+0x24>
 800c5b0:	f7ff fbea 	bl	800bd88 <_free_r>
 800c5b4:	2400      	movs	r4, #0
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5bc:	f000 f81a 	bl	800c5f4 <_malloc_usable_size_r>
 800c5c0:	4285      	cmp	r5, r0
 800c5c2:	4606      	mov	r6, r0
 800c5c4:	d802      	bhi.n	800c5cc <_realloc_r+0x34>
 800c5c6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c5ca:	d8f4      	bhi.n	800c5b6 <_realloc_r+0x1e>
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	4640      	mov	r0, r8
 800c5d0:	f7ff fc46 	bl	800be60 <_malloc_r>
 800c5d4:	4607      	mov	r7, r0
 800c5d6:	2800      	cmp	r0, #0
 800c5d8:	d0ec      	beq.n	800c5b4 <_realloc_r+0x1c>
 800c5da:	42b5      	cmp	r5, r6
 800c5dc:	462a      	mov	r2, r5
 800c5de:	4621      	mov	r1, r4
 800c5e0:	bf28      	it	cs
 800c5e2:	4632      	movcs	r2, r6
 800c5e4:	f7ff fbc2 	bl	800bd6c <memcpy>
 800c5e8:	4621      	mov	r1, r4
 800c5ea:	4640      	mov	r0, r8
 800c5ec:	f7ff fbcc 	bl	800bd88 <_free_r>
 800c5f0:	463c      	mov	r4, r7
 800c5f2:	e7e0      	b.n	800c5b6 <_realloc_r+0x1e>

0800c5f4 <_malloc_usable_size_r>:
 800c5f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5f8:	1f18      	subs	r0, r3, #4
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	bfbc      	itt	lt
 800c5fe:	580b      	ldrlt	r3, [r1, r0]
 800c600:	18c0      	addlt	r0, r0, r3
 800c602:	4770      	bx	lr

0800c604 <_init>:
 800c604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c606:	bf00      	nop
 800c608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c60a:	bc08      	pop	{r3}
 800c60c:	469e      	mov	lr, r3
 800c60e:	4770      	bx	lr

0800c610 <_fini>:
 800c610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c612:	bf00      	nop
 800c614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c616:	bc08      	pop	{r3}
 800c618:	469e      	mov	lr, r3
 800c61a:	4770      	bx	lr
