Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\Selectordisplay.v" into library work
Parsing module <Selectordisplay>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\SelectorDigito.v" into library work
Parsing module <Selectordigito>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\ResetJuego.v" into library work
Parsing module <ResetJuego>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\PulsoAImpulso.v" into library work
Parsing module <PulsoAImpulso>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\DivisorFrecuencia.v" into library work
Parsing module <DivisorFrecuencia>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\cuenta.v" into library work
Parsing module <cuenta>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\Control.v" into library work
Parsing module <Control>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\Contador1Bit.v" into library work
Parsing module <Contador1Bit>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\Codificadorsietesegmentos.v" into library work
Parsing module <Codificadorsietesegmentos>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\CodificadorLed.v" into library work
Parsing module <CodificadorLed>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\ApagaLED.v" into library work
Parsing module <ApagaLED>.
Analyzing Verilog file "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\main.v" into library work
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <DivisorFrecuencia>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\DivisorFrecuencia.v" Line 33: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\debounce.v" Line 40: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <PulsoAImpulso>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\PulsoAImpulso.v" Line 40: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <cuenta>.
WARNING:HDLCompiler:91 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\cuenta.v" Line 39: Signal <estado> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <ResetJuego>.

Elaborating module <Codificadorsietesegmentos>.

Elaborating module <Selectordisplay>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\Selectordisplay.v" Line 35: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\Selectordisplay.v" Line 39: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Selectordigito>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\SelectorDigito.v" Line 37: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\SelectorDigito.v" Line 41: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Contador1Bit>.

Elaborating module <CodificadorLed>.

Elaborating module <ApagaLED>.
WARNING:HDLCompiler:413 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\ApagaLED.v" Line 31: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <Control>.
WARNING:HDLCompiler:91 - "C:\Users\Fernando\Desktop\SimulacionesX\JuegoLED\Control.v" Line 46: Signal <estado> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/main.v".
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <DivisorFrecuencia>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/divisorfrecuencia.v".
    Found 1-bit register for signal <freq>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_2_o_add_2_OUT> created at line 33.
    Found 16-bit comparator greater for signal <count[15]_PWR_2_o_LessThan_2_o> created at line 31
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DivisorFrecuencia> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/debounce.v".
        NDELAY = 2000000
        NBITS = 21
    Found 21-bit register for signal <count>.
    Found 1-bit register for signal <clean>.
    Found 1-bit register for signal <xnew>.
    Found 21-bit adder for signal <count[20]_GND_3_o_add_3_OUT> created at line 40.
    Found 1-bit comparator equal for signal <n0000> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.

Synthesizing Unit <PulsoAImpulso>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/pulsoaimpulso.v".
    Found 1-bit register for signal <valorNuevo>.
    Found 1-bit register for signal <impulso>.
    Found 1-bit register for signal <valorAntiguo>.
    Found 12-bit register for signal <count>.
    Found 12-bit adder for signal <count[11]_GND_4_o_add_6_OUT> created at line 40.
    Found 12-bit comparator greater for signal <count[11]_PWR_4_o_LessThan_6_o> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PulsoAImpulso> synthesized.

Synthesizing Unit <cuenta>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/cuenta.v".
    Found 2-bit register for signal <estado>.
    Found 4x3-bit Read Only RAM for signal <_n0047>
    Found 2-bit 4-to-1 multiplexer for signal <Nestado> created at line 39.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <estado> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cuenta> synthesized.

Synthesizing Unit <ResetJuego>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/resetjuego.v".
    Summary:
	no macro.
Unit <ResetJuego> synthesized.

Synthesizing Unit <Codificadorsietesegmentos>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/codificadorsietesegmentos.v".
    Found 4x7-bit Read Only RAM for signal <Codificar>
    Summary:
	inferred   1 RAM(s).
Unit <Codificadorsietesegmentos> synthesized.

Synthesizing Unit <Selectordisplay>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/selectordisplay.v".
    Found 2-bit register for signal <digito>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_8_o_add_2_OUT> created at line 35.
    Found 2-bit adder for signal <digito[1]_GND_8_o_add_3_OUT> created at line 39.
    Found 7-bit 4-to-1 multiplexer for signal <displaytotal> created at line 47.
    Found 18-bit comparator greater for signal <counter[17]_PWR_8_o_LessThan_2_o> created at line 34
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Selectordisplay> synthesized.

Synthesizing Unit <Selectordigito>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/selectordigito.v".
    Found 2-bit register for signal <digito>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_9_o_add_2_OUT> created at line 37.
    Found 2-bit adder for signal <digito[1]_GND_9_o_add_3_OUT> created at line 41.
    Found 4x4-bit Read Only RAM for signal <Switch>
    Found 18-bit comparator greater for signal <counter[17]_PWR_9_o_LessThan_2_o> created at line 36
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Selectordigito> synthesized.

Synthesizing Unit <Contador1Bit>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/contador1bit.v".
    Found 1-bit register for signal <count>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Contador1Bit> synthesized.

Synthesizing Unit <CodificadorLed>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/codificadorled.v".
    Found 4x3-bit Read Only RAM for signal <LEDS>
    Summary:
	inferred   1 RAM(s).
Unit <CodificadorLed> synthesized.

Synthesizing Unit <ApagaLED>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/apagaled.v".
    Found 13-bit register for signal <counter>.
    Found 1-bit register for signal <Apagar>.
    Found 13-bit adder for signal <counter[12]_GND_12_o_add_3_OUT> created at line 31.
    Found 13-bit comparator greater for signal <GND_12_o_counter[12]_LessThan_3_o> created at line 30
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ApagaLED> synthesized.

Synthesizing Unit <Control>.
    Related source file is "c:/users/fernando/desktop/simulacionesx/juegoled/control.v".
    Found 4-bit register for signal <estado>.
    Found finite state machine <FSM_2> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 35                                             |
    | Inputs             | 12                                             |
    | Outputs            | 9                                              |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 4x3-bit single-port Read Only RAM                     : 3
 4x4-bit single-port Read Only RAM                     : 1
 4x7-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 12
 12-bit adder                                          : 2
 13-bit adder                                          : 1
 16-bit adder                                          : 1
 18-bit adder                                          : 2
 2-bit adder                                           : 2
 21-bit adder                                          : 4
# Registers                                            : 31
 1-bit register                                        : 17
 12-bit register                                       : 2
 13-bit register                                       : 1
 16-bit register                                       : 1
 18-bit register                                       : 2
 2-bit register                                        : 4
 21-bit register                                       : 4
# Comparators                                          : 10
 1-bit comparator equal                                : 4
 12-bit comparator greater                             : 2
 13-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 18-bit comparator greater                             : 2
# Multiplexers                                         : 3
 2-bit 4-to-1 multiplexer                              : 2
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ApagaLED>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ApagaLED> synthesized (advanced).

Synthesizing (advanced) Unit <CodificadorLed>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LEDS> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numero>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LEDS>          |          |
    -----------------------------------------------------------------------
Unit <CodificadorLed> synthesized (advanced).

Synthesizing (advanced) Unit <Codificadorsietesegmentos>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Codificar> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numero>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Codificar>     |          |
    -----------------------------------------------------------------------
Unit <Codificadorsietesegmentos> synthesized (advanced).

Synthesizing (advanced) Unit <DivisorFrecuencia>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DivisorFrecuencia> synthesized (advanced).

Synthesizing (advanced) Unit <PulsoAImpulso>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <PulsoAImpulso> synthesized (advanced).

Synthesizing (advanced) Unit <Selectordigito>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <digito>: 1 register on signal <digito>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Switch> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digito>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Switch>        |          |
    -----------------------------------------------------------------------
Unit <Selectordigito> synthesized (advanced).

Synthesizing (advanced) Unit <Selectordisplay>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <digito>: 1 register on signal <digito>.
Unit <Selectordisplay> synthesized (advanced).

Synthesizing (advanced) Unit <cuenta>.
INFO:Xst:3231 - The small RAM <Mram__n0047> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <estado>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cuenta> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 4x3-bit single-port distributed Read Only RAM         : 3
 4x4-bit single-port distributed Read Only RAM         : 1
 4x7-bit single-port distributed Read Only RAM         : 2
# Counters                                             : 12
 12-bit up counter                                     : 2
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 18-bit up counter                                     : 2
 2-bit up counter                                      : 2
 21-bit up counter                                     : 4
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 10
 1-bit comparator equal                                : 4
 12-bit comparator greater                             : 2
 13-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 18-bit comparator greater                             : 2
# Multiplexers                                         : 3
 2-bit 4-to-1 multiplexer                              : 2
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <control1/FSM_2> on signal <estado[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0011  | 001
 0001  | 010
 0010  | 011
 0101  | 100
 0100  | 101
 0111  | 110
 0110  | 111
-------------------

Optimizing unit <main> ...

Optimizing unit <debounce> ...

Optimizing unit <PulsoAImpulso> ...

Optimizing unit <cuenta> ...

Optimizing unit <Control> ...
INFO:Xst:2261 - The FF/Latch <controlswitch/digito_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controldisplay/digito_0> 
INFO:Xst:2261 - The FF/Latch <controlswitch/digito_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controldisplay/digito_1> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_0> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_0> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_1> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_1> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_2> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_2> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_3> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_3> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_4> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_4> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_5> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_5> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_6> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_6> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_7> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_7> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_8> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_8> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_9> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_9> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_10> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_10> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_11> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_11> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_12> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_12> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_13> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_13> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_14> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_14> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_15> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_15> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_16> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_16> 
INFO:Xst:2261 - The FF/Latch <controldisplay/counter_17> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <controlswitch/counter_17> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 3.
FlipFlop control1/estado_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 182
 Flip-Flops                                            : 182

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 573
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 146
#      LUT2                        : 15
#      LUT3                        : 8
#      LUT4                        : 12
#      LUT5                        : 4
#      LUT6                        : 73
#      MUXCY                       : 146
#      VCC                         : 1
#      XORCY                       : 155
# FlipFlops/Latches                : 182
#      FD                          : 38
#      FD_1                        : 11
#      FDE                         : 2
#      FDR                         : 34
#      FDRE                        : 97
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 4
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             182  out of  18224     0%  
 Number of Slice LUTs:                  270  out of   9112     2%  
    Number used as Logic:               270  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    271
   Number with an unused Flip Flop:      89  out of    271    32%  
   Number with an unused LUT:             1  out of    271     0%  
   Number of fully used LUT-FF pairs:   181  out of    271    66%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
reloj1k/freq                       | BUFG                   | 53    |
clock                              | BUFGP                  | 129   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.060ns (Maximum Frequency: 141.651MHz)
   Minimum input arrival time before clock: 3.723ns
   Maximum output required time after clock: 5.102ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'reloj1k/freq'
  Clock period: 7.060ns (frequency: 141.651MHz)
  Total number of paths / destination ports: 1045 / 79
-------------------------------------------------------------------------
Delay:               3.530ns (Levels of Logic = 2)
  Source:            control1/estado_FSM_FFd1 (FF)
  Destination:       botonBimpulso/count_0 (FF)
  Source Clock:      reloj1k/freq rising
  Destination Clock: reloj1k/freq falling

  Data Path: control1/estado_FSM_FFd1 to botonBimpulso/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.300  control1/estado_FSM_FFd1 (control1/estado_FSM_FFd1)
     LUT5:I2->O           12   0.205   1.273  botonBimpulso/Mcount_count_val1 (botonBimpulso/Mcount_count_val)
     LUT6:I0->O            1   0.203   0.000  botonBimpulso/count_0_rstpot (botonBimpulso/count_0_rstpot)
     FD:D                      0.102          botonBimpulso/count_0
    ----------------------------------------
    Total                      3.530ns (0.957ns logic, 2.573ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.606ns (frequency: 217.099MHz)
  Total number of paths / destination ports: 3659 / 329
-------------------------------------------------------------------------
Delay:               4.606ns (Levels of Logic = 3)
  Source:            controldisplay/counter_7 (FF)
  Destination:       controldisplay/counter_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: controldisplay/counter_7 to controldisplay/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.864  controldisplay/counter_7 (controldisplay/counter_7)
     LUT4:I0->O            1   0.203   0.580  controldisplay/counter[17]_PWR_8_o_LessThan_2_o_inv1 (controldisplay/counter[17]_PWR_8_o_LessThan_2_o_inv1)
     LUT6:I5->O            1   0.205   0.580  controldisplay/counter[17]_PWR_8_o_LessThan_2_o_inv2 (controldisplay/counter[17]_PWR_8_o_LessThan_2_o_inv2)
     LUT6:I5->O           20   0.205   1.092  controldisplay/counter[17]_PWR_8_o_LessThan_2_o_inv3 (controldisplay/counter[17]_PWR_8_o_LessThan_2_o_inv)
     FDR:R                     0.430          controldisplay/counter_0
    ----------------------------------------
    Total                      4.606ns (1.490ns logic, 3.116ns route)
                                       (32.3% logic, 67.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 92 / 92
-------------------------------------------------------------------------
Offset:              3.723ns (Levels of Logic = 2)
  Source:            BotonB (PAD)
  Destination:       LimpiaBotonB/count_20 (FF)
  Destination Clock: clock rising

  Data Path: BotonB to LimpiaBotonB/count_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  BotonB_IBUF (BotonB_IBUF)
     LUT2:I0->O           21   0.203   1.113  LimpiaBotonB/n0000_inv1 (LimpiaBotonB/n0000_inv)
     FDRE:R                    0.430          LimpiaBotonB/count_0
    ----------------------------------------
    Total                      3.723ns (1.855ns logic, 1.868ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              5.097ns (Levels of Logic = 2)
  Source:            controlswitch/digito_0 (FF)
  Destination:       displaytotal<4> (PAD)
  Source Clock:      clock rising

  Data Path: controlswitch/digito_0 to displaytotal<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.447   1.297  controlswitch/digito_0 (controlswitch/digito_0)
     LUT6:I0->O            1   0.203   0.579  controldisplay/Mmux_displaytotal51 (displaytotal_4_OBUF)
     OBUF:I->O                 2.571          displaytotal_4_OBUF (displaytotal<4>)
    ----------------------------------------
    Total                      5.097ns (3.221ns logic, 1.876ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reloj1k/freq'
  Total number of paths / destination ports: 28 / 9
-------------------------------------------------------------------------
Offset:              5.102ns (Levels of Logic = 2)
  Source:            control1/estado_FSM_FFd1 (FF)
  Destination:       LedRED (PAD)
  Source Clock:      reloj1k/freq rising

  Data Path: control1/estado_FSM_FFd1 to LedRED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.447   1.300  control1/estado_FSM_FFd1 (control1/estado_FSM_FFd1)
     LUT3:I0->O            1   0.205   0.579  control1/estado_LED<0>1 (LedRED_OBUF)
     OBUF:I->O                 2.571          LedRED_OBUF (LedRED)
    ----------------------------------------
    Total                      5.102ns (3.223ns logic, 1.879ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.606|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reloj1k/freq
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.811|         |    4.546|         |
reloj1k/freq   |    3.936|    3.385|    5.263|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.32 secs
 
--> 

Total memory usage is 178028 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :   25 (   0 filtered)

