// Seed: 1163573973
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_4 = 1'b0;
  wire  id_5;
  wire  id_6 = id_3;
  always while (1) if (id_4) assign id_6 = 1;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  tri  id_3,
    output wand id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6
  );
  assign id_2 = 1;
  assign id_4 = 1;
endmodule
