#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563c957ec370 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0x563c95858710_0 .var "CLK", 0 0;
v0x563c958587d0_0 .var "INSTRUCTION", 31 0;
v0x563c958588e0_0 .net "PC", 31 0, v0x563c95854260_0;  1 drivers
v0x563c958589d0_0 .var "RESET", 0 0;
v0x563c95858a70 .array "instr_mem", 0 1023, 7 0;
E_0x563c9580ed20 .event anyedge, v0x563c95854260_0;
S_0x563c95825ed0 .scope module, "mycpu" "cpu" 2 51, 3 9 0, S_0x563c957ec370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0x563c958570a0_0 .net "ALUOP", 2 0, v0x563c95856560_0;  1 drivers
v0x563c95857160_0 .net "ALUSRC", 0 0, v0x563c95856690_0;  1 drivers
v0x563c95857270_0 .net "BRANCH", 0 0, v0x563c95856750_0;  1 drivers
v0x563c95857360_0 .net "CLK", 0 0, v0x563c95858710_0;  1 drivers
v0x563c95857450_0 .net "IMMEDIATE", 7 0, v0x563c95852010_0;  1 drivers
v0x563c95857590_0 .net "INSTRUCTION", 31 0, v0x563c958587d0_0;  1 drivers
v0x563c95857630_0 .net "JUMP", 0 0, v0x563c95856850_0;  1 drivers
v0x563c95857720_0 .net/s "NEGATIVENUMBER", 7 0, v0x563c95856fa0_0;  1 drivers
v0x563c95857810_0 .net "NEMUX", 0 0, v0x563c95856920_0;  1 drivers
v0x563c958578b0_0 .net "OFFSET", 7 0, v0x563c958521f0_0;  1 drivers
v0x563c958579c0_0 .net "OPCODE", 7 0, v0x563c958522b0_0;  1 drivers
v0x563c95857ad0_0 .net "PC", 31 0, v0x563c95854260_0;  alias, 1 drivers
v0x563c95857b90_0 .net "READREG1", 2 0, v0x563c95852390_0;  1 drivers
v0x563c95857c80_0 .net "READREG2", 2 0, v0x563c958524c0_0;  1 drivers
v0x563c95857d90_0 .net/s "REGOUT1", 7 0, v0x563c95855560_0;  1 drivers
v0x563c95857e50_0 .net/s "REGOUT2", 7 0, v0x563c958556c0_0;  1 drivers
v0x563c95857f10_0 .net "RESET", 0 0, v0x563c958589d0_0;  1 drivers
v0x563c95858110_0 .net/s "WRITEDATA", 7 0, v0x563c958503e0_0;  1 drivers
v0x563c958581d0_0 .net "WRITEENABLE", 0 0, v0x563c95856ae0_0;  1 drivers
v0x563c958582c0_0 .net "WRITEREG", 2 0, v0x563c958525a0_0;  1 drivers
v0x563c958583d0_0 .net "ZERO", 0 0, L_0x563c95869ea0;  1 drivers
v0x563c958584c0_0 .net/s "mux1_out", 7 0, L_0x563c95869a70;  1 drivers
v0x563c958585d0_0 .net/s "mux2_out", 7 0, L_0x563c95869ba0;  1 drivers
S_0x563c9580fd00 .scope module, "ALU" "alu" 3 72, 4 85 0, S_0x563c95825ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x563c95851090_0 .net/s "DATA1", 7 0, v0x563c95855560_0;  alias, 1 drivers
v0x563c95851150_0 .net/s "DATA2", 7 0, L_0x563c95869ba0;  alias, 1 drivers
v0x563c95851210_0 .net/s "I0", 7 0, v0x563c95850f90_0;  1 drivers
v0x563c958512b0_0 .net/s "I1", 7 0, v0x563c958326a0_0;  1 drivers
v0x563c958513c0_0 .net/s "I2", 7 0, v0x563c9584fc40_0;  1 drivers
v0x563c95851520_0 .net/s "I3", 7 0, v0x563c95850b40_0;  1 drivers
v0x563c95851630_0 .net/s "RESULT", 7 0, v0x563c958503e0_0;  alias, 1 drivers
v0x563c958516f0_0 .net "SELECT", 2 0, v0x563c95856560_0;  alias, 1 drivers
v0x563c95851790_0 .net "ZERO", 0 0, L_0x563c95869ea0;  alias, 1 drivers
v0x563c95851830_0 .net/s *"_ivl_0", 31 0, L_0x563c95869cd0;  1 drivers
L_0x7f472611a0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563c95851910_0 .net/2s *"_ivl_2", 31 0, L_0x7f472611a0f0;  1 drivers
v0x563c958519f0_0 .net *"_ivl_4", 0 0, L_0x563c95869e00;  1 drivers
L_0x7f472611a138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563c95851ab0_0 .net/2u *"_ivl_6", 0 0, L_0x7f472611a138;  1 drivers
L_0x7f472611a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563c95851b90_0 .net/2u *"_ivl_8", 0 0, L_0x7f472611a180;  1 drivers
L_0x563c95869cd0 .extend/s 32, v0x563c958503e0_0;
L_0x563c95869e00 .cmp/eq 32, L_0x563c95869cd0, L_0x7f472611a0f0;
L_0x563c95869ea0 .functor MUXZ 1, L_0x7f472611a180, L_0x7f472611a138, L_0x563c95869e00, C4<>;
S_0x563c9580fee0 .scope module, "add_unit" "ADD" 4 97, 4 17 0, S_0x563c9580fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x563c9582dfd0_0 .net/s "DATA1", 7 0, v0x563c95855560_0;  alias, 1 drivers
v0x563c958325a0_0 .net/s "DATA2", 7 0, L_0x563c95869ba0;  alias, 1 drivers
v0x563c958326a0_0 .var/s "RESULT", 7 0;
E_0x563c9580efb0 .event anyedge, v0x563c958325a0_0, v0x563c9582dfd0_0;
S_0x563c9584f9d0 .scope module, "and_unit" "AND" 4 98, 4 33 0, S_0x563c9580fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x563c95831f40_0 .net/s "DATA1", 7 0, v0x563c95855560_0;  alias, 1 drivers
v0x563c95832040_0 .net/s "DATA2", 7 0, L_0x563c95869ba0;  alias, 1 drivers
v0x563c9584fc40_0 .var/s "RESULT", 7 0;
S_0x563c9584fd90 .scope module, "mux_unit" "mux" 4 103, 4 64 0, S_0x563c9580fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I0";
    .port_info 1 /INPUT 8 "I1";
    .port_info 2 /INPUT 8 "I2";
    .port_info 3 /INPUT 8 "I3";
    .port_info 4 /INPUT 3 "SELECT";
    .port_info 5 /OUTPUT 8 "RESULT";
v0x563c95850070_0 .net/s "I0", 7 0, v0x563c95850f90_0;  alias, 1 drivers
v0x563c95850150_0 .net/s "I1", 7 0, v0x563c958326a0_0;  alias, 1 drivers
v0x563c95850240_0 .net/s "I2", 7 0, v0x563c9584fc40_0;  alias, 1 drivers
v0x563c95850340_0 .net/s "I3", 7 0, v0x563c95850b40_0;  alias, 1 drivers
v0x563c958503e0_0 .var/s "RESULT", 7 0;
v0x563c95850510_0 .net "SELECT", 2 0, v0x563c95856560_0;  alias, 1 drivers
E_0x563c957d9510/0 .event anyedge, v0x563c95850510_0, v0x563c95850340_0, v0x563c9584fc40_0, v0x563c958326a0_0;
E_0x563c957d9510/1 .event anyedge, v0x563c95850070_0;
E_0x563c957d9510 .event/or E_0x563c957d9510/0, E_0x563c957d9510/1;
S_0x563c958506b0 .scope module, "or_unit" "OR" 4 99, 4 48 0, S_0x563c9580fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x563c95850900_0 .net/s "DATA1", 7 0, v0x563c95855560_0;  alias, 1 drivers
v0x563c95850a30_0 .net/s "DATA2", 7 0, L_0x563c95869ba0;  alias, 1 drivers
v0x563c95850b40_0 .var/s "RESULT", 7 0;
S_0x563c95850c40 .scope module, "uut" "FORWARD" 4 96, 4 3 0, S_0x563c9580fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
v0x563c95850eb0_0 .net/s "DATA2", 7 0, L_0x563c95869ba0;  alias, 1 drivers
v0x563c95850f90_0 .var/s "RESULT", 7 0;
E_0x563c95836420 .event anyedge, v0x563c958325a0_0;
S_0x563c95851d10 .scope module, "DECODER" "Instruction_decode" 3 53, 5 20 0, S_0x563c95825ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 8 "IMMEDIATE";
    .port_info 3 /OUTPUT 3 "READREG1";
    .port_info 4 /OUTPUT 3 "READREG2";
    .port_info 5 /OUTPUT 3 "WRITEREG";
    .port_info 6 /OUTPUT 8 "OFFSET";
v0x563c95852010_0 .var "IMMEDIATE", 7 0;
v0x563c95852110_0 .net "INSTRUCTION", 31 0, v0x563c958587d0_0;  alias, 1 drivers
v0x563c958521f0_0 .var "OFFSET", 7 0;
v0x563c958522b0_0 .var "OPCODE", 7 0;
v0x563c95852390_0 .var "READREG1", 2 0;
v0x563c958524c0_0 .var "READREG2", 2 0;
v0x563c958525a0_0 .var "WRITEREG", 2 0;
E_0x563c95851fb0 .event anyedge, v0x563c95852110_0;
S_0x563c958527a0 .scope module, "MUX1" "mux_unit" 3 66, 6 25 0, S_0x563c95825ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0x563c95852980_0 .net/s "DATA1", 7 0, v0x563c958556c0_0;  alias, 1 drivers
v0x563c95852a60_0 .net/s "DATA2", 7 0, v0x563c95856fa0_0;  alias, 1 drivers
v0x563c95852b40_0 .net/s "OUTPUT", 7 0, L_0x563c95869a70;  alias, 1 drivers
v0x563c95852c00_0 .net "select", 0 0, v0x563c95856920_0;  alias, 1 drivers
L_0x563c95869a70 .functor MUXZ 8, v0x563c958556c0_0, v0x563c95856fa0_0, v0x563c95856920_0, C4<>;
S_0x563c95852d70 .scope module, "MUX2" "mux_unit" 3 69, 6 25 0, S_0x563c95825ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0x563c95852f50_0 .net/s "DATA1", 7 0, v0x563c95852010_0;  alias, 1 drivers
v0x563c95853060_0 .net/s "DATA2", 7 0, L_0x563c95869a70;  alias, 1 drivers
v0x563c95853130_0 .net/s "OUTPUT", 7 0, L_0x563c95869ba0;  alias, 1 drivers
v0x563c95853200_0 .net "select", 0 0, v0x563c95856690_0;  alias, 1 drivers
L_0x563c95869ba0 .functor MUXZ 8, v0x563c95852010_0, L_0x563c95869a70, v0x563c95856690_0, C4<>;
S_0x563c95853350 .scope module, "PCUNIT" "pc_unit" 3 50, 7 29 0, S_0x563c95825ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 1 "BRANCH";
    .port_info 4 /INPUT 1 "ZERO";
    .port_info 5 /INPUT 1 "JUMP";
    .port_info 6 /INPUT 8 "OFFSET";
L_0x563c95858b80 .functor AND 1, L_0x563c95869ea0, v0x563c95856750_0, C4<1>, C4<1>;
L_0x563c95858c10 .functor OR 1, v0x563c95856850_0, L_0x563c95858b80, C4<0>, C4<0>;
v0x563c95853cc0_0 .net "BRANCH", 0 0, v0x563c95856750_0;  alias, 1 drivers
v0x563c95853da0_0 .net/s "BRANCH_TARGET", 31 0, L_0x563c95869700;  1 drivers
v0x563c95853e60_0 .net "Branching", 0 0, L_0x563c95858b80;  1 drivers
v0x563c95853f30_0 .net "CLK", 0 0, v0x563c95858710_0;  alias, 1 drivers
v0x563c95853fd0_0 .net "JUMP", 0 0, v0x563c95856850_0;  alias, 1 drivers
v0x563c958540e0_0 .net/s "OFFSET", 7 0, v0x563c958521f0_0;  alias, 1 drivers
v0x563c958541a0_0 .net/s "OFFSET_EXTENDED", 31 0, L_0x563c95869450;  1 drivers
v0x563c95854260_0 .var "PC", 31 0;
v0x563c95854340_0 .net/s "PC_plus_four", 31 0, L_0x563c95868d50;  1 drivers
v0x563c958544c0_0 .net "RESET", 0 0, v0x563c958589d0_0;  alias, 1 drivers
v0x563c95854560_0 .net "ZERO", 0 0, L_0x563c95869ea0;  alias, 1 drivers
v0x563c95854630_0 .net *"_ivl_10", 23 0, L_0x563c95869150;  1 drivers
v0x563c958546f0_0 .net *"_ivl_12", 31 0, L_0x563c95869310;  1 drivers
v0x563c958547d0_0 .net *"_ivl_16", 29 0, L_0x563c958693b0;  1 drivers
L_0x7f472611a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563c958548b0_0 .net *"_ivl_18", 1 0, L_0x7f472611a060;  1 drivers
L_0x7f472611a0a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563c95854990_0 .net/2u *"_ivl_20", 31 0, L_0x7f472611a0a8;  1 drivers
v0x563c95854a70_0 .net *"_ivl_22", 31 0, L_0x563c958695d0;  1 drivers
L_0x7f472611a018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563c95854b50_0 .net/2u *"_ivl_4", 31 0, L_0x7f472611a018;  1 drivers
v0x563c95854c30_0 .net *"_ivl_9", 0 0, L_0x563c958690b0;  1 drivers
v0x563c95854d10_0 .net/s "nextpc", 31 0, L_0x563c95869980;  1 drivers
v0x563c95854e00_0 .net "selector", 0 0, L_0x563c95858c10;  1 drivers
E_0x563c95853630 .event posedge, v0x563c95853f30_0;
L_0x563c95868d50 .delay 32 (1,1,1) L_0x563c95868d50/d;
L_0x563c95868d50/d .arith/sum 32, v0x563c95854260_0, L_0x7f472611a018;
L_0x563c958690b0 .part v0x563c958521f0_0, 7, 1;
LS_0x563c95869150_0_0 .concat [ 1 1 1 1], L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0;
LS_0x563c95869150_0_4 .concat [ 1 1 1 1], L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0;
LS_0x563c95869150_0_8 .concat [ 1 1 1 1], L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0;
LS_0x563c95869150_0_12 .concat [ 1 1 1 1], L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0;
LS_0x563c95869150_0_16 .concat [ 1 1 1 1], L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0;
LS_0x563c95869150_0_20 .concat [ 1 1 1 1], L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0, L_0x563c958690b0;
LS_0x563c95869150_1_0 .concat [ 4 4 4 4], LS_0x563c95869150_0_0, LS_0x563c95869150_0_4, LS_0x563c95869150_0_8, LS_0x563c95869150_0_12;
LS_0x563c95869150_1_4 .concat [ 4 4 0 0], LS_0x563c95869150_0_16, LS_0x563c95869150_0_20;
L_0x563c95869150 .concat [ 16 8 0 0], LS_0x563c95869150_1_0, LS_0x563c95869150_1_4;
L_0x563c95869310 .concat [ 8 24 0 0], v0x563c958521f0_0, L_0x563c95869150;
L_0x563c958693b0 .part L_0x563c95869310, 0, 30;
L_0x563c95869450 .concat [ 2 30 0 0], L_0x7f472611a060, L_0x563c958693b0;
L_0x563c958695d0 .arith/sum 32, v0x563c95854260_0, L_0x7f472611a0a8;
L_0x563c95869700 .delay 32 (2,2,2) L_0x563c95869700/d;
L_0x563c95869700/d .arith/sum 32, L_0x563c95869450, L_0x563c958695d0;
S_0x563c958536b0 .scope module, "mux" "MUX_unit" 7 54, 7 68 0, S_0x563c95853350;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECTOR";
    .port_info 3 /OUTPUT 32 "RESULT";
v0x563c958538b0_0 .net "DATA1", 31 0, L_0x563c95868d50;  alias, 1 drivers
v0x563c958539b0_0 .net "DATA2", 31 0, L_0x563c95869700;  alias, 1 drivers
v0x563c95853a90_0 .net "RESULT", 31 0, L_0x563c95869980;  alias, 1 drivers
v0x563c95853b50_0 .net "SELECTOR", 0 0, L_0x563c95858c10;  alias, 1 drivers
L_0x563c95869980 .functor MUXZ 32, L_0x563c95868d50, L_0x563c95869700, L_0x563c95858c10, C4<>;
S_0x563c95854fb0 .scope module, "REGFILE" "reg_file" 3 59, 8 2 0, S_0x563c95825ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0x563c958552b0_0 .net "CLK", 0 0, v0x563c95858710_0;  alias, 1 drivers
v0x563c958553a0_0 .net/s "IN", 7 0, v0x563c958503e0_0;  alias, 1 drivers
v0x563c95855490_0 .net "INADDRESS", 2 0, v0x563c958525a0_0;  alias, 1 drivers
v0x563c95855560_0 .var/s "OUT1", 7 0;
v0x563c95855600_0 .net "OUT1ADDRESS", 2 0, v0x563c95852390_0;  alias, 1 drivers
v0x563c958556c0_0 .var/s "OUT2", 7 0;
v0x563c95855790_0 .net "OUT2ADDRESS", 2 0, v0x563c958524c0_0;  alias, 1 drivers
v0x563c95855860_0 .net "RESET", 0 0, v0x563c958589d0_0;  alias, 1 drivers
v0x563c95855930_0 .net "WRITE", 0 0, v0x563c95856ae0_0;  alias, 1 drivers
v0x563c95855a60_0 .var/s "register0", 7 0;
v0x563c95855b20_0 .var/s "register1", 7 0;
v0x563c95855c00_0 .var/s "register2", 7 0;
v0x563c95855ce0_0 .var/s "register3", 7 0;
v0x563c95855dc0_0 .var/s "register4", 7 0;
v0x563c95855ea0_0 .var/s "register5", 7 0;
v0x563c95855f80_0 .var/s "register6", 7 0;
v0x563c95856060_0 .var/s "register7", 7 0;
E_0x563c95851ec0 .event anyedge, v0x563c95853f30_0, v0x563c958524c0_0, v0x563c95852390_0;
S_0x563c95856260 .scope module, "control" "control_unit" 3 56, 9 1 0, S_0x563c95825ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "ALUSRC";
    .port_info 3 /OUTPUT 3 "ALUOP";
    .port_info 4 /OUTPUT 1 "NEMUX";
    .port_info 5 /OUTPUT 1 "BRANCH";
    .port_info 6 /OUTPUT 1 "JUMP";
v0x563c95856560_0 .var "ALUOP", 2 0;
v0x563c95856690_0 .var "ALUSRC", 0 0;
v0x563c95856750_0 .var "BRANCH", 0 0;
v0x563c95856850_0 .var "JUMP", 0 0;
v0x563c95856920_0 .var "NEMUX", 0 0;
v0x563c95856a10_0 .net "OPCODE", 7 0, v0x563c958522b0_0;  alias, 1 drivers
v0x563c95856ae0_0 .var "WRITEENABLE", 0 0;
E_0x563c958564e0 .event anyedge, v0x563c958522b0_0;
S_0x563c95856bf0 .scope module, "twos" "twos_commplement" 3 62, 10 26 0, S_0x563c95825ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /OUTPUT 8 "DATA_OUT";
v0x563c95856e70_0 .net "DATA_IN", 7 0, v0x563c958556c0_0;  alias, 1 drivers
v0x563c95856fa0_0 .var/s "DATA_OUT", 7 0;
E_0x563c95856df0 .event anyedge, v0x563c95852980_0;
    .scope S_0x563c95853350;
T_0 ;
    %wait E_0x563c95853630;
    %load/vec4 v0x563c958544c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563c95854260_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v0x563c95854d10_0;
    %store/vec4 v0x563c95854260_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563c95851d10;
T_1 ;
    %wait E_0x563c95851fb0;
    %load/vec4 v0x563c95852110_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x563c958522b0_0, 0, 8;
    %load/vec4 v0x563c95852110_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x563c95852390_0, 0, 3;
    %load/vec4 v0x563c95852110_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x563c958524c0_0, 0, 3;
    %load/vec4 v0x563c95852110_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x563c958525a0_0, 0, 3;
    %load/vec4 v0x563c95852110_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x563c95852010_0, 0, 8;
    %load/vec4 v0x563c95852110_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x563c958521f0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563c95856260;
T_2 ;
    %wait E_0x563c958564e0;
    %delay 1, 0;
    %load/vec4 v0x563c95856a10_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856ae0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c95856560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856850_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563c95856a10_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856ae0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c95856560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856850_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x563c95856a10_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856ae0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c95856560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856850_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x563c95856a10_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856ae0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563c95856560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856850_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x563c95856a10_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856ae0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c95856560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856850_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x563c95856a10_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856ae0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c95856560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856850_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x563c95856a10_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856ae0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c95856560_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856850_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x563c95856a10_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856ae0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c95856560_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c95856750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95856850_0, 0, 1;
T_2.14 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563c95854fb0;
T_3 ;
    %wait E_0x563c95853630;
    %load/vec4 v0x563c95855860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c95855a60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c95855b20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c95855c00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c95855ce0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c95855dc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c95855ea0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c95855f80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c95856060_0, 0, 8;
T_3.0 ;
    %load/vec4 v0x563c95855930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %delay 1, 0;
    %load/vec4 v0x563c95855490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x563c958553a0_0;
    %store/vec4 v0x563c95855a60_0, 0, 8;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x563c958553a0_0;
    %store/vec4 v0x563c95855b20_0, 0, 8;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x563c958553a0_0;
    %store/vec4 v0x563c95855c00_0, 0, 8;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x563c958553a0_0;
    %store/vec4 v0x563c95855ce0_0, 0, 8;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x563c958553a0_0;
    %store/vec4 v0x563c95855dc0_0, 0, 8;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x563c958553a0_0;
    %store/vec4 v0x563c95855ea0_0, 0, 8;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0x563c958553a0_0;
    %store/vec4 v0x563c95855f80_0, 0, 8;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x563c958553a0_0;
    %store/vec4 v0x563c95856060_0, 0, 8;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563c95854fb0;
T_4 ;
    %wait E_0x563c95851ec0;
    %delay 2, 0;
    %load/vec4 v0x563c95855600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x563c95855a60_0;
    %store/vec4 v0x563c95855560_0, 0, 8;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x563c95855b20_0;
    %store/vec4 v0x563c95855560_0, 0, 8;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x563c95855c00_0;
    %store/vec4 v0x563c95855560_0, 0, 8;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x563c95855ce0_0;
    %store/vec4 v0x563c95855560_0, 0, 8;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x563c95855dc0_0;
    %store/vec4 v0x563c95855560_0, 0, 8;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x563c95855ea0_0;
    %store/vec4 v0x563c95855560_0, 0, 8;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x563c95855f80_0;
    %store/vec4 v0x563c95855560_0, 0, 8;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x563c95856060_0;
    %store/vec4 v0x563c95855560_0, 0, 8;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0x563c95855790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.9 ;
    %load/vec4 v0x563c95855a60_0;
    %store/vec4 v0x563c958556c0_0, 0, 8;
    %jmp T_4.17;
T_4.10 ;
    %load/vec4 v0x563c95855b20_0;
    %store/vec4 v0x563c958556c0_0, 0, 8;
    %jmp T_4.17;
T_4.11 ;
    %load/vec4 v0x563c95855c00_0;
    %store/vec4 v0x563c958556c0_0, 0, 8;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v0x563c95855ce0_0;
    %store/vec4 v0x563c958556c0_0, 0, 8;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x563c95855dc0_0;
    %store/vec4 v0x563c958556c0_0, 0, 8;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x563c95855ea0_0;
    %store/vec4 v0x563c958556c0_0, 0, 8;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x563c95855f80_0;
    %store/vec4 v0x563c958556c0_0, 0, 8;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x563c95856060_0;
    %store/vec4 v0x563c958556c0_0, 0, 8;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563c95856bf0;
T_5 ;
    %wait E_0x563c95856df0;
    %delay 1, 0;
    %load/vec4 v0x563c95856e70_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x563c95856fa0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x563c95850c40;
T_6 ;
    %wait E_0x563c95836420;
    %delay 1, 0;
    %load/vec4 v0x563c95850eb0_0;
    %store/vec4 v0x563c95850f90_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x563c9580fee0;
T_7 ;
    %wait E_0x563c9580efb0;
    %delay 2, 0;
    %load/vec4 v0x563c9582dfd0_0;
    %load/vec4 v0x563c958325a0_0;
    %add;
    %store/vec4 v0x563c958326a0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563c9584f9d0;
T_8 ;
    %wait E_0x563c9580efb0;
    %delay 1, 0;
    %load/vec4 v0x563c95831f40_0;
    %load/vec4 v0x563c95832040_0;
    %and;
    %store/vec4 v0x563c9584fc40_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x563c958506b0;
T_9 ;
    %wait E_0x563c9580efb0;
    %delay 1, 0;
    %load/vec4 v0x563c95850900_0;
    %load/vec4 v0x563c95850a30_0;
    %or;
    %store/vec4 v0x563c95850b40_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x563c9584fd90;
T_10 ;
    %wait E_0x563c957d9510;
    %load/vec4 v0x563c95850510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563c958503e0_0, 0, 8;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x563c95850070_0;
    %store/vec4 v0x563c958503e0_0, 0, 8;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x563c95850150_0;
    %store/vec4 v0x563c958503e0_0, 0, 8;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x563c95850240_0;
    %store/vec4 v0x563c958503e0_0, 0, 8;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x563c95850340_0;
    %store/vec4 v0x563c958503e0_0, 0, 8;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x563c957ec370;
T_11 ;
    %wait E_0x563c9580ed20;
    %delay 2, 0;
    %load/vec4 v0x563c958588e0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563c95858a70, 4;
    %load/vec4 v0x563c958588e0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563c95858a70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c958588e0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x563c95858a70, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x563c958588e0_0;
    %load/vec4a v0x563c95858a70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563c958587d0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x563c957ec370;
T_12 ;
    %vpi_call 2 43 "$readmemb", "instr_mem.mem", v0x563c95858a70 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x563c957ec370;
T_13 ;
    %vpi_call 2 57 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000011, S_0x563c957ec370, v0x563c95855a60_0, v0x563c95855b20_0, v0x563c95855c00_0, v0x563c95855ce0_0, v0x563c95855dc0_0, v0x563c95855ea0_0, v0x563c95855f80_0, v0x563c95856060_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c95858710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c958589d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c958589d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c958589d0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x563c957ec370;
T_14 ;
    %delay 4, 0;
    %load/vec4 v0x563c95858710_0;
    %inv;
    %store/vec4 v0x563c95858710_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./instruction_memory.v";
    "./MUX_2.v";
    "./PC.v";
    "./RegisterFile.v";
    "./controlUnit.v";
    "./twos_commplement.v";
