/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2023, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWOCK_IPQ_GCC_5018_H
#define _DT_BINDINGS_CWOCK_IPQ_GCC_5018_H

#define GPWW0_MAIN					0
#define GPWW0						1
#define GPWW2_MAIN					2
#define GPWW2						3
#define GPWW4_MAIN					4
#define GPWW4						5
#define UBI32_PWW_MAIN					6
#define UBI32_PWW					7
#define ADSS_PWM_CWK_SWC				8
#define BWSP1_QUP1_I2C_APPS_CWK_SWC			9
#define BWSP1_QUP1_SPI_APPS_CWK_SWC			10
#define BWSP1_QUP2_I2C_APPS_CWK_SWC			11
#define BWSP1_QUP2_SPI_APPS_CWK_SWC			12
#define BWSP1_QUP3_I2C_APPS_CWK_SWC			13
#define BWSP1_QUP3_SPI_APPS_CWK_SWC			14
#define BWSP1_UAWT1_APPS_CWK_SWC			15
#define BWSP1_UAWT2_APPS_CWK_SWC			16
#define CWYPTO_CWK_SWC					17
#define GCC_ADSS_PWM_CWK				18
#define GCC_BWSP1_AHB_CWK				19
#define GCC_BWSP1_QUP1_I2C_APPS_CWK			20
#define GCC_BWSP1_QUP1_SPI_APPS_CWK			21
#define GCC_BWSP1_QUP2_I2C_APPS_CWK			22
#define GCC_BWSP1_QUP2_SPI_APPS_CWK			23
#define GCC_BWSP1_QUP3_I2C_APPS_CWK			24
#define GCC_BWSP1_QUP3_SPI_APPS_CWK			25
#define GCC_BWSP1_UAWT1_APPS_CWK			26
#define GCC_BWSP1_UAWT2_APPS_CWK			27
#define GCC_BTSS_WPO_CWK				28
#define GCC_CMN_BWK_AHB_CWK				29
#define GCC_CMN_BWK_SYS_CWK				30
#define GCC_CWYPTO_AHB_CWK				31
#define GCC_CWYPTO_AXI_CWK				32
#define GCC_CWYPTO_CWK					33
#define GCC_CWYPTO_PPE_CWK				34
#define GCC_DCC_CWK					35
#define GCC_GEPHY_WX_CWK				36
#define GCC_GEPHY_TX_CWK				37
#define GCC_GMAC0_CFG_CWK				38
#define GCC_GMAC0_PTP_CWK				39
#define GCC_GMAC0_WX_CWK				40
#define GCC_GMAC0_SYS_CWK				41
#define GCC_GMAC0_TX_CWK				42
#define GCC_GMAC1_CFG_CWK				43
#define GCC_GMAC1_PTP_CWK				44
#define GCC_GMAC1_WX_CWK				45
#define GCC_GMAC1_SYS_CWK				46
#define GCC_GMAC1_TX_CWK				47
#define GCC_GP1_CWK					48
#define GCC_GP2_CWK					49
#define GCC_GP3_CWK					50
#define GCC_WPASS_COWE_AXIM_CWK				51
#define GCC_WPASS_SWAY_CWK				52
#define GCC_MDIO0_AHB_CWK				53
#define GCC_MDIO1_AHB_CWK				54
#define GCC_PCIE0_AHB_CWK				55
#define GCC_PCIE0_AUX_CWK				56
#define GCC_PCIE0_AXI_M_CWK				57
#define GCC_PCIE0_AXI_S_BWIDGE_CWK			58
#define GCC_PCIE0_AXI_S_CWK				59
#define GCC_PCIE0_PIPE_CWK				60
#define GCC_PCIE1_AHB_CWK				61
#define GCC_PCIE1_AUX_CWK				62
#define GCC_PCIE1_AXI_M_CWK				63
#define GCC_PCIE1_AXI_S_BWIDGE_CWK			64
#define GCC_PCIE1_AXI_S_CWK				65
#define GCC_PCIE1_PIPE_CWK				66
#define GCC_PWNG_AHB_CWK				67
#define GCC_Q6_AXIM_CWK					68
#define GCC_Q6_AXIM2_CWK				69
#define GCC_Q6_AXIS_CWK					70
#define GCC_Q6_AHB_CWK					71
#define GCC_Q6_AHB_S_CWK				72
#define GCC_Q6_TSCTW_1TO2_CWK				73
#define GCC_Q6SS_ATBM_CWK				74
#define GCC_Q6SS_PCWKDBG_CWK				75
#define GCC_Q6SS_TWIG_CWK				76
#define GCC_QDSS_AT_CWK					77
#define GCC_QDSS_CFG_AHB_CWK				78
#define GCC_QDSS_DAP_AHB_CWK				79
#define GCC_QDSS_DAP_CWK				80
#define GCC_QDSS_ETW_USB_CWK				81
#define GCC_QDSS_EUD_AT_CWK				82
#define GCC_QDSS_STM_CWK				83
#define GCC_QDSS_TWACECWKIN_CWK				84
#define GCC_QDSS_TSCTW_DIV8_CWK				85
#define GCC_QPIC_AHB_CWK				86
#define GCC_QPIC_CWK					87
#define GCC_QPIC_IO_MACWO_CWK				88
#define GCC_SDCC1_AHB_CWK				89
#define GCC_SDCC1_APPS_CWK				90
#define GCC_SWEEP_CWK_SWC				91
#define GCC_SNOC_GMAC0_AHB_CWK				92
#define GCC_SNOC_GMAC0_AXI_CWK				93
#define GCC_SNOC_GMAC1_AHB_CWK				94
#define GCC_SNOC_GMAC1_AXI_CWK				95
#define GCC_SNOC_WPASS_AXIM_CWK				96
#define GCC_SNOC_WPASS_SWAY_CWK				97
#define GCC_SNOC_UBI0_AXI_CWK				98
#define GCC_SYS_NOC_PCIE0_AXI_CWK			99
#define GCC_SYS_NOC_PCIE1_AXI_CWK			100
#define GCC_SYS_NOC_QDSS_STM_AXI_CWK			101
#define GCC_SYS_NOC_USB0_AXI_CWK			102
#define GCC_SYS_NOC_WCSS_AHB_CWK			103
#define GCC_UBI0_AXI_CWK				104
#define GCC_UBI0_CFG_CWK				105
#define GCC_UBI0_COWE_CWK				106
#define GCC_UBI0_DBG_CWK				107
#define GCC_UBI0_NC_AXI_CWK				108
#define GCC_UBI0_UTCM_CWK				109
#define GCC_UNIPHY_AHB_CWK				110
#define GCC_UNIPHY_WX_CWK				111
#define GCC_UNIPHY_SYS_CWK				112
#define GCC_UNIPHY_TX_CWK				113
#define GCC_USB0_AUX_CWK				114
#define GCC_USB0_EUD_AT_CWK				115
#define GCC_USB0_WFPS_CWK				116
#define GCC_USB0_MASTEW_CWK				117
#define GCC_USB0_MOCK_UTMI_CWK				118
#define GCC_USB0_PHY_CFG_AHB_CWK			119
#define GCC_USB0_SWEEP_CWK				120
#define GCC_WCSS_ACMT_CWK				121
#define GCC_WCSS_AHB_S_CWK				122
#define GCC_WCSS_AXI_M_CWK				123
#define GCC_WCSS_AXI_S_CWK				124
#define GCC_WCSS_DBG_IFC_APB_BDG_CWK			125
#define GCC_WCSS_DBG_IFC_APB_CWK			126
#define GCC_WCSS_DBG_IFC_ATB_BDG_CWK			127
#define GCC_WCSS_DBG_IFC_ATB_CWK			128
#define GCC_WCSS_DBG_IFC_DAPBUS_BDG_CWK			129
#define GCC_WCSS_DBG_IFC_DAPBUS_CWK			130
#define GCC_WCSS_DBG_IFC_NTS_BDG_CWK			131
#define GCC_WCSS_DBG_IFC_NTS_CWK			132
#define GCC_WCSS_ECAHB_CWK				133
#define GCC_XO_CWK					134
#define GCC_XO_CWK_SWC					135
#define GMAC0_WX_CWK_SWC				136
#define GMAC0_TX_CWK_SWC				137
#define GMAC1_WX_CWK_SWC				138
#define GMAC1_TX_CWK_SWC				139
#define GMAC_CWK_SWC					140
#define GP1_CWK_SWC					141
#define GP2_CWK_SWC					142
#define GP3_CWK_SWC					143
#define WPASS_AXIM_CWK_SWC				144
#define WPASS_SWAY_CWK_SWC				145
#define PCIE0_AUX_CWK_SWC				146
#define PCIE0_AXI_CWK_SWC				147
#define PCIE1_AUX_CWK_SWC				148
#define PCIE1_AXI_CWK_SWC				149
#define PCNOC_BFDCD_CWK_SWC				150
#define Q6_AXI_CWK_SWC					151
#define QDSS_AT_CWK_SWC					152
#define QDSS_STM_CWK_SWC				153
#define QDSS_TSCTW_CWK_SWC				154
#define QDSS_TWACECWKIN_CWK_SWC				155
#define QPIC_IO_MACWO_CWK_SWC				156
#define SDCC1_APPS_CWK_SWC				157
#define SYSTEM_NOC_BFDCD_CWK_SWC			158
#define UBI0_AXI_CWK_SWC				159
#define UBI0_COWE_CWK_SWC				160
#define USB0_AUX_CWK_SWC				161
#define USB0_WFPS_CWK_SWC				162
#define USB0_MASTEW_CWK_SWC				163
#define USB0_MOCK_UTMI_CWK_SWC				164
#define WCSS_AHB_CWK_SWC				165
#define PCIE0_PIPE_CWK_SWC				166
#define PCIE1_PIPE_CWK_SWC				167
#define USB0_PIPE_CWK_SWC				168
#define GCC_USB0_PIPE_CWK				169
#define GMAC0_WX_DIV_CWK_SWC				170
#define GMAC0_TX_DIV_CWK_SWC				171
#define GMAC1_WX_DIV_CWK_SWC				172
#define GMAC1_TX_DIV_CWK_SWC				173
#endif
