--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

G:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml calculator.twx calculator.ncd -o calculator.twr
calculator.pcf -ucf calculator.ucf

Design file:              calculator.ncd
Physical constraint file: calculator.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
I<0>        |    6.691(R)|    1.858(R)|buff_clk          |   0.000|
            |    8.174(F)|   -2.954(F)|clk_IBUF          |   0.000|
I<1>        |    6.592(R)|    1.186(R)|buff_clk          |   0.000|
            |    8.119(F)|   -2.830(F)|clk_IBUF          |   0.000|
I<2>        |    6.186(R)|    2.005(R)|buff_clk          |   0.000|
            |    8.169(F)|   -2.600(F)|clk_IBUF          |   0.000|
I<3>        |    6.971(R)|    1.643(R)|buff_clk          |   0.000|
            |    8.633(F)|   -2.978(F)|clk_IBUF          |   0.000|
I<4>        |    2.140(R)|    1.858(R)|buff_clk          |   0.000|
            |    1.973(F)|   -0.394(F)|clk_IBUF          |   0.000|
I<5>        |    2.237(R)|    1.609(R)|buff_clk          |   0.000|
I<6>        |    4.063(R)|    1.451(R)|buff_clk          |   0.000|
I<7>        |    5.128(R)|    1.096(R)|buff_clk          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |    9.344(R)|buff_clk          |   0.000|
Led<1>      |    9.630(R)|buff_clk          |   0.000|
Led<2>      |    9.348(R)|buff_clk          |   0.000|
Led<3>      |    9.602(R)|buff_clk          |   0.000|
Led<4>      |   10.221(R)|buff_clk          |   0.000|
Led<5>      |   10.305(R)|buff_clk          |   0.000|
Led<6>      |    9.896(R)|buff_clk          |   0.000|
Led<7>      |    9.296(R)|buff_clk          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.886|         |   10.347|         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 21 22:39:15 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 130 MB



