#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov  4 15:52:17 2016
# Process ID: 7858
# Current directory: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1
# Command line: vivado -log Oscilloscope_v1.vdi -applog -messageDb vivado.pb -mode batch -source Oscilloscope_v1.tcl -notrace
# Log file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1.vdi
# Journal file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Oscilloscope_v1.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/.Xil/Vivado-7858-eecs-digital-16/xadc_wiz_0/xadc_wiz_0.dcp]
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'ClockDivider'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/.Xil/Vivado-7858-eecs-digital-16/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XLXI_7'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'Buffer/bram0'
INFO: [Project 1-454] Reading design checkpoint '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'Buffer/bram1'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'ClockDivider/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'ClockDivider/inst'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'ClockDivider/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1781.109 ; gain = 465.457 ; free physical = 800 ; free virtual = 11971
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'ClockDivider/inst'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XLXI_7/inst'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/.Xil/Vivado-7858-eecs-digital-16/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1782.109 ; gain = 802.352 ; free physical = 799 ; free virtual = 11968
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1846.141 ; gain = 64.031 ; free physical = 796 ; free virtual = 11965
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 117de2394

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 117de2394

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1846.141 ; gain = 0.000 ; free physical = 796 ; free virtual = 11965

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 32 cells.
Phase 2 Constant Propagation | Checksum: 17ecd4bdd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1846.141 ; gain = 0.000 ; free physical = 796 ; free virtual = 11965

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/inst_blk_mem_gen/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/U0/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram0/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[5].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[0].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[10].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[11].
WARNING: [Opt 31-6] Deleting driverless net: Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/dinb[1].
INFO: [Common 17-14] Message 'Opt 31-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-12] Eliminated 84 unconnected nets.
INFO: [Opt 31-11] Eliminated 4 unconnected cells.
Phase 3 Sweep | Checksum: 1bf022e94

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1846.141 ; gain = 0.000 ; free physical = 796 ; free virtual = 11965

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.141 ; gain = 0.000 ; free physical = 796 ; free virtual = 11965
Ending Logic Optimization Task | Checksum: 1bf022e94

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1846.141 ; gain = 0.000 ; free physical = 796 ; free virtual = 11965

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1f9d207f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 701 ; free virtual = 11870
Ending Power Optimization Task | Checksum: 1f9d207f8

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2094.312 ; gain = 248.172 ; free physical = 701 ; free virtual = 11870
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 698 ; free virtual = 11870
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 698 ; free virtual = 11867
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 698 ; free virtual = 11867

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 58c643a5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 698 ; free virtual = 11867

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 58c643a5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 698 ; free virtual = 11867

Phase 1.1.1.3 IOBufferPlacementChecker
Phase 1.1.1.3 IOBufferPlacementChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.4 DisallowedInsts
Phase 1.1.1.4 DisallowedInsts | Checksum: 58c643a5

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.5 Laguna PBlock Checker
Phase 1.1.1.5 Laguna PBlock Checker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.6 ShapePlacementValidityChecker

Phase 1.1.1.7 IOLockPlacementChecker

Phase 1.1.1.8 ClockRegionPlacementChecker

Phase 1.1.1.9 DSPChecker
Phase 1.1.1.7 IOLockPlacementChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.10 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.9 DSPChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.11 V7IOVoltageChecker
Phase 1.1.1.8 ClockRegionPlacementChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.12 CheckerForUnsupportedConstraints
Phase 1.1.1.10 CheckerForMandatoryPrePlacedCells | Checksum: 58c643a5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.13 CascadeElementConstraintsChecker
Phase 1.1.1.11 V7IOVoltageChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.14 OverlappingPBlocksChecker
Phase 1.1.1.12 CheckerForUnsupportedConstraints | Checksum: 58c643a5

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.15 ShapesExcludeCompatibilityChecker
Phase 1.1.1.13 CascadeElementConstraintsChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.16 HdioRelatedChecker
Phase 1.1.1.14 OverlappingPBlocksChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867
Phase 1.1.1.15 ShapesExcludeCompatibilityChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.16 HdioRelatedChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867
Phase 1.1.1.6 ShapePlacementValidityChecker | Checksum: 58c643a5

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11867
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 58c643a5

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11866
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 58c643a5

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11866

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 58c643a5

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11866

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 9176e391

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11866
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 9176e391

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11866
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11053f7b8

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 697 ; free virtual = 11866

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1472e3d92

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 696 ; free virtual = 11866

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1472e3d92

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 696 ; free virtual = 11866
Phase 1.2.1 Place Init Design | Checksum: 1277c850f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 688 ; free virtual = 11858
Phase 1.2 Build Placer Netlist Model | Checksum: 1277c850f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 688 ; free virtual = 11858

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1277c850f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 688 ; free virtual = 11858
Phase 1 Placer Initialization | Checksum: 1277c850f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 688 ; free virtual = 11858

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a1ba3b00

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 680 ; free virtual = 11850

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a1ba3b00

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 680 ; free virtual = 11850

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 176ddf67f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 681 ; free virtual = 11851

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8fea77ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 681 ; free virtual = 11851

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 8fea77ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 681 ; free virtual = 11851

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c98d25d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 681 ; free virtual = 11851

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: c98d25d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 681 ; free virtual = 11851

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 22f257366

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 678 ; free virtual = 11847

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1eeca77e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 678 ; free virtual = 11847

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1eeca77e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 678 ; free virtual = 11847

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1eeca77e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847
Phase 3 Detail Placement | Checksum: 1eeca77e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 10730e0d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.648. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 18c51acd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847
Phase 4.1 Post Commit Optimization | Checksum: 18c51acd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 18c51acd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 18c51acd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 18c51acd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 18c51acd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 23c06c5b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23c06c5b0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847
Ending Placer Task | Checksum: 16737d74c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 674 ; free virtual = 11847
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 678 ; free virtual = 11848
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 677 ; free virtual = 11847
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 678 ; free virtual = 11848
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7e3b54ca ConstDB: 0 ShapeSum: e8fc8282 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1330d1d8b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 614 ; free virtual = 11785

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1330d1d8b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 614 ; free virtual = 11785

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1330d1d8b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 594 ; free virtual = 11764

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1330d1d8b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 594 ; free virtual = 11764
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d17438bc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 577 ; free virtual = 11747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.663 | TNS=0.000  | WHS=-0.522 | THS=-37.925|

Phase 2 Router Initialization | Checksum: 13ca999b1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 577 ; free virtual = 11747

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9badcf23

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1c62a5606

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.001 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1358232fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747
Phase 4 Rip-up And Reroute | Checksum: 1358232fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20239b3d7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.061 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 20239b3d7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20239b3d7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747
Phase 5 Delay and Skew Optimization | Checksum: 20239b3d7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10c3a5cb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.061 | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10c3a5cb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747
Phase 6 Post Hold Fix | Checksum: 10c3a5cb8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0347739 %
  Global Horizontal Routing Utilization  = 0.0333191 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 123829699

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 123829699

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c427245f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.061 | TNS=0.000  | WHS=0.084  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c427245f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 576 ; free virtual = 11747
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2094.312 ; gain = 0.000 ; free physical = 573 ; free virtual = 11747
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Oscilloscope_v1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov  4 15:52:57 2016. For additional details about this file, please refer to the WebTalk help file at /var/local/xilinx-local/Vivado/2016.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.898 ; gain = 215.535 ; free physical = 250 ; free virtual = 11422
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Oscilloscope_v1.hwdef
INFO: [Common 17-206] Exiting Vivado at Fri Nov  4 15:52:57 2016...
