
output/Release/test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005dc  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08000784  08000784  00010784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080007a8  080007a8  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  080007a8  080007a8  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  080007a8  080007a8  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080007a8  080007a8  000107a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080007ac  080007ac  000107ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  080007b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000008  080007b8  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000038  080007b8  00020038  2**0
                  ALLOC
 11 .ccmdata      00000000  10000000  10000000  00020008  2**0
                  CONTENTS
 12 .ccmbss       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
 13 .bram         00000000  40024000  40024000  00020008  2**0
                  CONTENTS
 14 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 15 .debug_info   000014d9  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000006cc  00000000  00000000  00021511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loc    000004d4  00000000  00000000  00021bdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 000000c8  00000000  00000000  000220b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_ranges 000000e0  00000000  00000000  00022179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00000f94  00000000  00000000  00022259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00000948  00000000  00000000  000231ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000049  00000000  00000000  00023b35  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000016c  00000000  00000000  00023b80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000008 	.word	0x20000008
 80001c4:	00000000 	.word	0x00000000
 80001c8:	0800076c 	.word	0x0800076c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	0800076c 	.word	0x0800076c

080001e8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <SystemInit+0x10>)
 80001ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80001ee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001f2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001f6:	4770      	bx	lr
 80001f8:	e000ed00 	.word	0xe000ed00

080001fc <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80001fc:	4a16      	ldr	r2, [pc, #88]	; (8000258 <SystemCoreClockUpdate+0x5c>)
 80001fe:	6893      	ldr	r3, [r2, #8]
 8000200:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8000204:	2b04      	cmp	r3, #4
 8000206:	d00c      	beq.n	8000222 <SystemCoreClockUpdate+0x26>
 8000208:	2b08      	cmp	r3, #8
 800020a:	d00c      	beq.n	8000226 <SystemCoreClockUpdate+0x2a>
 800020c:	4b13      	ldr	r3, [pc, #76]	; (800025c <SystemCoreClockUpdate+0x60>)
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800020e:	4a12      	ldr	r2, [pc, #72]	; (8000258 <SystemCoreClockUpdate+0x5c>)
 8000210:	4813      	ldr	r0, [pc, #76]	; (8000260 <SystemCoreClockUpdate+0x64>)
 8000212:	6892      	ldr	r2, [r2, #8]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000214:	4913      	ldr	r1, [pc, #76]	; (8000264 <SystemCoreClockUpdate+0x68>)
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000216:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800021a:	5c82      	ldrb	r2, [r0, r2]
  SystemCoreClock >>= tmp;
 800021c:	40d3      	lsrs	r3, r2
 800021e:	600b      	str	r3, [r1, #0]
}
 8000220:	4770      	bx	lr
  switch (tmp)
 8000222:	4b11      	ldr	r3, [pc, #68]	; (8000268 <SystemCoreClockUpdate+0x6c>)
 8000224:	e7f3      	b.n	800020e <SystemCoreClockUpdate+0x12>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000226:	6853      	ldr	r3, [r2, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000228:	6851      	ldr	r1, [r2, #4]
      if (pllsource != 0)
 800022a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800022e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000232:	6853      	ldr	r3, [r2, #4]
 8000234:	bf14      	ite	ne
 8000236:	4a0c      	ldrne	r2, [pc, #48]	; (8000268 <SystemCoreClockUpdate+0x6c>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000238:	4a08      	ldreq	r2, [pc, #32]	; (800025c <SystemCoreClockUpdate+0x60>)
 800023a:	fbb2 f1f1 	udiv	r1, r2, r1
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800023e:	4a06      	ldr	r2, [pc, #24]	; (8000258 <SystemCoreClockUpdate+0x5c>)
 8000240:	6852      	ldr	r2, [r2, #4]
 8000242:	f3c2 4201 	ubfx	r2, r2, #16, #2
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000246:	f3c3 1388 	ubfx	r3, r3, #6, #9
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800024a:	3201      	adds	r2, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800024c:	fb01 f303 	mul.w	r3, r1, r3
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000250:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllp;
 8000252:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
 8000256:	e7da      	b.n	800020e <SystemCoreClockUpdate+0x12>
 8000258:	40023800 	.word	0x40023800
 800025c:	00f42400 	.word	0x00f42400
 8000260:	08000798 	.word	0x08000798
 8000264:	20000000 	.word	0x20000000
 8000268:	007a1200 	.word	0x007a1200

0800026c <main>:
#include "system.h"
#include "rcc.h"
#include "delay.h"

int main (void)
{
 800026c:	b508      	push	{r3, lr}
    /* SystemCoreClock should be HSE value ----------------|*/
    /* 8 MHz                                               |*/
    rcc_sysclk_select(RCC_SYSCLK_HSE);                 /*<-|*/                  /*[ok]*/
 800026e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000272:	f000 f891 	bl	8000398 <rcc_sysclk_select>

    /* SystemCoreClock should be PLL value ----------------|*/
    /* 168 MHz                                             |*/
    rcc_pll_param_cpte(168, RCC_PLLCLK_HSE);             /*|*/
 8000276:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800027a:	20a8      	movs	r0, #168	; 0xa8
 800027c:	f000 f928 	bl	80004d0 <rcc_pll_param_cpte>
    rcc_pll_param_clr();                                 /*|*/
 8000280:	f000 f9b4 	bl	80005ec <rcc_pll_param_clr>
    rcc_pll_param_set();                                 /*|*/
 8000284:	f000 f990 	bl	80005a8 <rcc_pll_param_set>
    rcc_sysclk_select(RCC_SYSCLK_PLL | RCC_SYSCLK_HSE);/*<-|*/                  /*[ok]*/
 8000288:	481d      	ldr	r0, [pc, #116]	; (8000300 <main+0x94>)
 800028a:	f000 f885 	bl	8000398 <rcc_sysclk_select>

    /* SystemCoreClock should be HSI value ----------------|*/
    /* 16 MHz                                              |*/
    rcc_sysclk_select(RCC_SYSCLK_HSI);                 /*<-|*/                  /*[ok]*/
 800028e:	2001      	movs	r0, #1
 8000290:	f000 f882 	bl	8000398 <rcc_sysclk_select>
 */
__FORCE_INLINE void rcc_pll_param_cpte_set(uint8_t pll_clk_out, 
    rcc_pllclk_t pll_clk_in
)
{
    rcc_pll_param_cpte(pll_clk_out, pll_clk_in);
 8000294:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8000298:	2064      	movs	r0, #100	; 0x64
 800029a:	f000 f919 	bl	80004d0 <rcc_pll_param_cpte>
    rcc_pll_param_clr();
 800029e:	f000 f9a5 	bl	80005ec <rcc_pll_param_clr>
    rcc_pll_param_set();
 80002a2:	f000 f981 	bl	80005a8 <rcc_pll_param_set>

    /* SystemCoreClock should be PLL value ----------------|*/
    /* 100 MHz                                             |*/
    rcc_pll_param_cpte_set(100, RCC_PLLCLK_HSE);         /*|*/
    rcc_sysclk_select(RCC_SYSCLK_PLL | RCC_SYSCLK_HSE);/*<-|*/                  /*[ok]*/
 80002a6:	4816      	ldr	r0, [pc, #88]	; (8000300 <main+0x94>)
 80002a8:	f000 f876 	bl	8000398 <rcc_sysclk_select>

    /* SystemCoreClock should be HSE value ----------------|*/
    /* 8 MHz                                               |*/
    rcc_sysclk_select(RCC_SYSCLK_HSE);                 /*<-|*/                  /*[ok]*/
 80002ac:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80002b0:	f000 f872 	bl	8000398 <rcc_sysclk_select>
 * ...
 * @endcode
 */
__FORCE_INLINE void rcc_clk_en_ahb1(rcc_ahb1_t mask)
{
    RCC->AHB1ENR |= mask;
 80002b4:	4b13      	ldr	r3, [pc, #76]	; (8000304 <main+0x98>)
 80002b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002b8:	f042 0201 	orr.w	r2, r2, #1
 80002bc:	631a      	str	r2, [r3, #48]	; 0x30
 * ...
 * @endcode
 */
__FORCE_INLINE void rcc_clk_dis_ahb1(rcc_ahb1_t mask)
{
    RCC->AHB1ENR &= ~mask;
 80002be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002c0:	f022 0201 	bic.w	r2, r2, #1
 80002c4:	631a      	str	r2, [r3, #48]	; 0x30
    RCC->AHB1ENR |= mask;
 80002c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002c8:	f042 0202 	orr.w	r2, r2, #2
 80002cc:	631a      	str	r2, [r3, #48]	; 0x30
 * ...
 * @endcode
 */
__FORCE_INLINE void rcc_rst_ahb1(rcc_ahb1_t mask)
{
    RCC->AHB1RSTR |= mask;
 80002ce:	691a      	ldr	r2, [r3, #16]
 80002d0:	f042 0202 	orr.w	r2, r2, #2
 80002d4:	611a      	str	r2, [r3, #16]
    RCC->AHB1RSTR &= ~mask;
 80002d6:	691a      	ldr	r2, [r3, #16]
 80002d8:	f022 0202 	bic.w	r2, r2, #2
 80002dc:	611a      	str	r2, [r3, #16]
    RCC->AHB1ENR &= ~mask;
 80002de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002e0:	f022 0202 	bic.w	r2, r2, #2
 80002e4:	631a      	str	r2, [r3, #48]	; 0x30
    RCC->AHB1ENR |= mask;
 80002e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002e8:	f042 0203 	orr.w	r2, r2, #3
 80002ec:	631a      	str	r2, [r3, #48]	; 0x30
    RCC->AHB1ENR &= ~mask;
 80002ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80002f0:	f022 0203 	bic.w	r2, r2, #3
 80002f4:	631a      	str	r2, [r3, #48]	; 0x30
    /* GPIOA & GPIOB clock should be disabled -----------------------|*/
    rcc_clk_dis_ahb1(RCC_AHB1_GPIOA | RCC_AHB1_GPIOB);           /*<-|*/        /*[ok]*/

    while(1)
    {
        delay_ms(1);
 80002f6:	2001      	movs	r0, #1
 80002f8:	f000 fa08 	bl	800070c <delay_ms>
    while(1)
 80002fc:	e7fb      	b.n	80002f6 <main+0x8a>
 80002fe:	bf00      	nop
 8000300:	01010000 	.word	0x01010000
 8000304:	40023800 	.word	0x40023800

08000308 <Reset_Handler>:
 8000308:	4817      	ldr	r0, [pc, #92]	; (8000368 <LoopForever+0x4>)
 800030a:	4685      	mov	sp, r0
 800030c:	f7ff ff6c 	bl	80001e8 <SystemInit>
 8000310:	4816      	ldr	r0, [pc, #88]	; (800036c <LoopForever+0x8>)
 8000312:	4917      	ldr	r1, [pc, #92]	; (8000370 <LoopForever+0xc>)
 8000314:	4a17      	ldr	r2, [pc, #92]	; (8000374 <LoopForever+0x10>)
 8000316:	2300      	movs	r3, #0
 8000318:	e002      	b.n	8000320 <LoopCopyDataInit>

0800031a <CopyDataInit>:
 800031a:	58d4      	ldr	r4, [r2, r3]
 800031c:	50c4      	str	r4, [r0, r3]
 800031e:	3304      	adds	r3, #4

08000320 <LoopCopyDataInit>:
 8000320:	18c4      	adds	r4, r0, r3
 8000322:	428c      	cmp	r4, r1
 8000324:	d3f9      	bcc.n	800031a <CopyDataInit>
 8000326:	4a14      	ldr	r2, [pc, #80]	; (8000378 <LoopForever+0x14>)
 8000328:	4c14      	ldr	r4, [pc, #80]	; (800037c <LoopForever+0x18>)
 800032a:	2300      	movs	r3, #0
 800032c:	e001      	b.n	8000332 <LoopFillZerobss>

0800032e <FillZerobss>:
 800032e:	6013      	str	r3, [r2, #0]
 8000330:	3204      	adds	r2, #4

08000332 <LoopFillZerobss>:
 8000332:	42a2      	cmp	r2, r4
 8000334:	d3fb      	bcc.n	800032e <FillZerobss>
 8000336:	4812      	ldr	r0, [pc, #72]	; (8000380 <LoopForever+0x1c>)
 8000338:	4912      	ldr	r1, [pc, #72]	; (8000384 <LoopForever+0x20>)
 800033a:	4a13      	ldr	r2, [pc, #76]	; (8000388 <LoopForever+0x24>)
 800033c:	2300      	movs	r3, #0
 800033e:	e002      	b.n	8000346 <LoopCopyCCMDataInit>

08000340 <CopyCCMDataInit>:
 8000340:	58d4      	ldr	r4, [r2, r3]
 8000342:	50c4      	str	r4, [r0, r3]
 8000344:	3304      	adds	r3, #4

08000346 <LoopCopyCCMDataInit>:
 8000346:	18c4      	adds	r4, r0, r3
 8000348:	428c      	cmp	r4, r1
 800034a:	d3f9      	bcc.n	8000340 <CopyCCMDataInit>
 800034c:	4a0f      	ldr	r2, [pc, #60]	; (800038c <LoopForever+0x28>)
 800034e:	4c10      	ldr	r4, [pc, #64]	; (8000390 <LoopForever+0x2c>)
 8000350:	2300      	movs	r3, #0
 8000352:	e001      	b.n	8000358 <LoopFillZeroCCMbss>

08000354 <FillZeroCCMbss>:
 8000354:	6013      	str	r3, [r2, #0]
 8000356:	3204      	adds	r2, #4

08000358 <LoopFillZeroCCMbss>:
 8000358:	42a2      	cmp	r2, r4
 800035a:	d3fb      	bcc.n	8000354 <FillZeroCCMbss>
 800035c:	f000 f9e2 	bl	8000724 <__libc_init_array>
 8000360:	f7ff ff84 	bl	800026c <main>

08000364 <LoopForever>:
 8000364:	e7fe      	b.n	8000364 <LoopForever>
 8000366:	0000      	.short	0x0000
 8000368:	20020000 	.word	0x20020000
 800036c:	20000000 	.word	0x20000000
 8000370:	20000008 	.word	0x20000008
 8000374:	080007b0 	.word	0x080007b0
 8000378:	20000008 	.word	0x20000008
 800037c:	20000038 	.word	0x20000038
 8000380:	10000000 	.word	0x10000000
 8000384:	10000000 	.word	0x10000000
 8000388:	080007b8 	.word	0x080007b8
 800038c:	10000000 	.word	0x10000000
 8000390:	10000000 	.word	0x10000000

08000394 <ADC_IRQHandler>:
 8000394:	e7fe      	b.n	8000394 <ADC_IRQHandler>
	...

08000398 <rcc_sysclk_select>:
static struct pll_s pll_parameters;

uint32_t system_clk = HSI_VALUE;

void rcc_sysclk_select(rcc_sysclk_t source)
{
 8000398:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    uint32_t RCC_CR_BIT_RD = 0; /* Target ready bit on RCC_CR register */
    uint32_t pll_request;
    uint32_t cfgr_switch;
    uint32_t cfgr_ready;

    const uint32_t APB_PRESCALER[] = {
 800039c:	4f45      	ldr	r7, [pc, #276]	; (80004b4 <rcc_sysclk_select+0x11c>)
        RCC_CR_BIT_RD = RCC_CR_HSIRDY;
        cfgr_switch = 0;
        break;
    }
    /* Power on the target clock (HSI or HSE) */
    RCC->CR |= source;
 800039e:	4c46      	ldr	r4, [pc, #280]	; (80004b8 <rcc_sysclk_select+0x120>)
    source &= ~RCC_CR_PLLON;
 80003a0:	f020 7980 	bic.w	r9, r0, #16777216	; 0x1000000
{
 80003a4:	4605      	mov	r5, r0
    pll_request = source & RCC_CR_PLLON;
 80003a6:	f000 7880 	and.w	r8, r0, #16777216	; 0x1000000
    const uint32_t APB_PRESCALER[] = {
 80003aa:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
{
 80003ac:	b087      	sub	sp, #28
    const uint32_t APB_PRESCALER[] = {
 80003ae:	f10d 0e04 	add.w	lr, sp, #4
 80003b2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	f8ce 3000 	str.w	r3, [lr]
    RCC->CR |= source;
 80003bc:	6823      	ldr	r3, [r4, #0]
        cfgr_switch = 0;
 80003be:	f5b9 3f80 	cmp.w	r9, #65536	; 0x10000
    RCC->CR |= source;
 80003c2:	ea43 0309 	orr.w	r3, r3, r9
        cfgr_switch = 0;
 80003c6:	bf0b      	itete	eq
 80003c8:	2601      	moveq	r6, #1
 80003ca:	2600      	movne	r6, #0
 80003cc:	f44f 3c00 	moveq.w	ip, #131072	; 0x20000
 80003d0:	f04f 0c02 	movne.w	ip, #2
    RCC->CR |= source;
 80003d4:	6023      	str	r3, [r4, #0]
    /* Wait for stable target clock (rdy flag == 1) */
    while ((RCC->CR & RCC_CR_BIT_RD) == 0);
 80003d6:	6823      	ldr	r3, [r4, #0]
 80003d8:	ea13 0f0c 	tst.w	r3, ip
 80003dc:	d0fb      	beq.n	80003d6 <rcc_sysclk_select+0x3e>
    /* Verify PLL target and power on it if required */
    if(pll_request)
 80003de:	f1b8 0f00 	cmp.w	r8, #0
 80003e2:	d04a      	beq.n	800047a <rcc_sysclk_select+0xe2>
    {
        cfgr_switch = 2;
        RCC->CR |= pll_request;
 80003e4:	6823      	ldr	r3, [r4, #0]
        /* Wait for stable pll clock (rdy flag == 1) */
        while ((RCC->CR & RCC_CR_PLLRDY) == 0);
 80003e6:	4a34      	ldr	r2, [pc, #208]	; (80004b8 <rcc_sysclk_select+0x120>)
        RCC->CR |= pll_request;
 80003e8:	ea43 0308 	orr.w	r3, r3, r8
 80003ec:	6023      	str	r3, [r4, #0]
        while ((RCC->CR & RCC_CR_PLLRDY) == 0);
 80003ee:	6813      	ldr	r3, [r2, #0]
 80003f0:	019b      	lsls	r3, r3, #6
 80003f2:	d5fc      	bpl.n	80003ee <rcc_sysclk_select+0x56>
        /* Set maximus AHB/APB bus clocks */
        RCC->CFGR &= ~((0x7 << RCC_CFGR_PPRE2_Pos) | (0x7 << RCC_CFGR_PPRE1_Pos) 
 80003f4:	6893      	ldr	r3, [r2, #8]
            | (0xF << RCC_CFGR_HPRE_Pos));
        RCC->CFGR |= (APB_PRESCALER[pll_parameters.ppre2] << RCC_CFGR_PPRE2_Pos)
 80003f6:	4831      	ldr	r0, [pc, #196]	; (80004bc <rcc_sysclk_select+0x124>)
        break;
    case 1:
        system_clk = HSE_VALUE;
        break;
    case 2:
        system_clk = pll_parameters.freq_o;
 80003f8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80004cc <rcc_sysclk_select+0x134>
        RCC->CFGR &= ~((0x7 << RCC_CFGR_PPRE2_Pos) | (0x7 << RCC_CFGR_PPRE1_Pos) 
 80003fc:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 8000400:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000404:	6093      	str	r3, [r2, #8]
            | (APB_PRESCALER[pll_parameters.ppre1] << RCC_CFGR_PPRE1_Pos);
 8000406:	7883      	ldrb	r3, [r0, #2]
        RCC->CFGR |= (APB_PRESCALER[pll_parameters.ppre2] << RCC_CFGR_PPRE2_Pos)
 8000408:	78c1      	ldrb	r1, [r0, #3]
        system_clk = pll_parameters.freq_o;
 800040a:	6840      	ldr	r0, [r0, #4]
            | (APB_PRESCALER[pll_parameters.ppre1] << RCC_CFGR_PPRE1_Pos);
 800040c:	ac06      	add	r4, sp, #24
 800040e:	095b      	lsrs	r3, r3, #5
 8000410:	eb04 0383 	add.w	r3, r4, r3, lsl #2
        RCC->CFGR |= (APB_PRESCALER[pll_parameters.ppre2] << RCC_CFGR_PPRE2_Pos)
 8000414:	f001 0107 	and.w	r1, r1, #7
 8000418:	eb04 0181 	add.w	r1, r4, r1, lsl #2
            | (APB_PRESCALER[pll_parameters.ppre1] << RCC_CFGR_PPRE1_Pos);
 800041c:	f853 3c14 	ldr.w	r3, [r3, #-20]
        RCC->CFGR |= (APB_PRESCALER[pll_parameters.ppre2] << RCC_CFGR_PPRE2_Pos)
 8000420:	f851 4c14 	ldr.w	r4, [r1, #-20]
 8000424:	6891      	ldr	r1, [r2, #8]
            | (APB_PRESCALER[pll_parameters.ppre1] << RCC_CFGR_PPRE1_Pos);
 8000426:	029b      	lsls	r3, r3, #10
 8000428:	ea43 3344 	orr.w	r3, r3, r4, lsl #13
        RCC->CFGR |= (APB_PRESCALER[pll_parameters.ppre2] << RCC_CFGR_PPRE2_Pos)
 800042c:	430b      	orrs	r3, r1
 800042e:	6093      	str	r3, [r2, #8]
        break;
 8000430:	2408      	movs	r4, #8
        system_clk = pll_parameters.freq_o;
 8000432:	f8c8 0000 	str.w	r0, [r8]
        break;
 8000436:	2602      	movs	r6, #2
        break;
    }

    /* Referer to Relation between CPU clock frequency and Flash memory read 
       time [increasing/decreasing the CPU Freq.] pag. 81 - Refrence Manual*/
    if (system_clk > SystemCoreClock)
 8000438:	4f21      	ldr	r7, [pc, #132]	; (80004c0 <rcc_sysclk_select+0x128>)
 800043a:	6839      	ldr	r1, [r7, #0]
 800043c:	4281      	cmp	r1, r0
 800043e:	d328      	bcc.n	8000492 <rcc_sysclk_select+0xfa>
        flash_acr_config_auto(system_clk);
    }

    cfgr_ready = (cfgr_switch<<RCC_CFGR_SWS_Pos);
    /* Switch clock from system */
    RCC->CFGR &= ~0x3; RCC->CFGR |= cfgr_switch;
 8000440:	4a1d      	ldr	r2, [pc, #116]	; (80004b8 <rcc_sysclk_select+0x120>)
 8000442:	6893      	ldr	r3, [r2, #8]
 8000444:	f023 0303 	bic.w	r3, r3, #3
 8000448:	6093      	str	r3, [r2, #8]
 800044a:	6893      	ldr	r3, [r2, #8]
 800044c:	431e      	orrs	r6, r3
 800044e:	6096      	str	r6, [r2, #8]
    /* Wait for the system complete the switch */
    while ((RCC->CFGR & cfgr_ready) != cfgr_ready);
 8000450:	6893      	ldr	r3, [r2, #8]
 8000452:	ea34 0303 	bics.w	r3, r4, r3
 8000456:	d1fb      	bne.n	8000450 <rcc_sysclk_select+0xb8>

    if (system_clk < SystemCoreClock)
 8000458:	4288      	cmp	r0, r1
 800045a:	d320      	bcc.n	800049e <rcc_sysclk_select+0x106>
#endif /* HSI_VALUE */


__FORCE_INLINE void sys_clk_update()
{
    SystemCoreClockUpdate();
 800045c:	f7ff fece 	bl	80001fc <SystemCoreClockUpdate>
    delay_init();
 8000460:	f000 f936 	bl	80006d0 <delay_init>
    }

    /* Update the internal monitor clock variable */
    sys_clk_update();
    /* Shutdown the other source clocks */
    RCC->CR &= ((RCC_CR_PLLON | RCC_CR_HSEON| RCC_CR_HSION) & (source | pll_request));
 8000464:	4a14      	ldr	r2, [pc, #80]	; (80004b8 <rcc_sysclk_select+0x120>)
 8000466:	6813      	ldr	r3, [r2, #0]
 8000468:	402b      	ands	r3, r5
 800046a:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800046e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000472:	6013      	str	r3, [r2, #0]
}
 8000474:	b007      	add	sp, #28
 8000476:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch (cfgr_switch)
 800047a:	2e01      	cmp	r6, #1
 800047c:	d012      	beq.n	80004a4 <rcc_sysclk_select+0x10c>
    if (system_clk > SystemCoreClock)
 800047e:	4f10      	ldr	r7, [pc, #64]	; (80004c0 <rcc_sysclk_select+0x128>)
        system_clk = HSI_VALUE;
 8000480:	4810      	ldr	r0, [pc, #64]	; (80004c4 <rcc_sysclk_select+0x12c>)
    if (system_clk > SystemCoreClock)
 8000482:	6839      	ldr	r1, [r7, #0]
        system_clk = HSI_VALUE;
 8000484:	f8df 8044 	ldr.w	r8, [pc, #68]	; 80004cc <rcc_sysclk_select+0x134>
    if (system_clk > SystemCoreClock)
 8000488:	4281      	cmp	r1, r0
        break;
 800048a:	4634      	mov	r4, r6
        system_clk = HSI_VALUE;
 800048c:	f8c8 0000 	str.w	r0, [r8]
    if (system_clk > SystemCoreClock)
 8000490:	d2d6      	bcs.n	8000440 <rcc_sysclk_select+0xa8>
        flash_acr_config_auto(system_clk);
 8000492:	f000 f8b5 	bl	8000600 <flash_acr_config_auto>
    if (system_clk < SystemCoreClock)
 8000496:	f8d8 0000 	ldr.w	r0, [r8]
 800049a:	6839      	ldr	r1, [r7, #0]
 800049c:	e7d0      	b.n	8000440 <rcc_sysclk_select+0xa8>
        flash_acr_config_auto(system_clk);
 800049e:	f000 f8af 	bl	8000600 <flash_acr_config_auto>
 80004a2:	e7db      	b.n	800045c <rcc_sysclk_select+0xc4>
        system_clk = HSE_VALUE;
 80004a4:	f8df 8024 	ldr.w	r8, [pc, #36]	; 80004cc <rcc_sysclk_select+0x134>
 80004a8:	4807      	ldr	r0, [pc, #28]	; (80004c8 <rcc_sysclk_select+0x130>)
 80004aa:	f8c8 0000 	str.w	r0, [r8]
        break;
 80004ae:	2404      	movs	r4, #4
 80004b0:	e7c2      	b.n	8000438 <rcc_sysclk_select+0xa0>
 80004b2:	bf00      	nop
 80004b4:	08000784 	.word	0x08000784
 80004b8:	40023800 	.word	0x40023800
 80004bc:	20000024 	.word	0x20000024
 80004c0:	20000000 	.word	0x20000000
 80004c4:	00f42400 	.word	0x00f42400
 80004c8:	007a1200 	.word	0x007a1200
 80004cc:	20000004 	.word	0x20000004

080004d0 <rcc_pll_param_cpte>:

void rcc_pll_param_cpte(uint8_t pll_clk_out, rcc_pllclk_t pll_clk_in)
{
 80004d0:	b530      	push	{r4, r5, lr}
    pll_parameters.source = pll_clk_in;
 80004d2:	4c30      	ldr	r4, [pc, #192]	; (8000594 <rcc_pll_param_cpte+0xc4>)
    pll_parameters.freq_o = pll_clk_out * 1000000;
 80004d4:	4a30      	ldr	r2, [pc, #192]	; (8000598 <rcc_pll_param_cpte+0xc8>)
    /* Determinate PLL clock */
    uint32_t __pll_clk_in = (pll_clk_in == RCC_PLLCLK_HSE) ? HSE_VALUE : HSI_VALUE;
    __pll_clk_in /= 1000000UL;

    /* Configure de max value to pll_p parameter */
    pll_parameters.p = 3; /* Bit value for request pll_p */
 80004d6:	6825      	ldr	r5, [r4, #0]
    const uint8_t pll_p[] = /* Decode table for PLL_P values */
 80004d8:	4b30      	ldr	r3, [pc, #192]	; (800059c <rcc_pll_param_cpte+0xcc>)
{
 80004da:	b083      	sub	sp, #12
    uint32_t __pll_clk_in = (pll_clk_in == RCC_PLLCLK_HSE) ? HSE_VALUE : HSI_VALUE;
 80004dc:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    pll_parameters.freq_o = pll_clk_out * 1000000;
 80004e0:	fb00 f202 	mul.w	r2, r0, r2
    pll_parameters.p = 3; /* Bit value for request pll_p */
 80004e4:	f445 35c0 	orr.w	r5, r5, #98304	; 0x18000
    pll_parameters.freq_o = pll_clk_out * 1000000;
 80004e8:	e9c4 2101 	strd	r2, r1, [r4, #4]
    const uint8_t pll_p[] = /* Decode table for PLL_P values */
 80004ec:	9301      	str	r3, [sp, #4]
    pll_parameters.p = 3; /* Bit value for request pll_p */
 80004ee:	6025      	str	r5, [r4, #0]
    uint32_t __pll_clk_in = (pll_clk_in == RCC_PLLCLK_HSE) ? HSE_VALUE : HSI_VALUE;
 80004f0:	bf0c      	ite	eq
 80004f2:	f04f 0e04 	moveq.w	lr, #4
 80004f6:	f04f 0e08 	movne.w	lr, #8
    pll_parameters.p = 3; /* Bit value for request pll_p */
 80004fa:	2100      	movs	r1, #0
 80004fc:	2208      	movs	r2, #8
 80004fe:	e008      	b.n	8000512 <rcc_pll_param_cpte+0x42>
        /* fvco_out = pll_out * pll_p (pag. 226 - reference manual) */
        fvco_out = pll_clk_out * pll_p[idx]; 
        if (fvco_out > RCC_PLLN_MAX_VALUE) { 
            /* If fvco_out is major than FVCO_MAX decrease pll_p
               to get a valid value for fvco_out freq */
            pll_parameters.p -= 1;
 8000500:	6822      	ldr	r2, [r4, #0]
 8000502:	f363 32d0 	bfi	r2, r3, #15, #2
        } else {
            /* Otherwise break the while routine */
            break;
        }
    } while(pll_parameters.p > 0);
 8000506:	f412 3fc0 	tst.w	r2, #98304	; 0x18000
            pll_parameters.p -= 1;
 800050a:	6022      	str	r2, [r4, #0]
    } while(pll_parameters.p > 0);
 800050c:	d03d      	beq.n	800058a <rcc_pll_param_cpte+0xba>
        fvco_out = pll_clk_out * pll_p[idx]; 
 800050e:	f81c 2c04 	ldrb.w	r2, [ip, #-4]
        uint8_t idx = pll_parameters.p;
 8000512:	f001 0303 	and.w	r3, r1, #3
 8000516:	f083 0303 	eor.w	r3, r3, #3
            pll_parameters.p -= 1;
 800051a:	3b01      	subs	r3, #1
        fvco_out = pll_clk_out * pll_p[idx]; 
 800051c:	fb10 f202 	smulbb	r2, r0, r2
            pll_parameters.p -= 1;
 8000520:	f003 0303 	and.w	r3, r3, #3
        fvco_out = pll_clk_out * pll_p[idx]; 
 8000524:	f103 0508 	add.w	r5, r3, #8
        if (fvco_out > RCC_PLLN_MAX_VALUE) { 
 8000528:	f5b2 7fd8 	cmp.w	r2, #432	; 0x1b0
        fvco_out = pll_clk_out * pll_p[idx]; 
 800052c:	eb0d 0c05 	add.w	ip, sp, r5
    } while(pll_parameters.p > 0);
 8000530:	f101 0101 	add.w	r1, r1, #1
        if (fvco_out > RCC_PLLN_MAX_VALUE) { 
 8000534:	dce4      	bgt.n	8000500 <rcc_pll_param_cpte+0x30>
    /* Recalculate fvco with the last pll_p value */
    fvco_out = pll_clk_out * pll_p[pll_parameters.p];
    /* Compute other parameters */
    pll_parameters.m = __pll_clk_in / fvco_in;
 8000536:	8821      	ldrh	r1, [r4, #0]
    {
        pll_parameters.q = 2;
    }
    /* Compute APB preescalers to get max bus speeds */
    pll_parameters.ppre1 = pll_clk_out / 42; /* 42MHz in APB1 case */
    pll_parameters.ppre2 = pll_clk_out / 84; /* 84MHz in APB2 case */
 8000538:	4d19      	ldr	r5, [pc, #100]	; (80005a0 <rcc_pll_param_cpte+0xd0>)
    pll_parameters.m = __pll_clk_in / fvco_in;
 800053a:	f3c2 0348 	ubfx	r3, r2, #1, #9
 800053e:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8000542:	ea4e 1383 	orr.w	r3, lr, r3, lsl #6
 8000546:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800054a:	430b      	orrs	r3, r1
    pll_parameters.q = fvco_out / 48;
 800054c:	4915      	ldr	r1, [pc, #84]	; (80005a4 <rcc_pll_param_cpte+0xd4>)
    pll_parameters.m = __pll_clk_in / fvco_in;
 800054e:	8023      	strh	r3, [r4, #0]
    pll_parameters.q = fvco_out / 48;
 8000550:	fba1 3202 	umull	r3, r2, r1, r2
 8000554:	f3c2 1243 	ubfx	r2, r2, #5, #4
        pll_parameters.q = 2;
 8000558:	78a3      	ldrb	r3, [r4, #2]
    if (pll_parameters.q < 2)
 800055a:	2a01      	cmp	r2, #1
        pll_parameters.q = 2;
 800055c:	bf98      	it	ls
 800055e:	2202      	movls	r2, #2
 8000560:	f362 0344 	bfi	r3, r2, #1, #4
    pll_parameters.ppre1 = pll_clk_out / 42; /* 42MHz in APB1 case */
 8000564:	0842      	lsrs	r2, r0, #1
        pll_parameters.q = 2;
 8000566:	70a3      	strb	r3, [r4, #2]
    pll_parameters.ppre1 = pll_clk_out / 42; /* 42MHz in APB1 case */
 8000568:	fba5 1202 	umull	r1, r2, r5, r2
    pll_parameters.ppre2 = pll_clk_out / 84; /* 84MHz in APB2 case */
 800056c:	0883      	lsrs	r3, r0, #2
    pll_parameters.ppre1 = pll_clk_out / 42; /* 42MHz in APB1 case */
 800056e:	8861      	ldrh	r1, [r4, #2]
    pll_parameters.ppre2 = pll_clk_out / 84; /* 84MHz in APB2 case */
 8000570:	fba5 0303 	umull	r0, r3, r5, r3
    pll_parameters.ppre1 = pll_clk_out / 42; /* 42MHz in APB1 case */
 8000574:	0892      	lsrs	r2, r2, #2
 8000576:	0152      	lsls	r2, r2, #5
 8000578:	089b      	lsrs	r3, r3, #2
 800057a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 800057e:	f421 62fc 	bic.w	r2, r1, #2016	; 0x7e0
 8000582:	4313      	orrs	r3, r2
 8000584:	8063      	strh	r3, [r4, #2]
}
 8000586:	b003      	add	sp, #12
 8000588:	bd30      	pop	{r4, r5, pc}
    fvco_out = pll_clk_out * pll_p[pll_parameters.p];
 800058a:	f81c 2c04 	ldrb.w	r2, [ip, #-4]
 800058e:	fb12 f200 	smulbb	r2, r2, r0
 8000592:	e7d0      	b.n	8000536 <rcc_pll_param_cpte+0x66>
 8000594:	20000024 	.word	0x20000024
 8000598:	000f4240 	.word	0x000f4240
 800059c:	08060402 	.word	0x08060402
 80005a0:	30c30c31 	.word	0x30c30c31
 80005a4:	aaaaaaab 	.word	0xaaaaaaab

080005a8 <rcc_pll_param_set>:

void rcc_pll_param_set(void)
{
    RCC->PLLCFGR |= (pll_parameters.q << RCC_PLLCFGR_PLLQ_Pos) 
 80005a8:	4a0e      	ldr	r2, [pc, #56]	; (80005e4 <rcc_pll_param_set+0x3c>)
        | (pll_parameters.p << RCC_PLLCFGR_PLLP_Pos)
 80005aa:	6813      	ldr	r3, [r2, #0]
    RCC->PLLCFGR |= (pll_parameters.q << RCC_PLLCFGR_PLLQ_Pos) 
 80005ac:	f892 c002 	ldrb.w	ip, [r2, #2]
        | (pll_parameters.n << RCC_PLLCFGR_PLLN_Pos) 
        | (pll_parameters.m << RCC_PLLCFGR_PLLM_Pos) 
 80005b0:	7810      	ldrb	r0, [r2, #0]
        | (pll_parameters.p << RCC_PLLCFGR_PLLP_Pos)
 80005b2:	f3c3 33c1 	ubfx	r3, r3, #15, #2
    RCC->PLLCFGR |= (pll_parameters.q << RCC_PLLCFGR_PLLQ_Pos) 
 80005b6:	f3cc 0c43 	ubfx	ip, ip, #1, #4
        | (pll_parameters.p << RCC_PLLCFGR_PLLP_Pos)
 80005ba:	041b      	lsls	r3, r3, #16
{
 80005bc:	b410      	push	{r4}
        | (pll_parameters.m << RCC_PLLCFGR_PLLM_Pos) 
 80005be:	f000 003f 	and.w	r0, r0, #63	; 0x3f
    RCC->PLLCFGR |= (pll_parameters.q << RCC_PLLCFGR_PLLQ_Pos) 
 80005c2:	4c09      	ldr	r4, [pc, #36]	; (80005e8 <rcc_pll_param_set+0x40>)
        | (pll_parameters.p << RCC_PLLCFGR_PLLP_Pos)
 80005c4:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
        | (pll_parameters.m << RCC_PLLCFGR_PLLM_Pos) 
 80005c8:	4303      	orrs	r3, r0
        | (pll_parameters.n << RCC_PLLCFGR_PLLN_Pos) 
 80005ca:	8810      	ldrh	r0, [r2, #0]
    RCC->PLLCFGR |= (pll_parameters.q << RCC_PLLCFGR_PLLQ_Pos) 
 80005cc:	6861      	ldr	r1, [r4, #4]
 80005ce:	6892      	ldr	r2, [r2, #8]
        | (pll_parameters.n << RCC_PLLCFGR_PLLN_Pos) 
 80005d0:	f3c0 1088 	ubfx	r0, r0, #6, #9
        | (pll_parameters.m << RCC_PLLCFGR_PLLM_Pos) 
 80005d4:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
    RCC->PLLCFGR |= (pll_parameters.q << RCC_PLLCFGR_PLLQ_Pos) 
 80005d8:	430a      	orrs	r2, r1
 80005da:	4313      	orrs	r3, r2
 80005dc:	6063      	str	r3, [r4, #4]
        | (pll_parameters.source);
}
 80005de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	20000024 	.word	0x20000024
 80005e8:	40023800 	.word	0x40023800

080005ec <rcc_pll_param_clr>:

void rcc_pll_param_clr(void)
{
    RCC->PLLCFGR &= ~((0xF << RCC_PLLCFGR_PLLQ_Pos) 
 80005ec:	4a02      	ldr	r2, [pc, #8]	; (80005f8 <rcc_pll_param_clr+0xc>)
 80005ee:	4903      	ldr	r1, [pc, #12]	; (80005fc <rcc_pll_param_clr+0x10>)
 80005f0:	6853      	ldr	r3, [r2, #4]
 80005f2:	400b      	ands	r3, r1
 80005f4:	6053      	str	r3, [r2, #4]
        | (0x3 << RCC_PLLCFGR_PLLP_Pos)
        | (0x1FF << RCC_PLLCFGR_PLLN_Pos) 
        | (0x3F << RCC_PLLCFGR_PLLM_Pos)
        | RCC_PLLCFGR_PLLSRC);
 80005f6:	4770      	bx	lr
 80005f8:	40023800 	.word	0x40023800
 80005fc:	f0bc8000 	.word	0xf0bc8000

08000600 <flash_acr_config_auto>:

#include "flash.h"

void flash_acr_config_auto(uint32_t clk)
{
    if (clk <= 30000000) {
 8000600:	4b2d      	ldr	r3, [pc, #180]	; (80006b8 <flash_acr_config_auto+0xb8>)
 8000602:	4298      	cmp	r0, r3
 8000604:	d809      	bhi.n	800061a <flash_acr_config_auto+0x1a>
 * ...
 * @endcode
 */
__FORCE_INLINE void flash_acr_config_set(flash_config_t config)
{
    FLASH->ACR &= ~config;
 8000606:	4b2d      	ldr	r3, [pc, #180]	; (80006bc <flash_acr_config_auto+0xbc>)
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800060e:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= config;
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8000616:	601a      	str	r2, [r3, #0]
}
 8000618:	4770      	bx	lr
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_0WS
        );
    } 
    else if (clk <= 60000000) {
 800061a:	4b29      	ldr	r3, [pc, #164]	; (80006c0 <flash_acr_config_auto+0xc0>)
 800061c:	4298      	cmp	r0, r3
 800061e:	d80d      	bhi.n	800063c <flash_acr_config_auto+0x3c>
    FLASH->ACR &= ~config;
 8000620:	4a26      	ldr	r2, [pc, #152]	; (80006bc <flash_acr_config_auto+0xbc>)
 8000622:	6813      	ldr	r3, [r2, #0]
 8000624:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000628:	f023 0301 	bic.w	r3, r3, #1
 800062c:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 800062e:	6813      	ldr	r3, [r2, #0]
 8000630:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6013      	str	r3, [r2, #0]
}
 800063a:	4770      	bx	lr
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_1WS
        );
    }
    else if (clk <= 90000000) {
 800063c:	4b21      	ldr	r3, [pc, #132]	; (80006c4 <flash_acr_config_auto+0xc4>)
 800063e:	4298      	cmp	r0, r3
 8000640:	d910      	bls.n	8000664 <flash_acr_config_auto+0x64>
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_2WS
        );
    }
    else if (clk <= 120000000) {
 8000642:	4b21      	ldr	r3, [pc, #132]	; (80006c8 <flash_acr_config_auto+0xc8>)
 8000644:	4298      	cmp	r0, r3
 8000646:	d81b      	bhi.n	8000680 <flash_acr_config_auto+0x80>
    FLASH->ACR &= ~config;
 8000648:	4a1c      	ldr	r2, [pc, #112]	; (80006bc <flash_acr_config_auto+0xbc>)
 800064a:	6813      	ldr	r3, [r2, #0]
 800064c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000650:	f023 0303 	bic.w	r3, r3, #3
 8000654:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 8000656:	6813      	ldr	r3, [r2, #0]
 8000658:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800065c:	f043 0303 	orr.w	r3, r3, #3
 8000660:	6013      	str	r3, [r2, #0]
}
 8000662:	4770      	bx	lr
    FLASH->ACR &= ~config;
 8000664:	4a15      	ldr	r2, [pc, #84]	; (80006bc <flash_acr_config_auto+0xbc>)
 8000666:	6813      	ldr	r3, [r2, #0]
 8000668:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800066c:	f023 0302 	bic.w	r3, r3, #2
 8000670:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 8000672:	6813      	ldr	r3, [r2, #0]
 8000674:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000678:	f043 0302 	orr.w	r3, r3, #2
 800067c:	6013      	str	r3, [r2, #0]
}
 800067e:	4770      	bx	lr
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_3WS
        );
    }
    else if (clk <= 150000000) {
 8000680:	4b12      	ldr	r3, [pc, #72]	; (80006cc <flash_acr_config_auto+0xcc>)
    FLASH->ACR &= ~config;
 8000682:	4a0e      	ldr	r2, [pc, #56]	; (80006bc <flash_acr_config_auto+0xbc>)
 8000684:	4298      	cmp	r0, r3
 8000686:	6813      	ldr	r3, [r2, #0]
 8000688:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800068c:	d809      	bhi.n	80006a2 <flash_acr_config_auto+0xa2>
 800068e:	f023 0304 	bic.w	r3, r3, #4
 8000692:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 8000694:	6813      	ldr	r3, [r2, #0]
 8000696:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800069a:	f043 0304 	orr.w	r3, r3, #4
 800069e:	6013      	str	r3, [r2, #0]
}
 80006a0:	4770      	bx	lr
    FLASH->ACR &= ~config;
 80006a2:	f023 0305 	bic.w	r3, r3, #5
 80006a6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 80006a8:	6813      	ldr	r3, [r2, #0]
 80006aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80006ae:	f043 0305 	orr.w	r3, r3, #5
 80006b2:	6013      	str	r3, [r2, #0]
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_5WS
        );
    }
}
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	01c9c380 	.word	0x01c9c380
 80006bc:	40023c00 	.word	0x40023c00
 80006c0:	03938700 	.word	0x03938700
 80006c4:	055d4a80 	.word	0x055d4a80
 80006c8:	07270e00 	.word	0x07270e00
 80006cc:	08f0d180 	.word	0x08f0d180

080006d0 <delay_init>:
uint32_t DELAY_CYCLES_US;              


void delay_init (void)
{
    DELAY_CYCLES_MS = (SystemCoreClock / 1000);
 80006d0:	4a09      	ldr	r2, [pc, #36]	; (80006f8 <delay_init+0x28>)
 80006d2:	4b0a      	ldr	r3, [pc, #40]	; (80006fc <delay_init+0x2c>)
 80006d4:	6812      	ldr	r2, [r2, #0]
    DELAY_CYCLES_US = (DELAY_CYCLES_MS / 1000);
    DELAY_CYCLES_MS += EXTRACYCLES_PER_MS;
 80006d6:	480a      	ldr	r0, [pc, #40]	; (8000700 <delay_init+0x30>)
{
 80006d8:	b410      	push	{r4}
    DELAY_CYCLES_US = (DELAY_CYCLES_MS / 1000);
 80006da:	4c0a      	ldr	r4, [pc, #40]	; (8000704 <delay_init+0x34>)
    DELAY_CYCLES_MS = (SystemCoreClock / 1000);
 80006dc:	fba3 1302 	umull	r1, r3, r3, r2
 80006e0:	099b      	lsrs	r3, r3, #6
    DELAY_CYCLES_US = (DELAY_CYCLES_MS / 1000);
 80006e2:	fba4 4202 	umull	r4, r2, r4, r2
 80006e6:	4908      	ldr	r1, [pc, #32]	; (8000708 <delay_init+0x38>)
}
 80006e8:	f85d 4b04 	ldr.w	r4, [sp], #4
    DELAY_CYCLES_US = (DELAY_CYCLES_MS / 1000);
 80006ec:	0c92      	lsrs	r2, r2, #18
    DELAY_CYCLES_MS += EXTRACYCLES_PER_MS;
 80006ee:	3309      	adds	r3, #9
 80006f0:	6003      	str	r3, [r0, #0]
    DELAY_CYCLES_US = (DELAY_CYCLES_MS / 1000);
 80006f2:	600a      	str	r2, [r1, #0]
}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	20000000 	.word	0x20000000
 80006fc:	10624dd3 	.word	0x10624dd3
 8000700:	20000030 	.word	0x20000030
 8000704:	431bde83 	.word	0x431bde83
 8000708:	20000034 	.word	0x20000034

0800070c <delay_ms>:

__attribute__((optimize("-Os")))
void delay_ms (uint32_t ms)
{
    do {
        register int32_t cycles_to_ms = DELAY_CYCLES_MS;
 800070c:	4a04      	ldr	r2, [pc, #16]	; (8000720 <delay_ms+0x14>)
 800070e:	6813      	ldr	r3, [r2, #0]
        do {
            __asm("NOP");
 8000710:	bf00      	nop
            cycles_to_ms -= CYCLES_PER_MS;
 8000712:	3b05      	subs	r3, #5
        } while (cycles_to_ms > 0);
 8000714:	2b00      	cmp	r3, #0
 8000716:	dcfb      	bgt.n	8000710 <delay_ms+0x4>
    } while (--ms);
 8000718:	3801      	subs	r0, #1
 800071a:	d1f8      	bne.n	800070e <delay_ms+0x2>
}
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	20000030 	.word	0x20000030

08000724 <__libc_init_array>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	4d0d      	ldr	r5, [pc, #52]	; (800075c <__libc_init_array+0x38>)
 8000728:	4c0d      	ldr	r4, [pc, #52]	; (8000760 <__libc_init_array+0x3c>)
 800072a:	1b64      	subs	r4, r4, r5
 800072c:	10a4      	asrs	r4, r4, #2
 800072e:	2600      	movs	r6, #0
 8000730:	42a6      	cmp	r6, r4
 8000732:	d109      	bne.n	8000748 <__libc_init_array+0x24>
 8000734:	4d0b      	ldr	r5, [pc, #44]	; (8000764 <__libc_init_array+0x40>)
 8000736:	4c0c      	ldr	r4, [pc, #48]	; (8000768 <__libc_init_array+0x44>)
 8000738:	f000 f818 	bl	800076c <_init>
 800073c:	1b64      	subs	r4, r4, r5
 800073e:	10a4      	asrs	r4, r4, #2
 8000740:	2600      	movs	r6, #0
 8000742:	42a6      	cmp	r6, r4
 8000744:	d105      	bne.n	8000752 <__libc_init_array+0x2e>
 8000746:	bd70      	pop	{r4, r5, r6, pc}
 8000748:	f855 3b04 	ldr.w	r3, [r5], #4
 800074c:	4798      	blx	r3
 800074e:	3601      	adds	r6, #1
 8000750:	e7ee      	b.n	8000730 <__libc_init_array+0xc>
 8000752:	f855 3b04 	ldr.w	r3, [r5], #4
 8000756:	4798      	blx	r3
 8000758:	3601      	adds	r6, #1
 800075a:	e7f2      	b.n	8000742 <__libc_init_array+0x1e>
 800075c:	080007a8 	.word	0x080007a8
 8000760:	080007a8 	.word	0x080007a8
 8000764:	080007a8 	.word	0x080007a8
 8000768:	080007ac 	.word	0x080007ac

0800076c <_init>:
 800076c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800076e:	bf00      	nop
 8000770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000772:	bc08      	pop	{r3}
 8000774:	469e      	mov	lr, r3
 8000776:	4770      	bx	lr

08000778 <_fini>:
 8000778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800077a:	bf00      	nop
 800077c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800077e:	bc08      	pop	{r3}
 8000780:	469e      	mov	lr, r3
 8000782:	4770      	bx	lr
