#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct  7 14:03:32 2021
# Process ID: 1326317
# Current directory: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM
# Command line: vivado -mode batch -source make.tcl
# Log file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/vivado.log
# Journal file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/vivado.jou
#-----------------------------------------------------------
source make.tcl
# set part "xc7k325tffg900-2"
# source ../../tcl/fit.tcl
## namespace eval fit {
##     proc update_ip_properties {} {
## 	foreach p [get_ips] {
## 	    puts "INFO: updating ./ipcore_properties/${p}.txt"
## 	    report_property -quiet -regexp -file [file normalize "./ipcore_properties/${p}.txt"] [get_ips $p] "(CONFIG.*|IPDEF)"
## 	}
##     }
## 
##     ## makes ipcores with properties taken from txt files in the directory "./ipcore_properties"
##     proc make_ipcores {targetDir} {
## 	proc generate_ipcore {targetDir ps} {
## 	    set module_name [dict get $ps "CONFIG.Component_Name"]
## 	    set ps [dict remove $ps CONFIG.Component_Name]
## 
## 	    file mkdir ${targetDir}
## 	    set module_xcix "${targetDir}/${module_name}.xcix"
## 	    file delete -force ${module_xcix}
## 
## 	    set module_xci "${targetDir}/${module_name}/${module_name}.xci"
## 	    set ipdef [split [dict get $ps "IPDEF"] ":"]
## 	    create_ip \
## 		-vendor  [lindex $ipdef 0] \
## 		-library [lindex $ipdef 1] \
## 		-name    [lindex $ipdef 2] \
## 		-module_name ${module_name} \
## 		-dir ${targetDir}
## 	    set ps [dict remove $ps IPDEF]
## 
## 	    set_property -dict $ps [get_ips ${module_name}]
## 
## 	    generate_target {instantiation_template} [get_files ${module_xci}]
## 	    generate_target all [get_files  ${module_xci}]
## 	    catch {
## 		config_ip_cache -export [get_ips -all ${module_name}]
## 	    }
## 	    export_ip_user_files -of_objects [get_files ${module_xci}] -no_script -sync -force -quiet
## 	}
## 
## 	proc ipcore_property_file_to_dict fn {
## 	    set fp [open $fn]
## 	    set headers {Property Type Read-only Value}
## 	    array set idx {}
## 	    foreach h $headers {
## 		set idx($h) -1
## 	    }
## 	    set ps [dict create]
## 	    while {-1 != [gets $fp line]} {
## 		##puts "The current line is '$line'."
## 		if {$idx(Property) == -1} {
## 		    foreach h $headers {
## 			set idx($h) [string first $h $line]
## 		    }
## 		} else {
## 		    set key [string trim [string range $line $idx(Property) \
## 					      [expr $idx(Type) - 1]]]
## 		    set val [string trim [string range $line $idx(Value) \
## 					      [expr [string length $line] - 1]]]
## 		    dict set ps $key $val
## 		}
## 	    }
## 	    close $fp
## 	    return $ps
## 	}
## 
## 	foreach f [glob ipcore_properties/*.txt] {
## 	    puts "INFO: generating IP core from ${f}"
## 	    generate_ipcore ${targetDir} [ipcore_property_file_to_dict $f]
## 	}
##     }
## }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "FTM_TCM"
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "make.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/build"]"
# if {[string equal [open_project -quiet "build/FTM_TCM.xpr"] ""]} {
#     set proj_create "yes"
#     puts ${proj_create}
#     puts ${project_name}
#     create_project ${project_name} ./build -part $part
# } else {
#     set proj_create "no"
#     puts ${proj_create}
# }
yes
FTM_TCM
# puts "ok"
ok
# puts current_project
current_project
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property \
#     -dict [list \
# 	       "board_part"            "xilinx.com:kc705:part0:1.5" \
# 	       "corecontainer.enable"  "1" \
# 	       "default_lib"           "xil_defaultlib" \
# 	       "ip_cache_permissions"  "read write" \
# 	       "ip_output_repo"        "$proj_dir/${project_name}.cache/ip" \
# 	       "sim.ip.auto_export_scripts"  "1" \
# 	       "simulator_language"    "Mixed" \
# 	       "target_language"       "VHDL" \
# 	       "xpm_libraries"         "XPM_CDC XPM_MEMORY" ] \
#     [current_project]
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set files [list \
#  [file normalize "${origin_dir}/../../common/ftm/hdl/ipbus_face.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ftm/hdl/PLL_Reset_Generator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ftm/hdl/TCM_SPI.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ftm/hdl/tcm_sc.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ftm/hdl/pm-spi.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ftm/hdl/tcm_sync.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ftm/hdl/FIT_TESTMODULE_v2.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_clock_div.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/led_stretcher.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/emac_hostbus_decl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/IPBUS_basex.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/clocks_7s_serdes.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/eth_7s_1000basex.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_trans_decl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_arp.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_ping.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_ipaddr_block.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_payload.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_resend.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_byte_sum.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_do_rx_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_packet_parser.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxram_shim.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_if_flat.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor_if.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor_sm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor_cfg.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_ctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/dss_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_slaves/ipbus_reg_types.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_slaves/spi_defines.v" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_slaves/timescale.v" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_slaves/spi_clgen.v" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_slaves/spi_shift.v" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_slaves/spi_top.v" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_slaves/ipbus_spi.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/GBT_TXRX5.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/GBT_TXRX5.vhd"] \
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/DataConverter_TCM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/ltu_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/bc_indicator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Reset_Generator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_boardTCM_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/FIT_GBT_project.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Module_Data_Gen_TCM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/cru_ltu_emu.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/TX_Data_Gen.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Event_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_common_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/RXDataClkSync.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/CRU_packet_Builder.vhd" ]\
# ]
# add_files -norecurse -fileset sources_1 $files
# if {[string equal $proj_create "yes"]} {
#     # Set 'sources_1' fileset object
#     set obj [get_filesets sources_1]
#     add_files -norecurse -fileset $obj $files
# 
#     set_property -name "file_type" -value "VHDL" -objects [get_files [list "*.vhd"]]
#     set_property -name "file_type" -value "Verilog" -objects [get_files [list "*.v"]]
# 
#     # reconstruct all IP cores from the text data in ipcore_properties/
#     fit::make_ipcores "${proj_dir}/generated"
# 
#     # the following is needed in order to have parallel IP synthesis and implementation runs
#     set_property GENERATE_SYNTH_CHECKPOINT TRUE [get_files "*.xci"]
# 
#     # Set 'sources_1' fileset properties
#     set_property \
# 	-dict [list \
# 		   "top" "FIT_TESTMODULE_v2"] \
# 	[get_filesets sources_1]
# 
#     # Create 'constrs_1' fileset (if not found)
#     if {[string equal [get_filesets -quiet constrs_1] ""]} {
# 	create_fileset -constrset constrs_1
#     }
# 
#     # Add/Import constrs file and set constrs file properties
#     set file "[file normalize "$origin_dir/xdc/FIT_GBT_kc705_io.xdc"]"
#     add_files -fileset constrs_1 [list $file]
# 
#     set file "[file normalize "$origin_dir/xdc/FIT_GBT_project_cnstrs.xdc"]"
#     add_files -fileset constrs_1 [list $file]
# 	
#     set file "[file normalize "$origin_dir/xdc/FIT_GBT_kc705_chipscope.xdc"]"
#     add_files -fileset constrs_1 [list $file]
# 
#     set_property -name "file_type" -value "XDC" -objects [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/*.xdc"]]
# 
#     # Set 'constrs_1' fileset properties
#     set_property -name "target_constrs_file" -value "[get_files *xdc/FIT_GBT_kc705_chipscope.xdc]" -objects [get_filesets constrs_1]
# }
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/ipbus_face.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/PLL_Reset_Generator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/TCM_SPI.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sc.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/pm-spi.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/tcm_sync.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ftm/hdl/FIT_TESTMODULE_v2.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_clock_div.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/led_stretcher.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/emac_hostbus_decl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/IPBUS_basex.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/clocks_7s_serdes.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_trans_decl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_ipaddr_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_resend.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_byte_sum.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_do_rx_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_packet_parser.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_shim.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_if_flat.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_sm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_cfg.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/dss_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/ipbus_reg_types.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_defines.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/timescale.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_clgen.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_shift.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/spi_top.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_slaves/ipbus_spi.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: generating IP core from ipcore_properties/spi_mem.txt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/spi_mem.xcix' for IP 'spi_mem'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'spi_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'spi_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'spi_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'spi_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'spi_mem'...
INFO: generating IP core from ipcore_properties/CDM_Clk_pll.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll.xcix' for IP 'CDM_Clk_pll'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'CDM_Clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'CDM_Clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'CDM_Clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'CDM_Clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'CDM_Clk_pll'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_tx_dpram.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_tx_dpram.xcix' for IP 'xlx_k7v7_tx_dpram'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_dpram'...
INFO: generating IP core from ipcore_properties/clock_pll.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/clock_pll.xcix' for IP 'clock_pll'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clock_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clock_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clock_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clock_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clock_pll'...
INFO: generating IP core from ipcore_properties/gig_ethernet_pcs_pma_0.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0.xcix' for IP 'gig_ethernet_pcs_pma_0'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7k325tffg900-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7k325tffg900-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : BOTH
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: generating IP core from ipcore_properties/PmClockPll.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll.xcix' for IP 'PmClockPll'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PmClockPll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PmClockPll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PmClockPll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PmClockPll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PmClockPll'...
INFO: generating IP core from ipcore_properties/slct_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/slct_data_fifo.xcix' for IP 'slct_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slct_data_fifo'...
INFO: generating IP core from ipcore_properties/TCM_PLL320.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320.xcix' for IP 'TCM_PLL320'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TCM_PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TCM_PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TCM_PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'TCM_PLL320'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TCM_PLL320'...
INFO: generating IP core from ipcore_properties/COUNTER_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/COUNTER_FIFO.xcix' for IP 'COUNTER_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'COUNTER_FIFO'...
INFO: generating IP core from ipcore_properties/PLL125.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125.xcix' for IP 'PLL125'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL125'...
INFO: generating IP core from ipcore_properties/SENSOR.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/SENSOR.xcix' for IP 'SENSOR'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SENSOR'...
INFO: generating IP core from ipcore_properties/cntpck_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/cntpck_fifo_comp.xcix' for IP 'cntpck_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cntpck_fifo_comp'...
INFO: generating IP core from ipcore_properties/ipbus_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/ipbus_data_fifo.xcix' for IP 'ipbus_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ipbus_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ipbus_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ipbus_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ipbus_data_fifo'...
INFO: generating IP core from ipcore_properties/MMCM125ETH.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH.xcix' for IP 'MMCM125ETH'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MMCM125ETH'...
INFO: generating IP core from ipcore_properties/tri_mode_ethernet_mac_0.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0.xcix' for IP 'tri_mode_ethernet_mac_0'
create_ip: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:10 . Memory (MB): peak = 1940.133 ; gain = 19.145 ; free physical = 23141 ; free virtual = 58619
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tri_mode_ethernet_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tri_mode_ethernet_mac_0'...
INFO: generating IP core from ipcore_properties/raw_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/raw_data_fifo.xcix' for IP 'raw_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'raw_data_fifo'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_rx_dpram.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_rx_dpram.xcix' for IP 'xlx_k7v7_rx_dpram'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_rx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_rx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_rx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xlx_k7v7_rx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_rx_dpram'...
INFO: generating IP core from ipcore_properties/trg_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/trg_fifo_comp.xcix' for IP 'trg_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'trg_fifo_comp'...
INFO: generating IP core from ipcore_properties/MMCM320_PH.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH.xcix' for IP 'MMCM320_PH'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MMCM320_PH'...
INFO: generating IP core from ipcore_properties/hdmi_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/hdmi_data_fifo.xcix' for IP 'hdmi_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'hdmi_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'hdmi_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'hdmi_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'hdmi_data_fifo'...
INFO: generating IP core from ipcore_properties/tcm_data_160to80bit_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tcm_data_160to80bit_fifo.xcix' for IP 'tcm_data_160to80bit_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tcm_data_160to80bit_fifo'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.txt
WARNING: [IP_Flow 19-4832] The IP name 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
# generate_target synthesis [get_ips] -force
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1970.156 ; gain = 2.969 ; free physical = 23036 ; free virtual = 58587
# foreach ip [get_ips] {
#     puts $ip
#     create_ip_run [get_files ${ip}.xci]
# 	set_property generate_synth_checkpoint false [get_files ${ip}.xci]
#     generate_target all [get_files ${ip}.xci]
# }
CDM_Clk_pll
delete_ip_run [get_files -of_objects [get_fileset CDM_Clk_pll] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll/CDM_Clk_pll.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll/CDM_Clk_pll.xci' from fileset 'CDM_Clk_pll' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll.xcix' from fileset 'CDM_Clk_pll' to fileset 'sources_1'.
COUNTER_FIFO
delete_ip_run [get_files -of_objects [get_fileset COUNTER_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/COUNTER_FIFO/COUNTER_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/COUNTER_FIFO/COUNTER_FIFO.xci' from fileset 'COUNTER_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/COUNTER_FIFO.xcix' from fileset 'COUNTER_FIFO' to fileset 'sources_1'.
MMCM125ETH
delete_ip_run [get_files -of_objects [get_fileset MMCM125ETH] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH/MMCM125ETH.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH/MMCM125ETH.xci' from fileset 'MMCM125ETH' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH.xcix' from fileset 'MMCM125ETH' to fileset 'sources_1'.
MMCM320_PH
delete_ip_run [get_files -of_objects [get_fileset MMCM320_PH] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH/MMCM320_PH.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH/MMCM320_PH.xci' from fileset 'MMCM320_PH' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH.xcix' from fileset 'MMCM320_PH' to fileset 'sources_1'.
PLL125
delete_ip_run [get_files -of_objects [get_fileset PLL125] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125/PLL125.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125/PLL125.xci' from fileset 'PLL125' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125.xcix' from fileset 'PLL125' to fileset 'sources_1'.
PmClockPll
delete_ip_run [get_files -of_objects [get_fileset PmClockPll] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll/PmClockPll.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll/PmClockPll.xci' from fileset 'PmClockPll' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll.xcix' from fileset 'PmClockPll' to fileset 'sources_1'.
SENSOR
delete_ip_run [get_files -of_objects [get_fileset SENSOR] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/SENSOR/SENSOR.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/SENSOR/SENSOR.xci' from fileset 'SENSOR' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/SENSOR.xcix' from fileset 'SENSOR' to fileset 'sources_1'.
TCM_PLL320
delete_ip_run [get_files -of_objects [get_fileset TCM_PLL320] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320/TCM_PLL320.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320/TCM_PLL320.xci' from fileset 'TCM_PLL320' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320.xcix' from fileset 'TCM_PLL320' to fileset 'sources_1'.
clock_pll
delete_ip_run [get_files -of_objects [get_fileset clock_pll] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/clock_pll/clock_pll.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/clock_pll/clock_pll.xci' from fileset 'clock_pll' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/clock_pll.xcix' from fileset 'clock_pll' to fileset 'sources_1'.
cntpck_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset cntpck_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/cntpck_fifo_comp.xcix' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
gig_ethernet_pcs_pma_0
delete_ip_run [get_files -of_objects [get_fileset gig_ethernet_pcs_pma_0] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0.xcix' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
hdmi_data_fifo
delete_ip_run [get_files -of_objects [get_fileset hdmi_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/hdmi_data_fifo/hdmi_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/hdmi_data_fifo/hdmi_data_fifo.xci' from fileset 'hdmi_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/hdmi_data_fifo.xcix' from fileset 'hdmi_data_fifo' to fileset 'sources_1'.
ipbus_data_fifo
delete_ip_run [get_files -of_objects [get_fileset ipbus_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/ipbus_data_fifo/ipbus_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/ipbus_data_fifo/ipbus_data_fifo.xci' from fileset 'ipbus_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/ipbus_data_fifo.xcix' from fileset 'ipbus_data_fifo' to fileset 'sources_1'.
raw_data_fifo
delete_ip_run [get_files -of_objects [get_fileset raw_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/raw_data_fifo/raw_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/raw_data_fifo/raw_data_fifo.xci' from fileset 'raw_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/raw_data_fifo.xcix' from fileset 'raw_data_fifo' to fileset 'sources_1'.
slct_data_fifo
delete_ip_run [get_files -of_objects [get_fileset slct_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/slct_data_fifo/slct_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/slct_data_fifo/slct_data_fifo.xci' from fileset 'slct_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/slct_data_fifo.xcix' from fileset 'slct_data_fifo' to fileset 'sources_1'.
spi_mem
delete_ip_run [get_files -of_objects [get_fileset spi_mem] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/spi_mem/spi_mem.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/spi_mem/spi_mem.xci' from fileset 'spi_mem' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/spi_mem.xcix' from fileset 'spi_mem' to fileset 'sources_1'.
tcm_data_160to80bit_fifo
delete_ip_run [get_files -of_objects [get_fileset tcm_data_160to80bit_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xci' from fileset 'tcm_data_160to80bit_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tcm_data_160to80bit_fifo.xcix' from fileset 'tcm_data_160to80bit_fifo' to fileset 'sources_1'.
trg_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset trg_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/trg_fifo_comp/trg_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/trg_fifo_comp/trg_fifo_comp.xci' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/trg_fifo_comp.xcix' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
tri_mode_ethernet_mac_0
delete_ip_run [get_files -of_objects [get_fileset tri_mode_ethernet_mac_0] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci' from fileset 'tri_mode_ethernet_mac_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0.xcix' from fileset 'tri_mode_ethernet_mac_0' to fileset 'sources_1'.
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
xlx_k7v7_rx_dpram
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_rx_dpram] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_rx_dpram/xlx_k7v7_rx_dpram.xci' from fileset 'xlx_k7v7_rx_dpram' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_rx_dpram.xcix' from fileset 'xlx_k7v7_rx_dpram' to fileset 'sources_1'.
xlx_k7v7_tx_dpram
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_tx_dpram] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_tx_dpram.xcix' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/readout_simulation.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/main_signals.wcfg" ]\
# ]
# add_files -norecurse -fileset sim_1 $files
# set obj [get_filesets sim_1]
# set_property -name "top" -value "testbench_readout" -objects $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part xc7k325tffg900-2 -flow {Vivado Synthesis 2019} -strategy "Flow_PerfOptimized_high" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# proc gen_report {name type steps runs} {
#     if { [ string equal [get_report_configs -of_objects [get_runs ${runs}] ${name}] "" ] } {
# 	create_report_config -report_name ${name} -report_type ${type} -steps ${steps} -runs ${runs}
#     }
#     set obj [get_report_configs -of_objects [get_runs ${runs}] ${name}]
#     if { $obj != "" } {
# 	set_property -name "is_enabled" -value "0" -objects $obj
#     }
# }
# gen_report synth_1_synth_report_utilization_0 report_utilization:1.0 synth_design synth_1
# set obj [get_runs synth_1]
# set_property -name "needs_refresh" -value "1" -objects $obj
# set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
# set_property -name "steps.synth_design.args.fanout_limit" -value "400" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part xc7k325tffg900-2 -flow {Vivado Implementation 2019} -strategy "Performance_NetDelay_low" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Performance_NetDelay_low" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2019" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# gen_report impl_1_init_report_timing_summary_0 report_timing_summary:1.0 init_design impl_1
# gen_report impl_1_opt_report_drc_0 report_drc:1.0 opt_design impl_1
# gen_report impl_1_opt_report_timing_summary_0 report_timing_summary:1.0 opt_design impl_1
# gen_report impl_1_power_opt_report_timing_summary_0 report_timing_summary:1.0 power_opt_design impl_1
# gen_report impl_1_place_report_io_0 report_io:1.0 place_design impl_1
# gen_report impl_1_place_report_utilization_0 report_utilization:1.0 place_design impl_1
# gen_report impl_1_place_report_control_sets_0 report_control_sets:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_0 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_1 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_timing_summary_0 report_timing_summary:1.0 place_design impl_1
# gen_report impl_1_post_place_power_opt_report_timing_summary_0 report_timing_summary:1.0 post_place_power_opt_design impl_1
# gen_report impl_1_phys_opt_report_timing_summary_0 report_timing_summary:1.0 phys_opt_design impl_1
# gen_report impl_1_route_report_drc_0 report_drc:1.0 route_design impl_1
# gen_report impl_1_route_report_methodology_0 report_methodology:1.0 route_design impl_1
# gen_report impl_1_route_report_power_0 report_power:1.0 route_design impl_1
# gen_report impl_1_route_report_route_status_0 report_route_status:1.0 route_design impl_1
# gen_report impl_1_route_report_timing_summary_0 report_timing_summary:1.0 route_design impl_1
# gen_report impl_1_route_report_incremental_reuse_0 report_incremental_reuse:1.0 route_design impl_1
# gen_report impl_1_route_report_clock_utilization_0 report_clock_utilization:1.0 route_design impl_1
# gen_report impl_1_route_report_bus_skew_0 report_bus_skew:1.1 route_design impl_1
# gen_report impl_1_post_route_phys_opt_report_timing_summary_0 report_timing_summary:1.0 post_route_phys_opt_design impl_1
# gen_report impl_1_post_route_phys_opt_report_bus_skew_0 report_bus_skew:1.1 post_route_phys_opt_design impl_1
# set obj [get_runs impl_1]
# set_property -name "strategy" -value "Performance_NetDelay_low" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "ExtraNetDelay_low" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "AggressiveExplore" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "NoTimingRelaxation" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${project_name}"
INFO: Project created:FTM_TCM
# update_compile_order -fileset sources_1
# reset_run -quiet synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 7
[Thu Oct  7 14:04:47 2021] Launched synth_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/FTM_TCM.runs/synth_1/runme.log
[Thu Oct  7 14:04:47 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/FTM_TCM.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Oct  7 14:04:47 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log FIT_TESTMODULE_v2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source FIT_TESTMODULE_v2.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source FIT_TESTMODULE_v2.tcl -notrace
Command: link_design -top FIT_TESTMODULE_v2 -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1810.055 ; gain = 0.000 ; free physical = 22375 ; free virtual = 57934
INFO: [Netlist 29-17] Analyzing 916 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'pm_sc/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'pm_sc/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'HDMI0/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'HDMI0/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'HDMI0/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'HDMI0/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/ipbus_data_fifo/ipbus_data_fifo.xdc] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/ipbus_data_fifo/ipbus_data_fifo.xdc] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/hdmi_data_fifo/hdmi_data_fifo.xdc] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/hdmi_data_fifo/hdmi_data_fifo.xdc] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ipbus_module/eth/phy/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ipbus_module/eth/phy/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ipbus_module/eth/phy/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:43]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:43]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2540.969 ; gain = 579.070 ; free physical = 21795 ; free virtual = 57355
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ipbus_module/eth/phy/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH/MMCM125ETH_board.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH/MMCM125ETH_board.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH/MMCM125ETH.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH/MMCM125ETH.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125/PLL125_board.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125/PLL125_board.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125/PLL125.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125/PLL125.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll/CDM_Clk_pll_board.xdc] for cell 'CDMClkpllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll/CDM_Clk_pll_board.xdc] for cell 'CDMClkpllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll/CDM_Clk_pll.xdc] for cell 'CDMClkpllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll/CDM_Clk_pll.xdc] for cell 'CDMClkpllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll/PmClockPll_board.xdc] for cell 'PmClockPllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll/PmClockPll_board.xdc] for cell 'PmClockPllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll/PmClockPll.xdc] for cell 'PmClockPllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll/PmClockPll.xdc] for cell 'PmClockPllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320/TCM_PLL320_board.xdc] for cell 'TCM_PLL/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320/TCM_PLL320_board.xdc] for cell 'TCM_PLL/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320/TCM_PLL320.xdc] for cell 'TCM_PLL/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320/TCM_PLL320.xdc] for cell 'TCM_PLL/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/xdc/FIT_GBT_kc705_io.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/xdc/FIT_GBT_kc705_io.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/xdc/FIT_GBT_project_cnstrs.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/xdc/FIT_GBT_project_cnstrs.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/xdc/FIT_GBT_project_cnstrs.xdc:33]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/xdc/FIT_GBT_project_cnstrs.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/xdc/FIT_GBT_kc705_chipscope.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/xdc/FIT_GBT_kc705_chipscope.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'HDMI0/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'HDMI0/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/ipbus_data_fifo/ipbus_data_fifo_clocks.xdc] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/ipbus_data_fifo/ipbus_data_fifo_clocks.xdc] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/hdmi_data_fifo/hdmi_data_fifo_clocks.xdc] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/hdmi_data_fifo/hdmi_data_fifo_clocks.xdc] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH/MMCM125ETH_late.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/MMCM125ETH/MMCM125ETH_late.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125/PLL125_late.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PLL125/PLL125_late.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll/CDM_Clk_pll_late.xdc] for cell 'CDMClkpllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/CDM_Clk_pll/CDM_Clk_pll_late.xdc] for cell 'CDMClkpllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll/PmClockPll_late.xdc] for cell 'PmClockPllcomp/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/PmClockPll/PmClockPll_late.xdc] for cell 'PmClockPllcomp/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320/TCM_PLL320_late.xdc] for cell 'TCM_PLL/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/generated/TCM_PLL320/TCM_PLL320_late.xdc] for cell 'TCM_PLL/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2540.969 ; gain = 0.000 ; free physical = 21819 ; free virtual = 57379
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 5 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2540.969 ; gain = 1047.629 ; free physical = 21819 ; free virtual = 57379
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2605.000 ; gain = 64.027 ; free physical = 21811 ; free virtual = 57371

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11699716d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2605.000 ; gain = 0.000 ; free physical = 21784 ; free virtual = 57344

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b32cbc0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2691.984 ; gain = 0.000 ; free physical = 21655 ; free virtual = 57215
INFO: [Opt 31-389] Phase Retarget created 52 cells and removed 150 cells
INFO: [Opt 31-1021] In phase Retarget, 293 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22f219444

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2691.984 ; gain = 0.000 ; free physical = 21655 ; free virtual = 57215
INFO: [Opt 31-389] Phase Constant propagation created 108 cells and removed 429 cells
INFO: [Opt 31-1021] In phase Constant propagation, 684 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fbf408c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.984 ; gain = 0.000 ; free physical = 21653 ; free virtual = 57213
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 961 cells
INFO: [Opt 31-1021] In phase Sweep, 3738 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1fbf408c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.984 ; gain = 0.000 ; free physical = 21653 ; free virtual = 57213
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fbf408c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.984 ; gain = 0.000 ; free physical = 21653 ; free virtual = 57213
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e2a6cd29

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2691.984 ; gain = 0.000 ; free physical = 21653 ; free virtual = 57213
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 516 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              52  |             150  |                                            293  |
|  Constant propagation         |             108  |             429  |                                            684  |
|  Sweep                        |               3  |             961  |                                           3738  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            516  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2691.984 ; gain = 0.000 ; free physical = 21653 ; free virtual = 57213
Ending Logic Optimization Task | Checksum: 131016527

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2691.984 ; gain = 0.000 ; free physical = 21653 ; free virtual = 57213

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.825 | TNS=-4.606 |
INFO: [Power 33-23] Power model is not available for UA2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 124 BRAM(s) out of a total of 148 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 22 WE to EN ports
Number of BRAM Ports augmented: 114 newly gated: 30 Total Ports: 296
Ending PowerOpt Patch Enables Task | Checksum: 17ea1d5d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21568 ; free virtual = 57128
Ending Power Optimization Task | Checksum: 17ea1d5d9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3333.027 ; gain = 641.043 ; free physical = 21594 ; free virtual = 57154

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: dda08120

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21603 ; free virtual = 57163
Ending Final Cleanup Task | Checksum: dda08120

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21603 ; free virtual = 57163

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21603 ; free virtual = 57163
Ending Netlist Obfuscation Task | Checksum: dda08120

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21603 ; free virtual = 57163
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3333.027 ; gain = 792.059 ; free physical = 21603 ; free virtual = 57163
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21584 ; free virtual = 57144
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21579 ; free virtual = 57142
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/FTM_TCM.runs/impl_1/FIT_TESTMODULE_v2_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_71) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_72) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_73) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_74) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_75) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_76) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_77) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_78) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_79) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_80) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_81) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_82) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_83) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_84) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21563 ; free virtual = 57130
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c3284293

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21563 ; free virtual = 57130
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21563 ; free virtual = 57130

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	Pspi_sck (IBUF.O) is locked to IOB_X0Y14
	pm_sck_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135505ace

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21464 ; free virtual = 57031

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183bad770

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21421 ; free virtual = 56988

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183bad770

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21421 ; free virtual = 56989
Phase 1 Placer Initialization | Checksum: 183bad770

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21418 ; free virtual = 56986

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 104aa18b7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21395 ; free virtual = 56962

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2300 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 855 nets or cells. Created 0 new cell, deleted 855 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/tmp_ram_rd_en could not be optimized because driver FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 could not be replicated
INFO: [Physopt 32-117] Net FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/tmp_ram_rd_en could not be optimized because driver FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 could not be replicated
INFO: [Physopt 32-117] Net FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/tmp_ram_rd_en could not be optimized because driver FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21355 ; free virtual = 56922

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            855  |                   855  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            855  |                   855  |           1  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 111a9d674

Time (s): cpu = 00:01:33 ; elapsed = 00:00:26 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21351 ; free virtual = 56918
Phase 2.2 Global Placement Core | Checksum: 1ddadbff9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:30 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21343 ; free virtual = 56911
Phase 2 Global Placement | Checksum: 1ddadbff9

Time (s): cpu = 00:01:58 ; elapsed = 00:00:30 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21358 ; free virtual = 56926

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14fbf529e

Time (s): cpu = 00:02:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21355 ; free virtual = 56923

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 172f94dbf

Time (s): cpu = 00:02:03 ; elapsed = 00:00:32 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21350 ; free virtual = 56917

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b43fee0a

Time (s): cpu = 00:02:05 ; elapsed = 00:00:32 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21350 ; free virtual = 56917

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d6c6fa2e

Time (s): cpu = 00:02:05 ; elapsed = 00:00:33 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21350 ; free virtual = 56917

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bf883b5c

Time (s): cpu = 00:02:08 ; elapsed = 00:00:34 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21352 ; free virtual = 56919

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 121fe8663

Time (s): cpu = 00:02:15 ; elapsed = 00:00:39 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21329 ; free virtual = 56896

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15e5a635e

Time (s): cpu = 00:02:16 ; elapsed = 00:00:40 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21329 ; free virtual = 56897

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10a2268a8

Time (s): cpu = 00:02:16 ; elapsed = 00:00:40 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21329 ; free virtual = 56897

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1f3cecb20

Time (s): cpu = 00:02:21 ; elapsed = 00:00:42 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21325 ; free virtual = 56892
Phase 3 Detail Placement | Checksum: 1f3cecb20

Time (s): cpu = 00:02:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21325 ; free virtual = 56893

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 138c22990

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 138c22990

Time (s): cpu = 00:02:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21321 ; free virtual = 56889
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.173. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c5589edd

Time (s): cpu = 00:03:12 ; elapsed = 00:01:24 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21315 ; free virtual = 56883
Phase 4.1 Post Commit Optimization | Checksum: 1c5589edd

Time (s): cpu = 00:03:12 ; elapsed = 00:01:24 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21315 ; free virtual = 56883

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c5589edd

Time (s): cpu = 00:03:13 ; elapsed = 00:01:25 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21322 ; free virtual = 56889

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c5589edd

Time (s): cpu = 00:03:13 ; elapsed = 00:01:25 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21322 ; free virtual = 56889

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21323 ; free virtual = 56891
Phase 4.4 Final Placement Cleanup | Checksum: 1a141f6b2

Time (s): cpu = 00:03:13 ; elapsed = 00:01:25 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21323 ; free virtual = 56891
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a141f6b2

Time (s): cpu = 00:03:13 ; elapsed = 00:01:25 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21323 ; free virtual = 56890
Ending Placer Task | Checksum: b7b57703

Time (s): cpu = 00:03:13 ; elapsed = 00:01:25 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21323 ; free virtual = 56890
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:16 ; elapsed = 00:01:26 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21388 ; free virtual = 56955
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21388 ; free virtual = 56955
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21330 ; free virtual = 56938
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/FTM_TCM.runs/impl_1/FIT_TESTMODULE_v2_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21337 ; free virtual = 56914

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.173 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21319 ; free virtual = 56896

Phase 2 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 2 SLR Crossing Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.173 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 3 Fanout Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 4 Single Cell Placement Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 9 Single Cell Placement Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 15 Single Cell Placement Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 77673857

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 77673857

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 29 Single Cell Placement Optimization | Checksum: 77673857

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 77673857

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 77673857

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.173 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.173 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 77673857

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 77673857

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21318 ; free virtual = 56895

Phase 34 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.173 | TNS=0.000 | WHS=-3.283 | THS=-181.695 |
INFO: [Physopt 32-45] Identified 208 candidate nets for hold slack optimization.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][30] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][28] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][4] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net FIT_GBT_STATUS[fsm_errors][2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net count_ready due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net FIT_GBT_STATUS[fsm_errors][5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][27] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][12] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][26] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[reset_data_counters] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][29] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][18] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[4] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net send_gear_rdh due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net FIT_GBT_STATUS[fsm_errors][3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][24] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][14] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[10] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net FIT_GBT_STATUS[fsm_errors][0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[8] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net reset_in due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net readout_control[trg_data_select][2] due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][5]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][5]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][30]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][30]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][28]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][28]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][4]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][4]]
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net count_ready due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[0] due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][11]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][11]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][27]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][27]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][3]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][3]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][7]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][7]]
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[3] due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][12]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][12]]
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[11] due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][26]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][26]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][1]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][1]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][13]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][13]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[reset_data_counters]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[reset_data_counters]]
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[5] due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][29]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][29]]
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][18]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][18]]
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[4] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net send_gear_rdh due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[2] due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][24]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][24]]
INFO: [Physopt 32-712] Optimization is not feasible on net bc_rate[0] due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][14]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][14]]
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[10] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[8] due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][0]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][0]]
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net reset_in due to MARK_DEBUG attribute.
WARNING: [Physopt 32-722] Net with MARK_DEBUG TRUE property was optimized: ipbus_face_comp/readout_control[trg_data_select][2]
Resolution: To prevent optimization apply the following XDC constraint before phys_opt_design: set_property DONT_TOUCH TRUE [get_nets ipbus_face_comp/readout_control[trg_data_select][2]]
INFO: [Physopt 32-234] Optimized 171 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 155 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.129 | TNS=0.000 | WHS=-0.488 | THS=-62.960 |
Phase 34 Hold Fix Optimization | Checksum: 77673857

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21310 ; free virtual = 56887
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21310 ; free virtual = 56887
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.129 | TNS=0.000 | WHS=-0.488 | THS=-62.960 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           1  |           3  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          2.795  |        118.735  |         155  |          0  |             171  |          60  |           1  |  00:00:01  |
|  Total                      |          2.795  |        118.735  |         155  |          0  |             171  |          60  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21310 ; free virtual = 56887
Ending Physical Synthesis Task | Checksum: 77673857

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21310 ; free virtual = 56887
INFO: [Common 17-83] Releasing license: Implementation
191 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21328 ; free virtual = 56905
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21328 ; free virtual = 56905
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3333.027 ; gain = 0.000 ; free physical = 21273 ; free virtual = 56891
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/FTM_TCM.runs/impl_1/FIT_TESTMODULE_v2_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	Pspi_sck (IBUF.O) is locked to IOB_X0Y14
	pm_sck_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 55f15e ConstDB: 0 ShapeSum: 1e24ce2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6d00048b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3363.078 ; gain = 30.051 ; free physical = 21050 ; free virtual = 56637
Post Restoration Checksum: NetGraph: 3c71e51c NumContArr: 308e1f6f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6d00048b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3363.078 ; gain = 30.051 ; free physical = 21057 ; free virtual = 56644

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6d00048b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3393.074 ; gain = 60.047 ; free physical = 21010 ; free virtual = 56597

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6d00048b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3393.074 ; gain = 60.047 ; free physical = 21010 ; free virtual = 56597
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 135cf1716

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 3441.957 ; gain = 108.930 ; free physical = 20992 ; free virtual = 56579
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.076  | TNS=0.000  | WHS=-0.557 | THS=-789.911|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: b1d3bd13

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3441.957 ; gain = 108.930 ; free physical = 20990 ; free virtual = 56577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.076  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 11246e80c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.957 ; gain = 124.930 ; free physical = 20988 ; free virtual = 56575
Phase 2 Router Initialization | Checksum: c9642b5b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 3457.957 ; gain = 124.930 ; free physical = 20988 ; free virtual = 56575

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00513584 %
  Global Horizontal Routing Utilization  = 0.00182955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24835
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24835
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 196c9e88a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20966 ; free virtual = 56554
INFO: [Route 35-580] Design has 44 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              Data_clk_40 |            SystemCLK_320 |ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]|
|              Data_clk_40 |            SystemCLK_320 |ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]|
|              Data_clk_40 |            SystemCLK_320 |ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]|
|              Data_clk_40 |            SystemCLK_320 |ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]|
|              Data_clk_40 |            SystemCLK_320 |ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3125
 Number of Nodes with overlaps = 680
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.097 | TNS=-0.218 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17abe2f5d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20967 ; free virtual = 56555

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.029 | TNS=-0.049 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 211ee0e4f

Time (s): cpu = 00:01:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20967 ; free virtual = 56555

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.060 | TNS=-0.091 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12614f7b3

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20970 ; free virtual = 56558
Phase 4 Rip-up And Reroute | Checksum: 12614f7b3

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20970 ; free virtual = 56558

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 145e2c451

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20971 ; free virtual = 56559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.095  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b454c8af

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20971 ; free virtual = 56559

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b454c8af

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20971 ; free virtual = 56559
Phase 5 Delay and Skew Optimization | Checksum: b454c8af

Time (s): cpu = 00:01:34 ; elapsed = 00:00:49 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20971 ; free virtual = 56559

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1799af487

Time (s): cpu = 00:01:36 ; elapsed = 00:00:50 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20971 ; free virtual = 56559
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.095  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11af0c3ce

Time (s): cpu = 00:01:36 ; elapsed = 00:00:50 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20970 ; free virtual = 56558
Phase 6 Post Hold Fix | Checksum: 11af0c3ce

Time (s): cpu = 00:01:36 ; elapsed = 00:00:50 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20970 ; free virtual = 56558

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.41091 %
  Global Horizontal Routing Utilization  = 2.62216 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18aa2e274

Time (s): cpu = 00:01:37 ; elapsed = 00:00:50 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20970 ; free virtual = 56558

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18aa2e274

Time (s): cpu = 00:01:37 ; elapsed = 00:00:50 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20968 ; free virtual = 56556

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y12/GTNORTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y10/GTSOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 21d5010eb

Time (s): cpu = 00:01:38 ; elapsed = 00:00:52 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20968 ; free virtual = 56556

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.094  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 174a02273

Time (s): cpu = 00:01:45 ; elapsed = 00:00:53 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 20961 ; free virtual = 56549
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:45 ; elapsed = 00:00:53 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 21165 ; free virtual = 56753

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
217 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:50 ; elapsed = 00:00:55 . Memory (MB): peak = 3511.957 ; gain = 178.930 ; free physical = 21165 ; free virtual = 56753
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3511.957 ; gain = 0.000 ; free physical = 21165 ; free virtual = 56753
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3511.957 ; gain = 0.000 ; free physical = 21100 ; free virtual = 56737
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/FTM_TCM/build/FTM_TCM.runs/impl_1/FIT_TESTMODULE_v2_routed.dcp' has been generated.
Command: write_bitstream -force FIT_TESTMODULE_v2.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'tri_mode_ethernet_mac_0' (tri_mode_ethernet_mac_0_block) was generated with multiple features:
        IP feature 'eth_avb_endpoint@2015.04' was enabled using a hardware_evaluation license.
        IP feature 'tri_mode_eth_mac@2015.04' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X38Y226:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal ipbus_module/clocks/pll/inst/clkout2_PLL125 on the ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 pin of ipbus_module/clocks/pll/inst/plle2_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_71) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_72) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_73) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_74) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_75) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_76) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_77) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_78) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_79) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_80) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_81) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_82) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_83) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_84) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_wr_en) which is driven by a register (FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEA[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[0] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/WEBWE[1] (net: PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (PSPI/spi_bit_count_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 323 net(s) have no routable loads. The problem bus(es) and/or net(s) are ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ENA_I, ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ENA_I_0, ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ENA_I_1, FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][4], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][5], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][6], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][7], FitGbtPrg/FIT_GBT_STATUS[fifos_empty][0], FitGbtPrg/FIT_GBT_STATUS[fifos_empty][1], FitGbtPrg/FIT_GBT_STATUS[fifos_empty][3], FitGbtPrg/FIT_GBT_STATUS[fifos_empty][4], FitGbtPrg/FIT_GBT_STATUS[fifos_empty][5], FitGbtPrg/FIT_GBT_STATUS[fifos_empty][6], FitGbtPrg/FIT_GBT_STATUS[fifos_empty][7], FitGbtPrg/FIT_GBT_STATUS[ipbusrd_fifo_cnt][15:0]... and (the first 15 of 74 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 45 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "3D2AE3AC" for option USR_ACCESS
TIMESTAMP = Thu Oct  7 14:14:44 2021

Creating bitmap...
Creating bitstream...
Writing bitstream ./FIT_TESTMODULE_v2.bit...
Writing bitstream ./FIT_TESTMODULE_v2.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
228 Infos, 108 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3808.102 ; gain = 0.000 ; free physical = 21107 ; free virtual = 56730
INFO: [Common 17-206] Exiting Vivado at Thu Oct  7 14:14:52 2021...
[Thu Oct  7 14:14:58 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:05:24 ; elapsed = 00:10:11 . Memory (MB): peak = 2346.074 ; gain = 0.000 ; free physical = 22926 ; free virtual = 58548
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2346.074 ; gain = 0.000 ; free physical = 22874 ; free virtual = 58496
INFO: [Netlist 29-17] Analyzing 869 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2781.848 ; gain = 20.609 ; free physical = 22209 ; free virtual = 57832
Restored from archive | CPU: 1.190000 secs | Memory: 33.368774 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2781.848 ; gain = 20.609 ; free physical = 22209 ; free virtual = 57832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.848 ; gain = 0.000 ; free physical = 22211 ; free virtual = 57834
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.848 ; gain = 435.773 ; free physical = 22212 ; free virtual = 57835
# report_timing_summary -file impl_1_timing_summary.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Thu Oct  7 14:15:12 2021...
