
HotIron.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095ec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080096f8  080096f8  000196f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097c4  080097c4  00020198  2**0
                  CONTENTS
  4 .ARM          00000000  080097c4  080097c4  00020198  2**0
                  CONTENTS
  5 .preinit_array 00000000  080097c4  080097c4  00020198  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097c4  080097c4  000197c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097c8  080097c8  000197c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000198  20000000  080097cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001304  20000198  08009964  00020198  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000149c  08009964  0002149c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020198  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a138  00000000  00000000  000201c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000396c  00000000  00000000  0003a2f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001290  00000000  00000000  0003dc68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f8  00000000  00000000  0003eef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0a3  00000000  00000000  0003fff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001643c  00000000  00000000  0005b093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f26a  00000000  00000000  000714cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00100739  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c2c  00000000  00000000  0010078c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000198 	.word	0x20000198
 8000128:	00000000 	.word	0x00000000
 800012c:	080096e0 	.word	0x080096e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000019c 	.word	0x2000019c
 8000148:	080096e0 	.word	0x080096e0

0800014c <delay_init>:
#include "main.h"

TIM_HandleTypeDef * htim;

void delay_init(TIM_HandleTypeDef * htim_i)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	htim = htim_i;
 8000154:	4a05      	ldr	r2, [pc, #20]	; (800016c <delay_init+0x20>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	6013      	str	r3, [r2, #0]
	HAL_TIM_Base_Start(htim);
 800015a:	4b04      	ldr	r3, [pc, #16]	; (800016c <delay_init+0x20>)
 800015c:	681b      	ldr	r3, [r3, #0]
 800015e:	4618      	mov	r0, r3
 8000160:	f004 fa32 	bl	80045c8 <HAL_TIM_Base_Start>
}
 8000164:	bf00      	nop
 8000166:	3708      	adds	r7, #8
 8000168:	46bd      	mov	sp, r7
 800016a:	bd80      	pop	{r7, pc}
 800016c:	20000408 	.word	0x20000408

08000170 <delay_us>:

// delays for us count
void delay_us(uint16_t us)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim,0);
 800017a:	4b0a      	ldr	r3, [pc, #40]	; (80001a4 <delay_us+0x34>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	681b      	ldr	r3, [r3, #0]
 8000180:	2200      	movs	r2, #0
 8000182:	625a      	str	r2, [r3, #36]	; 0x24
	while ((uint16_t)__HAL_TIM_GET_COUNTER(htim) < us);
 8000184:	bf00      	nop
 8000186:	4b07      	ldr	r3, [pc, #28]	; (80001a4 <delay_us+0x34>)
 8000188:	681b      	ldr	r3, [r3, #0]
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800018e:	b29b      	uxth	r3, r3
 8000190:	88fa      	ldrh	r2, [r7, #6]
 8000192:	429a      	cmp	r2, r3
 8000194:	d8f7      	bhi.n	8000186 <delay_us+0x16>
}
 8000196:	bf00      	nop
 8000198:	bf00      	nop
 800019a:	370c      	adds	r7, #12
 800019c:	46bd      	mov	sp, r7
 800019e:	bc80      	pop	{r7}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	20000408 	.word	0x20000408

080001a8 <lcd_create>:
 */
LCD_HandleTypeDef lcd_create(
		LCD_PortType port[], LCD_PinType pin[],
		LCD_PortType rs_port, LCD_PinType rs_pin,
		LCD_PortType en_port, LCD_PinType en_pin, LCD_ModeTypeDef mode)
{
 80001a8:	b5b0      	push	{r4, r5, r7, lr}
 80001aa:	b08a      	sub	sp, #40	; 0x28
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	60f8      	str	r0, [r7, #12]
 80001b0:	60b9      	str	r1, [r7, #8]
 80001b2:	607a      	str	r2, [r7, #4]
 80001b4:	603b      	str	r3, [r7, #0]
	LCD_HandleTypeDef lcd;

	lcd.mode = mode;
 80001b6:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80001ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 80001be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80001c2:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 80001c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80001c6:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 80001c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80001ca:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 80001cc:	683b      	ldr	r3, [r7, #0]
 80001ce:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	613b      	str	r3, [r7, #16]

	delay_us(20000); // Display needs about 10ms to start, so you should provide delay
 80001d8:	f644 6020 	movw	r0, #20000	; 0x4e20
 80001dc:	f7ff ffc8 	bl	8000170 <delay_us>

	lcd_init(&lcd);
 80001e0:	f107 0310 	add.w	r3, r7, #16
 80001e4:	4618      	mov	r0, r3
 80001e6:	f000 f80f 	bl	8000208 <lcd_init>

	return lcd;
 80001ea:	68fb      	ldr	r3, [r7, #12]
 80001ec:	461d      	mov	r5, r3
 80001ee:	f107 0410 	add.w	r4, r7, #16
 80001f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80001f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80001f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80001fa:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80001fe:	68f8      	ldr	r0, [r7, #12]
 8000200:	3728      	adds	r7, #40	; 0x28
 8000202:	46bd      	mov	sp, r7
 8000204:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000208 <lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void lcd_init(LCD_HandleTypeDef * lcd)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
 800020e:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	7d9b      	ldrb	r3, [r3, #22]
 8000214:	2b00      	cmp	r3, #0
 8000216:	d10f      	bne.n	8000238 <lcd_init+0x30>
	{
			lcd_write_command(lcd, 0x33);
 8000218:	2133      	movs	r1, #51	; 0x33
 800021a:	6878      	ldr	r0, [r7, #4]
 800021c:	f000 f8d4 	bl	80003c8 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000220:	2132      	movs	r1, #50	; 0x32
 8000222:	6878      	ldr	r0, [r7, #4]
 8000224:	f000 f8d0 	bl	80003c8 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 8000228:	2128      	movs	r1, #40	; 0x28
 800022a:	6878      	ldr	r0, [r7, #4]
 800022c:	f000 f8cc 	bl	80003c8 <lcd_write_command>
			lcd_8line_mode = false;
 8000230:	4b0d      	ldr	r3, [pc, #52]	; (8000268 <lcd_init+0x60>)
 8000232:	2200      	movs	r2, #0
 8000234:	701a      	strb	r2, [r3, #0]
 8000236:	e006      	b.n	8000246 <lcd_init+0x3e>
	}
	else
	{
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000238:	2138      	movs	r1, #56	; 0x38
 800023a:	6878      	ldr	r0, [r7, #4]
 800023c:	f000 f8c4 	bl	80003c8 <lcd_write_command>
		lcd_8line_mode = true;
 8000240:	4b09      	ldr	r3, [pc, #36]	; (8000268 <lcd_init+0x60>)
 8000242:	2201      	movs	r2, #1
 8000244:	701a      	strb	r2, [r3, #0]
	}


	lcd_clear(lcd);											// Clear screen
 8000246:	6878      	ldr	r0, [r7, #4]
 8000248:	f000 f88c 	bl	8000364 <lcd_clear>
	lcd_mode(lcd, LCD_ENABLE, CURSOR_DISABLE, NO_BLINK);
 800024c:	2300      	movs	r3, #0
 800024e:	2200      	movs	r2, #0
 8000250:	2101      	movs	r1, #1
 8000252:	6878      	ldr	r0, [r7, #4]
 8000254:	f000 f80a 	bl	800026c <lcd_mode>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000258:	2106      	movs	r1, #6
 800025a:	6878      	ldr	r0, [r7, #4]
 800025c:	f000 f8b4 	bl	80003c8 <lcd_write_command>
}
 8000260:	bf00      	nop
 8000262:	3708      	adds	r7, #8
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	20000000 	.word	0x20000000

0800026c <lcd_mode>:

/**
 * Set display & cursor mode
 */
void lcd_mode(LCD_HandleTypeDef * lcd, LCD_ONOFF state, LCD_CURSOR cursor, LCD_BLINK blink)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
 8000274:	4608      	mov	r0, r1
 8000276:	4611      	mov	r1, r2
 8000278:	461a      	mov	r2, r3
 800027a:	4603      	mov	r3, r0
 800027c:	70fb      	strb	r3, [r7, #3]
 800027e:	460b      	mov	r3, r1
 8000280:	70bb      	strb	r3, [r7, #2]
 8000282:	4613      	mov	r3, r2
 8000284:	707b      	strb	r3, [r7, #1]
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL |
								 (state ?OPT_D:0) |
 8000286:	78fb      	ldrb	r3, [r7, #3]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d001      	beq.n	8000290 <lcd_mode+0x24>
 800028c:	220c      	movs	r2, #12
 800028e:	e000      	b.n	8000292 <lcd_mode+0x26>
 8000290:	2208      	movs	r2, #8
 8000292:	78bb      	ldrb	r3, [r7, #2]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <lcd_mode+0x30>
 8000298:	2302      	movs	r3, #2
 800029a:	e000      	b.n	800029e <lcd_mode+0x32>
 800029c:	2300      	movs	r3, #0
 800029e:	4313      	orrs	r3, r2
 80002a0:	b25a      	sxtb	r2, r3
								 (cursor?OPT_C:0) |
								 (blink ?OPT_B:0));
 80002a2:	787b      	ldrb	r3, [r7, #1]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	bf14      	ite	ne
 80002a8:	2301      	movne	r3, #1
 80002aa:	2300      	moveq	r3, #0
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	b25b      	sxtb	r3, r3
								 (cursor?OPT_C:0) |
 80002b0:	4313      	orrs	r3, r2
 80002b2:	b25b      	sxtb	r3, r3
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL |
 80002b4:	b2db      	uxtb	r3, r3
 80002b6:	4619      	mov	r1, r3
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f000 f885 	bl	80003c8 <lcd_write_command>
}
 80002be:	bf00      	nop
 80002c0:	3708      	adds	r7, #8
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}

080002c6 <lcd_out>:

/**
 * Write a string on the current position
 */
void lcd_out(LCD_HandleTypeDef * lcd, uint8_t * arr, uint8_t length)
{
 80002c6:	b580      	push	{r7, lr}
 80002c8:	b086      	sub	sp, #24
 80002ca:	af00      	add	r7, sp, #0
 80002cc:	60f8      	str	r0, [r7, #12]
 80002ce:	60b9      	str	r1, [r7, #8]
 80002d0:	4613      	mov	r3, r2
 80002d2:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < length; i++)
 80002d4:	2300      	movs	r3, #0
 80002d6:	617b      	str	r3, [r7, #20]
 80002d8:	e00a      	b.n	80002f0 <lcd_out+0x2a>
	{
		lcd_write_data(lcd, arr[i]);
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	68ba      	ldr	r2, [r7, #8]
 80002de:	4413      	add	r3, r2
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	4619      	mov	r1, r3
 80002e4:	68f8      	ldr	r0, [r7, #12]
 80002e6:	f000 f8a9 	bl	800043c <lcd_write_data>
	for (int i = 0; i < length; i++)
 80002ea:	697b      	ldr	r3, [r7, #20]
 80002ec:	3301      	adds	r3, #1
 80002ee:	617b      	str	r3, [r7, #20]
 80002f0:	79fb      	ldrb	r3, [r7, #7]
 80002f2:	697a      	ldr	r2, [r7, #20]
 80002f4:	429a      	cmp	r2, r3
 80002f6:	dbf0      	blt.n	80002da <lcd_out+0x14>
	}
}
 80002f8:	bf00      	nop
 80002fa:	bf00      	nop
 80002fc:	3718      	adds	r7, #24
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}

08000302 <lcd_string>:

/**
 * Write a string on the current position
 */
void lcd_string(LCD_HandleTypeDef * lcd, char * string)
{
 8000302:	b580      	push	{r7, lr}
 8000304:	b082      	sub	sp, #8
 8000306:	af00      	add	r7, sp, #0
 8000308:	6078      	str	r0, [r7, #4]
 800030a:	6039      	str	r1, [r7, #0]
	while (*string)
 800030c:	e007      	b.n	800031e <lcd_string+0x1c>
	{
		lcd_write_data(lcd, (uint8_t)*(string++));
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	1c5a      	adds	r2, r3, #1
 8000312:	603a      	str	r2, [r7, #0]
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	4619      	mov	r1, r3
 8000318:	6878      	ldr	r0, [r7, #4]
 800031a:	f000 f88f 	bl	800043c <lcd_write_data>
	while (*string)
 800031e:	683b      	ldr	r3, [r7, #0]
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d1f3      	bne.n	800030e <lcd_string+0xc>
	}
}
 8000326:	bf00      	nop
 8000328:	bf00      	nop
 800032a:	3708      	adds	r7, #8
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <lcd_set_xy>:

/**
 * Set the cursor position
 */
void lcd_set_xy(LCD_HandleTypeDef * lcd, uint8_t x, uint8_t y)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
 8000338:	460b      	mov	r3, r1
 800033a:	70fb      	strb	r3, [r7, #3]
 800033c:	4613      	mov	r3, r2
 800033e:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[y] + x);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[y] + x);
 8000340:	78bb      	ldrb	r3, [r7, #2]
 8000342:	4a07      	ldr	r2, [pc, #28]	; (8000360 <lcd_set_xy+0x30>)
 8000344:	5cd2      	ldrb	r2, [r2, r3]
 8000346:	78fb      	ldrb	r3, [r7, #3]
 8000348:	4413      	add	r3, r2
 800034a:	b2db      	uxtb	r3, r3
 800034c:	3b80      	subs	r3, #128	; 0x80
 800034e:	b2db      	uxtb	r3, r3
 8000350:	4619      	mov	r1, r3
 8000352:	6878      	ldr	r0, [r7, #4]
 8000354:	f000 f838 	bl	80003c8 <lcd_write_command>
	#endif
}
 8000358:	bf00      	nop
 800035a:	3708      	adds	r7, #8
 800035c:	46bd      	mov	sp, r7
 800035e:	bd80      	pop	{r7, pc}
 8000360:	080097b0 	.word	0x080097b0

08000364 <lcd_clear>:

/**
 * Clear the screen
 */
void lcd_clear(LCD_HandleTypeDef * lcd) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 800036c:	2101      	movs	r1, #1
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	f000 f82a 	bl	80003c8 <lcd_write_command>
	delay_us(maxi_delay);
 8000374:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000378:	f7ff fefa 	bl	8000170 <delay_us>
}
 800037c:	bf00      	nop
 800037e:	3708      	adds	r7, #8
 8000380:	46bd      	mov	sp, r7
 8000382:	bd80      	pop	{r7, pc}

08000384 <lcd_define_chars>:
	}
	lcd_write_command(lcd, SET_DDRAM_ADDR);
}

// load all 8 chars
void lcd_define_chars(LCD_HandleTypeDef * lcd, uint8_t bitmap[]){
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
 800038c:	6039      	str	r1, [r7, #0]
	lcd_write_command(lcd, SETCGRAM_ADDR);
 800038e:	2140      	movs	r1, #64	; 0x40
 8000390:	6878      	ldr	r0, [r7, #4]
 8000392:	f000 f819 	bl	80003c8 <lcd_write_command>
	for(uint8_t i=0;i<64;++i){
 8000396:	2300      	movs	r3, #0
 8000398:	73fb      	strb	r3, [r7, #15]
 800039a:	e00a      	b.n	80003b2 <lcd_define_chars+0x2e>
		lcd_write_data(lcd, bitmap[i]);
 800039c:	7bfb      	ldrb	r3, [r7, #15]
 800039e:	683a      	ldr	r2, [r7, #0]
 80003a0:	4413      	add	r3, r2
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4619      	mov	r1, r3
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f000 f848 	bl	800043c <lcd_write_data>
	for(uint8_t i=0;i<64;++i){
 80003ac:	7bfb      	ldrb	r3, [r7, #15]
 80003ae:	3301      	adds	r3, #1
 80003b0:	73fb      	strb	r3, [r7, #15]
 80003b2:	7bfb      	ldrb	r3, [r7, #15]
 80003b4:	2b3f      	cmp	r3, #63	; 0x3f
 80003b6:	d9f1      	bls.n	800039c <lcd_define_chars+0x18>
	}
	lcd_write_command(lcd, SET_DDRAM_ADDR);
 80003b8:	2180      	movs	r1, #128	; 0x80
 80003ba:	6878      	ldr	r0, [r7, #4]
 80003bc:	f000 f804 	bl	80003c8 <lcd_write_command>
}
 80003c0:	bf00      	nop
 80003c2:	3710      	adds	r7, #16
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(LCD_HandleTypeDef * lcd, uint8_t command)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	460b      	mov	r3, r1
 80003d2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	6898      	ldr	r0, [r3, #8]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	899b      	ldrh	r3, [r3, #12]
 80003dc:	2200      	movs	r2, #0
 80003de:	4619      	mov	r1, r3
 80003e0:	f001 fadd 	bl	800199e <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	7d9b      	ldrb	r3, [r3, #22]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d118      	bne.n	800041e <lcd_write_command+0x56>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80003ec:	78fb      	ldrb	r3, [r7, #3]
 80003ee:	091b      	lsrs	r3, r3, #4
 80003f0:	b2db      	uxtb	r3, r3
 80003f2:	2204      	movs	r2, #4
 80003f4:	4619      	mov	r1, r3
 80003f6:	6878      	ldr	r0, [r7, #4]
 80003f8:	f000 f85a 	bl	80004b0 <lcd_write>
		if (lcd_8line_mode) delay_us(mini_delay);
 80003fc:	4b0e      	ldr	r3, [pc, #56]	; (8000438 <lcd_write_command+0x70>)
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <lcd_write_command+0x42>
 8000404:	202a      	movs	r0, #42	; 0x2a
 8000406:	f7ff feb3 	bl	8000170 <delay_us>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	f003 030f 	and.w	r3, r3, #15
 8000410:	b2db      	uxtb	r3, r3
 8000412:	2204      	movs	r2, #4
 8000414:	4619      	mov	r1, r3
 8000416:	6878      	ldr	r0, [r7, #4]
 8000418:	f000 f84a 	bl	80004b0 <lcd_write>
 800041c:	e005      	b.n	800042a <lcd_write_command+0x62>
	}
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
 800041e:	78fb      	ldrb	r3, [r7, #3]
 8000420:	2208      	movs	r2, #8
 8000422:	4619      	mov	r1, r3
 8000424:	6878      	ldr	r0, [r7, #4]
 8000426:	f000 f843 	bl	80004b0 <lcd_write>
	}
	delay_us(mini_delay);
 800042a:	202a      	movs	r0, #42	; 0x2a
 800042c:	f7ff fea0 	bl	8000170 <delay_us>
}
 8000430:	bf00      	nop
 8000432:	3708      	adds	r7, #8
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20000000 	.word	0x20000000

0800043c <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(LCD_HandleTypeDef * lcd, uint8_t data)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	460b      	mov	r3, r1
 8000446:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	6898      	ldr	r0, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	899b      	ldrh	r3, [r3, #12]
 8000450:	2201      	movs	r2, #1
 8000452:	4619      	mov	r1, r3
 8000454:	f001 faa3 	bl	800199e <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	7d9b      	ldrb	r3, [r3, #22]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d118      	bne.n	8000492 <lcd_write_data+0x56>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000460:	78fb      	ldrb	r3, [r7, #3]
 8000462:	091b      	lsrs	r3, r3, #4
 8000464:	b2db      	uxtb	r3, r3
 8000466:	2204      	movs	r2, #4
 8000468:	4619      	mov	r1, r3
 800046a:	6878      	ldr	r0, [r7, #4]
 800046c:	f000 f820 	bl	80004b0 <lcd_write>
		if (lcd_8line_mode) delay_us(mini_delay);
 8000470:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <lcd_write_data+0x70>)
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b00      	cmp	r3, #0
 8000476:	d002      	beq.n	800047e <lcd_write_data+0x42>
 8000478:	202a      	movs	r0, #42	; 0x2a
 800047a:	f7ff fe79 	bl	8000170 <delay_us>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 800047e:	78fb      	ldrb	r3, [r7, #3]
 8000480:	f003 030f 	and.w	r3, r3, #15
 8000484:	b2db      	uxtb	r3, r3
 8000486:	2204      	movs	r2, #4
 8000488:	4619      	mov	r1, r3
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f000 f810 	bl	80004b0 <lcd_write>
 8000490:	e005      	b.n	800049e <lcd_write_data+0x62>
	}
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
 8000492:	78fb      	ldrb	r3, [r7, #3]
 8000494:	2208      	movs	r2, #8
 8000496:	4619      	mov	r1, r3
 8000498:	6878      	ldr	r0, [r7, #4]
 800049a:	f000 f809 	bl	80004b0 <lcd_write>
	}
	delay_us(mini_delay);
 800049e:	202a      	movs	r0, #42	; 0x2a
 80004a0:	f7ff fe66 	bl	8000170 <delay_us>
}
 80004a4:	bf00      	nop
 80004a6:	3708      	adds	r7, #8
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000000 	.word	0x20000000

080004b0 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(LCD_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b084      	sub	sp, #16
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
 80004bc:	4613      	mov	r3, r2
 80004be:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 80004c0:	2300      	movs	r3, #0
 80004c2:	73fb      	strb	r3, [r7, #15]
 80004c4:	e019      	b.n	80004fa <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	009b      	lsls	r3, r3, #2
 80004ce:	4413      	add	r3, r2
 80004d0:	6818      	ldr	r0, [r3, #0]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	685a      	ldr	r2, [r3, #4]
 80004d6:	7bfb      	ldrb	r3, [r7, #15]
 80004d8:	005b      	lsls	r3, r3, #1
 80004da:	4413      	add	r3, r2
 80004dc:	8819      	ldrh	r1, [r3, #0]
 80004de:	78fa      	ldrb	r2, [r7, #3]
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
 80004e2:	fa42 f303 	asr.w	r3, r2, r3
 80004e6:	b2db      	uxtb	r3, r3
 80004e8:	f003 0301 	and.w	r3, r3, #1
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	461a      	mov	r2, r3
 80004f0:	f001 fa55 	bl	800199e <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 80004f4:	7bfb      	ldrb	r3, [r7, #15]
 80004f6:	3301      	adds	r3, #1
 80004f8:	73fb      	strb	r3, [r7, #15]
 80004fa:	7bfa      	ldrb	r2, [r7, #15]
 80004fc:	78bb      	ldrb	r3, [r7, #2]
 80004fe:	429a      	cmp	r2, r3
 8000500:	d3e1      	bcc.n	80004c6 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6918      	ldr	r0, [r3, #16]
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	8a9b      	ldrh	r3, [r3, #20]
 800050a:	2201      	movs	r2, #1
 800050c:	4619      	mov	r1, r3
 800050e:	f001 fa46 	bl	800199e <HAL_GPIO_WritePin>
	DELAY_US(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f7ff fe2c 	bl	8000170 <delay_us>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	6918      	ldr	r0, [r3, #16]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	8a9b      	ldrh	r3, [r3, #20]
 8000520:	2200      	movs	r2, #0
 8000522:	4619      	mov	r1, r3
 8000524:	f001 fa3b 	bl	800199e <HAL_GPIO_WritePin>
	DELAY_US(1);
 8000528:	2001      	movs	r0, #1
 800052a:	f7ff fe21 	bl	8000170 <delay_us>
}
 800052e:	bf00      	nop
 8000530:	3710      	adds	r7, #16
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
	...

08000538 <init_lcd>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void init_lcd(void)
{
 8000538:	b5b0      	push	{r4, r5, r7, lr}
 800053a:	b09a      	sub	sp, #104	; 0x68
 800053c:	af04      	add	r7, sp, #16
	  lcd = lcd_create(ports, pins,
 800053e:	4c25      	ldr	r4, [pc, #148]	; (80005d4 <init_lcd+0x9c>)
 8000540:	4638      	mov	r0, r7
 8000542:	2300      	movs	r3, #0
 8000544:	9303      	str	r3, [sp, #12]
 8000546:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800054a:	9302      	str	r3, [sp, #8]
 800054c:	4b22      	ldr	r3, [pc, #136]	; (80005d8 <init_lcd+0xa0>)
 800054e:	9301      	str	r3, [sp, #4]
 8000550:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000554:	9300      	str	r3, [sp, #0]
 8000556:	4b20      	ldr	r3, [pc, #128]	; (80005d8 <init_lcd+0xa0>)
 8000558:	4a20      	ldr	r2, [pc, #128]	; (80005dc <init_lcd+0xa4>)
 800055a:	4921      	ldr	r1, [pc, #132]	; (80005e0 <init_lcd+0xa8>)
 800055c:	f7ff fe24 	bl	80001a8 <lcd_create>
 8000560:	4625      	mov	r5, r4
 8000562:	463c      	mov	r4, r7
 8000564:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000566:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000568:	e894 0003 	ldmia.w	r4, {r0, r1}
 800056c:	e885 0003 	stmia.w	r5, {r0, r1}
						hd_E_GPIO_Port, hd_E_Pin,
						LCD_4_BIT_MODE);

	  /* load symbols */

	  uint8_t symbols [] = {
 8000570:	4b1c      	ldr	r3, [pc, #112]	; (80005e4 <init_lcd+0xac>)
 8000572:	f107 0418 	add.w	r4, r7, #24
 8000576:	461d      	mov	r5, r3
 8000578:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800057a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800057c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800057e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000580:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000582:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000584:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000588:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	//		  	  	  	  	0x0, 0xe, 0x11, 0x15, 0x11, 0xe, 0x0, 0x0, // OFF
	//		  	  	  	  	0x0, 0x4, 0x15, 0x15, 0x11, 0xe, 0x0, 0x0, // ON
	//						0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x15, 0x0,   // ellips
	//						0x0, 0x0, 0xa, 0x1f, 0xe, 0x4, 0x0, 0x0, // heart
	  };
	  lcd_define_chars(&lcd, symbols);
 800058c:	f107 0318 	add.w	r3, r7, #24
 8000590:	4619      	mov	r1, r3
 8000592:	4810      	ldr	r0, [pc, #64]	; (80005d4 <init_lcd+0x9c>)
 8000594:	f7ff fef6 	bl	8000384 <lcd_define_chars>
	  lcd_set_xy(&lcd, 0, 0);
 8000598:	2200      	movs	r2, #0
 800059a:	2100      	movs	r1, #0
 800059c:	480d      	ldr	r0, [pc, #52]	; (80005d4 <init_lcd+0x9c>)
 800059e:	f7ff fec7 	bl	8000330 <lcd_set_xy>
	  lcd_string(&lcd, "made with \7 by");
 80005a2:	4911      	ldr	r1, [pc, #68]	; (80005e8 <init_lcd+0xb0>)
 80005a4:	480b      	ldr	r0, [pc, #44]	; (80005d4 <init_lcd+0x9c>)
 80005a6:	f7ff feac 	bl	8000302 <lcd_string>
	  lcd_set_xy(&lcd, 0, 1);
 80005aa:	2201      	movs	r2, #1
 80005ac:	2100      	movs	r1, #0
 80005ae:	4809      	ldr	r0, [pc, #36]	; (80005d4 <init_lcd+0x9c>)
 80005b0:	f7ff febe 	bl	8000330 <lcd_set_xy>
	  lcd_string(&lcd, "Maksim Jeskevic");
 80005b4:	490d      	ldr	r1, [pc, #52]	; (80005ec <init_lcd+0xb4>)
 80005b6:	4807      	ldr	r0, [pc, #28]	; (80005d4 <init_lcd+0x9c>)
 80005b8:	f7ff fea3 	bl	8000302 <lcd_string>
	  HAL_Delay(3000);
 80005bc:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80005c0:	f000 ff20 	bl	8001404 <HAL_Delay>
	  lcd_clear(&lcd);
 80005c4:	4803      	ldr	r0, [pc, #12]	; (80005d4 <init_lcd+0x9c>)
 80005c6:	f7ff fecd 	bl	8000364 <lcd_clear>
		  for (uint16_t j = i*32+16; j < i*32+32; j++)
			  lcd_write_data(&lcd, (uint8_t)j);
		  HAL_Delay(2000);
	  }
	  */
}
 80005ca:	bf00      	nop
 80005cc:	3758      	adds	r7, #88	; 0x58
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bdb0      	pop	{r4, r5, r7, pc}
 80005d2:	bf00      	nop
 80005d4:	2000040c 	.word	0x2000040c
 80005d8:	40010c00 	.word	0x40010c00
 80005dc:	20000014 	.word	0x20000014
 80005e0:	20000004 	.word	0x20000004
 80005e4:	08009718 	.word	0x08009718
 80005e8:	080096f8 	.word	0x080096f8
 80005ec:	08009708 	.word	0x08009708

080005f0 <do_encoder>:

void do_encoder(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 1)
 80005f4:	f000 fefc 	bl	80013f0 <HAL_GetTick>
 80005f8:	4602      	mov	r2, r0
 80005fa:	4b07      	ldr	r3, [pc, #28]	; (8000618 <do_encoder+0x28>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	429a      	cmp	r2, r3
 8000600:	d007      	beq.n	8000612 <do_encoder+0x22>
		return;
	process_encoder();
 8000602:	f000 fcd5 	bl	8000fb0 <process_encoder>
	last_time = HAL_GetTick();
 8000606:	f000 fef3 	bl	80013f0 <HAL_GetTick>
 800060a:	4603      	mov	r3, r0
 800060c:	4a02      	ldr	r2, [pc, #8]	; (8000618 <do_encoder+0x28>)
 800060e:	6013      	str	r3, [r2, #0]
 8000610:	e000      	b.n	8000614 <do_encoder+0x24>
		return;
 8000612:	bf00      	nop
}
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	200001bc 	.word	0x200001bc

0800061c <do_button>:

void do_button(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
	const uint32_t time_for_long_press = 1000;
 8000622:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000626:	607b      	str	r3, [r7, #4]
	static uint32_t last_time = 0;
	static bool last_button = false;
	static uint32_t but_time = 0;
	if (HAL_GetTick() - last_time < 20)
 8000628:	f000 fee2 	bl	80013f0 <HAL_GetTick>
 800062c:	4602      	mov	r2, r0
 800062e:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <do_button+0x90>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	1ad3      	subs	r3, r2, r3
 8000634:	2b13      	cmp	r3, #19
 8000636:	d935      	bls.n	80006a4 <do_button+0x88>
		return;
	button.pressed = !HAL_GPIO_ReadPin(enc_s_GPIO_Port, enc_s_Pin);
 8000638:	2180      	movs	r1, #128	; 0x80
 800063a:	481d      	ldr	r0, [pc, #116]	; (80006b0 <do_button+0x94>)
 800063c:	f001 f998 	bl	8001970 <HAL_GPIO_ReadPin>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	bf0c      	ite	eq
 8000646:	2301      	moveq	r3, #1
 8000648:	2300      	movne	r3, #0
 800064a:	b2da      	uxtb	r2, r3
 800064c:	4b19      	ldr	r3, [pc, #100]	; (80006b4 <do_button+0x98>)
 800064e:	701a      	strb	r2, [r3, #0]
	if (button.pressed)
 8000650:	4b18      	ldr	r3, [pc, #96]	; (80006b4 <do_button+0x98>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d018      	beq.n	800068a <do_button+0x6e>
	{
		if (!last_button)
 8000658:	4b17      	ldr	r3, [pc, #92]	; (80006b8 <do_button+0x9c>)
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	f083 0301 	eor.w	r3, r3, #1
 8000660:	b2db      	uxtb	r3, r3
 8000662:	2b00      	cmp	r3, #0
 8000664:	d004      	beq.n	8000670 <do_button+0x54>
			but_time = HAL_GetTick();
 8000666:	f000 fec3 	bl	80013f0 <HAL_GetTick>
 800066a:	4603      	mov	r3, r0
 800066c:	4a13      	ldr	r2, [pc, #76]	; (80006bc <do_button+0xa0>)
 800066e:	6013      	str	r3, [r2, #0]
		if (HAL_GetTick() - but_time > time_for_long_press)
 8000670:	f000 febe 	bl	80013f0 <HAL_GetTick>
 8000674:	4602      	mov	r2, r0
 8000676:	4b11      	ldr	r3, [pc, #68]	; (80006bc <do_button+0xa0>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	1ad3      	subs	r3, r2, r3
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	429a      	cmp	r2, r3
 8000680:	d206      	bcs.n	8000690 <do_button+0x74>
			button.long_press = true;
 8000682:	4b0c      	ldr	r3, [pc, #48]	; (80006b4 <do_button+0x98>)
 8000684:	2201      	movs	r2, #1
 8000686:	705a      	strb	r2, [r3, #1]
 8000688:	e002      	b.n	8000690 <do_button+0x74>
	}
	else
		button.long_press = false;
 800068a:	4b0a      	ldr	r3, [pc, #40]	; (80006b4 <do_button+0x98>)
 800068c:	2200      	movs	r2, #0
 800068e:	705a      	strb	r2, [r3, #1]
	last_button = button.pressed;
 8000690:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <do_button+0x98>)
 8000692:	781a      	ldrb	r2, [r3, #0]
 8000694:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <do_button+0x9c>)
 8000696:	701a      	strb	r2, [r3, #0]
	last_time = HAL_GetTick();
 8000698:	f000 feaa 	bl	80013f0 <HAL_GetTick>
 800069c:	4603      	mov	r3, r0
 800069e:	4a03      	ldr	r2, [pc, #12]	; (80006ac <do_button+0x90>)
 80006a0:	6013      	str	r3, [r2, #0]
 80006a2:	e000      	b.n	80006a6 <do_button+0x8a>
		return;
 80006a4:	bf00      	nop
}
 80006a6:	3708      	adds	r7, #8
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	200001c0 	.word	0x200001c0
 80006b0:	40010c00 	.word	0x40010c00
 80006b4:	200001b8 	.word	0x200001b8
 80006b8:	200001c4 	.word	0x200001c4
 80006bc:	200001c8 	.word	0x200001c8

080006c0 <do_blink>:

void do_blink(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 500)
 80006c4:	f000 fe94 	bl	80013f0 <HAL_GetTick>
 80006c8:	4602      	mov	r2, r0
 80006ca:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <do_blink+0x30>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	1ad3      	subs	r3, r2, r3
 80006d0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80006d4:	d30a      	bcc.n	80006ec <do_blink+0x2c>
		return;
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80006d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006da:	4806      	ldr	r0, [pc, #24]	; (80006f4 <do_blink+0x34>)
 80006dc:	f001 f977 	bl	80019ce <HAL_GPIO_TogglePin>
	last_time = HAL_GetTick();
 80006e0:	f000 fe86 	bl	80013f0 <HAL_GetTick>
 80006e4:	4603      	mov	r3, r0
 80006e6:	4a02      	ldr	r2, [pc, #8]	; (80006f0 <do_blink+0x30>)
 80006e8:	6013      	str	r3, [r2, #0]
 80006ea:	e000      	b.n	80006ee <do_blink+0x2e>
		return;
 80006ec:	bf00      	nop
}
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	200001cc 	.word	0x200001cc
 80006f4:	40011000 	.word	0x40011000

080006f8 <do_max6675>:

void do_max6675(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 500)
 80006fe:	f000 fe77 	bl	80013f0 <HAL_GetTick>
 8000702:	4602      	mov	r2, r0
 8000704:	4b49      	ldr	r3, [pc, #292]	; (800082c <do_max6675+0x134>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	1ad3      	subs	r3, r2, r3
 800070a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800070e:	f0c0 8089 	bcc.w	8000824 <do_max6675+0x12c>
		return;
	last_time = HAL_GetTick();
 8000712:	f000 fe6d 	bl	80013f0 <HAL_GetTick>
 8000716:	4603      	mov	r3, r0
 8000718:	4a44      	ldr	r2, [pc, #272]	; (800082c <do_max6675+0x134>)
 800071a:	6013      	str	r3, [r2, #0]

	uint16_t data;
	HAL_SPI_Receive(&hspi1, (uint8_t*)(&data), 1, 100);
 800071c:	1cb9      	adds	r1, r7, #2
 800071e:	2364      	movs	r3, #100	; 0x64
 8000720:	2201      	movs	r2, #1
 8000722:	4843      	ldr	r0, [pc, #268]	; (8000830 <do_max6675+0x138>)
 8000724:	f003 fb54 	bl	8003dd0 <HAL_SPI_Receive>
	MAX6675.data_valid = !(data & 0b110);
 8000728:	887b      	ldrh	r3, [r7, #2]
 800072a:	f003 0306 	and.w	r3, r3, #6
 800072e:	2b00      	cmp	r3, #0
 8000730:	bf0c      	ite	eq
 8000732:	2301      	moveq	r3, #1
 8000734:	2300      	movne	r3, #0
 8000736:	b2da      	uxtb	r2, r3
 8000738:	4b3e      	ldr	r3, [pc, #248]	; (8000834 <do_max6675+0x13c>)
 800073a:	709a      	strb	r2, [r3, #2]
	MAX6675.temperature = data >> 3;
 800073c:	887b      	ldrh	r3, [r7, #2]
 800073e:	08db      	lsrs	r3, r3, #3
 8000740:	b29a      	uxth	r2, r3
 8000742:	4b3c      	ldr	r3, [pc, #240]	; (8000834 <do_max6675+0x13c>)
 8000744:	801a      	strh	r2, [r3, #0]

	if (MAX6675.data_valid)
 8000746:	4b3b      	ldr	r3, [pc, #236]	; (8000834 <do_max6675+0x13c>)
 8000748:	789b      	ldrb	r3, [r3, #2]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d05a      	beq.n	8000804 <do_max6675+0x10c>
	{
		uint32_t digit = 25*(MAX6675.temperature&0b11);
 800074e:	4b39      	ldr	r3, [pc, #228]	; (8000834 <do_max6675+0x13c>)
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	f003 0203 	and.w	r2, r3, #3
 8000756:	4613      	mov	r3, r2
 8000758:	009b      	lsls	r3, r3, #2
 800075a:	4413      	add	r3, r2
 800075c:	009a      	lsls	r2, r3, #2
 800075e:	4413      	add	r3, r2
 8000760:	60fb      	str	r3, [r7, #12]
		digit += (MAX6675.temperature>>2)*1000;
 8000762:	4b34      	ldr	r3, [pc, #208]	; (8000834 <do_max6675+0x13c>)
 8000764:	881b      	ldrh	r3, [r3, #0]
 8000766:	089b      	lsrs	r3, r3, #2
 8000768:	b29b      	uxth	r3, r3
 800076a:	461a      	mov	r2, r3
 800076c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000770:	fb03 f302 	mul.w	r3, r3, r2
 8000774:	461a      	mov	r2, r3
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	4413      	add	r3, r2
 800077a:	60fb      	str	r3, [r7, #12]
		int8_t i = 6;
 800077c:	2306      	movs	r3, #6
 800077e:	72fb      	strb	r3, [r7, #11]
		while (digit)
 8000780:	e01b      	b.n	80007ba <do_max6675+0xc2>
		{
			MAX6675.ascii[i--] = '0' + digit%10;
 8000782:	68f9      	ldr	r1, [r7, #12]
 8000784:	4b2c      	ldr	r3, [pc, #176]	; (8000838 <do_max6675+0x140>)
 8000786:	fba3 2301 	umull	r2, r3, r3, r1
 800078a:	08da      	lsrs	r2, r3, #3
 800078c:	4613      	mov	r3, r2
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	4413      	add	r3, r2
 8000792:	005b      	lsls	r3, r3, #1
 8000794:	1aca      	subs	r2, r1, r3
 8000796:	b2d3      	uxtb	r3, r2
 8000798:	f997 100b 	ldrsb.w	r1, [r7, #11]
 800079c:	b2ca      	uxtb	r2, r1
 800079e:	3a01      	subs	r2, #1
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	72fa      	strb	r2, [r7, #11]
 80007a4:	3330      	adds	r3, #48	; 0x30
 80007a6:	b2da      	uxtb	r2, r3
 80007a8:	4b22      	ldr	r3, [pc, #136]	; (8000834 <do_max6675+0x13c>)
 80007aa:	440b      	add	r3, r1
 80007ac:	70da      	strb	r2, [r3, #3]
			digit /= 10;
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	4a21      	ldr	r2, [pc, #132]	; (8000838 <do_max6675+0x140>)
 80007b2:	fba2 2303 	umull	r2, r3, r2, r3
 80007b6:	08db      	lsrs	r3, r3, #3
 80007b8:	60fb      	str	r3, [r7, #12]
		while (digit)
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d1e0      	bne.n	8000782 <do_max6675+0x8a>
		}
		while (i >= 0)
 80007c0:	e018      	b.n	80007f4 <do_max6675+0xfc>
		{
			if (i > 2)
 80007c2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80007c6:	2b02      	cmp	r3, #2
 80007c8:	dd0a      	ble.n	80007e0 <do_max6675+0xe8>
				MAX6675.ascii[i--] = '0';
 80007ca:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80007ce:	b2d3      	uxtb	r3, r2
 80007d0:	3b01      	subs	r3, #1
 80007d2:	b2db      	uxtb	r3, r3
 80007d4:	72fb      	strb	r3, [r7, #11]
 80007d6:	4b17      	ldr	r3, [pc, #92]	; (8000834 <do_max6675+0x13c>)
 80007d8:	4413      	add	r3, r2
 80007da:	2230      	movs	r2, #48	; 0x30
 80007dc:	70da      	strb	r2, [r3, #3]
 80007de:	e009      	b.n	80007f4 <do_max6675+0xfc>
			else
				MAX6675.ascii[i--] = ' ';
 80007e0:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80007e4:	b2d3      	uxtb	r3, r2
 80007e6:	3b01      	subs	r3, #1
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	72fb      	strb	r3, [r7, #11]
 80007ec:	4b11      	ldr	r3, [pc, #68]	; (8000834 <do_max6675+0x13c>)
 80007ee:	4413      	add	r3, r2
 80007f0:	2220      	movs	r2, #32
 80007f2:	70da      	strb	r2, [r3, #3]
		while (i >= 0)
 80007f4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	dae2      	bge.n	80007c2 <do_max6675+0xca>
		}
		MAX6675.ascii[4] = '.';
 80007fc:	4b0d      	ldr	r3, [pc, #52]	; (8000834 <do_max6675+0x13c>)
 80007fe:	222e      	movs	r2, #46	; 0x2e
 8000800:	71da      	strb	r2, [r3, #7]
 8000802:	e010      	b.n	8000826 <do_max6675+0x12e>
	}
	else
	{
		for (int i = 0; i < sizeof(MAX6675); i ++)
 8000804:	2300      	movs	r3, #0
 8000806:	607b      	str	r3, [r7, #4]
 8000808:	e008      	b.n	800081c <do_max6675+0x124>
			MAX6675.ascii[i] = 'x';
 800080a:	4a0a      	ldr	r2, [pc, #40]	; (8000834 <do_max6675+0x13c>)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4413      	add	r3, r2
 8000810:	3303      	adds	r3, #3
 8000812:	2278      	movs	r2, #120	; 0x78
 8000814:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < sizeof(MAX6675); i ++)
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	3301      	adds	r3, #1
 800081a:	607b      	str	r3, [r7, #4]
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b09      	cmp	r3, #9
 8000820:	d9f3      	bls.n	800080a <do_max6675+0x112>
 8000822:	e000      	b.n	8000826 <do_max6675+0x12e>
		return;
 8000824:	bf00      	nop
	}

}
 8000826:	3710      	adds	r7, #16
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	200001d0 	.word	0x200001d0
 8000830:	20000478 	.word	0x20000478
 8000834:	20000424 	.word	0x20000424
 8000838:	cccccccd 	.word	0xcccccccd

0800083c <do_pwm>:

void do_pwm(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
	static uint16_t last_encoder = 0;
	static volatile int16_t diff = 0;

	// Check button
	static uint8_t state = 0;
	switch (state) {
 8000840:	4b39      	ldr	r3, [pc, #228]	; (8000928 <do_pwm+0xec>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d002      	beq.n	800084e <do_pwm+0x12>
 8000848:	2b01      	cmp	r3, #1
 800084a:	d01b      	beq.n	8000884 <do_pwm+0x48>
	case 1: // wait button release
		if (!button.pressed)
			state = 0;
		break;
	default:
		break;
 800084c:	e028      	b.n	80008a0 <do_pwm+0x64>
		if (diff == 0)
 800084e:	4b37      	ldr	r3, [pc, #220]	; (800092c <do_pwm+0xf0>)
 8000850:	881b      	ldrh	r3, [r3, #0]
 8000852:	b21b      	sxth	r3, r3
 8000854:	2b00      	cmp	r3, #0
 8000856:	d10a      	bne.n	800086e <do_pwm+0x32>
			if (button.long_press)
 8000858:	4b35      	ldr	r3, [pc, #212]	; (8000930 <do_pwm+0xf4>)
 800085a:	785b      	ldrb	r3, [r3, #1]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d01c      	beq.n	800089a <do_pwm+0x5e>
				diff = 100 << 1; // full power
 8000860:	4b32      	ldr	r3, [pc, #200]	; (800092c <do_pwm+0xf0>)
 8000862:	22c8      	movs	r2, #200	; 0xc8
 8000864:	801a      	strh	r2, [r3, #0]
				state = 1;
 8000866:	4b30      	ldr	r3, [pc, #192]	; (8000928 <do_pwm+0xec>)
 8000868:	2201      	movs	r2, #1
 800086a:	701a      	strb	r2, [r3, #0]
		break;
 800086c:	e015      	b.n	800089a <do_pwm+0x5e>
		else if (button.pressed)
 800086e:	4b30      	ldr	r3, [pc, #192]	; (8000930 <do_pwm+0xf4>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d011      	beq.n	800089a <do_pwm+0x5e>
			diff = 0; // zero power
 8000876:	4b2d      	ldr	r3, [pc, #180]	; (800092c <do_pwm+0xf0>)
 8000878:	2200      	movs	r2, #0
 800087a:	801a      	strh	r2, [r3, #0]
			state = 1;
 800087c:	4b2a      	ldr	r3, [pc, #168]	; (8000928 <do_pwm+0xec>)
 800087e:	2201      	movs	r2, #1
 8000880:	701a      	strb	r2, [r3, #0]
		break;
 8000882:	e00a      	b.n	800089a <do_pwm+0x5e>
		if (!button.pressed)
 8000884:	4b2a      	ldr	r3, [pc, #168]	; (8000930 <do_pwm+0xf4>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	f083 0301 	eor.w	r3, r3, #1
 800088c:	b2db      	uxtb	r3, r3
 800088e:	2b00      	cmp	r3, #0
 8000890:	d005      	beq.n	800089e <do_pwm+0x62>
			state = 0;
 8000892:	4b25      	ldr	r3, [pc, #148]	; (8000928 <do_pwm+0xec>)
 8000894:	2200      	movs	r2, #0
 8000896:	701a      	strb	r2, [r3, #0]
		break;
 8000898:	e001      	b.n	800089e <do_pwm+0x62>
		break;
 800089a:	bf00      	nop
 800089c:	e000      	b.n	80008a0 <do_pwm+0x64>
		break;
 800089e:	bf00      	nop
	}

	if (MAX6675.temperature > (300<<2)) // hardcoded protect
 80008a0:	4b24      	ldr	r3, [pc, #144]	; (8000934 <do_pwm+0xf8>)
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80008a8:	d903      	bls.n	80008b2 <do_pwm+0x76>
		diff = 0;
 80008aa:	4b20      	ldr	r3, [pc, #128]	; (800092c <do_pwm+0xf0>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	801a      	strh	r2, [r3, #0]
 80008b0:	e01e      	b.n	80008f0 <do_pwm+0xb4>
	else
	{
		diff+=(int16_t)(encoder_value - last_encoder);
 80008b2:	4b21      	ldr	r3, [pc, #132]	; (8000938 <do_pwm+0xfc>)
 80008b4:	881a      	ldrh	r2, [r3, #0]
 80008b6:	4b21      	ldr	r3, [pc, #132]	; (800093c <do_pwm+0x100>)
 80008b8:	881b      	ldrh	r3, [r3, #0]
 80008ba:	1ad3      	subs	r3, r2, r3
 80008bc:	b29a      	uxth	r2, r3
 80008be:	4b1b      	ldr	r3, [pc, #108]	; (800092c <do_pwm+0xf0>)
 80008c0:	881b      	ldrh	r3, [r3, #0]
 80008c2:	b21b      	sxth	r3, r3
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	4413      	add	r3, r2
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	b21a      	sxth	r2, r3
 80008cc:	4b17      	ldr	r3, [pc, #92]	; (800092c <do_pwm+0xf0>)
 80008ce:	801a      	strh	r2, [r3, #0]
		if (diff < 0)
 80008d0:	4b16      	ldr	r3, [pc, #88]	; (800092c <do_pwm+0xf0>)
 80008d2:	881b      	ldrh	r3, [r3, #0]
 80008d4:	b21b      	sxth	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	da02      	bge.n	80008e0 <do_pwm+0xa4>
			diff = 0;
 80008da:	4b14      	ldr	r3, [pc, #80]	; (800092c <do_pwm+0xf0>)
 80008dc:	2200      	movs	r2, #0
 80008de:	801a      	strh	r2, [r3, #0]
		if (diff > (100<<1))
 80008e0:	4b12      	ldr	r3, [pc, #72]	; (800092c <do_pwm+0xf0>)
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	b21b      	sxth	r3, r3
 80008e6:	2bc8      	cmp	r3, #200	; 0xc8
 80008e8:	dd02      	ble.n	80008f0 <do_pwm+0xb4>
			diff = 100<<1;
 80008ea:	4b10      	ldr	r3, [pc, #64]	; (800092c <do_pwm+0xf0>)
 80008ec:	22c8      	movs	r2, #200	; 0xc8
 80008ee:	801a      	strh	r2, [r3, #0]
	}
	last_encoder = encoder_value;
 80008f0:	4b11      	ldr	r3, [pc, #68]	; (8000938 <do_pwm+0xfc>)
 80008f2:	881a      	ldrh	r2, [r3, #0]
 80008f4:	4b11      	ldr	r3, [pc, #68]	; (800093c <do_pwm+0x100>)
 80008f6:	801a      	strh	r2, [r3, #0]
	pwm_value = diff>>1; // in %
 80008f8:	4b0c      	ldr	r3, [pc, #48]	; (800092c <do_pwm+0xf0>)
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	b21b      	sxth	r3, r3
 80008fe:	105b      	asrs	r3, r3, #1
 8000900:	b21b      	sxth	r3, r3
 8000902:	b29a      	uxth	r2, r3
 8000904:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <do_pwm+0x104>)
 8000906:	801a      	strh	r2, [r3, #0]
	TIM2->CCR1 = pwm_value*10;
 8000908:	4b0d      	ldr	r3, [pc, #52]	; (8000940 <do_pwm+0x104>)
 800090a:	881b      	ldrh	r3, [r3, #0]
 800090c:	461a      	mov	r2, r3
 800090e:	4613      	mov	r3, r2
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	4413      	add	r3, r2
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	461a      	mov	r2, r3
 8000918:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800091c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800091e:	bf00      	nop
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	200001d4 	.word	0x200001d4
 800092c:	200001d6 	.word	0x200001d6
 8000930:	200001b8 	.word	0x200001b8
 8000934:	20000424 	.word	0x20000424
 8000938:	200001b6 	.word	0x200001b6
 800093c:	200001d8 	.word	0x200001d8
 8000940:	200001b4 	.word	0x200001b4

08000944 <do_usb>:

void do_usb(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 250)
 800094a:	f000 fd51 	bl	80013f0 <HAL_GetTick>
 800094e:	4602      	mov	r2, r0
 8000950:	4b37      	ldr	r3, [pc, #220]	; (8000a30 <do_usb+0xec>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	2bf9      	cmp	r3, #249	; 0xf9
 8000958:	d966      	bls.n	8000a28 <do_usb+0xe4>
		return;
	last_time = HAL_GetTick();
 800095a:	f000 fd49 	bl	80013f0 <HAL_GetTick>
 800095e:	4603      	mov	r3, r0
 8000960:	4a33      	ldr	r2, [pc, #204]	; (8000a30 <do_usb+0xec>)
 8000962:	6013      	str	r3, [r2, #0]

	uint8_t buf[13];
	int i = 0;
 8000964:	2300      	movs	r3, #0
 8000966:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < sizeof(MAX6675.ascii); i++)
 8000968:	2300      	movs	r3, #0
 800096a:	61fb      	str	r3, [r7, #28]
 800096c:	e00c      	b.n	8000988 <do_usb+0x44>
		buf[i] = MAX6675.ascii[i];
 800096e:	4a31      	ldr	r2, [pc, #196]	; (8000a34 <do_usb+0xf0>)
 8000970:	69fb      	ldr	r3, [r7, #28]
 8000972:	4413      	add	r3, r2
 8000974:	3303      	adds	r3, #3
 8000976:	7819      	ldrb	r1, [r3, #0]
 8000978:	1d3a      	adds	r2, r7, #4
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	4413      	add	r3, r2
 800097e:	460a      	mov	r2, r1
 8000980:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < sizeof(MAX6675.ascii); i++)
 8000982:	69fb      	ldr	r3, [r7, #28]
 8000984:	3301      	adds	r3, #1
 8000986:	61fb      	str	r3, [r7, #28]
 8000988:	69fb      	ldr	r3, [r7, #28]
 800098a:	2b06      	cmp	r3, #6
 800098c:	d9ef      	bls.n	800096e <do_usb+0x2a>
	buf[i++] = ' ';
 800098e:	69fb      	ldr	r3, [r7, #28]
 8000990:	1c5a      	adds	r2, r3, #1
 8000992:	61fa      	str	r2, [r7, #28]
 8000994:	f107 0220 	add.w	r2, r7, #32
 8000998:	4413      	add	r3, r2
 800099a:	2220      	movs	r2, #32
 800099c:	f803 2c1c 	strb.w	r2, [r3, #-28]

	uint16_t temp = pwm_value;
 80009a0:	4b25      	ldr	r3, [pc, #148]	; (8000a38 <do_usb+0xf4>)
 80009a2:	881b      	ldrh	r3, [r3, #0]
 80009a4:	837b      	strh	r3, [r7, #26]
	for (int j = 0; j < 3; j++)
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	e030      	b.n	8000a0e <do_usb+0xca>
	{
		if ((!temp) && j)
 80009ac:	8b7b      	ldrh	r3, [r7, #26]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d10d      	bne.n	80009ce <do_usb+0x8a>
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d00a      	beq.n	80009ce <do_usb+0x8a>
		{
			buf[i+2-j] =' ';
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	1c9a      	adds	r2, r3, #2
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	1ad3      	subs	r3, r2, r3
 80009c0:	f107 0220 	add.w	r2, r7, #32
 80009c4:	4413      	add	r3, r2
 80009c6:	2220      	movs	r2, #32
 80009c8:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80009cc:	e01c      	b.n	8000a08 <do_usb+0xc4>
		}
		else
		{
			buf[i+2-j] = temp % 10 + '0';
 80009ce:	8b7a      	ldrh	r2, [r7, #26]
 80009d0:	4b1a      	ldr	r3, [pc, #104]	; (8000a3c <do_usb+0xf8>)
 80009d2:	fba3 1302 	umull	r1, r3, r3, r2
 80009d6:	08d9      	lsrs	r1, r3, #3
 80009d8:	460b      	mov	r3, r1
 80009da:	009b      	lsls	r3, r3, #2
 80009dc:	440b      	add	r3, r1
 80009de:	005b      	lsls	r3, r3, #1
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	1c99      	adds	r1, r3, #2
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	1acb      	subs	r3, r1, r3
 80009ee:	3230      	adds	r2, #48	; 0x30
 80009f0:	b2d2      	uxtb	r2, r2
 80009f2:	f107 0120 	add.w	r1, r7, #32
 80009f6:	440b      	add	r3, r1
 80009f8:	f803 2c1c 	strb.w	r2, [r3, #-28]
			temp /= 10;
 80009fc:	8b7b      	ldrh	r3, [r7, #26]
 80009fe:	4a0f      	ldr	r2, [pc, #60]	; (8000a3c <do_usb+0xf8>)
 8000a00:	fba2 2303 	umull	r2, r3, r2, r3
 8000a04:	08db      	lsrs	r3, r3, #3
 8000a06:	837b      	strh	r3, [r7, #26]
	for (int j = 0; j < 3; j++)
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	617b      	str	r3, [r7, #20]
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	ddcb      	ble.n	80009ac <do_usb+0x68>
		}
	}

	buf[11] = '\r';
 8000a14:	230d      	movs	r3, #13
 8000a16:	73fb      	strb	r3, [r7, #15]
	buf[12] = '\n';
 8000a18:	230a      	movs	r3, #10
 8000a1a:	743b      	strb	r3, [r7, #16]

	CDC_Transmit_FS(buf, sizeof(buf));
 8000a1c:	1d3b      	adds	r3, r7, #4
 8000a1e:	210d      	movs	r1, #13
 8000a20:	4618      	mov	r0, r3
 8000a22:	f008 fa53 	bl	8008ecc <CDC_Transmit_FS>
 8000a26:	e000      	b.n	8000a2a <do_usb+0xe6>
		return;
 8000a28:	bf00      	nop
}
 8000a2a:	3720      	adds	r7, #32
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	200001dc 	.word	0x200001dc
 8000a34:	20000424 	.word	0x20000424
 8000a38:	200001b4 	.word	0x200001b4
 8000a3c:	cccccccd 	.word	0xcccccccd

08000a40 <do_lcd>:

void do_lcd(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
	static uint32_t last_time = 0;
	if (HAL_GetTick() - last_time < 100)
 8000a46:	f000 fcd3 	bl	80013f0 <HAL_GetTick>
 8000a4a:	4602      	mov	r2, r0
 8000a4c:	4b36      	ldr	r3, [pc, #216]	; (8000b28 <do_lcd+0xe8>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	2b63      	cmp	r3, #99	; 0x63
 8000a54:	d963      	bls.n	8000b1e <do_lcd+0xde>
		return;
	last_time = HAL_GetTick();
 8000a56:	f000 fccb 	bl	80013f0 <HAL_GetTick>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	4a32      	ldr	r2, [pc, #200]	; (8000b28 <do_lcd+0xe8>)
 8000a5e:	6013      	str	r3, [r2, #0]

	// output temperature
	lcd_set_xy(&lcd, 0, 1);
 8000a60:	2201      	movs	r2, #1
 8000a62:	2100      	movs	r1, #0
 8000a64:	4831      	ldr	r0, [pc, #196]	; (8000b2c <do_lcd+0xec>)
 8000a66:	f7ff fc63 	bl	8000330 <lcd_set_xy>
	lcd_out(&lcd, MAX6675.ascii, sizeof(MAX6675.ascii));
 8000a6a:	2207      	movs	r2, #7
 8000a6c:	4930      	ldr	r1, [pc, #192]	; (8000b30 <do_lcd+0xf0>)
 8000a6e:	482f      	ldr	r0, [pc, #188]	; (8000b2c <do_lcd+0xec>)
 8000a70:	f7ff fc29 	bl	80002c6 <lcd_out>
	lcd_write_data(&lcd, 223);
 8000a74:	21df      	movs	r1, #223	; 0xdf
 8000a76:	482d      	ldr	r0, [pc, #180]	; (8000b2c <do_lcd+0xec>)
 8000a78:	f7ff fce0 	bl	800043c <lcd_write_data>

	// output temperature
	uint8_t buf[4];
	uint16_t temp = pwm_value;
 8000a7c:	4b2d      	ldr	r3, [pc, #180]	; (8000b34 <do_lcd+0xf4>)
 8000a7e:	881b      	ldrh	r3, [r3, #0]
 8000a80:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < 3; i++)
 8000a82:	2300      	movs	r3, #0
 8000a84:	60bb      	str	r3, [r7, #8]
 8000a86:	e02e      	b.n	8000ae6 <do_lcd+0xa6>
	{
		if ((!temp) && i)
 8000a88:	89fb      	ldrh	r3, [r7, #14]
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d10c      	bne.n	8000aa8 <do_lcd+0x68>
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d009      	beq.n	8000aa8 <do_lcd+0x68>
		{
			buf[2-i] =' ';
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	f1c3 0302 	rsb	r3, r3, #2
 8000a9a:	f107 0210 	add.w	r2, r7, #16
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2220      	movs	r2, #32
 8000aa2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000aa6:	e01b      	b.n	8000ae0 <do_lcd+0xa0>
		}
		else
		{
			buf[2-i] = temp % 10 + '0';
 8000aa8:	89fa      	ldrh	r2, [r7, #14]
 8000aaa:	4b23      	ldr	r3, [pc, #140]	; (8000b38 <do_lcd+0xf8>)
 8000aac:	fba3 1302 	umull	r1, r3, r3, r2
 8000ab0:	08d9      	lsrs	r1, r3, #3
 8000ab2:	460b      	mov	r3, r1
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	440b      	add	r3, r1
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	f1c3 0302 	rsb	r3, r3, #2
 8000ac6:	3230      	adds	r2, #48	; 0x30
 8000ac8:	b2d2      	uxtb	r2, r2
 8000aca:	f107 0110 	add.w	r1, r7, #16
 8000ace:	440b      	add	r3, r1
 8000ad0:	f803 2c0c 	strb.w	r2, [r3, #-12]
			temp /= 10;
 8000ad4:	89fb      	ldrh	r3, [r7, #14]
 8000ad6:	4a18      	ldr	r2, [pc, #96]	; (8000b38 <do_lcd+0xf8>)
 8000ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8000adc:	08db      	lsrs	r3, r3, #3
 8000ade:	81fb      	strh	r3, [r7, #14]
	for (int i = 0; i < 3; i++)
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	60bb      	str	r3, [r7, #8]
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	2b02      	cmp	r3, #2
 8000aea:	ddcd      	ble.n	8000a88 <do_lcd+0x48>
		}
	}
	buf[3] = '%';
 8000aec:	2325      	movs	r3, #37	; 0x25
 8000aee:	71fb      	strb	r3, [r7, #7]
	lcd_set_xy(&lcd, 0, 0);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2100      	movs	r1, #0
 8000af4:	480d      	ldr	r0, [pc, #52]	; (8000b2c <do_lcd+0xec>)
 8000af6:	f7ff fc1b 	bl	8000330 <lcd_set_xy>
	lcd_out(&lcd, buf, 4);
 8000afa:	1d3b      	adds	r3, r7, #4
 8000afc:	2204      	movs	r2, #4
 8000afe:	4619      	mov	r1, r3
 8000b00:	480a      	ldr	r0, [pc, #40]	; (8000b2c <do_lcd+0xec>)
 8000b02:	f7ff fbe0 	bl	80002c6 <lcd_out>
	lcd_mode(&lcd, LCD_ENABLE, CURSOR_ENABLE, NO_BLINK);
 8000b06:	2300      	movs	r3, #0
 8000b08:	2201      	movs	r2, #1
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	4807      	ldr	r0, [pc, #28]	; (8000b2c <do_lcd+0xec>)
 8000b0e:	f7ff fbad 	bl	800026c <lcd_mode>
	lcd_set_xy(&lcd, 2, 0);
 8000b12:	2200      	movs	r2, #0
 8000b14:	2102      	movs	r1, #2
 8000b16:	4805      	ldr	r0, [pc, #20]	; (8000b2c <do_lcd+0xec>)
 8000b18:	f7ff fc0a 	bl	8000330 <lcd_set_xy>
 8000b1c:	e000      	b.n	8000b20 <do_lcd+0xe0>
		return;
 8000b1e:	bf00      	nop
}
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200001e0 	.word	0x200001e0
 8000b2c:	2000040c 	.word	0x2000040c
 8000b30:	20000427 	.word	0x20000427
 8000b34:	200001b4 	.word	0x200001b4
 8000b38:	cccccccd 	.word	0xcccccccd

08000b3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b40:	f000 fbfe 	bl	8001340 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b44:	f000 f836 	bl	8000bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b48:	f000 f9a0 	bl	8000e8c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8000b4c:	f008 f900 	bl	8008d50 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8000b50:	f000 f88c 	bl	8000c6c <MX_SPI1_Init>
  MX_TIM1_Init();
 8000b54:	f000 f8c2 	bl	8000cdc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000b58:	f000 f91a 	bl	8000d90 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, 1);
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b62:	4810      	ldr	r0, [pc, #64]	; (8000ba4 <main+0x68>)
 8000b64:	f000 ff1b 	bl	800199e <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000b68:	2100      	movs	r1, #0
 8000b6a:	480f      	ldr	r0, [pc, #60]	; (8000ba8 <main+0x6c>)
 8000b6c:	f003 fdce 	bl	800470c <HAL_TIM_PWM_Start>
  delay_init(&htim1);
 8000b70:	480e      	ldr	r0, [pc, #56]	; (8000bac <main+0x70>)
 8000b72:	f7ff faeb 	bl	800014c <delay_init>
  init_lcd();
 8000b76:	f7ff fcdf 	bl	8000538 <init_lcd>

  MAX6675.data_valid = false;
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	; (8000bb0 <main+0x74>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	709a      	strb	r2, [r3, #2]
  MAX6675.temperature = 0;
 8000b80:	4b0b      	ldr	r3, [pc, #44]	; (8000bb0 <main+0x74>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	801a      	strh	r2, [r3, #0]
#endif


  while (1)
  {
	  do_encoder();
 8000b86:	f7ff fd33 	bl	80005f0 <do_encoder>
	  do_button();
 8000b8a:	f7ff fd47 	bl	800061c <do_button>
	  do_blink();
 8000b8e:	f7ff fd97 	bl	80006c0 <do_blink>
	  do_max6675();
 8000b92:	f7ff fdb1 	bl	80006f8 <do_max6675>
	  do_pwm();
 8000b96:	f7ff fe51 	bl	800083c <do_pwm>
	  do_usb();
 8000b9a:	f7ff fed3 	bl	8000944 <do_usb>
	  do_lcd();
 8000b9e:	f7ff ff4f 	bl	8000a40 <do_lcd>
	  do_encoder();
 8000ba2:	e7f0      	b.n	8000b86 <main+0x4a>
 8000ba4:	40010800 	.word	0x40010800
 8000ba8:	200004d0 	.word	0x200004d0
 8000bac:	20000430 	.word	0x20000430
 8000bb0:	20000424 	.word	0x20000424

08000bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b094      	sub	sp, #80	; 0x50
 8000bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000bbe:	2228      	movs	r2, #40	; 0x28
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f008 fd84 	bl	80096d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bd8:	1d3b      	adds	r3, r7, #4
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000be4:	2301      	movs	r3, #1
 8000be6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000be8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bf2:	2301      	movs	r3, #1
 8000bf4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bfa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bfe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000c00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000c04:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f002 fbbe 	bl	800338c <HAL_RCC_OscConfig>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000c16:	f000 fa53 	bl	80010c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1a:	230f      	movs	r3, #15
 8000c1c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c2a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	2101      	movs	r1, #1
 8000c36:	4618      	mov	r0, r3
 8000c38:	f002 fe28 	bl	800388c <HAL_RCC_ClockConfig>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000c42:	f000 fa3d 	bl	80010c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000c46:	2310      	movs	r3, #16
 8000c48:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000c4a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c4e:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	4618      	mov	r0, r3
 8000c54:	f002 ff82 	bl	8003b5c <HAL_RCCEx_PeriphCLKConfig>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c5e:	f000 fa2f 	bl	80010c0 <Error_Handler>
  }
}
 8000c62:	bf00      	nop
 8000c64:	3750      	adds	r7, #80	; 0x50
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
	...

08000c6c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c70:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000c72:	4a19      	ldr	r2, [pc, #100]	; (8000cd8 <MX_SPI1_Init+0x6c>)
 8000c74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c76:	4b17      	ldr	r3, [pc, #92]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000c78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000c7e:	4b15      	ldr	r3, [pc, #84]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000c80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c84:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000c86:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000c88:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c8c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c8e:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000c9c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000ca0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000ca4:	2230      	movs	r2, #48	; 0x30
 8000ca6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cae:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000cba:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000cbc:	220a      	movs	r2, #10
 8000cbe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cc0:	4804      	ldr	r0, [pc, #16]	; (8000cd4 <MX_SPI1_Init+0x68>)
 8000cc2:	f003 f801 	bl	8003cc8 <HAL_SPI_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8000ccc:	f000 f9f8 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20000478 	.word	0x20000478
 8000cd8:	40013000 	.word	0x40013000

08000cdc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ce2:	f107 0308 	add.w	r3, r7, #8
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf0:	463b      	mov	r3, r7
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cf8:	4b22      	ldr	r3, [pc, #136]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000cfa:	4a23      	ldr	r2, [pc, #140]	; (8000d88 <MX_TIM1_Init+0xac>)
 8000cfc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = HAL_RCC_GetSysClockFreq()/1000000-1;
 8000cfe:	f002 feaf 	bl	8003a60 <HAL_RCC_GetSysClockFreq>
 8000d02:	4603      	mov	r3, r0
 8000d04:	4a21      	ldr	r2, [pc, #132]	; (8000d8c <MX_TIM1_Init+0xb0>)
 8000d06:	fba2 2303 	umull	r2, r3, r2, r3
 8000d0a:	0c9b      	lsrs	r3, r3, #18
 8000d0c:	3b01      	subs	r3, #1
 8000d0e:	4a1d      	ldr	r2, [pc, #116]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d10:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d12:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d1e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d20:	4b18      	ldr	r3, [pc, #96]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d26:	4b17      	ldr	r3, [pc, #92]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d2c:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d32:	4814      	ldr	r0, [pc, #80]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d34:	f003 fbf8 	bl	8004528 <HAL_TIM_Base_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8000d3e:	f000 f9bf 	bl	80010c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d46:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d48:	f107 0308 	add.w	r3, r7, #8
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	480d      	ldr	r0, [pc, #52]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d50:	f003 fe3c 	bl	80049cc <HAL_TIM_ConfigClockSource>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000d5a:	f000 f9b1 	bl	80010c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d66:	463b      	mov	r3, r7
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4806      	ldr	r0, [pc, #24]	; (8000d84 <MX_TIM1_Init+0xa8>)
 8000d6c:	f004 f996 	bl	800509c <HAL_TIMEx_MasterConfigSynchronization>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000d76:	f000 f9a3 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d7a:	bf00      	nop
 8000d7c:	3718      	adds	r7, #24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000430 	.word	0x20000430
 8000d88:	40012c00 	.word	0x40012c00
 8000d8c:	431bde83 	.word	0x431bde83

08000d90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08e      	sub	sp, #56	; 0x38
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d96:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da4:	f107 0320 	add.w	r3, r7, #32
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
 8000dbc:	615a      	str	r2, [r3, #20]
 8000dbe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000dc0:	4b30      	ldr	r3, [pc, #192]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000dc2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000dc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = HAL_RCC_GetSysClockFreq()/1000-1;
 8000dc8:	f002 fe4a 	bl	8003a60 <HAL_RCC_GetSysClockFreq>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	4a2e      	ldr	r2, [pc, #184]	; (8000e88 <MX_TIM2_Init+0xf8>)
 8000dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd4:	099b      	lsrs	r3, r3, #6
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	4a2a      	ldr	r2, [pc, #168]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000dda:	6053      	str	r3, [r2, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ddc:	4b29      	ldr	r3, [pc, #164]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000de2:	4b28      	ldr	r3, [pc, #160]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000de4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000de8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dea:	4b26      	ldr	r3, [pc, #152]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000df0:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000df2:	2280      	movs	r2, #128	; 0x80
 8000df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000df6:	4823      	ldr	r0, [pc, #140]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000df8:	f003 fb96 	bl	8004528 <HAL_TIM_Base_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8000e02:	f000 f95d 	bl	80010c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e06:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e10:	4619      	mov	r1, r3
 8000e12:	481c      	ldr	r0, [pc, #112]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000e14:	f003 fdda 	bl	80049cc <HAL_TIM_ConfigClockSource>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000e1e:	f000 f94f 	bl	80010c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000e22:	4818      	ldr	r0, [pc, #96]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000e24:	f003 fc1a 	bl	800465c <HAL_TIM_PWM_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8000e2e:	f000 f947 	bl	80010c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e32:	2300      	movs	r3, #0
 8000e34:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e3a:	f107 0320 	add.w	r3, r7, #32
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4810      	ldr	r0, [pc, #64]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000e42:	f004 f92b 	bl	800509c <HAL_TIMEx_MasterConfigSynchronization>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM2_Init+0xc0>
  {
    Error_Handler();
 8000e4c:	f000 f938 	bl	80010c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e50:	2360      	movs	r3, #96	; 0x60
 8000e52:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e60:	1d3b      	adds	r3, r7, #4
 8000e62:	2200      	movs	r2, #0
 8000e64:	4619      	mov	r1, r3
 8000e66:	4807      	ldr	r0, [pc, #28]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000e68:	f003 fcf2 	bl	8004850 <HAL_TIM_PWM_ConfigChannel>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000e72:	f000 f925 	bl	80010c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000e76:	4803      	ldr	r0, [pc, #12]	; (8000e84 <MX_TIM2_Init+0xf4>)
 8000e78:	f000 f9d4 	bl	8001224 <HAL_TIM_MspPostInit>

}
 8000e7c:	bf00      	nop
 8000e7e:	3738      	adds	r7, #56	; 0x38
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	200004d0 	.word	0x200004d0
 8000e88:	10624dd3 	.word	0x10624dd3

08000e8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b088      	sub	sp, #32
 8000e90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e92:	f107 0310 	add.w	r3, r7, #16
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]
 8000e9a:	605a      	str	r2, [r3, #4]
 8000e9c:	609a      	str	r2, [r3, #8]
 8000e9e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea0:	4b3f      	ldr	r3, [pc, #252]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	4a3e      	ldr	r2, [pc, #248]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000ea6:	f043 0310 	orr.w	r3, r3, #16
 8000eaa:	6193      	str	r3, [r2, #24]
 8000eac:	4b3c      	ldr	r3, [pc, #240]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	f003 0310 	and.w	r3, r3, #16
 8000eb4:	60fb      	str	r3, [r7, #12]
 8000eb6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb8:	4b39      	ldr	r3, [pc, #228]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	4a38      	ldr	r2, [pc, #224]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000ebe:	f043 0320 	orr.w	r3, r3, #32
 8000ec2:	6193      	str	r3, [r2, #24]
 8000ec4:	4b36      	ldr	r3, [pc, #216]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	f003 0320 	and.w	r3, r3, #32
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	4b33      	ldr	r3, [pc, #204]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	4a32      	ldr	r2, [pc, #200]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000ed6:	f043 0304 	orr.w	r3, r3, #4
 8000eda:	6193      	str	r3, [r2, #24]
 8000edc:	4b30      	ldr	r3, [pc, #192]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	f003 0304 	and.w	r3, r3, #4
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee8:	4b2d      	ldr	r3, [pc, #180]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	4a2c      	ldr	r2, [pc, #176]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000eee:	f043 0308 	orr.w	r3, r3, #8
 8000ef2:	6193      	str	r3, [r2, #24]
 8000ef4:	4b2a      	ldr	r3, [pc, #168]	; (8000fa0 <MX_GPIO_Init+0x114>)
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	f003 0308 	and.w	r3, r3, #8
 8000efc:	603b      	str	r3, [r7, #0]
 8000efe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f06:	4827      	ldr	r0, [pc, #156]	; (8000fa4 <MX_GPIO_Init+0x118>)
 8000f08:	f000 fd49 	bl	800199e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, hd_7_Pin|hd_6_Pin|hd_RS_Pin|hd_E_Pin
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8000f12:	4825      	ldr	r0, [pc, #148]	; (8000fa8 <MX_GPIO_Init+0x11c>)
 8000f14:	f000 fd43 	bl	800199e <HAL_GPIO_WritePin>
                          |hd_4_Pin|hd_5_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_EN_GPIO_Port, USB_EN_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f1e:	4823      	ldr	r0, [pc, #140]	; (8000fac <MX_GPIO_Init+0x120>)
 8000f20:	f000 fd3d 	bl	800199e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000f24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2302      	movs	r3, #2
 8000f34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 0310 	add.w	r3, r7, #16
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4819      	ldr	r0, [pc, #100]	; (8000fa4 <MX_GPIO_Init+0x118>)
 8000f3e:	f000 fb93 	bl	8001668 <HAL_GPIO_Init>

  /*Configure GPIO pins : hd_7_Pin hd_6_Pin hd_RS_Pin hd_E_Pin
                           hd_4_Pin hd_5_Pin */
  GPIO_InitStruct.Pin = hd_7_Pin|hd_6_Pin|hd_RS_Pin|hd_E_Pin
 8000f42:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8000f46:	613b      	str	r3, [r7, #16]
                          |hd_4_Pin|hd_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	2302      	movs	r3, #2
 8000f52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f54:	f107 0310 	add.w	r3, r7, #16
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4813      	ldr	r0, [pc, #76]	; (8000fa8 <MX_GPIO_Init+0x11c>)
 8000f5c:	f000 fb84 	bl	8001668 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_EN_Pin */
  GPIO_InitStruct.Pin = USB_EN_Pin;
 8000f60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f66:	2301      	movs	r3, #1
 8000f68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6e:	2302      	movs	r3, #2
 8000f70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_EN_GPIO_Port, &GPIO_InitStruct);
 8000f72:	f107 0310 	add.w	r3, r7, #16
 8000f76:	4619      	mov	r1, r3
 8000f78:	480c      	ldr	r0, [pc, #48]	; (8000fac <MX_GPIO_Init+0x120>)
 8000f7a:	f000 fb75 	bl	8001668 <HAL_GPIO_Init>

  /*Configure GPIO pins : enc_s_Pin enc_a_Pin enc_b_Pin */
  GPIO_InitStruct.Pin = enc_s_Pin|enc_a_Pin|enc_b_Pin;
 8000f7e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000f82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8c:	f107 0310 	add.w	r3, r7, #16
 8000f90:	4619      	mov	r1, r3
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <MX_GPIO_Init+0x11c>)
 8000f94:	f000 fb68 	bl	8001668 <HAL_GPIO_Init>

}
 8000f98:	bf00      	nop
 8000f9a:	3720      	adds	r7, #32
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	40011000 	.word	0x40011000
 8000fa8:	40010c00 	.word	0x40010c00
 8000fac:	40010800 	.word	0x40010800

08000fb0 <process_encoder>:

/* USER CODE BEGIN 4 */
void process_encoder(void) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
	static uint8_t old;
	uint8_t new;
	new = (HAL_GPIO_ReadPin(enc_a_GPIO_Port, enc_a_Pin) ? 0b10 : 0
 8000fb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fba:	483e      	ldr	r0, [pc, #248]	; (80010b4 <process_encoder+0x104>)
 8000fbc:	f000 fcd8 	bl	8001970 <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d10b      	bne.n	8000fde <process_encoder+0x2e>
		 + HAL_GPIO_ReadPin(enc_b_GPIO_Port, enc_b_Pin) ? 0b01 : 0);
 8000fc6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fca:	483a      	ldr	r0, [pc, #232]	; (80010b4 <process_encoder+0x104>)
 8000fcc:	f000 fcd0 	bl	8001970 <HAL_GPIO_ReadPin>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	bf14      	ite	ne
 8000fd6:	2301      	movne	r3, #1
 8000fd8:	2300      	moveq	r3, #0
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	e000      	b.n	8000fe0 <process_encoder+0x30>
	new = (HAL_GPIO_ReadPin(enc_a_GPIO_Port, enc_a_Pin) ? 0b10 : 0
 8000fde:	2302      	movs	r3, #2
 8000fe0:	71fb      	strb	r3, [r7, #7]
	switch (old) {
 8000fe2:	4b35      	ldr	r3, [pc, #212]	; (80010b8 <process_encoder+0x108>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b03      	cmp	r3, #3
 8000fe8:	d85d      	bhi.n	80010a6 <process_encoder+0xf6>
 8000fea:	a201      	add	r2, pc, #4	; (adr r2, 8000ff0 <process_encoder+0x40>)
 8000fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff0:	08001027 	.word	0x08001027
 8000ff4:	0800104d 	.word	0x0800104d
 8000ff8:	08001001 	.word	0x08001001
 8000ffc:	08001073 	.word	0x08001073
		case 2: {
			if (new == 3)
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	2b03      	cmp	r3, #3
 8001004:	d105      	bne.n	8001012 <process_encoder+0x62>
				encoder_value++;
 8001006:	4b2d      	ldr	r3, [pc, #180]	; (80010bc <process_encoder+0x10c>)
 8001008:	881b      	ldrh	r3, [r3, #0]
 800100a:	3301      	adds	r3, #1
 800100c:	b29a      	uxth	r2, r3
 800100e:	4b2b      	ldr	r3, [pc, #172]	; (80010bc <process_encoder+0x10c>)
 8001010:	801a      	strh	r2, [r3, #0]
			if (new == 0)
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d13f      	bne.n	8001098 <process_encoder+0xe8>
				encoder_value--;
 8001018:	4b28      	ldr	r3, [pc, #160]	; (80010bc <process_encoder+0x10c>)
 800101a:	881b      	ldrh	r3, [r3, #0]
 800101c:	3b01      	subs	r3, #1
 800101e:	b29a      	uxth	r2, r3
 8001020:	4b26      	ldr	r3, [pc, #152]	; (80010bc <process_encoder+0x10c>)
 8001022:	801a      	strh	r2, [r3, #0]
			break;
 8001024:	e038      	b.n	8001098 <process_encoder+0xe8>
		}

		case 0: {
			if (new == 2)
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	2b02      	cmp	r3, #2
 800102a:	d105      	bne.n	8001038 <process_encoder+0x88>
				encoder_value++;
 800102c:	4b23      	ldr	r3, [pc, #140]	; (80010bc <process_encoder+0x10c>)
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	3301      	adds	r3, #1
 8001032:	b29a      	uxth	r2, r3
 8001034:	4b21      	ldr	r3, [pc, #132]	; (80010bc <process_encoder+0x10c>)
 8001036:	801a      	strh	r2, [r3, #0]
			if (new == 1)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d12e      	bne.n	800109c <process_encoder+0xec>
				encoder_value--;
 800103e:	4b1f      	ldr	r3, [pc, #124]	; (80010bc <process_encoder+0x10c>)
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	3b01      	subs	r3, #1
 8001044:	b29a      	uxth	r2, r3
 8001046:	4b1d      	ldr	r3, [pc, #116]	; (80010bc <process_encoder+0x10c>)
 8001048:	801a      	strh	r2, [r3, #0]
			break;
 800104a:	e027      	b.n	800109c <process_encoder+0xec>
		}
		case 1: {
			if (new == 0)
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d105      	bne.n	800105e <process_encoder+0xae>
				encoder_value++;
 8001052:	4b1a      	ldr	r3, [pc, #104]	; (80010bc <process_encoder+0x10c>)
 8001054:	881b      	ldrh	r3, [r3, #0]
 8001056:	3301      	adds	r3, #1
 8001058:	b29a      	uxth	r2, r3
 800105a:	4b18      	ldr	r3, [pc, #96]	; (80010bc <process_encoder+0x10c>)
 800105c:	801a      	strh	r2, [r3, #0]
			if (new == 3)
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	2b03      	cmp	r3, #3
 8001062:	d11d      	bne.n	80010a0 <process_encoder+0xf0>
				encoder_value--;
 8001064:	4b15      	ldr	r3, [pc, #84]	; (80010bc <process_encoder+0x10c>)
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	3b01      	subs	r3, #1
 800106a:	b29a      	uxth	r2, r3
 800106c:	4b13      	ldr	r3, [pc, #76]	; (80010bc <process_encoder+0x10c>)
 800106e:	801a      	strh	r2, [r3, #0]
			break;
 8001070:	e016      	b.n	80010a0 <process_encoder+0xf0>
		}
		case 3: {
			if (new == 1)
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	2b01      	cmp	r3, #1
 8001076:	d105      	bne.n	8001084 <process_encoder+0xd4>
				encoder_value++;
 8001078:	4b10      	ldr	r3, [pc, #64]	; (80010bc <process_encoder+0x10c>)
 800107a:	881b      	ldrh	r3, [r3, #0]
 800107c:	3301      	adds	r3, #1
 800107e:	b29a      	uxth	r2, r3
 8001080:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <process_encoder+0x10c>)
 8001082:	801a      	strh	r2, [r3, #0]
			if (new == 2)
 8001084:	79fb      	ldrb	r3, [r7, #7]
 8001086:	2b02      	cmp	r3, #2
 8001088:	d10c      	bne.n	80010a4 <process_encoder+0xf4>
				encoder_value--;
 800108a:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <process_encoder+0x10c>)
 800108c:	881b      	ldrh	r3, [r3, #0]
 800108e:	3b01      	subs	r3, #1
 8001090:	b29a      	uxth	r2, r3
 8001092:	4b0a      	ldr	r3, [pc, #40]	; (80010bc <process_encoder+0x10c>)
 8001094:	801a      	strh	r2, [r3, #0]
			break;
 8001096:	e005      	b.n	80010a4 <process_encoder+0xf4>
			break;
 8001098:	bf00      	nop
 800109a:	e004      	b.n	80010a6 <process_encoder+0xf6>
			break;
 800109c:	bf00      	nop
 800109e:	e002      	b.n	80010a6 <process_encoder+0xf6>
			break;
 80010a0:	bf00      	nop
 80010a2:	e000      	b.n	80010a6 <process_encoder+0xf6>
			break;
 80010a4:	bf00      	nop
		}
	}
	old = new;
 80010a6:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <process_encoder+0x108>)
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	7013      	strb	r3, [r2, #0]
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	40010c00 	.word	0x40010c00
 80010b8:	200001e4 	.word	0x200001e4
 80010bc:	200001b6 	.word	0x200001b6

080010c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c4:	b672      	cpsid	i
}
 80010c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c8:	e7fe      	b.n	80010c8 <Error_Handler+0x8>
	...

080010cc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010d2:	4b15      	ldr	r3, [pc, #84]	; (8001128 <HAL_MspInit+0x5c>)
 80010d4:	699b      	ldr	r3, [r3, #24]
 80010d6:	4a14      	ldr	r2, [pc, #80]	; (8001128 <HAL_MspInit+0x5c>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6193      	str	r3, [r2, #24]
 80010de:	4b12      	ldr	r3, [pc, #72]	; (8001128 <HAL_MspInit+0x5c>)
 80010e0:	699b      	ldr	r3, [r3, #24]
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <HAL_MspInit+0x5c>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	4a0e      	ldr	r2, [pc, #56]	; (8001128 <HAL_MspInit+0x5c>)
 80010f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010f4:	61d3      	str	r3, [r2, #28]
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <HAL_MspInit+0x5c>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001102:	4b0a      	ldr	r3, [pc, #40]	; (800112c <HAL_MspInit+0x60>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	4a04      	ldr	r2, [pc, #16]	; (800112c <HAL_MspInit+0x60>)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111e:	bf00      	nop
 8001120:	3714      	adds	r7, #20
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	40021000 	.word	0x40021000
 800112c:	40010000 	.word	0x40010000

08001130 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001138:	f107 0310 	add.w	r3, r7, #16
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a1b      	ldr	r2, [pc, #108]	; (80011b8 <HAL_SPI_MspInit+0x88>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d12f      	bne.n	80011b0 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001150:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <HAL_SPI_MspInit+0x8c>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	4a19      	ldr	r2, [pc, #100]	; (80011bc <HAL_SPI_MspInit+0x8c>)
 8001156:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800115a:	6193      	str	r3, [r2, #24]
 800115c:	4b17      	ldr	r3, [pc, #92]	; (80011bc <HAL_SPI_MspInit+0x8c>)
 800115e:	699b      	ldr	r3, [r3, #24]
 8001160:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001168:	4b14      	ldr	r3, [pc, #80]	; (80011bc <HAL_SPI_MspInit+0x8c>)
 800116a:	699b      	ldr	r3, [r3, #24]
 800116c:	4a13      	ldr	r2, [pc, #76]	; (80011bc <HAL_SPI_MspInit+0x8c>)
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	6193      	str	r3, [r2, #24]
 8001174:	4b11      	ldr	r3, [pc, #68]	; (80011bc <HAL_SPI_MspInit+0x8c>)
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	f003 0304 	and.w	r3, r3, #4
 800117c:	60bb      	str	r3, [r7, #8]
 800117e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001180:	2330      	movs	r3, #48	; 0x30
 8001182:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001184:	2302      	movs	r3, #2
 8001186:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001188:	2303      	movs	r3, #3
 800118a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118c:	f107 0310 	add.w	r3, r7, #16
 8001190:	4619      	mov	r1, r3
 8001192:	480b      	ldr	r0, [pc, #44]	; (80011c0 <HAL_SPI_MspInit+0x90>)
 8001194:	f000 fa68 	bl	8001668 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001198:	2340      	movs	r3, #64	; 0x40
 800119a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800119c:	2300      	movs	r3, #0
 800119e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011a0:	2301      	movs	r3, #1
 80011a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a4:	f107 0310 	add.w	r3, r7, #16
 80011a8:	4619      	mov	r1, r3
 80011aa:	4805      	ldr	r0, [pc, #20]	; (80011c0 <HAL_SPI_MspInit+0x90>)
 80011ac:	f000 fa5c 	bl	8001668 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80011b0:	bf00      	nop
 80011b2:	3720      	adds	r7, #32
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40013000 	.word	0x40013000
 80011bc:	40021000 	.word	0x40021000
 80011c0:	40010800 	.word	0x40010800

080011c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b085      	sub	sp, #20
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a12      	ldr	r2, [pc, #72]	; (800121c <HAL_TIM_Base_MspInit+0x58>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d10c      	bne.n	80011f0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011d6:	4b12      	ldr	r3, [pc, #72]	; (8001220 <HAL_TIM_Base_MspInit+0x5c>)
 80011d8:	699b      	ldr	r3, [r3, #24]
 80011da:	4a11      	ldr	r2, [pc, #68]	; (8001220 <HAL_TIM_Base_MspInit+0x5c>)
 80011dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011e0:	6193      	str	r3, [r2, #24]
 80011e2:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <HAL_TIM_Base_MspInit+0x5c>)
 80011e4:	699b      	ldr	r3, [r3, #24]
 80011e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80011ee:	e010      	b.n	8001212 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011f8:	d10b      	bne.n	8001212 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011fa:	4b09      	ldr	r3, [pc, #36]	; (8001220 <HAL_TIM_Base_MspInit+0x5c>)
 80011fc:	69db      	ldr	r3, [r3, #28]
 80011fe:	4a08      	ldr	r2, [pc, #32]	; (8001220 <HAL_TIM_Base_MspInit+0x5c>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	61d3      	str	r3, [r2, #28]
 8001206:	4b06      	ldr	r3, [pc, #24]	; (8001220 <HAL_TIM_Base_MspInit+0x5c>)
 8001208:	69db      	ldr	r3, [r3, #28]
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
}
 8001212:	bf00      	nop
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr
 800121c:	40012c00 	.word	0x40012c00
 8001220:	40021000 	.word	0x40021000

08001224 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b088      	sub	sp, #32
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001242:	d117      	bne.n	8001274 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001244:	4b0d      	ldr	r3, [pc, #52]	; (800127c <HAL_TIM_MspPostInit+0x58>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4a0c      	ldr	r2, [pc, #48]	; (800127c <HAL_TIM_MspPostInit+0x58>)
 800124a:	f043 0304 	orr.w	r3, r3, #4
 800124e:	6193      	str	r3, [r2, #24]
 8001250:	4b0a      	ldr	r3, [pc, #40]	; (800127c <HAL_TIM_MspPostInit+0x58>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f003 0304 	and.w	r3, r3, #4
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800125c:	2301      	movs	r3, #1
 800125e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001260:	2302      	movs	r3, #2
 8001262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2302      	movs	r3, #2
 8001266:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	4619      	mov	r1, r3
 800126e:	4804      	ldr	r0, [pc, #16]	; (8001280 <HAL_TIM_MspPostInit+0x5c>)
 8001270:	f000 f9fa 	bl	8001668 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001274:	bf00      	nop
 8001276:	3720      	adds	r7, #32
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40021000 	.word	0x40021000
 8001280:	40010800 	.word	0x40010800

08001284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001288:	e7fe      	b.n	8001288 <NMI_Handler+0x4>

0800128a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800128e:	e7fe      	b.n	800128e <HardFault_Handler+0x4>

08001290 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001294:	e7fe      	b.n	8001294 <MemManage_Handler+0x4>

08001296 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001296:	b480      	push	{r7}
 8001298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800129a:	e7fe      	b.n	800129a <BusFault_Handler+0x4>

0800129c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <UsageFault_Handler+0x4>

080012a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bc80      	pop	{r7}
 80012ac:	4770      	bx	lr

080012ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr

080012ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr

080012c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ca:	f000 f87f 	bl	80013cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80012d8:	4802      	ldr	r0, [pc, #8]	; (80012e4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80012da:	f000 fcc2 	bl	8001c62 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	200011b0 	.word	0x200011b0

080012e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr

080012f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012f4:	480c      	ldr	r0, [pc, #48]	; (8001328 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012f6:	490d      	ldr	r1, [pc, #52]	; (800132c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012f8:	4a0d      	ldr	r2, [pc, #52]	; (8001330 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012fc:	e002      	b.n	8001304 <LoopCopyDataInit>

080012fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001302:	3304      	adds	r3, #4

08001304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001308:	d3f9      	bcc.n	80012fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800130a:	4a0a      	ldr	r2, [pc, #40]	; (8001334 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800130c:	4c0a      	ldr	r4, [pc, #40]	; (8001338 <LoopFillZerobss+0x22>)
  movs r3, #0
 800130e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001310:	e001      	b.n	8001316 <LoopFillZerobss>

08001312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001314:	3204      	adds	r2, #4

08001316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001318:	d3fb      	bcc.n	8001312 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800131a:	f7ff ffe5 	bl	80012e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800131e:	f008 f9b3 	bl	8009688 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001322:	f7ff fc0b 	bl	8000b3c <main>
  bx lr
 8001326:	4770      	bx	lr
  ldr r0, =_sdata
 8001328:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800132c:	20000198 	.word	0x20000198
  ldr r2, =_sidata
 8001330:	080097cc 	.word	0x080097cc
  ldr r2, =_sbss
 8001334:	20000198 	.word	0x20000198
  ldr r4, =_ebss
 8001338:	2000149c 	.word	0x2000149c

0800133c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800133c:	e7fe      	b.n	800133c <ADC1_2_IRQHandler>
	...

08001340 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001344:	4b08      	ldr	r3, [pc, #32]	; (8001368 <HAL_Init+0x28>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a07      	ldr	r2, [pc, #28]	; (8001368 <HAL_Init+0x28>)
 800134a:	f043 0310 	orr.w	r3, r3, #16
 800134e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001350:	2003      	movs	r0, #3
 8001352:	f000 f947 	bl	80015e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001356:	2000      	movs	r0, #0
 8001358:	f000 f808 	bl	800136c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800135c:	f7ff feb6 	bl	80010cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40022000 	.word	0x40022000

0800136c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001374:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <HAL_InitTick+0x54>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <HAL_InitTick+0x58>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001382:	fbb3 f3f1 	udiv	r3, r3, r1
 8001386:	fbb2 f3f3 	udiv	r3, r2, r3
 800138a:	4618      	mov	r0, r3
 800138c:	f000 f95f 	bl	800164e <HAL_SYSTICK_Config>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e00e      	b.n	80013b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2b0f      	cmp	r3, #15
 800139e:	d80a      	bhi.n	80013b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013a0:	2200      	movs	r2, #0
 80013a2:	6879      	ldr	r1, [r7, #4]
 80013a4:	f04f 30ff 	mov.w	r0, #4294967295
 80013a8:	f000 f927 	bl	80015fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013ac:	4a06      	ldr	r2, [pc, #24]	; (80013c8 <HAL_InitTick+0x5c>)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013b2:	2300      	movs	r3, #0
 80013b4:	e000      	b.n	80013b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3708      	adds	r7, #8
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	2000001c 	.word	0x2000001c
 80013c4:	20000024 	.word	0x20000024
 80013c8:	20000020 	.word	0x20000020

080013cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013d0:	4b05      	ldr	r3, [pc, #20]	; (80013e8 <HAL_IncTick+0x1c>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	461a      	mov	r2, r3
 80013d6:	4b05      	ldr	r3, [pc, #20]	; (80013ec <HAL_IncTick+0x20>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4413      	add	r3, r2
 80013dc:	4a03      	ldr	r2, [pc, #12]	; (80013ec <HAL_IncTick+0x20>)
 80013de:	6013      	str	r3, [r2, #0]
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr
 80013e8:	20000024 	.word	0x20000024
 80013ec:	20000518 	.word	0x20000518

080013f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  return uwTick;
 80013f4:	4b02      	ldr	r3, [pc, #8]	; (8001400 <HAL_GetTick+0x10>)
 80013f6:	681b      	ldr	r3, [r3, #0]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr
 8001400:	20000518 	.word	0x20000518

08001404 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800140c:	f7ff fff0 	bl	80013f0 <HAL_GetTick>
 8001410:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800141c:	d005      	beq.n	800142a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800141e:	4b0a      	ldr	r3, [pc, #40]	; (8001448 <HAL_Delay+0x44>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	461a      	mov	r2, r3
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4413      	add	r3, r2
 8001428:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800142a:	bf00      	nop
 800142c:	f7ff ffe0 	bl	80013f0 <HAL_GetTick>
 8001430:	4602      	mov	r2, r0
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	1ad3      	subs	r3, r2, r3
 8001436:	68fa      	ldr	r2, [r7, #12]
 8001438:	429a      	cmp	r2, r3
 800143a:	d8f7      	bhi.n	800142c <HAL_Delay+0x28>
  {
  }
}
 800143c:	bf00      	nop
 800143e:	bf00      	nop
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000024 	.word	0x20000024

0800144c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f003 0307 	and.w	r3, r3, #7
 800145a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800145c:	4b0c      	ldr	r3, [pc, #48]	; (8001490 <__NVIC_SetPriorityGrouping+0x44>)
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001468:	4013      	ands	r3, r2
 800146a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001474:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001478:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800147c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800147e:	4a04      	ldr	r2, [pc, #16]	; (8001490 <__NVIC_SetPriorityGrouping+0x44>)
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	60d3      	str	r3, [r2, #12]
}
 8001484:	bf00      	nop
 8001486:	3714      	adds	r7, #20
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e000ed00 	.word	0xe000ed00

08001494 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001498:	4b04      	ldr	r3, [pc, #16]	; (80014ac <__NVIC_GetPriorityGrouping+0x18>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	0a1b      	lsrs	r3, r3, #8
 800149e:	f003 0307 	and.w	r3, r3, #7
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bc80      	pop	{r7}
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	db0b      	blt.n	80014da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	f003 021f 	and.w	r2, r3, #31
 80014c8:	4906      	ldr	r1, [pc, #24]	; (80014e4 <__NVIC_EnableIRQ+0x34>)
 80014ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ce:	095b      	lsrs	r3, r3, #5
 80014d0:	2001      	movs	r0, #1
 80014d2:	fa00 f202 	lsl.w	r2, r0, r2
 80014d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	e000e100 	.word	0xe000e100

080014e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	6039      	str	r1, [r7, #0]
 80014f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	db0a      	blt.n	8001512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	490c      	ldr	r1, [pc, #48]	; (8001534 <__NVIC_SetPriority+0x4c>)
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	0112      	lsls	r2, r2, #4
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	440b      	add	r3, r1
 800150c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001510:	e00a      	b.n	8001528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	b2da      	uxtb	r2, r3
 8001516:	4908      	ldr	r1, [pc, #32]	; (8001538 <__NVIC_SetPriority+0x50>)
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	f003 030f 	and.w	r3, r3, #15
 800151e:	3b04      	subs	r3, #4
 8001520:	0112      	lsls	r2, r2, #4
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	440b      	add	r3, r1
 8001526:	761a      	strb	r2, [r3, #24]
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	e000e100 	.word	0xe000e100
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800153c:	b480      	push	{r7}
 800153e:	b089      	sub	sp, #36	; 0x24
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	f1c3 0307 	rsb	r3, r3, #7
 8001556:	2b04      	cmp	r3, #4
 8001558:	bf28      	it	cs
 800155a:	2304      	movcs	r3, #4
 800155c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3304      	adds	r3, #4
 8001562:	2b06      	cmp	r3, #6
 8001564:	d902      	bls.n	800156c <NVIC_EncodePriority+0x30>
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	3b03      	subs	r3, #3
 800156a:	e000      	b.n	800156e <NVIC_EncodePriority+0x32>
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001570:	f04f 32ff 	mov.w	r2, #4294967295
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43da      	mvns	r2, r3
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	401a      	ands	r2, r3
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001584:	f04f 31ff 	mov.w	r1, #4294967295
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	fa01 f303 	lsl.w	r3, r1, r3
 800158e:	43d9      	mvns	r1, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001594:	4313      	orrs	r3, r2
         );
}
 8001596:	4618      	mov	r0, r3
 8001598:	3724      	adds	r7, #36	; 0x24
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015b0:	d301      	bcc.n	80015b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015b2:	2301      	movs	r3, #1
 80015b4:	e00f      	b.n	80015d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015b6:	4a0a      	ldr	r2, [pc, #40]	; (80015e0 <SysTick_Config+0x40>)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3b01      	subs	r3, #1
 80015bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015be:	210f      	movs	r1, #15
 80015c0:	f04f 30ff 	mov.w	r0, #4294967295
 80015c4:	f7ff ff90 	bl	80014e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015c8:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <SysTick_Config+0x40>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ce:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <SysTick_Config+0x40>)
 80015d0:	2207      	movs	r2, #7
 80015d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	e000e010 	.word	0xe000e010

080015e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7ff ff2d 	bl	800144c <__NVIC_SetPriorityGrouping>
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b086      	sub	sp, #24
 80015fe:	af00      	add	r7, sp, #0
 8001600:	4603      	mov	r3, r0
 8001602:	60b9      	str	r1, [r7, #8]
 8001604:	607a      	str	r2, [r7, #4]
 8001606:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001608:	2300      	movs	r3, #0
 800160a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800160c:	f7ff ff42 	bl	8001494 <__NVIC_GetPriorityGrouping>
 8001610:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	6978      	ldr	r0, [r7, #20]
 8001618:	f7ff ff90 	bl	800153c <NVIC_EncodePriority>
 800161c:	4602      	mov	r2, r0
 800161e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001622:	4611      	mov	r1, r2
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff ff5f 	bl	80014e8 <__NVIC_SetPriority>
}
 800162a:	bf00      	nop
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b082      	sub	sp, #8
 8001636:	af00      	add	r7, sp, #0
 8001638:	4603      	mov	r3, r0
 800163a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800163c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff ff35 	bl	80014b0 <__NVIC_EnableIRQ>
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}

0800164e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800164e:	b580      	push	{r7, lr}
 8001650:	b082      	sub	sp, #8
 8001652:	af00      	add	r7, sp, #0
 8001654:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff ffa2 	bl	80015a0 <SysTick_Config>
 800165c:	4603      	mov	r3, r0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
	...

08001668 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001668:	b480      	push	{r7}
 800166a:	b08b      	sub	sp, #44	; 0x2c
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001672:	2300      	movs	r3, #0
 8001674:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001676:	2300      	movs	r3, #0
 8001678:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800167a:	e169      	b.n	8001950 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800167c:	2201      	movs	r2, #1
 800167e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	69fa      	ldr	r2, [r7, #28]
 800168c:	4013      	ands	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	429a      	cmp	r2, r3
 8001696:	f040 8158 	bne.w	800194a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	4a9a      	ldr	r2, [pc, #616]	; (8001908 <HAL_GPIO_Init+0x2a0>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d05e      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016a4:	4a98      	ldr	r2, [pc, #608]	; (8001908 <HAL_GPIO_Init+0x2a0>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d875      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016aa:	4a98      	ldr	r2, [pc, #608]	; (800190c <HAL_GPIO_Init+0x2a4>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d058      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016b0:	4a96      	ldr	r2, [pc, #600]	; (800190c <HAL_GPIO_Init+0x2a4>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d86f      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016b6:	4a96      	ldr	r2, [pc, #600]	; (8001910 <HAL_GPIO_Init+0x2a8>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d052      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016bc:	4a94      	ldr	r2, [pc, #592]	; (8001910 <HAL_GPIO_Init+0x2a8>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d869      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016c2:	4a94      	ldr	r2, [pc, #592]	; (8001914 <HAL_GPIO_Init+0x2ac>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d04c      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016c8:	4a92      	ldr	r2, [pc, #584]	; (8001914 <HAL_GPIO_Init+0x2ac>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d863      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016ce:	4a92      	ldr	r2, [pc, #584]	; (8001918 <HAL_GPIO_Init+0x2b0>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d046      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
 80016d4:	4a90      	ldr	r2, [pc, #576]	; (8001918 <HAL_GPIO_Init+0x2b0>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d85d      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016da:	2b12      	cmp	r3, #18
 80016dc:	d82a      	bhi.n	8001734 <HAL_GPIO_Init+0xcc>
 80016de:	2b12      	cmp	r3, #18
 80016e0:	d859      	bhi.n	8001796 <HAL_GPIO_Init+0x12e>
 80016e2:	a201      	add	r2, pc, #4	; (adr r2, 80016e8 <HAL_GPIO_Init+0x80>)
 80016e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e8:	08001763 	.word	0x08001763
 80016ec:	0800173d 	.word	0x0800173d
 80016f0:	0800174f 	.word	0x0800174f
 80016f4:	08001791 	.word	0x08001791
 80016f8:	08001797 	.word	0x08001797
 80016fc:	08001797 	.word	0x08001797
 8001700:	08001797 	.word	0x08001797
 8001704:	08001797 	.word	0x08001797
 8001708:	08001797 	.word	0x08001797
 800170c:	08001797 	.word	0x08001797
 8001710:	08001797 	.word	0x08001797
 8001714:	08001797 	.word	0x08001797
 8001718:	08001797 	.word	0x08001797
 800171c:	08001797 	.word	0x08001797
 8001720:	08001797 	.word	0x08001797
 8001724:	08001797 	.word	0x08001797
 8001728:	08001797 	.word	0x08001797
 800172c:	08001745 	.word	0x08001745
 8001730:	08001759 	.word	0x08001759
 8001734:	4a79      	ldr	r2, [pc, #484]	; (800191c <HAL_GPIO_Init+0x2b4>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d013      	beq.n	8001762 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800173a:	e02c      	b.n	8001796 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	68db      	ldr	r3, [r3, #12]
 8001740:	623b      	str	r3, [r7, #32]
          break;
 8001742:	e029      	b.n	8001798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	3304      	adds	r3, #4
 800174a:	623b      	str	r3, [r7, #32]
          break;
 800174c:	e024      	b.n	8001798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	3308      	adds	r3, #8
 8001754:	623b      	str	r3, [r7, #32]
          break;
 8001756:	e01f      	b.n	8001798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	330c      	adds	r3, #12
 800175e:	623b      	str	r3, [r7, #32]
          break;
 8001760:	e01a      	b.n	8001798 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d102      	bne.n	8001770 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800176a:	2304      	movs	r3, #4
 800176c:	623b      	str	r3, [r7, #32]
          break;
 800176e:	e013      	b.n	8001798 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d105      	bne.n	8001784 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001778:	2308      	movs	r3, #8
 800177a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	69fa      	ldr	r2, [r7, #28]
 8001780:	611a      	str	r2, [r3, #16]
          break;
 8001782:	e009      	b.n	8001798 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001784:	2308      	movs	r3, #8
 8001786:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	69fa      	ldr	r2, [r7, #28]
 800178c:	615a      	str	r2, [r3, #20]
          break;
 800178e:	e003      	b.n	8001798 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001790:	2300      	movs	r3, #0
 8001792:	623b      	str	r3, [r7, #32]
          break;
 8001794:	e000      	b.n	8001798 <HAL_GPIO_Init+0x130>
          break;
 8001796:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	2bff      	cmp	r3, #255	; 0xff
 800179c:	d801      	bhi.n	80017a2 <HAL_GPIO_Init+0x13a>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	e001      	b.n	80017a6 <HAL_GPIO_Init+0x13e>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	3304      	adds	r3, #4
 80017a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	2bff      	cmp	r3, #255	; 0xff
 80017ac:	d802      	bhi.n	80017b4 <HAL_GPIO_Init+0x14c>
 80017ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	e002      	b.n	80017ba <HAL_GPIO_Init+0x152>
 80017b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b6:	3b08      	subs	r3, #8
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	210f      	movs	r1, #15
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	fa01 f303 	lsl.w	r3, r1, r3
 80017c8:	43db      	mvns	r3, r3
 80017ca:	401a      	ands	r2, r3
 80017cc:	6a39      	ldr	r1, [r7, #32]
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	fa01 f303 	lsl.w	r3, r1, r3
 80017d4:	431a      	orrs	r2, r3
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	f000 80b1 	beq.w	800194a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017e8:	4b4d      	ldr	r3, [pc, #308]	; (8001920 <HAL_GPIO_Init+0x2b8>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a4c      	ldr	r2, [pc, #304]	; (8001920 <HAL_GPIO_Init+0x2b8>)
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	6193      	str	r3, [r2, #24]
 80017f4:	4b4a      	ldr	r3, [pc, #296]	; (8001920 <HAL_GPIO_Init+0x2b8>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	60bb      	str	r3, [r7, #8]
 80017fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001800:	4a48      	ldr	r2, [pc, #288]	; (8001924 <HAL_GPIO_Init+0x2bc>)
 8001802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001804:	089b      	lsrs	r3, r3, #2
 8001806:	3302      	adds	r3, #2
 8001808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800180c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001810:	f003 0303 	and.w	r3, r3, #3
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	220f      	movs	r2, #15
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	43db      	mvns	r3, r3
 800181e:	68fa      	ldr	r2, [r7, #12]
 8001820:	4013      	ands	r3, r2
 8001822:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a40      	ldr	r2, [pc, #256]	; (8001928 <HAL_GPIO_Init+0x2c0>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d013      	beq.n	8001854 <HAL_GPIO_Init+0x1ec>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a3f      	ldr	r2, [pc, #252]	; (800192c <HAL_GPIO_Init+0x2c4>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d00d      	beq.n	8001850 <HAL_GPIO_Init+0x1e8>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a3e      	ldr	r2, [pc, #248]	; (8001930 <HAL_GPIO_Init+0x2c8>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d007      	beq.n	800184c <HAL_GPIO_Init+0x1e4>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a3d      	ldr	r2, [pc, #244]	; (8001934 <HAL_GPIO_Init+0x2cc>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d101      	bne.n	8001848 <HAL_GPIO_Init+0x1e0>
 8001844:	2303      	movs	r3, #3
 8001846:	e006      	b.n	8001856 <HAL_GPIO_Init+0x1ee>
 8001848:	2304      	movs	r3, #4
 800184a:	e004      	b.n	8001856 <HAL_GPIO_Init+0x1ee>
 800184c:	2302      	movs	r3, #2
 800184e:	e002      	b.n	8001856 <HAL_GPIO_Init+0x1ee>
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <HAL_GPIO_Init+0x1ee>
 8001854:	2300      	movs	r3, #0
 8001856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001858:	f002 0203 	and.w	r2, r2, #3
 800185c:	0092      	lsls	r2, r2, #2
 800185e:	4093      	lsls	r3, r2
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	4313      	orrs	r3, r2
 8001864:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001866:	492f      	ldr	r1, [pc, #188]	; (8001924 <HAL_GPIO_Init+0x2bc>)
 8001868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186a:	089b      	lsrs	r3, r3, #2
 800186c:	3302      	adds	r3, #2
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d006      	beq.n	800188e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001880:	4b2d      	ldr	r3, [pc, #180]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	492c      	ldr	r1, [pc, #176]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	4313      	orrs	r3, r2
 800188a:	600b      	str	r3, [r1, #0]
 800188c:	e006      	b.n	800189c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800188e:	4b2a      	ldr	r3, [pc, #168]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	43db      	mvns	r3, r3
 8001896:	4928      	ldr	r1, [pc, #160]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 8001898:	4013      	ands	r3, r2
 800189a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d006      	beq.n	80018b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018a8:	4b23      	ldr	r3, [pc, #140]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	4922      	ldr	r1, [pc, #136]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018ae:	69bb      	ldr	r3, [r7, #24]
 80018b0:	4313      	orrs	r3, r2
 80018b2:	604b      	str	r3, [r1, #4]
 80018b4:	e006      	b.n	80018c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018b8:	685a      	ldr	r2, [r3, #4]
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	43db      	mvns	r3, r3
 80018be:	491e      	ldr	r1, [pc, #120]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018c0:	4013      	ands	r3, r2
 80018c2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d006      	beq.n	80018de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80018d0:	4b19      	ldr	r3, [pc, #100]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	4918      	ldr	r1, [pc, #96]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	4313      	orrs	r3, r2
 80018da:	608b      	str	r3, [r1, #8]
 80018dc:	e006      	b.n	80018ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018de:	4b16      	ldr	r3, [pc, #88]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018e0:	689a      	ldr	r2, [r3, #8]
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	43db      	mvns	r3, r3
 80018e6:	4914      	ldr	r1, [pc, #80]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d021      	beq.n	800193c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018f8:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018fa:	68da      	ldr	r2, [r3, #12]
 80018fc:	490e      	ldr	r1, [pc, #56]	; (8001938 <HAL_GPIO_Init+0x2d0>)
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	4313      	orrs	r3, r2
 8001902:	60cb      	str	r3, [r1, #12]
 8001904:	e021      	b.n	800194a <HAL_GPIO_Init+0x2e2>
 8001906:	bf00      	nop
 8001908:	10320000 	.word	0x10320000
 800190c:	10310000 	.word	0x10310000
 8001910:	10220000 	.word	0x10220000
 8001914:	10210000 	.word	0x10210000
 8001918:	10120000 	.word	0x10120000
 800191c:	10110000 	.word	0x10110000
 8001920:	40021000 	.word	0x40021000
 8001924:	40010000 	.word	0x40010000
 8001928:	40010800 	.word	0x40010800
 800192c:	40010c00 	.word	0x40010c00
 8001930:	40011000 	.word	0x40011000
 8001934:	40011400 	.word	0x40011400
 8001938:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800193c:	4b0b      	ldr	r3, [pc, #44]	; (800196c <HAL_GPIO_Init+0x304>)
 800193e:	68da      	ldr	r2, [r3, #12]
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	43db      	mvns	r3, r3
 8001944:	4909      	ldr	r1, [pc, #36]	; (800196c <HAL_GPIO_Init+0x304>)
 8001946:	4013      	ands	r3, r2
 8001948:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800194a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800194c:	3301      	adds	r3, #1
 800194e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001956:	fa22 f303 	lsr.w	r3, r2, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	f47f ae8e 	bne.w	800167c <HAL_GPIO_Init+0x14>
  }
}
 8001960:	bf00      	nop
 8001962:	bf00      	nop
 8001964:	372c      	adds	r7, #44	; 0x2c
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr
 800196c:	40010400 	.word	0x40010400

08001970 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	887b      	ldrh	r3, [r7, #2]
 8001982:	4013      	ands	r3, r2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d002      	beq.n	800198e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001988:	2301      	movs	r3, #1
 800198a:	73fb      	strb	r3, [r7, #15]
 800198c:	e001      	b.n	8001992 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800198e:	2300      	movs	r3, #0
 8001990:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001992:	7bfb      	ldrb	r3, [r7, #15]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3714      	adds	r7, #20
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr

0800199e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
 80019a6:	460b      	mov	r3, r1
 80019a8:	807b      	strh	r3, [r7, #2]
 80019aa:	4613      	mov	r3, r2
 80019ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019ae:	787b      	ldrb	r3, [r7, #1]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d003      	beq.n	80019bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019b4:	887a      	ldrh	r2, [r7, #2]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019ba:	e003      	b.n	80019c4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019bc:	887b      	ldrh	r3, [r7, #2]
 80019be:	041a      	lsls	r2, r3, #16
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	611a      	str	r2, [r3, #16]
}
 80019c4:	bf00      	nop
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr

080019ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b085      	sub	sp, #20
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
 80019d6:	460b      	mov	r3, r1
 80019d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019e0:	887a      	ldrh	r2, [r7, #2]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4013      	ands	r3, r2
 80019e6:	041a      	lsls	r2, r3, #16
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	43d9      	mvns	r1, r3
 80019ec:	887b      	ldrh	r3, [r7, #2]
 80019ee:	400b      	ands	r3, r1
 80019f0:	431a      	orrs	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	611a      	str	r2, [r3, #16]
}
 80019f6:	bf00      	nop
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bc80      	pop	{r7}
 80019fe:	4770      	bx	lr

08001a00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a02:	b08b      	sub	sp, #44	; 0x2c
 8001a04:	af06      	add	r7, sp, #24
 8001a06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d101      	bne.n	8001a12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e0fd      	b.n	8001c0e <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d106      	bne.n	8001a2c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f007 fb84 	bl	8009134 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2203      	movs	r2, #3
 8001a30:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f003 fbb3 	bl	80051a4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	603b      	str	r3, [r7, #0]
 8001a44:	687e      	ldr	r6, [r7, #4]
 8001a46:	466d      	mov	r5, sp
 8001a48:	f106 0410 	add.w	r4, r6, #16
 8001a4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a50:	6823      	ldr	r3, [r4, #0]
 8001a52:	602b      	str	r3, [r5, #0]
 8001a54:	1d33      	adds	r3, r6, #4
 8001a56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a58:	6838      	ldr	r0, [r7, #0]
 8001a5a:	f003 fb7d 	bl	8005158 <USB_CoreInit>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2202      	movs	r2, #2
 8001a68:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e0ce      	b.n	8001c0e <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2100      	movs	r1, #0
 8001a76:	4618      	mov	r0, r3
 8001a78:	f003 fbae 	bl	80051d8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	73fb      	strb	r3, [r7, #15]
 8001a80:	e04c      	b.n	8001b1c <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	6879      	ldr	r1, [r7, #4]
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	4613      	mov	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	4413      	add	r3, r2
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	440b      	add	r3, r1
 8001a92:	3301      	adds	r3, #1
 8001a94:	2201      	movs	r2, #1
 8001a96:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
 8001a9a:	6879      	ldr	r1, [r7, #4]
 8001a9c:	1c5a      	adds	r2, r3, #1
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	4413      	add	r3, r2
 8001aa4:	00db      	lsls	r3, r3, #3
 8001aa6:	440b      	add	r3, r1
 8001aa8:	7bfa      	ldrb	r2, [r7, #15]
 8001aaa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	b298      	uxth	r0, r3
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	4413      	add	r3, r2
 8001aba:	00db      	lsls	r3, r3, #3
 8001abc:	440b      	add	r3, r1
 8001abe:	3336      	adds	r3, #54	; 0x36
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ac4:	7bfb      	ldrb	r3, [r7, #15]
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	1c5a      	adds	r2, r3, #1
 8001aca:	4613      	mov	r3, r2
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	4413      	add	r3, r2
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	440b      	add	r3, r1
 8001ad4:	3303      	adds	r3, #3
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ada:	7bfa      	ldrb	r2, [r7, #15]
 8001adc:	6879      	ldr	r1, [r7, #4]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	00db      	lsls	r3, r3, #3
 8001ae6:	440b      	add	r3, r1
 8001ae8:	3338      	adds	r3, #56	; 0x38
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001aee:	7bfa      	ldrb	r2, [r7, #15]
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	4613      	mov	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	4413      	add	r3, r2
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	440b      	add	r3, r1
 8001afc:	333c      	adds	r3, #60	; 0x3c
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b02:	7bfa      	ldrb	r2, [r7, #15]
 8001b04:	6879      	ldr	r1, [r7, #4]
 8001b06:	4613      	mov	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4413      	add	r3, r2
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	440b      	add	r3, r1
 8001b10:	3340      	adds	r3, #64	; 0x40
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	73fb      	strb	r3, [r7, #15]
 8001b1c:	7bfa      	ldrb	r2, [r7, #15]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d3ad      	bcc.n	8001a82 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b26:	2300      	movs	r3, #0
 8001b28:	73fb      	strb	r3, [r7, #15]
 8001b2a:	e044      	b.n	8001bb6 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b2c:	7bfa      	ldrb	r2, [r7, #15]
 8001b2e:	6879      	ldr	r1, [r7, #4]
 8001b30:	4613      	mov	r3, r2
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	4413      	add	r3, r2
 8001b36:	00db      	lsls	r3, r3, #3
 8001b38:	440b      	add	r3, r1
 8001b3a:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001b3e:	2200      	movs	r2, #0
 8001b40:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b42:	7bfa      	ldrb	r2, [r7, #15]
 8001b44:	6879      	ldr	r1, [r7, #4]
 8001b46:	4613      	mov	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	440b      	add	r3, r1
 8001b50:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001b54:	7bfa      	ldrb	r2, [r7, #15]
 8001b56:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b58:	7bfa      	ldrb	r2, [r7, #15]
 8001b5a:	6879      	ldr	r1, [r7, #4]
 8001b5c:	4613      	mov	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	4413      	add	r3, r2
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	440b      	add	r3, r1
 8001b66:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b6e:	7bfa      	ldrb	r2, [r7, #15]
 8001b70:	6879      	ldr	r1, [r7, #4]
 8001b72:	4613      	mov	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	4413      	add	r3, r2
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	440b      	add	r3, r1
 8001b7c:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b84:	7bfa      	ldrb	r2, [r7, #15]
 8001b86:	6879      	ldr	r1, [r7, #4]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	440b      	add	r3, r1
 8001b92:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b9a:	7bfa      	ldrb	r2, [r7, #15]
 8001b9c:	6879      	ldr	r1, [r7, #4]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	00db      	lsls	r3, r3, #3
 8001ba6:	440b      	add	r3, r1
 8001ba8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	73fb      	strb	r3, [r7, #15]
 8001bb6:	7bfa      	ldrb	r2, [r7, #15]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3b5      	bcc.n	8001b2c <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	603b      	str	r3, [r7, #0]
 8001bc6:	687e      	ldr	r6, [r7, #4]
 8001bc8:	466d      	mov	r5, sp
 8001bca:	f106 0410 	add.w	r4, r6, #16
 8001bce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bd2:	6823      	ldr	r3, [r4, #0]
 8001bd4:	602b      	str	r3, [r5, #0]
 8001bd6:	1d33      	adds	r3, r6, #4
 8001bd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bda:	6838      	ldr	r0, [r7, #0]
 8001bdc:	f003 fb08 	bl	80051f0 <USB_DevInit>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d005      	beq.n	8001bf2 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2202      	movs	r2, #2
 8001bea:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e00d      	b.n	8001c0e <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f005 fc79 	bl	80074fe <USB_DevDisconnect>

  return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3714      	adds	r7, #20
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c16 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d101      	bne.n	8001c2c <HAL_PCD_Start+0x16>
 8001c28:	2302      	movs	r3, #2
 8001c2a:	e016      	b.n	8001c5a <HAL_PCD_Start+0x44>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f003 fa9d 	bl	8005178 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001c3e:	2101      	movs	r1, #1
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	f007 fcea 	bl	800961a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f005 fc4d 	bl	80074ea <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b088      	sub	sp, #32
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f005 fc4f 	bl	8007512 <USB_ReadInterrupts>
 8001c74:	4603      	mov	r3, r0
 8001c76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c7e:	d102      	bne.n	8001c86 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f000 fb61 	bl	8002348 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f005 fc41 	bl	8007512 <USB_ReadInterrupts>
 8001c90:	4603      	mov	r3, r0
 8001c92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c9a:	d112      	bne.n	8001cc2 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ca4:	b29a      	uxth	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cae:	b292      	uxth	r2, r2
 8001cb0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f007 fab8 	bl	800922a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001cba:	2100      	movs	r1, #0
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f925 	bl	8001f0c <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f005 fc23 	bl	8007512 <USB_ReadInterrupts>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001cd6:	d10b      	bne.n	8001cf0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001cea:	b292      	uxth	r2, r2
 8001cec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f005 fc0c 	bl	8007512 <USB_ReadInterrupts>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d04:	d10b      	bne.n	8001d1e <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d18:	b292      	uxth	r2, r2
 8001d1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f005 fbf5 	bl	8007512 <USB_ReadInterrupts>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d32:	d126      	bne.n	8001d82 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f022 0204 	bic.w	r2, r2, #4
 8001d46:	b292      	uxth	r2, r2
 8001d48:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f022 0208 	bic.w	r2, r2, #8
 8001d5e:	b292      	uxth	r2, r2
 8001d60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f007 fa99 	bl	800929c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001d7c:	b292      	uxth	r2, r2
 8001d7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f005 fbc3 	bl	8007512 <USB_ReadInterrupts>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d96:	f040 8084 	bne.w	8001ea2 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	77fb      	strb	r3, [r7, #31]
 8001d9e:	e011      	b.n	8001dc4 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	461a      	mov	r2, r3
 8001da6:	7ffb      	ldrb	r3, [r7, #31]
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	441a      	add	r2, r3
 8001dac:	7ffb      	ldrb	r3, [r7, #31]
 8001dae:	8812      	ldrh	r2, [r2, #0]
 8001db0:	b292      	uxth	r2, r2
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	f107 0120 	add.w	r1, r7, #32
 8001db8:	440b      	add	r3, r1
 8001dba:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8001dbe:	7ffb      	ldrb	r3, [r7, #31]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	77fb      	strb	r3, [r7, #31]
 8001dc4:	7ffb      	ldrb	r3, [r7, #31]
 8001dc6:	2b07      	cmp	r3, #7
 8001dc8:	d9ea      	bls.n	8001da0 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f042 0201 	orr.w	r2, r2, #1
 8001ddc:	b292      	uxth	r2, r2
 8001dde:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f022 0201 	bic.w	r2, r2, #1
 8001df4:	b292      	uxth	r2, r2
 8001df6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001dfa:	bf00      	nop
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0f6      	beq.n	8001dfc <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e20:	b292      	uxth	r2, r2
 8001e22:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001e26:	2300      	movs	r3, #0
 8001e28:	77fb      	strb	r3, [r7, #31]
 8001e2a:	e010      	b.n	8001e4e <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001e2c:	7ffb      	ldrb	r3, [r7, #31]
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6812      	ldr	r2, [r2, #0]
 8001e32:	4611      	mov	r1, r2
 8001e34:	7ffa      	ldrb	r2, [r7, #31]
 8001e36:	0092      	lsls	r2, r2, #2
 8001e38:	440a      	add	r2, r1
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	f107 0120 	add.w	r1, r7, #32
 8001e40:	440b      	add	r3, r1
 8001e42:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001e46:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001e48:	7ffb      	ldrb	r3, [r7, #31]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	77fb      	strb	r3, [r7, #31]
 8001e4e:	7ffb      	ldrb	r3, [r7, #31]
 8001e50:	2b07      	cmp	r3, #7
 8001e52:	d9eb      	bls.n	8001e2c <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f042 0208 	orr.w	r2, r2, #8
 8001e66:	b292      	uxth	r2, r2
 8001e68:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e7e:	b292      	uxth	r2, r2
 8001e80:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f042 0204 	orr.w	r2, r2, #4
 8001e96:	b292      	uxth	r2, r2
 8001e98:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f007 f9e3 	bl	8009268 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f005 fb33 	bl	8007512 <USB_ReadInterrupts>
 8001eac:	4603      	mov	r3, r0
 8001eae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eb6:	d10e      	bne.n	8001ed6 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001eca:	b292      	uxth	r2, r2
 8001ecc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f007 f99c 	bl	800920e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f005 fb19 	bl	8007512 <USB_ReadInterrupts>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eea:	d10b      	bne.n	8001f04 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001efe:	b292      	uxth	r2, r2
 8001f00:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001f04:	bf00      	nop
 8001f06:	3720      	adds	r7, #32
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	460b      	mov	r3, r1
 8001f16:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d101      	bne.n	8001f26 <HAL_PCD_SetAddress+0x1a>
 8001f22:	2302      	movs	r3, #2
 8001f24:	e013      	b.n	8001f4e <HAL_PCD_SetAddress+0x42>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	78fa      	ldrb	r2, [r7, #3]
 8001f3c:	4611      	mov	r1, r2
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f005 fac0 	bl	80074c4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2200      	movs	r2, #0
 8001f48:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001f4c:	2300      	movs	r3, #0
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b084      	sub	sp, #16
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	4608      	mov	r0, r1
 8001f60:	4611      	mov	r1, r2
 8001f62:	461a      	mov	r2, r3
 8001f64:	4603      	mov	r3, r0
 8001f66:	70fb      	strb	r3, [r7, #3]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	803b      	strh	r3, [r7, #0]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	da0e      	bge.n	8001f9a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	4613      	mov	r3, r2
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	4413      	add	r3, r2
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	4413      	add	r3, r2
 8001f90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2201      	movs	r2, #1
 8001f96:	705a      	strb	r2, [r3, #1]
 8001f98:	e00e      	b.n	8001fb8 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f9a:	78fb      	ldrb	r3, [r7, #3]
 8001f9c:	f003 0207 	and.w	r2, r3, #7
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	4413      	add	r3, r2
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	4413      	add	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	f003 0307 	and.w	r3, r3, #7
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001fc4:	883a      	ldrh	r2, [r7, #0]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	78ba      	ldrb	r2, [r7, #2]
 8001fce:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	785b      	ldrb	r3, [r3, #1]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d004      	beq.n	8001fe2 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001fe2:	78bb      	ldrb	r3, [r7, #2]
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d102      	bne.n	8001fee <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <HAL_PCD_EP_Open+0xa6>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	e00e      	b.n	800201a <HAL_PCD_EP_Open+0xc4>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2201      	movs	r2, #1
 8002000:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68f9      	ldr	r1, [r7, #12]
 800200a:	4618      	mov	r0, r3
 800200c:	f003 f910 	bl	8005230 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8002018:	7afb      	ldrb	r3, [r7, #11]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b084      	sub	sp, #16
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
 800202a:	460b      	mov	r3, r1
 800202c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800202e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002032:	2b00      	cmp	r3, #0
 8002034:	da0e      	bge.n	8002054 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002036:	78fb      	ldrb	r3, [r7, #3]
 8002038:	f003 0307 	and.w	r3, r3, #7
 800203c:	1c5a      	adds	r2, r3, #1
 800203e:	4613      	mov	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2201      	movs	r2, #1
 8002050:	705a      	strb	r2, [r3, #1]
 8002052:	e00e      	b.n	8002072 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002054:	78fb      	ldrb	r3, [r7, #3]
 8002056:	f003 0207 	and.w	r2, r3, #7
 800205a:	4613      	mov	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	4413      	add	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002072:	78fb      	ldrb	r3, [r7, #3]
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	b2da      	uxtb	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002084:	2b01      	cmp	r3, #1
 8002086:	d101      	bne.n	800208c <HAL_PCD_EP_Close+0x6a>
 8002088:	2302      	movs	r3, #2
 800208a:	e00e      	b.n	80020aa <HAL_PCD_EP_Close+0x88>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68f9      	ldr	r1, [r7, #12]
 800209a:	4618      	mov	r0, r3
 800209c:	f003 fc32 	bl	8005904 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b086      	sub	sp, #24
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	60f8      	str	r0, [r7, #12]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	603b      	str	r3, [r7, #0]
 80020be:	460b      	mov	r3, r1
 80020c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020c2:	7afb      	ldrb	r3, [r7, #11]
 80020c4:	f003 0207 	and.w	r2, r3, #7
 80020c8:	4613      	mov	r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	4413      	add	r3, r2
 80020d8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	2200      	movs	r2, #0
 80020ea:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	2200      	movs	r2, #0
 80020f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020f2:	7afb      	ldrb	r3, [r7, #11]
 80020f4:	f003 0307 	and.w	r3, r3, #7
 80020f8:	b2da      	uxtb	r2, r3
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80020fe:	7afb      	ldrb	r3, [r7, #11]
 8002100:	f003 0307 	and.w	r3, r3, #7
 8002104:	2b00      	cmp	r3, #0
 8002106:	d106      	bne.n	8002116 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6979      	ldr	r1, [r7, #20]
 800210e:	4618      	mov	r0, r3
 8002110:	f003 fde4 	bl	8005cdc <USB_EPStartXfer>
 8002114:	e005      	b.n	8002122 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6979      	ldr	r1, [r7, #20]
 800211c:	4618      	mov	r0, r3
 800211e:	f003 fddd 	bl	8005cdc <USB_EPStartXfer>
  }

  return HAL_OK;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	f003 0207 	and.w	r2, r3, #7
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	00db      	lsls	r3, r3, #3
 8002148:	440b      	add	r3, r1
 800214a:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800214e:	681b      	ldr	r3, [r3, #0]
}
 8002150:	4618      	mov	r0, r3
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr

0800215a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b086      	sub	sp, #24
 800215e:	af00      	add	r7, sp, #0
 8002160:	60f8      	str	r0, [r7, #12]
 8002162:	607a      	str	r2, [r7, #4]
 8002164:	603b      	str	r3, [r7, #0]
 8002166:	460b      	mov	r3, r1
 8002168:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800216a:	7afb      	ldrb	r3, [r7, #11]
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	1c5a      	adds	r2, r3, #1
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	4413      	add	r3, r2
 800217e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	2200      	movs	r2, #0
 800219e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	2201      	movs	r2, #1
 80021a4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021a6:	7afb      	ldrb	r3, [r7, #11]
 80021a8:	f003 0307 	and.w	r3, r3, #7
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021b2:	7afb      	ldrb	r3, [r7, #11]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d106      	bne.n	80021ca <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6979      	ldr	r1, [r7, #20]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f003 fd8a 	bl	8005cdc <USB_EPStartXfer>
 80021c8:	e005      	b.n	80021d6 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6979      	ldr	r1, [r7, #20]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f003 fd83 	bl	8005cdc <USB_EPStartXfer>
  }

  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80021ec:	78fb      	ldrb	r3, [r7, #3]
 80021ee:	f003 0207 	and.w	r2, r3, #7
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d901      	bls.n	80021fe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e04c      	b.n	8002298 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80021fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002202:	2b00      	cmp	r3, #0
 8002204:	da0e      	bge.n	8002224 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002206:	78fb      	ldrb	r3, [r7, #3]
 8002208:	f003 0307 	and.w	r3, r3, #7
 800220c:	1c5a      	adds	r2, r3, #1
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	00db      	lsls	r3, r3, #3
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	4413      	add	r3, r2
 800221a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2201      	movs	r2, #1
 8002220:	705a      	strb	r2, [r3, #1]
 8002222:	e00c      	b.n	800223e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002224:	78fa      	ldrb	r2, [r7, #3]
 8002226:	4613      	mov	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	4413      	add	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2200      	movs	r2, #0
 800223c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2201      	movs	r2, #1
 8002242:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002244:	78fb      	ldrb	r3, [r7, #3]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	b2da      	uxtb	r2, r3
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002256:	2b01      	cmp	r3, #1
 8002258:	d101      	bne.n	800225e <HAL_PCD_EP_SetStall+0x7e>
 800225a:	2302      	movs	r3, #2
 800225c:	e01c      	b.n	8002298 <HAL_PCD_EP_SetStall+0xb8>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2201      	movs	r2, #1
 8002262:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68f9      	ldr	r1, [r7, #12]
 800226c:	4618      	mov	r0, r3
 800226e:	f005 f82c 	bl	80072ca <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002272:	78fb      	ldrb	r3, [r7, #3]
 8002274:	f003 0307 	and.w	r3, r3, #7
 8002278:	2b00      	cmp	r3, #0
 800227a:	d108      	bne.n	800228e <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8002286:	4619      	mov	r1, r3
 8002288:	4610      	mov	r0, r2
 800228a:	f005 f951 	bl	8007530 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2200      	movs	r2, #0
 8002292:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80022ac:	78fb      	ldrb	r3, [r7, #3]
 80022ae:	f003 020f 	and.w	r2, r3, #15
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d901      	bls.n	80022be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e040      	b.n	8002340 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80022be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	da0e      	bge.n	80022e4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022c6:	78fb      	ldrb	r3, [r7, #3]
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	1c5a      	adds	r2, r3, #1
 80022ce:	4613      	mov	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	4413      	add	r3, r2
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	4413      	add	r3, r2
 80022da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	705a      	strb	r2, [r3, #1]
 80022e2:	e00e      	b.n	8002302 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80022e4:	78fb      	ldrb	r3, [r7, #3]
 80022e6:	f003 0207 	and.w	r2, r3, #7
 80022ea:	4613      	mov	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4413      	add	r3, r2
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	4413      	add	r3, r2
 80022fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002308:	78fb      	ldrb	r3, [r7, #3]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	b2da      	uxtb	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800231a:	2b01      	cmp	r3, #1
 800231c:	d101      	bne.n	8002322 <HAL_PCD_EP_ClrStall+0x82>
 800231e:	2302      	movs	r3, #2
 8002320:	e00e      	b.n	8002340 <HAL_PCD_EP_ClrStall+0xa0>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2201      	movs	r2, #1
 8002326:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68f9      	ldr	r1, [r7, #12]
 8002330:	4618      	mov	r0, r3
 8002332:	f005 f81a 	bl	800736a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08e      	sub	sp, #56	; 0x38
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002350:	e2ec      	b.n	800292c <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800235a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800235c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800235e:	b2db      	uxtb	r3, r3
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002368:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800236c:	2b00      	cmp	r3, #0
 800236e:	f040 8161 	bne.w	8002634 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002372:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002374:	f003 0310 	and.w	r3, r3, #16
 8002378:	2b00      	cmp	r3, #0
 800237a:	d152      	bne.n	8002422 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	b29b      	uxth	r3, r3
 8002384:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800238c:	81fb      	strh	r3, [r7, #14]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	89fb      	ldrh	r3, [r7, #14]
 8002394:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002398:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800239c:	b29b      	uxth	r3, r3
 800239e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3328      	adds	r3, #40	; 0x28
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	461a      	mov	r2, r3
 80023b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	00db      	lsls	r3, r3, #3
 80023b8:	4413      	add	r3, r2
 80023ba:	3302      	adds	r3, #2
 80023bc:	005b      	lsls	r3, r3, #1
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6812      	ldr	r2, [r2, #0]
 80023c2:	4413      	add	r3, r2
 80023c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023c8:	881b      	ldrh	r3, [r3, #0]
 80023ca:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80023ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80023d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d4:	695a      	ldr	r2, [r3, #20]
 80023d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	441a      	add	r2, r3
 80023dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023de:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80023e0:	2100      	movs	r1, #0
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f006 fef9 	bl	80091da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 829b 	beq.w	800292c <PCD_EP_ISR_Handler+0x5e4>
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	f040 8296 	bne.w	800292c <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002406:	b2db      	uxtb	r3, r3
 8002408:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800240c:	b2da      	uxtb	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	b292      	uxth	r2, r2
 8002414:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002420:	e284      	b.n	800292c <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002428:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002432:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002434:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002438:	2b00      	cmp	r3, #0
 800243a:	d034      	beq.n	80024a6 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002444:	b29b      	uxth	r3, r3
 8002446:	461a      	mov	r2, r3
 8002448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4413      	add	r3, r2
 8002450:	3306      	adds	r3, #6
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	6812      	ldr	r2, [r2, #0]
 8002458:	4413      	add	r3, r2
 800245a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002466:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6818      	ldr	r0, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002474:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800247a:	b29b      	uxth	r3, r3
 800247c:	f005 f8a8 	bl	80075d0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	b29a      	uxth	r2, r3
 8002488:	f640 738f 	movw	r3, #3983	; 0xf8f
 800248c:	4013      	ands	r3, r2
 800248e:	823b      	strh	r3, [r7, #16]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	8a3a      	ldrh	r2, [r7, #16]
 8002496:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800249a:	b292      	uxth	r2, r2
 800249c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f006 fe6e 	bl	8009180 <HAL_PCD_SetupStageCallback>
 80024a4:	e242      	b.n	800292c <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80024a6:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f280 823e 	bge.w	800292c <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	f640 738f 	movw	r3, #3983	; 0xf8f
 80024bc:	4013      	ands	r3, r2
 80024be:	83bb      	strh	r3, [r7, #28]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	8bba      	ldrh	r2, [r7, #28]
 80024c6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80024ca:	b292      	uxth	r2, r2
 80024cc:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	461a      	mov	r2, r3
 80024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	4413      	add	r3, r2
 80024e2:	3306      	adds	r3, #6
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6812      	ldr	r2, [r2, #0]
 80024ea:	4413      	add	r3, r2
 80024ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f8:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80024fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fc:	69db      	ldr	r3, [r3, #28]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d019      	beq.n	8002536 <PCD_EP_ISR_Handler+0x1ee>
 8002502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d015      	beq.n	8002536 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6818      	ldr	r0, [r3, #0]
 800250e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002510:	6959      	ldr	r1, [r3, #20]
 8002512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002514:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002518:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800251a:	b29b      	uxth	r3, r3
 800251c:	f005 f858 	bl	80075d0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002522:	695a      	ldr	r2, [r3, #20]
 8002524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002526:	69db      	ldr	r3, [r3, #28]
 8002528:	441a      	add	r2, r3
 800252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800252e:	2100      	movs	r1, #0
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f006 fe37 	bl	80091a4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	b29b      	uxth	r3, r3
 800253e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002542:	2b00      	cmp	r3, #0
 8002544:	f040 81f2 	bne.w	800292c <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	61bb      	str	r3, [r7, #24]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002556:	b29b      	uxth	r3, r3
 8002558:	461a      	mov	r2, r3
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	4413      	add	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d112      	bne.n	8002596 <PCD_EP_ISR_Handler+0x24e>
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	b29b      	uxth	r3, r3
 8002576:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800257a:	b29a      	uxth	r2, r3
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	801a      	strh	r2, [r3, #0]
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	881b      	ldrh	r3, [r3, #0]
 8002584:	b29b      	uxth	r3, r3
 8002586:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800258a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800258e:	b29a      	uxth	r2, r3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	801a      	strh	r2, [r3, #0]
 8002594:	e02f      	b.n	80025f6 <PCD_EP_ISR_Handler+0x2ae>
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	2b3e      	cmp	r3, #62	; 0x3e
 800259c:	d813      	bhi.n	80025c6 <PCD_EP_ISR_Handler+0x27e>
 800259e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	085b      	lsrs	r3, r3, #1
 80025a4:	633b      	str	r3, [r7, #48]	; 0x30
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d002      	beq.n	80025b8 <PCD_EP_ISR_Handler+0x270>
 80025b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b4:	3301      	adds	r3, #1
 80025b6:	633b      	str	r3, [r7, #48]	; 0x30
 80025b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	029b      	lsls	r3, r3, #10
 80025be:	b29a      	uxth	r2, r3
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	801a      	strh	r2, [r3, #0]
 80025c4:	e017      	b.n	80025f6 <PCD_EP_ISR_Handler+0x2ae>
 80025c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c8:	691b      	ldr	r3, [r3, #16]
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	633b      	str	r3, [r7, #48]	; 0x30
 80025ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	f003 031f 	and.w	r3, r3, #31
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d102      	bne.n	80025e0 <PCD_EP_ISR_Handler+0x298>
 80025da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025dc:	3b01      	subs	r3, #1
 80025de:	633b      	str	r3, [r7, #48]	; 0x30
 80025e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	029b      	lsls	r3, r3, #10
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	881b      	ldrh	r3, [r3, #0]
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002606:	827b      	strh	r3, [r7, #18]
 8002608:	8a7b      	ldrh	r3, [r7, #18]
 800260a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800260e:	827b      	strh	r3, [r7, #18]
 8002610:	8a7b      	ldrh	r3, [r7, #18]
 8002612:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002616:	827b      	strh	r3, [r7, #18]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	8a7b      	ldrh	r3, [r7, #18]
 800261e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002622:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002626:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800262a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800262e:	b29b      	uxth	r3, r3
 8002630:	8013      	strh	r3, [r2, #0]
 8002632:	e17b      	b.n	800292c <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	461a      	mov	r2, r3
 800263a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	4413      	add	r3, r2
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002646:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800264a:	2b00      	cmp	r3, #0
 800264c:	f280 80ea 	bge.w	8002824 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	461a      	mov	r2, r3
 8002656:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4413      	add	r3, r2
 800265e:	881b      	ldrh	r3, [r3, #0]
 8002660:	b29a      	uxth	r2, r3
 8002662:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002666:	4013      	ands	r3, r2
 8002668:	853b      	strh	r3, [r7, #40]	; 0x28
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	4413      	add	r3, r2
 8002678:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800267a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800267e:	b292      	uxth	r2, r2
 8002680:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002682:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002686:	4613      	mov	r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	4413      	add	r3, r2
 8002696:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269a:	7b1b      	ldrb	r3, [r3, #12]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d122      	bne.n	80026e6 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	461a      	mov	r2, r3
 80026ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4413      	add	r3, r2
 80026b4:	3306      	adds	r3, #6
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	4413      	add	r3, r2
 80026be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026c2:	881b      	ldrh	r3, [r3, #0]
 80026c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026c8:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80026ca:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 8087 	beq.w	80027e0 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6818      	ldr	r0, [r3, #0]
 80026d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d8:	6959      	ldr	r1, [r3, #20]
 80026da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026dc:	88da      	ldrh	r2, [r3, #6]
 80026de:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80026e0:	f004 ff76 	bl	80075d0 <USB_ReadPMA>
 80026e4:	e07c      	b.n	80027e0 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80026e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e8:	78db      	ldrb	r3, [r3, #3]
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d108      	bne.n	8002700 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80026ee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80026f0:	461a      	mov	r2, r3
 80026f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 f927 	bl	8002948 <HAL_PCD_EP_DB_Receive>
 80026fa:	4603      	mov	r3, r0
 80026fc:	86fb      	strh	r3, [r7, #54]	; 0x36
 80026fe:	e06f      	b.n	80027e0 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	461a      	mov	r2, r3
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	781b      	ldrb	r3, [r3, #0]
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	881b      	ldrh	r3, [r3, #0]
 8002710:	b29b      	uxth	r3, r3
 8002712:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002716:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800271a:	847b      	strh	r3, [r7, #34]	; 0x22
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	441a      	add	r2, r3
 800272a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800272c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002730:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002734:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002738:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800273c:	b29b      	uxth	r3, r3
 800273e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4413      	add	r3, r2
 800274e:	881b      	ldrh	r3, [r3, #0]
 8002750:	b29b      	uxth	r3, r3
 8002752:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d021      	beq.n	800279e <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002762:	b29b      	uxth	r3, r3
 8002764:	461a      	mov	r2, r3
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	4413      	add	r3, r2
 800276e:	3302      	adds	r3, #2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	6812      	ldr	r2, [r2, #0]
 8002776:	4413      	add	r3, r2
 8002778:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800277c:	881b      	ldrh	r3, [r3, #0]
 800277e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002782:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002784:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002786:	2b00      	cmp	r3, #0
 8002788:	d02a      	beq.n	80027e0 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6818      	ldr	r0, [r3, #0]
 800278e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002790:	6959      	ldr	r1, [r3, #20]
 8002792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002794:	891a      	ldrh	r2, [r3, #8]
 8002796:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002798:	f004 ff1a 	bl	80075d0 <USB_ReadPMA>
 800279c:	e020      	b.n	80027e0 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	461a      	mov	r2, r3
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	4413      	add	r3, r2
 80027b2:	3306      	adds	r3, #6
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	687a      	ldr	r2, [r7, #4]
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	4413      	add	r3, r2
 80027bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027c0:	881b      	ldrh	r3, [r3, #0]
 80027c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027c6:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80027c8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d008      	beq.n	80027e0 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6818      	ldr	r0, [r3, #0]
 80027d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d4:	6959      	ldr	r1, [r3, #20]
 80027d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d8:	895a      	ldrh	r2, [r3, #10]
 80027da:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027dc:	f004 fef8 	bl	80075d0 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e2:	69da      	ldr	r2, [r3, #28]
 80027e4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027e6:	441a      	add	r2, r3
 80027e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ea:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80027ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ee:	695a      	ldr	r2, [r3, #20]
 80027f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027f2:	441a      	add	r2, r3
 80027f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80027f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d004      	beq.n	800280a <PCD_EP_ISR_Handler+0x4c2>
 8002800:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002804:	691b      	ldr	r3, [r3, #16]
 8002806:	429a      	cmp	r2, r3
 8002808:	d206      	bcs.n	8002818 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800280a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	4619      	mov	r1, r3
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f006 fcc7 	bl	80091a4 <HAL_PCD_DataOutStageCallback>
 8002816:	e005      	b.n	8002824 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800281e:	4618      	mov	r0, r3
 8002820:	f003 fa5c 	bl	8005cdc <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002824:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800282a:	2b00      	cmp	r3, #0
 800282c:	d07e      	beq.n	800292c <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 800282e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002832:	1c5a      	adds	r2, r3, #1
 8002834:	4613      	mov	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	4413      	add	r3, r2
 8002840:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	b29b      	uxth	r3, r3
 8002854:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002858:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800285c:	843b      	strh	r3, [r7, #32]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	461a      	mov	r2, r3
 8002864:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	441a      	add	r2, r3
 800286c:	8c3b      	ldrh	r3, [r7, #32]
 800286e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002872:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002876:	b29b      	uxth	r3, r3
 8002878:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	78db      	ldrb	r3, [r3, #3]
 800287e:	2b03      	cmp	r3, #3
 8002880:	d00c      	beq.n	800289c <PCD_EP_ISR_Handler+0x554>
 8002882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002884:	78db      	ldrb	r3, [r3, #3]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d008      	beq.n	800289c <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288c:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 800288e:	2b02      	cmp	r3, #2
 8002890:	d146      	bne.n	8002920 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002892:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002898:	2b00      	cmp	r3, #0
 800289a:	d141      	bne.n	8002920 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	461a      	mov	r2, r3
 80028a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	00db      	lsls	r3, r3, #3
 80028ae:	4413      	add	r3, r2
 80028b0:	3302      	adds	r3, #2
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	4413      	add	r3, r2
 80028ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028c4:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80028c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c8:	699a      	ldr	r2, [r3, #24]
 80028ca:	8bfb      	ldrh	r3, [r7, #30]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d906      	bls.n	80028de <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 80028d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d2:	699a      	ldr	r2, [r3, #24]
 80028d4:	8bfb      	ldrh	r3, [r7, #30]
 80028d6:	1ad2      	subs	r2, r2, r3
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	619a      	str	r2, [r3, #24]
 80028dc:	e002      	b.n	80028e4 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 80028de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e0:	2200      	movs	r2, #0
 80028e2:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d106      	bne.n	80028fa <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80028ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	4619      	mov	r1, r3
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f006 fc71 	bl	80091da <HAL_PCD_DataInStageCallback>
 80028f8:	e018      	b.n	800292c <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80028fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fc:	695a      	ldr	r2, [r3, #20]
 80028fe:	8bfb      	ldrh	r3, [r7, #30]
 8002900:	441a      	add	r2, r3
 8002902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002904:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8002906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002908:	69da      	ldr	r2, [r3, #28]
 800290a:	8bfb      	ldrh	r3, [r7, #30]
 800290c:	441a      	add	r2, r3
 800290e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002910:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002918:	4618      	mov	r0, r3
 800291a:	f003 f9df 	bl	8005cdc <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 800291e:	e005      	b.n	800292c <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002920:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002922:	461a      	mov	r2, r3
 8002924:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f91b 	bl	8002b62 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002934:	b29b      	uxth	r3, r3
 8002936:	b21b      	sxth	r3, r3
 8002938:	2b00      	cmp	r3, #0
 800293a:	f6ff ad0a 	blt.w	8002352 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800293e:	2300      	movs	r3, #0
}
 8002940:	4618      	mov	r0, r3
 8002942:	3738      	adds	r7, #56	; 0x38
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	4613      	mov	r3, r2
 8002954:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002956:	88fb      	ldrh	r3, [r7, #6]
 8002958:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d07e      	beq.n	8002a5e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002968:	b29b      	uxth	r3, r3
 800296a:	461a      	mov	r2, r3
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	00db      	lsls	r3, r3, #3
 8002972:	4413      	add	r3, r2
 8002974:	3302      	adds	r3, #2
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	4413      	add	r3, r2
 800297e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002982:	881b      	ldrh	r3, [r3, #0]
 8002984:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002988:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	699a      	ldr	r2, [r3, #24]
 800298e:	8b7b      	ldrh	r3, [r7, #26]
 8002990:	429a      	cmp	r2, r3
 8002992:	d306      	bcc.n	80029a2 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	699a      	ldr	r2, [r3, #24]
 8002998:	8b7b      	ldrh	r3, [r7, #26]
 800299a:	1ad2      	subs	r2, r2, r3
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	619a      	str	r2, [r3, #24]
 80029a0:	e002      	b.n	80029a8 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	2200      	movs	r2, #0
 80029a6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d123      	bne.n	80029f8 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	461a      	mov	r2, r3
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4413      	add	r3, r2
 80029be:	881b      	ldrh	r3, [r3, #0]
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ca:	833b      	strh	r3, [r7, #24]
 80029cc:	8b3b      	ldrh	r3, [r7, #24]
 80029ce:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80029d2:	833b      	strh	r3, [r7, #24]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	461a      	mov	r2, r3
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	441a      	add	r2, r3
 80029e2:	8b3b      	ldrh	r3, [r7, #24]
 80029e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80029e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80029ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80029f8:	88fb      	ldrh	r3, [r7, #6]
 80029fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d01f      	beq.n	8002a42 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	461a      	mov	r2, r3
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a1c:	82fb      	strh	r3, [r7, #22]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	441a      	add	r2, r3
 8002a2c:	8afb      	ldrh	r3, [r7, #22]
 8002a2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002a32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002a36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a3a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002a42:	8b7b      	ldrh	r3, [r7, #26]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 8087 	beq.w	8002b58 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6818      	ldr	r0, [r3, #0]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	6959      	ldr	r1, [r3, #20]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	891a      	ldrh	r2, [r3, #8]
 8002a56:	8b7b      	ldrh	r3, [r7, #26]
 8002a58:	f004 fdba 	bl	80075d0 <USB_ReadPMA>
 8002a5c:	e07c      	b.n	8002b58 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	461a      	mov	r2, r3
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4413      	add	r3, r2
 8002a72:	3306      	adds	r3, #6
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a86:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	699a      	ldr	r2, [r3, #24]
 8002a8c:	8b7b      	ldrh	r3, [r7, #26]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d306      	bcc.n	8002aa0 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	699a      	ldr	r2, [r3, #24]
 8002a96:	8b7b      	ldrh	r3, [r7, #26]
 8002a98:	1ad2      	subs	r2, r2, r3
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	619a      	str	r2, [r3, #24]
 8002a9e:	e002      	b.n	8002aa6 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d123      	bne.n	8002af6 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ac4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac8:	83fb      	strh	r3, [r7, #30]
 8002aca:	8bfb      	ldrh	r3, [r7, #30]
 8002acc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002ad0:	83fb      	strh	r3, [r7, #30]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	441a      	add	r2, r3
 8002ae0:	8bfb      	ldrh	r3, [r7, #30]
 8002ae2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002ae6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002aea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002aee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002af2:	b29b      	uxth	r3, r3
 8002af4:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002af6:	88fb      	ldrh	r3, [r7, #6]
 8002af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d11f      	bne.n	8002b40 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	461a      	mov	r2, r3
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	4413      	add	r3, r2
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b1a:	83bb      	strh	r3, [r7, #28]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	461a      	mov	r2, r3
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	441a      	add	r2, r3
 8002b2a:	8bbb      	ldrh	r3, [r7, #28]
 8002b2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b38:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b40:	8b7b      	ldrh	r3, [r7, #26]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d008      	beq.n	8002b58 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6818      	ldr	r0, [r3, #0]
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	6959      	ldr	r1, [r3, #20]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	895a      	ldrh	r2, [r3, #10]
 8002b52:	8b7b      	ldrh	r3, [r7, #26]
 8002b54:	f004 fd3c 	bl	80075d0 <USB_ReadPMA>
    }
  }

  return count;
 8002b58:	8b7b      	ldrh	r3, [r7, #26]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3720      	adds	r7, #32
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b0a2      	sub	sp, #136	; 0x88
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	60f8      	str	r0, [r7, #12]
 8002b6a:	60b9      	str	r1, [r7, #8]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f000 81c7 	beq.w	8002f0a <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	461a      	mov	r2, r3
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4413      	add	r3, r2
 8002b90:	3302      	adds	r3, #2
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	4413      	add	r3, r2
 8002b9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ba4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	699a      	ldr	r2, [r3, #24]
 8002bac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	d907      	bls.n	8002bc4 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	699a      	ldr	r2, [r3, #24]
 8002bb8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002bbc:	1ad2      	subs	r2, r2, r3
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	619a      	str	r2, [r3, #24]
 8002bc2:	e002      	b.n	8002bca <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f040 80b9 	bne.w	8002d46 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	785b      	ldrb	r3, [r3, #1]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d126      	bne.n	8002c2a <HAL_PCD_EP_DB_Transmit+0xc8>
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	461a      	mov	r2, r3
 8002bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf0:	4413      	add	r3, r2
 8002bf2:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	011a      	lsls	r2, r3, #4
 8002bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bfc:	4413      	add	r3, r2
 8002bfe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002c02:	627b      	str	r3, [r7, #36]	; 0x24
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	881b      	ldrh	r3, [r3, #0]
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002c0e:	b29a      	uxth	r2, r3
 8002c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c12:	801a      	strh	r2, [r3, #0]
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	801a      	strh	r2, [r3, #0]
 8002c28:	e01a      	b.n	8002c60 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	785b      	ldrb	r3, [r3, #1]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d116      	bne.n	8002c60 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	633b      	str	r3, [r7, #48]	; 0x30
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c46:	4413      	add	r3, r2
 8002c48:	633b      	str	r3, [r7, #48]	; 0x30
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	011a      	lsls	r2, r3, #4
 8002c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c52:	4413      	add	r3, r2
 8002c54:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002c58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	623b      	str	r3, [r7, #32]
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	785b      	ldrb	r3, [r3, #1]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d126      	bne.n	8002cbc <HAL_PCD_EP_DB_Transmit+0x15a>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	61bb      	str	r3, [r7, #24]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	461a      	mov	r2, r3
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	4413      	add	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	011a      	lsls	r2, r3, #4
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	4413      	add	r3, r2
 8002c90:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002c94:	617b      	str	r3, [r7, #20]
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	881b      	ldrh	r3, [r3, #0]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	801a      	strh	r2, [r3, #0]
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002cb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	801a      	strh	r2, [r3, #0]
 8002cba:	e017      	b.n	8002cec <HAL_PCD_EP_DB_Transmit+0x18a>
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	785b      	ldrb	r3, [r3, #1]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d113      	bne.n	8002cec <HAL_PCD_EP_DB_Transmit+0x18a>
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	461a      	mov	r2, r3
 8002cd0:	6a3b      	ldr	r3, [r7, #32]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	623b      	str	r3, [r7, #32]
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	011a      	lsls	r2, r3, #4
 8002cdc:	6a3b      	ldr	r3, [r7, #32]
 8002cde:	4413      	add	r3, r2
 8002ce0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002ce4:	61fb      	str	r3, [r7, #28]
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f006 fa71 	bl	80091da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002cf8:	88fb      	ldrh	r3, [r7, #6]
 8002cfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f000 82d4 	beq.w	80032ac <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	4413      	add	r3, r2
 8002d12:	881b      	ldrh	r3, [r3, #0]
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d1e:	827b      	strh	r3, [r7, #18]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	441a      	add	r2, r3
 8002d2e:	8a7b      	ldrh	r3, [r7, #18]
 8002d30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002d34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002d38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	8013      	strh	r3, [r2, #0]
 8002d44:	e2b2      	b.n	80032ac <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002d46:	88fb      	ldrh	r3, [r7, #6]
 8002d48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d021      	beq.n	8002d94 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	461a      	mov	r2, r3
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4413      	add	r3, r2
 8002d5e:	881b      	ldrh	r3, [r3, #0]
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d6a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	461a      	mov	r2, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	441a      	add	r2, r3
 8002d7c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002d80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002d84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002d88:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	f040 8286 	bne.w	80032ac <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	695a      	ldr	r2, [r3, #20]
 8002da4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002da8:	441a      	add	r2, r3
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	69da      	ldr	r2, [r3, #28]
 8002db2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002db6:	441a      	add	r2, r3
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	6a1a      	ldr	r2, [r3, #32]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d309      	bcc.n	8002ddc <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	6a1a      	ldr	r2, [r3, #32]
 8002dd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002dd4:	1ad2      	subs	r2, r2, r3
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	621a      	str	r2, [r3, #32]
 8002dda:	e015      	b.n	8002e08 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	6a1b      	ldr	r3, [r3, #32]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d107      	bne.n	8002df4 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8002de4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002de8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002df2:	e009      	b.n	8002e08 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	6a1b      	ldr	r3, [r3, #32]
 8002e00:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	2200      	movs	r2, #0
 8002e06:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	785b      	ldrb	r3, [r3, #1]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d155      	bne.n	8002ebc <HAL_PCD_EP_DB_Transmit+0x35a>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	461a      	mov	r2, r3
 8002e22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e24:	4413      	add	r3, r2
 8002e26:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	011a      	lsls	r2, r3, #4
 8002e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e30:	4413      	add	r3, r2
 8002e32:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002e36:	637b      	str	r3, [r7, #52]	; 0x34
 8002e38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d112      	bne.n	8002e64 <HAL_PCD_EP_DB_Transmit+0x302>
 8002e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e40:	881b      	ldrh	r3, [r3, #0]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e4c:	801a      	strh	r2, [r3, #0]
 8002e4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e50:	881b      	ldrh	r3, [r3, #0]
 8002e52:	b29b      	uxth	r3, r3
 8002e54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e60:	801a      	strh	r2, [r3, #0]
 8002e62:	e047      	b.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x392>
 8002e64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e66:	2b3e      	cmp	r3, #62	; 0x3e
 8002e68:	d811      	bhi.n	8002e8e <HAL_PCD_EP_DB_Transmit+0x32c>
 8002e6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e6c:	085b      	lsrs	r3, r3, #1
 8002e6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e72:	f003 0301 	and.w	r3, r3, #1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d002      	beq.n	8002e80 <HAL_PCD_EP_DB_Transmit+0x31e>
 8002e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	029b      	lsls	r3, r3, #10
 8002e86:	b29a      	uxth	r2, r3
 8002e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e8a:	801a      	strh	r2, [r3, #0]
 8002e8c:	e032      	b.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x392>
 8002e8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e90:	095b      	lsrs	r3, r3, #5
 8002e92:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e96:	f003 031f 	and.w	r3, r3, #31
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d102      	bne.n	8002ea4 <HAL_PCD_EP_DB_Transmit+0x342>
 8002e9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ea0:	3b01      	subs	r3, #1
 8002ea2:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ea4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	029b      	lsls	r3, r3, #10
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002eb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002eb4:	b29a      	uxth	r2, r3
 8002eb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb8:	801a      	strh	r2, [r3, #0]
 8002eba:	e01b      	b.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x392>
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	785b      	ldrb	r3, [r3, #1]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d117      	bne.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x392>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	643b      	str	r3, [r7, #64]	; 0x40
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ed8:	4413      	add	r3, r2
 8002eda:	643b      	str	r3, [r7, #64]	; 0x40
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	011a      	lsls	r2, r3, #4
 8002ee2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ee4:	4413      	add	r3, r2
 8002ee6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002eea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002eec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002eee:	b29a      	uxth	r2, r3
 8002ef0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ef2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6818      	ldr	r0, [r3, #0]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	6959      	ldr	r1, [r3, #20]
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	891a      	ldrh	r2, [r3, #8]
 8002f00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	f004 fb1f 	bl	8007546 <USB_WritePMA>
 8002f08:	e1d0      	b.n	80032ac <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	461a      	mov	r2, r3
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	00db      	lsls	r3, r3, #3
 8002f1c:	4413      	add	r3, r2
 8002f1e:	3306      	adds	r3, #6
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	68fa      	ldr	r2, [r7, #12]
 8002f24:	6812      	ldr	r2, [r2, #0]
 8002f26:	4413      	add	r3, r2
 8002f28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f2c:	881b      	ldrh	r3, [r3, #0]
 8002f2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f32:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	699a      	ldr	r2, [r3, #24]
 8002f3a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d307      	bcc.n	8002f52 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	699a      	ldr	r2, [r3, #24]
 8002f46:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002f4a:	1ad2      	subs	r2, r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	619a      	str	r2, [r3, #24]
 8002f50:	e002      	b.n	8002f58 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	2200      	movs	r2, #0
 8002f56:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f040 80c4 	bne.w	80030ea <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	785b      	ldrb	r3, [r3, #1]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d126      	bne.n	8002fb8 <HAL_PCD_EP_DB_Transmit+0x456>
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f7e:	4413      	add	r3, r2
 8002f80:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	011a      	lsls	r2, r3, #4
 8002f88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002f90:	66bb      	str	r3, [r7, #104]	; 0x68
 8002f92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002f94:	881b      	ldrh	r3, [r3, #0]
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fa0:	801a      	strh	r2, [r3, #0]
 8002fa2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fa4:	881b      	ldrh	r3, [r3, #0]
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fb4:	801a      	strh	r2, [r3, #0]
 8002fb6:	e01a      	b.n	8002fee <HAL_PCD_EP_DB_Transmit+0x48c>
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	785b      	ldrb	r3, [r3, #1]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d116      	bne.n	8002fee <HAL_PCD_EP_DB_Transmit+0x48c>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	677b      	str	r3, [r7, #116]	; 0x74
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fd4:	4413      	add	r3, r2
 8002fd6:	677b      	str	r3, [r7, #116]	; 0x74
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	011a      	lsls	r2, r3, #4
 8002fde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fe0:	4413      	add	r3, r2
 8002fe2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002fe6:	673b      	str	r3, [r7, #112]	; 0x70
 8002fe8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fea:	2200      	movs	r2, #0
 8002fec:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	67bb      	str	r3, [r7, #120]	; 0x78
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	785b      	ldrb	r3, [r3, #1]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d12f      	bne.n	800305c <HAL_PCD_EP_DB_Transmit+0x4fa>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800300c:	b29b      	uxth	r3, r3
 800300e:	461a      	mov	r2, r3
 8003010:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003014:	4413      	add	r3, r2
 8003016:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	011a      	lsls	r2, r3, #4
 8003020:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003024:	4413      	add	r3, r2
 8003026:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800302a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800302e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	b29b      	uxth	r3, r3
 8003036:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800303a:	b29a      	uxth	r2, r3
 800303c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003040:	801a      	strh	r2, [r3, #0]
 8003042:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003046:	881b      	ldrh	r3, [r3, #0]
 8003048:	b29b      	uxth	r3, r3
 800304a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800304e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003052:	b29a      	uxth	r2, r3
 8003054:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003058:	801a      	strh	r2, [r3, #0]
 800305a:	e017      	b.n	800308c <HAL_PCD_EP_DB_Transmit+0x52a>
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	785b      	ldrb	r3, [r3, #1]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d113      	bne.n	800308c <HAL_PCD_EP_DB_Transmit+0x52a>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800306c:	b29b      	uxth	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003072:	4413      	add	r3, r2
 8003074:	67bb      	str	r3, [r7, #120]	; 0x78
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	011a      	lsls	r2, r3, #4
 800307c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800307e:	4413      	add	r3, r2
 8003080:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003084:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003086:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003088:	2200      	movs	r2, #0
 800308a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	4619      	mov	r1, r3
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f006 f8a1 	bl	80091da <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003098:	88fb      	ldrh	r3, [r7, #6]
 800309a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f040 8104 	bne.w	80032ac <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	461a      	mov	r2, r3
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4413      	add	r3, r2
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80030ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030be:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	461a      	mov	r2, r3
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	441a      	add	r2, r3
 80030d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80030d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80030d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80030dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	8013      	strh	r3, [r2, #0]
 80030e8:	e0e0      	b.n	80032ac <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d121      	bne.n	8003138 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	461a      	mov	r2, r3
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	881b      	ldrh	r3, [r3, #0]
 8003104:	b29b      	uxth	r3, r3
 8003106:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800310a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800310e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	461a      	mov	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	441a      	add	r2, r3
 8003120:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003124:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003128:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800312c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003134:	b29b      	uxth	r3, r3
 8003136:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800313e:	2b01      	cmp	r3, #1
 8003140:	f040 80b4 	bne.w	80032ac <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	695a      	ldr	r2, [r3, #20]
 8003148:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800314c:	441a      	add	r2, r3
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	69da      	ldr	r2, [r3, #28]
 8003156:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800315a:	441a      	add	r2, r3
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	6a1a      	ldr	r2, [r3, #32]
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	429a      	cmp	r2, r3
 800316a:	d309      	bcc.n	8003180 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	691b      	ldr	r3, [r3, #16]
 8003170:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	6a1a      	ldr	r2, [r3, #32]
 8003176:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003178:	1ad2      	subs	r2, r2, r3
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	621a      	str	r2, [r3, #32]
 800317e:	e015      	b.n	80031ac <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d107      	bne.n	8003198 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8003188:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800318c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003196:	e009      	b.n	80031ac <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	2200      	movs	r2, #0
 80031a2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	667b      	str	r3, [r7, #100]	; 0x64
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	785b      	ldrb	r3, [r3, #1]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d155      	bne.n	8003266 <HAL_PCD_EP_DB_Transmit+0x704>
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	461a      	mov	r2, r3
 80031cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031ce:	4413      	add	r3, r2
 80031d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	011a      	lsls	r2, r3, #4
 80031d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031da:	4413      	add	r3, r2
 80031dc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80031e0:	65bb      	str	r3, [r7, #88]	; 0x58
 80031e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d112      	bne.n	800320e <HAL_PCD_EP_DB_Transmit+0x6ac>
 80031e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031ea:	881b      	ldrh	r3, [r3, #0]
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031f6:	801a      	strh	r2, [r3, #0]
 80031f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031fa:	881b      	ldrh	r3, [r3, #0]
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003202:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003206:	b29a      	uxth	r2, r3
 8003208:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800320a:	801a      	strh	r2, [r3, #0]
 800320c:	e044      	b.n	8003298 <HAL_PCD_EP_DB_Transmit+0x736>
 800320e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003210:	2b3e      	cmp	r3, #62	; 0x3e
 8003212:	d811      	bhi.n	8003238 <HAL_PCD_EP_DB_Transmit+0x6d6>
 8003214:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003216:	085b      	lsrs	r3, r3, #1
 8003218:	657b      	str	r3, [r7, #84]	; 0x54
 800321a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800321c:	f003 0301 	and.w	r3, r3, #1
 8003220:	2b00      	cmp	r3, #0
 8003222:	d002      	beq.n	800322a <HAL_PCD_EP_DB_Transmit+0x6c8>
 8003224:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003226:	3301      	adds	r3, #1
 8003228:	657b      	str	r3, [r7, #84]	; 0x54
 800322a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800322c:	b29b      	uxth	r3, r3
 800322e:	029b      	lsls	r3, r3, #10
 8003230:	b29a      	uxth	r2, r3
 8003232:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003234:	801a      	strh	r2, [r3, #0]
 8003236:	e02f      	b.n	8003298 <HAL_PCD_EP_DB_Transmit+0x736>
 8003238:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800323a:	095b      	lsrs	r3, r3, #5
 800323c:	657b      	str	r3, [r7, #84]	; 0x54
 800323e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003240:	f003 031f 	and.w	r3, r3, #31
 8003244:	2b00      	cmp	r3, #0
 8003246:	d102      	bne.n	800324e <HAL_PCD_EP_DB_Transmit+0x6ec>
 8003248:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800324a:	3b01      	subs	r3, #1
 800324c:	657b      	str	r3, [r7, #84]	; 0x54
 800324e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003250:	b29b      	uxth	r3, r3
 8003252:	029b      	lsls	r3, r3, #10
 8003254:	b29b      	uxth	r3, r3
 8003256:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800325a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800325e:	b29a      	uxth	r2, r3
 8003260:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003262:	801a      	strh	r2, [r3, #0]
 8003264:	e018      	b.n	8003298 <HAL_PCD_EP_DB_Transmit+0x736>
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	785b      	ldrb	r3, [r3, #1]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d114      	bne.n	8003298 <HAL_PCD_EP_DB_Transmit+0x736>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003276:	b29b      	uxth	r3, r3
 8003278:	461a      	mov	r2, r3
 800327a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800327c:	4413      	add	r3, r2
 800327e:	667b      	str	r3, [r7, #100]	; 0x64
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	011a      	lsls	r2, r3, #4
 8003286:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003288:	4413      	add	r3, r2
 800328a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800328e:	663b      	str	r3, [r7, #96]	; 0x60
 8003290:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003292:	b29a      	uxth	r2, r3
 8003294:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003296:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6818      	ldr	r0, [r3, #0]
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	6959      	ldr	r1, [r3, #20]
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	895a      	ldrh	r2, [r3, #10]
 80032a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	f004 f94d 	bl	8007546 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	461a      	mov	r2, r3
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	4413      	add	r3, r2
 80032ba:	881b      	ldrh	r3, [r3, #0]
 80032bc:	b29b      	uxth	r3, r3
 80032be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032c6:	823b      	strh	r3, [r7, #16]
 80032c8:	8a3b      	ldrh	r3, [r7, #16]
 80032ca:	f083 0310 	eor.w	r3, r3, #16
 80032ce:	823b      	strh	r3, [r7, #16]
 80032d0:	8a3b      	ldrh	r3, [r7, #16]
 80032d2:	f083 0320 	eor.w	r3, r3, #32
 80032d6:	823b      	strh	r3, [r7, #16]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	461a      	mov	r2, r3
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	441a      	add	r2, r3
 80032e6:	8a3b      	ldrh	r3, [r7, #16]
 80032e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80032ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80032f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80032fc:	2300      	movs	r3, #0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3788      	adds	r7, #136	; 0x88
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}

08003306 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003306:	b480      	push	{r7}
 8003308:	b087      	sub	sp, #28
 800330a:	af00      	add	r7, sp, #0
 800330c:	60f8      	str	r0, [r7, #12]
 800330e:	607b      	str	r3, [r7, #4]
 8003310:	460b      	mov	r3, r1
 8003312:	817b      	strh	r3, [r7, #10]
 8003314:	4613      	mov	r3, r2
 8003316:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003318:	897b      	ldrh	r3, [r7, #10]
 800331a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800331e:	b29b      	uxth	r3, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00b      	beq.n	800333c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003324:	897b      	ldrh	r3, [r7, #10]
 8003326:	f003 0307 	and.w	r3, r3, #7
 800332a:	1c5a      	adds	r2, r3, #1
 800332c:	4613      	mov	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	4413      	add	r3, r2
 8003338:	617b      	str	r3, [r7, #20]
 800333a:	e009      	b.n	8003350 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800333c:	897a      	ldrh	r2, [r7, #10]
 800333e:	4613      	mov	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4413      	add	r3, r2
 8003344:	00db      	lsls	r3, r3, #3
 8003346:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	4413      	add	r3, r2
 800334e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003350:	893b      	ldrh	r3, [r7, #8]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d107      	bne.n	8003366 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	2200      	movs	r2, #0
 800335a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	b29a      	uxth	r2, r3
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	80da      	strh	r2, [r3, #6]
 8003364:	e00b      	b.n	800337e <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	2201      	movs	r2, #1
 800336a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	b29a      	uxth	r2, r3
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	0c1b      	lsrs	r3, r3, #16
 8003378:	b29a      	uxth	r2, r3
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	371c      	adds	r7, #28
 8003384:	46bd      	mov	sp, r7
 8003386:	bc80      	pop	{r7}
 8003388:	4770      	bx	lr
	...

0800338c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e26c      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	f000 8087 	beq.w	80034ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033ac:	4b92      	ldr	r3, [pc, #584]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 030c 	and.w	r3, r3, #12
 80033b4:	2b04      	cmp	r3, #4
 80033b6:	d00c      	beq.n	80033d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033b8:	4b8f      	ldr	r3, [pc, #572]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 030c 	and.w	r3, r3, #12
 80033c0:	2b08      	cmp	r3, #8
 80033c2:	d112      	bne.n	80033ea <HAL_RCC_OscConfig+0x5e>
 80033c4:	4b8c      	ldr	r3, [pc, #560]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033d0:	d10b      	bne.n	80033ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d2:	4b89      	ldr	r3, [pc, #548]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d06c      	beq.n	80034b8 <HAL_RCC_OscConfig+0x12c>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d168      	bne.n	80034b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e246      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f2:	d106      	bne.n	8003402 <HAL_RCC_OscConfig+0x76>
 80033f4:	4b80      	ldr	r3, [pc, #512]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a7f      	ldr	r2, [pc, #508]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80033fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033fe:	6013      	str	r3, [r2, #0]
 8003400:	e02e      	b.n	8003460 <HAL_RCC_OscConfig+0xd4>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10c      	bne.n	8003424 <HAL_RCC_OscConfig+0x98>
 800340a:	4b7b      	ldr	r3, [pc, #492]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a7a      	ldr	r2, [pc, #488]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003414:	6013      	str	r3, [r2, #0]
 8003416:	4b78      	ldr	r3, [pc, #480]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a77      	ldr	r2, [pc, #476]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 800341c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003420:	6013      	str	r3, [r2, #0]
 8003422:	e01d      	b.n	8003460 <HAL_RCC_OscConfig+0xd4>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800342c:	d10c      	bne.n	8003448 <HAL_RCC_OscConfig+0xbc>
 800342e:	4b72      	ldr	r3, [pc, #456]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a71      	ldr	r2, [pc, #452]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003438:	6013      	str	r3, [r2, #0]
 800343a:	4b6f      	ldr	r3, [pc, #444]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a6e      	ldr	r2, [pc, #440]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003444:	6013      	str	r3, [r2, #0]
 8003446:	e00b      	b.n	8003460 <HAL_RCC_OscConfig+0xd4>
 8003448:	4b6b      	ldr	r3, [pc, #428]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a6a      	ldr	r2, [pc, #424]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 800344e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003452:	6013      	str	r3, [r2, #0]
 8003454:	4b68      	ldr	r3, [pc, #416]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a67      	ldr	r2, [pc, #412]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 800345a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800345e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d013      	beq.n	8003490 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003468:	f7fd ffc2 	bl	80013f0 <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003470:	f7fd ffbe 	bl	80013f0 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b64      	cmp	r3, #100	; 0x64
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e1fa      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003482:	4b5d      	ldr	r3, [pc, #372]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d0f0      	beq.n	8003470 <HAL_RCC_OscConfig+0xe4>
 800348e:	e014      	b.n	80034ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003490:	f7fd ffae 	bl	80013f0 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003498:	f7fd ffaa 	bl	80013f0 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b64      	cmp	r3, #100	; 0x64
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e1e6      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034aa:	4b53      	ldr	r3, [pc, #332]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1f0      	bne.n	8003498 <HAL_RCC_OscConfig+0x10c>
 80034b6:	e000      	b.n	80034ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d063      	beq.n	800358e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034c6:	4b4c      	ldr	r3, [pc, #304]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 030c 	and.w	r3, r3, #12
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00b      	beq.n	80034ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034d2:	4b49      	ldr	r3, [pc, #292]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f003 030c 	and.w	r3, r3, #12
 80034da:	2b08      	cmp	r3, #8
 80034dc:	d11c      	bne.n	8003518 <HAL_RCC_OscConfig+0x18c>
 80034de:	4b46      	ldr	r3, [pc, #280]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d116      	bne.n	8003518 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ea:	4b43      	ldr	r3, [pc, #268]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d005      	beq.n	8003502 <HAL_RCC_OscConfig+0x176>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	691b      	ldr	r3, [r3, #16]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d001      	beq.n	8003502 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e1ba      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003502:	4b3d      	ldr	r3, [pc, #244]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	4939      	ldr	r1, [pc, #228]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003512:	4313      	orrs	r3, r2
 8003514:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003516:	e03a      	b.n	800358e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	691b      	ldr	r3, [r3, #16]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d020      	beq.n	8003562 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003520:	4b36      	ldr	r3, [pc, #216]	; (80035fc <HAL_RCC_OscConfig+0x270>)
 8003522:	2201      	movs	r2, #1
 8003524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003526:	f7fd ff63 	bl	80013f0 <HAL_GetTick>
 800352a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800352c:	e008      	b.n	8003540 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800352e:	f7fd ff5f 	bl	80013f0 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d901      	bls.n	8003540 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e19b      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003540:	4b2d      	ldr	r3, [pc, #180]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d0f0      	beq.n	800352e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800354c:	4b2a      	ldr	r3, [pc, #168]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	695b      	ldr	r3, [r3, #20]
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	4927      	ldr	r1, [pc, #156]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 800355c:	4313      	orrs	r3, r2
 800355e:	600b      	str	r3, [r1, #0]
 8003560:	e015      	b.n	800358e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003562:	4b26      	ldr	r3, [pc, #152]	; (80035fc <HAL_RCC_OscConfig+0x270>)
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003568:	f7fd ff42 	bl	80013f0 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003570:	f7fd ff3e 	bl	80013f0 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b02      	cmp	r3, #2
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e17a      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003582:	4b1d      	ldr	r3, [pc, #116]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1f0      	bne.n	8003570 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0308 	and.w	r3, r3, #8
 8003596:	2b00      	cmp	r3, #0
 8003598:	d03a      	beq.n	8003610 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d019      	beq.n	80035d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035a2:	4b17      	ldr	r3, [pc, #92]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80035a4:	2201      	movs	r2, #1
 80035a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035a8:	f7fd ff22 	bl	80013f0 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b0:	f7fd ff1e 	bl	80013f0 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e15a      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035c2:	4b0d      	ldr	r3, [pc, #52]	; (80035f8 <HAL_RCC_OscConfig+0x26c>)
 80035c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0f0      	beq.n	80035b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035ce:	2001      	movs	r0, #1
 80035d0:	f000 faa6 	bl	8003b20 <RCC_Delay>
 80035d4:	e01c      	b.n	8003610 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035d6:	4b0a      	ldr	r3, [pc, #40]	; (8003600 <HAL_RCC_OscConfig+0x274>)
 80035d8:	2200      	movs	r2, #0
 80035da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035dc:	f7fd ff08 	bl	80013f0 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035e2:	e00f      	b.n	8003604 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e4:	f7fd ff04 	bl	80013f0 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d908      	bls.n	8003604 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e140      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
 80035f6:	bf00      	nop
 80035f8:	40021000 	.word	0x40021000
 80035fc:	42420000 	.word	0x42420000
 8003600:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003604:	4b9e      	ldr	r3, [pc, #632]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d1e9      	bne.n	80035e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0304 	and.w	r3, r3, #4
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 80a6 	beq.w	800376a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800361e:	2300      	movs	r3, #0
 8003620:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003622:	4b97      	ldr	r3, [pc, #604]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10d      	bne.n	800364a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800362e:	4b94      	ldr	r3, [pc, #592]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	4a93      	ldr	r2, [pc, #588]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003638:	61d3      	str	r3, [r2, #28]
 800363a:	4b91      	ldr	r3, [pc, #580]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003642:	60bb      	str	r3, [r7, #8]
 8003644:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003646:	2301      	movs	r3, #1
 8003648:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800364a:	4b8e      	ldr	r3, [pc, #568]	; (8003884 <HAL_RCC_OscConfig+0x4f8>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003652:	2b00      	cmp	r3, #0
 8003654:	d118      	bne.n	8003688 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003656:	4b8b      	ldr	r3, [pc, #556]	; (8003884 <HAL_RCC_OscConfig+0x4f8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a8a      	ldr	r2, [pc, #552]	; (8003884 <HAL_RCC_OscConfig+0x4f8>)
 800365c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003660:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003662:	f7fd fec5 	bl	80013f0 <HAL_GetTick>
 8003666:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003668:	e008      	b.n	800367c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800366a:	f7fd fec1 	bl	80013f0 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b64      	cmp	r3, #100	; 0x64
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e0fd      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800367c:	4b81      	ldr	r3, [pc, #516]	; (8003884 <HAL_RCC_OscConfig+0x4f8>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003684:	2b00      	cmp	r3, #0
 8003686:	d0f0      	beq.n	800366a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	2b01      	cmp	r3, #1
 800368e:	d106      	bne.n	800369e <HAL_RCC_OscConfig+0x312>
 8003690:	4b7b      	ldr	r3, [pc, #492]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003692:	6a1b      	ldr	r3, [r3, #32]
 8003694:	4a7a      	ldr	r2, [pc, #488]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003696:	f043 0301 	orr.w	r3, r3, #1
 800369a:	6213      	str	r3, [r2, #32]
 800369c:	e02d      	b.n	80036fa <HAL_RCC_OscConfig+0x36e>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10c      	bne.n	80036c0 <HAL_RCC_OscConfig+0x334>
 80036a6:	4b76      	ldr	r3, [pc, #472]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	4a75      	ldr	r2, [pc, #468]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036ac:	f023 0301 	bic.w	r3, r3, #1
 80036b0:	6213      	str	r3, [r2, #32]
 80036b2:	4b73      	ldr	r3, [pc, #460]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036b4:	6a1b      	ldr	r3, [r3, #32]
 80036b6:	4a72      	ldr	r2, [pc, #456]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036b8:	f023 0304 	bic.w	r3, r3, #4
 80036bc:	6213      	str	r3, [r2, #32]
 80036be:	e01c      	b.n	80036fa <HAL_RCC_OscConfig+0x36e>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2b05      	cmp	r3, #5
 80036c6:	d10c      	bne.n	80036e2 <HAL_RCC_OscConfig+0x356>
 80036c8:	4b6d      	ldr	r3, [pc, #436]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	4a6c      	ldr	r2, [pc, #432]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036ce:	f043 0304 	orr.w	r3, r3, #4
 80036d2:	6213      	str	r3, [r2, #32]
 80036d4:	4b6a      	ldr	r3, [pc, #424]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036d6:	6a1b      	ldr	r3, [r3, #32]
 80036d8:	4a69      	ldr	r2, [pc, #420]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036da:	f043 0301 	orr.w	r3, r3, #1
 80036de:	6213      	str	r3, [r2, #32]
 80036e0:	e00b      	b.n	80036fa <HAL_RCC_OscConfig+0x36e>
 80036e2:	4b67      	ldr	r3, [pc, #412]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	4a66      	ldr	r2, [pc, #408]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036e8:	f023 0301 	bic.w	r3, r3, #1
 80036ec:	6213      	str	r3, [r2, #32]
 80036ee:	4b64      	ldr	r3, [pc, #400]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	4a63      	ldr	r2, [pc, #396]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80036f4:	f023 0304 	bic.w	r3, r3, #4
 80036f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d015      	beq.n	800372e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003702:	f7fd fe75 	bl	80013f0 <HAL_GetTick>
 8003706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003708:	e00a      	b.n	8003720 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800370a:	f7fd fe71 	bl	80013f0 <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	f241 3288 	movw	r2, #5000	; 0x1388
 8003718:	4293      	cmp	r3, r2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e0ab      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003720:	4b57      	ldr	r3, [pc, #348]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0ee      	beq.n	800370a <HAL_RCC_OscConfig+0x37e>
 800372c:	e014      	b.n	8003758 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800372e:	f7fd fe5f 	bl	80013f0 <HAL_GetTick>
 8003732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003734:	e00a      	b.n	800374c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003736:	f7fd fe5b 	bl	80013f0 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	f241 3288 	movw	r2, #5000	; 0x1388
 8003744:	4293      	cmp	r3, r2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e095      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800374c:	4b4c      	ldr	r3, [pc, #304]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1ee      	bne.n	8003736 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003758:	7dfb      	ldrb	r3, [r7, #23]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d105      	bne.n	800376a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800375e:	4b48      	ldr	r3, [pc, #288]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	4a47      	ldr	r2, [pc, #284]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003764:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003768:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	69db      	ldr	r3, [r3, #28]
 800376e:	2b00      	cmp	r3, #0
 8003770:	f000 8081 	beq.w	8003876 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003774:	4b42      	ldr	r3, [pc, #264]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f003 030c 	and.w	r3, r3, #12
 800377c:	2b08      	cmp	r3, #8
 800377e:	d061      	beq.n	8003844 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	69db      	ldr	r3, [r3, #28]
 8003784:	2b02      	cmp	r3, #2
 8003786:	d146      	bne.n	8003816 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003788:	4b3f      	ldr	r3, [pc, #252]	; (8003888 <HAL_RCC_OscConfig+0x4fc>)
 800378a:	2200      	movs	r2, #0
 800378c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378e:	f7fd fe2f 	bl	80013f0 <HAL_GetTick>
 8003792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003794:	e008      	b.n	80037a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003796:	f7fd fe2b 	bl	80013f0 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	1ad3      	subs	r3, r2, r3
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e067      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037a8:	4b35      	ldr	r3, [pc, #212]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1f0      	bne.n	8003796 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037bc:	d108      	bne.n	80037d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037be:	4b30      	ldr	r3, [pc, #192]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	492d      	ldr	r1, [pc, #180]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037d0:	4b2b      	ldr	r3, [pc, #172]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a19      	ldr	r1, [r3, #32]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e0:	430b      	orrs	r3, r1
 80037e2:	4927      	ldr	r1, [pc, #156]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037e8:	4b27      	ldr	r3, [pc, #156]	; (8003888 <HAL_RCC_OscConfig+0x4fc>)
 80037ea:	2201      	movs	r2, #1
 80037ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ee:	f7fd fdff 	bl	80013f0 <HAL_GetTick>
 80037f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037f4:	e008      	b.n	8003808 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f6:	f7fd fdfb 	bl	80013f0 <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	2b02      	cmp	r3, #2
 8003802:	d901      	bls.n	8003808 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e037      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003808:	4b1d      	ldr	r3, [pc, #116]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d0f0      	beq.n	80037f6 <HAL_RCC_OscConfig+0x46a>
 8003814:	e02f      	b.n	8003876 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003816:	4b1c      	ldr	r3, [pc, #112]	; (8003888 <HAL_RCC_OscConfig+0x4fc>)
 8003818:	2200      	movs	r2, #0
 800381a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381c:	f7fd fde8 	bl	80013f0 <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003822:	e008      	b.n	8003836 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003824:	f7fd fde4 	bl	80013f0 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	2b02      	cmp	r3, #2
 8003830:	d901      	bls.n	8003836 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e020      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003836:	4b12      	ldr	r3, [pc, #72]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1f0      	bne.n	8003824 <HAL_RCC_OscConfig+0x498>
 8003842:	e018      	b.n	8003876 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	69db      	ldr	r3, [r3, #28]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e013      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003850:	4b0b      	ldr	r3, [pc, #44]	; (8003880 <HAL_RCC_OscConfig+0x4f4>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	429a      	cmp	r2, r3
 8003862:	d106      	bne.n	8003872 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386e:	429a      	cmp	r2, r3
 8003870:	d001      	beq.n	8003876 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40021000 	.word	0x40021000
 8003884:	40007000 	.word	0x40007000
 8003888:	42420060 	.word	0x42420060

0800388c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e0d0      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038a0:	4b6a      	ldr	r3, [pc, #424]	; (8003a4c <HAL_RCC_ClockConfig+0x1c0>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0307 	and.w	r3, r3, #7
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d910      	bls.n	80038d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ae:	4b67      	ldr	r3, [pc, #412]	; (8003a4c <HAL_RCC_ClockConfig+0x1c0>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f023 0207 	bic.w	r2, r3, #7
 80038b6:	4965      	ldr	r1, [pc, #404]	; (8003a4c <HAL_RCC_ClockConfig+0x1c0>)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	4313      	orrs	r3, r2
 80038bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038be:	4b63      	ldr	r3, [pc, #396]	; (8003a4c <HAL_RCC_ClockConfig+0x1c0>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d001      	beq.n	80038d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0b8      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d020      	beq.n	800391e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0304 	and.w	r3, r3, #4
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d005      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038e8:	4b59      	ldr	r3, [pc, #356]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	4a58      	ldr	r2, [pc, #352]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 80038ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0308 	and.w	r3, r3, #8
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d005      	beq.n	800390c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003900:	4b53      	ldr	r3, [pc, #332]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	4a52      	ldr	r2, [pc, #328]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 8003906:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800390a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800390c:	4b50      	ldr	r3, [pc, #320]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	494d      	ldr	r1, [pc, #308]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 800391a:	4313      	orrs	r3, r2
 800391c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0301 	and.w	r3, r3, #1
 8003926:	2b00      	cmp	r3, #0
 8003928:	d040      	beq.n	80039ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d107      	bne.n	8003942 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003932:	4b47      	ldr	r3, [pc, #284]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d115      	bne.n	800396a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e07f      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b02      	cmp	r3, #2
 8003948:	d107      	bne.n	800395a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800394a:	4b41      	ldr	r3, [pc, #260]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d109      	bne.n	800396a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e073      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800395a:	4b3d      	ldr	r3, [pc, #244]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e06b      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800396a:	4b39      	ldr	r3, [pc, #228]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f023 0203 	bic.w	r2, r3, #3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	4936      	ldr	r1, [pc, #216]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 8003978:	4313      	orrs	r3, r2
 800397a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800397c:	f7fd fd38 	bl	80013f0 <HAL_GetTick>
 8003980:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003982:	e00a      	b.n	800399a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003984:	f7fd fd34 	bl	80013f0 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003992:	4293      	cmp	r3, r2
 8003994:	d901      	bls.n	800399a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e053      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800399a:	4b2d      	ldr	r3, [pc, #180]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f003 020c 	and.w	r2, r3, #12
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d1eb      	bne.n	8003984 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039ac:	4b27      	ldr	r3, [pc, #156]	; (8003a4c <HAL_RCC_ClockConfig+0x1c0>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d210      	bcs.n	80039dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ba:	4b24      	ldr	r3, [pc, #144]	; (8003a4c <HAL_RCC_ClockConfig+0x1c0>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f023 0207 	bic.w	r2, r3, #7
 80039c2:	4922      	ldr	r1, [pc, #136]	; (8003a4c <HAL_RCC_ClockConfig+0x1c0>)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ca:	4b20      	ldr	r3, [pc, #128]	; (8003a4c <HAL_RCC_ClockConfig+0x1c0>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	683a      	ldr	r2, [r7, #0]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d001      	beq.n	80039dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e032      	b.n	8003a42 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0304 	and.w	r3, r3, #4
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d008      	beq.n	80039fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039e8:	4b19      	ldr	r3, [pc, #100]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68db      	ldr	r3, [r3, #12]
 80039f4:	4916      	ldr	r1, [pc, #88]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0308 	and.w	r3, r3, #8
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d009      	beq.n	8003a1a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a06:	4b12      	ldr	r3, [pc, #72]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	490e      	ldr	r1, [pc, #56]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a1a:	f000 f821 	bl	8003a60 <HAL_RCC_GetSysClockFreq>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	4b0b      	ldr	r3, [pc, #44]	; (8003a50 <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	091b      	lsrs	r3, r3, #4
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	490a      	ldr	r1, [pc, #40]	; (8003a54 <HAL_RCC_ClockConfig+0x1c8>)
 8003a2c:	5ccb      	ldrb	r3, [r1, r3]
 8003a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a32:	4a09      	ldr	r2, [pc, #36]	; (8003a58 <HAL_RCC_ClockConfig+0x1cc>)
 8003a34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a36:	4b09      	ldr	r3, [pc, #36]	; (8003a5c <HAL_RCC_ClockConfig+0x1d0>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fd fc96 	bl	800136c <HAL_InitTick>

  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40022000 	.word	0x40022000
 8003a50:	40021000 	.word	0x40021000
 8003a54:	080097b4 	.word	0x080097b4
 8003a58:	2000001c 	.word	0x2000001c
 8003a5c:	20000020 	.word	0x20000020

08003a60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a60:	b490      	push	{r4, r7}
 8003a62:	b08a      	sub	sp, #40	; 0x28
 8003a64:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a66:	4b2a      	ldr	r3, [pc, #168]	; (8003b10 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a68:	1d3c      	adds	r4, r7, #4
 8003a6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a70:	f240 2301 	movw	r3, #513	; 0x201
 8003a74:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61fb      	str	r3, [r7, #28]
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61bb      	str	r3, [r7, #24]
 8003a7e:	2300      	movs	r3, #0
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24
 8003a82:	2300      	movs	r3, #0
 8003a84:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a8a:	4b22      	ldr	r3, [pc, #136]	; (8003b14 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f003 030c 	and.w	r3, r3, #12
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d002      	beq.n	8003aa0 <HAL_RCC_GetSysClockFreq+0x40>
 8003a9a:	2b08      	cmp	r3, #8
 8003a9c:	d003      	beq.n	8003aa6 <HAL_RCC_GetSysClockFreq+0x46>
 8003a9e:	e02d      	b.n	8003afc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003aa0:	4b1d      	ldr	r3, [pc, #116]	; (8003b18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aa2:	623b      	str	r3, [r7, #32]
      break;
 8003aa4:	e02d      	b.n	8003b02 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	0c9b      	lsrs	r3, r3, #18
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003ab8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d013      	beq.n	8003aec <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ac4:	4b13      	ldr	r3, [pc, #76]	; (8003b14 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	0c5b      	lsrs	r3, r3, #17
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003ad2:	4413      	add	r3, r2
 8003ad4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ad8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	4a0e      	ldr	r2, [pc, #56]	; (8003b18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ade:	fb02 f203 	mul.w	r2, r2, r3
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aea:	e004      	b.n	8003af6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	4a0b      	ldr	r2, [pc, #44]	; (8003b1c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003af0:	fb02 f303 	mul.w	r3, r2, r3
 8003af4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af8:	623b      	str	r3, [r7, #32]
      break;
 8003afa:	e002      	b.n	8003b02 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003afc:	4b06      	ldr	r3, [pc, #24]	; (8003b18 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003afe:	623b      	str	r3, [r7, #32]
      break;
 8003b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b02:	6a3b      	ldr	r3, [r7, #32]
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3728      	adds	r7, #40	; 0x28
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bc90      	pop	{r4, r7}
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	08009758 	.word	0x08009758
 8003b14:	40021000 	.word	0x40021000
 8003b18:	007a1200 	.word	0x007a1200
 8003b1c:	003d0900 	.word	0x003d0900

08003b20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b085      	sub	sp, #20
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b28:	4b0a      	ldr	r3, [pc, #40]	; (8003b54 <RCC_Delay+0x34>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a0a      	ldr	r2, [pc, #40]	; (8003b58 <RCC_Delay+0x38>)
 8003b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b32:	0a5b      	lsrs	r3, r3, #9
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	fb02 f303 	mul.w	r3, r2, r3
 8003b3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b3c:	bf00      	nop
  }
  while (Delay --);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	1e5a      	subs	r2, r3, #1
 8003b42:	60fa      	str	r2, [r7, #12]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1f9      	bne.n	8003b3c <RCC_Delay+0x1c>
}
 8003b48:	bf00      	nop
 8003b4a:	bf00      	nop
 8003b4c:	3714      	adds	r7, #20
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr
 8003b54:	2000001c 	.word	0x2000001c
 8003b58:	10624dd3 	.word	0x10624dd3

08003b5c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b086      	sub	sp, #24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b64:	2300      	movs	r3, #0
 8003b66:	613b      	str	r3, [r7, #16]
 8003b68:	2300      	movs	r3, #0
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d07d      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b7c:	4b4f      	ldr	r3, [pc, #316]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b7e:	69db      	ldr	r3, [r3, #28]
 8003b80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10d      	bne.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b88:	4b4c      	ldr	r3, [pc, #304]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	4a4b      	ldr	r2, [pc, #300]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b92:	61d3      	str	r3, [r2, #28]
 8003b94:	4b49      	ldr	r3, [pc, #292]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b96:	69db      	ldr	r3, [r3, #28]
 8003b98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b9c:	60bb      	str	r3, [r7, #8]
 8003b9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ba4:	4b46      	ldr	r3, [pc, #280]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d118      	bne.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bb0:	4b43      	ldr	r3, [pc, #268]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a42      	ldr	r2, [pc, #264]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bbc:	f7fd fc18 	bl	80013f0 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bc4:	f7fd fc14 	bl	80013f0 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b64      	cmp	r3, #100	; 0x64
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e06d      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd6:	4b3a      	ldr	r3, [pc, #232]	; (8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d0f0      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003be2:	4b36      	ldr	r3, [pc, #216]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003be4:	6a1b      	ldr	r3, [r3, #32]
 8003be6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d02e      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d027      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c00:	4b2e      	ldr	r3, [pc, #184]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c08:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c0a:	4b2e      	ldr	r3, [pc, #184]	; (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c10:	4b2c      	ldr	r3, [pc, #176]	; (8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c16:	4a29      	ldr	r2, [pc, #164]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d014      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c26:	f7fd fbe3 	bl	80013f0 <HAL_GetTick>
 8003c2a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c2c:	e00a      	b.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c2e:	f7fd fbdf 	bl	80013f0 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e036      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c44:	4b1d      	ldr	r3, [pc, #116]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d0ee      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c50:	4b1a      	ldr	r3, [pc, #104]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	4917      	ldr	r1, [pc, #92]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c62:	7dfb      	ldrb	r3, [r7, #23]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d105      	bne.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c68:	4b14      	ldr	r3, [pc, #80]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c6a:	69db      	ldr	r3, [r3, #28]
 8003c6c:	4a13      	ldr	r2, [pc, #76]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c72:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d008      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c80:	4b0e      	ldr	r3, [pc, #56]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	490b      	ldr	r1, [pc, #44]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0310 	and.w	r3, r3, #16
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d008      	beq.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c9e:	4b07      	ldr	r3, [pc, #28]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	4904      	ldr	r1, [pc, #16]	; (8003cbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3718      	adds	r7, #24
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	40007000 	.word	0x40007000
 8003cc4:	42420440 	.word	0x42420440

08003cc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e076      	b.n	8003dc8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d108      	bne.n	8003cf4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cea:	d009      	beq.n	8003d00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	61da      	str	r2, [r3, #28]
 8003cf2:	e005      	b.n	8003d00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d106      	bne.n	8003d20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f7fd fa08 	bl	8001130 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2202      	movs	r2, #2
 8003d24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d36:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d48:	431a      	orrs	r2, r3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	f003 0302 	and.w	r3, r3, #2
 8003d5c:	431a      	orrs	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d70:	431a      	orrs	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d84:	ea42 0103 	orr.w	r1, r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	0c1a      	lsrs	r2, r3, #16
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f002 0204 	and.w	r2, r2, #4
 8003da6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	69da      	ldr	r2, [r3, #28]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003db6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3708      	adds	r7, #8
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af02      	add	r7, sp, #8
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	603b      	str	r3, [r7, #0]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003de0:	2300      	movs	r3, #0
 8003de2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dec:	d112      	bne.n	8003e14 <HAL_SPI_Receive+0x44>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10e      	bne.n	8003e14 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2204      	movs	r2, #4
 8003dfa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003dfe:	88fa      	ldrh	r2, [r7, #6]
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	9300      	str	r3, [sp, #0]
 8003e04:	4613      	mov	r3, r2
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 f8f1 	bl	8003ff2 <HAL_SPI_TransmitReceive>
 8003e10:	4603      	mov	r3, r0
 8003e12:	e0ea      	b.n	8003fea <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d101      	bne.n	8003e22 <HAL_SPI_Receive+0x52>
 8003e1e:	2302      	movs	r3, #2
 8003e20:	e0e3      	b.n	8003fea <HAL_SPI_Receive+0x21a>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e2a:	f7fd fae1 	bl	80013f0 <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d002      	beq.n	8003e42 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e40:	e0ca      	b.n	8003fd8 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d002      	beq.n	8003e4e <HAL_SPI_Receive+0x7e>
 8003e48:	88fb      	ldrh	r3, [r7, #6]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d102      	bne.n	8003e54 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e52:	e0c1      	b.n	8003fd8 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2204      	movs	r2, #4
 8003e58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	88fa      	ldrh	r2, [r7, #6]
 8003e6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	88fa      	ldrh	r2, [r7, #6]
 8003e72:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e9a:	d10f      	bne.n	8003ebc <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003eaa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003eba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec6:	2b40      	cmp	r3, #64	; 0x40
 8003ec8:	d007      	beq.n	8003eda <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ed8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d162      	bne.n	8003fa8 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003ee2:	e02e      	b.n	8003f42 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d115      	bne.n	8003f1e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f103 020c 	add.w	r2, r3, #12
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	7812      	ldrb	r2, [r2, #0]
 8003f00:	b2d2      	uxtb	r2, r2
 8003f02:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f08:	1c5a      	adds	r2, r3, #1
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f12:	b29b      	uxth	r3, r3
 8003f14:	3b01      	subs	r3, #1
 8003f16:	b29a      	uxth	r2, r3
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f1c:	e011      	b.n	8003f42 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f1e:	f7fd fa67 	bl	80013f0 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d803      	bhi.n	8003f36 <HAL_SPI_Receive+0x166>
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f34:	d102      	bne.n	8003f3c <HAL_SPI_Receive+0x16c>
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d102      	bne.n	8003f42 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003f40:	e04a      	b.n	8003fd8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1cb      	bne.n	8003ee4 <HAL_SPI_Receive+0x114>
 8003f4c:	e031      	b.n	8003fb2 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f003 0301 	and.w	r3, r3, #1
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d113      	bne.n	8003f84 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68da      	ldr	r2, [r3, #12]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f66:	b292      	uxth	r2, r2
 8003f68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6e:	1c9a      	adds	r2, r3, #2
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f82:	e011      	b.n	8003fa8 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f84:	f7fd fa34 	bl	80013f0 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d803      	bhi.n	8003f9c <HAL_SPI_Receive+0x1cc>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9a:	d102      	bne.n	8003fa2 <HAL_SPI_Receive+0x1d2>
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d102      	bne.n	8003fa8 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003fa6:	e017      	b.n	8003fd8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d1cd      	bne.n	8003f4e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	6839      	ldr	r1, [r7, #0]
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 fa46 	bl	8004448 <SPI_EndRxTransaction>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d002      	beq.n	8003fc8 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d002      	beq.n	8003fd6 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	75fb      	strb	r3, [r7, #23]
 8003fd4:	e000      	b.n	8003fd8 <HAL_SPI_Receive+0x208>
  }

error :
 8003fd6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003fe8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3718      	adds	r7, #24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b08c      	sub	sp, #48	; 0x30
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	60f8      	str	r0, [r7, #12]
 8003ffa:	60b9      	str	r1, [r7, #8]
 8003ffc:	607a      	str	r2, [r7, #4]
 8003ffe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004000:	2301      	movs	r3, #1
 8004002:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004004:	2300      	movs	r3, #0
 8004006:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004010:	2b01      	cmp	r3, #1
 8004012:	d101      	bne.n	8004018 <HAL_SPI_TransmitReceive+0x26>
 8004014:	2302      	movs	r3, #2
 8004016:	e18a      	b.n	800432e <HAL_SPI_TransmitReceive+0x33c>
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004020:	f7fd f9e6 	bl	80013f0 <HAL_GetTick>
 8004024:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800402c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004036:	887b      	ldrh	r3, [r7, #2]
 8004038:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800403a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800403e:	2b01      	cmp	r3, #1
 8004040:	d00f      	beq.n	8004062 <HAL_SPI_TransmitReceive+0x70>
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004048:	d107      	bne.n	800405a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d103      	bne.n	800405a <HAL_SPI_TransmitReceive+0x68>
 8004052:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004056:	2b04      	cmp	r3, #4
 8004058:	d003      	beq.n	8004062 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800405a:	2302      	movs	r3, #2
 800405c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004060:	e15b      	b.n	800431a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d005      	beq.n	8004074 <HAL_SPI_TransmitReceive+0x82>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d002      	beq.n	8004074 <HAL_SPI_TransmitReceive+0x82>
 800406e:	887b      	ldrh	r3, [r7, #2]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d103      	bne.n	800407c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800407a:	e14e      	b.n	800431a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b04      	cmp	r3, #4
 8004086:	d003      	beq.n	8004090 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	2205      	movs	r2, #5
 800408c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2200      	movs	r2, #0
 8004094:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	887a      	ldrh	r2, [r7, #2]
 80040a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	887a      	ldrh	r2, [r7, #2]
 80040a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	887a      	ldrh	r2, [r7, #2]
 80040b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	887a      	ldrh	r2, [r7, #2]
 80040b8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d0:	2b40      	cmp	r3, #64	; 0x40
 80040d2:	d007      	beq.n	80040e4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040ec:	d178      	bne.n	80041e0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d002      	beq.n	80040fc <HAL_SPI_TransmitReceive+0x10a>
 80040f6:	8b7b      	ldrh	r3, [r7, #26]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d166      	bne.n	80041ca <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004100:	881a      	ldrh	r2, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800410c:	1c9a      	adds	r2, r3, #2
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004116:	b29b      	uxth	r3, r3
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004120:	e053      	b.n	80041ca <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b02      	cmp	r3, #2
 800412e:	d11b      	bne.n	8004168 <HAL_SPI_TransmitReceive+0x176>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004134:	b29b      	uxth	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d016      	beq.n	8004168 <HAL_SPI_TransmitReceive+0x176>
 800413a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800413c:	2b01      	cmp	r3, #1
 800413e:	d113      	bne.n	8004168 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004144:	881a      	ldrh	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004150:	1c9a      	adds	r2, r3, #2
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800415a:	b29b      	uxth	r3, r3
 800415c:	3b01      	subs	r3, #1
 800415e:	b29a      	uxth	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004164:	2300      	movs	r3, #0
 8004166:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 0301 	and.w	r3, r3, #1
 8004172:	2b01      	cmp	r3, #1
 8004174:	d119      	bne.n	80041aa <HAL_SPI_TransmitReceive+0x1b8>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800417a:	b29b      	uxth	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	d014      	beq.n	80041aa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418a:	b292      	uxth	r2, r2
 800418c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004192:	1c9a      	adds	r2, r3, #2
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800419c:	b29b      	uxth	r3, r3
 800419e:	3b01      	subs	r3, #1
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041a6:	2301      	movs	r3, #1
 80041a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80041aa:	f7fd f921 	bl	80013f0 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d807      	bhi.n	80041ca <HAL_SPI_TransmitReceive+0x1d8>
 80041ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c0:	d003      	beq.n	80041ca <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80041c8:	e0a7      	b.n	800431a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1a6      	bne.n	8004122 <HAL_SPI_TransmitReceive+0x130>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1a1      	bne.n	8004122 <HAL_SPI_TransmitReceive+0x130>
 80041de:	e07c      	b.n	80042da <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <HAL_SPI_TransmitReceive+0x1fc>
 80041e8:	8b7b      	ldrh	r3, [r7, #26]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d16b      	bne.n	80042c6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	330c      	adds	r3, #12
 80041f8:	7812      	ldrb	r2, [r2, #0]
 80041fa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004214:	e057      	b.n	80042c6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	689b      	ldr	r3, [r3, #8]
 800421c:	f003 0302 	and.w	r3, r3, #2
 8004220:	2b02      	cmp	r3, #2
 8004222:	d11c      	bne.n	800425e <HAL_SPI_TransmitReceive+0x26c>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d017      	beq.n	800425e <HAL_SPI_TransmitReceive+0x26c>
 800422e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004230:	2b01      	cmp	r3, #1
 8004232:	d114      	bne.n	800425e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	330c      	adds	r3, #12
 800423e:	7812      	ldrb	r2, [r2, #0]
 8004240:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004246:	1c5a      	adds	r2, r3, #1
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004250:	b29b      	uxth	r3, r3
 8004252:	3b01      	subs	r3, #1
 8004254:	b29a      	uxth	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800425a:	2300      	movs	r3, #0
 800425c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f003 0301 	and.w	r3, r3, #1
 8004268:	2b01      	cmp	r3, #1
 800426a:	d119      	bne.n	80042a0 <HAL_SPI_TransmitReceive+0x2ae>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004270:	b29b      	uxth	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d014      	beq.n	80042a0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68da      	ldr	r2, [r3, #12]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004288:	1c5a      	adds	r2, r3, #1
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004292:	b29b      	uxth	r3, r3
 8004294:	3b01      	subs	r3, #1
 8004296:	b29a      	uxth	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800429c:	2301      	movs	r3, #1
 800429e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80042a0:	f7fd f8a6 	bl	80013f0 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d803      	bhi.n	80042b8 <HAL_SPI_TransmitReceive+0x2c6>
 80042b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b6:	d102      	bne.n	80042be <HAL_SPI_TransmitReceive+0x2cc>
 80042b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d103      	bne.n	80042c6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80042c4:	e029      	b.n	800431a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1a2      	bne.n	8004216 <HAL_SPI_TransmitReceive+0x224>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d19d      	bne.n	8004216 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f000 f904 	bl	80044ec <SPI_EndRxTxTransaction>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d006      	beq.n	80042f8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2220      	movs	r2, #32
 80042f4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80042f6:	e010      	b.n	800431a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d10b      	bne.n	8004318 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	617b      	str	r3, [r7, #20]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	617b      	str	r3, [r7, #20]
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	e000      	b.n	800431a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004318:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2201      	movs	r2, #1
 800431e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800432a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800432e:	4618      	mov	r0, r3
 8004330:	3730      	adds	r7, #48	; 0x30
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
	...

08004338 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b088      	sub	sp, #32
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	603b      	str	r3, [r7, #0]
 8004344:	4613      	mov	r3, r2
 8004346:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004348:	f7fd f852 	bl	80013f0 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004350:	1a9b      	subs	r3, r3, r2
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	4413      	add	r3, r2
 8004356:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004358:	f7fd f84a 	bl	80013f0 <HAL_GetTick>
 800435c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800435e:	4b39      	ldr	r3, [pc, #228]	; (8004444 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	015b      	lsls	r3, r3, #5
 8004364:	0d1b      	lsrs	r3, r3, #20
 8004366:	69fa      	ldr	r2, [r7, #28]
 8004368:	fb02 f303 	mul.w	r3, r2, r3
 800436c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800436e:	e054      	b.n	800441a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004376:	d050      	beq.n	800441a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004378:	f7fd f83a 	bl	80013f0 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	69fa      	ldr	r2, [r7, #28]
 8004384:	429a      	cmp	r2, r3
 8004386:	d902      	bls.n	800438e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d13d      	bne.n	800440a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	685a      	ldr	r2, [r3, #4]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800439c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043a6:	d111      	bne.n	80043cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043b0:	d004      	beq.n	80043bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043ba:	d107      	bne.n	80043cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043d4:	d10f      	bne.n	80043f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2201      	movs	r2, #1
 80043fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e017      	b.n	800443a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004410:	2300      	movs	r3, #0
 8004412:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	3b01      	subs	r3, #1
 8004418:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	4013      	ands	r3, r2
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	429a      	cmp	r2, r3
 8004428:	bf0c      	ite	eq
 800442a:	2301      	moveq	r3, #1
 800442c:	2300      	movne	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	461a      	mov	r2, r3
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	429a      	cmp	r2, r3
 8004436:	d19b      	bne.n	8004370 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3720      	adds	r7, #32
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	2000001c 	.word	0x2000001c

08004448 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b086      	sub	sp, #24
 800444c:	af02      	add	r7, sp, #8
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800445c:	d111      	bne.n	8004482 <SPI_EndRxTransaction+0x3a>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004466:	d004      	beq.n	8004472 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004470:	d107      	bne.n	8004482 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004480:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800448a:	d117      	bne.n	80044bc <SPI_EndRxTransaction+0x74>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004494:	d112      	bne.n	80044bc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	2200      	movs	r2, #0
 800449e:	2101      	movs	r1, #1
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f7ff ff49 	bl	8004338 <SPI_WaitFlagStateUntilTimeout>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d01a      	beq.n	80044e2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b0:	f043 0220 	orr.w	r2, r3, #32
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e013      	b.n	80044e4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	9300      	str	r3, [sp, #0]
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2200      	movs	r2, #0
 80044c4:	2180      	movs	r1, #128	; 0x80
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f7ff ff36 	bl	8004338 <SPI_WaitFlagStateUntilTimeout>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d007      	beq.n	80044e2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d6:	f043 0220 	orr.w	r2, r3, #32
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e000      	b.n	80044e4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b086      	sub	sp, #24
 80044f0:	af02      	add	r7, sp, #8
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2200      	movs	r2, #0
 8004500:	2180      	movs	r1, #128	; 0x80
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f7ff ff18 	bl	8004338 <SPI_WaitFlagStateUntilTimeout>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d007      	beq.n	800451e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004512:	f043 0220 	orr.w	r2, r3, #32
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e000      	b.n	8004520 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}

08004528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e041      	b.n	80045be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d106      	bne.n	8004554 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f7fc fe38 	bl	80011c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2202      	movs	r2, #2
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	3304      	adds	r3, #4
 8004564:	4619      	mov	r1, r3
 8004566:	4610      	mov	r0, r2
 8004568:	f000 faf4 	bl	8004b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3708      	adds	r7, #8
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
	...

080045c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d001      	beq.n	80045e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e032      	b.n	8004646 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2202      	movs	r2, #2
 80045e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a18      	ldr	r2, [pc, #96]	; (8004650 <HAL_TIM_Base_Start+0x88>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d00e      	beq.n	8004610 <HAL_TIM_Base_Start+0x48>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045fa:	d009      	beq.n	8004610 <HAL_TIM_Base_Start+0x48>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a14      	ldr	r2, [pc, #80]	; (8004654 <HAL_TIM_Base_Start+0x8c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d004      	beq.n	8004610 <HAL_TIM_Base_Start+0x48>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a13      	ldr	r2, [pc, #76]	; (8004658 <HAL_TIM_Base_Start+0x90>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d111      	bne.n	8004634 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b06      	cmp	r3, #6
 8004620:	d010      	beq.n	8004644 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f042 0201 	orr.w	r2, r2, #1
 8004630:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004632:	e007      	b.n	8004644 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f042 0201 	orr.w	r2, r2, #1
 8004642:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3714      	adds	r7, #20
 800464a:	46bd      	mov	sp, r7
 800464c:	bc80      	pop	{r7}
 800464e:	4770      	bx	lr
 8004650:	40012c00 	.word	0x40012c00
 8004654:	40000400 	.word	0x40000400
 8004658:	40000800 	.word	0x40000800

0800465c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e041      	b.n	80046f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 f839 	bl	80046fa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3304      	adds	r3, #4
 8004698:	4619      	mov	r1, r3
 800469a:	4610      	mov	r0, r2
 800469c:	f000 fa5a 	bl	8004b54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004702:	bf00      	nop
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr

0800470c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d109      	bne.n	8004730 <HAL_TIM_PWM_Start+0x24>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b01      	cmp	r3, #1
 8004726:	bf14      	ite	ne
 8004728:	2301      	movne	r3, #1
 800472a:	2300      	moveq	r3, #0
 800472c:	b2db      	uxtb	r3, r3
 800472e:	e022      	b.n	8004776 <HAL_TIM_PWM_Start+0x6a>
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	2b04      	cmp	r3, #4
 8004734:	d109      	bne.n	800474a <HAL_TIM_PWM_Start+0x3e>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b01      	cmp	r3, #1
 8004740:	bf14      	ite	ne
 8004742:	2301      	movne	r3, #1
 8004744:	2300      	moveq	r3, #0
 8004746:	b2db      	uxtb	r3, r3
 8004748:	e015      	b.n	8004776 <HAL_TIM_PWM_Start+0x6a>
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b08      	cmp	r3, #8
 800474e:	d109      	bne.n	8004764 <HAL_TIM_PWM_Start+0x58>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b01      	cmp	r3, #1
 800475a:	bf14      	ite	ne
 800475c:	2301      	movne	r3, #1
 800475e:	2300      	moveq	r3, #0
 8004760:	b2db      	uxtb	r3, r3
 8004762:	e008      	b.n	8004776 <HAL_TIM_PWM_Start+0x6a>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	bf14      	ite	ne
 8004770:	2301      	movne	r3, #1
 8004772:	2300      	moveq	r3, #0
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e05e      	b.n	800483c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d104      	bne.n	800478e <HAL_TIM_PWM_Start+0x82>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2202      	movs	r2, #2
 8004788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800478c:	e013      	b.n	80047b6 <HAL_TIM_PWM_Start+0xaa>
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b04      	cmp	r3, #4
 8004792:	d104      	bne.n	800479e <HAL_TIM_PWM_Start+0x92>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800479c:	e00b      	b.n	80047b6 <HAL_TIM_PWM_Start+0xaa>
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	2b08      	cmp	r3, #8
 80047a2:	d104      	bne.n	80047ae <HAL_TIM_PWM_Start+0xa2>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2202      	movs	r2, #2
 80047a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047ac:	e003      	b.n	80047b6 <HAL_TIM_PWM_Start+0xaa>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2202      	movs	r2, #2
 80047b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2201      	movs	r2, #1
 80047bc:	6839      	ldr	r1, [r7, #0]
 80047be:	4618      	mov	r0, r3
 80047c0:	f000 fc48 	bl	8005054 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a1e      	ldr	r2, [pc, #120]	; (8004844 <HAL_TIM_PWM_Start+0x138>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d107      	bne.n	80047de <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a18      	ldr	r2, [pc, #96]	; (8004844 <HAL_TIM_PWM_Start+0x138>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00e      	beq.n	8004806 <HAL_TIM_PWM_Start+0xfa>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f0:	d009      	beq.n	8004806 <HAL_TIM_PWM_Start+0xfa>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a14      	ldr	r2, [pc, #80]	; (8004848 <HAL_TIM_PWM_Start+0x13c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d004      	beq.n	8004806 <HAL_TIM_PWM_Start+0xfa>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a12      	ldr	r2, [pc, #72]	; (800484c <HAL_TIM_PWM_Start+0x140>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d111      	bne.n	800482a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2b06      	cmp	r3, #6
 8004816:	d010      	beq.n	800483a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0201 	orr.w	r2, r2, #1
 8004826:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004828:	e007      	b.n	800483a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f042 0201 	orr.w	r2, r2, #1
 8004838:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3710      	adds	r7, #16
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	40012c00 	.word	0x40012c00
 8004848:	40000400 	.word	0x40000400
 800484c:	40000800 	.word	0x40000800

08004850 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004862:	2b01      	cmp	r3, #1
 8004864:	d101      	bne.n	800486a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004866:	2302      	movs	r3, #2
 8004868:	e0ac      	b.n	80049c4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2b0c      	cmp	r3, #12
 8004876:	f200 809f 	bhi.w	80049b8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800487a:	a201      	add	r2, pc, #4	; (adr r2, 8004880 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800487c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004880:	080048b5 	.word	0x080048b5
 8004884:	080049b9 	.word	0x080049b9
 8004888:	080049b9 	.word	0x080049b9
 800488c:	080049b9 	.word	0x080049b9
 8004890:	080048f5 	.word	0x080048f5
 8004894:	080049b9 	.word	0x080049b9
 8004898:	080049b9 	.word	0x080049b9
 800489c:	080049b9 	.word	0x080049b9
 80048a0:	08004937 	.word	0x08004937
 80048a4:	080049b9 	.word	0x080049b9
 80048a8:	080049b9 	.word	0x080049b9
 80048ac:	080049b9 	.word	0x080049b9
 80048b0:	08004977 	.word	0x08004977
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68b9      	ldr	r1, [r7, #8]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 f9ac 	bl	8004c18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	699a      	ldr	r2, [r3, #24]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0208 	orr.w	r2, r2, #8
 80048ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699a      	ldr	r2, [r3, #24]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f022 0204 	bic.w	r2, r2, #4
 80048de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6999      	ldr	r1, [r3, #24]
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	691a      	ldr	r2, [r3, #16]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	430a      	orrs	r2, r1
 80048f0:	619a      	str	r2, [r3, #24]
      break;
 80048f2:	e062      	b.n	80049ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68b9      	ldr	r1, [r7, #8]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 f9f2 	bl	8004ce4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	699a      	ldr	r2, [r3, #24]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800490e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800491e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6999      	ldr	r1, [r3, #24]
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	021a      	lsls	r2, r3, #8
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	619a      	str	r2, [r3, #24]
      break;
 8004934:	e041      	b.n	80049ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68b9      	ldr	r1, [r7, #8]
 800493c:	4618      	mov	r0, r3
 800493e:	f000 fa3b 	bl	8004db8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	69da      	ldr	r2, [r3, #28]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f042 0208 	orr.w	r2, r2, #8
 8004950:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	69da      	ldr	r2, [r3, #28]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0204 	bic.w	r2, r2, #4
 8004960:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	69d9      	ldr	r1, [r3, #28]
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	691a      	ldr	r2, [r3, #16]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	430a      	orrs	r2, r1
 8004972:	61da      	str	r2, [r3, #28]
      break;
 8004974:	e021      	b.n	80049ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68b9      	ldr	r1, [r7, #8]
 800497c:	4618      	mov	r0, r3
 800497e:	f000 fa85 	bl	8004e8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	69da      	ldr	r2, [r3, #28]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004990:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69da      	ldr	r2, [r3, #28]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	69d9      	ldr	r1, [r3, #28]
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	021a      	lsls	r2, r3, #8
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	61da      	str	r2, [r3, #28]
      break;
 80049b6:	e000      	b.n	80049ba <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80049b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d101      	bne.n	80049e4 <HAL_TIM_ConfigClockSource+0x18>
 80049e0:	2302      	movs	r3, #2
 80049e2:	e0b3      	b.n	8004b4c <HAL_TIM_ConfigClockSource+0x180>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a02:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a0a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a1c:	d03e      	beq.n	8004a9c <HAL_TIM_ConfigClockSource+0xd0>
 8004a1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a22:	f200 8087 	bhi.w	8004b34 <HAL_TIM_ConfigClockSource+0x168>
 8004a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a2a:	f000 8085 	beq.w	8004b38 <HAL_TIM_ConfigClockSource+0x16c>
 8004a2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a32:	d87f      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x168>
 8004a34:	2b70      	cmp	r3, #112	; 0x70
 8004a36:	d01a      	beq.n	8004a6e <HAL_TIM_ConfigClockSource+0xa2>
 8004a38:	2b70      	cmp	r3, #112	; 0x70
 8004a3a:	d87b      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x168>
 8004a3c:	2b60      	cmp	r3, #96	; 0x60
 8004a3e:	d050      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0x116>
 8004a40:	2b60      	cmp	r3, #96	; 0x60
 8004a42:	d877      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x168>
 8004a44:	2b50      	cmp	r3, #80	; 0x50
 8004a46:	d03c      	beq.n	8004ac2 <HAL_TIM_ConfigClockSource+0xf6>
 8004a48:	2b50      	cmp	r3, #80	; 0x50
 8004a4a:	d873      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x168>
 8004a4c:	2b40      	cmp	r3, #64	; 0x40
 8004a4e:	d058      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x136>
 8004a50:	2b40      	cmp	r3, #64	; 0x40
 8004a52:	d86f      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x168>
 8004a54:	2b30      	cmp	r3, #48	; 0x30
 8004a56:	d064      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x156>
 8004a58:	2b30      	cmp	r3, #48	; 0x30
 8004a5a:	d86b      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x168>
 8004a5c:	2b20      	cmp	r3, #32
 8004a5e:	d060      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x156>
 8004a60:	2b20      	cmp	r3, #32
 8004a62:	d867      	bhi.n	8004b34 <HAL_TIM_ConfigClockSource+0x168>
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d05c      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x156>
 8004a68:	2b10      	cmp	r3, #16
 8004a6a:	d05a      	beq.n	8004b22 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004a6c:	e062      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6818      	ldr	r0, [r3, #0]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	6899      	ldr	r1, [r3, #8]
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	685a      	ldr	r2, [r3, #4]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f000 faca 	bl	8005016 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a90:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	609a      	str	r2, [r3, #8]
      break;
 8004a9a:	e04e      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6818      	ldr	r0, [r3, #0]
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	6899      	ldr	r1, [r3, #8]
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	f000 fab3 	bl	8005016 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689a      	ldr	r2, [r3, #8]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004abe:	609a      	str	r2, [r3, #8]
      break;
 8004ac0:	e03b      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6859      	ldr	r1, [r3, #4]
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68db      	ldr	r3, [r3, #12]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f000 fa2a 	bl	8004f28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2150      	movs	r1, #80	; 0x50
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 fa81 	bl	8004fe2 <TIM_ITRx_SetConfig>
      break;
 8004ae0:	e02b      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	6859      	ldr	r1, [r3, #4]
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	461a      	mov	r2, r3
 8004af0:	f000 fa48 	bl	8004f84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2160      	movs	r1, #96	; 0x60
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fa71 	bl	8004fe2 <TIM_ITRx_SetConfig>
      break;
 8004b00:	e01b      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6818      	ldr	r0, [r3, #0]
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	6859      	ldr	r1, [r3, #4]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	f000 fa0a 	bl	8004f28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2140      	movs	r1, #64	; 0x40
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fa61 	bl	8004fe2 <TIM_ITRx_SetConfig>
      break;
 8004b20:	e00b      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	f000 fa58 	bl	8004fe2 <TIM_ITRx_SetConfig>
        break;
 8004b32:	e002      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004b34:	bf00      	nop
 8004b36:	e000      	b.n	8004b3a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004b38:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a29      	ldr	r2, [pc, #164]	; (8004c0c <TIM_Base_SetConfig+0xb8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d00b      	beq.n	8004b84 <TIM_Base_SetConfig+0x30>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b72:	d007      	beq.n	8004b84 <TIM_Base_SetConfig+0x30>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a26      	ldr	r2, [pc, #152]	; (8004c10 <TIM_Base_SetConfig+0xbc>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d003      	beq.n	8004b84 <TIM_Base_SetConfig+0x30>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a25      	ldr	r2, [pc, #148]	; (8004c14 <TIM_Base_SetConfig+0xc0>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d108      	bne.n	8004b96 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a1c      	ldr	r2, [pc, #112]	; (8004c0c <TIM_Base_SetConfig+0xb8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d00b      	beq.n	8004bb6 <TIM_Base_SetConfig+0x62>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ba4:	d007      	beq.n	8004bb6 <TIM_Base_SetConfig+0x62>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a19      	ldr	r2, [pc, #100]	; (8004c10 <TIM_Base_SetConfig+0xbc>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d003      	beq.n	8004bb6 <TIM_Base_SetConfig+0x62>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a18      	ldr	r2, [pc, #96]	; (8004c14 <TIM_Base_SetConfig+0xc0>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d108      	bne.n	8004bc8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	689a      	ldr	r2, [r3, #8]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a07      	ldr	r2, [pc, #28]	; (8004c0c <TIM_Base_SetConfig+0xb8>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d103      	bne.n	8004bfc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	691a      	ldr	r2, [r3, #16]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	615a      	str	r2, [r3, #20]
}
 8004c02:	bf00      	nop
 8004c04:	3714      	adds	r7, #20
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bc80      	pop	{r7}
 8004c0a:	4770      	bx	lr
 8004c0c:	40012c00 	.word	0x40012c00
 8004c10:	40000400 	.word	0x40000400
 8004c14:	40000800 	.word	0x40000800

08004c18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b087      	sub	sp, #28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	f023 0201 	bic.w	r2, r3, #1
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	699b      	ldr	r3, [r3, #24]
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f023 0303 	bic.w	r3, r3, #3
 8004c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	f023 0302 	bic.w	r3, r3, #2
 8004c60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	697a      	ldr	r2, [r7, #20]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a1c      	ldr	r2, [pc, #112]	; (8004ce0 <TIM_OC1_SetConfig+0xc8>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d10c      	bne.n	8004c8e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	f023 0308 	bic.w	r3, r3, #8
 8004c7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	f023 0304 	bic.w	r3, r3, #4
 8004c8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a13      	ldr	r2, [pc, #76]	; (8004ce0 <TIM_OC1_SetConfig+0xc8>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d111      	bne.n	8004cba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ca4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	697a      	ldr	r2, [r7, #20]
 8004cd2:	621a      	str	r2, [r3, #32]
}
 8004cd4:	bf00      	nop
 8004cd6:	371c      	adds	r7, #28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	40012c00 	.word	0x40012c00

08004ce4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b087      	sub	sp, #28
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	f023 0210 	bic.w	r2, r3, #16
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	021b      	lsls	r3, r3, #8
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	f023 0320 	bic.w	r3, r3, #32
 8004d2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a1d      	ldr	r2, [pc, #116]	; (8004db4 <TIM_OC2_SetConfig+0xd0>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d10d      	bne.n	8004d60 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a14      	ldr	r2, [pc, #80]	; (8004db4 <TIM_OC2_SetConfig+0xd0>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d113      	bne.n	8004d90 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	621a      	str	r2, [r3, #32]
}
 8004daa:	bf00      	nop
 8004dac:	371c      	adds	r7, #28
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bc80      	pop	{r7}
 8004db2:	4770      	bx	lr
 8004db4:	40012c00 	.word	0x40012c00

08004db8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b087      	sub	sp, #28
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a1b      	ldr	r3, [r3, #32]
 8004dc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f023 0303 	bic.w	r3, r3, #3
 8004dee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	021b      	lsls	r3, r3, #8
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a1d      	ldr	r2, [pc, #116]	; (8004e88 <TIM_OC3_SetConfig+0xd0>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d10d      	bne.n	8004e32 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	021b      	lsls	r3, r3, #8
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a14      	ldr	r2, [pc, #80]	; (8004e88 <TIM_OC3_SetConfig+0xd0>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d113      	bne.n	8004e62 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	011b      	lsls	r3, r3, #4
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	685a      	ldr	r2, [r3, #4]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	621a      	str	r2, [r3, #32]
}
 8004e7c:	bf00      	nop
 8004e7e:	371c      	adds	r7, #28
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bc80      	pop	{r7}
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	40012c00 	.word	0x40012c00

08004e8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b087      	sub	sp, #28
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a1b      	ldr	r3, [r3, #32]
 8004e9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
 8004ea6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	69db      	ldr	r3, [r3, #28]
 8004eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ec2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	021b      	lsls	r3, r3, #8
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ed6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	031b      	lsls	r3, r3, #12
 8004ede:	693a      	ldr	r2, [r7, #16]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a0f      	ldr	r2, [pc, #60]	; (8004f24 <TIM_OC4_SetConfig+0x98>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d109      	bne.n	8004f00 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ef2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	019b      	lsls	r3, r3, #6
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	693a      	ldr	r2, [r7, #16]
 8004f18:	621a      	str	r2, [r3, #32]
}
 8004f1a:	bf00      	nop
 8004f1c:	371c      	adds	r7, #28
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bc80      	pop	{r7}
 8004f22:	4770      	bx	lr
 8004f24:	40012c00 	.word	0x40012c00

08004f28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	f023 0201 	bic.w	r2, r3, #1
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	011b      	lsls	r3, r3, #4
 8004f58:	693a      	ldr	r2, [r7, #16]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	f023 030a 	bic.w	r3, r3, #10
 8004f64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	693a      	ldr	r2, [r7, #16]
 8004f72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	697a      	ldr	r2, [r7, #20]
 8004f78:	621a      	str	r2, [r3, #32]
}
 8004f7a:	bf00      	nop
 8004f7c:	371c      	adds	r7, #28
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bc80      	pop	{r7}
 8004f82:	4770      	bx	lr

08004f84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b087      	sub	sp, #28
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6a1b      	ldr	r3, [r3, #32]
 8004f94:	f023 0210 	bic.w	r2, r3, #16
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6a1b      	ldr	r3, [r3, #32]
 8004fa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004fae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	031b      	lsls	r3, r3, #12
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004fc0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	621a      	str	r2, [r3, #32]
}
 8004fd8:	bf00      	nop
 8004fda:	371c      	adds	r7, #28
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bc80      	pop	{r7}
 8004fe0:	4770      	bx	lr

08004fe2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b085      	sub	sp, #20
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
 8004fea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ff8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	f043 0307 	orr.w	r3, r3, #7
 8005004:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	609a      	str	r2, [r3, #8]
}
 800500c:	bf00      	nop
 800500e:	3714      	adds	r7, #20
 8005010:	46bd      	mov	sp, r7
 8005012:	bc80      	pop	{r7}
 8005014:	4770      	bx	lr

08005016 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005016:	b480      	push	{r7}
 8005018:	b087      	sub	sp, #28
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	607a      	str	r2, [r7, #4]
 8005022:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005030:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	021a      	lsls	r2, r3, #8
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	431a      	orrs	r2, r3
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	4313      	orrs	r3, r2
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	4313      	orrs	r3, r2
 8005042:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	697a      	ldr	r2, [r7, #20]
 8005048:	609a      	str	r2, [r3, #8]
}
 800504a:	bf00      	nop
 800504c:	371c      	adds	r7, #28
 800504e:	46bd      	mov	sp, r7
 8005050:	bc80      	pop	{r7}
 8005052:	4770      	bx	lr

08005054 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005054:	b480      	push	{r7}
 8005056:	b087      	sub	sp, #28
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	f003 031f 	and.w	r3, r3, #31
 8005066:	2201      	movs	r2, #1
 8005068:	fa02 f303 	lsl.w	r3, r2, r3
 800506c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a1a      	ldr	r2, [r3, #32]
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	43db      	mvns	r3, r3
 8005076:	401a      	ands	r2, r3
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6a1a      	ldr	r2, [r3, #32]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	f003 031f 	and.w	r3, r3, #31
 8005086:	6879      	ldr	r1, [r7, #4]
 8005088:	fa01 f303 	lsl.w	r3, r1, r3
 800508c:	431a      	orrs	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	621a      	str	r2, [r3, #32]
}
 8005092:	bf00      	nop
 8005094:	371c      	adds	r7, #28
 8005096:	46bd      	mov	sp, r7
 8005098:	bc80      	pop	{r7}
 800509a:	4770      	bx	lr

0800509c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d101      	bne.n	80050b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050b0:	2302      	movs	r3, #2
 80050b2:	e046      	b.n	8005142 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2202      	movs	r2, #2
 80050c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a16      	ldr	r2, [pc, #88]	; (800514c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d00e      	beq.n	8005116 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005100:	d009      	beq.n	8005116 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a12      	ldr	r2, [pc, #72]	; (8005150 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d004      	beq.n	8005116 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a10      	ldr	r2, [pc, #64]	; (8005154 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d10c      	bne.n	8005130 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800511c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	68ba      	ldr	r2, [r7, #8]
 8005124:	4313      	orrs	r3, r2
 8005126:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3714      	adds	r7, #20
 8005146:	46bd      	mov	sp, r7
 8005148:	bc80      	pop	{r7}
 800514a:	4770      	bx	lr
 800514c:	40012c00 	.word	0x40012c00
 8005150:	40000400 	.word	0x40000400
 8005154:	40000800 	.word	0x40000800

08005158 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005158:	b084      	sub	sp, #16
 800515a:	b480      	push	{r7}
 800515c:	b083      	sub	sp, #12
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
 8005162:	f107 0014 	add.w	r0, r7, #20
 8005166:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	bc80      	pop	{r7}
 8005174:	b004      	add	sp, #16
 8005176:	4770      	bx	lr

08005178 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005188:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800518c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	b29a      	uxth	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3714      	adds	r7, #20
 800519e:	46bd      	mov	sp, r7
 80051a0:	bc80      	pop	{r7}
 80051a2:	4770      	bx	lr

080051a4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80051ac:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80051b0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	b29b      	uxth	r3, r3
 80051be:	43db      	mvns	r3, r3
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	4013      	ands	r3, r2
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3714      	adds	r7, #20
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bc80      	pop	{r7}
 80051d6:	4770      	bx	lr

080051d8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	460b      	mov	r3, r1
 80051e2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bc80      	pop	{r7}
 80051ee:	4770      	bx	lr

080051f0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80051f0:	b084      	sub	sp, #16
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
 80051fa:	f107 0014 	add.w	r0, r7, #20
 80051fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	bc80      	pop	{r7}
 800522c:	b004      	add	sp, #16
 800522e:	4770      	bx	lr

08005230 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005230:	b480      	push	{r7}
 8005232:	b09b      	sub	sp, #108	; 0x6c
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800523a:	2300      	movs	r3, #0
 800523c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	881b      	ldrh	r3, [r3, #0]
 800524c:	b29b      	uxth	r3, r3
 800524e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005256:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	78db      	ldrb	r3, [r3, #3]
 800525e:	2b03      	cmp	r3, #3
 8005260:	d81f      	bhi.n	80052a2 <USB_ActivateEndpoint+0x72>
 8005262:	a201      	add	r2, pc, #4	; (adr r2, 8005268 <USB_ActivateEndpoint+0x38>)
 8005264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005268:	08005279 	.word	0x08005279
 800526c:	08005295 	.word	0x08005295
 8005270:	080052ab 	.word	0x080052ab
 8005274:	08005287 	.word	0x08005287
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005278:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800527c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005280:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005284:	e012      	b.n	80052ac <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8005286:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800528a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800528e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8005292:	e00b      	b.n	80052ac <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8005294:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8005298:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800529c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80052a0:	e004      	b.n	80052ac <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 80052a8:	e000      	b.n	80052ac <USB_ActivateEndpoint+0x7c>
      break;
 80052aa:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	441a      	add	r2, r3
 80052b6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80052ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	4413      	add	r3, r2
 80052d8:	881b      	ldrh	r3, [r3, #0]
 80052da:	b29b      	uxth	r3, r3
 80052dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	4313      	orrs	r3, r2
 80052ee:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	441a      	add	r2, r3
 80052fc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8005300:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005304:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800530c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005310:	b29b      	uxth	r3, r3
 8005312:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	7b1b      	ldrb	r3, [r3, #12]
 8005318:	2b00      	cmp	r3, #0
 800531a:	f040 8149 	bne.w	80055b0 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	785b      	ldrb	r3, [r3, #1]
 8005322:	2b00      	cmp	r3, #0
 8005324:	f000 8084 	beq.w	8005430 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	617b      	str	r3, [r7, #20]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005332:	b29b      	uxth	r3, r3
 8005334:	461a      	mov	r2, r3
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	4413      	add	r3, r2
 800533a:	617b      	str	r3, [r7, #20]
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	781b      	ldrb	r3, [r3, #0]
 8005340:	011a      	lsls	r2, r3, #4
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	4413      	add	r3, r2
 8005346:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800534a:	613b      	str	r3, [r7, #16]
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	88db      	ldrh	r3, [r3, #6]
 8005350:	085b      	lsrs	r3, r3, #1
 8005352:	b29b      	uxth	r3, r3
 8005354:	005b      	lsls	r3, r3, #1
 8005356:	b29a      	uxth	r2, r3
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	4413      	add	r3, r2
 8005366:	881b      	ldrh	r3, [r3, #0]
 8005368:	81fb      	strh	r3, [r7, #14]
 800536a:	89fb      	ldrh	r3, [r7, #14]
 800536c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005370:	2b00      	cmp	r3, #0
 8005372:	d01b      	beq.n	80053ac <USB_ActivateEndpoint+0x17c>
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	781b      	ldrb	r3, [r3, #0]
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	881b      	ldrh	r3, [r3, #0]
 8005380:	b29b      	uxth	r3, r3
 8005382:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800538a:	81bb      	strh	r3, [r7, #12]
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	441a      	add	r2, r3
 8005396:	89bb      	ldrh	r3, [r7, #12]
 8005398:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800539c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	78db      	ldrb	r3, [r3, #3]
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d020      	beq.n	80053f6 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	881b      	ldrh	r3, [r3, #0]
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053ca:	813b      	strh	r3, [r7, #8]
 80053cc:	893b      	ldrh	r3, [r7, #8]
 80053ce:	f083 0320 	eor.w	r3, r3, #32
 80053d2:	813b      	strh	r3, [r7, #8]
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	441a      	add	r2, r3
 80053de:	893b      	ldrh	r3, [r7, #8]
 80053e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	8013      	strh	r3, [r2, #0]
 80053f4:	e27f      	b.n	80058f6 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	781b      	ldrb	r3, [r3, #0]
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	881b      	ldrh	r3, [r3, #0]
 8005402:	b29b      	uxth	r3, r3
 8005404:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005408:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800540c:	817b      	strh	r3, [r7, #10]
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	441a      	add	r2, r3
 8005418:	897b      	ldrh	r3, [r7, #10]
 800541a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800541e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005422:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005426:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800542a:	b29b      	uxth	r3, r3
 800542c:	8013      	strh	r3, [r2, #0]
 800542e:	e262      	b.n	80058f6 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800543a:	b29b      	uxth	r3, r3
 800543c:	461a      	mov	r2, r3
 800543e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005440:	4413      	add	r3, r2
 8005442:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	011a      	lsls	r2, r3, #4
 800544a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800544c:	4413      	add	r3, r2
 800544e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005452:	62bb      	str	r3, [r7, #40]	; 0x28
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	88db      	ldrh	r3, [r3, #6]
 8005458:	085b      	lsrs	r3, r3, #1
 800545a:	b29b      	uxth	r3, r3
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	b29a      	uxth	r2, r3
 8005460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005462:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800546e:	b29b      	uxth	r3, r3
 8005470:	461a      	mov	r2, r3
 8005472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005474:	4413      	add	r3, r2
 8005476:	627b      	str	r3, [r7, #36]	; 0x24
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	011a      	lsls	r2, r3, #4
 800547e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005480:	4413      	add	r3, r2
 8005482:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005486:	623b      	str	r3, [r7, #32]
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	691b      	ldr	r3, [r3, #16]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d112      	bne.n	80054b6 <USB_ActivateEndpoint+0x286>
 8005490:	6a3b      	ldr	r3, [r7, #32]
 8005492:	881b      	ldrh	r3, [r3, #0]
 8005494:	b29b      	uxth	r3, r3
 8005496:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800549a:	b29a      	uxth	r2, r3
 800549c:	6a3b      	ldr	r3, [r7, #32]
 800549e:	801a      	strh	r2, [r3, #0]
 80054a0:	6a3b      	ldr	r3, [r7, #32]
 80054a2:	881b      	ldrh	r3, [r3, #0]
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80054aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	801a      	strh	r2, [r3, #0]
 80054b4:	e02f      	b.n	8005516 <USB_ActivateEndpoint+0x2e6>
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	2b3e      	cmp	r3, #62	; 0x3e
 80054bc:	d813      	bhi.n	80054e6 <USB_ActivateEndpoint+0x2b6>
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	085b      	lsrs	r3, r3, #1
 80054c4:	663b      	str	r3, [r7, #96]	; 0x60
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d002      	beq.n	80054d8 <USB_ActivateEndpoint+0x2a8>
 80054d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054d4:	3301      	adds	r3, #1
 80054d6:	663b      	str	r3, [r7, #96]	; 0x60
 80054d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054da:	b29b      	uxth	r3, r3
 80054dc:	029b      	lsls	r3, r3, #10
 80054de:	b29a      	uxth	r2, r3
 80054e0:	6a3b      	ldr	r3, [r7, #32]
 80054e2:	801a      	strh	r2, [r3, #0]
 80054e4:	e017      	b.n	8005516 <USB_ActivateEndpoint+0x2e6>
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	095b      	lsrs	r3, r3, #5
 80054ec:	663b      	str	r3, [r7, #96]	; 0x60
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	f003 031f 	and.w	r3, r3, #31
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d102      	bne.n	8005500 <USB_ActivateEndpoint+0x2d0>
 80054fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054fc:	3b01      	subs	r3, #1
 80054fe:	663b      	str	r3, [r7, #96]	; 0x60
 8005500:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005502:	b29b      	uxth	r3, r3
 8005504:	029b      	lsls	r3, r3, #10
 8005506:	b29b      	uxth	r3, r3
 8005508:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800550c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005510:	b29a      	uxth	r2, r3
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4413      	add	r3, r2
 8005520:	881b      	ldrh	r3, [r3, #0]
 8005522:	83fb      	strh	r3, [r7, #30]
 8005524:	8bfb      	ldrh	r3, [r7, #30]
 8005526:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d01b      	beq.n	8005566 <USB_ActivateEndpoint+0x336>
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	4413      	add	r3, r2
 8005538:	881b      	ldrh	r3, [r3, #0]
 800553a:	b29b      	uxth	r3, r3
 800553c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005544:	83bb      	strh	r3, [r7, #28]
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	441a      	add	r2, r3
 8005550:	8bbb      	ldrh	r3, [r7, #28]
 8005552:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005556:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800555a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800555e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005562:	b29b      	uxth	r3, r3
 8005564:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	4413      	add	r3, r2
 8005570:	881b      	ldrh	r3, [r3, #0]
 8005572:	b29b      	uxth	r3, r3
 8005574:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005578:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800557c:	837b      	strh	r3, [r7, #26]
 800557e:	8b7b      	ldrh	r3, [r7, #26]
 8005580:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005584:	837b      	strh	r3, [r7, #26]
 8005586:	8b7b      	ldrh	r3, [r7, #26]
 8005588:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800558c:	837b      	strh	r3, [r7, #26]
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	441a      	add	r2, r3
 8005598:	8b7b      	ldrh	r3, [r7, #26]
 800559a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800559e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	8013      	strh	r3, [r2, #0]
 80055ae:	e1a2      	b.n	80058f6 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	4413      	add	r3, r2
 80055ba:	881b      	ldrh	r3, [r3, #0]
 80055bc:	b29b      	uxth	r3, r3
 80055be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055c6:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	441a      	add	r2, r3
 80055d4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80055d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055e0:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80055e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	65bb      	str	r3, [r7, #88]	; 0x58
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055f6:	b29b      	uxth	r3, r3
 80055f8:	461a      	mov	r2, r3
 80055fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80055fc:	4413      	add	r3, r2
 80055fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	781b      	ldrb	r3, [r3, #0]
 8005604:	011a      	lsls	r2, r3, #4
 8005606:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005608:	4413      	add	r3, r2
 800560a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800560e:	657b      	str	r3, [r7, #84]	; 0x54
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	891b      	ldrh	r3, [r3, #8]
 8005614:	085b      	lsrs	r3, r3, #1
 8005616:	b29b      	uxth	r3, r3
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	b29a      	uxth	r2, r3
 800561c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800561e:	801a      	strh	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	653b      	str	r3, [r7, #80]	; 0x50
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800562a:	b29b      	uxth	r3, r3
 800562c:	461a      	mov	r2, r3
 800562e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005630:	4413      	add	r3, r2
 8005632:	653b      	str	r3, [r7, #80]	; 0x50
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	011a      	lsls	r2, r3, #4
 800563a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800563c:	4413      	add	r3, r2
 800563e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8005642:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	895b      	ldrh	r3, [r3, #10]
 8005648:	085b      	lsrs	r3, r3, #1
 800564a:	b29b      	uxth	r3, r3
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	b29a      	uxth	r2, r3
 8005650:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005652:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	785b      	ldrb	r3, [r3, #1]
 8005658:	2b00      	cmp	r3, #0
 800565a:	f040 8091 	bne.w	8005780 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	4413      	add	r3, r2
 8005668:	881b      	ldrh	r3, [r3, #0]
 800566a:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800566c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800566e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d01b      	beq.n	80056ae <USB_ActivateEndpoint+0x47e>
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	4413      	add	r3, r2
 8005680:	881b      	ldrh	r3, [r3, #0]
 8005682:	b29b      	uxth	r3, r3
 8005684:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005688:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800568c:	877b      	strh	r3, [r7, #58]	; 0x3a
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	441a      	add	r2, r3
 8005698:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800569a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800569e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80056a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80056ae:	687a      	ldr	r2, [r7, #4]
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	781b      	ldrb	r3, [r3, #0]
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4413      	add	r3, r2
 80056b8:	881b      	ldrh	r3, [r3, #0]
 80056ba:	873b      	strh	r3, [r7, #56]	; 0x38
 80056bc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80056be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d01b      	beq.n	80056fe <USB_ActivateEndpoint+0x4ce>
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	781b      	ldrb	r3, [r3, #0]
 80056cc:	009b      	lsls	r3, r3, #2
 80056ce:	4413      	add	r3, r2
 80056d0:	881b      	ldrh	r3, [r3, #0]
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056dc:	86fb      	strh	r3, [r7, #54]	; 0x36
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	781b      	ldrb	r3, [r3, #0]
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	441a      	add	r2, r3
 80056e8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80056ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056f6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	781b      	ldrb	r3, [r3, #0]
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	4413      	add	r3, r2
 8005708:	881b      	ldrh	r3, [r3, #0]
 800570a:	b29b      	uxth	r3, r3
 800570c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005710:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005714:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005716:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005718:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800571c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800571e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005720:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005724:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	781b      	ldrb	r3, [r3, #0]
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	441a      	add	r2, r3
 8005730:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005732:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005736:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800573a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800573e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005742:	b29b      	uxth	r3, r3
 8005744:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	881b      	ldrh	r3, [r3, #0]
 8005752:	b29b      	uxth	r3, r3
 8005754:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005758:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800575c:	867b      	strh	r3, [r7, #50]	; 0x32
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	441a      	add	r2, r3
 8005768:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800576a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800576e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005772:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005776:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800577a:	b29b      	uxth	r3, r3
 800577c:	8013      	strh	r3, [r2, #0]
 800577e:	e0ba      	b.n	80058f6 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4413      	add	r3, r2
 800578a:	881b      	ldrh	r3, [r3, #0]
 800578c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005790:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005794:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d01d      	beq.n	80057d8 <USB_ActivateEndpoint+0x5a8>
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	4413      	add	r3, r2
 80057a6:	881b      	ldrh	r3, [r3, #0]
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057b2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	441a      	add	r2, r3
 80057c0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80057c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80057d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	881b      	ldrh	r3, [r3, #0]
 80057e4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80057e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80057ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d01d      	beq.n	8005830 <USB_ActivateEndpoint+0x600>
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4413      	add	r3, r2
 80057fe:	881b      	ldrh	r3, [r3, #0]
 8005800:	b29b      	uxth	r3, r3
 8005802:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005806:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800580a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	441a      	add	r2, r3
 8005818:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800581c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005820:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005824:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005828:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800582c:	b29b      	uxth	r3, r3
 800582e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	78db      	ldrb	r3, [r3, #3]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d024      	beq.n	8005882 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	009b      	lsls	r3, r3, #2
 8005840:	4413      	add	r3, r2
 8005842:	881b      	ldrh	r3, [r3, #0]
 8005844:	b29b      	uxth	r3, r3
 8005846:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800584a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800584e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005852:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005856:	f083 0320 	eor.w	r3, r3, #32
 800585a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	009b      	lsls	r3, r3, #2
 8005866:	441a      	add	r2, r3
 8005868:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800586c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005870:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005874:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800587c:	b29b      	uxth	r3, r3
 800587e:	8013      	strh	r3, [r2, #0]
 8005880:	e01d      	b.n	80058be <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	881b      	ldrh	r3, [r3, #0]
 800588e:	b29b      	uxth	r3, r3
 8005890:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005894:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005898:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	441a      	add	r2, r3
 80058a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80058aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4413      	add	r3, r2
 80058c8:	881b      	ldrh	r3, [r3, #0]
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80058d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	441a      	add	r2, r3
 80058e0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80058e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80058f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	376c      	adds	r7, #108	; 0x6c
 80058fe:	46bd      	mov	sp, r7
 8005900:	bc80      	pop	{r7}
 8005902:	4770      	bx	lr

08005904 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005904:	b480      	push	{r7}
 8005906:	b08d      	sub	sp, #52	; 0x34
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	7b1b      	ldrb	r3, [r3, #12]
 8005912:	2b00      	cmp	r3, #0
 8005914:	f040 808e 	bne.w	8005a34 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	785b      	ldrb	r3, [r3, #1]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d044      	beq.n	80059aa <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	881b      	ldrh	r3, [r3, #0]
 800592c:	81bb      	strh	r3, [r7, #12]
 800592e:	89bb      	ldrh	r3, [r7, #12]
 8005930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005934:	2b00      	cmp	r3, #0
 8005936:	d01b      	beq.n	8005970 <USB_DeactivateEndpoint+0x6c>
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	4413      	add	r3, r2
 8005942:	881b      	ldrh	r3, [r3, #0]
 8005944:	b29b      	uxth	r3, r3
 8005946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800594a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800594e:	817b      	strh	r3, [r7, #10]
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	441a      	add	r2, r3
 800595a:	897b      	ldrh	r3, [r7, #10]
 800595c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005960:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005964:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005968:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800596c:	b29b      	uxth	r3, r3
 800596e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	4413      	add	r3, r2
 800597a:	881b      	ldrh	r3, [r3, #0]
 800597c:	b29b      	uxth	r3, r3
 800597e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005982:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005986:	813b      	strh	r3, [r7, #8]
 8005988:	687a      	ldr	r2, [r7, #4]
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	781b      	ldrb	r3, [r3, #0]
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	441a      	add	r2, r3
 8005992:	893b      	ldrh	r3, [r7, #8]
 8005994:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005998:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800599c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	8013      	strh	r3, [r2, #0]
 80059a8:	e192      	b.n	8005cd0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	4413      	add	r3, r2
 80059b4:	881b      	ldrh	r3, [r3, #0]
 80059b6:	827b      	strh	r3, [r7, #18]
 80059b8:	8a7b      	ldrh	r3, [r7, #18]
 80059ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d01b      	beq.n	80059fa <USB_DeactivateEndpoint+0xf6>
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	4413      	add	r3, r2
 80059cc:	881b      	ldrh	r3, [r3, #0]
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d8:	823b      	strh	r3, [r7, #16]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	441a      	add	r2, r3
 80059e4:	8a3b      	ldrh	r3, [r7, #16]
 80059e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80059f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	881b      	ldrh	r3, [r3, #0]
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a10:	81fb      	strh	r3, [r7, #14]
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	441a      	add	r2, r3
 8005a1c:	89fb      	ldrh	r3, [r7, #14]
 8005a1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	8013      	strh	r3, [r2, #0]
 8005a32:	e14d      	b.n	8005cd0 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	785b      	ldrb	r3, [r3, #1]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f040 80a5 	bne.w	8005b88 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	4413      	add	r3, r2
 8005a48:	881b      	ldrh	r3, [r3, #0]
 8005a4a:	843b      	strh	r3, [r7, #32]
 8005a4c:	8c3b      	ldrh	r3, [r7, #32]
 8005a4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d01b      	beq.n	8005a8e <USB_DeactivateEndpoint+0x18a>
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	009b      	lsls	r3, r3, #2
 8005a5e:	4413      	add	r3, r2
 8005a60:	881b      	ldrh	r3, [r3, #0]
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a6c:	83fb      	strh	r3, [r7, #30]
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	441a      	add	r2, r3
 8005a78:	8bfb      	ldrh	r3, [r7, #30]
 8005a7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a82:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	4413      	add	r3, r2
 8005a98:	881b      	ldrh	r3, [r3, #0]
 8005a9a:	83bb      	strh	r3, [r7, #28]
 8005a9c:	8bbb      	ldrh	r3, [r7, #28]
 8005a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d01b      	beq.n	8005ade <USB_DeactivateEndpoint+0x1da>
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	4413      	add	r3, r2
 8005ab0:	881b      	ldrh	r3, [r3, #0]
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ab8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005abc:	837b      	strh	r3, [r7, #26]
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	441a      	add	r2, r3
 8005ac8:	8b7b      	ldrh	r3, [r7, #26]
 8005aca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ace:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ad2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ad6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4413      	add	r3, r2
 8005ae8:	881b      	ldrh	r3, [r3, #0]
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005af4:	833b      	strh	r3, [r7, #24]
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	441a      	add	r2, r3
 8005b00:	8b3b      	ldrh	r3, [r7, #24]
 8005b02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b0e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4413      	add	r3, r2
 8005b20:	881b      	ldrh	r3, [r3, #0]
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b2c:	82fb      	strh	r3, [r7, #22]
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	781b      	ldrb	r3, [r3, #0]
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	441a      	add	r2, r3
 8005b38:	8afb      	ldrh	r3, [r7, #22]
 8005b3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	4413      	add	r3, r2
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b64:	82bb      	strh	r3, [r7, #20]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	009b      	lsls	r3, r3, #2
 8005b6e:	441a      	add	r2, r3
 8005b70:	8abb      	ldrh	r3, [r7, #20]
 8005b72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	8013      	strh	r3, [r2, #0]
 8005b86:	e0a3      	b.n	8005cd0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	4413      	add	r3, r2
 8005b92:	881b      	ldrh	r3, [r3, #0]
 8005b94:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8005b96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005b98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d01b      	beq.n	8005bd8 <USB_DeactivateEndpoint+0x2d4>
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	781b      	ldrb	r3, [r3, #0]
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	881b      	ldrh	r3, [r3, #0]
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bb6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	441a      	add	r2, r3
 8005bc2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005bc4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bc8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005bcc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	4413      	add	r3, r2
 8005be2:	881b      	ldrh	r3, [r3, #0]
 8005be4:	857b      	strh	r3, [r7, #42]	; 0x2a
 8005be6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d01b      	beq.n	8005c28 <USB_DeactivateEndpoint+0x324>
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	781b      	ldrb	r3, [r3, #0]
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	881b      	ldrh	r3, [r3, #0]
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c06:	853b      	strh	r3, [r7, #40]	; 0x28
 8005c08:	687a      	ldr	r2, [r7, #4]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	781b      	ldrb	r3, [r3, #0]
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	441a      	add	r2, r3
 8005c12:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005c14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c20:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	4413      	add	r3, r2
 8005c32:	881b      	ldrh	r3, [r3, #0]
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c3e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	441a      	add	r2, r3
 8005c4a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005c4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c50:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4413      	add	r3, r2
 8005c6a:	881b      	ldrh	r3, [r3, #0]
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c76:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005c78:	687a      	ldr	r2, [r7, #4]
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	441a      	add	r2, r3
 8005c82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005c84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	009b      	lsls	r3, r3, #2
 8005ca0:	4413      	add	r3, r2
 8005ca2:	881b      	ldrh	r3, [r3, #0]
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cae:	847b      	strh	r3, [r7, #34]	; 0x22
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	781b      	ldrb	r3, [r3, #0]
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	441a      	add	r2, r3
 8005cba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005cbc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cc0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3734      	adds	r7, #52	; 0x34
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bc80      	pop	{r7}
 8005cda:	4770      	bx	lr

08005cdc <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b0cc      	sub	sp, #304	; 0x130
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	1d3b      	adds	r3, r7, #4
 8005ce4:	6018      	str	r0, [r3, #0]
 8005ce6:	463b      	mov	r3, r7
 8005ce8:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005cea:	463b      	mov	r3, r7
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	785b      	ldrb	r3, [r3, #1]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	f040 872e 	bne.w	8006b52 <USB_EPStartXfer+0xe76>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005cf6:	463b      	mov	r3, r7
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	699a      	ldr	r2, [r3, #24]
 8005cfc:	463b      	mov	r3, r7
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d905      	bls.n	8005d12 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8005d06:	463b      	mov	r3, r7
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8005d10:	e004      	b.n	8005d1c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8005d12:	463b      	mov	r3, r7
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005d1c:	463b      	mov	r3, r7
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	7b1b      	ldrb	r3, [r3, #12]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d134      	bne.n	8005d90 <USB_EPStartXfer+0xb4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005d26:	463b      	mov	r3, r7
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	6959      	ldr	r1, [r3, #20]
 8005d2c:	463b      	mov	r3, r7
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	88da      	ldrh	r2, [r3, #6]
 8005d32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	1d38      	adds	r0, r7, #4
 8005d3a:	6800      	ldr	r0, [r0, #0]
 8005d3c:	f001 fc03 	bl	8007546 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005d40:	f107 0310 	add.w	r3, r7, #16
 8005d44:	1d3a      	adds	r2, r7, #4
 8005d46:	6812      	ldr	r2, [r2, #0]
 8005d48:	601a      	str	r2, [r3, #0]
 8005d4a:	1d3b      	adds	r3, r7, #4
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	4619      	mov	r1, r3
 8005d56:	f107 0310 	add.w	r3, r7, #16
 8005d5a:	f107 0210 	add.w	r2, r7, #16
 8005d5e:	6812      	ldr	r2, [r2, #0]
 8005d60:	440a      	add	r2, r1
 8005d62:	601a      	str	r2, [r3, #0]
 8005d64:	463b      	mov	r3, r7
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	011a      	lsls	r2, r3, #4
 8005d6c:	f107 0310 	add.w	r3, r7, #16
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4413      	add	r3, r2
 8005d74:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8005d78:	f107 030c 	add.w	r3, r7, #12
 8005d7c:	601a      	str	r2, [r3, #0]
 8005d7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	f107 030c 	add.w	r3, r7, #12
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	801a      	strh	r2, [r3, #0]
 8005d8c:	f000 beac 	b.w	8006ae8 <USB_EPStartXfer+0xe0c>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005d90:	463b      	mov	r3, r7
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	78db      	ldrb	r3, [r3, #3]
 8005d96:	2b02      	cmp	r3, #2
 8005d98:	f040 838c 	bne.w	80064b4 <USB_EPStartXfer+0x7d8>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005d9c:	463b      	mov	r3, r7
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6a1a      	ldr	r2, [r3, #32]
 8005da2:	463b      	mov	r3, r7
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	f240 8330 	bls.w	800640e <USB_EPStartXfer+0x732>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8005dae:	1d3b      	adds	r3, r7, #4
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	463b      	mov	r3, r7
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4413      	add	r3, r2
 8005dbc:	881b      	ldrh	r3, [r3, #0]
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dc8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8005dcc:	1d3b      	adds	r3, r7, #4
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	463b      	mov	r3, r7
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	441a      	add	r2, r3
 8005dda:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005dde:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005de2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005de6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005df2:	463b      	mov	r3, r7
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6a1a      	ldr	r2, [r3, #32]
 8005df8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005dfc:	1ad2      	subs	r2, r2, r3
 8005dfe:	463b      	mov	r3, r7
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005e04:	1d3b      	adds	r3, r7, #4
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	463b      	mov	r3, r7
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	781b      	ldrb	r3, [r3, #0]
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4413      	add	r3, r2
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	f000 819e 	beq.w	800615c <USB_EPStartXfer+0x480>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005e20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005e24:	1d3a      	adds	r2, r7, #4
 8005e26:	6812      	ldr	r2, [r2, #0]
 8005e28:	601a      	str	r2, [r3, #0]
 8005e2a:	463b      	mov	r3, r7
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	785b      	ldrb	r3, [r3, #1]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d17a      	bne.n	8005f2a <USB_EPStartXfer+0x24e>
 8005e34:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e38:	1d3a      	adds	r2, r7, #4
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	601a      	str	r2, [r3, #0]
 8005e3e:	1d3b      	adds	r3, r7, #4
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	4619      	mov	r1, r3
 8005e4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005e52:	6812      	ldr	r2, [r2, #0]
 8005e54:	440a      	add	r2, r1
 8005e56:	601a      	str	r2, [r3, #0]
 8005e58:	463b      	mov	r3, r7
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	011a      	lsls	r2, r3, #4
 8005e60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4413      	add	r3, r2
 8005e68:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8005e6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e70:	601a      	str	r2, [r3, #0]
 8005e72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d11a      	bne.n	8005eb0 <USB_EPStartXfer+0x1d4>
 8005e7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	881b      	ldrh	r3, [r3, #0]
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005e88:	b29a      	uxth	r2, r3
 8005e8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	801a      	strh	r2, [r3, #0]
 8005e92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	881b      	ldrh	r3, [r3, #0]
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ea4:	b29a      	uxth	r2, r3
 8005ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	801a      	strh	r2, [r3, #0]
 8005eae:	e062      	b.n	8005f76 <USB_EPStartXfer+0x29a>
 8005eb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005eb4:	2b3e      	cmp	r3, #62	; 0x3e
 8005eb6:	d819      	bhi.n	8005eec <USB_EPStartXfer+0x210>
 8005eb8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ebc:	085b      	lsrs	r3, r3, #1
 8005ebe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005ec2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d004      	beq.n	8005ed8 <USB_EPStartXfer+0x1fc>
 8005ece:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005ed2:	3301      	adds	r3, #1
 8005ed4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005ed8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	029b      	lsls	r3, r3, #10
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	801a      	strh	r2, [r3, #0]
 8005eea:	e044      	b.n	8005f76 <USB_EPStartXfer+0x29a>
 8005eec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ef0:	095b      	lsrs	r3, r3, #5
 8005ef2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005ef6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005efa:	f003 031f 	and.w	r3, r3, #31
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d104      	bne.n	8005f0c <USB_EPStartXfer+0x230>
 8005f02:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005f06:	3b01      	subs	r3, #1
 8005f08:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005f0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	029b      	lsls	r3, r3, #10
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	801a      	strh	r2, [r3, #0]
 8005f28:	e025      	b.n	8005f76 <USB_EPStartXfer+0x29a>
 8005f2a:	463b      	mov	r3, r7
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	785b      	ldrb	r3, [r3, #1]
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d120      	bne.n	8005f76 <USB_EPStartXfer+0x29a>
 8005f34:	1d3b      	adds	r3, r7, #4
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	4619      	mov	r1, r3
 8005f40:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005f44:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005f48:	6812      	ldr	r2, [r2, #0]
 8005f4a:	440a      	add	r2, r1
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	463b      	mov	r3, r7
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	011a      	lsls	r2, r3, #4
 8005f56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8005f62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005f66:	601a      	str	r2, [r3, #0]
 8005f68:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005f76:	463b      	mov	r3, r7
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	895b      	ldrh	r3, [r3, #10]
 8005f7c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005f80:	463b      	mov	r3, r7
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	6959      	ldr	r1, [r3, #20]
 8005f86:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005f90:	1d38      	adds	r0, r7, #4
 8005f92:	6800      	ldr	r0, [r0, #0]
 8005f94:	f001 fad7 	bl	8007546 <USB_WritePMA>
            ep->xfer_buff += len;
 8005f98:	463b      	mov	r3, r7
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	695a      	ldr	r2, [r3, #20]
 8005f9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fa2:	441a      	add	r2, r3
 8005fa4:	463b      	mov	r3, r7
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005faa:	463b      	mov	r3, r7
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	6a1a      	ldr	r2, [r3, #32]
 8005fb0:	463b      	mov	r3, r7
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	691b      	ldr	r3, [r3, #16]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d909      	bls.n	8005fce <USB_EPStartXfer+0x2f2>
            {
              ep->xfer_len_db -= len;
 8005fba:	463b      	mov	r3, r7
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6a1a      	ldr	r2, [r3, #32]
 8005fc0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fc4:	1ad2      	subs	r2, r2, r3
 8005fc6:	463b      	mov	r3, r7
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	621a      	str	r2, [r3, #32]
 8005fcc:	e008      	b.n	8005fe0 <USB_EPStartXfer+0x304>
            }
            else
            {
              len = ep->xfer_len_db;
 8005fce:	463b      	mov	r3, r7
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8005fd8:	463b      	mov	r3, r7
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005fe0:	463b      	mov	r3, r7
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	785b      	ldrb	r3, [r3, #1]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d17a      	bne.n	80060e0 <USB_EPStartXfer+0x404>
 8005fea:	f107 0318 	add.w	r3, r7, #24
 8005fee:	1d3a      	adds	r2, r7, #4
 8005ff0:	6812      	ldr	r2, [r2, #0]
 8005ff2:	601a      	str	r2, [r3, #0]
 8005ff4:	1d3b      	adds	r3, r7, #4
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	4619      	mov	r1, r3
 8006000:	f107 0318 	add.w	r3, r7, #24
 8006004:	f107 0218 	add.w	r2, r7, #24
 8006008:	6812      	ldr	r2, [r2, #0]
 800600a:	440a      	add	r2, r1
 800600c:	601a      	str	r2, [r3, #0]
 800600e:	463b      	mov	r3, r7
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	011a      	lsls	r2, r3, #4
 8006016:	f107 0318 	add.w	r3, r7, #24
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4413      	add	r3, r2
 800601e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006022:	f107 0314 	add.w	r3, r7, #20
 8006026:	601a      	str	r2, [r3, #0]
 8006028:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800602c:	2b00      	cmp	r3, #0
 800602e:	d11a      	bne.n	8006066 <USB_EPStartXfer+0x38a>
 8006030:	f107 0314 	add.w	r3, r7, #20
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	b29b      	uxth	r3, r3
 800603a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800603e:	b29a      	uxth	r2, r3
 8006040:	f107 0314 	add.w	r3, r7, #20
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	801a      	strh	r2, [r3, #0]
 8006048:	f107 0314 	add.w	r3, r7, #20
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	881b      	ldrh	r3, [r3, #0]
 8006050:	b29b      	uxth	r3, r3
 8006052:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006056:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800605a:	b29a      	uxth	r2, r3
 800605c:	f107 0314 	add.w	r3, r7, #20
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	801a      	strh	r2, [r3, #0]
 8006064:	e067      	b.n	8006136 <USB_EPStartXfer+0x45a>
 8006066:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800606a:	2b3e      	cmp	r3, #62	; 0x3e
 800606c:	d819      	bhi.n	80060a2 <USB_EPStartXfer+0x3c6>
 800606e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006072:	085b      	lsrs	r3, r3, #1
 8006074:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8006078:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800607c:	f003 0301 	and.w	r3, r3, #1
 8006080:	2b00      	cmp	r3, #0
 8006082:	d004      	beq.n	800608e <USB_EPStartXfer+0x3b2>
 8006084:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006088:	3301      	adds	r3, #1
 800608a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800608e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8006092:	b29b      	uxth	r3, r3
 8006094:	029b      	lsls	r3, r3, #10
 8006096:	b29a      	uxth	r2, r3
 8006098:	f107 0314 	add.w	r3, r7, #20
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	801a      	strh	r2, [r3, #0]
 80060a0:	e049      	b.n	8006136 <USB_EPStartXfer+0x45a>
 80060a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80060a6:	095b      	lsrs	r3, r3, #5
 80060a8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80060ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80060b0:	f003 031f 	and.w	r3, r3, #31
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d104      	bne.n	80060c2 <USB_EPStartXfer+0x3e6>
 80060b8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80060bc:	3b01      	subs	r3, #1
 80060be:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80060c2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	029b      	lsls	r3, r3, #10
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060d4:	b29a      	uxth	r2, r3
 80060d6:	f107 0314 	add.w	r3, r7, #20
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	801a      	strh	r2, [r3, #0]
 80060de:	e02a      	b.n	8006136 <USB_EPStartXfer+0x45a>
 80060e0:	463b      	mov	r3, r7
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	785b      	ldrb	r3, [r3, #1]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d125      	bne.n	8006136 <USB_EPStartXfer+0x45a>
 80060ea:	f107 0320 	add.w	r3, r7, #32
 80060ee:	1d3a      	adds	r2, r7, #4
 80060f0:	6812      	ldr	r2, [r2, #0]
 80060f2:	601a      	str	r2, [r3, #0]
 80060f4:	1d3b      	adds	r3, r7, #4
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	4619      	mov	r1, r3
 8006100:	f107 0320 	add.w	r3, r7, #32
 8006104:	f107 0220 	add.w	r2, r7, #32
 8006108:	6812      	ldr	r2, [r2, #0]
 800610a:	440a      	add	r2, r1
 800610c:	601a      	str	r2, [r3, #0]
 800610e:	463b      	mov	r3, r7
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	011a      	lsls	r2, r3, #4
 8006116:	f107 0320 	add.w	r3, r7, #32
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4413      	add	r3, r2
 800611e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8006122:	f107 031c 	add.w	r3, r7, #28
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800612c:	b29a      	uxth	r2, r3
 800612e:	f107 031c 	add.w	r3, r7, #28
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006136:	463b      	mov	r3, r7
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	891b      	ldrh	r3, [r3, #8]
 800613c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006140:	463b      	mov	r3, r7
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	6959      	ldr	r1, [r3, #20]
 8006146:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800614a:	b29b      	uxth	r3, r3
 800614c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006150:	1d38      	adds	r0, r7, #4
 8006152:	6800      	ldr	r0, [r0, #0]
 8006154:	f001 f9f7 	bl	8007546 <USB_WritePMA>
 8006158:	f000 bcc6 	b.w	8006ae8 <USB_EPStartXfer+0xe0c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800615c:	463b      	mov	r3, r7
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	785b      	ldrb	r3, [r3, #1]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d164      	bne.n	8006230 <USB_EPStartXfer+0x554>
 8006166:	1d3b      	adds	r3, r7, #4
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	64bb      	str	r3, [r7, #72]	; 0x48
 800616c:	1d3b      	adds	r3, r7, #4
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006174:	b29b      	uxth	r3, r3
 8006176:	461a      	mov	r2, r3
 8006178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800617a:	4413      	add	r3, r2
 800617c:	64bb      	str	r3, [r7, #72]	; 0x48
 800617e:	463b      	mov	r3, r7
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	781b      	ldrb	r3, [r3, #0]
 8006184:	011a      	lsls	r2, r3, #4
 8006186:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006188:	4413      	add	r3, r2
 800618a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800618e:	647b      	str	r3, [r7, #68]	; 0x44
 8006190:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006194:	2b00      	cmp	r3, #0
 8006196:	d112      	bne.n	80061be <USB_EPStartXfer+0x4e2>
 8006198:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800619a:	881b      	ldrh	r3, [r3, #0]
 800619c:	b29b      	uxth	r3, r3
 800619e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80061a2:	b29a      	uxth	r2, r3
 80061a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061a6:	801a      	strh	r2, [r3, #0]
 80061a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061aa:	881b      	ldrh	r3, [r3, #0]
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061b6:	b29a      	uxth	r2, r3
 80061b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061ba:	801a      	strh	r2, [r3, #0]
 80061bc:	e057      	b.n	800626e <USB_EPStartXfer+0x592>
 80061be:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061c2:	2b3e      	cmp	r3, #62	; 0x3e
 80061c4:	d817      	bhi.n	80061f6 <USB_EPStartXfer+0x51a>
 80061c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061ca:	085b      	lsrs	r3, r3, #1
 80061cc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80061d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061d4:	f003 0301 	and.w	r3, r3, #1
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d004      	beq.n	80061e6 <USB_EPStartXfer+0x50a>
 80061dc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80061e0:	3301      	adds	r3, #1
 80061e2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80061e6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	029b      	lsls	r3, r3, #10
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061f2:	801a      	strh	r2, [r3, #0]
 80061f4:	e03b      	b.n	800626e <USB_EPStartXfer+0x592>
 80061f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061fa:	095b      	lsrs	r3, r3, #5
 80061fc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006200:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006204:	f003 031f 	and.w	r3, r3, #31
 8006208:	2b00      	cmp	r3, #0
 800620a:	d104      	bne.n	8006216 <USB_EPStartXfer+0x53a>
 800620c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8006210:	3b01      	subs	r3, #1
 8006212:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8006216:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800621a:	b29b      	uxth	r3, r3
 800621c:	029b      	lsls	r3, r3, #10
 800621e:	b29b      	uxth	r3, r3
 8006220:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006224:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006228:	b29a      	uxth	r2, r3
 800622a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800622c:	801a      	strh	r2, [r3, #0]
 800622e:	e01e      	b.n	800626e <USB_EPStartXfer+0x592>
 8006230:	463b      	mov	r3, r7
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	785b      	ldrb	r3, [r3, #1]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d119      	bne.n	800626e <USB_EPStartXfer+0x592>
 800623a:	1d3b      	adds	r3, r7, #4
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	653b      	str	r3, [r7, #80]	; 0x50
 8006240:	1d3b      	adds	r3, r7, #4
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006248:	b29b      	uxth	r3, r3
 800624a:	461a      	mov	r2, r3
 800624c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800624e:	4413      	add	r3, r2
 8006250:	653b      	str	r3, [r7, #80]	; 0x50
 8006252:	463b      	mov	r3, r7
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	781b      	ldrb	r3, [r3, #0]
 8006258:	011a      	lsls	r2, r3, #4
 800625a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800625c:	4413      	add	r3, r2
 800625e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006262:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006264:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006268:	b29a      	uxth	r2, r3
 800626a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800626c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800626e:	463b      	mov	r3, r7
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	891b      	ldrh	r3, [r3, #8]
 8006274:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006278:	463b      	mov	r3, r7
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	6959      	ldr	r1, [r3, #20]
 800627e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006282:	b29b      	uxth	r3, r3
 8006284:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006288:	1d38      	adds	r0, r7, #4
 800628a:	6800      	ldr	r0, [r0, #0]
 800628c:	f001 f95b 	bl	8007546 <USB_WritePMA>
            ep->xfer_buff += len;
 8006290:	463b      	mov	r3, r7
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695a      	ldr	r2, [r3, #20]
 8006296:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800629a:	441a      	add	r2, r3
 800629c:	463b      	mov	r3, r7
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80062a2:	463b      	mov	r3, r7
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	6a1a      	ldr	r2, [r3, #32]
 80062a8:	463b      	mov	r3, r7
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	d909      	bls.n	80062c6 <USB_EPStartXfer+0x5ea>
            {
              ep->xfer_len_db -= len;
 80062b2:	463b      	mov	r3, r7
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	6a1a      	ldr	r2, [r3, #32]
 80062b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80062bc:	1ad2      	subs	r2, r2, r3
 80062be:	463b      	mov	r3, r7
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	621a      	str	r2, [r3, #32]
 80062c4:	e008      	b.n	80062d8 <USB_EPStartXfer+0x5fc>
            }
            else
            {
              len = ep->xfer_len_db;
 80062c6:	463b      	mov	r3, r7
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	6a1b      	ldr	r3, [r3, #32]
 80062cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80062d0:	463b      	mov	r3, r7
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2200      	movs	r2, #0
 80062d6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80062d8:	1d3b      	adds	r3, r7, #4
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	643b      	str	r3, [r7, #64]	; 0x40
 80062de:	463b      	mov	r3, r7
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	785b      	ldrb	r3, [r3, #1]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d164      	bne.n	80063b2 <USB_EPStartXfer+0x6d6>
 80062e8:	1d3b      	adds	r3, r7, #4
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80062ee:	1d3b      	adds	r3, r7, #4
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	461a      	mov	r2, r3
 80062fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062fc:	4413      	add	r3, r2
 80062fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8006300:	463b      	mov	r3, r7
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	011a      	lsls	r2, r3, #4
 8006308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800630a:	4413      	add	r3, r2
 800630c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006310:	637b      	str	r3, [r7, #52]	; 0x34
 8006312:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006316:	2b00      	cmp	r3, #0
 8006318:	d112      	bne.n	8006340 <USB_EPStartXfer+0x664>
 800631a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800631c:	881b      	ldrh	r3, [r3, #0]
 800631e:	b29b      	uxth	r3, r3
 8006320:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006324:	b29a      	uxth	r2, r3
 8006326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006328:	801a      	strh	r2, [r3, #0]
 800632a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800632c:	881b      	ldrh	r3, [r3, #0]
 800632e:	b29b      	uxth	r3, r3
 8006330:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006334:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006338:	b29a      	uxth	r2, r3
 800633a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800633c:	801a      	strh	r2, [r3, #0]
 800633e:	e054      	b.n	80063ea <USB_EPStartXfer+0x70e>
 8006340:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006344:	2b3e      	cmp	r3, #62	; 0x3e
 8006346:	d817      	bhi.n	8006378 <USB_EPStartXfer+0x69c>
 8006348:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800634c:	085b      	lsrs	r3, r3, #1
 800634e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006352:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b00      	cmp	r3, #0
 800635c:	d004      	beq.n	8006368 <USB_EPStartXfer+0x68c>
 800635e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006362:	3301      	adds	r3, #1
 8006364:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006368:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800636c:	b29b      	uxth	r3, r3
 800636e:	029b      	lsls	r3, r3, #10
 8006370:	b29a      	uxth	r2, r3
 8006372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006374:	801a      	strh	r2, [r3, #0]
 8006376:	e038      	b.n	80063ea <USB_EPStartXfer+0x70e>
 8006378:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800637c:	095b      	lsrs	r3, r3, #5
 800637e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006382:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006386:	f003 031f 	and.w	r3, r3, #31
 800638a:	2b00      	cmp	r3, #0
 800638c:	d104      	bne.n	8006398 <USB_EPStartXfer+0x6bc>
 800638e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8006392:	3b01      	subs	r3, #1
 8006394:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8006398:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800639c:	b29b      	uxth	r3, r3
 800639e:	029b      	lsls	r3, r3, #10
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063aa:	b29a      	uxth	r2, r3
 80063ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063ae:	801a      	strh	r2, [r3, #0]
 80063b0:	e01b      	b.n	80063ea <USB_EPStartXfer+0x70e>
 80063b2:	463b      	mov	r3, r7
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	785b      	ldrb	r3, [r3, #1]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d116      	bne.n	80063ea <USB_EPStartXfer+0x70e>
 80063bc:	1d3b      	adds	r3, r7, #4
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	461a      	mov	r2, r3
 80063c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063ca:	4413      	add	r3, r2
 80063cc:	643b      	str	r3, [r7, #64]	; 0x40
 80063ce:	463b      	mov	r3, r7
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	011a      	lsls	r2, r3, #4
 80063d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063d8:	4413      	add	r3, r2
 80063da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80063de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063e8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80063ea:	463b      	mov	r3, r7
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	895b      	ldrh	r3, [r3, #10]
 80063f0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80063f4:	463b      	mov	r3, r7
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	6959      	ldr	r1, [r3, #20]
 80063fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063fe:	b29b      	uxth	r3, r3
 8006400:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006404:	1d38      	adds	r0, r7, #4
 8006406:	6800      	ldr	r0, [r0, #0]
 8006408:	f001 f89d 	bl	8007546 <USB_WritePMA>
 800640c:	e36c      	b.n	8006ae8 <USB_EPStartXfer+0xe0c>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800640e:	463b      	mov	r3, r7
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	6a1b      	ldr	r3, [r3, #32]
 8006414:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8006418:	1d3b      	adds	r3, r7, #4
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	463b      	mov	r3, r7
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	4413      	add	r3, r2
 8006426:	881b      	ldrh	r3, [r3, #0]
 8006428:	b29b      	uxth	r3, r3
 800642a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800642e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006432:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8006436:	1d3b      	adds	r3, r7, #4
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	463b      	mov	r3, r7
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	781b      	ldrb	r3, [r3, #0]
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	441a      	add	r2, r3
 8006444:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8006448:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800644c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006450:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006458:	b29b      	uxth	r3, r3
 800645a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800645c:	1d3b      	adds	r3, r7, #4
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006462:	1d3b      	adds	r3, r7, #4
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800646a:	b29b      	uxth	r3, r3
 800646c:	461a      	mov	r2, r3
 800646e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006470:	4413      	add	r3, r2
 8006472:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006474:	463b      	mov	r3, r7
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	781b      	ldrb	r3, [r3, #0]
 800647a:	011a      	lsls	r2, r3, #4
 800647c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800647e:	4413      	add	r3, r2
 8006480:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006484:	65bb      	str	r3, [r7, #88]	; 0x58
 8006486:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800648a:	b29a      	uxth	r2, r3
 800648c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800648e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006490:	463b      	mov	r3, r7
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	891b      	ldrh	r3, [r3, #8]
 8006496:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800649a:	463b      	mov	r3, r7
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	6959      	ldr	r1, [r3, #20]
 80064a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80064aa:	1d38      	adds	r0, r7, #4
 80064ac:	6800      	ldr	r0, [r0, #0]
 80064ae:	f001 f84a 	bl	8007546 <USB_WritePMA>
 80064b2:	e319      	b.n	8006ae8 <USB_EPStartXfer+0xe0c>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 80064b4:	1d3b      	adds	r3, r7, #4
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	463b      	mov	r3, r7
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	4413      	add	r3, r2
 80064c2:	881b      	ldrh	r3, [r3, #0]
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064ce:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 80064d2:	1d3b      	adds	r3, r7, #4
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	463b      	mov	r3, r7
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	441a      	add	r2, r3
 80064e0:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80064e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80064e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064ec:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80064f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80064f8:	463b      	mov	r3, r7
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6a1a      	ldr	r2, [r3, #32]
 80064fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006502:	1ad2      	subs	r2, r2, r3
 8006504:	463b      	mov	r3, r7
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800650a:	1d3b      	adds	r3, r7, #4
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	463b      	mov	r3, r7
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	4413      	add	r3, r2
 8006518:	881b      	ldrh	r3, [r3, #0]
 800651a:	b29b      	uxth	r3, r3
 800651c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006520:	2b00      	cmp	r3, #0
 8006522:	f000 8162 	beq.w	80067ea <USB_EPStartXfer+0xb0e>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006526:	1d3b      	adds	r3, r7, #4
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800652e:	463b      	mov	r3, r7
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	785b      	ldrb	r3, [r3, #1]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d164      	bne.n	8006602 <USB_EPStartXfer+0x926>
 8006538:	1d3b      	adds	r3, r7, #4
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	67bb      	str	r3, [r7, #120]	; 0x78
 800653e:	1d3b      	adds	r3, r7, #4
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006546:	b29b      	uxth	r3, r3
 8006548:	461a      	mov	r2, r3
 800654a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800654c:	4413      	add	r3, r2
 800654e:	67bb      	str	r3, [r7, #120]	; 0x78
 8006550:	463b      	mov	r3, r7
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	011a      	lsls	r2, r3, #4
 8006558:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800655a:	4413      	add	r3, r2
 800655c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006560:	677b      	str	r3, [r7, #116]	; 0x74
 8006562:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006566:	2b00      	cmp	r3, #0
 8006568:	d112      	bne.n	8006590 <USB_EPStartXfer+0x8b4>
 800656a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800656c:	881b      	ldrh	r3, [r3, #0]
 800656e:	b29b      	uxth	r3, r3
 8006570:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006574:	b29a      	uxth	r2, r3
 8006576:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006578:	801a      	strh	r2, [r3, #0]
 800657a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800657c:	881b      	ldrh	r3, [r3, #0]
 800657e:	b29b      	uxth	r3, r3
 8006580:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006584:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006588:	b29a      	uxth	r2, r3
 800658a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800658c:	801a      	strh	r2, [r3, #0]
 800658e:	e057      	b.n	8006640 <USB_EPStartXfer+0x964>
 8006590:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006594:	2b3e      	cmp	r3, #62	; 0x3e
 8006596:	d817      	bhi.n	80065c8 <USB_EPStartXfer+0x8ec>
 8006598:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800659c:	085b      	lsrs	r3, r3, #1
 800659e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80065a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065a6:	f003 0301 	and.w	r3, r3, #1
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d004      	beq.n	80065b8 <USB_EPStartXfer+0x8dc>
 80065ae:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80065b2:	3301      	adds	r3, #1
 80065b4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80065b8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80065bc:	b29b      	uxth	r3, r3
 80065be:	029b      	lsls	r3, r3, #10
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065c4:	801a      	strh	r2, [r3, #0]
 80065c6:	e03b      	b.n	8006640 <USB_EPStartXfer+0x964>
 80065c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065cc:	095b      	lsrs	r3, r3, #5
 80065ce:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80065d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065d6:	f003 031f 	and.w	r3, r3, #31
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d104      	bne.n	80065e8 <USB_EPStartXfer+0x90c>
 80065de:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80065e2:	3b01      	subs	r3, #1
 80065e4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80065e8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	029b      	lsls	r3, r3, #10
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80065fe:	801a      	strh	r2, [r3, #0]
 8006600:	e01e      	b.n	8006640 <USB_EPStartXfer+0x964>
 8006602:	463b      	mov	r3, r7
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	785b      	ldrb	r3, [r3, #1]
 8006608:	2b01      	cmp	r3, #1
 800660a:	d119      	bne.n	8006640 <USB_EPStartXfer+0x964>
 800660c:	1d3b      	adds	r3, r7, #4
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006614:	b29b      	uxth	r3, r3
 8006616:	461a      	mov	r2, r3
 8006618:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800661c:	4413      	add	r3, r2
 800661e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006622:	463b      	mov	r3, r7
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	781b      	ldrb	r3, [r3, #0]
 8006628:	011a      	lsls	r2, r3, #4
 800662a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800662e:	4413      	add	r3, r2
 8006630:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006634:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006636:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800663a:	b29a      	uxth	r2, r3
 800663c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800663e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006640:	463b      	mov	r3, r7
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	895b      	ldrh	r3, [r3, #10]
 8006646:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800664a:	463b      	mov	r3, r7
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	6959      	ldr	r1, [r3, #20]
 8006650:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006654:	b29b      	uxth	r3, r3
 8006656:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800665a:	1d38      	adds	r0, r7, #4
 800665c:	6800      	ldr	r0, [r0, #0]
 800665e:	f000 ff72 	bl	8007546 <USB_WritePMA>
          ep->xfer_buff += len;
 8006662:	463b      	mov	r3, r7
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	695a      	ldr	r2, [r3, #20]
 8006668:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800666c:	441a      	add	r2, r3
 800666e:	463b      	mov	r3, r7
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8006674:	463b      	mov	r3, r7
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6a1a      	ldr	r2, [r3, #32]
 800667a:	463b      	mov	r3, r7
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	429a      	cmp	r2, r3
 8006682:	d909      	bls.n	8006698 <USB_EPStartXfer+0x9bc>
          {
            ep->xfer_len_db -= len;
 8006684:	463b      	mov	r3, r7
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6a1a      	ldr	r2, [r3, #32]
 800668a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800668e:	1ad2      	subs	r2, r2, r3
 8006690:	463b      	mov	r3, r7
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	621a      	str	r2, [r3, #32]
 8006696:	e008      	b.n	80066aa <USB_EPStartXfer+0x9ce>
          }
          else
          {
            len = ep->xfer_len_db;
 8006698:	463b      	mov	r3, r7
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6a1b      	ldr	r3, [r3, #32]
 800669e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80066a2:	463b      	mov	r3, r7
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2200      	movs	r2, #0
 80066a8:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80066aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f000 821a 	beq.w	8006ae8 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80066b4:	463b      	mov	r3, r7
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	785b      	ldrb	r3, [r3, #1]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d164      	bne.n	8006788 <USB_EPStartXfer+0xaac>
 80066be:	1d3b      	adds	r3, r7, #4
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	66bb      	str	r3, [r7, #104]	; 0x68
 80066c4:	1d3b      	adds	r3, r7, #4
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	461a      	mov	r2, r3
 80066d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80066d2:	4413      	add	r3, r2
 80066d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80066d6:	463b      	mov	r3, r7
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	011a      	lsls	r2, r3, #4
 80066de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80066e0:	4413      	add	r3, r2
 80066e2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80066e6:	667b      	str	r3, [r7, #100]	; 0x64
 80066e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d112      	bne.n	8006716 <USB_EPStartXfer+0xa3a>
 80066f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066fe:	801a      	strh	r2, [r3, #0]
 8006700:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006702:	881b      	ldrh	r3, [r3, #0]
 8006704:	b29b      	uxth	r3, r3
 8006706:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800670a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800670e:	b29a      	uxth	r2, r3
 8006710:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006712:	801a      	strh	r2, [r3, #0]
 8006714:	e057      	b.n	80067c6 <USB_EPStartXfer+0xaea>
 8006716:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800671a:	2b3e      	cmp	r3, #62	; 0x3e
 800671c:	d817      	bhi.n	800674e <USB_EPStartXfer+0xa72>
 800671e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006722:	085b      	lsrs	r3, r3, #1
 8006724:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006728:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800672c:	f003 0301 	and.w	r3, r3, #1
 8006730:	2b00      	cmp	r3, #0
 8006732:	d004      	beq.n	800673e <USB_EPStartXfer+0xa62>
 8006734:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006738:	3301      	adds	r3, #1
 800673a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800673e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006742:	b29b      	uxth	r3, r3
 8006744:	029b      	lsls	r3, r3, #10
 8006746:	b29a      	uxth	r2, r3
 8006748:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800674a:	801a      	strh	r2, [r3, #0]
 800674c:	e03b      	b.n	80067c6 <USB_EPStartXfer+0xaea>
 800674e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006752:	095b      	lsrs	r3, r3, #5
 8006754:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006758:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800675c:	f003 031f 	and.w	r3, r3, #31
 8006760:	2b00      	cmp	r3, #0
 8006762:	d104      	bne.n	800676e <USB_EPStartXfer+0xa92>
 8006764:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006768:	3b01      	subs	r3, #1
 800676a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800676e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006772:	b29b      	uxth	r3, r3
 8006774:	029b      	lsls	r3, r3, #10
 8006776:	b29b      	uxth	r3, r3
 8006778:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800677c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006780:	b29a      	uxth	r2, r3
 8006782:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006784:	801a      	strh	r2, [r3, #0]
 8006786:	e01e      	b.n	80067c6 <USB_EPStartXfer+0xaea>
 8006788:	463b      	mov	r3, r7
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	785b      	ldrb	r3, [r3, #1]
 800678e:	2b01      	cmp	r3, #1
 8006790:	d119      	bne.n	80067c6 <USB_EPStartXfer+0xaea>
 8006792:	1d3b      	adds	r3, r7, #4
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	673b      	str	r3, [r7, #112]	; 0x70
 8006798:	1d3b      	adds	r3, r7, #4
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	461a      	mov	r2, r3
 80067a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80067a6:	4413      	add	r3, r2
 80067a8:	673b      	str	r3, [r7, #112]	; 0x70
 80067aa:	463b      	mov	r3, r7
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	781b      	ldrb	r3, [r3, #0]
 80067b0:	011a      	lsls	r2, r3, #4
 80067b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80067b4:	4413      	add	r3, r2
 80067b6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80067ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 80067bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067c4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80067c6:	463b      	mov	r3, r7
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	891b      	ldrh	r3, [r3, #8]
 80067cc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80067d0:	463b      	mov	r3, r7
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	6959      	ldr	r1, [r3, #20]
 80067d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067da:	b29b      	uxth	r3, r3
 80067dc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80067e0:	1d38      	adds	r0, r7, #4
 80067e2:	6800      	ldr	r0, [r0, #0]
 80067e4:	f000 feaf 	bl	8007546 <USB_WritePMA>
 80067e8:	e17e      	b.n	8006ae8 <USB_EPStartXfer+0xe0c>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80067ea:	463b      	mov	r3, r7
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	785b      	ldrb	r3, [r3, #1]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d16f      	bne.n	80068d4 <USB_EPStartXfer+0xbf8>
 80067f4:	1d3b      	adds	r3, r7, #4
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80067fc:	1d3b      	adds	r3, r7, #4
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006804:	b29b      	uxth	r3, r3
 8006806:	461a      	mov	r2, r3
 8006808:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800680c:	4413      	add	r3, r2
 800680e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006812:	463b      	mov	r3, r7
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	011a      	lsls	r2, r3, #4
 800681a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800681e:	4413      	add	r3, r2
 8006820:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006824:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006828:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800682c:	2b00      	cmp	r3, #0
 800682e:	d116      	bne.n	800685e <USB_EPStartXfer+0xb82>
 8006830:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006834:	881b      	ldrh	r3, [r3, #0]
 8006836:	b29b      	uxth	r3, r3
 8006838:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800683c:	b29a      	uxth	r2, r3
 800683e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006842:	801a      	strh	r2, [r3, #0]
 8006844:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006848:	881b      	ldrh	r3, [r3, #0]
 800684a:	b29b      	uxth	r3, r3
 800684c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006850:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006854:	b29a      	uxth	r2, r3
 8006856:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800685a:	801a      	strh	r2, [r3, #0]
 800685c:	e05f      	b.n	800691e <USB_EPStartXfer+0xc42>
 800685e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006862:	2b3e      	cmp	r3, #62	; 0x3e
 8006864:	d818      	bhi.n	8006898 <USB_EPStartXfer+0xbbc>
 8006866:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800686a:	085b      	lsrs	r3, r3, #1
 800686c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006870:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006874:	f003 0301 	and.w	r3, r3, #1
 8006878:	2b00      	cmp	r3, #0
 800687a:	d004      	beq.n	8006886 <USB_EPStartXfer+0xbaa>
 800687c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006880:	3301      	adds	r3, #1
 8006882:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006886:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800688a:	b29b      	uxth	r3, r3
 800688c:	029b      	lsls	r3, r3, #10
 800688e:	b29a      	uxth	r2, r3
 8006890:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006894:	801a      	strh	r2, [r3, #0]
 8006896:	e042      	b.n	800691e <USB_EPStartXfer+0xc42>
 8006898:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800689c:	095b      	lsrs	r3, r3, #5
 800689e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80068a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80068a6:	f003 031f 	and.w	r3, r3, #31
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d104      	bne.n	80068b8 <USB_EPStartXfer+0xbdc>
 80068ae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80068b2:	3b01      	subs	r3, #1
 80068b4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80068b8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80068bc:	b29b      	uxth	r3, r3
 80068be:	029b      	lsls	r3, r3, #10
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80068d0:	801a      	strh	r2, [r3, #0]
 80068d2:	e024      	b.n	800691e <USB_EPStartXfer+0xc42>
 80068d4:	463b      	mov	r3, r7
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	785b      	ldrb	r3, [r3, #1]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d11f      	bne.n	800691e <USB_EPStartXfer+0xc42>
 80068de:	1d3b      	adds	r3, r7, #4
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80068e6:	1d3b      	adds	r3, r7, #4
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	461a      	mov	r2, r3
 80068f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80068f6:	4413      	add	r3, r2
 80068f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80068fc:	463b      	mov	r3, r7
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	011a      	lsls	r2, r3, #4
 8006904:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006908:	4413      	add	r3, r2
 800690a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800690e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006912:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006916:	b29a      	uxth	r2, r3
 8006918:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800691c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800691e:	463b      	mov	r3, r7
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	891b      	ldrh	r3, [r3, #8]
 8006924:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006928:	463b      	mov	r3, r7
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	6959      	ldr	r1, [r3, #20]
 800692e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006932:	b29b      	uxth	r3, r3
 8006934:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006938:	1d38      	adds	r0, r7, #4
 800693a:	6800      	ldr	r0, [r0, #0]
 800693c:	f000 fe03 	bl	8007546 <USB_WritePMA>
          ep->xfer_buff += len;
 8006940:	463b      	mov	r3, r7
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	695a      	ldr	r2, [r3, #20]
 8006946:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800694a:	441a      	add	r2, r3
 800694c:	463b      	mov	r3, r7
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8006952:	463b      	mov	r3, r7
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	6a1a      	ldr	r2, [r3, #32]
 8006958:	463b      	mov	r3, r7
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	429a      	cmp	r2, r3
 8006960:	d909      	bls.n	8006976 <USB_EPStartXfer+0xc9a>
          {
            ep->xfer_len_db -= len;
 8006962:	463b      	mov	r3, r7
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6a1a      	ldr	r2, [r3, #32]
 8006968:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800696c:	1ad2      	subs	r2, r2, r3
 800696e:	463b      	mov	r3, r7
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	621a      	str	r2, [r3, #32]
 8006974:	e008      	b.n	8006988 <USB_EPStartXfer+0xcac>
          }
          else
          {
            len = ep->xfer_len_db;
 8006976:	463b      	mov	r3, r7
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 8006980:	463b      	mov	r3, r7
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2200      	movs	r2, #0
 8006986:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 8006988:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 80ab 	beq.w	8006ae8 <USB_EPStartXfer+0xe0c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006992:	1d3b      	adds	r3, r7, #4
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800699a:	463b      	mov	r3, r7
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	785b      	ldrb	r3, [r3, #1]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d16f      	bne.n	8006a84 <USB_EPStartXfer+0xda8>
 80069a4:	1d3b      	adds	r3, r7, #4
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80069ac:	1d3b      	adds	r3, r7, #4
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	461a      	mov	r2, r3
 80069b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80069bc:	4413      	add	r3, r2
 80069be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80069c2:	463b      	mov	r3, r7
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	011a      	lsls	r2, r3, #4
 80069ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80069ce:	4413      	add	r3, r2
 80069d0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80069d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80069d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d116      	bne.n	8006a0e <USB_EPStartXfer+0xd32>
 80069e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069f2:	801a      	strh	r2, [r3, #0]
 80069f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069f8:	881b      	ldrh	r3, [r3, #0]
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a04:	b29a      	uxth	r2, r3
 8006a06:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a0a:	801a      	strh	r2, [r3, #0]
 8006a0c:	e05b      	b.n	8006ac6 <USB_EPStartXfer+0xdea>
 8006a0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a12:	2b3e      	cmp	r3, #62	; 0x3e
 8006a14:	d818      	bhi.n	8006a48 <USB_EPStartXfer+0xd6c>
 8006a16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a1a:	085b      	lsrs	r3, r3, #1
 8006a1c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006a20:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d004      	beq.n	8006a36 <USB_EPStartXfer+0xd5a>
 8006a2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a30:	3301      	adds	r3, #1
 8006a32:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006a36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	029b      	lsls	r3, r3, #10
 8006a3e:	b29a      	uxth	r2, r3
 8006a40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a44:	801a      	strh	r2, [r3, #0]
 8006a46:	e03e      	b.n	8006ac6 <USB_EPStartXfer+0xdea>
 8006a48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a4c:	095b      	lsrs	r3, r3, #5
 8006a4e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006a52:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006a56:	f003 031f 	and.w	r3, r3, #31
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d104      	bne.n	8006a68 <USB_EPStartXfer+0xd8c>
 8006a5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a62:	3b01      	subs	r3, #1
 8006a64:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006a68:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	029b      	lsls	r3, r3, #10
 8006a70:	b29b      	uxth	r3, r3
 8006a72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a7a:	b29a      	uxth	r2, r3
 8006a7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a80:	801a      	strh	r2, [r3, #0]
 8006a82:	e020      	b.n	8006ac6 <USB_EPStartXfer+0xdea>
 8006a84:	463b      	mov	r3, r7
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	785b      	ldrb	r3, [r3, #1]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d11b      	bne.n	8006ac6 <USB_EPStartXfer+0xdea>
 8006a8e:	1d3b      	adds	r3, r7, #4
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	461a      	mov	r2, r3
 8006a9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006a9e:	4413      	add	r3, r2
 8006aa0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006aa4:	463b      	mov	r3, r7
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	781b      	ldrb	r3, [r3, #0]
 8006aaa:	011a      	lsls	r2, r3, #4
 8006aac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006ab6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006aba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006abe:	b29a      	uxth	r2, r3
 8006ac0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ac4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006ac6:	463b      	mov	r3, r7
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	895b      	ldrh	r3, [r3, #10]
 8006acc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006ad0:	463b      	mov	r3, r7
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	6959      	ldr	r1, [r3, #20]
 8006ad6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006ae0:	1d38      	adds	r0, r7, #4
 8006ae2:	6800      	ldr	r0, [r0, #0]
 8006ae4:	f000 fd2f 	bl	8007546 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006ae8:	1d3b      	adds	r3, r7, #4
 8006aea:	681a      	ldr	r2, [r3, #0]
 8006aec:	463b      	mov	r3, r7
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	781b      	ldrb	r3, [r3, #0]
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	4413      	add	r3, r2
 8006af6:	881b      	ldrh	r3, [r3, #0]
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	f107 020a 	add.w	r2, r7, #10
 8006afe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b06:	8013      	strh	r3, [r2, #0]
 8006b08:	f107 030a 	add.w	r3, r7, #10
 8006b0c:	f107 020a 	add.w	r2, r7, #10
 8006b10:	8812      	ldrh	r2, [r2, #0]
 8006b12:	f082 0210 	eor.w	r2, r2, #16
 8006b16:	801a      	strh	r2, [r3, #0]
 8006b18:	f107 030a 	add.w	r3, r7, #10
 8006b1c:	f107 020a 	add.w	r2, r7, #10
 8006b20:	8812      	ldrh	r2, [r2, #0]
 8006b22:	f082 0220 	eor.w	r2, r2, #32
 8006b26:	801a      	strh	r2, [r3, #0]
 8006b28:	1d3b      	adds	r3, r7, #4
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	463b      	mov	r3, r7
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	441a      	add	r2, r3
 8006b36:	f107 030a 	add.w	r3, r7, #10
 8006b3a:	881b      	ldrh	r3, [r3, #0]
 8006b3c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b40:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	8013      	strh	r3, [r2, #0]
 8006b50:	e3b5      	b.n	80072be <USB_EPStartXfer+0x15e2>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006b52:	463b      	mov	r3, r7
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	7b1b      	ldrb	r3, [r3, #12]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f040 8090 	bne.w	8006c7e <USB_EPStartXfer+0xfa2>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006b5e:	463b      	mov	r3, r7
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	699a      	ldr	r2, [r3, #24]
 8006b64:	463b      	mov	r3, r7
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d90e      	bls.n	8006b8c <USB_EPStartXfer+0xeb0>
      {
        len = ep->maxpacket;
 8006b6e:	463b      	mov	r3, r7
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 8006b78:	463b      	mov	r3, r7
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	699a      	ldr	r2, [r3, #24]
 8006b7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006b82:	1ad2      	subs	r2, r2, r3
 8006b84:	463b      	mov	r3, r7
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	619a      	str	r2, [r3, #24]
 8006b8a:	e008      	b.n	8006b9e <USB_EPStartXfer+0xec2>
      }
      else
      {
        len = ep->xfer_len;
 8006b8c:	463b      	mov	r3, r7
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	699b      	ldr	r3, [r3, #24]
 8006b92:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8006b96:	463b      	mov	r3, r7
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006b9e:	1d3b      	adds	r3, r7, #4
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006ba6:	1d3b      	adds	r3, r7, #4
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006bb6:	4413      	add	r3, r2
 8006bb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006bbc:	463b      	mov	r3, r7
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	781b      	ldrb	r3, [r3, #0]
 8006bc2:	011a      	lsls	r2, r3, #4
 8006bc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006bc8:	4413      	add	r3, r2
 8006bca:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006bce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006bd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d116      	bne.n	8006c08 <USB_EPStartXfer+0xf2c>
 8006bda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006bde:	881b      	ldrh	r3, [r3, #0]
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006be6:	b29a      	uxth	r2, r3
 8006be8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006bec:	801a      	strh	r2, [r3, #0]
 8006bee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006bf2:	881b      	ldrh	r3, [r3, #0]
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c04:	801a      	strh	r2, [r3, #0]
 8006c06:	e32c      	b.n	8007262 <USB_EPStartXfer+0x1586>
 8006c08:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c0c:	2b3e      	cmp	r3, #62	; 0x3e
 8006c0e:	d818      	bhi.n	8006c42 <USB_EPStartXfer+0xf66>
 8006c10:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c14:	085b      	lsrs	r3, r3, #1
 8006c16:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006c1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d004      	beq.n	8006c30 <USB_EPStartXfer+0xf54>
 8006c26:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006c30:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	029b      	lsls	r3, r3, #10
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c3e:	801a      	strh	r2, [r3, #0]
 8006c40:	e30f      	b.n	8007262 <USB_EPStartXfer+0x1586>
 8006c42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c46:	095b      	lsrs	r3, r3, #5
 8006c48:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006c4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c50:	f003 031f 	and.w	r3, r3, #31
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d104      	bne.n	8006c62 <USB_EPStartXfer+0xf86>
 8006c58:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c5c:	3b01      	subs	r3, #1
 8006c5e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8006c62:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	029b      	lsls	r3, r3, #10
 8006c6a:	b29b      	uxth	r3, r3
 8006c6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006c7a:	801a      	strh	r2, [r3, #0]
 8006c7c:	e2f1      	b.n	8007262 <USB_EPStartXfer+0x1586>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006c7e:	463b      	mov	r3, r7
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	78db      	ldrb	r3, [r3, #3]
 8006c84:	2b02      	cmp	r3, #2
 8006c86:	f040 818f 	bne.w	8006fa8 <USB_EPStartXfer+0x12cc>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006c8a:	463b      	mov	r3, r7
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	785b      	ldrb	r3, [r3, #1]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d175      	bne.n	8006d80 <USB_EPStartXfer+0x10a4>
 8006c94:	1d3b      	adds	r3, r7, #4
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006c9c:	1d3b      	adds	r3, r7, #4
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006cac:	4413      	add	r3, r2
 8006cae:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006cb2:	463b      	mov	r3, r7
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	011a      	lsls	r2, r3, #4
 8006cba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006cbe:	4413      	add	r3, r2
 8006cc0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006cc4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006cc8:	463b      	mov	r3, r7
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d116      	bne.n	8006d00 <USB_EPStartXfer+0x1024>
 8006cd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006cd6:	881b      	ldrh	r3, [r3, #0]
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006ce4:	801a      	strh	r2, [r3, #0]
 8006ce6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006cea:	881b      	ldrh	r3, [r3, #0]
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cf6:	b29a      	uxth	r2, r3
 8006cf8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006cfc:	801a      	strh	r2, [r3, #0]
 8006cfe:	e065      	b.n	8006dcc <USB_EPStartXfer+0x10f0>
 8006d00:	463b      	mov	r3, r7
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	2b3e      	cmp	r3, #62	; 0x3e
 8006d08:	d81a      	bhi.n	8006d40 <USB_EPStartXfer+0x1064>
 8006d0a:	463b      	mov	r3, r7
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	691b      	ldr	r3, [r3, #16]
 8006d10:	085b      	lsrs	r3, r3, #1
 8006d12:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006d16:	463b      	mov	r3, r7
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d004      	beq.n	8006d2e <USB_EPStartXfer+0x1052>
 8006d24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d28:	3301      	adds	r3, #1
 8006d2a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	029b      	lsls	r3, r3, #10
 8006d36:	b29a      	uxth	r2, r3
 8006d38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006d3c:	801a      	strh	r2, [r3, #0]
 8006d3e:	e045      	b.n	8006dcc <USB_EPStartXfer+0x10f0>
 8006d40:	463b      	mov	r3, r7
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	691b      	ldr	r3, [r3, #16]
 8006d46:	095b      	lsrs	r3, r3, #5
 8006d48:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006d4c:	463b      	mov	r3, r7
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	691b      	ldr	r3, [r3, #16]
 8006d52:	f003 031f 	and.w	r3, r3, #31
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d104      	bne.n	8006d64 <USB_EPStartXfer+0x1088>
 8006d5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	029b      	lsls	r3, r3, #10
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006d7c:	801a      	strh	r2, [r3, #0]
 8006d7e:	e025      	b.n	8006dcc <USB_EPStartXfer+0x10f0>
 8006d80:	463b      	mov	r3, r7
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	785b      	ldrb	r3, [r3, #1]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d120      	bne.n	8006dcc <USB_EPStartXfer+0x10f0>
 8006d8a:	1d3b      	adds	r3, r7, #4
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006d92:	1d3b      	adds	r3, r7, #4
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006da2:	4413      	add	r3, r2
 8006da4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006da8:	463b      	mov	r3, r7
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	011a      	lsls	r2, r3, #4
 8006db0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006db4:	4413      	add	r3, r2
 8006db6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006dba:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006dbe:	463b      	mov	r3, r7
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006dca:	801a      	strh	r2, [r3, #0]
 8006dcc:	1d3b      	adds	r3, r7, #4
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006dd4:	463b      	mov	r3, r7
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	785b      	ldrb	r3, [r3, #1]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d175      	bne.n	8006eca <USB_EPStartXfer+0x11ee>
 8006dde:	1d3b      	adds	r3, r7, #4
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006de6:	1d3b      	adds	r3, r7, #4
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	461a      	mov	r2, r3
 8006df2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006df6:	4413      	add	r3, r2
 8006df8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006dfc:	463b      	mov	r3, r7
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	011a      	lsls	r2, r3, #4
 8006e04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006e08:	4413      	add	r3, r2
 8006e0a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e0e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006e12:	463b      	mov	r3, r7
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d116      	bne.n	8006e4a <USB_EPStartXfer+0x116e>
 8006e1c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e20:	881b      	ldrh	r3, [r3, #0]
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e28:	b29a      	uxth	r2, r3
 8006e2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e2e:	801a      	strh	r2, [r3, #0]
 8006e30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e40:	b29a      	uxth	r2, r3
 8006e42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e46:	801a      	strh	r2, [r3, #0]
 8006e48:	e061      	b.n	8006f0e <USB_EPStartXfer+0x1232>
 8006e4a:	463b      	mov	r3, r7
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	691b      	ldr	r3, [r3, #16]
 8006e50:	2b3e      	cmp	r3, #62	; 0x3e
 8006e52:	d81a      	bhi.n	8006e8a <USB_EPStartXfer+0x11ae>
 8006e54:	463b      	mov	r3, r7
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	085b      	lsrs	r3, r3, #1
 8006e5c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006e60:	463b      	mov	r3, r7
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	691b      	ldr	r3, [r3, #16]
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d004      	beq.n	8006e78 <USB_EPStartXfer+0x119c>
 8006e6e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006e72:	3301      	adds	r3, #1
 8006e74:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006e78:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	029b      	lsls	r3, r3, #10
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006e86:	801a      	strh	r2, [r3, #0]
 8006e88:	e041      	b.n	8006f0e <USB_EPStartXfer+0x1232>
 8006e8a:	463b      	mov	r3, r7
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	095b      	lsrs	r3, r3, #5
 8006e92:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006e96:	463b      	mov	r3, r7
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	f003 031f 	and.w	r3, r3, #31
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d104      	bne.n	8006eae <USB_EPStartXfer+0x11d2>
 8006ea4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006eae:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	029b      	lsls	r3, r3, #10
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ebc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006ec6:	801a      	strh	r2, [r3, #0]
 8006ec8:	e021      	b.n	8006f0e <USB_EPStartXfer+0x1232>
 8006eca:	463b      	mov	r3, r7
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	785b      	ldrb	r3, [r3, #1]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d11c      	bne.n	8006f0e <USB_EPStartXfer+0x1232>
 8006ed4:	1d3b      	adds	r3, r7, #4
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	461a      	mov	r2, r3
 8006ee0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ee4:	4413      	add	r3, r2
 8006ee6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006eea:	463b      	mov	r3, r7
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	011a      	lsls	r2, r3, #4
 8006ef2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006ef6:	4413      	add	r3, r2
 8006ef8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006efc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006f00:	463b      	mov	r3, r7
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006f0c:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006f0e:	463b      	mov	r3, r7
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	69db      	ldr	r3, [r3, #28]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 81a4 	beq.w	8007262 <USB_EPStartXfer+0x1586>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006f1a:	1d3b      	adds	r3, r7, #4
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	463b      	mov	r3, r7
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	4413      	add	r3, r2
 8006f28:	881b      	ldrh	r3, [r3, #0]
 8006f2a:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006f2e:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d005      	beq.n	8006f46 <USB_EPStartXfer+0x126a>
 8006f3a:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006f3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10d      	bne.n	8006f62 <USB_EPStartXfer+0x1286>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006f46:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006f4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	f040 8187 	bne.w	8007262 <USB_EPStartXfer+0x1586>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006f54:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f040 8180 	bne.w	8007262 <USB_EPStartXfer+0x1586>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8006f62:	1d3b      	adds	r3, r7, #4
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	463b      	mov	r3, r7
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f7c:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8006f80:	1d3b      	adds	r3, r7, #4
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	463b      	mov	r3, r7
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	441a      	add	r2, r3
 8006f8e:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8006f92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f9e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006fa2:	b29b      	uxth	r3, r3
 8006fa4:	8013      	strh	r3, [r2, #0]
 8006fa6:	e15c      	b.n	8007262 <USB_EPStartXfer+0x1586>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006fa8:	463b      	mov	r3, r7
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	78db      	ldrb	r3, [r3, #3]
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	f040 8155 	bne.w	800725e <USB_EPStartXfer+0x1582>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006fb4:	463b      	mov	r3, r7
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	699a      	ldr	r2, [r3, #24]
 8006fba:	463b      	mov	r3, r7
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d90e      	bls.n	8006fe2 <USB_EPStartXfer+0x1306>
        {
          len = ep->maxpacket;
 8006fc4:	463b      	mov	r3, r7
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	691b      	ldr	r3, [r3, #16]
 8006fca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8006fce:	463b      	mov	r3, r7
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	699a      	ldr	r2, [r3, #24]
 8006fd4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006fd8:	1ad2      	subs	r2, r2, r3
 8006fda:	463b      	mov	r3, r7
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	619a      	str	r2, [r3, #24]
 8006fe0:	e008      	b.n	8006ff4 <USB_EPStartXfer+0x1318>
        }
        else
        {
          len = ep->xfer_len;
 8006fe2:	463b      	mov	r3, r7
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	699b      	ldr	r3, [r3, #24]
 8006fe8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 8006fec:	463b      	mov	r3, r7
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006ff4:	463b      	mov	r3, r7
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	785b      	ldrb	r3, [r3, #1]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d16f      	bne.n	80070de <USB_EPStartXfer+0x1402>
 8006ffe:	1d3b      	adds	r3, r7, #4
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8007006:	1d3b      	adds	r3, r7, #4
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800700e:	b29b      	uxth	r3, r3
 8007010:	461a      	mov	r2, r3
 8007012:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007016:	4413      	add	r3, r2
 8007018:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800701c:	463b      	mov	r3, r7
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	781b      	ldrb	r3, [r3, #0]
 8007022:	011a      	lsls	r2, r3, #4
 8007024:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8007028:	4413      	add	r3, r2
 800702a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800702e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007032:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007036:	2b00      	cmp	r3, #0
 8007038:	d116      	bne.n	8007068 <USB_EPStartXfer+0x138c>
 800703a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800703e:	881b      	ldrh	r3, [r3, #0]
 8007040:	b29b      	uxth	r3, r3
 8007042:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007046:	b29a      	uxth	r2, r3
 8007048:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800704c:	801a      	strh	r2, [r3, #0]
 800704e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007052:	881b      	ldrh	r3, [r3, #0]
 8007054:	b29b      	uxth	r3, r3
 8007056:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800705a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800705e:	b29a      	uxth	r2, r3
 8007060:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007064:	801a      	strh	r2, [r3, #0]
 8007066:	e05f      	b.n	8007128 <USB_EPStartXfer+0x144c>
 8007068:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800706c:	2b3e      	cmp	r3, #62	; 0x3e
 800706e:	d818      	bhi.n	80070a2 <USB_EPStartXfer+0x13c6>
 8007070:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007074:	085b      	lsrs	r3, r3, #1
 8007076:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800707a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	2b00      	cmp	r3, #0
 8007084:	d004      	beq.n	8007090 <USB_EPStartXfer+0x13b4>
 8007086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800708a:	3301      	adds	r3, #1
 800708c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007090:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007094:	b29b      	uxth	r3, r3
 8007096:	029b      	lsls	r3, r3, #10
 8007098:	b29a      	uxth	r2, r3
 800709a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800709e:	801a      	strh	r2, [r3, #0]
 80070a0:	e042      	b.n	8007128 <USB_EPStartXfer+0x144c>
 80070a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070a6:	095b      	lsrs	r3, r3, #5
 80070a8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80070ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80070b0:	f003 031f 	and.w	r3, r3, #31
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d104      	bne.n	80070c2 <USB_EPStartXfer+0x13e6>
 80070b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070bc:	3b01      	subs	r3, #1
 80070be:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80070c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	029b      	lsls	r3, r3, #10
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070d4:	b29a      	uxth	r2, r3
 80070d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80070da:	801a      	strh	r2, [r3, #0]
 80070dc:	e024      	b.n	8007128 <USB_EPStartXfer+0x144c>
 80070de:	463b      	mov	r3, r7
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	785b      	ldrb	r3, [r3, #1]
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d11f      	bne.n	8007128 <USB_EPStartXfer+0x144c>
 80070e8:	1d3b      	adds	r3, r7, #4
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80070f0:	1d3b      	adds	r3, r7, #4
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	461a      	mov	r2, r3
 80070fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007100:	4413      	add	r3, r2
 8007102:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8007106:	463b      	mov	r3, r7
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	011a      	lsls	r2, r3, #4
 800710e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007112:	4413      	add	r3, r2
 8007114:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007118:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800711c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007120:	b29a      	uxth	r2, r3
 8007122:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8007126:	801a      	strh	r2, [r3, #0]
 8007128:	1d3b      	adds	r3, r7, #4
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007130:	463b      	mov	r3, r7
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	785b      	ldrb	r3, [r3, #1]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d16f      	bne.n	800721a <USB_EPStartXfer+0x153e>
 800713a:	1d3b      	adds	r3, r7, #4
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007142:	1d3b      	adds	r3, r7, #4
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800714a:	b29b      	uxth	r3, r3
 800714c:	461a      	mov	r2, r3
 800714e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007152:	4413      	add	r3, r2
 8007154:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007158:	463b      	mov	r3, r7
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	781b      	ldrb	r3, [r3, #0]
 800715e:	011a      	lsls	r2, r3, #4
 8007160:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007164:	4413      	add	r3, r2
 8007166:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800716a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800716e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007172:	2b00      	cmp	r3, #0
 8007174:	d116      	bne.n	80071a4 <USB_EPStartXfer+0x14c8>
 8007176:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800717a:	881b      	ldrh	r3, [r3, #0]
 800717c:	b29b      	uxth	r3, r3
 800717e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007182:	b29a      	uxth	r2, r3
 8007184:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007188:	801a      	strh	r2, [r3, #0]
 800718a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800718e:	881b      	ldrh	r3, [r3, #0]
 8007190:	b29b      	uxth	r3, r3
 8007192:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007196:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800719a:	b29a      	uxth	r2, r3
 800719c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071a0:	801a      	strh	r2, [r3, #0]
 80071a2:	e05e      	b.n	8007262 <USB_EPStartXfer+0x1586>
 80071a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071a8:	2b3e      	cmp	r3, #62	; 0x3e
 80071aa:	d818      	bhi.n	80071de <USB_EPStartXfer+0x1502>
 80071ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071b0:	085b      	lsrs	r3, r3, #1
 80071b2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80071b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d004      	beq.n	80071cc <USB_EPStartXfer+0x14f0>
 80071c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80071c6:	3301      	adds	r3, #1
 80071c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80071cc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	029b      	lsls	r3, r3, #10
 80071d4:	b29a      	uxth	r2, r3
 80071d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071da:	801a      	strh	r2, [r3, #0]
 80071dc:	e041      	b.n	8007262 <USB_EPStartXfer+0x1586>
 80071de:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071e2:	095b      	lsrs	r3, r3, #5
 80071e4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80071e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80071ec:	f003 031f 	and.w	r3, r3, #31
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d104      	bne.n	80071fe <USB_EPStartXfer+0x1522>
 80071f4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80071f8:	3b01      	subs	r3, #1
 80071fa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80071fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007202:	b29b      	uxth	r3, r3
 8007204:	029b      	lsls	r3, r3, #10
 8007206:	b29b      	uxth	r3, r3
 8007208:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800720c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007210:	b29a      	uxth	r2, r3
 8007212:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007216:	801a      	strh	r2, [r3, #0]
 8007218:	e023      	b.n	8007262 <USB_EPStartXfer+0x1586>
 800721a:	463b      	mov	r3, r7
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	785b      	ldrb	r3, [r3, #1]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d11e      	bne.n	8007262 <USB_EPStartXfer+0x1586>
 8007224:	1d3b      	adds	r3, r7, #4
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800722c:	b29b      	uxth	r3, r3
 800722e:	461a      	mov	r2, r3
 8007230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007234:	4413      	add	r3, r2
 8007236:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800723a:	463b      	mov	r3, r7
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	781b      	ldrb	r3, [r3, #0]
 8007240:	011a      	lsls	r2, r3, #4
 8007242:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007246:	4413      	add	r3, r2
 8007248:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800724c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007250:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007254:	b29a      	uxth	r2, r3
 8007256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800725a:	801a      	strh	r2, [r3, #0]
 800725c:	e001      	b.n	8007262 <USB_EPStartXfer+0x1586>
      }
      else
      {
        return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e02e      	b.n	80072c0 <USB_EPStartXfer+0x15e4>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007262:	1d3b      	adds	r3, r7, #4
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	463b      	mov	r3, r7
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	4413      	add	r3, r2
 8007270:	881b      	ldrh	r3, [r3, #0]
 8007272:	b29b      	uxth	r3, r3
 8007274:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007278:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800727c:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007280:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007284:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007288:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800728c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8007290:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007294:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8007298:	1d3b      	adds	r3, r7, #4
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	463b      	mov	r3, r7
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	009b      	lsls	r3, r3, #2
 80072a4:	441a      	add	r2, r3
 80072a6:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80072aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80072b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80072be:	2300      	movs	r3, #0
}
 80072c0:	4618      	mov	r0, r3
 80072c2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}

080072ca <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80072ca:	b480      	push	{r7}
 80072cc:	b085      	sub	sp, #20
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
 80072d2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	785b      	ldrb	r3, [r3, #1]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d020      	beq.n	800731e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	4413      	add	r3, r2
 80072e6:	881b      	ldrh	r3, [r3, #0]
 80072e8:	b29b      	uxth	r3, r3
 80072ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072f2:	81bb      	strh	r3, [r7, #12]
 80072f4:	89bb      	ldrh	r3, [r7, #12]
 80072f6:	f083 0310 	eor.w	r3, r3, #16
 80072fa:	81bb      	strh	r3, [r7, #12]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	441a      	add	r2, r3
 8007306:	89bb      	ldrh	r3, [r7, #12]
 8007308:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800730c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007310:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007314:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007318:	b29b      	uxth	r3, r3
 800731a:	8013      	strh	r3, [r2, #0]
 800731c:	e01f      	b.n	800735e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	4413      	add	r3, r2
 8007328:	881b      	ldrh	r3, [r3, #0]
 800732a:	b29b      	uxth	r3, r3
 800732c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007330:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007334:	81fb      	strh	r3, [r7, #14]
 8007336:	89fb      	ldrh	r3, [r7, #14]
 8007338:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800733c:	81fb      	strh	r3, [r7, #14]
 800733e:	687a      	ldr	r2, [r7, #4]
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	441a      	add	r2, r3
 8007348:	89fb      	ldrh	r3, [r7, #14]
 800734a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800734e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007352:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800735a:	b29b      	uxth	r3, r3
 800735c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3714      	adds	r7, #20
 8007364:	46bd      	mov	sp, r7
 8007366:	bc80      	pop	{r7}
 8007368:	4770      	bx	lr

0800736a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800736a:	b480      	push	{r7}
 800736c:	b087      	sub	sp, #28
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
 8007372:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	7b1b      	ldrb	r3, [r3, #12]
 8007378:	2b00      	cmp	r3, #0
 800737a:	f040 809d 	bne.w	80074b8 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	785b      	ldrb	r3, [r3, #1]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d04c      	beq.n	8007420 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4413      	add	r3, r2
 8007390:	881b      	ldrh	r3, [r3, #0]
 8007392:	823b      	strh	r3, [r7, #16]
 8007394:	8a3b      	ldrh	r3, [r7, #16]
 8007396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800739a:	2b00      	cmp	r3, #0
 800739c:	d01b      	beq.n	80073d6 <USB_EPClearStall+0x6c>
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	781b      	ldrb	r3, [r3, #0]
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4413      	add	r3, r2
 80073a8:	881b      	ldrh	r3, [r3, #0]
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073b4:	81fb      	strh	r3, [r7, #14]
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	441a      	add	r2, r3
 80073c0:	89fb      	ldrh	r3, [r7, #14]
 80073c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80073c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80073ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	78db      	ldrb	r3, [r3, #3]
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d06c      	beq.n	80074b8 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	4413      	add	r3, r2
 80073e8:	881b      	ldrh	r3, [r3, #0]
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073f4:	81bb      	strh	r3, [r7, #12]
 80073f6:	89bb      	ldrh	r3, [r7, #12]
 80073f8:	f083 0320 	eor.w	r3, r3, #32
 80073fc:	81bb      	strh	r3, [r7, #12]
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	009b      	lsls	r3, r3, #2
 8007406:	441a      	add	r2, r3
 8007408:	89bb      	ldrh	r3, [r7, #12]
 800740a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800740e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007412:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007416:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800741a:	b29b      	uxth	r3, r3
 800741c:	8013      	strh	r3, [r2, #0]
 800741e:	e04b      	b.n	80074b8 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	4413      	add	r3, r2
 800742a:	881b      	ldrh	r3, [r3, #0]
 800742c:	82fb      	strh	r3, [r7, #22]
 800742e:	8afb      	ldrh	r3, [r7, #22]
 8007430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007434:	2b00      	cmp	r3, #0
 8007436:	d01b      	beq.n	8007470 <USB_EPClearStall+0x106>
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	009b      	lsls	r3, r3, #2
 8007440:	4413      	add	r3, r2
 8007442:	881b      	ldrh	r3, [r3, #0]
 8007444:	b29b      	uxth	r3, r3
 8007446:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800744a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800744e:	82bb      	strh	r3, [r7, #20]
 8007450:	687a      	ldr	r2, [r7, #4]
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	441a      	add	r2, r3
 800745a:	8abb      	ldrh	r3, [r7, #20]
 800745c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007460:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007464:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007468:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800746c:	b29b      	uxth	r3, r3
 800746e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	009b      	lsls	r3, r3, #2
 8007478:	4413      	add	r3, r2
 800747a:	881b      	ldrh	r3, [r3, #0]
 800747c:	b29b      	uxth	r3, r3
 800747e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007486:	827b      	strh	r3, [r7, #18]
 8007488:	8a7b      	ldrh	r3, [r7, #18]
 800748a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800748e:	827b      	strh	r3, [r7, #18]
 8007490:	8a7b      	ldrh	r3, [r7, #18]
 8007492:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007496:	827b      	strh	r3, [r7, #18]
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	009b      	lsls	r3, r3, #2
 80074a0:	441a      	add	r2, r3
 80074a2:	8a7b      	ldrh	r3, [r7, #18]
 80074a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80074a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80074ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	371c      	adds	r7, #28
 80074be:	46bd      	mov	sp, r7
 80074c0:	bc80      	pop	{r7}
 80074c2:	4770      	bx	lr

080074c4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	460b      	mov	r3, r1
 80074ce:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80074d0:	78fb      	ldrb	r3, [r7, #3]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d103      	bne.n	80074de <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2280      	movs	r2, #128	; 0x80
 80074da:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bc80      	pop	{r7}
 80074e8:	4770      	bx	lr

080074ea <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b083      	sub	sp, #12
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80074f2:	2300      	movs	r3, #0
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	370c      	adds	r7, #12
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bc80      	pop	{r7}
 80074fc:	4770      	bx	lr

080074fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80074fe:	b480      	push	{r7}
 8007500:	b083      	sub	sp, #12
 8007502:	af00      	add	r7, sp, #0
 8007504:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	bc80      	pop	{r7}
 8007510:	4770      	bx	lr

08007512 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007512:	b480      	push	{r7}
 8007514:	b085      	sub	sp, #20
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007520:	b29b      	uxth	r3, r3
 8007522:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007524:	68fb      	ldr	r3, [r7, #12]
}
 8007526:	4618      	mov	r0, r3
 8007528:	3714      	adds	r7, #20
 800752a:	46bd      	mov	sp, r7
 800752c:	bc80      	pop	{r7}
 800752e:	4770      	bx	lr

08007530 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007530:	b480      	push	{r7}
 8007532:	b083      	sub	sp, #12
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	bc80      	pop	{r7}
 8007544:	4770      	bx	lr

08007546 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007546:	b480      	push	{r7}
 8007548:	b08d      	sub	sp, #52	; 0x34
 800754a:	af00      	add	r7, sp, #0
 800754c:	60f8      	str	r0, [r7, #12]
 800754e:	60b9      	str	r1, [r7, #8]
 8007550:	4611      	mov	r1, r2
 8007552:	461a      	mov	r2, r3
 8007554:	460b      	mov	r3, r1
 8007556:	80fb      	strh	r3, [r7, #6]
 8007558:	4613      	mov	r3, r2
 800755a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800755c:	88bb      	ldrh	r3, [r7, #4]
 800755e:	3301      	adds	r3, #1
 8007560:	085b      	lsrs	r3, r3, #1
 8007562:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800756c:	88fb      	ldrh	r3, [r7, #6]
 800756e:	005a      	lsls	r2, r3, #1
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	4413      	add	r3, r2
 8007574:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007578:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800757a:	6a3b      	ldr	r3, [r7, #32]
 800757c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800757e:	e01e      	b.n	80075be <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	781b      	ldrb	r3, [r3, #0]
 8007584:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8007586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007588:	3301      	adds	r3, #1
 800758a:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800758c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	b29b      	uxth	r3, r3
 8007592:	021b      	lsls	r3, r3, #8
 8007594:	b29b      	uxth	r3, r3
 8007596:	461a      	mov	r2, r3
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	4313      	orrs	r3, r2
 800759c:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	b29a      	uxth	r2, r3
 80075a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80075a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a8:	3302      	adds	r3, #2
 80075aa:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80075ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ae:	3302      	adds	r3, #2
 80075b0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b4:	3301      	adds	r3, #1
 80075b6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80075b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ba:	3b01      	subs	r3, #1
 80075bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80075be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1dd      	bne.n	8007580 <USB_WritePMA+0x3a>
  }
}
 80075c4:	bf00      	nop
 80075c6:	bf00      	nop
 80075c8:	3734      	adds	r7, #52	; 0x34
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bc80      	pop	{r7}
 80075ce:	4770      	bx	lr

080075d0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80075d0:	b480      	push	{r7}
 80075d2:	b08b      	sub	sp, #44	; 0x2c
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	4611      	mov	r1, r2
 80075dc:	461a      	mov	r2, r3
 80075de:	460b      	mov	r3, r1
 80075e0:	80fb      	strh	r3, [r7, #6]
 80075e2:	4613      	mov	r3, r2
 80075e4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80075e6:	88bb      	ldrh	r3, [r7, #4]
 80075e8:	085b      	lsrs	r3, r3, #1
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80075f6:	88fb      	ldrh	r3, [r7, #6]
 80075f8:	005a      	lsls	r2, r3, #1
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	4413      	add	r3, r2
 80075fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007602:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007604:	69bb      	ldr	r3, [r7, #24]
 8007606:	627b      	str	r3, [r7, #36]	; 0x24
 8007608:	e01b      	b.n	8007642 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	881b      	ldrh	r3, [r3, #0]
 800760e:	b29b      	uxth	r3, r3
 8007610:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007612:	6a3b      	ldr	r3, [r7, #32]
 8007614:	3302      	adds	r3, #2
 8007616:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	b2da      	uxtb	r2, r3
 800761c:	69fb      	ldr	r3, [r7, #28]
 800761e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	3301      	adds	r3, #1
 8007624:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	0a1b      	lsrs	r3, r3, #8
 800762a:	b2da      	uxtb	r2, r3
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007630:	69fb      	ldr	r3, [r7, #28]
 8007632:	3301      	adds	r3, #1
 8007634:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007636:	6a3b      	ldr	r3, [r7, #32]
 8007638:	3302      	adds	r3, #2
 800763a:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800763c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800763e:	3b01      	subs	r3, #1
 8007640:	627b      	str	r3, [r7, #36]	; 0x24
 8007642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007644:	2b00      	cmp	r3, #0
 8007646:	d1e0      	bne.n	800760a <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007648:	88bb      	ldrh	r3, [r7, #4]
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	b29b      	uxth	r3, r3
 8007650:	2b00      	cmp	r3, #0
 8007652:	d007      	beq.n	8007664 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8007654:	6a3b      	ldr	r3, [r7, #32]
 8007656:	881b      	ldrh	r3, [r3, #0]
 8007658:	b29b      	uxth	r3, r3
 800765a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	b2da      	uxtb	r2, r3
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	701a      	strb	r2, [r3, #0]
  }
}
 8007664:	bf00      	nop
 8007666:	372c      	adds	r7, #44	; 0x2c
 8007668:	46bd      	mov	sp, r7
 800766a:	bc80      	pop	{r7}
 800766c:	4770      	bx	lr

0800766e <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
 8007676:	460b      	mov	r3, r1
 8007678:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800767a:	2300      	movs	r3, #0
 800767c:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	7c1b      	ldrb	r3, [r3, #16]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d115      	bne.n	80076b2 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007686:	f44f 7300 	mov.w	r3, #512	; 0x200
 800768a:	2202      	movs	r2, #2
 800768c:	2181      	movs	r1, #129	; 0x81
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f001 fe87 	bl	80093a2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2201      	movs	r2, #1
 8007698:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800769a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800769e:	2202      	movs	r2, #2
 80076a0:	2101      	movs	r1, #1
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f001 fe7d 	bl	80093a2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80076b0:	e012      	b.n	80076d8 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80076b2:	2340      	movs	r3, #64	; 0x40
 80076b4:	2202      	movs	r2, #2
 80076b6:	2181      	movs	r1, #129	; 0x81
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f001 fe72 	bl	80093a2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2201      	movs	r2, #1
 80076c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80076c4:	2340      	movs	r3, #64	; 0x40
 80076c6:	2202      	movs	r2, #2
 80076c8:	2101      	movs	r1, #1
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f001 fe69 	bl	80093a2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80076d8:	2308      	movs	r3, #8
 80076da:	2203      	movs	r2, #3
 80076dc:	2182      	movs	r1, #130	; 0x82
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f001 fe5f 	bl	80093a2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80076ea:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80076ee:	f001 ff7f 	bl	80095f0 <USBD_static_malloc>
 80076f2:	4602      	mov	r2, r0
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007700:	2b00      	cmp	r3, #0
 8007702:	d102      	bne.n	800770a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007704:	2301      	movs	r3, #1
 8007706:	73fb      	strb	r3, [r7, #15]
 8007708:	e026      	b.n	8007758 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007710:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2200      	movs	r2, #0
 8007720:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	2200      	movs	r2, #0
 8007728:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	7c1b      	ldrb	r3, [r3, #16]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d109      	bne.n	8007748 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800773a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800773e:	2101      	movs	r1, #1
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f001 ff1f 	bl	8009584 <USBD_LL_PrepareReceive>
 8007746:	e007      	b.n	8007758 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800774e:	2340      	movs	r3, #64	; 0x40
 8007750:	2101      	movs	r1, #1
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f001 ff16 	bl	8009584 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007758:	7bfb      	ldrb	r3, [r7, #15]
}
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007762:	b580      	push	{r7, lr}
 8007764:	b084      	sub	sp, #16
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
 800776a:	460b      	mov	r3, r1
 800776c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800776e:	2300      	movs	r3, #0
 8007770:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007772:	2181      	movs	r1, #129	; 0x81
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f001 fe3a 	bl	80093ee <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007780:	2101      	movs	r1, #1
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f001 fe33 	bl	80093ee <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007790:	2182      	movs	r1, #130	; 0x82
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f001 fe2b 	bl	80093ee <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d00e      	beq.n	80077c6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80077ae:	685b      	ldr	r3, [r3, #4]
 80077b0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077b8:	4618      	mov	r0, r3
 80077ba:	f001 ff25 	bl	8009608 <USBD_static_free>
    pdev->pClassData = NULL;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80077c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077e0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80077e2:	2300      	movs	r3, #0
 80077e4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80077e6:	2300      	movs	r3, #0
 80077e8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80077ea:	2300      	movs	r3, #0
 80077ec:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d039      	beq.n	800786e <USBD_CDC_Setup+0x9e>
 80077fa:	2b20      	cmp	r3, #32
 80077fc:	d17f      	bne.n	80078fe <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	88db      	ldrh	r3, [r3, #6]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d029      	beq.n	800785a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	b25b      	sxtb	r3, r3
 800780c:	2b00      	cmp	r3, #0
 800780e:	da11      	bge.n	8007834 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	683a      	ldr	r2, [r7, #0]
 800781a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800781c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800781e:	683a      	ldr	r2, [r7, #0]
 8007820:	88d2      	ldrh	r2, [r2, #6]
 8007822:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007824:	6939      	ldr	r1, [r7, #16]
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	88db      	ldrh	r3, [r3, #6]
 800782a:	461a      	mov	r2, r3
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f001 fa0a 	bl	8008c46 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007832:	e06b      	b.n	800790c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	785a      	ldrb	r2, [r3, #1]
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	88db      	ldrh	r3, [r3, #6]
 8007842:	b2da      	uxtb	r2, r3
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800784a:	6939      	ldr	r1, [r7, #16]
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	88db      	ldrh	r3, [r3, #6]
 8007850:	461a      	mov	r2, r3
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f001 fa25 	bl	8008ca2 <USBD_CtlPrepareRx>
      break;
 8007858:	e058      	b.n	800790c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007860:	689b      	ldr	r3, [r3, #8]
 8007862:	683a      	ldr	r2, [r7, #0]
 8007864:	7850      	ldrb	r0, [r2, #1]
 8007866:	2200      	movs	r2, #0
 8007868:	6839      	ldr	r1, [r7, #0]
 800786a:	4798      	blx	r3
      break;
 800786c:	e04e      	b.n	800790c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	785b      	ldrb	r3, [r3, #1]
 8007872:	2b0b      	cmp	r3, #11
 8007874:	d02e      	beq.n	80078d4 <USBD_CDC_Setup+0x104>
 8007876:	2b0b      	cmp	r3, #11
 8007878:	dc38      	bgt.n	80078ec <USBD_CDC_Setup+0x11c>
 800787a:	2b00      	cmp	r3, #0
 800787c:	d002      	beq.n	8007884 <USBD_CDC_Setup+0xb4>
 800787e:	2b0a      	cmp	r3, #10
 8007880:	d014      	beq.n	80078ac <USBD_CDC_Setup+0xdc>
 8007882:	e033      	b.n	80078ec <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800788a:	2b03      	cmp	r3, #3
 800788c:	d107      	bne.n	800789e <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800788e:	f107 030c 	add.w	r3, r7, #12
 8007892:	2202      	movs	r2, #2
 8007894:	4619      	mov	r1, r3
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f001 f9d5 	bl	8008c46 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800789c:	e02e      	b.n	80078fc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800789e:	6839      	ldr	r1, [r7, #0]
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f001 f966 	bl	8008b72 <USBD_CtlError>
            ret = USBD_FAIL;
 80078a6:	2302      	movs	r3, #2
 80078a8:	75fb      	strb	r3, [r7, #23]
          break;
 80078aa:	e027      	b.n	80078fc <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078b2:	2b03      	cmp	r3, #3
 80078b4:	d107      	bne.n	80078c6 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80078b6:	f107 030f 	add.w	r3, r7, #15
 80078ba:	2201      	movs	r2, #1
 80078bc:	4619      	mov	r1, r3
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f001 f9c1 	bl	8008c46 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80078c4:	e01a      	b.n	80078fc <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80078c6:	6839      	ldr	r1, [r7, #0]
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f001 f952 	bl	8008b72 <USBD_CtlError>
            ret = USBD_FAIL;
 80078ce:	2302      	movs	r3, #2
 80078d0:	75fb      	strb	r3, [r7, #23]
          break;
 80078d2:	e013      	b.n	80078fc <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078da:	2b03      	cmp	r3, #3
 80078dc:	d00d      	beq.n	80078fa <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80078de:	6839      	ldr	r1, [r7, #0]
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f001 f946 	bl	8008b72 <USBD_CtlError>
            ret = USBD_FAIL;
 80078e6:	2302      	movs	r3, #2
 80078e8:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80078ea:	e006      	b.n	80078fa <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80078ec:	6839      	ldr	r1, [r7, #0]
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f001 f93f 	bl	8008b72 <USBD_CtlError>
          ret = USBD_FAIL;
 80078f4:	2302      	movs	r3, #2
 80078f6:	75fb      	strb	r3, [r7, #23]
          break;
 80078f8:	e000      	b.n	80078fc <USBD_CDC_Setup+0x12c>
          break;
 80078fa:	bf00      	nop
      }
      break;
 80078fc:	e006      	b.n	800790c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80078fe:	6839      	ldr	r1, [r7, #0]
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f001 f936 	bl	8008b72 <USBD_CtlError>
      ret = USBD_FAIL;
 8007906:	2302      	movs	r3, #2
 8007908:	75fb      	strb	r3, [r7, #23]
      break;
 800790a:	bf00      	nop
  }

  return ret;
 800790c:	7dfb      	ldrb	r3, [r7, #23]
}
 800790e:	4618      	mov	r0, r3
 8007910:	3718      	adds	r7, #24
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007916:	b580      	push	{r7, lr}
 8007918:	b084      	sub	sp, #16
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
 800791e:	460b      	mov	r3, r1
 8007920:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007928:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007930:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007938:	2b00      	cmp	r3, #0
 800793a:	d03a      	beq.n	80079b2 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800793c:	78fa      	ldrb	r2, [r7, #3]
 800793e:	6879      	ldr	r1, [r7, #4]
 8007940:	4613      	mov	r3, r2
 8007942:	009b      	lsls	r3, r3, #2
 8007944:	4413      	add	r3, r2
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	440b      	add	r3, r1
 800794a:	331c      	adds	r3, #28
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d029      	beq.n	80079a6 <USBD_CDC_DataIn+0x90>
 8007952:	78fa      	ldrb	r2, [r7, #3]
 8007954:	6879      	ldr	r1, [r7, #4]
 8007956:	4613      	mov	r3, r2
 8007958:	009b      	lsls	r3, r3, #2
 800795a:	4413      	add	r3, r2
 800795c:	009b      	lsls	r3, r3, #2
 800795e:	440b      	add	r3, r1
 8007960:	331c      	adds	r3, #28
 8007962:	681a      	ldr	r2, [r3, #0]
 8007964:	78f9      	ldrb	r1, [r7, #3]
 8007966:	68b8      	ldr	r0, [r7, #8]
 8007968:	460b      	mov	r3, r1
 800796a:	009b      	lsls	r3, r3, #2
 800796c:	440b      	add	r3, r1
 800796e:	00db      	lsls	r3, r3, #3
 8007970:	4403      	add	r3, r0
 8007972:	3338      	adds	r3, #56	; 0x38
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	fbb2 f1f3 	udiv	r1, r2, r3
 800797a:	fb03 f301 	mul.w	r3, r3, r1
 800797e:	1ad3      	subs	r3, r2, r3
 8007980:	2b00      	cmp	r3, #0
 8007982:	d110      	bne.n	80079a6 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007984:	78fa      	ldrb	r2, [r7, #3]
 8007986:	6879      	ldr	r1, [r7, #4]
 8007988:	4613      	mov	r3, r2
 800798a:	009b      	lsls	r3, r3, #2
 800798c:	4413      	add	r3, r2
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	440b      	add	r3, r1
 8007992:	331c      	adds	r3, #28
 8007994:	2200      	movs	r2, #0
 8007996:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007998:	78f9      	ldrb	r1, [r7, #3]
 800799a:	2300      	movs	r3, #0
 800799c:	2200      	movs	r2, #0
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f001 fdcd 	bl	800953e <USBD_LL_Transmit>
 80079a4:	e003      	b.n	80079ae <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80079ae:	2300      	movs	r3, #0
 80079b0:	e000      	b.n	80079b4 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80079b2:	2302      	movs	r3, #2
  }
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3710      	adds	r7, #16
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	460b      	mov	r3, r1
 80079c6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079ce:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80079d0:	78fb      	ldrb	r3, [r7, #3]
 80079d2:	4619      	mov	r1, r3
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f001 fdf8 	bl	80095ca <USBD_LL_GetRxDataSize>
 80079da:	4602      	mov	r2, r0
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00d      	beq.n	8007a08 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	68fa      	ldr	r2, [r7, #12]
 80079f6:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007a00:	4611      	mov	r1, r2
 8007a02:	4798      	blx	r3

    return USBD_OK;
 8007a04:	2300      	movs	r3, #0
 8007a06:	e000      	b.n	8007a0a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007a08:	2302      	movs	r3, #2
  }
}
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	3710      	adds	r7, #16
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b084      	sub	sp, #16
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a20:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d015      	beq.n	8007a58 <USBD_CDC_EP0_RxReady+0x46>
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007a32:	2bff      	cmp	r3, #255	; 0xff
 8007a34:	d010      	beq.n	8007a58 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	68fa      	ldr	r2, [r7, #12]
 8007a40:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007a44:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007a4c:	b292      	uxth	r2, r2
 8007a4e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	22ff      	movs	r2, #255	; 0xff
 8007a54:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
	...

08007a64 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2243      	movs	r2, #67	; 0x43
 8007a70:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007a72:	4b03      	ldr	r3, [pc, #12]	; (8007a80 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bc80      	pop	{r7}
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	200000b0 	.word	0x200000b0

08007a84 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2243      	movs	r2, #67	; 0x43
 8007a90:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007a92:	4b03      	ldr	r3, [pc, #12]	; (8007aa0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	370c      	adds	r7, #12
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bc80      	pop	{r7}
 8007a9c:	4770      	bx	lr
 8007a9e:	bf00      	nop
 8007aa0:	2000006c 	.word	0x2000006c

08007aa4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2243      	movs	r2, #67	; 0x43
 8007ab0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007ab2:	4b03      	ldr	r3, [pc, #12]	; (8007ac0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bc80      	pop	{r7}
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	200000f4 	.word	0x200000f4

08007ac4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	220a      	movs	r2, #10
 8007ad0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007ad2:	4b03      	ldr	r3, [pc, #12]	; (8007ae0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bc80      	pop	{r7}
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop
 8007ae0:	20000028 	.word	0x20000028

08007ae4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007aee:	2302      	movs	r3, #2
 8007af0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d005      	beq.n	8007b04 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	683a      	ldr	r2, [r7, #0]
 8007afc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007b00:	2300      	movs	r3, #0
 8007b02:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3714      	adds	r7, #20
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bc80      	pop	{r7}
 8007b0e:	4770      	bx	lr

08007b10 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b087      	sub	sp, #28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b24:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	68ba      	ldr	r2, [r7, #8]
 8007b2a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007b2e:	88fa      	ldrh	r2, [r7, #6]
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	371c      	adds	r7, #28
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bc80      	pop	{r7}
 8007b40:	4770      	bx	lr

08007b42 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007b42:	b480      	push	{r7}
 8007b44:	b085      	sub	sp, #20
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
 8007b4a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b52:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	683a      	ldr	r2, [r7, #0]
 8007b58:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3714      	adds	r7, #20
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bc80      	pop	{r7}
 8007b66:	4770      	bx	lr

08007b68 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b76:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d01c      	beq.n	8007bbc <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d115      	bne.n	8007bb8 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	2181      	movs	r1, #129	; 0x81
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	f001 fcc5 	bl	800953e <USBD_LL_Transmit>

      return USBD_OK;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	e002      	b.n	8007bbe <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	e000      	b.n	8007bbe <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007bbc:	2302      	movs	r3, #2
  }
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3710      	adds	r7, #16
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b084      	sub	sp, #16
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bd4:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d017      	beq.n	8007c10 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	7c1b      	ldrb	r3, [r3, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d109      	bne.n	8007bfc <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007bee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bf2:	2101      	movs	r1, #1
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f001 fcc5 	bl	8009584 <USBD_LL_PrepareReceive>
 8007bfa:	e007      	b.n	8007c0c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007c02:	2340      	movs	r3, #64	; 0x40
 8007c04:	2101      	movs	r1, #1
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f001 fcbc 	bl	8009584 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	e000      	b.n	8007c12 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007c10:	2302      	movs	r3, #2
  }
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3710      	adds	r7, #16
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}

08007c1a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b084      	sub	sp, #16
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	60f8      	str	r0, [r7, #12]
 8007c22:	60b9      	str	r1, [r7, #8]
 8007c24:	4613      	mov	r3, r2
 8007c26:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d101      	bne.n	8007c32 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007c2e:	2302      	movs	r3, #2
 8007c30:	e01a      	b.n	8007c68 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d003      	beq.n	8007c44 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d003      	beq.n	8007c52 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2201      	movs	r2, #1
 8007c56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	79fa      	ldrb	r2, [r7, #7]
 8007c5e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007c60:	68f8      	ldr	r0, [r7, #12]
 8007c62:	f001 fb29 	bl	80092b8 <USBD_LL_Init>

  return USBD_OK;
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3710      	adds	r7, #16
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b085      	sub	sp, #20
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d006      	beq.n	8007c92 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	73fb      	strb	r3, [r7, #15]
 8007c90:	e001      	b.n	8007c96 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007c92:	2302      	movs	r3, #2
 8007c94:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3714      	adds	r7, #20
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bc80      	pop	{r7}
 8007ca0:	4770      	bx	lr

08007ca2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007ca2:	b580      	push	{r7, lr}
 8007ca4:	b082      	sub	sp, #8
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f001 fb5e 	bl	800936c <USBD_LL_Start>

  return USBD_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3708      	adds	r7, #8
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007cba:	b480      	push	{r7}
 8007cbc:	b083      	sub	sp, #12
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	370c      	adds	r7, #12
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bc80      	pop	{r7}
 8007ccc:	4770      	bx	lr

08007cce <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b084      	sub	sp, #16
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007cda:	2302      	movs	r3, #2
 8007cdc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00c      	beq.n	8007d02 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	78fa      	ldrb	r2, [r7, #3]
 8007cf2:	4611      	mov	r1, r2
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	4798      	blx	r3
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d101      	bne.n	8007d02 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d04:	4618      	mov	r0, r3
 8007d06:	3710      	adds	r7, #16
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	bd80      	pop	{r7, pc}

08007d0c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	460b      	mov	r3, r1
 8007d16:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	78fa      	ldrb	r2, [r7, #3]
 8007d22:	4611      	mov	r1, r2
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	4798      	blx	r3

  return USBD_OK;
 8007d28:	2300      	movs	r3, #0
}
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	3708      	adds	r7, #8
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}

08007d32 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	b082      	sub	sp, #8
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
 8007d3a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007d42:	6839      	ldr	r1, [r7, #0]
 8007d44:	4618      	mov	r0, r3
 8007d46:	f000 fed8 	bl	8008afa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007d58:	461a      	mov	r2, r3
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007d66:	f003 031f 	and.w	r3, r3, #31
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d016      	beq.n	8007d9c <USBD_LL_SetupStage+0x6a>
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d81c      	bhi.n	8007dac <USBD_LL_SetupStage+0x7a>
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d002      	beq.n	8007d7c <USBD_LL_SetupStage+0x4a>
 8007d76:	2b01      	cmp	r3, #1
 8007d78:	d008      	beq.n	8007d8c <USBD_LL_SetupStage+0x5a>
 8007d7a:	e017      	b.n	8007dac <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007d82:	4619      	mov	r1, r3
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 f9cb 	bl	8008120 <USBD_StdDevReq>
      break;
 8007d8a:	e01a      	b.n	8007dc2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007d92:	4619      	mov	r1, r3
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f000 fa2d 	bl	80081f4 <USBD_StdItfReq>
      break;
 8007d9a:	e012      	b.n	8007dc2 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007da2:	4619      	mov	r1, r3
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 fa6d 	bl	8008284 <USBD_StdEPReq>
      break;
 8007daa:	e00a      	b.n	8007dc2 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007db2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	4619      	mov	r1, r3
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f001 fb36 	bl	800942c <USBD_LL_StallEP>
      break;
 8007dc0:	bf00      	nop
  }

  return USBD_OK;
 8007dc2:	2300      	movs	r3, #0
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3708      	adds	r7, #8
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	607a      	str	r2, [r7, #4]
 8007dd8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007dda:	7afb      	ldrb	r3, [r7, #11]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d14b      	bne.n	8007e78 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007de6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007dee:	2b03      	cmp	r3, #3
 8007df0:	d134      	bne.n	8007e5c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	68da      	ldr	r2, [r3, #12]
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	691b      	ldr	r3, [r3, #16]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d919      	bls.n	8007e32 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	68da      	ldr	r2, [r3, #12]
 8007e02:	697b      	ldr	r3, [r7, #20]
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	1ad2      	subs	r2, r2, r3
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	68da      	ldr	r2, [r3, #12]
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d203      	bcs.n	8007e20 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007e18:	697b      	ldr	r3, [r7, #20]
 8007e1a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007e1c:	b29b      	uxth	r3, r3
 8007e1e:	e002      	b.n	8007e26 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	461a      	mov	r2, r3
 8007e28:	6879      	ldr	r1, [r7, #4]
 8007e2a:	68f8      	ldr	r0, [r7, #12]
 8007e2c:	f000 ff57 	bl	8008cde <USBD_CtlContinueRx>
 8007e30:	e038      	b.n	8007ea4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00a      	beq.n	8007e54 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007e44:	2b03      	cmp	r3, #3
 8007e46:	d105      	bne.n	8007e54 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e4e:	691b      	ldr	r3, [r3, #16]
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007e54:	68f8      	ldr	r0, [r7, #12]
 8007e56:	f000 ff54 	bl	8008d02 <USBD_CtlSendStatus>
 8007e5a:	e023      	b.n	8007ea4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007e62:	2b05      	cmp	r3, #5
 8007e64:	d11e      	bne.n	8007ea4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007e6e:	2100      	movs	r1, #0
 8007e70:	68f8      	ldr	r0, [r7, #12]
 8007e72:	f001 fadb 	bl	800942c <USBD_LL_StallEP>
 8007e76:	e015      	b.n	8007ea4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e7e:	699b      	ldr	r3, [r3, #24]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00d      	beq.n	8007ea0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007e8a:	2b03      	cmp	r3, #3
 8007e8c:	d108      	bne.n	8007ea0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	7afa      	ldrb	r2, [r7, #11]
 8007e98:	4611      	mov	r1, r2
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	4798      	blx	r3
 8007e9e:	e001      	b.n	8007ea4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007ea0:	2302      	movs	r3, #2
 8007ea2:	e000      	b.n	8007ea6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3718      	adds	r7, #24
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}

08007eae <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b086      	sub	sp, #24
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	60f8      	str	r0, [r7, #12]
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	607a      	str	r2, [r7, #4]
 8007eba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007ebc:	7afb      	ldrb	r3, [r7, #11]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d17f      	bne.n	8007fc2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	3314      	adds	r3, #20
 8007ec6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007ece:	2b02      	cmp	r3, #2
 8007ed0:	d15c      	bne.n	8007f8c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	68da      	ldr	r2, [r3, #12]
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d915      	bls.n	8007f0a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	68da      	ldr	r2, [r3, #12]
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	1ad2      	subs	r2, r2, r3
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	6879      	ldr	r1, [r7, #4]
 8007ef6:	68f8      	ldr	r0, [r7, #12]
 8007ef8:	f000 fec1 	bl	8008c7e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007efc:	2300      	movs	r3, #0
 8007efe:	2200      	movs	r2, #0
 8007f00:	2100      	movs	r1, #0
 8007f02:	68f8      	ldr	r0, [r7, #12]
 8007f04:	f001 fb3e 	bl	8009584 <USBD_LL_PrepareReceive>
 8007f08:	e04e      	b.n	8007fa8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	6912      	ldr	r2, [r2, #16]
 8007f12:	fbb3 f1f2 	udiv	r1, r3, r2
 8007f16:	fb02 f201 	mul.w	r2, r2, r1
 8007f1a:	1a9b      	subs	r3, r3, r2
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d11c      	bne.n	8007f5a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	689a      	ldr	r2, [r3, #8]
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d316      	bcc.n	8007f5a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	689a      	ldr	r2, [r3, #8]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d20f      	bcs.n	8007f5a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	2100      	movs	r1, #0
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f000 fe9d 	bl	8008c7e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	2200      	movs	r2, #0
 8007f50:	2100      	movs	r1, #0
 8007f52:	68f8      	ldr	r0, [r7, #12]
 8007f54:	f001 fb16 	bl	8009584 <USBD_LL_PrepareReceive>
 8007f58:	e026      	b.n	8007fa8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00a      	beq.n	8007f7c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007f6c:	2b03      	cmp	r3, #3
 8007f6e:	d105      	bne.n	8007f7c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f76:	68db      	ldr	r3, [r3, #12]
 8007f78:	68f8      	ldr	r0, [r7, #12]
 8007f7a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007f7c:	2180      	movs	r1, #128	; 0x80
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f001 fa54 	bl	800942c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007f84:	68f8      	ldr	r0, [r7, #12]
 8007f86:	f000 fecf 	bl	8008d28 <USBD_CtlReceiveStatus>
 8007f8a:	e00d      	b.n	8007fa8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007f92:	2b04      	cmp	r3, #4
 8007f94:	d004      	beq.n	8007fa0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d103      	bne.n	8007fa8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007fa0:	2180      	movs	r1, #128	; 0x80
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f001 fa42 	bl	800942c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d11d      	bne.n	8007fee <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007fb2:	68f8      	ldr	r0, [r7, #12]
 8007fb4:	f7ff fe81 	bl	8007cba <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007fc0:	e015      	b.n	8007fee <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fc8:	695b      	ldr	r3, [r3, #20]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00d      	beq.n	8007fea <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007fd4:	2b03      	cmp	r3, #3
 8007fd6:	d108      	bne.n	8007fea <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fde:	695b      	ldr	r3, [r3, #20]
 8007fe0:	7afa      	ldrb	r2, [r7, #11]
 8007fe2:	4611      	mov	r1, r2
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	4798      	blx	r3
 8007fe8:	e001      	b.n	8007fee <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007fea:	2302      	movs	r3, #2
 8007fec:	e000      	b.n	8007ff0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3718      	adds	r7, #24
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008000:	2340      	movs	r3, #64	; 0x40
 8008002:	2200      	movs	r2, #0
 8008004:	2100      	movs	r1, #0
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f001 f9cb 	bl	80093a2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2240      	movs	r2, #64	; 0x40
 8008018:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800801c:	2340      	movs	r3, #64	; 0x40
 800801e:	2200      	movs	r2, #0
 8008020:	2180      	movs	r1, #128	; 0x80
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f001 f9bd 	bl	80093a2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2240      	movs	r2, #64	; 0x40
 8008032:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2201      	movs	r2, #1
 8008038:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008058:	2b00      	cmp	r3, #0
 800805a:	d009      	beq.n	8008070 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	687a      	ldr	r2, [r7, #4]
 8008066:	6852      	ldr	r2, [r2, #4]
 8008068:	b2d2      	uxtb	r2, r2
 800806a:	4611      	mov	r1, r2
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	4798      	blx	r3
  }

  return USBD_OK;
 8008070:	2300      	movs	r3, #0
}
 8008072:	4618      	mov	r0, r3
 8008074:	3708      	adds	r7, #8
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800807a:	b480      	push	{r7}
 800807c:	b083      	sub	sp, #12
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
 8008082:	460b      	mov	r3, r1
 8008084:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	78fa      	ldrb	r2, [r7, #3]
 800808a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800808c:	2300      	movs	r3, #0
}
 800808e:	4618      	mov	r0, r3
 8008090:	370c      	adds	r7, #12
 8008092:	46bd      	mov	sp, r7
 8008094:	bc80      	pop	{r7}
 8008096:	4770      	bx	lr

08008098 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2204      	movs	r2, #4
 80080b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80080b4:	2300      	movs	r3, #0
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	370c      	adds	r7, #12
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bc80      	pop	{r7}
 80080be:	4770      	bx	lr

080080c0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080ce:	2b04      	cmp	r3, #4
 80080d0:	d105      	bne.n	80080de <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bc80      	pop	{r7}
 80080e8:	4770      	bx	lr

080080ea <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b082      	sub	sp, #8
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080f8:	2b03      	cmp	r3, #3
 80080fa:	d10b      	bne.n	8008114 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008102:	69db      	ldr	r3, [r3, #28]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d005      	beq.n	8008114 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800810e:	69db      	ldr	r3, [r3, #28]
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3708      	adds	r7, #8
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
	...

08008120 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800812a:	2300      	movs	r3, #0
 800812c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	781b      	ldrb	r3, [r3, #0]
 8008132:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008136:	2b40      	cmp	r3, #64	; 0x40
 8008138:	d005      	beq.n	8008146 <USBD_StdDevReq+0x26>
 800813a:	2b40      	cmp	r3, #64	; 0x40
 800813c:	d84f      	bhi.n	80081de <USBD_StdDevReq+0xbe>
 800813e:	2b00      	cmp	r3, #0
 8008140:	d009      	beq.n	8008156 <USBD_StdDevReq+0x36>
 8008142:	2b20      	cmp	r3, #32
 8008144:	d14b      	bne.n	80081de <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	6839      	ldr	r1, [r7, #0]
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	4798      	blx	r3
      break;
 8008154:	e048      	b.n	80081e8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	785b      	ldrb	r3, [r3, #1]
 800815a:	2b09      	cmp	r3, #9
 800815c:	d839      	bhi.n	80081d2 <USBD_StdDevReq+0xb2>
 800815e:	a201      	add	r2, pc, #4	; (adr r2, 8008164 <USBD_StdDevReq+0x44>)
 8008160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008164:	080081b5 	.word	0x080081b5
 8008168:	080081c9 	.word	0x080081c9
 800816c:	080081d3 	.word	0x080081d3
 8008170:	080081bf 	.word	0x080081bf
 8008174:	080081d3 	.word	0x080081d3
 8008178:	08008197 	.word	0x08008197
 800817c:	0800818d 	.word	0x0800818d
 8008180:	080081d3 	.word	0x080081d3
 8008184:	080081ab 	.word	0x080081ab
 8008188:	080081a1 	.word	0x080081a1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800818c:	6839      	ldr	r1, [r7, #0]
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f000 f9dc 	bl	800854c <USBD_GetDescriptor>
          break;
 8008194:	e022      	b.n	80081dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008196:	6839      	ldr	r1, [r7, #0]
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f000 fb3f 	bl	800881c <USBD_SetAddress>
          break;
 800819e:	e01d      	b.n	80081dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80081a0:	6839      	ldr	r1, [r7, #0]
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fb7e 	bl	80088a4 <USBD_SetConfig>
          break;
 80081a8:	e018      	b.n	80081dc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80081aa:	6839      	ldr	r1, [r7, #0]
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 fc07 	bl	80089c0 <USBD_GetConfig>
          break;
 80081b2:	e013      	b.n	80081dc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80081b4:	6839      	ldr	r1, [r7, #0]
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 fc37 	bl	8008a2a <USBD_GetStatus>
          break;
 80081bc:	e00e      	b.n	80081dc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80081be:	6839      	ldr	r1, [r7, #0]
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 fc65 	bl	8008a90 <USBD_SetFeature>
          break;
 80081c6:	e009      	b.n	80081dc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80081c8:	6839      	ldr	r1, [r7, #0]
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 fc74 	bl	8008ab8 <USBD_ClrFeature>
          break;
 80081d0:	e004      	b.n	80081dc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80081d2:	6839      	ldr	r1, [r7, #0]
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f000 fccc 	bl	8008b72 <USBD_CtlError>
          break;
 80081da:	bf00      	nop
      }
      break;
 80081dc:	e004      	b.n	80081e8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80081de:	6839      	ldr	r1, [r7, #0]
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 fcc6 	bl	8008b72 <USBD_CtlError>
      break;
 80081e6:	bf00      	nop
  }

  return ret;
 80081e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3710      	adds	r7, #16
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop

080081f4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80081fe:	2300      	movs	r3, #0
 8008200:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	781b      	ldrb	r3, [r3, #0]
 8008206:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800820a:	2b40      	cmp	r3, #64	; 0x40
 800820c:	d005      	beq.n	800821a <USBD_StdItfReq+0x26>
 800820e:	2b40      	cmp	r3, #64	; 0x40
 8008210:	d82e      	bhi.n	8008270 <USBD_StdItfReq+0x7c>
 8008212:	2b00      	cmp	r3, #0
 8008214:	d001      	beq.n	800821a <USBD_StdItfReq+0x26>
 8008216:	2b20      	cmp	r3, #32
 8008218:	d12a      	bne.n	8008270 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008220:	3b01      	subs	r3, #1
 8008222:	2b02      	cmp	r3, #2
 8008224:	d81d      	bhi.n	8008262 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	889b      	ldrh	r3, [r3, #4]
 800822a:	b2db      	uxtb	r3, r3
 800822c:	2b01      	cmp	r3, #1
 800822e:	d813      	bhi.n	8008258 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	6839      	ldr	r1, [r7, #0]
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	4798      	blx	r3
 800823e:	4603      	mov	r3, r0
 8008240:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	88db      	ldrh	r3, [r3, #6]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d110      	bne.n	800826c <USBD_StdItfReq+0x78>
 800824a:	7bfb      	ldrb	r3, [r7, #15]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d10d      	bne.n	800826c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 fd56 	bl	8008d02 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008256:	e009      	b.n	800826c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8008258:	6839      	ldr	r1, [r7, #0]
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 fc89 	bl	8008b72 <USBD_CtlError>
          break;
 8008260:	e004      	b.n	800826c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008262:	6839      	ldr	r1, [r7, #0]
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 fc84 	bl	8008b72 <USBD_CtlError>
          break;
 800826a:	e000      	b.n	800826e <USBD_StdItfReq+0x7a>
          break;
 800826c:	bf00      	nop
      }
      break;
 800826e:	e004      	b.n	800827a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008270:	6839      	ldr	r1, [r7, #0]
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 fc7d 	bl	8008b72 <USBD_CtlError>
      break;
 8008278:	bf00      	nop
  }

  return USBD_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800828e:	2300      	movs	r3, #0
 8008290:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	889b      	ldrh	r3, [r3, #4]
 8008296:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80082a0:	2b40      	cmp	r3, #64	; 0x40
 80082a2:	d007      	beq.n	80082b4 <USBD_StdEPReq+0x30>
 80082a4:	2b40      	cmp	r3, #64	; 0x40
 80082a6:	f200 8146 	bhi.w	8008536 <USBD_StdEPReq+0x2b2>
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d00a      	beq.n	80082c4 <USBD_StdEPReq+0x40>
 80082ae:	2b20      	cmp	r3, #32
 80082b0:	f040 8141 	bne.w	8008536 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	6839      	ldr	r1, [r7, #0]
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	4798      	blx	r3
      break;
 80082c2:	e13d      	b.n	8008540 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80082cc:	2b20      	cmp	r3, #32
 80082ce:	d10a      	bne.n	80082e6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	6839      	ldr	r1, [r7, #0]
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	4798      	blx	r3
 80082de:	4603      	mov	r3, r0
 80082e0:	73fb      	strb	r3, [r7, #15]

        return ret;
 80082e2:	7bfb      	ldrb	r3, [r7, #15]
 80082e4:	e12d      	b.n	8008542 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	785b      	ldrb	r3, [r3, #1]
 80082ea:	2b03      	cmp	r3, #3
 80082ec:	d007      	beq.n	80082fe <USBD_StdEPReq+0x7a>
 80082ee:	2b03      	cmp	r3, #3
 80082f0:	f300 811b 	bgt.w	800852a <USBD_StdEPReq+0x2a6>
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d072      	beq.n	80083de <USBD_StdEPReq+0x15a>
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d03a      	beq.n	8008372 <USBD_StdEPReq+0xee>
 80082fc:	e115      	b.n	800852a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008304:	2b02      	cmp	r3, #2
 8008306:	d002      	beq.n	800830e <USBD_StdEPReq+0x8a>
 8008308:	2b03      	cmp	r3, #3
 800830a:	d015      	beq.n	8008338 <USBD_StdEPReq+0xb4>
 800830c:	e02b      	b.n	8008366 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800830e:	7bbb      	ldrb	r3, [r7, #14]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d00c      	beq.n	800832e <USBD_StdEPReq+0xaa>
 8008314:	7bbb      	ldrb	r3, [r7, #14]
 8008316:	2b80      	cmp	r3, #128	; 0x80
 8008318:	d009      	beq.n	800832e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800831a:	7bbb      	ldrb	r3, [r7, #14]
 800831c:	4619      	mov	r1, r3
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f001 f884 	bl	800942c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008324:	2180      	movs	r1, #128	; 0x80
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f001 f880 	bl	800942c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800832c:	e020      	b.n	8008370 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800832e:	6839      	ldr	r1, [r7, #0]
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f000 fc1e 	bl	8008b72 <USBD_CtlError>
              break;
 8008336:	e01b      	b.n	8008370 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	885b      	ldrh	r3, [r3, #2]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d10e      	bne.n	800835e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008340:	7bbb      	ldrb	r3, [r7, #14]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d00b      	beq.n	800835e <USBD_StdEPReq+0xda>
 8008346:	7bbb      	ldrb	r3, [r7, #14]
 8008348:	2b80      	cmp	r3, #128	; 0x80
 800834a:	d008      	beq.n	800835e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	88db      	ldrh	r3, [r3, #6]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d104      	bne.n	800835e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008354:	7bbb      	ldrb	r3, [r7, #14]
 8008356:	4619      	mov	r1, r3
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f001 f867 	bl	800942c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 fccf 	bl	8008d02 <USBD_CtlSendStatus>

              break;
 8008364:	e004      	b.n	8008370 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8008366:	6839      	ldr	r1, [r7, #0]
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 fc02 	bl	8008b72 <USBD_CtlError>
              break;
 800836e:	bf00      	nop
          }
          break;
 8008370:	e0e0      	b.n	8008534 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008378:	2b02      	cmp	r3, #2
 800837a:	d002      	beq.n	8008382 <USBD_StdEPReq+0xfe>
 800837c:	2b03      	cmp	r3, #3
 800837e:	d015      	beq.n	80083ac <USBD_StdEPReq+0x128>
 8008380:	e026      	b.n	80083d0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008382:	7bbb      	ldrb	r3, [r7, #14]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d00c      	beq.n	80083a2 <USBD_StdEPReq+0x11e>
 8008388:	7bbb      	ldrb	r3, [r7, #14]
 800838a:	2b80      	cmp	r3, #128	; 0x80
 800838c:	d009      	beq.n	80083a2 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800838e:	7bbb      	ldrb	r3, [r7, #14]
 8008390:	4619      	mov	r1, r3
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f001 f84a 	bl	800942c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008398:	2180      	movs	r1, #128	; 0x80
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f001 f846 	bl	800942c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80083a0:	e01c      	b.n	80083dc <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80083a2:	6839      	ldr	r1, [r7, #0]
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 fbe4 	bl	8008b72 <USBD_CtlError>
              break;
 80083aa:	e017      	b.n	80083dc <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	885b      	ldrh	r3, [r3, #2]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d112      	bne.n	80083da <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80083b4:	7bbb      	ldrb	r3, [r7, #14]
 80083b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d004      	beq.n	80083c8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80083be:	7bbb      	ldrb	r3, [r7, #14]
 80083c0:	4619      	mov	r1, r3
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f001 f851 	bl	800946a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 fc9a 	bl	8008d02 <USBD_CtlSendStatus>
              }
              break;
 80083ce:	e004      	b.n	80083da <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80083d0:	6839      	ldr	r1, [r7, #0]
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fbcd 	bl	8008b72 <USBD_CtlError>
              break;
 80083d8:	e000      	b.n	80083dc <USBD_StdEPReq+0x158>
              break;
 80083da:	bf00      	nop
          }
          break;
 80083dc:	e0aa      	b.n	8008534 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d002      	beq.n	80083ee <USBD_StdEPReq+0x16a>
 80083e8:	2b03      	cmp	r3, #3
 80083ea:	d032      	beq.n	8008452 <USBD_StdEPReq+0x1ce>
 80083ec:	e097      	b.n	800851e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80083ee:	7bbb      	ldrb	r3, [r7, #14]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d007      	beq.n	8008404 <USBD_StdEPReq+0x180>
 80083f4:	7bbb      	ldrb	r3, [r7, #14]
 80083f6:	2b80      	cmp	r3, #128	; 0x80
 80083f8:	d004      	beq.n	8008404 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80083fa:	6839      	ldr	r1, [r7, #0]
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 fbb8 	bl	8008b72 <USBD_CtlError>
                break;
 8008402:	e091      	b.n	8008528 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008404:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008408:	2b00      	cmp	r3, #0
 800840a:	da0b      	bge.n	8008424 <USBD_StdEPReq+0x1a0>
 800840c:	7bbb      	ldrb	r3, [r7, #14]
 800840e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008412:	4613      	mov	r3, r2
 8008414:	009b      	lsls	r3, r3, #2
 8008416:	4413      	add	r3, r2
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	3310      	adds	r3, #16
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	4413      	add	r3, r2
 8008420:	3304      	adds	r3, #4
 8008422:	e00b      	b.n	800843c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008424:	7bbb      	ldrb	r3, [r7, #14]
 8008426:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800842a:	4613      	mov	r3, r2
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	4413      	add	r3, r2
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	4413      	add	r3, r2
 800843a:	3304      	adds	r3, #4
 800843c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	2200      	movs	r2, #0
 8008442:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	2202      	movs	r2, #2
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 fbfb 	bl	8008c46 <USBD_CtlSendData>
              break;
 8008450:	e06a      	b.n	8008528 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008452:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008456:	2b00      	cmp	r3, #0
 8008458:	da11      	bge.n	800847e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800845a:	7bbb      	ldrb	r3, [r7, #14]
 800845c:	f003 020f 	and.w	r2, r3, #15
 8008460:	6879      	ldr	r1, [r7, #4]
 8008462:	4613      	mov	r3, r2
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	4413      	add	r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	440b      	add	r3, r1
 800846c:	3318      	adds	r3, #24
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d117      	bne.n	80084a4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008474:	6839      	ldr	r1, [r7, #0]
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f000 fb7b 	bl	8008b72 <USBD_CtlError>
                  break;
 800847c:	e054      	b.n	8008528 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800847e:	7bbb      	ldrb	r3, [r7, #14]
 8008480:	f003 020f 	and.w	r2, r3, #15
 8008484:	6879      	ldr	r1, [r7, #4]
 8008486:	4613      	mov	r3, r2
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	4413      	add	r3, r2
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	440b      	add	r3, r1
 8008490:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d104      	bne.n	80084a4 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800849a:	6839      	ldr	r1, [r7, #0]
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 fb68 	bl	8008b72 <USBD_CtlError>
                  break;
 80084a2:	e041      	b.n	8008528 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	da0b      	bge.n	80084c4 <USBD_StdEPReq+0x240>
 80084ac:	7bbb      	ldrb	r3, [r7, #14]
 80084ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80084b2:	4613      	mov	r3, r2
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	4413      	add	r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	3310      	adds	r3, #16
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	4413      	add	r3, r2
 80084c0:	3304      	adds	r3, #4
 80084c2:	e00b      	b.n	80084dc <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80084c4:	7bbb      	ldrb	r3, [r7, #14]
 80084c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084ca:	4613      	mov	r3, r2
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	4413      	add	r3, r2
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	4413      	add	r3, r2
 80084da:	3304      	adds	r3, #4
 80084dc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80084de:	7bbb      	ldrb	r3, [r7, #14]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d002      	beq.n	80084ea <USBD_StdEPReq+0x266>
 80084e4:	7bbb      	ldrb	r3, [r7, #14]
 80084e6:	2b80      	cmp	r3, #128	; 0x80
 80084e8:	d103      	bne.n	80084f2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2200      	movs	r2, #0
 80084ee:	601a      	str	r2, [r3, #0]
 80084f0:	e00e      	b.n	8008510 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80084f2:	7bbb      	ldrb	r3, [r7, #14]
 80084f4:	4619      	mov	r1, r3
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f000 ffd6 	bl	80094a8 <USBD_LL_IsStallEP>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d003      	beq.n	800850a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	2201      	movs	r2, #1
 8008506:	601a      	str	r2, [r3, #0]
 8008508:	e002      	b.n	8008510 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2200      	movs	r2, #0
 800850e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	2202      	movs	r2, #2
 8008514:	4619      	mov	r1, r3
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 fb95 	bl	8008c46 <USBD_CtlSendData>
              break;
 800851c:	e004      	b.n	8008528 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800851e:	6839      	ldr	r1, [r7, #0]
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f000 fb26 	bl	8008b72 <USBD_CtlError>
              break;
 8008526:	bf00      	nop
          }
          break;
 8008528:	e004      	b.n	8008534 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800852a:	6839      	ldr	r1, [r7, #0]
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 fb20 	bl	8008b72 <USBD_CtlError>
          break;
 8008532:	bf00      	nop
      }
      break;
 8008534:	e004      	b.n	8008540 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8008536:	6839      	ldr	r1, [r7, #0]
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 fb1a 	bl	8008b72 <USBD_CtlError>
      break;
 800853e:	bf00      	nop
  }

  return ret;
 8008540:	7bfb      	ldrb	r3, [r7, #15]
}
 8008542:	4618      	mov	r0, r3
 8008544:	3710      	adds	r7, #16
 8008546:	46bd      	mov	sp, r7
 8008548:	bd80      	pop	{r7, pc}
	...

0800854c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008556:	2300      	movs	r3, #0
 8008558:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800855a:	2300      	movs	r3, #0
 800855c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800855e:	2300      	movs	r3, #0
 8008560:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	885b      	ldrh	r3, [r3, #2]
 8008566:	0a1b      	lsrs	r3, r3, #8
 8008568:	b29b      	uxth	r3, r3
 800856a:	3b01      	subs	r3, #1
 800856c:	2b06      	cmp	r3, #6
 800856e:	f200 8128 	bhi.w	80087c2 <USBD_GetDescriptor+0x276>
 8008572:	a201      	add	r2, pc, #4	; (adr r2, 8008578 <USBD_GetDescriptor+0x2c>)
 8008574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008578:	08008595 	.word	0x08008595
 800857c:	080085ad 	.word	0x080085ad
 8008580:	080085ed 	.word	0x080085ed
 8008584:	080087c3 	.word	0x080087c3
 8008588:	080087c3 	.word	0x080087c3
 800858c:	08008763 	.word	0x08008763
 8008590:	0800878f 	.word	0x0800878f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	7c12      	ldrb	r2, [r2, #16]
 80085a0:	f107 0108 	add.w	r1, r7, #8
 80085a4:	4610      	mov	r0, r2
 80085a6:	4798      	blx	r3
 80085a8:	60f8      	str	r0, [r7, #12]
      break;
 80085aa:	e112      	b.n	80087d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	7c1b      	ldrb	r3, [r3, #16]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d10d      	bne.n	80085d0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085bc:	f107 0208 	add.w	r2, r7, #8
 80085c0:	4610      	mov	r0, r2
 80085c2:	4798      	blx	r3
 80085c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	3301      	adds	r3, #1
 80085ca:	2202      	movs	r2, #2
 80085cc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80085ce:	e100      	b.n	80087d2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d8:	f107 0208 	add.w	r2, r7, #8
 80085dc:	4610      	mov	r0, r2
 80085de:	4798      	blx	r3
 80085e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	3301      	adds	r3, #1
 80085e6:	2202      	movs	r2, #2
 80085e8:	701a      	strb	r2, [r3, #0]
      break;
 80085ea:	e0f2      	b.n	80087d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	885b      	ldrh	r3, [r3, #2]
 80085f0:	b2db      	uxtb	r3, r3
 80085f2:	2b05      	cmp	r3, #5
 80085f4:	f200 80ac 	bhi.w	8008750 <USBD_GetDescriptor+0x204>
 80085f8:	a201      	add	r2, pc, #4	; (adr r2, 8008600 <USBD_GetDescriptor+0xb4>)
 80085fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085fe:	bf00      	nop
 8008600:	08008619 	.word	0x08008619
 8008604:	0800864d 	.word	0x0800864d
 8008608:	08008681 	.word	0x08008681
 800860c:	080086b5 	.word	0x080086b5
 8008610:	080086e9 	.word	0x080086e9
 8008614:	0800871d 	.word	0x0800871d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d00b      	beq.n	800863c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	7c12      	ldrb	r2, [r2, #16]
 8008630:	f107 0108 	add.w	r1, r7, #8
 8008634:	4610      	mov	r0, r2
 8008636:	4798      	blx	r3
 8008638:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800863a:	e091      	b.n	8008760 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800863c:	6839      	ldr	r1, [r7, #0]
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fa97 	bl	8008b72 <USBD_CtlError>
            err++;
 8008644:	7afb      	ldrb	r3, [r7, #11]
 8008646:	3301      	adds	r3, #1
 8008648:	72fb      	strb	r3, [r7, #11]
          break;
 800864a:	e089      	b.n	8008760 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008652:	689b      	ldr	r3, [r3, #8]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d00b      	beq.n	8008670 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	7c12      	ldrb	r2, [r2, #16]
 8008664:	f107 0108 	add.w	r1, r7, #8
 8008668:	4610      	mov	r0, r2
 800866a:	4798      	blx	r3
 800866c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800866e:	e077      	b.n	8008760 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008670:	6839      	ldr	r1, [r7, #0]
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fa7d 	bl	8008b72 <USBD_CtlError>
            err++;
 8008678:	7afb      	ldrb	r3, [r7, #11]
 800867a:	3301      	adds	r3, #1
 800867c:	72fb      	strb	r3, [r7, #11]
          break;
 800867e:	e06f      	b.n	8008760 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008686:	68db      	ldr	r3, [r3, #12]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d00b      	beq.n	80086a4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008692:	68db      	ldr	r3, [r3, #12]
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	7c12      	ldrb	r2, [r2, #16]
 8008698:	f107 0108 	add.w	r1, r7, #8
 800869c:	4610      	mov	r0, r2
 800869e:	4798      	blx	r3
 80086a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086a2:	e05d      	b.n	8008760 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086a4:	6839      	ldr	r1, [r7, #0]
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f000 fa63 	bl	8008b72 <USBD_CtlError>
            err++;
 80086ac:	7afb      	ldrb	r3, [r7, #11]
 80086ae:	3301      	adds	r3, #1
 80086b0:	72fb      	strb	r3, [r7, #11]
          break;
 80086b2:	e055      	b.n	8008760 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00b      	beq.n	80086d8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80086c6:	691b      	ldr	r3, [r3, #16]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	7c12      	ldrb	r2, [r2, #16]
 80086cc:	f107 0108 	add.w	r1, r7, #8
 80086d0:	4610      	mov	r0, r2
 80086d2:	4798      	blx	r3
 80086d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086d6:	e043      	b.n	8008760 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80086d8:	6839      	ldr	r1, [r7, #0]
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 fa49 	bl	8008b72 <USBD_CtlError>
            err++;
 80086e0:	7afb      	ldrb	r3, [r7, #11]
 80086e2:	3301      	adds	r3, #1
 80086e4:	72fb      	strb	r3, [r7, #11]
          break;
 80086e6:	e03b      	b.n	8008760 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80086ee:	695b      	ldr	r3, [r3, #20]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d00b      	beq.n	800870c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80086fa:	695b      	ldr	r3, [r3, #20]
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	7c12      	ldrb	r2, [r2, #16]
 8008700:	f107 0108 	add.w	r1, r7, #8
 8008704:	4610      	mov	r0, r2
 8008706:	4798      	blx	r3
 8008708:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800870a:	e029      	b.n	8008760 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800870c:	6839      	ldr	r1, [r7, #0]
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 fa2f 	bl	8008b72 <USBD_CtlError>
            err++;
 8008714:	7afb      	ldrb	r3, [r7, #11]
 8008716:	3301      	adds	r3, #1
 8008718:	72fb      	strb	r3, [r7, #11]
          break;
 800871a:	e021      	b.n	8008760 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008722:	699b      	ldr	r3, [r3, #24]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00b      	beq.n	8008740 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800872e:	699b      	ldr	r3, [r3, #24]
 8008730:	687a      	ldr	r2, [r7, #4]
 8008732:	7c12      	ldrb	r2, [r2, #16]
 8008734:	f107 0108 	add.w	r1, r7, #8
 8008738:	4610      	mov	r0, r2
 800873a:	4798      	blx	r3
 800873c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800873e:	e00f      	b.n	8008760 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008740:	6839      	ldr	r1, [r7, #0]
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 fa15 	bl	8008b72 <USBD_CtlError>
            err++;
 8008748:	7afb      	ldrb	r3, [r7, #11]
 800874a:	3301      	adds	r3, #1
 800874c:	72fb      	strb	r3, [r7, #11]
          break;
 800874e:	e007      	b.n	8008760 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008750:	6839      	ldr	r1, [r7, #0]
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 fa0d 	bl	8008b72 <USBD_CtlError>
          err++;
 8008758:	7afb      	ldrb	r3, [r7, #11]
 800875a:	3301      	adds	r3, #1
 800875c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800875e:	e038      	b.n	80087d2 <USBD_GetDescriptor+0x286>
 8008760:	e037      	b.n	80087d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	7c1b      	ldrb	r3, [r3, #16]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d109      	bne.n	800877e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008770:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008772:	f107 0208 	add.w	r2, r7, #8
 8008776:	4610      	mov	r0, r2
 8008778:	4798      	blx	r3
 800877a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800877c:	e029      	b.n	80087d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800877e:	6839      	ldr	r1, [r7, #0]
 8008780:	6878      	ldr	r0, [r7, #4]
 8008782:	f000 f9f6 	bl	8008b72 <USBD_CtlError>
        err++;
 8008786:	7afb      	ldrb	r3, [r7, #11]
 8008788:	3301      	adds	r3, #1
 800878a:	72fb      	strb	r3, [r7, #11]
      break;
 800878c:	e021      	b.n	80087d2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	7c1b      	ldrb	r3, [r3, #16]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d10d      	bne.n	80087b2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800879c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800879e:	f107 0208 	add.w	r2, r7, #8
 80087a2:	4610      	mov	r0, r2
 80087a4:	4798      	blx	r3
 80087a6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	3301      	adds	r3, #1
 80087ac:	2207      	movs	r2, #7
 80087ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087b0:	e00f      	b.n	80087d2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80087b2:	6839      	ldr	r1, [r7, #0]
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 f9dc 	bl	8008b72 <USBD_CtlError>
        err++;
 80087ba:	7afb      	ldrb	r3, [r7, #11]
 80087bc:	3301      	adds	r3, #1
 80087be:	72fb      	strb	r3, [r7, #11]
      break;
 80087c0:	e007      	b.n	80087d2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80087c2:	6839      	ldr	r1, [r7, #0]
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 f9d4 	bl	8008b72 <USBD_CtlError>
      err++;
 80087ca:	7afb      	ldrb	r3, [r7, #11]
 80087cc:	3301      	adds	r3, #1
 80087ce:	72fb      	strb	r3, [r7, #11]
      break;
 80087d0:	bf00      	nop
  }

  if (err != 0U)
 80087d2:	7afb      	ldrb	r3, [r7, #11]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d11c      	bne.n	8008812 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80087d8:	893b      	ldrh	r3, [r7, #8]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d011      	beq.n	8008802 <USBD_GetDescriptor+0x2b6>
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	88db      	ldrh	r3, [r3, #6]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00d      	beq.n	8008802 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	88da      	ldrh	r2, [r3, #6]
 80087ea:	893b      	ldrh	r3, [r7, #8]
 80087ec:	4293      	cmp	r3, r2
 80087ee:	bf28      	it	cs
 80087f0:	4613      	movcs	r3, r2
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80087f6:	893b      	ldrh	r3, [r7, #8]
 80087f8:	461a      	mov	r2, r3
 80087fa:	68f9      	ldr	r1, [r7, #12]
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 fa22 	bl	8008c46 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	88db      	ldrh	r3, [r3, #6]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d104      	bne.n	8008814 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 fa79 	bl	8008d02 <USBD_CtlSendStatus>
 8008810:	e000      	b.n	8008814 <USBD_GetDescriptor+0x2c8>
    return;
 8008812:	bf00      	nop
    }
  }
}
 8008814:	3710      	adds	r7, #16
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop

0800881c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	889b      	ldrh	r3, [r3, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d130      	bne.n	8008890 <USBD_SetAddress+0x74>
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	88db      	ldrh	r3, [r3, #6]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d12c      	bne.n	8008890 <USBD_SetAddress+0x74>
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	885b      	ldrh	r3, [r3, #2]
 800883a:	2b7f      	cmp	r3, #127	; 0x7f
 800883c:	d828      	bhi.n	8008890 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	885b      	ldrh	r3, [r3, #2]
 8008842:	b2db      	uxtb	r3, r3
 8008844:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008848:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008850:	2b03      	cmp	r3, #3
 8008852:	d104      	bne.n	800885e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008854:	6839      	ldr	r1, [r7, #0]
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 f98b 	bl	8008b72 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800885c:	e01d      	b.n	800889a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	7bfa      	ldrb	r2, [r7, #15]
 8008862:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008866:	7bfb      	ldrb	r3, [r7, #15]
 8008868:	4619      	mov	r1, r3
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 fe48 	bl	8009500 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 fa46 	bl	8008d02 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008876:	7bfb      	ldrb	r3, [r7, #15]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d004      	beq.n	8008886 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2202      	movs	r2, #2
 8008880:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008884:	e009      	b.n	800889a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2201      	movs	r2, #1
 800888a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800888e:	e004      	b.n	800889a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008890:	6839      	ldr	r1, [r7, #0]
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 f96d 	bl	8008b72 <USBD_CtlError>
  }
}
 8008898:	bf00      	nop
 800889a:	bf00      	nop
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
	...

080088a4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b082      	sub	sp, #8
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	885b      	ldrh	r3, [r3, #2]
 80088b2:	b2da      	uxtb	r2, r3
 80088b4:	4b41      	ldr	r3, [pc, #260]	; (80089bc <USBD_SetConfig+0x118>)
 80088b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80088b8:	4b40      	ldr	r3, [pc, #256]	; (80089bc <USBD_SetConfig+0x118>)
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	2b01      	cmp	r3, #1
 80088be:	d904      	bls.n	80088ca <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80088c0:	6839      	ldr	r1, [r7, #0]
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 f955 	bl	8008b72 <USBD_CtlError>
 80088c8:	e075      	b.n	80089b6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d002      	beq.n	80088da <USBD_SetConfig+0x36>
 80088d4:	2b03      	cmp	r3, #3
 80088d6:	d023      	beq.n	8008920 <USBD_SetConfig+0x7c>
 80088d8:	e062      	b.n	80089a0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80088da:	4b38      	ldr	r3, [pc, #224]	; (80089bc <USBD_SetConfig+0x118>)
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d01a      	beq.n	8008918 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80088e2:	4b36      	ldr	r3, [pc, #216]	; (80089bc <USBD_SetConfig+0x118>)
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	461a      	mov	r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2203      	movs	r2, #3
 80088f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80088f4:	4b31      	ldr	r3, [pc, #196]	; (80089bc <USBD_SetConfig+0x118>)
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	4619      	mov	r1, r3
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f7ff f9e7 	bl	8007cce <USBD_SetClassConfig>
 8008900:	4603      	mov	r3, r0
 8008902:	2b02      	cmp	r3, #2
 8008904:	d104      	bne.n	8008910 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008906:	6839      	ldr	r1, [r7, #0]
 8008908:	6878      	ldr	r0, [r7, #4]
 800890a:	f000 f932 	bl	8008b72 <USBD_CtlError>
            return;
 800890e:	e052      	b.n	80089b6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 f9f6 	bl	8008d02 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008916:	e04e      	b.n	80089b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 f9f2 	bl	8008d02 <USBD_CtlSendStatus>
        break;
 800891e:	e04a      	b.n	80089b6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008920:	4b26      	ldr	r3, [pc, #152]	; (80089bc <USBD_SetConfig+0x118>)
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d112      	bne.n	800894e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2202      	movs	r2, #2
 800892c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008930:	4b22      	ldr	r3, [pc, #136]	; (80089bc <USBD_SetConfig+0x118>)
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	461a      	mov	r2, r3
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800893a:	4b20      	ldr	r3, [pc, #128]	; (80089bc <USBD_SetConfig+0x118>)
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	4619      	mov	r1, r3
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f7ff f9e3 	bl	8007d0c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 f9db 	bl	8008d02 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800894c:	e033      	b.n	80089b6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800894e:	4b1b      	ldr	r3, [pc, #108]	; (80089bc <USBD_SetConfig+0x118>)
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	461a      	mov	r2, r3
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	429a      	cmp	r2, r3
 800895a:	d01d      	beq.n	8008998 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	b2db      	uxtb	r3, r3
 8008962:	4619      	mov	r1, r3
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f7ff f9d1 	bl	8007d0c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800896a:	4b14      	ldr	r3, [pc, #80]	; (80089bc <USBD_SetConfig+0x118>)
 800896c:	781b      	ldrb	r3, [r3, #0]
 800896e:	461a      	mov	r2, r3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008974:	4b11      	ldr	r3, [pc, #68]	; (80089bc <USBD_SetConfig+0x118>)
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	4619      	mov	r1, r3
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	f7ff f9a7 	bl	8007cce <USBD_SetClassConfig>
 8008980:	4603      	mov	r3, r0
 8008982:	2b02      	cmp	r3, #2
 8008984:	d104      	bne.n	8008990 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008986:	6839      	ldr	r1, [r7, #0]
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f000 f8f2 	bl	8008b72 <USBD_CtlError>
            return;
 800898e:	e012      	b.n	80089b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 f9b6 	bl	8008d02 <USBD_CtlSendStatus>
        break;
 8008996:	e00e      	b.n	80089b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f000 f9b2 	bl	8008d02 <USBD_CtlSendStatus>
        break;
 800899e:	e00a      	b.n	80089b6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80089a0:	6839      	ldr	r1, [r7, #0]
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 f8e5 	bl	8008b72 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80089a8:	4b04      	ldr	r3, [pc, #16]	; (80089bc <USBD_SetConfig+0x118>)
 80089aa:	781b      	ldrb	r3, [r3, #0]
 80089ac:	4619      	mov	r1, r3
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f7ff f9ac 	bl	8007d0c <USBD_ClrClassConfig>
        break;
 80089b4:	bf00      	nop
    }
  }
}
 80089b6:	3708      	adds	r7, #8
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}
 80089bc:	200001e5 	.word	0x200001e5

080089c0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	88db      	ldrh	r3, [r3, #6]
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d004      	beq.n	80089dc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80089d2:	6839      	ldr	r1, [r7, #0]
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	f000 f8cc 	bl	8008b72 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80089da:	e022      	b.n	8008a22 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089e2:	2b02      	cmp	r3, #2
 80089e4:	dc02      	bgt.n	80089ec <USBD_GetConfig+0x2c>
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	dc03      	bgt.n	80089f2 <USBD_GetConfig+0x32>
 80089ea:	e015      	b.n	8008a18 <USBD_GetConfig+0x58>
 80089ec:	2b03      	cmp	r3, #3
 80089ee:	d00b      	beq.n	8008a08 <USBD_GetConfig+0x48>
 80089f0:	e012      	b.n	8008a18 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2200      	movs	r2, #0
 80089f6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	3308      	adds	r3, #8
 80089fc:	2201      	movs	r2, #1
 80089fe:	4619      	mov	r1, r3
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f000 f920 	bl	8008c46 <USBD_CtlSendData>
        break;
 8008a06:	e00c      	b.n	8008a22 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	3304      	adds	r3, #4
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	4619      	mov	r1, r3
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 f918 	bl	8008c46 <USBD_CtlSendData>
        break;
 8008a16:	e004      	b.n	8008a22 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008a18:	6839      	ldr	r1, [r7, #0]
 8008a1a:	6878      	ldr	r0, [r7, #4]
 8008a1c:	f000 f8a9 	bl	8008b72 <USBD_CtlError>
        break;
 8008a20:	bf00      	nop
}
 8008a22:	bf00      	nop
 8008a24:	3708      	adds	r7, #8
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b082      	sub	sp, #8
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a3a:	3b01      	subs	r3, #1
 8008a3c:	2b02      	cmp	r3, #2
 8008a3e:	d81e      	bhi.n	8008a7e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	88db      	ldrh	r3, [r3, #6]
 8008a44:	2b02      	cmp	r3, #2
 8008a46:	d004      	beq.n	8008a52 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008a48:	6839      	ldr	r1, [r7, #0]
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f891 	bl	8008b72 <USBD_CtlError>
        break;
 8008a50:	e01a      	b.n	8008a88 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2201      	movs	r2, #1
 8008a56:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d005      	beq.n	8008a6e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	f043 0202 	orr.w	r2, r3, #2
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	330c      	adds	r3, #12
 8008a72:	2202      	movs	r2, #2
 8008a74:	4619      	mov	r1, r3
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f8e5 	bl	8008c46 <USBD_CtlSendData>
      break;
 8008a7c:	e004      	b.n	8008a88 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008a7e:	6839      	ldr	r1, [r7, #0]
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f000 f876 	bl	8008b72 <USBD_CtlError>
      break;
 8008a86:	bf00      	nop
  }
}
 8008a88:	bf00      	nop
 8008a8a:	3708      	adds	r7, #8
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	885b      	ldrh	r3, [r3, #2]
 8008a9e:	2b01      	cmp	r3, #1
 8008aa0:	d106      	bne.n	8008ab0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 f929 	bl	8008d02 <USBD_CtlSendStatus>
  }
}
 8008ab0:	bf00      	nop
 8008ab2:	3708      	adds	r7, #8
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	2b02      	cmp	r3, #2
 8008acc:	d80b      	bhi.n	8008ae6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	885b      	ldrh	r3, [r3, #2]
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d10c      	bne.n	8008af0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 f90f 	bl	8008d02 <USBD_CtlSendStatus>
      }
      break;
 8008ae4:	e004      	b.n	8008af0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008ae6:	6839      	ldr	r1, [r7, #0]
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f000 f842 	bl	8008b72 <USBD_CtlError>
      break;
 8008aee:	e000      	b.n	8008af2 <USBD_ClrFeature+0x3a>
      break;
 8008af0:	bf00      	nop
  }
}
 8008af2:	bf00      	nop
 8008af4:	3708      	adds	r7, #8
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008afa:	b480      	push	{r7}
 8008afc:	b083      	sub	sp, #12
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
 8008b02:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	781a      	ldrb	r2, [r3, #0]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	785a      	ldrb	r2, [r3, #1]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	3302      	adds	r3, #2
 8008b18:	781b      	ldrb	r3, [r3, #0]
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	3303      	adds	r3, #3
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	021b      	lsls	r3, r3, #8
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	4413      	add	r3, r2
 8008b2a:	b29a      	uxth	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	3304      	adds	r3, #4
 8008b34:	781b      	ldrb	r3, [r3, #0]
 8008b36:	b29a      	uxth	r2, r3
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	3305      	adds	r3, #5
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	021b      	lsls	r3, r3, #8
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	4413      	add	r3, r2
 8008b46:	b29a      	uxth	r2, r3
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	3306      	adds	r3, #6
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	b29a      	uxth	r2, r3
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	3307      	adds	r3, #7
 8008b58:	781b      	ldrb	r3, [r3, #0]
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	021b      	lsls	r3, r3, #8
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	4413      	add	r3, r2
 8008b62:	b29a      	uxth	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	80da      	strh	r2, [r3, #6]

}
 8008b68:	bf00      	nop
 8008b6a:	370c      	adds	r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bc80      	pop	{r7}
 8008b70:	4770      	bx	lr

08008b72 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008b72:	b580      	push	{r7, lr}
 8008b74:	b082      	sub	sp, #8
 8008b76:	af00      	add	r7, sp, #0
 8008b78:	6078      	str	r0, [r7, #4]
 8008b7a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008b7c:	2180      	movs	r1, #128	; 0x80
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f000 fc54 	bl	800942c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008b84:	2100      	movs	r1, #0
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 fc50 	bl	800942c <USBD_LL_StallEP>
}
 8008b8c:	bf00      	nop
 8008b8e:	3708      	adds	r7, #8
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b086      	sub	sp, #24
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	60f8      	str	r0, [r7, #12]
 8008b9c:	60b9      	str	r1, [r7, #8]
 8008b9e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d032      	beq.n	8008c10 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008baa:	68f8      	ldr	r0, [r7, #12]
 8008bac:	f000 f834 	bl	8008c18 <USBD_GetLen>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	005b      	lsls	r3, r3, #1
 8008bb8:	b29a      	uxth	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008bbe:	7dfb      	ldrb	r3, [r7, #23]
 8008bc0:	1c5a      	adds	r2, r3, #1
 8008bc2:	75fa      	strb	r2, [r7, #23]
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	4413      	add	r3, r2
 8008bca:	687a      	ldr	r2, [r7, #4]
 8008bcc:	7812      	ldrb	r2, [r2, #0]
 8008bce:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008bd0:	7dfb      	ldrb	r3, [r7, #23]
 8008bd2:	1c5a      	adds	r2, r3, #1
 8008bd4:	75fa      	strb	r2, [r7, #23]
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	68bb      	ldr	r3, [r7, #8]
 8008bda:	4413      	add	r3, r2
 8008bdc:	2203      	movs	r2, #3
 8008bde:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008be0:	e012      	b.n	8008c08 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	1c5a      	adds	r2, r3, #1
 8008be6:	60fa      	str	r2, [r7, #12]
 8008be8:	7dfa      	ldrb	r2, [r7, #23]
 8008bea:	1c51      	adds	r1, r2, #1
 8008bec:	75f9      	strb	r1, [r7, #23]
 8008bee:	4611      	mov	r1, r2
 8008bf0:	68ba      	ldr	r2, [r7, #8]
 8008bf2:	440a      	add	r2, r1
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008bf8:	7dfb      	ldrb	r3, [r7, #23]
 8008bfa:	1c5a      	adds	r2, r3, #1
 8008bfc:	75fa      	strb	r2, [r7, #23]
 8008bfe:	461a      	mov	r2, r3
 8008c00:	68bb      	ldr	r3, [r7, #8]
 8008c02:	4413      	add	r3, r2
 8008c04:	2200      	movs	r2, #0
 8008c06:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1e8      	bne.n	8008be2 <USBD_GetString+0x4e>
    }
  }
}
 8008c10:	bf00      	nop
 8008c12:	3718      	adds	r7, #24
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b085      	sub	sp, #20
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008c20:	2300      	movs	r3, #0
 8008c22:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008c24:	e005      	b.n	8008c32 <USBD_GetLen+0x1a>
  {
    len++;
 8008c26:	7bfb      	ldrb	r3, [r7, #15]
 8008c28:	3301      	adds	r3, #1
 8008c2a:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	3301      	adds	r3, #1
 8008c30:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	781b      	ldrb	r3, [r3, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d1f5      	bne.n	8008c26 <USBD_GetLen+0xe>
  }

  return len;
 8008c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3714      	adds	r7, #20
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bc80      	pop	{r7}
 8008c44:	4770      	bx	lr

08008c46 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b084      	sub	sp, #16
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	60f8      	str	r0, [r7, #12]
 8008c4e:	60b9      	str	r1, [r7, #8]
 8008c50:	4613      	mov	r3, r2
 8008c52:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2202      	movs	r2, #2
 8008c58:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008c5c:	88fa      	ldrh	r2, [r7, #6]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008c62:	88fa      	ldrh	r2, [r7, #6]
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008c68:	88fb      	ldrh	r3, [r7, #6]
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	2100      	movs	r1, #0
 8008c6e:	68f8      	ldr	r0, [r7, #12]
 8008c70:	f000 fc65 	bl	800953e <USBD_LL_Transmit>

  return USBD_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3710      	adds	r7, #16
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	bd80      	pop	{r7, pc}

08008c7e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008c7e:	b580      	push	{r7, lr}
 8008c80:	b084      	sub	sp, #16
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	60f8      	str	r0, [r7, #12]
 8008c86:	60b9      	str	r1, [r7, #8]
 8008c88:	4613      	mov	r3, r2
 8008c8a:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008c8c:	88fb      	ldrh	r3, [r7, #6]
 8008c8e:	68ba      	ldr	r2, [r7, #8]
 8008c90:	2100      	movs	r1, #0
 8008c92:	68f8      	ldr	r0, [r7, #12]
 8008c94:	f000 fc53 	bl	800953e <USBD_LL_Transmit>

  return USBD_OK;
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b084      	sub	sp, #16
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	60f8      	str	r0, [r7, #12]
 8008caa:	60b9      	str	r1, [r7, #8]
 8008cac:	4613      	mov	r3, r2
 8008cae:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2203      	movs	r2, #3
 8008cb4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008cb8:	88fa      	ldrh	r2, [r7, #6]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008cc0:	88fa      	ldrh	r2, [r7, #6]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008cc8:	88fb      	ldrh	r3, [r7, #6]
 8008cca:	68ba      	ldr	r2, [r7, #8]
 8008ccc:	2100      	movs	r1, #0
 8008cce:	68f8      	ldr	r0, [r7, #12]
 8008cd0:	f000 fc58 	bl	8009584 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008cd4:	2300      	movs	r3, #0
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b084      	sub	sp, #16
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	60f8      	str	r0, [r7, #12]
 8008ce6:	60b9      	str	r1, [r7, #8]
 8008ce8:	4613      	mov	r3, r2
 8008cea:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008cec:	88fb      	ldrh	r3, [r7, #6]
 8008cee:	68ba      	ldr	r2, [r7, #8]
 8008cf0:	2100      	movs	r1, #0
 8008cf2:	68f8      	ldr	r0, [r7, #12]
 8008cf4:	f000 fc46 	bl	8009584 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008cf8:	2300      	movs	r3, #0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b082      	sub	sp, #8
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2204      	movs	r2, #4
 8008d0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008d12:	2300      	movs	r3, #0
 8008d14:	2200      	movs	r2, #0
 8008d16:	2100      	movs	r1, #0
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f000 fc10 	bl	800953e <USBD_LL_Transmit>

  return USBD_OK;
 8008d1e:	2300      	movs	r3, #0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3708      	adds	r7, #8
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b082      	sub	sp, #8
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2205      	movs	r2, #5
 8008d34:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d38:	2300      	movs	r3, #0
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	2100      	movs	r1, #0
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 fc20 	bl	8009584 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d44:	2300      	movs	r3, #0
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	3708      	adds	r7, #8
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}
	...

08008d50 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008d54:	2200      	movs	r2, #0
 8008d56:	4912      	ldr	r1, [pc, #72]	; (8008da0 <MX_USB_DEVICE_Init+0x50>)
 8008d58:	4812      	ldr	r0, [pc, #72]	; (8008da4 <MX_USB_DEVICE_Init+0x54>)
 8008d5a:	f7fe ff5e 	bl	8007c1a <USBD_Init>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d001      	beq.n	8008d68 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008d64:	f7f8 f9ac 	bl	80010c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008d68:	490f      	ldr	r1, [pc, #60]	; (8008da8 <MX_USB_DEVICE_Init+0x58>)
 8008d6a:	480e      	ldr	r0, [pc, #56]	; (8008da4 <MX_USB_DEVICE_Init+0x54>)
 8008d6c:	f7fe ff80 	bl	8007c70 <USBD_RegisterClass>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d001      	beq.n	8008d7a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008d76:	f7f8 f9a3 	bl	80010c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008d7a:	490c      	ldr	r1, [pc, #48]	; (8008dac <MX_USB_DEVICE_Init+0x5c>)
 8008d7c:	4809      	ldr	r0, [pc, #36]	; (8008da4 <MX_USB_DEVICE_Init+0x54>)
 8008d7e:	f7fe feb1 	bl	8007ae4 <USBD_CDC_RegisterInterface>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d001      	beq.n	8008d8c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008d88:	f7f8 f99a 	bl	80010c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008d8c:	4805      	ldr	r0, [pc, #20]	; (8008da4 <MX_USB_DEVICE_Init+0x54>)
 8008d8e:	f7fe ff88 	bl	8007ca2 <USBD_Start>
 8008d92:	4603      	mov	r3, r0
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d001      	beq.n	8008d9c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008d98:	f7f8 f992 	bl	80010c0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008d9c:	bf00      	nop
 8008d9e:	bd80      	pop	{r7, pc}
 8008da0:	20000148 	.word	0x20000148
 8008da4:	2000051c 	.word	0x2000051c
 8008da8:	20000034 	.word	0x20000034
 8008dac:	20000138 	.word	0x20000138

08008db0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008db4:	2200      	movs	r2, #0
 8008db6:	4905      	ldr	r1, [pc, #20]	; (8008dcc <CDC_Init_FS+0x1c>)
 8008db8:	4805      	ldr	r0, [pc, #20]	; (8008dd0 <CDC_Init_FS+0x20>)
 8008dba:	f7fe fea9 	bl	8007b10 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008dbe:	4905      	ldr	r1, [pc, #20]	; (8008dd4 <CDC_Init_FS+0x24>)
 8008dc0:	4803      	ldr	r0, [pc, #12]	; (8008dd0 <CDC_Init_FS+0x20>)
 8008dc2:	f7fe febe 	bl	8007b42 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008dc6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	bd80      	pop	{r7, pc}
 8008dcc:	20000bc8 	.word	0x20000bc8
 8008dd0:	2000051c 	.word	0x2000051c
 8008dd4:	200007e0 	.word	0x200007e0

08008dd8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008ddc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bc80      	pop	{r7}
 8008de4:	4770      	bx	lr
	...

08008de8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	4603      	mov	r3, r0
 8008df0:	6039      	str	r1, [r7, #0]
 8008df2:	71fb      	strb	r3, [r7, #7]
 8008df4:	4613      	mov	r3, r2
 8008df6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008df8:	79fb      	ldrb	r3, [r7, #7]
 8008dfa:	2b23      	cmp	r3, #35	; 0x23
 8008dfc:	d84a      	bhi.n	8008e94 <CDC_Control_FS+0xac>
 8008dfe:	a201      	add	r2, pc, #4	; (adr r2, 8008e04 <CDC_Control_FS+0x1c>)
 8008e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e04:	08008e95 	.word	0x08008e95
 8008e08:	08008e95 	.word	0x08008e95
 8008e0c:	08008e95 	.word	0x08008e95
 8008e10:	08008e95 	.word	0x08008e95
 8008e14:	08008e95 	.word	0x08008e95
 8008e18:	08008e95 	.word	0x08008e95
 8008e1c:	08008e95 	.word	0x08008e95
 8008e20:	08008e95 	.word	0x08008e95
 8008e24:	08008e95 	.word	0x08008e95
 8008e28:	08008e95 	.word	0x08008e95
 8008e2c:	08008e95 	.word	0x08008e95
 8008e30:	08008e95 	.word	0x08008e95
 8008e34:	08008e95 	.word	0x08008e95
 8008e38:	08008e95 	.word	0x08008e95
 8008e3c:	08008e95 	.word	0x08008e95
 8008e40:	08008e95 	.word	0x08008e95
 8008e44:	08008e95 	.word	0x08008e95
 8008e48:	08008e95 	.word	0x08008e95
 8008e4c:	08008e95 	.word	0x08008e95
 8008e50:	08008e95 	.word	0x08008e95
 8008e54:	08008e95 	.word	0x08008e95
 8008e58:	08008e95 	.word	0x08008e95
 8008e5c:	08008e95 	.word	0x08008e95
 8008e60:	08008e95 	.word	0x08008e95
 8008e64:	08008e95 	.word	0x08008e95
 8008e68:	08008e95 	.word	0x08008e95
 8008e6c:	08008e95 	.word	0x08008e95
 8008e70:	08008e95 	.word	0x08008e95
 8008e74:	08008e95 	.word	0x08008e95
 8008e78:	08008e95 	.word	0x08008e95
 8008e7c:	08008e95 	.word	0x08008e95
 8008e80:	08008e95 	.word	0x08008e95
 8008e84:	08008e95 	.word	0x08008e95
 8008e88:	08008e95 	.word	0x08008e95
 8008e8c:	08008e95 	.word	0x08008e95
 8008e90:	08008e95 	.word	0x08008e95
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008e94:	bf00      	nop
  }

  return (USBD_OK);
 8008e96:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	370c      	adds	r7, #12
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bc80      	pop	{r7}
 8008ea0:	4770      	bx	lr
 8008ea2:	bf00      	nop

08008ea4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b082      	sub	sp, #8
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008eae:	6879      	ldr	r1, [r7, #4]
 8008eb0:	4805      	ldr	r0, [pc, #20]	; (8008ec8 <CDC_Receive_FS+0x24>)
 8008eb2:	f7fe fe46 	bl	8007b42 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008eb6:	4804      	ldr	r0, [pc, #16]	; (8008ec8 <CDC_Receive_FS+0x24>)
 8008eb8:	f7fe fe85 	bl	8007bc6 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008ebc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3708      	adds	r7, #8
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}
 8008ec6:	bf00      	nop
 8008ec8:	2000051c 	.word	0x2000051c

08008ecc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008edc:	4b0d      	ldr	r3, [pc, #52]	; (8008f14 <CDC_Transmit_FS+0x48>)
 8008ede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ee2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d001      	beq.n	8008ef2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e00b      	b.n	8008f0a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008ef2:	887b      	ldrh	r3, [r7, #2]
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	6879      	ldr	r1, [r7, #4]
 8008ef8:	4806      	ldr	r0, [pc, #24]	; (8008f14 <CDC_Transmit_FS+0x48>)
 8008efa:	f7fe fe09 	bl	8007b10 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008efe:	4805      	ldr	r0, [pc, #20]	; (8008f14 <CDC_Transmit_FS+0x48>)
 8008f00:	f7fe fe32 	bl	8007b68 <USBD_CDC_TransmitPacket>
 8008f04:	4603      	mov	r3, r0
 8008f06:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3710      	adds	r7, #16
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	bf00      	nop
 8008f14:	2000051c 	.word	0x2000051c

08008f18 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f18:	b480      	push	{r7}
 8008f1a:	b083      	sub	sp, #12
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	4603      	mov	r3, r0
 8008f20:	6039      	str	r1, [r7, #0]
 8008f22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	2212      	movs	r2, #18
 8008f28:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008f2a:	4b03      	ldr	r3, [pc, #12]	; (8008f38 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bc80      	pop	{r7}
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop
 8008f38:	20000164 	.word	0x20000164

08008f3c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	4603      	mov	r3, r0
 8008f44:	6039      	str	r1, [r7, #0]
 8008f46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	2204      	movs	r2, #4
 8008f4c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008f4e:	4b03      	ldr	r3, [pc, #12]	; (8008f5c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bc80      	pop	{r7}
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop
 8008f5c:	20000178 	.word	0x20000178

08008f60 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	4603      	mov	r3, r0
 8008f68:	6039      	str	r1, [r7, #0]
 8008f6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008f6c:	79fb      	ldrb	r3, [r7, #7]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d105      	bne.n	8008f7e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f72:	683a      	ldr	r2, [r7, #0]
 8008f74:	4907      	ldr	r1, [pc, #28]	; (8008f94 <USBD_FS_ProductStrDescriptor+0x34>)
 8008f76:	4808      	ldr	r0, [pc, #32]	; (8008f98 <USBD_FS_ProductStrDescriptor+0x38>)
 8008f78:	f7ff fe0c 	bl	8008b94 <USBD_GetString>
 8008f7c:	e004      	b.n	8008f88 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f7e:	683a      	ldr	r2, [r7, #0]
 8008f80:	4904      	ldr	r1, [pc, #16]	; (8008f94 <USBD_FS_ProductStrDescriptor+0x34>)
 8008f82:	4805      	ldr	r0, [pc, #20]	; (8008f98 <USBD_FS_ProductStrDescriptor+0x38>)
 8008f84:	f7ff fe06 	bl	8008b94 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f88:	4b02      	ldr	r3, [pc, #8]	; (8008f94 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3708      	adds	r7, #8
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}
 8008f92:	bf00      	nop
 8008f94:	20000fb0 	.word	0x20000fb0
 8008f98:	08009768 	.word	0x08009768

08008f9c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b082      	sub	sp, #8
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	6039      	str	r1, [r7, #0]
 8008fa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008fa8:	683a      	ldr	r2, [r7, #0]
 8008faa:	4904      	ldr	r1, [pc, #16]	; (8008fbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008fac:	4804      	ldr	r0, [pc, #16]	; (8008fc0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008fae:	f7ff fdf1 	bl	8008b94 <USBD_GetString>
  return USBD_StrDesc;
 8008fb2:	4b02      	ldr	r3, [pc, #8]	; (8008fbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3708      	adds	r7, #8
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}
 8008fbc:	20000fb0 	.word	0x20000fb0
 8008fc0:	08009780 	.word	0x08009780

08008fc4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	4603      	mov	r3, r0
 8008fcc:	6039      	str	r1, [r7, #0]
 8008fce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	221a      	movs	r2, #26
 8008fd4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008fd6:	f000 f843 	bl	8009060 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008fda:	4b02      	ldr	r3, [pc, #8]	; (8008fe4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3708      	adds	r7, #8
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}
 8008fe4:	2000017c 	.word	0x2000017c

08008fe8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	4603      	mov	r3, r0
 8008ff0:	6039      	str	r1, [r7, #0]
 8008ff2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008ff4:	79fb      	ldrb	r3, [r7, #7]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d105      	bne.n	8009006 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008ffa:	683a      	ldr	r2, [r7, #0]
 8008ffc:	4907      	ldr	r1, [pc, #28]	; (800901c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008ffe:	4808      	ldr	r0, [pc, #32]	; (8009020 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009000:	f7ff fdc8 	bl	8008b94 <USBD_GetString>
 8009004:	e004      	b.n	8009010 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009006:	683a      	ldr	r2, [r7, #0]
 8009008:	4904      	ldr	r1, [pc, #16]	; (800901c <USBD_FS_ConfigStrDescriptor+0x34>)
 800900a:	4805      	ldr	r0, [pc, #20]	; (8009020 <USBD_FS_ConfigStrDescriptor+0x38>)
 800900c:	f7ff fdc2 	bl	8008b94 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009010:	4b02      	ldr	r3, [pc, #8]	; (800901c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009012:	4618      	mov	r0, r3
 8009014:	3708      	adds	r7, #8
 8009016:	46bd      	mov	sp, r7
 8009018:	bd80      	pop	{r7, pc}
 800901a:	bf00      	nop
 800901c:	20000fb0 	.word	0x20000fb0
 8009020:	08009794 	.word	0x08009794

08009024 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	4603      	mov	r3, r0
 800902c:	6039      	str	r1, [r7, #0]
 800902e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009030:	79fb      	ldrb	r3, [r7, #7]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d105      	bne.n	8009042 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009036:	683a      	ldr	r2, [r7, #0]
 8009038:	4907      	ldr	r1, [pc, #28]	; (8009058 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800903a:	4808      	ldr	r0, [pc, #32]	; (800905c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800903c:	f7ff fdaa 	bl	8008b94 <USBD_GetString>
 8009040:	e004      	b.n	800904c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009042:	683a      	ldr	r2, [r7, #0]
 8009044:	4904      	ldr	r1, [pc, #16]	; (8009058 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009046:	4805      	ldr	r0, [pc, #20]	; (800905c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009048:	f7ff fda4 	bl	8008b94 <USBD_GetString>
  }
  return USBD_StrDesc;
 800904c:	4b02      	ldr	r3, [pc, #8]	; (8009058 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800904e:	4618      	mov	r0, r3
 8009050:	3708      	adds	r7, #8
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	20000fb0 	.word	0x20000fb0
 800905c:	080097a0 	.word	0x080097a0

08009060 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b084      	sub	sp, #16
 8009064:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009066:	4b0f      	ldr	r3, [pc, #60]	; (80090a4 <Get_SerialNum+0x44>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800906c:	4b0e      	ldr	r3, [pc, #56]	; (80090a8 <Get_SerialNum+0x48>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009072:	4b0e      	ldr	r3, [pc, #56]	; (80090ac <Get_SerialNum+0x4c>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009078:	68fa      	ldr	r2, [r7, #12]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4413      	add	r3, r2
 800907e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d009      	beq.n	800909a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009086:	2208      	movs	r2, #8
 8009088:	4909      	ldr	r1, [pc, #36]	; (80090b0 <Get_SerialNum+0x50>)
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f000 f814 	bl	80090b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009090:	2204      	movs	r2, #4
 8009092:	4908      	ldr	r1, [pc, #32]	; (80090b4 <Get_SerialNum+0x54>)
 8009094:	68b8      	ldr	r0, [r7, #8]
 8009096:	f000 f80f 	bl	80090b8 <IntToUnicode>
  }
}
 800909a:	bf00      	nop
 800909c:	3710      	adds	r7, #16
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
 80090a2:	bf00      	nop
 80090a4:	1ffff7e8 	.word	0x1ffff7e8
 80090a8:	1ffff7ec 	.word	0x1ffff7ec
 80090ac:	1ffff7f0 	.word	0x1ffff7f0
 80090b0:	2000017e 	.word	0x2000017e
 80090b4:	2000018e 	.word	0x2000018e

080090b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b087      	sub	sp, #28
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	4613      	mov	r3, r2
 80090c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80090c6:	2300      	movs	r3, #0
 80090c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80090ca:	2300      	movs	r3, #0
 80090cc:	75fb      	strb	r3, [r7, #23]
 80090ce:	e027      	b.n	8009120 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	0f1b      	lsrs	r3, r3, #28
 80090d4:	2b09      	cmp	r3, #9
 80090d6:	d80b      	bhi.n	80090f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	0f1b      	lsrs	r3, r3, #28
 80090dc:	b2da      	uxtb	r2, r3
 80090de:	7dfb      	ldrb	r3, [r7, #23]
 80090e0:	005b      	lsls	r3, r3, #1
 80090e2:	4619      	mov	r1, r3
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	440b      	add	r3, r1
 80090e8:	3230      	adds	r2, #48	; 0x30
 80090ea:	b2d2      	uxtb	r2, r2
 80090ec:	701a      	strb	r2, [r3, #0]
 80090ee:	e00a      	b.n	8009106 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	0f1b      	lsrs	r3, r3, #28
 80090f4:	b2da      	uxtb	r2, r3
 80090f6:	7dfb      	ldrb	r3, [r7, #23]
 80090f8:	005b      	lsls	r3, r3, #1
 80090fa:	4619      	mov	r1, r3
 80090fc:	68bb      	ldr	r3, [r7, #8]
 80090fe:	440b      	add	r3, r1
 8009100:	3237      	adds	r2, #55	; 0x37
 8009102:	b2d2      	uxtb	r2, r2
 8009104:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	011b      	lsls	r3, r3, #4
 800910a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800910c:	7dfb      	ldrb	r3, [r7, #23]
 800910e:	005b      	lsls	r3, r3, #1
 8009110:	3301      	adds	r3, #1
 8009112:	68ba      	ldr	r2, [r7, #8]
 8009114:	4413      	add	r3, r2
 8009116:	2200      	movs	r2, #0
 8009118:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800911a:	7dfb      	ldrb	r3, [r7, #23]
 800911c:	3301      	adds	r3, #1
 800911e:	75fb      	strb	r3, [r7, #23]
 8009120:	7dfa      	ldrb	r2, [r7, #23]
 8009122:	79fb      	ldrb	r3, [r7, #7]
 8009124:	429a      	cmp	r2, r3
 8009126:	d3d3      	bcc.n	80090d0 <IntToUnicode+0x18>
  }
}
 8009128:	bf00      	nop
 800912a:	bf00      	nop
 800912c:	371c      	adds	r7, #28
 800912e:	46bd      	mov	sp, r7
 8009130:	bc80      	pop	{r7}
 8009132:	4770      	bx	lr

08009134 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b084      	sub	sp, #16
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a0d      	ldr	r2, [pc, #52]	; (8009178 <HAL_PCD_MspInit+0x44>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d113      	bne.n	800916e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009146:	4b0d      	ldr	r3, [pc, #52]	; (800917c <HAL_PCD_MspInit+0x48>)
 8009148:	69db      	ldr	r3, [r3, #28]
 800914a:	4a0c      	ldr	r2, [pc, #48]	; (800917c <HAL_PCD_MspInit+0x48>)
 800914c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009150:	61d3      	str	r3, [r2, #28]
 8009152:	4b0a      	ldr	r3, [pc, #40]	; (800917c <HAL_PCD_MspInit+0x48>)
 8009154:	69db      	ldr	r3, [r3, #28]
 8009156:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800915a:	60fb      	str	r3, [r7, #12]
 800915c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800915e:	2200      	movs	r2, #0
 8009160:	2100      	movs	r1, #0
 8009162:	2014      	movs	r0, #20
 8009164:	f7f8 fa49 	bl	80015fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8009168:	2014      	movs	r0, #20
 800916a:	f7f8 fa62 	bl	8001632 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800916e:	bf00      	nop
 8009170:	3710      	adds	r7, #16
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	40005c00 	.word	0x40005c00
 800917c:	40021000 	.word	0x40021000

08009180 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b082      	sub	sp, #8
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8009194:	4619      	mov	r1, r3
 8009196:	4610      	mov	r0, r2
 8009198:	f7fe fdcb 	bl	8007d32 <USBD_LL_SetupStage>
}
 800919c:	bf00      	nop
 800919e:	3708      	adds	r7, #8
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b082      	sub	sp, #8
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
 80091ac:	460b      	mov	r3, r1
 80091ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 80091b6:	78fa      	ldrb	r2, [r7, #3]
 80091b8:	6879      	ldr	r1, [r7, #4]
 80091ba:	4613      	mov	r3, r2
 80091bc:	009b      	lsls	r3, r3, #2
 80091be:	4413      	add	r3, r2
 80091c0:	00db      	lsls	r3, r3, #3
 80091c2:	440b      	add	r3, r1
 80091c4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	78fb      	ldrb	r3, [r7, #3]
 80091cc:	4619      	mov	r1, r3
 80091ce:	f7fe fdfd 	bl	8007dcc <USBD_LL_DataOutStage>
}
 80091d2:	bf00      	nop
 80091d4:	3708      	adds	r7, #8
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b082      	sub	sp, #8
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
 80091e2:	460b      	mov	r3, r1
 80091e4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 80091ec:	78fa      	ldrb	r2, [r7, #3]
 80091ee:	6879      	ldr	r1, [r7, #4]
 80091f0:	4613      	mov	r3, r2
 80091f2:	009b      	lsls	r3, r3, #2
 80091f4:	4413      	add	r3, r2
 80091f6:	00db      	lsls	r3, r3, #3
 80091f8:	440b      	add	r3, r1
 80091fa:	333c      	adds	r3, #60	; 0x3c
 80091fc:	681a      	ldr	r2, [r3, #0]
 80091fe:	78fb      	ldrb	r3, [r7, #3]
 8009200:	4619      	mov	r1, r3
 8009202:	f7fe fe54 	bl	8007eae <USBD_LL_DataInStage>
}
 8009206:	bf00      	nop
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b082      	sub	sp, #8
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800921c:	4618      	mov	r0, r3
 800921e:	f7fe ff64 	bl	80080ea <USBD_LL_SOF>
}
 8009222:	bf00      	nop
 8009224:	3708      	adds	r7, #8
 8009226:	46bd      	mov	sp, r7
 8009228:	bd80      	pop	{r7, pc}

0800922a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800922a:	b580      	push	{r7, lr}
 800922c:	b084      	sub	sp, #16
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009232:	2301      	movs	r3, #1
 8009234:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	2b02      	cmp	r3, #2
 800923c:	d001      	beq.n	8009242 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800923e:	f7f7 ff3f 	bl	80010c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009248:	7bfa      	ldrb	r2, [r7, #15]
 800924a:	4611      	mov	r1, r2
 800924c:	4618      	mov	r0, r3
 800924e:	f7fe ff14 	bl	800807a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009258:	4618      	mov	r0, r3
 800925a:	f7fe fecd 	bl	8007ff8 <USBD_LL_Reset>
}
 800925e:	bf00      	nop
 8009260:	3710      	adds	r7, #16
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
	...

08009268 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8009276:	4618      	mov	r0, r3
 8009278:	f7fe ff0e 	bl	8008098 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	699b      	ldr	r3, [r3, #24]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d005      	beq.n	8009290 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009284:	4b04      	ldr	r3, [pc, #16]	; (8009298 <HAL_PCD_SuspendCallback+0x30>)
 8009286:	691b      	ldr	r3, [r3, #16]
 8009288:	4a03      	ldr	r2, [pc, #12]	; (8009298 <HAL_PCD_SuspendCallback+0x30>)
 800928a:	f043 0306 	orr.w	r3, r3, #6
 800928e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009290:	bf00      	nop
 8009292:	3708      	adds	r7, #8
 8009294:	46bd      	mov	sp, r7
 8009296:	bd80      	pop	{r7, pc}
 8009298:	e000ed00 	.word	0xe000ed00

0800929c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7fe ff08 	bl	80080c0 <USBD_LL_Resume>
}
 80092b0:	bf00      	nop
 80092b2:	3708      	adds	r7, #8
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80092c0:	4a28      	ldr	r2, [pc, #160]	; (8009364 <USBD_LL_Init+0xac>)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4a26      	ldr	r2, [pc, #152]	; (8009364 <USBD_LL_Init+0xac>)
 80092cc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80092d0:	4b24      	ldr	r3, [pc, #144]	; (8009364 <USBD_LL_Init+0xac>)
 80092d2:	4a25      	ldr	r2, [pc, #148]	; (8009368 <USBD_LL_Init+0xb0>)
 80092d4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80092d6:	4b23      	ldr	r3, [pc, #140]	; (8009364 <USBD_LL_Init+0xac>)
 80092d8:	2208      	movs	r2, #8
 80092da:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80092dc:	4b21      	ldr	r3, [pc, #132]	; (8009364 <USBD_LL_Init+0xac>)
 80092de:	2202      	movs	r2, #2
 80092e0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80092e2:	4b20      	ldr	r3, [pc, #128]	; (8009364 <USBD_LL_Init+0xac>)
 80092e4:	2200      	movs	r2, #0
 80092e6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80092e8:	4b1e      	ldr	r3, [pc, #120]	; (8009364 <USBD_LL_Init+0xac>)
 80092ea:	2200      	movs	r2, #0
 80092ec:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80092ee:	4b1d      	ldr	r3, [pc, #116]	; (8009364 <USBD_LL_Init+0xac>)
 80092f0:	2200      	movs	r2, #0
 80092f2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80092f4:	481b      	ldr	r0, [pc, #108]	; (8009364 <USBD_LL_Init+0xac>)
 80092f6:	f7f8 fb83 	bl	8001a00 <HAL_PCD_Init>
 80092fa:	4603      	mov	r3, r0
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d001      	beq.n	8009304 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009300:	f7f7 fede 	bl	80010c0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800930a:	2318      	movs	r3, #24
 800930c:	2200      	movs	r2, #0
 800930e:	2100      	movs	r1, #0
 8009310:	f7f9 fff9 	bl	8003306 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800931a:	2358      	movs	r3, #88	; 0x58
 800931c:	2200      	movs	r2, #0
 800931e:	2180      	movs	r1, #128	; 0x80
 8009320:	f7f9 fff1 	bl	8003306 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800932a:	23c0      	movs	r3, #192	; 0xc0
 800932c:	2200      	movs	r2, #0
 800932e:	2181      	movs	r1, #129	; 0x81
 8009330:	f7f9 ffe9 	bl	8003306 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800933a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800933e:	2200      	movs	r2, #0
 8009340:	2101      	movs	r1, #1
 8009342:	f7f9 ffe0 	bl	8003306 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800934c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009350:	2200      	movs	r2, #0
 8009352:	2182      	movs	r1, #130	; 0x82
 8009354:	f7f9 ffd7 	bl	8003306 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009358:	2300      	movs	r3, #0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3708      	adds	r7, #8
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	200011b0 	.word	0x200011b0
 8009368:	40005c00 	.word	0x40005c00

0800936c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b084      	sub	sp, #16
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009374:	2300      	movs	r3, #0
 8009376:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009378:	2300      	movs	r3, #0
 800937a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009382:	4618      	mov	r0, r3
 8009384:	f7f8 fc47 	bl	8001c16 <HAL_PCD_Start>
 8009388:	4603      	mov	r3, r0
 800938a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800938c:	7bfb      	ldrb	r3, [r7, #15]
 800938e:	4618      	mov	r0, r3
 8009390:	f000 f94e 	bl	8009630 <USBD_Get_USB_Status>
 8009394:	4603      	mov	r3, r0
 8009396:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009398:	7bbb      	ldrb	r3, [r7, #14]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b084      	sub	sp, #16
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
 80093aa:	4608      	mov	r0, r1
 80093ac:	4611      	mov	r1, r2
 80093ae:	461a      	mov	r2, r3
 80093b0:	4603      	mov	r3, r0
 80093b2:	70fb      	strb	r3, [r7, #3]
 80093b4:	460b      	mov	r3, r1
 80093b6:	70bb      	strb	r3, [r7, #2]
 80093b8:	4613      	mov	r3, r2
 80093ba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093bc:	2300      	movs	r3, #0
 80093be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093c0:	2300      	movs	r3, #0
 80093c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80093ca:	78bb      	ldrb	r3, [r7, #2]
 80093cc:	883a      	ldrh	r2, [r7, #0]
 80093ce:	78f9      	ldrb	r1, [r7, #3]
 80093d0:	f7f8 fdc1 	bl	8001f56 <HAL_PCD_EP_Open>
 80093d4:	4603      	mov	r3, r0
 80093d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093d8:	7bfb      	ldrb	r3, [r7, #15]
 80093da:	4618      	mov	r0, r3
 80093dc:	f000 f928 	bl	8009630 <USBD_Get_USB_Status>
 80093e0:	4603      	mov	r3, r0
 80093e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3710      	adds	r7, #16
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80093ee:	b580      	push	{r7, lr}
 80093f0:	b084      	sub	sp, #16
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
 80093f6:	460b      	mov	r3, r1
 80093f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093fe:	2300      	movs	r3, #0
 8009400:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009408:	78fa      	ldrb	r2, [r7, #3]
 800940a:	4611      	mov	r1, r2
 800940c:	4618      	mov	r0, r3
 800940e:	f7f8 fe08 	bl	8002022 <HAL_PCD_EP_Close>
 8009412:	4603      	mov	r3, r0
 8009414:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009416:	7bfb      	ldrb	r3, [r7, #15]
 8009418:	4618      	mov	r0, r3
 800941a:	f000 f909 	bl	8009630 <USBD_Get_USB_Status>
 800941e:	4603      	mov	r3, r0
 8009420:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009422:	7bbb      	ldrb	r3, [r7, #14]
}
 8009424:	4618      	mov	r0, r3
 8009426:	3710      	adds	r7, #16
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	460b      	mov	r3, r1
 8009436:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009438:	2300      	movs	r3, #0
 800943a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800943c:	2300      	movs	r3, #0
 800943e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009446:	78fa      	ldrb	r2, [r7, #3]
 8009448:	4611      	mov	r1, r2
 800944a:	4618      	mov	r0, r3
 800944c:	f7f8 fec8 	bl	80021e0 <HAL_PCD_EP_SetStall>
 8009450:	4603      	mov	r3, r0
 8009452:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009454:	7bfb      	ldrb	r3, [r7, #15]
 8009456:	4618      	mov	r0, r3
 8009458:	f000 f8ea 	bl	8009630 <USBD_Get_USB_Status>
 800945c:	4603      	mov	r3, r0
 800945e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009460:	7bbb      	ldrb	r3, [r7, #14]
}
 8009462:	4618      	mov	r0, r3
 8009464:	3710      	adds	r7, #16
 8009466:	46bd      	mov	sp, r7
 8009468:	bd80      	pop	{r7, pc}

0800946a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800946a:	b580      	push	{r7, lr}
 800946c:	b084      	sub	sp, #16
 800946e:	af00      	add	r7, sp, #0
 8009470:	6078      	str	r0, [r7, #4]
 8009472:	460b      	mov	r3, r1
 8009474:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009476:	2300      	movs	r3, #0
 8009478:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800947a:	2300      	movs	r3, #0
 800947c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009484:	78fa      	ldrb	r2, [r7, #3]
 8009486:	4611      	mov	r1, r2
 8009488:	4618      	mov	r0, r3
 800948a:	f7f8 ff09 	bl	80022a0 <HAL_PCD_EP_ClrStall>
 800948e:	4603      	mov	r3, r0
 8009490:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009492:	7bfb      	ldrb	r3, [r7, #15]
 8009494:	4618      	mov	r0, r3
 8009496:	f000 f8cb 	bl	8009630 <USBD_Get_USB_Status>
 800949a:	4603      	mov	r3, r0
 800949c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800949e:	7bbb      	ldrb	r3, [r7, #14]
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3710      	adds	r7, #16
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b085      	sub	sp, #20
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	460b      	mov	r3, r1
 80094b2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80094ba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80094bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	da0c      	bge.n	80094de <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80094c4:	78fb      	ldrb	r3, [r7, #3]
 80094c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80094ca:	68f9      	ldr	r1, [r7, #12]
 80094cc:	1c5a      	adds	r2, r3, #1
 80094ce:	4613      	mov	r3, r2
 80094d0:	009b      	lsls	r3, r3, #2
 80094d2:	4413      	add	r3, r2
 80094d4:	00db      	lsls	r3, r3, #3
 80094d6:	440b      	add	r3, r1
 80094d8:	3302      	adds	r3, #2
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	e00b      	b.n	80094f6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80094de:	78fb      	ldrb	r3, [r7, #3]
 80094e0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80094e4:	68f9      	ldr	r1, [r7, #12]
 80094e6:	4613      	mov	r3, r2
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	4413      	add	r3, r2
 80094ec:	00db      	lsls	r3, r3, #3
 80094ee:	440b      	add	r3, r1
 80094f0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80094f4:	781b      	ldrb	r3, [r3, #0]
  }
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3714      	adds	r7, #20
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bc80      	pop	{r7}
 80094fe:	4770      	bx	lr

08009500 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b084      	sub	sp, #16
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	460b      	mov	r3, r1
 800950a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800950c:	2300      	movs	r3, #0
 800950e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009510:	2300      	movs	r3, #0
 8009512:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800951a:	78fa      	ldrb	r2, [r7, #3]
 800951c:	4611      	mov	r1, r2
 800951e:	4618      	mov	r0, r3
 8009520:	f7f8 fcf4 	bl	8001f0c <HAL_PCD_SetAddress>
 8009524:	4603      	mov	r3, r0
 8009526:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009528:	7bfb      	ldrb	r3, [r7, #15]
 800952a:	4618      	mov	r0, r3
 800952c:	f000 f880 	bl	8009630 <USBD_Get_USB_Status>
 8009530:	4603      	mov	r3, r0
 8009532:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009534:	7bbb      	ldrb	r3, [r7, #14]
}
 8009536:	4618      	mov	r0, r3
 8009538:	3710      	adds	r7, #16
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}

0800953e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800953e:	b580      	push	{r7, lr}
 8009540:	b086      	sub	sp, #24
 8009542:	af00      	add	r7, sp, #0
 8009544:	60f8      	str	r0, [r7, #12]
 8009546:	607a      	str	r2, [r7, #4]
 8009548:	461a      	mov	r2, r3
 800954a:	460b      	mov	r3, r1
 800954c:	72fb      	strb	r3, [r7, #11]
 800954e:	4613      	mov	r3, r2
 8009550:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009552:	2300      	movs	r3, #0
 8009554:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009556:	2300      	movs	r3, #0
 8009558:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009560:	893b      	ldrh	r3, [r7, #8]
 8009562:	7af9      	ldrb	r1, [r7, #11]
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	f7f8 fdf8 	bl	800215a <HAL_PCD_EP_Transmit>
 800956a:	4603      	mov	r3, r0
 800956c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800956e:	7dfb      	ldrb	r3, [r7, #23]
 8009570:	4618      	mov	r0, r3
 8009572:	f000 f85d 	bl	8009630 <USBD_Get_USB_Status>
 8009576:	4603      	mov	r3, r0
 8009578:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800957a:	7dbb      	ldrb	r3, [r7, #22]
}
 800957c:	4618      	mov	r0, r3
 800957e:	3718      	adds	r7, #24
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b086      	sub	sp, #24
 8009588:	af00      	add	r7, sp, #0
 800958a:	60f8      	str	r0, [r7, #12]
 800958c:	607a      	str	r2, [r7, #4]
 800958e:	461a      	mov	r2, r3
 8009590:	460b      	mov	r3, r1
 8009592:	72fb      	strb	r3, [r7, #11]
 8009594:	4613      	mov	r3, r2
 8009596:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009598:	2300      	movs	r3, #0
 800959a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800959c:	2300      	movs	r3, #0
 800959e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80095a6:	893b      	ldrh	r3, [r7, #8]
 80095a8:	7af9      	ldrb	r1, [r7, #11]
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	f7f8 fd81 	bl	80020b2 <HAL_PCD_EP_Receive>
 80095b0:	4603      	mov	r3, r0
 80095b2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095b4:	7dfb      	ldrb	r3, [r7, #23]
 80095b6:	4618      	mov	r0, r3
 80095b8:	f000 f83a 	bl	8009630 <USBD_Get_USB_Status>
 80095bc:	4603      	mov	r3, r0
 80095be:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80095c0:	7dbb      	ldrb	r3, [r7, #22]
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3718      	adds	r7, #24
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b082      	sub	sp, #8
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
 80095d2:	460b      	mov	r3, r1
 80095d4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095dc:	78fa      	ldrb	r2, [r7, #3]
 80095de:	4611      	mov	r1, r2
 80095e0:	4618      	mov	r0, r3
 80095e2:	f7f8 fda3 	bl	800212c <HAL_PCD_EP_GetRxCount>
 80095e6:	4603      	mov	r3, r0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3708      	adds	r7, #8
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80095f8:	4b02      	ldr	r3, [pc, #8]	; (8009604 <USBD_static_malloc+0x14>)
}
 80095fa:	4618      	mov	r0, r3
 80095fc:	370c      	adds	r7, #12
 80095fe:	46bd      	mov	sp, r7
 8009600:	bc80      	pop	{r7}
 8009602:	4770      	bx	lr
 8009604:	200001e8 	.word	0x200001e8

08009608 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]

}
 8009610:	bf00      	nop
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	bc80      	pop	{r7}
 8009618:	4770      	bx	lr

0800961a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800961a:	b480      	push	{r7}
 800961c:	b083      	sub	sp, #12
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
 8009622:	460b      	mov	r3, r1
 8009624:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8009626:	bf00      	nop
 8009628:	370c      	adds	r7, #12
 800962a:	46bd      	mov	sp, r7
 800962c:	bc80      	pop	{r7}
 800962e:	4770      	bx	lr

08009630 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009630:	b480      	push	{r7}
 8009632:	b085      	sub	sp, #20
 8009634:	af00      	add	r7, sp, #0
 8009636:	4603      	mov	r3, r0
 8009638:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800963a:	2300      	movs	r3, #0
 800963c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800963e:	79fb      	ldrb	r3, [r7, #7]
 8009640:	2b03      	cmp	r3, #3
 8009642:	d817      	bhi.n	8009674 <USBD_Get_USB_Status+0x44>
 8009644:	a201      	add	r2, pc, #4	; (adr r2, 800964c <USBD_Get_USB_Status+0x1c>)
 8009646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800964a:	bf00      	nop
 800964c:	0800965d 	.word	0x0800965d
 8009650:	08009663 	.word	0x08009663
 8009654:	08009669 	.word	0x08009669
 8009658:	0800966f 	.word	0x0800966f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800965c:	2300      	movs	r3, #0
 800965e:	73fb      	strb	r3, [r7, #15]
    break;
 8009660:	e00b      	b.n	800967a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009662:	2302      	movs	r3, #2
 8009664:	73fb      	strb	r3, [r7, #15]
    break;
 8009666:	e008      	b.n	800967a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009668:	2301      	movs	r3, #1
 800966a:	73fb      	strb	r3, [r7, #15]
    break;
 800966c:	e005      	b.n	800967a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800966e:	2302      	movs	r3, #2
 8009670:	73fb      	strb	r3, [r7, #15]
    break;
 8009672:	e002      	b.n	800967a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009674:	2302      	movs	r3, #2
 8009676:	73fb      	strb	r3, [r7, #15]
    break;
 8009678:	bf00      	nop
  }
  return usb_status;
 800967a:	7bfb      	ldrb	r3, [r7, #15]
}
 800967c:	4618      	mov	r0, r3
 800967e:	3714      	adds	r7, #20
 8009680:	46bd      	mov	sp, r7
 8009682:	bc80      	pop	{r7}
 8009684:	4770      	bx	lr
 8009686:	bf00      	nop

08009688 <__libc_init_array>:
 8009688:	b570      	push	{r4, r5, r6, lr}
 800968a:	2600      	movs	r6, #0
 800968c:	4d0c      	ldr	r5, [pc, #48]	; (80096c0 <__libc_init_array+0x38>)
 800968e:	4c0d      	ldr	r4, [pc, #52]	; (80096c4 <__libc_init_array+0x3c>)
 8009690:	1b64      	subs	r4, r4, r5
 8009692:	10a4      	asrs	r4, r4, #2
 8009694:	42a6      	cmp	r6, r4
 8009696:	d109      	bne.n	80096ac <__libc_init_array+0x24>
 8009698:	f000 f822 	bl	80096e0 <_init>
 800969c:	2600      	movs	r6, #0
 800969e:	4d0a      	ldr	r5, [pc, #40]	; (80096c8 <__libc_init_array+0x40>)
 80096a0:	4c0a      	ldr	r4, [pc, #40]	; (80096cc <__libc_init_array+0x44>)
 80096a2:	1b64      	subs	r4, r4, r5
 80096a4:	10a4      	asrs	r4, r4, #2
 80096a6:	42a6      	cmp	r6, r4
 80096a8:	d105      	bne.n	80096b6 <__libc_init_array+0x2e>
 80096aa:	bd70      	pop	{r4, r5, r6, pc}
 80096ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80096b0:	4798      	blx	r3
 80096b2:	3601      	adds	r6, #1
 80096b4:	e7ee      	b.n	8009694 <__libc_init_array+0xc>
 80096b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80096ba:	4798      	blx	r3
 80096bc:	3601      	adds	r6, #1
 80096be:	e7f2      	b.n	80096a6 <__libc_init_array+0x1e>
 80096c0:	080097c4 	.word	0x080097c4
 80096c4:	080097c4 	.word	0x080097c4
 80096c8:	080097c4 	.word	0x080097c4
 80096cc:	080097c8 	.word	0x080097c8

080096d0 <memset>:
 80096d0:	4603      	mov	r3, r0
 80096d2:	4402      	add	r2, r0
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d100      	bne.n	80096da <memset+0xa>
 80096d8:	4770      	bx	lr
 80096da:	f803 1b01 	strb.w	r1, [r3], #1
 80096de:	e7f9      	b.n	80096d4 <memset+0x4>

080096e0 <_init>:
 80096e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096e2:	bf00      	nop
 80096e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096e6:	bc08      	pop	{r3}
 80096e8:	469e      	mov	lr, r3
 80096ea:	4770      	bx	lr

080096ec <_fini>:
 80096ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ee:	bf00      	nop
 80096f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096f2:	bc08      	pop	{r3}
 80096f4:	469e      	mov	lr, r3
 80096f6:	4770      	bx	lr
