<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_bnxreg.h source code [netbsd/sys/dev/pci/if_bnxreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="bnx_rv2p_header,bnx_type,cpu_reg,flash_spec,fw_info,l2_fhdr,rx_bd,statistics_block,status_block,tx_bd "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_bnxreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_bnxreg.h.html'>if_bnxreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_bnxreg.h,v 1.26 2019/05/24 06:26:39 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_bnxreg.h,v 1.33 2009/09/05 16:02:28 claudio Exp $  */</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2006 Broadcom Corporation</i></td></tr>
<tr><th id="6">6</th><td><i> *	David Christensen &lt;davidch@broadcom.com&gt;.  All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> * 3. Neither the name of Broadcom Corporation nor the name of its contributors</i></td></tr>
<tr><th id="17">17</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    without specific prior written consent.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS'</i></td></tr>
<tr><th id="21">21</th><td><i> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="30">30</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> *</i></td></tr>
<tr><th id="32">32</th><td><i> * $FreeBSD: src/sys/dev/bce/if_bcereg.h,v 1.4 2006/05/04 00:34:07 mjacob Exp $</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/* General controller flags -- bnx_flags element in bnx_softc */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/BNX_PCIX_FLAG" data-ref="_M/BNX_PCIX_FLAG">BNX_PCIX_FLAG</dfn>			0x01</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_32BIT_FLAG" data-ref="_M/BNX_PCI_32BIT_FLAG">BNX_PCI_32BIT_FLAG</dfn>		0x02</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/BNX_ONE_TDMA_FLAG" data-ref="_M/BNX_ONE_TDMA_FLAG">BNX_ONE_TDMA_FLAG</dfn>		0x04		/* Deprecated */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/BNX_NO_WOL_FLAG" data-ref="_M/BNX_NO_WOL_FLAG">BNX_NO_WOL_FLAG</dfn>			0x08</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/BNX_USING_DAC_FLAG" data-ref="_M/BNX_USING_DAC_FLAG">BNX_USING_DAC_FLAG</dfn>		0x10</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/BNX_USING_MSI_FLAG" data-ref="_M/BNX_USING_MSI_FLAG">BNX_USING_MSI_FLAG</dfn>		0x20</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/BNX_MFW_ENABLE_FLAG" data-ref="_M/BNX_MFW_ENABLE_FLAG">BNX_MFW_ENABLE_FLAG</dfn>		0x40</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/BNX_ACTIVE_FLAG" data-ref="_M/BNX_ACTIVE_FLAG">BNX_ACTIVE_FLAG</dfn>			0x80</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/BNX_ALLOC_PKTS_FLAG" data-ref="_M/BNX_ALLOC_PKTS_FLAG">BNX_ALLOC_PKTS_FLAG</dfn>		0x100</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/BNX_PCIE_FLAG" data-ref="_M/BNX_PCIE_FLAG">BNX_PCIE_FLAG</dfn>			0x200</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* PHY specific flags -- bnx_phy_flags element in bnx_softc */</i></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_SERDES_FLAG" data-ref="_M/BNX_PHY_SERDES_FLAG">BNX_PHY_SERDES_FLAG</dfn>			0x001</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_CRC_FIX_FLAG" data-ref="_M/BNX_PHY_CRC_FIX_FLAG">BNX_PHY_CRC_FIX_FLAG</dfn>			0x002</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_PARALLEL_DETECT_FLAG" data-ref="_M/BNX_PHY_PARALLEL_DETECT_FLAG">BNX_PHY_PARALLEL_DETECT_FLAG</dfn>		0x004</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_2_5G_CAPABLE_FLAG" data-ref="_M/BNX_PHY_2_5G_CAPABLE_FLAG">BNX_PHY_2_5G_CAPABLE_FLAG</dfn>		0x008</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_INT_MODE_MASK_FLAG" data-ref="_M/BNX_PHY_INT_MODE_MASK_FLAG">BNX_PHY_INT_MODE_MASK_FLAG</dfn>		0x300</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_INT_MODE_AUTO_POLLING_FLAG" data-ref="_M/BNX_PHY_INT_MODE_AUTO_POLLING_FLAG">BNX_PHY_INT_MODE_AUTO_POLLING_FLAG</dfn>	0x100</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_INT_MODE_LINK_READY_FLAG" data-ref="_M/BNX_PHY_INT_MODE_LINK_READY_FLAG">BNX_PHY_INT_MODE_LINK_READY_FLAG</dfn>	0x200</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_IEEE_CLAUSE_45_FLAG" data-ref="_M/BNX_PHY_IEEE_CLAUSE_45_FLAG">BNX_PHY_IEEE_CLAUSE_45_FLAG</dfn>		0x400</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="58">58</th><td><i>/* Debugging macros and definitions.					    */</i></td></tr>
<tr><th id="59">59</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_LOAD" data-ref="_M/BNX_CP_LOAD">BNX_CP_LOAD</dfn>		0x00000001</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_SEND" data-ref="_M/BNX_CP_SEND">BNX_CP_SEND</dfn>		0x00000002</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_RECV" data-ref="_M/BNX_CP_RECV">BNX_CP_RECV</dfn>		0x00000004</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_INTR" data-ref="_M/BNX_CP_INTR">BNX_CP_INTR</dfn>		0x00000008</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_UNLOAD" data-ref="_M/BNX_CP_UNLOAD">BNX_CP_UNLOAD</dfn>		0x00000010</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_RESET" data-ref="_M/BNX_CP_RESET">BNX_CP_RESET</dfn>		0x00000020</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_PHY" data-ref="_M/BNX_CP_PHY">BNX_CP_PHY</dfn>		0x00000040</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_ALL" data-ref="_M/BNX_CP_ALL">BNX_CP_ALL</dfn>		0x00FFFFFF</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_MASK" data-ref="_M/BNX_CP_MASK">BNX_CP_MASK</dfn>		0x00FFFFFF</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/BNX_LEVEL_FATAL" data-ref="_M/BNX_LEVEL_FATAL">BNX_LEVEL_FATAL</dfn>		0x00000000</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/BNX_LEVEL_WARN" data-ref="_M/BNX_LEVEL_WARN">BNX_LEVEL_WARN</dfn>		0x01000000</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/BNX_LEVEL_INFO" data-ref="_M/BNX_LEVEL_INFO">BNX_LEVEL_INFO</dfn>		0x02000000</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/BNX_LEVEL_VERBOSE" data-ref="_M/BNX_LEVEL_VERBOSE">BNX_LEVEL_VERBOSE</dfn>	0x03000000</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/BNX_LEVEL_EXCESSIVE" data-ref="_M/BNX_LEVEL_EXCESSIVE">BNX_LEVEL_EXCESSIVE</dfn>	0x04000000</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/BNX_LEVEL_MASK" data-ref="_M/BNX_LEVEL_MASK">BNX_LEVEL_MASK</dfn>		0xFF000000</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/BNX_WARN_LOAD" data-ref="_M/BNX_WARN_LOAD">BNX_WARN_LOAD</dfn>		(BNX_CP_LOAD | BNX_LEVEL_WARN)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/BNX_INFO_LOAD" data-ref="_M/BNX_INFO_LOAD">BNX_INFO_LOAD</dfn>		(BNX_CP_LOAD | BNX_LEVEL_INFO)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/BNX_VERBOSE_LOAD" data-ref="_M/BNX_VERBOSE_LOAD">BNX_VERBOSE_LOAD</dfn>	(BNX_CP_LOAD | BNX_LEVEL_VERBOSE)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/BNX_EXCESSIVE_LOAD" data-ref="_M/BNX_EXCESSIVE_LOAD">BNX_EXCESSIVE_LOAD</dfn>	(BNX_CP_LOAD | BNX_LEVEL_EXCESSIVE)</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/BNX_WARN_SEND" data-ref="_M/BNX_WARN_SEND">BNX_WARN_SEND</dfn>		(BNX_CP_SEND | BNX_LEVEL_WARN)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/BNX_INFO_SEND" data-ref="_M/BNX_INFO_SEND">BNX_INFO_SEND</dfn>		(BNX_CP_SEND | BNX_LEVEL_INFO)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/BNX_VERBOSE_SEND" data-ref="_M/BNX_VERBOSE_SEND">BNX_VERBOSE_SEND</dfn>	(BNX_CP_SEND | BNX_LEVEL_VERBOSE)</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/BNX_EXCESSIVE_SEND" data-ref="_M/BNX_EXCESSIVE_SEND">BNX_EXCESSIVE_SEND</dfn>	(BNX_CP_SEND | BNX_LEVEL_EXCESSIVE)</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/BNX_WARN_RECV" data-ref="_M/BNX_WARN_RECV">BNX_WARN_RECV</dfn>		(BNX_CP_RECV | BNX_LEVEL_WARN)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/BNX_INFO_RECV" data-ref="_M/BNX_INFO_RECV">BNX_INFO_RECV</dfn>		(BNX_CP_RECV | BNX_LEVEL_INFO)</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/BNX_VERBOSE_RECV" data-ref="_M/BNX_VERBOSE_RECV">BNX_VERBOSE_RECV</dfn>	(BNX_CP_RECV | BNX_LEVEL_VERBOSE)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/BNX_EXCESSIVE_RECV" data-ref="_M/BNX_EXCESSIVE_RECV">BNX_EXCESSIVE_RECV</dfn>	(BNX_CP_RECV | BNX_LEVEL_EXCESSIVE)</u></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/BNX_WARN_INTR" data-ref="_M/BNX_WARN_INTR">BNX_WARN_INTR</dfn>		(BNX_CP_INTR | BNX_LEVEL_WARN)</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/BNX_INFO_INTR" data-ref="_M/BNX_INFO_INTR">BNX_INFO_INTR</dfn>		(BNX_CP_INTR | BNX_LEVEL_INFO)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/BNX_VERBOSE_INTR" data-ref="_M/BNX_VERBOSE_INTR">BNX_VERBOSE_INTR</dfn>	(BNX_CP_INTR | BNX_LEVEL_VERBOSE)</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/BNX_EXCESSIVE_INTR" data-ref="_M/BNX_EXCESSIVE_INTR">BNX_EXCESSIVE_INTR</dfn>	(BNX_CP_INTR | BNX_LEVEL_EXCESSIVE)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/BNX_WARN_UNLOAD" data-ref="_M/BNX_WARN_UNLOAD">BNX_WARN_UNLOAD</dfn>		(BNX_CP_UNLOAD | BNX_LEVEL_WARN)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/BNX_INFO_UNLOAD" data-ref="_M/BNX_INFO_UNLOAD">BNX_INFO_UNLOAD</dfn>		(BNX_CP_UNLOAD | BNX_LEVEL_INFO)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/BNX_VERBOSE_UNLOAD" data-ref="_M/BNX_VERBOSE_UNLOAD">BNX_VERBOSE_UNLOAD</dfn>	(BNX_CP_UNLOAD | BNX_LEVEL_VERBOSE)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/BNX_EXCESSIVE_UNLOAD" data-ref="_M/BNX_EXCESSIVE_UNLOAD">BNX_EXCESSIVE_UNLOAD</dfn>	(BNX_CP_UNLOAD | BNX_LEVEL_EXCESSIVE)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/BNX_WARN_RESET" data-ref="_M/BNX_WARN_RESET">BNX_WARN_RESET</dfn>		(BNX_CP_RESET | BNX_LEVEL_WARN)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/BNX_INFO_RESET" data-ref="_M/BNX_INFO_RESET">BNX_INFO_RESET</dfn>		(BNX_CP_RESET | BNX_LEVEL_INFO)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/BNX_VERBOSE_RESET" data-ref="_M/BNX_VERBOSE_RESET">BNX_VERBOSE_RESET</dfn>	(BNX_CP_RESET | BNX_LEVEL_VERBOSE)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/BNX_EXCESSIVE_RESET" data-ref="_M/BNX_EXCESSIVE_RESET">BNX_EXCESSIVE_RESET</dfn>	(BNX_CP_RESET | BNX_LEVEL_EXCESSIVE)</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/BNX_WARN_PHY" data-ref="_M/BNX_WARN_PHY">BNX_WARN_PHY</dfn>		(BNX_CP_PHY | BNX_LEVEL_WARN)</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/BNX_INFO_PHY" data-ref="_M/BNX_INFO_PHY">BNX_INFO_PHY</dfn>		(BNX_CP_PHY | BNX_LEVEL_INFO)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/BNX_VERBOSE_PHY" data-ref="_M/BNX_VERBOSE_PHY">BNX_VERBOSE_PHY</dfn>		(BNX_CP_PHY | BNX_LEVEL_VERBOSE)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/BNX_EXTREME_PHY" data-ref="_M/BNX_EXTREME_PHY">BNX_EXTREME_PHY</dfn>		(BNX_CP_PHY | BNX_LEVEL_EXTREME)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/BNX_INSANE_PHY" data-ref="_M/BNX_INSANE_PHY">BNX_INSANE_PHY</dfn>		(BNX_CP_PHY | BNX_LEVEL_INSANE)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/BNX_FATAL" data-ref="_M/BNX_FATAL">BNX_FATAL</dfn>		(BNX_CP_ALL | BNX_LEVEL_FATAL)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/BNX_WARN" data-ref="_M/BNX_WARN">BNX_WARN</dfn>		(BNX_CP_ALL | BNX_LEVEL_WARN)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/BNX_INFO" data-ref="_M/BNX_INFO">BNX_INFO</dfn>		(BNX_CP_ALL | BNX_LEVEL_INFO)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/BNX_VERBOSE" data-ref="_M/BNX_VERBOSE">BNX_VERBOSE</dfn>		(BNX_CP_ALL | BNX_LEVEL_VERBOSE)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/BNX_EXCESSIVE" data-ref="_M/BNX_EXCESSIVE">BNX_EXCESSIVE</dfn>		(BNX_CP_ALL | BNX_LEVEL_EXCESSIVE)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/BNX_CODE_PATH" data-ref="_M/BNX_CODE_PATH">BNX_CODE_PATH</dfn>(cp)	(((cp) &amp; BNX_CP_MASK) &amp; bnx_debug)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/BNX_MSG_LEVEL" data-ref="_M/BNX_MSG_LEVEL">BNX_MSG_LEVEL</dfn>(lv)	\</u></td></tr>
<tr><th id="123">123</th><td><u>	(((lv) &amp; BNX_LEVEL_MASK) &lt;= (bnx_debug &amp; BNX_LEVEL_MASK))</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/BNX_LOG_MSG" data-ref="_M/BNX_LOG_MSG">BNX_LOG_MSG</dfn>(m)		(BNX_CODE_PATH(m) &amp;&amp; BNX_MSG_LEVEL(m))</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#<span data-ppcond="126">ifdef</span> <span class="macro" data-ref="_M/BNX_DEBUG">BNX_DEBUG</span></u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* Print a message based on the logging level and code path. */</i></td></tr>
<tr><th id="129">129</th><td><u>#define DBPRINT(sc, level, format, args...)				\</u></td></tr>
<tr><th id="130">130</th><td><u>	if (BNX_LOG_MSG(level)) {					\</u></td></tr>
<tr><th id="131">131</th><td><u>		aprint_debug_dev((sc)-&gt;bnx_dev, format, ## args);	\</u></td></tr>
<tr><th id="132">132</th><td><u>	}</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/* Runs a particular command based on the logging level and code path. */</i></td></tr>
<tr><th id="135">135</th><td><u>#define DBRUN(m, args...)					\</u></td></tr>
<tr><th id="136">136</th><td><u>	if (BNX_LOG_MSG(m)) {					\</u></td></tr>
<tr><th id="137">137</th><td><u>		args;						\</u></td></tr>
<tr><th id="138">138</th><td><u>	}</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>/* Runs a particular command based on the logging level. */</i></td></tr>
<tr><th id="141">141</th><td><u>#define DBRUNLV(level, args...)					\</u></td></tr>
<tr><th id="142">142</th><td><u>	if (BNX_MSG_LEVEL(level)) {				\</u></td></tr>
<tr><th id="143">143</th><td><u>		args;						\</u></td></tr>
<tr><th id="144">144</th><td><u>	}</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* Runs a particular command based on the code path. */</i></td></tr>
<tr><th id="147">147</th><td><u>#define DBRUNCP(cp, args...)					\</u></td></tr>
<tr><th id="148">148</th><td><u>	if (BNX_CODE_PATH(cp)) {				\</u></td></tr>
<tr><th id="149">149</th><td><u>		args;						\</u></td></tr>
<tr><th id="150">150</th><td><u>	}</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i>/* Runs a particular command based on a condition. */</i></td></tr>
<tr><th id="153">153</th><td><u>#define DBRUNIF(cond, args...)					\</u></td></tr>
<tr><th id="154">154</th><td><u>	if (cond) {						\</u></td></tr>
<tr><th id="155">155</th><td><u>		args;						\</u></td></tr>
<tr><th id="156">156</th><td><u>	}</u></td></tr>
<tr><th id="157">157</th><td><u>#if 0</u></td></tr>
<tr><th id="158">158</th><td><i>/* Needed for random() function which is only used in debugging. */</i></td></tr>
<tr><th id="159">159</th><td><u>#include &lt;sys/random.h&gt;</u></td></tr>
<tr><th id="160">160</th><td><u>#endif</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/* Returns FALSE in "defects" per 2^31 - 1 calls, otherwise returns TRUE. */</i></td></tr>
<tr><th id="163">163</th><td><u>#define DB_RANDOMFALSE(defects)	       (random() &gt; (defects))</u></td></tr>
<tr><th id="164">164</th><td><u>#define DB_OR_RANDOMFALSE(defects)  || (random() &gt; (defects))</u></td></tr>
<tr><th id="165">165</th><td><u>#define DB_AND_RANDOMFALSE(defects) &amp;&amp; (random() &gt; (defects))</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* Returns TRUE in "defects" per 2^31 - 1 calls, otherwise returns FALSE. */</i></td></tr>
<tr><th id="168">168</th><td><u>#define DB_RANDOMTRUE(defects)	       (random() &lt; (defects))</u></td></tr>
<tr><th id="169">169</th><td><u>#define DB_OR_RANDOMTRUE(defects)   || (random() &lt; (defects))</u></td></tr>
<tr><th id="170">170</th><td><u>#define DB_AND_RANDOMTRUE(defects)  &amp;&amp; (random() &lt; (defects))</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#<span data-ppcond="126">else</span></u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/DBPRINT" data-ref="_M/DBPRINT">DBPRINT</dfn>(level, format, ...)	__nothing</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/DBRUN" data-ref="_M/DBRUN">DBRUN</dfn>(m, ...)			__nothing</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/DBRUNLV" data-ref="_M/DBRUNLV">DBRUNLV</dfn>(level, ...)		__nothing</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/DBRUNCP" data-ref="_M/DBRUNCP">DBRUNCP</dfn>(cp, ...)		__nothing</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/DBRUNIF" data-ref="_M/DBRUNIF">DBRUNIF</dfn>(cond, ...)		__nothing</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/DB_RANDOMFALSE" data-ref="_M/DB_RANDOMFALSE">DB_RANDOMFALSE</dfn>(defects)		__nothing</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/DB_OR_RANDOMFALSE" data-ref="_M/DB_OR_RANDOMFALSE">DB_OR_RANDOMFALSE</dfn>(percent)	__nothing</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/DB_AND_RANDOMFALSE" data-ref="_M/DB_AND_RANDOMFALSE">DB_AND_RANDOMFALSE</dfn>(percent)	__nothing</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/DB_RANDOMTRUE" data-ref="_M/DB_RANDOMTRUE">DB_RANDOMTRUE</dfn>(defects)		__nothing</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/DB_OR_RANDOMTRUE" data-ref="_M/DB_OR_RANDOMTRUE">DB_OR_RANDOMTRUE</dfn>(percent)	__nothing</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/DB_AND_RANDOMTRUE" data-ref="_M/DB_AND_RANDOMTRUE">DB_AND_RANDOMTRUE</dfn>(percent)	__nothing</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#<span data-ppcond="126">endif</span> /* BNX_DEBUG */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="190">190</th><td><i>/* Device identification definitions.					    */</i></td></tr>
<tr><th id="191">191</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/BRCM_VENDORID" data-ref="_M/BRCM_VENDORID">BRCM_VENDORID</dfn>			0x14E4</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/BRCM_DEVICEID_BCM5706" data-ref="_M/BRCM_DEVICEID_BCM5706">BRCM_DEVICEID_BCM5706</dfn>		0x164A</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/BRCM_DEVICEID_BCM5706S" data-ref="_M/BRCM_DEVICEID_BCM5706S">BRCM_DEVICEID_BCM5706S</dfn>		0x16AA</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/BRCM_DEVICEID_BCM5708" data-ref="_M/BRCM_DEVICEID_BCM5708">BRCM_DEVICEID_BCM5708</dfn>		0x164C</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/BRCM_DEVICEID_BCM5708S" data-ref="_M/BRCM_DEVICEID_BCM5708S">BRCM_DEVICEID_BCM5708S</dfn>		0x16AC</u></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/HP_VENDORID" data-ref="_M/HP_VENDORID">HP_VENDORID</dfn>			0x103C</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/PCI_ANY_ID" data-ref="_M/PCI_ANY_ID">PCI_ANY_ID</dfn>			(uint16_t) (~0U)</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i>/* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */</i></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/_BNX_CHIP_NUM" data-ref="_M/_BNX_CHIP_NUM">_BNX_CHIP_NUM</dfn>(chipid)		((chipid) &amp; 0xffff0000)</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_NUM" data-ref="_M/BNX_CHIP_NUM">BNX_CHIP_NUM</dfn>(sc)		_BNX_CHIP_NUM((sc)-&gt;bnx_chipid)</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_NUM_5706" data-ref="_M/BNX_CHIP_NUM_5706">BNX_CHIP_NUM_5706</dfn>		0x57060000</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_NUM_5708" data-ref="_M/BNX_CHIP_NUM_5708">BNX_CHIP_NUM_5708</dfn>		0x57080000</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_NUM_5709" data-ref="_M/BNX_CHIP_NUM_5709">BNX_CHIP_NUM_5709</dfn>		0x57090000</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_NUM_5716" data-ref="_M/BNX_CHIP_NUM_5716">BNX_CHIP_NUM_5716</dfn>		0x57160000</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/_BNX_CHIP_REV" data-ref="_M/_BNX_CHIP_REV">_BNX_CHIP_REV</dfn>(chipid)		((chipid) &amp; 0x0000f000)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_REV" data-ref="_M/BNX_CHIP_REV">BNX_CHIP_REV</dfn>(sc)		_BNX_CHIP_REV((sc)-&gt;bnx_chipid)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_REV_Ax" data-ref="_M/BNX_CHIP_REV_Ax">BNX_CHIP_REV_Ax</dfn>			0x00000000</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_REV_Bx" data-ref="_M/BNX_CHIP_REV_Bx">BNX_CHIP_REV_Bx</dfn>			0x00001000</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_REV_Cx" data-ref="_M/BNX_CHIP_REV_Cx">BNX_CHIP_REV_Cx</dfn>			0x00002000</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_METAL" data-ref="_M/BNX_CHIP_METAL">BNX_CHIP_METAL</dfn>(sc)		(((sc)-&gt;bnx_chipid) &amp; 0x00000ff0)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_BOND" data-ref="_M/BNX_CHIP_BOND">BNX_CHIP_BOND</dfn>(bp)		(((sc)-&gt;bnx_chipid) &amp; 0x0000000f)</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/_BNX_CHIP_ID" data-ref="_M/_BNX_CHIP_ID">_BNX_CHIP_ID</dfn>(chipid)		((chipid) &amp; 0xfffffff0)</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID" data-ref="_M/BNX_CHIP_ID">BNX_CHIP_ID</dfn>(sc)			_BNX_CHIP_ID((sc)-&gt;bnx_chipid)</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5706_A0" data-ref="_M/BNX_CHIP_ID_5706_A0">BNX_CHIP_ID_5706_A0</dfn>		0x57060000</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5706_A1" data-ref="_M/BNX_CHIP_ID_5706_A1">BNX_CHIP_ID_5706_A1</dfn>		0x57060010</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5706_A2" data-ref="_M/BNX_CHIP_ID_5706_A2">BNX_CHIP_ID_5706_A2</dfn>		0x57060020</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5706_A3" data-ref="_M/BNX_CHIP_ID_5706_A3">BNX_CHIP_ID_5706_A3</dfn>		0x57060030</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5708_A0" data-ref="_M/BNX_CHIP_ID_5708_A0">BNX_CHIP_ID_5708_A0</dfn>		0x57080000</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5708_B0" data-ref="_M/BNX_CHIP_ID_5708_B0">BNX_CHIP_ID_5708_B0</dfn>		0x57081000</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5708_B1" data-ref="_M/BNX_CHIP_ID_5708_B1">BNX_CHIP_ID_5708_B1</dfn>		0x57081010</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5708_B2" data-ref="_M/BNX_CHIP_ID_5708_B2">BNX_CHIP_ID_5708_B2</dfn>		0x57081020</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5709_A0" data-ref="_M/BNX_CHIP_ID_5709_A0">BNX_CHIP_ID_5709_A0</dfn>		0x57090000</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5709_A1" data-ref="_M/BNX_CHIP_ID_5709_A1">BNX_CHIP_ID_5709_A1</dfn>		0x57090010</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5709_B0" data-ref="_M/BNX_CHIP_ID_5709_B0">BNX_CHIP_ID_5709_B0</dfn>		0x57091000</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5709_B1" data-ref="_M/BNX_CHIP_ID_5709_B1">BNX_CHIP_ID_5709_B1</dfn>		0x57091010</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5709_B2" data-ref="_M/BNX_CHIP_ID_5709_B2">BNX_CHIP_ID_5709_B2</dfn>		0x57091020</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5709_C0" data-ref="_M/BNX_CHIP_ID_5709_C0">BNX_CHIP_ID_5709_C0</dfn>		0x57092000</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_ID_5716_C0" data-ref="_M/BNX_CHIP_ID_5716_C0">BNX_CHIP_ID_5716_C0</dfn>		0x57162000</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_BOND_ID" data-ref="_M/BNX_CHIP_BOND_ID">BNX_CHIP_BOND_ID</dfn>(sc)		(((sc)-&gt;bnx_chipid) &amp; 0xf)</u></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><i>/* A serdes chip will have the first bit of the bond id set. */</i></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/BNX_CHIP_BOND_ID_SERDES_BIT" data-ref="_M/BNX_CHIP_BOND_ID_SERDES_BIT">BNX_CHIP_BOND_ID_SERDES_BIT</dfn>	0x01</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><i>/* shorthand one */</i></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/BNXNUM" data-ref="_M/BNXNUM">BNXNUM</dfn>(sc)			(BNX_CHIP_NUM(sc) &gt;&gt; 16)</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/BNXREV" data-ref="_M/BNXREV">BNXREV</dfn>(sc)			(BNX_CHIP_REV(sc) &gt;&gt; 12)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/BNXMETAL" data-ref="_M/BNXMETAL">BNXMETAL</dfn>(sc)			(BNX_CHIP_METAL(sc) &gt;&gt; 4)</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><b>struct</b> <dfn class="type def" id="bnx_type" title='bnx_type' data-ref="bnx_type" data-ref-filename="bnx_type">bnx_type</dfn> {</td></tr>
<tr><th id="251">251</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="bnx_type::bnx_vid" title='bnx_type::bnx_vid' data-ref="bnx_type::bnx_vid" data-ref-filename="bnx_type..bnx_vid">bnx_vid</dfn>;</td></tr>
<tr><th id="252">252</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="bnx_type::bnx_did" title='bnx_type::bnx_did' data-ref="bnx_type::bnx_did" data-ref-filename="bnx_type..bnx_did">bnx_did</dfn>;</td></tr>
<tr><th id="253">253</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="bnx_type::bnx_svid" title='bnx_type::bnx_svid' data-ref="bnx_type::bnx_svid" data-ref-filename="bnx_type..bnx_svid">bnx_svid</dfn>;</td></tr>
<tr><th id="254">254</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="bnx_type::bnx_sdid" title='bnx_type::bnx_sdid' data-ref="bnx_type::bnx_sdid" data-ref-filename="bnx_type..bnx_sdid">bnx_sdid</dfn>;</td></tr>
<tr><th id="255">255</th><td>	<em>const</em> <em>char</em>	*<dfn class="decl field" id="bnx_type::bnx_name" title='bnx_type::bnx_name' data-ref="bnx_type::bnx_name" data-ref-filename="bnx_type..bnx_name">bnx_name</dfn>;</td></tr>
<tr><th id="256">256</th><td>};</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="259">259</th><td><i>/* NVRAM Access								    */</i></td></tr>
<tr><th id="260">260</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><i>/* Buffered flash (Atmel: AT45DB011B) specific information */</i></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/SEEPROM_PAGE_BITS" data-ref="_M/SEEPROM_PAGE_BITS">SEEPROM_PAGE_BITS</dfn>		2</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/SEEPROM_PHY_PAGE_SIZE" data-ref="_M/SEEPROM_PHY_PAGE_SIZE">SEEPROM_PHY_PAGE_SIZE</dfn>		(1 &lt;&lt; SEEPROM_PAGE_BITS)</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/SEEPROM_BYTE_ADDR_MASK" data-ref="_M/SEEPROM_BYTE_ADDR_MASK">SEEPROM_BYTE_ADDR_MASK</dfn>		(SEEPROM_PHY_PAGE_SIZE-1)</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/SEEPROM_PAGE_SIZE" data-ref="_M/SEEPROM_PAGE_SIZE">SEEPROM_PAGE_SIZE</dfn>		4</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/SEEPROM_TOTAL_SIZE" data-ref="_M/SEEPROM_TOTAL_SIZE">SEEPROM_TOTAL_SIZE</dfn>		65536</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/BUFFERED_FLASH_PAGE_BITS" data-ref="_M/BUFFERED_FLASH_PAGE_BITS">BUFFERED_FLASH_PAGE_BITS</dfn>	9</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/BUFFERED_FLASH_PHY_PAGE_SIZE" data-ref="_M/BUFFERED_FLASH_PHY_PAGE_SIZE">BUFFERED_FLASH_PHY_PAGE_SIZE</dfn>	(1 &lt;&lt; BUFFERED_FLASH_PAGE_BITS)</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/BUFFERED_FLASH_BYTE_ADDR_MASK" data-ref="_M/BUFFERED_FLASH_BYTE_ADDR_MASK">BUFFERED_FLASH_BYTE_ADDR_MASK</dfn>	(BUFFERED_FLASH_PHY_PAGE_SIZE-1)</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/BUFFERED_FLASH_PAGE_SIZE" data-ref="_M/BUFFERED_FLASH_PAGE_SIZE">BUFFERED_FLASH_PAGE_SIZE</dfn>	264</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/BUFFERED_FLASH_TOTAL_SIZE" data-ref="_M/BUFFERED_FLASH_TOTAL_SIZE">BUFFERED_FLASH_TOTAL_SIZE</dfn>	0x21000</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SAIFUN_FLASH_PAGE_BITS" data-ref="_M/SAIFUN_FLASH_PAGE_BITS">SAIFUN_FLASH_PAGE_BITS</dfn>		8</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SAIFUN_FLASH_PHY_PAGE_SIZE" data-ref="_M/SAIFUN_FLASH_PHY_PAGE_SIZE">SAIFUN_FLASH_PHY_PAGE_SIZE</dfn>	(1 &lt;&lt; SAIFUN_FLASH_PAGE_BITS)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SAIFUN_FLASH_BYTE_ADDR_MASK" data-ref="_M/SAIFUN_FLASH_BYTE_ADDR_MASK">SAIFUN_FLASH_BYTE_ADDR_MASK</dfn>	(SAIFUN_FLASH_PHY_PAGE_SIZE-1)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/SAIFUN_FLASH_PAGE_SIZE" data-ref="_M/SAIFUN_FLASH_PAGE_SIZE">SAIFUN_FLASH_PAGE_SIZE</dfn>		256</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/SAIFUN_FLASH_BASE_TOTAL_SIZE" data-ref="_M/SAIFUN_FLASH_BASE_TOTAL_SIZE">SAIFUN_FLASH_BASE_TOTAL_SIZE</dfn>	65536</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/ST_MICRO_FLASH_PAGE_BITS" data-ref="_M/ST_MICRO_FLASH_PAGE_BITS">ST_MICRO_FLASH_PAGE_BITS</dfn>	8</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/ST_MICRO_FLASH_PHY_PAGE_SIZE" data-ref="_M/ST_MICRO_FLASH_PHY_PAGE_SIZE">ST_MICRO_FLASH_PHY_PAGE_SIZE</dfn>	(1 &lt;&lt; ST_MICRO_FLASH_PAGE_BITS)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/ST_MICRO_FLASH_BYTE_ADDR_MASK" data-ref="_M/ST_MICRO_FLASH_BYTE_ADDR_MASK">ST_MICRO_FLASH_BYTE_ADDR_MASK</dfn>	(ST_MICRO_FLASH_PHY_PAGE_SIZE-1)</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/ST_MICRO_FLASH_PAGE_SIZE" data-ref="_M/ST_MICRO_FLASH_PAGE_SIZE">ST_MICRO_FLASH_PAGE_SIZE</dfn>	256</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/ST_MICRO_FLASH_BASE_TOTAL_SIZE" data-ref="_M/ST_MICRO_FLASH_BASE_TOTAL_SIZE">ST_MICRO_FLASH_BASE_TOTAL_SIZE</dfn>	65536</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/BCM5709_FLASH_PAGE_BITS" data-ref="_M/BCM5709_FLASH_PAGE_BITS">BCM5709_FLASH_PAGE_BITS</dfn>		8</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/BCM5709_FLASH_PHY_PAGE_SIZE" data-ref="_M/BCM5709_FLASH_PHY_PAGE_SIZE">BCM5709_FLASH_PHY_PAGE_SIZE</dfn>	(1 &lt;&lt; BCM5709_FLASH_PAGE_BITS)</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/BCM5709_FLASH_BYTE_ADDR_MASK" data-ref="_M/BCM5709_FLASH_BYTE_ADDR_MASK">BCM5709_FLASH_BYTE_ADDR_MASK</dfn>	(BCM5709_FLASH_PHY_PAGE_SIZE-1)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/BCM5709_FLASH_PAGE_SIZE" data-ref="_M/BCM5709_FLASH_PAGE_SIZE">BCM5709_FLASH_PAGE_SIZE</dfn>		256</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/NVRAM_TIMEOUT_COUNT" data-ref="_M/NVRAM_TIMEOUT_COUNT">NVRAM_TIMEOUT_COUNT</dfn>		30000</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/BNX_FLASHDESC_MAX" data-ref="_M/BNX_FLASHDESC_MAX">BNX_FLASHDESC_MAX</dfn>		64</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/FLASH_STRAP_MASK" data-ref="_M/FLASH_STRAP_MASK">FLASH_STRAP_MASK</dfn>		(BNX_NVM_CFG1_FLASH_MODE |	\</u></td></tr>
<tr><th id="296">296</th><td><u>	    BNX_NVM_CFG1_BUFFER_MODE | BNX_NVM_CFG1_PROTECT_MODE |	\</u></td></tr>
<tr><th id="297">297</th><td><u>	    BNX_NVM_CFG1_FLASH_SIZE)</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/FLASH_BACKUP_STRAP_MASK" data-ref="_M/FLASH_BACKUP_STRAP_MASK">FLASH_BACKUP_STRAP_MASK</dfn>		(0xf &lt;&lt; 26)</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><b>struct</b> <dfn class="type def" id="flash_spec" title='flash_spec' data-ref="flash_spec" data-ref-filename="flash_spec">flash_spec</dfn> {</td></tr>
<tr><th id="302">302</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::strapping" title='flash_spec::strapping' data-ref="flash_spec::strapping" data-ref-filename="flash_spec..strapping">strapping</dfn>;</td></tr>
<tr><th id="303">303</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::config1" title='flash_spec::config1' data-ref="flash_spec::config1" data-ref-filename="flash_spec..config1">config1</dfn>;</td></tr>
<tr><th id="304">304</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::config2" title='flash_spec::config2' data-ref="flash_spec::config2" data-ref-filename="flash_spec..config2">config2</dfn>;</td></tr>
<tr><th id="305">305</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::config3" title='flash_spec::config3' data-ref="flash_spec::config3" data-ref-filename="flash_spec..config3">config3</dfn>;</td></tr>
<tr><th id="306">306</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::write1" title='flash_spec::write1' data-ref="flash_spec::write1" data-ref-filename="flash_spec..write1">write1</dfn>;</td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/BNX_NV_BUFFERED" data-ref="_M/BNX_NV_BUFFERED">BNX_NV_BUFFERED</dfn>		0x00000001</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/BNX_NV_TRANSLATE" data-ref="_M/BNX_NV_TRANSLATE">BNX_NV_TRANSLATE</dfn>	0x00000002</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/BNX_NV_WREN" data-ref="_M/BNX_NV_WREN">BNX_NV_WREN</dfn>		0x00000004</u></td></tr>
<tr><th id="310">310</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::flags" title='flash_spec::flags' data-ref="flash_spec::flags" data-ref-filename="flash_spec..flags">flags</dfn>;</td></tr>
<tr><th id="311">311</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::page_bits" title='flash_spec::page_bits' data-ref="flash_spec::page_bits" data-ref-filename="flash_spec..page_bits">page_bits</dfn>;</td></tr>
<tr><th id="312">312</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::page_size" title='flash_spec::page_size' data-ref="flash_spec::page_size" data-ref-filename="flash_spec..page_size">page_size</dfn>;</td></tr>
<tr><th id="313">313</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::addr_mask" title='flash_spec::addr_mask' data-ref="flash_spec::addr_mask" data-ref-filename="flash_spec..addr_mask">addr_mask</dfn>;</td></tr>
<tr><th id="314">314</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="flash_spec::total_size" title='flash_spec::total_size' data-ref="flash_spec::total_size" data-ref-filename="flash_spec..total_size">total_size</dfn>;</td></tr>
<tr><th id="315">315</th><td>	<em>const</em> <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>  *<dfn class="decl field" id="flash_spec::name" title='flash_spec::name' data-ref="flash_spec::name" data-ref-filename="flash_spec..name">name</dfn>;</td></tr>
<tr><th id="316">316</th><td>};</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="320">320</th><td><i>/* Shared Memory layout							    */</i></td></tr>
<tr><th id="321">321</th><td><i>/* The BNX bootcode will initialize this data area with port configurtion   */</i></td></tr>
<tr><th id="322">322</th><td><i>/* information which can be accessed by the driver.			    */</i></td></tr>
<tr><th id="323">323</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><i>/*</i></td></tr>
<tr><th id="326">326</th><td><i> * This value (in milliseconds) determines the frequency of the driver</i></td></tr>
<tr><th id="327">327</th><td><i> * issuing the PULSE message code.  The firmware monitors this periodic</i></td></tr>
<tr><th id="328">328</th><td><i> * pulse to determine when to switch to an OS-absent mode.</i></td></tr>
<tr><th id="329">329</th><td><i> */</i></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/DRV_PULSE_PERIOD_MS" data-ref="_M/DRV_PULSE_PERIOD_MS">DRV_PULSE_PERIOD_MS</dfn>		250</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><i>/*</i></td></tr>
<tr><th id="333">333</th><td><i> * This value (in milliseconds) determines how long the driver should</i></td></tr>
<tr><th id="334">334</th><td><i> * wait for an acknowledgement from the firmware before timing out.  Once</i></td></tr>
<tr><th id="335">335</th><td><i> * the firmware has timed out, the driver will assume there is no firmware</i></td></tr>
<tr><th id="336">336</th><td><i> * running and there won't be any firmware-driver synchronization during a</i></td></tr>
<tr><th id="337">337</th><td><i> * driver reset.</i></td></tr>
<tr><th id="338">338</th><td><i> */</i></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/FW_ACK_TIME_OUT_MS" data-ref="_M/FW_ACK_TIME_OUT_MS">FW_ACK_TIME_OUT_MS</dfn>		1000</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_RESET_SIGNATURE" data-ref="_M/BNX_DRV_RESET_SIGNATURE">BNX_DRV_RESET_SIGNATURE</dfn>		0x00000000</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_RESET_SIGNATURE_MAGIC" data-ref="_M/BNX_DRV_RESET_SIGNATURE_MAGIC">BNX_DRV_RESET_SIGNATURE_MAGIC</dfn>	0x4841564b /* HAVK */</u></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MB" data-ref="_M/BNX_DRV_MB">BNX_DRV_MB</dfn>			0x00000004</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE" data-ref="_M/BNX_DRV_MSG_CODE">BNX_DRV_MSG_CODE</dfn>		 0xff000000</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE_RESET" data-ref="_M/BNX_DRV_MSG_CODE_RESET">BNX_DRV_MSG_CODE_RESET</dfn>		 0x01000000</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE_UNLOAD" data-ref="_M/BNX_DRV_MSG_CODE_UNLOAD">BNX_DRV_MSG_CODE_UNLOAD</dfn>		 0x02000000</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE_SHUTDOWN" data-ref="_M/BNX_DRV_MSG_CODE_SHUTDOWN">BNX_DRV_MSG_CODE_SHUTDOWN</dfn>	 0x03000000</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE_SUSPEND_WOL" data-ref="_M/BNX_DRV_MSG_CODE_SUSPEND_WOL">BNX_DRV_MSG_CODE_SUSPEND_WOL</dfn>	 0x04000000</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE_FW_TIMEOUT" data-ref="_M/BNX_DRV_MSG_CODE_FW_TIMEOUT">BNX_DRV_MSG_CODE_FW_TIMEOUT</dfn>	 0x05000000</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE_PULSE" data-ref="_M/BNX_DRV_MSG_CODE_PULSE">BNX_DRV_MSG_CODE_PULSE</dfn>		 0x06000000</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE_DIAG" data-ref="_M/BNX_DRV_MSG_CODE_DIAG">BNX_DRV_MSG_CODE_DIAG</dfn>		 0x07000000</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_CODE_SUSPEND_NO_WOL" data-ref="_M/BNX_DRV_MSG_CODE_SUSPEND_NO_WOL">BNX_DRV_MSG_CODE_SUSPEND_NO_WOL</dfn>	 0x09000000</u></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_DATA" data-ref="_M/BNX_DRV_MSG_DATA">BNX_DRV_MSG_DATA</dfn>		0x00ff0000</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_DATA_WAIT0" data-ref="_M/BNX_DRV_MSG_DATA_WAIT0">BNX_DRV_MSG_DATA_WAIT0</dfn>		 0x00010000</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_DATA_WAIT1" data-ref="_M/BNX_DRV_MSG_DATA_WAIT1">BNX_DRV_MSG_DATA_WAIT1</dfn>		 0x00020000</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_DATA_WAIT2" data-ref="_M/BNX_DRV_MSG_DATA_WAIT2">BNX_DRV_MSG_DATA_WAIT2</dfn>		 0x00030000</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_DATA_WAIT3" data-ref="_M/BNX_DRV_MSG_DATA_WAIT3">BNX_DRV_MSG_DATA_WAIT3</dfn>		 0x00040000</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_SEQ" data-ref="_M/BNX_DRV_MSG_SEQ">BNX_DRV_MSG_SEQ</dfn>			0x0000ffff</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/BNX_FW_MB" data-ref="_M/BNX_FW_MB">BNX_FW_MB</dfn>			0x00000008</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/BNX_FW_MSG_ACK" data-ref="_M/BNX_FW_MSG_ACK">BNX_FW_MSG_ACK</dfn>			 0x0000ffff</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/BNX_FW_MSG_STATUS_MASK" data-ref="_M/BNX_FW_MSG_STATUS_MASK">BNX_FW_MSG_STATUS_MASK</dfn>		 0x00ff0000</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/BNX_FW_MSG_STATUS_OK" data-ref="_M/BNX_FW_MSG_STATUS_OK">BNX_FW_MSG_STATUS_OK</dfn>		 0x00000000</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/BNX_FW_MSG_STATUS_FAILURE" data-ref="_M/BNX_FW_MSG_STATUS_FAILURE">BNX_FW_MSG_STATUS_FAILURE</dfn>	 0x00ff0000</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS" data-ref="_M/BNX_LINK_STATUS">BNX_LINK_STATUS</dfn>				0x0000000c</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_INIT_VALUE" data-ref="_M/BNX_LINK_STATUS_INIT_VALUE">BNX_LINK_STATUS_INIT_VALUE</dfn>		 0xffffffff</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_LINK_UP" data-ref="_M/BNX_LINK_STATUS_LINK_UP">BNX_LINK_STATUS_LINK_UP</dfn>			 0x1</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_LINK_DOWN" data-ref="_M/BNX_LINK_STATUS_LINK_DOWN">BNX_LINK_STATUS_LINK_DOWN</dfn>		 0x0</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_SPEED_MASK" data-ref="_M/BNX_LINK_STATUS_SPEED_MASK">BNX_LINK_STATUS_SPEED_MASK</dfn>		 0x1e</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_AN_INCOMPLETE" data-ref="_M/BNX_LINK_STATUS_AN_INCOMPLETE">BNX_LINK_STATUS_AN_INCOMPLETE</dfn>		 (0&lt;&lt;1)</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_10HALF" data-ref="_M/BNX_LINK_STATUS_10HALF">BNX_LINK_STATUS_10HALF</dfn>			 (1&lt;&lt;1)</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_10FULL" data-ref="_M/BNX_LINK_STATUS_10FULL">BNX_LINK_STATUS_10FULL</dfn>			 (2&lt;&lt;1)</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_100HALF" data-ref="_M/BNX_LINK_STATUS_100HALF">BNX_LINK_STATUS_100HALF</dfn>			 (3&lt;&lt;1)</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_100BASE_T4" data-ref="_M/BNX_LINK_STATUS_100BASE_T4">BNX_LINK_STATUS_100BASE_T4</dfn>		 (4&lt;&lt;1)</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_100FULL" data-ref="_M/BNX_LINK_STATUS_100FULL">BNX_LINK_STATUS_100FULL</dfn>			 (5&lt;&lt;1)</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_1000HALF" data-ref="_M/BNX_LINK_STATUS_1000HALF">BNX_LINK_STATUS_1000HALF</dfn>		 (6&lt;&lt;1)</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_1000FULL" data-ref="_M/BNX_LINK_STATUS_1000FULL">BNX_LINK_STATUS_1000FULL</dfn>		 (7&lt;&lt;1)</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_2500HALF" data-ref="_M/BNX_LINK_STATUS_2500HALF">BNX_LINK_STATUS_2500HALF</dfn>		 (8&lt;&lt;1)</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_2500FULL" data-ref="_M/BNX_LINK_STATUS_2500FULL">BNX_LINK_STATUS_2500FULL</dfn>		 (9&lt;&lt;1)</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_AN_ENABLED" data-ref="_M/BNX_LINK_STATUS_AN_ENABLED">BNX_LINK_STATUS_AN_ENABLED</dfn>		 (1&lt;&lt;5)</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_AN_COMPLETE" data-ref="_M/BNX_LINK_STATUS_AN_COMPLETE">BNX_LINK_STATUS_AN_COMPLETE</dfn>		 (1&lt;&lt;6)</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARALLEL_DET" data-ref="_M/BNX_LINK_STATUS_PARALLEL_DET">BNX_LINK_STATUS_PARALLEL_DET</dfn>		 (1&lt;&lt;7)</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_RESERVED" data-ref="_M/BNX_LINK_STATUS_RESERVED">BNX_LINK_STATUS_RESERVED</dfn>		 (1&lt;&lt;8)</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_1000FULL" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_1000FULL">BNX_LINK_STATUS_PARTNER_AD_1000FULL</dfn>	 (1&lt;&lt;9)</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_1000HALF" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_1000HALF">BNX_LINK_STATUS_PARTNER_AD_1000HALF</dfn>	 (1&lt;&lt;10)</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_100BT4" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_100BT4">BNX_LINK_STATUS_PARTNER_AD_100BT4</dfn>	 (1&lt;&lt;11)</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_100FULL" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_100FULL">BNX_LINK_STATUS_PARTNER_AD_100FULL</dfn>	 (1&lt;&lt;12)</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_100HALF" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_100HALF">BNX_LINK_STATUS_PARTNER_AD_100HALF</dfn>	 (1&lt;&lt;13)</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_10FULL" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_10FULL">BNX_LINK_STATUS_PARTNER_AD_10FULL</dfn>	 (1&lt;&lt;14)</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_10HALF" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_10HALF">BNX_LINK_STATUS_PARTNER_AD_10HALF</dfn>	 (1&lt;&lt;15)</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_TX_FC_ENABLED" data-ref="_M/BNX_LINK_STATUS_TX_FC_ENABLED">BNX_LINK_STATUS_TX_FC_ENABLED</dfn>		 (1&lt;&lt;16)</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_RX_FC_ENABLED" data-ref="_M/BNX_LINK_STATUS_RX_FC_ENABLED">BNX_LINK_STATUS_RX_FC_ENABLED</dfn>		 (1&lt;&lt;17)</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_SYM_PAUSE_CAP" data-ref="_M/BNX_LINK_STATUS_PARTNER_SYM_PAUSE_CAP">BNX_LINK_STATUS_PARTNER_SYM_PAUSE_CAP</dfn>	 (1&lt;&lt;18)</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP" data-ref="_M/BNX_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP">BNX_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP</dfn>	 (1&lt;&lt;19)</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_SERDES_LINK" data-ref="_M/BNX_LINK_STATUS_SERDES_LINK">BNX_LINK_STATUS_SERDES_LINK</dfn>		 (1&lt;&lt;20)</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_2500FULL" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_2500FULL">BNX_LINK_STATUS_PARTNER_AD_2500FULL</dfn>	 (1&lt;&lt;21)</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/BNX_LINK_STATUS_PARTNER_AD_2500HALF" data-ref="_M/BNX_LINK_STATUS_PARTNER_AD_2500HALF">BNX_LINK_STATUS_PARTNER_AD_2500HALF</dfn>	 (1&lt;&lt;22)</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_PULSE_MB" data-ref="_M/BNX_DRV_PULSE_MB">BNX_DRV_PULSE_MB</dfn>			0x00000010</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_PULSE_SEQ_MASK" data-ref="_M/BNX_DRV_PULSE_SEQ_MASK">BNX_DRV_PULSE_SEQ_MASK</dfn>			 0x00007fff</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/BNX_MB_ARGS_0" data-ref="_M/BNX_MB_ARGS_0">BNX_MB_ARGS_0</dfn>				0x00000014</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/BNX_MB_ARGS_1" data-ref="_M/BNX_MB_ARGS_1">BNX_MB_ARGS_1</dfn>				0x00000018</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/* Indicate to the firmware not to go into the</i></td></tr>
<tr><th id="411">411</th><td><i> * OS absent when it is not getting driver pulse.</i></td></tr>
<tr><th id="412">412</th><td><i> * This is used for debugging. */</i></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/BNX_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE" data-ref="_M/BNX_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE">BNX_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE</dfn>	 0x00080000</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_SIGNATURE" data-ref="_M/BNX_DEV_INFO_SIGNATURE">BNX_DEV_INFO_SIGNATURE</dfn>			0x00000020</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_SIGNATURE_MAGIC" data-ref="_M/BNX_DEV_INFO_SIGNATURE_MAGIC">BNX_DEV_INFO_SIGNATURE_MAGIC</dfn>		 0x44564900</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_SIGNATURE_MAGIC_MASK" data-ref="_M/BNX_DEV_INFO_SIGNATURE_MAGIC_MASK">BNX_DEV_INFO_SIGNATURE_MAGIC_MASK</dfn>	 0xffffff00</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_FEATURE_CFG_VALID" data-ref="_M/BNX_DEV_INFO_FEATURE_CFG_VALID">BNX_DEV_INFO_FEATURE_CFG_VALID</dfn>		 0x01</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_SECONDARY_PORT" data-ref="_M/BNX_DEV_INFO_SECONDARY_PORT">BNX_DEV_INFO_SECONDARY_PORT</dfn>		 0x80</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_DRV_ALWAYS_ALIVE" data-ref="_M/BNX_DEV_INFO_DRV_ALWAYS_ALIVE">BNX_DEV_INFO_DRV_ALWAYS_ALIVE</dfn>		 0x40</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_PART_NUM" data-ref="_M/BNX_SHARED_HW_CFG_PART_NUM">BNX_SHARED_HW_CFG_PART_NUM</dfn>		0x00000024</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_POWER_DISSIPATED" data-ref="_M/BNX_SHARED_HW_CFG_POWER_DISSIPATED">BNX_SHARED_HW_CFG_POWER_DISSIPATED</dfn>	0x00000034</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_POWER_STATE_D3_MASK" data-ref="_M/BNX_SHARED_HW_CFG_POWER_STATE_D3_MASK">BNX_SHARED_HW_CFG_POWER_STATE_D3_MASK</dfn>	 0xff000000</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_POWER_STATE_D2_MASK" data-ref="_M/BNX_SHARED_HW_CFG_POWER_STATE_D2_MASK">BNX_SHARED_HW_CFG_POWER_STATE_D2_MASK</dfn>	 0xff0000</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_POWER_STATE_D1_MASK" data-ref="_M/BNX_SHARED_HW_CFG_POWER_STATE_D1_MASK">BNX_SHARED_HW_CFG_POWER_STATE_D1_MASK</dfn>	 0xff00</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_POWER_STATE_D0_MASK" data-ref="_M/BNX_SHARED_HW_CFG_POWER_STATE_D0_MASK">BNX_SHARED_HW_CFG_POWER_STATE_D0_MASK</dfn>	 0xff</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_POWER_CONSUMED" data-ref="_M/BNX_SHARED_HW_CFG_POWER_CONSUMED">BNX_SHARED_HW_CFG_POWER_CONSUMED</dfn>	0x00000038</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_CONFIG" data-ref="_M/BNX_SHARED_HW_CFG_CONFIG">BNX_SHARED_HW_CFG_CONFIG</dfn>		0x0000003c</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_DESIGN_NIC" data-ref="_M/BNX_SHARED_HW_CFG_DESIGN_NIC">BNX_SHARED_HW_CFG_DESIGN_NIC</dfn>		 0</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_DESIGN_LOM" data-ref="_M/BNX_SHARED_HW_CFG_DESIGN_LOM">BNX_SHARED_HW_CFG_DESIGN_LOM</dfn>		 0x1</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_PHY_COPPER" data-ref="_M/BNX_SHARED_HW_CFG_PHY_COPPER">BNX_SHARED_HW_CFG_PHY_COPPER</dfn>		 0</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_PHY_FIBER" data-ref="_M/BNX_SHARED_HW_CFG_PHY_FIBER">BNX_SHARED_HW_CFG_PHY_FIBER</dfn>		 0x2</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_PHY_2_5G" data-ref="_M/BNX_SHARED_HW_CFG_PHY_2_5G">BNX_SHARED_HW_CFG_PHY_2_5G</dfn>		 0x20</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_PHY_BACKPLANE" data-ref="_M/BNX_SHARED_HW_CFG_PHY_BACKPLANE">BNX_SHARED_HW_CFG_PHY_BACKPLANE</dfn>		 0x40</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_LED_MODE_SHIFT_BITS" data-ref="_M/BNX_SHARED_HW_CFG_LED_MODE_SHIFT_BITS">BNX_SHARED_HW_CFG_LED_MODE_SHIFT_BITS</dfn>	 8</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_LED_MODE_MASK" data-ref="_M/BNX_SHARED_HW_CFG_LED_MODE_MASK">BNX_SHARED_HW_CFG_LED_MODE_MASK</dfn>		 0x300</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_LED_MODE_MAC" data-ref="_M/BNX_SHARED_HW_CFG_LED_MODE_MAC">BNX_SHARED_HW_CFG_LED_MODE_MAC</dfn>		 0</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_LED_MODE_GPHY1" data-ref="_M/BNX_SHARED_HW_CFG_LED_MODE_GPHY1">BNX_SHARED_HW_CFG_LED_MODE_GPHY1</dfn>	 0x100</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_LED_MODE_GPHY2" data-ref="_M/BNX_SHARED_HW_CFG_LED_MODE_GPHY2">BNX_SHARED_HW_CFG_LED_MODE_GPHY2</dfn>	 0x200</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG_CONFIG2" data-ref="_M/BNX_SHARED_HW_CFG_CONFIG2">BNX_SHARED_HW_CFG_CONFIG2</dfn>		0x00000040</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_HW_CFG2_NVM_SIZE_MASK" data-ref="_M/BNX_SHARED_HW_CFG2_NVM_SIZE_MASK">BNX_SHARED_HW_CFG2_NVM_SIZE_MASK</dfn>	 0x00fff000</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_BC_REV" data-ref="_M/BNX_DEV_INFO_BC_REV">BNX_DEV_INFO_BC_REV</dfn>			0x0000004c</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_MAC_UPPER" data-ref="_M/BNX_PORT_HW_CFG_MAC_UPPER">BNX_PORT_HW_CFG_MAC_UPPER</dfn>		0x00000050</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_UPPERMAC_MASK" data-ref="_M/BNX_PORT_HW_CFG_UPPERMAC_MASK">BNX_PORT_HW_CFG_UPPERMAC_MASK</dfn>		 0xffff</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_MAC_LOWER" data-ref="_M/BNX_PORT_HW_CFG_MAC_LOWER">BNX_PORT_HW_CFG_MAC_LOWER</dfn>		0x00000054</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_CONFIG" data-ref="_M/BNX_PORT_HW_CFG_CONFIG">BNX_PORT_HW_CFG_CONFIG</dfn>			0x00000058</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_CFG_TXCTL3_MASK" data-ref="_M/BNX_PORT_HW_CFG_CFG_TXCTL3_MASK">BNX_PORT_HW_CFG_CFG_TXCTL3_MASK</dfn>		 0x0000ffff</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_CFG_DFLT_LINK_MASK" data-ref="_M/BNX_PORT_HW_CFG_CFG_DFLT_LINK_MASK">BNX_PORT_HW_CFG_CFG_DFLT_LINK_MASK</dfn>	 0x001f0000</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_CFG_DFLT_LINK_AN" data-ref="_M/BNX_PORT_HW_CFG_CFG_DFLT_LINK_AN">BNX_PORT_HW_CFG_CFG_DFLT_LINK_AN</dfn>	 0x00000000</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_CFG_DFLT_LINK_1G" data-ref="_M/BNX_PORT_HW_CFG_CFG_DFLT_LINK_1G">BNX_PORT_HW_CFG_CFG_DFLT_LINK_1G</dfn>	 0x00030000</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_CFG_DFLT_LINK_2_5G" data-ref="_M/BNX_PORT_HW_CFG_CFG_DFLT_LINK_2_5G">BNX_PORT_HW_CFG_CFG_DFLT_LINK_2_5G</dfn>	 0x00040000</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_IMD_MAC_A_UPPER" data-ref="_M/BNX_PORT_HW_CFG_IMD_MAC_A_UPPER">BNX_PORT_HW_CFG_IMD_MAC_A_UPPER</dfn>		0x00000068</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_IMD_MAC_A_LOWER" data-ref="_M/BNX_PORT_HW_CFG_IMD_MAC_A_LOWER">BNX_PORT_HW_CFG_IMD_MAC_A_LOWER</dfn>		0x0000006c</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_IMD_MAC_B_UPPER" data-ref="_M/BNX_PORT_HW_CFG_IMD_MAC_B_UPPER">BNX_PORT_HW_CFG_IMD_MAC_B_UPPER</dfn>		0x00000070</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_IMD_MAC_B_LOWER" data-ref="_M/BNX_PORT_HW_CFG_IMD_MAC_B_LOWER">BNX_PORT_HW_CFG_IMD_MAC_B_LOWER</dfn>		0x00000074</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_ISCSI_MAC_UPPER" data-ref="_M/BNX_PORT_HW_CFG_ISCSI_MAC_UPPER">BNX_PORT_HW_CFG_ISCSI_MAC_UPPER</dfn>		0x00000078</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_HW_CFG_ISCSI_MAC_LOWER" data-ref="_M/BNX_PORT_HW_CFG_ISCSI_MAC_LOWER">BNX_PORT_HW_CFG_ISCSI_MAC_LOWER</dfn>		0x0000007c</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_PER_PORT_HW_CONFIG2" data-ref="_M/BNX_DEV_INFO_PER_PORT_HW_CONFIG2">BNX_DEV_INFO_PER_PORT_HW_CONFIG2</dfn>	0x000000b4</u></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_FORMAT_REV" data-ref="_M/BNX_DEV_INFO_FORMAT_REV">BNX_DEV_INFO_FORMAT_REV</dfn>		0x000000c4</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_FORMAT_REV_MASK" data-ref="_M/BNX_DEV_INFO_FORMAT_REV_MASK">BNX_DEV_INFO_FORMAT_REV_MASK</dfn>	 0xff000000</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/BNX_DEV_INFO_FORMAT_REV_ID" data-ref="_M/BNX_DEV_INFO_FORMAT_REV_ID">BNX_DEV_INFO_FORMAT_REV_ID</dfn>	 ('A' &lt;&lt; 24)</u></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_FEATURE" data-ref="_M/BNX_SHARED_FEATURE">BNX_SHARED_FEATURE</dfn>		0x000000c8</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/BNX_SHARED_FEATURE_MASK" data-ref="_M/BNX_SHARED_FEATURE_MASK">BNX_SHARED_FEATURE_MASK</dfn>		 0xffffffff</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE" data-ref="_M/BNX_PORT_FEATURE">BNX_PORT_FEATURE</dfn>			0x000000d8</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT2_FEATURE" data-ref="_M/BNX_PORT2_FEATURE">BNX_PORT2_FEATURE</dfn>			0x00000014c</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_ENABLED" data-ref="_M/BNX_PORT_FEATURE_WOL_ENABLED">BNX_PORT_FEATURE_WOL_ENABLED</dfn>		 0x01000000</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_ENABLED" data-ref="_M/BNX_PORT_FEATURE_MBA_ENABLED">BNX_PORT_FEATURE_MBA_ENABLED</dfn>		 0x02000000</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_ASF_ENABLED" data-ref="_M/BNX_PORT_FEATURE_ASF_ENABLED">BNX_PORT_FEATURE_ASF_ENABLED</dfn>		 0x04000000</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_IMD_ENABLED" data-ref="_M/BNX_PORT_FEATURE_IMD_ENABLED">BNX_PORT_FEATURE_IMD_ENABLED</dfn>		 0x08000000</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_MASK" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_MASK">BNX_PORT_FEATURE_BAR1_SIZE_MASK</dfn>		 0xf</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_DISABLED" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_DISABLED">BNX_PORT_FEATURE_BAR1_SIZE_DISABLED</dfn>	 0x0</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_64K" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_64K">BNX_PORT_FEATURE_BAR1_SIZE_64K</dfn>		 0x1</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_128K" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_128K">BNX_PORT_FEATURE_BAR1_SIZE_128K</dfn>		 0x2</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_256K" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_256K">BNX_PORT_FEATURE_BAR1_SIZE_256K</dfn>		 0x3</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_512K" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_512K">BNX_PORT_FEATURE_BAR1_SIZE_512K</dfn>		 0x4</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_1M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_1M">BNX_PORT_FEATURE_BAR1_SIZE_1M</dfn>		 0x5</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_2M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_2M">BNX_PORT_FEATURE_BAR1_SIZE_2M</dfn>		 0x6</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_4M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_4M">BNX_PORT_FEATURE_BAR1_SIZE_4M</dfn>		 0x7</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_8M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_8M">BNX_PORT_FEATURE_BAR1_SIZE_8M</dfn>		 0x8</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_16M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_16M">BNX_PORT_FEATURE_BAR1_SIZE_16M</dfn>		 0x9</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_32M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_32M">BNX_PORT_FEATURE_BAR1_SIZE_32M</dfn>		 0xa</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_64M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_64M">BNX_PORT_FEATURE_BAR1_SIZE_64M</dfn>		 0xb</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_128M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_128M">BNX_PORT_FEATURE_BAR1_SIZE_128M</dfn>		 0xc</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_256M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_256M">BNX_PORT_FEATURE_BAR1_SIZE_256M</dfn>		 0xd</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_512M" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_512M">BNX_PORT_FEATURE_BAR1_SIZE_512M</dfn>		 0xe</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_BAR1_SIZE_1G" data-ref="_M/BNX_PORT_FEATURE_BAR1_SIZE_1G">BNX_PORT_FEATURE_BAR1_SIZE_1G</dfn>		 0xf</u></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL" data-ref="_M/BNX_PORT_FEATURE_WOL">BNX_PORT_FEATURE_WOL</dfn>				0xdc</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT2_FEATURE_WOL" data-ref="_M/BNX_PORT2_FEATURE_WOL">BNX_PORT2_FEATURE_WOL</dfn>				0x150</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS" data-ref="_M/BNX_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS">BNX_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS</dfn>		 4</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_DEFAULT_MASK" data-ref="_M/BNX_PORT_FEATURE_WOL_DEFAULT_MASK">BNX_PORT_FEATURE_WOL_DEFAULT_MASK</dfn>		 0x30</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_DEFAULT_DISABLE" data-ref="_M/BNX_PORT_FEATURE_WOL_DEFAULT_DISABLE">BNX_PORT_FEATURE_WOL_DEFAULT_DISABLE</dfn>		 0</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_DEFAULT_MAGIC" data-ref="_M/BNX_PORT_FEATURE_WOL_DEFAULT_MAGIC">BNX_PORT_FEATURE_WOL_DEFAULT_MAGIC</dfn>		 0x10</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_DEFAULT_ACPI" data-ref="_M/BNX_PORT_FEATURE_WOL_DEFAULT_ACPI">BNX_PORT_FEATURE_WOL_DEFAULT_ACPI</dfn>		 0x20</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI" data-ref="_M/BNX_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI">BNX_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI</dfn>	 0x30</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_MASK" data-ref="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_MASK">BNX_PORT_FEATURE_WOL_LINK_SPEED_MASK</dfn>		 0xf</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG" data-ref="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG">BNX_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG</dfn>		 0</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_10HALF" data-ref="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_10HALF">BNX_PORT_FEATURE_WOL_LINK_SPEED_10HALF</dfn>		 1</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_10FULL" data-ref="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_10FULL">BNX_PORT_FEATURE_WOL_LINK_SPEED_10FULL</dfn>		 2</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_100HALF" data-ref="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_100HALF">BNX_PORT_FEATURE_WOL_LINK_SPEED_100HALF</dfn>		 3</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_100FULL" data-ref="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_100FULL">BNX_PORT_FEATURE_WOL_LINK_SPEED_100FULL</dfn>		 4</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_1000HALF" data-ref="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_1000HALF">BNX_PORT_FEATURE_WOL_LINK_SPEED_1000HALF</dfn>	 5</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_1000FULL" data-ref="_M/BNX_PORT_FEATURE_WOL_LINK_SPEED_1000FULL">BNX_PORT_FEATURE_WOL_LINK_SPEED_1000FULL</dfn>	 6</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000" data-ref="_M/BNX_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000">BNX_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000</dfn>	 0x40</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP" data-ref="_M/BNX_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP">BNX_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP</dfn>		 0x400</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP" data-ref="_M/BNX_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP">BNX_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP</dfn>	 0x800</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA" data-ref="_M/BNX_PORT_FEATURE_MBA">BNX_PORT_FEATURE_MBA</dfn>				0xe0</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT2_FEATURE_MBA" data-ref="_M/BNX_PORT2_FEATURE_MBA">BNX_PORT2_FEATURE_MBA</dfn>				0x154</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS" data-ref="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS">BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS</dfn>	 0</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK" data-ref="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK">BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK</dfn>	 0x3</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE" data-ref="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE">BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE</dfn>	 0</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL" data-ref="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL">BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL</dfn>	 1</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP" data-ref="_M/BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP">BNX_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP</dfn>	 2</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS">BNX_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS</dfn>	 2</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_MASK" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_MASK">BNX_PORT_FEATURE_MBA_LINK_SPEED_MASK</dfn>		 0x3c</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG">BNX_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG</dfn>		 0</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_10HALF" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_10HALF">BNX_PORT_FEATURE_MBA_LINK_SPEED_10HALF</dfn>		 0x4</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_10FULL" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_10FULL">BNX_PORT_FEATURE_MBA_LINK_SPEED_10FULL</dfn>		 0x8</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_100HALF" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_100HALF">BNX_PORT_FEATURE_MBA_LINK_SPEED_100HALF</dfn>		 0xc</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_100FULL" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_100FULL">BNX_PORT_FEATURE_MBA_LINK_SPEED_100FULL</dfn>		 0x10</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_1000HALF" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_1000HALF">BNX_PORT_FEATURE_MBA_LINK_SPEED_1000HALF</dfn>	 0x14</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_1000FULL" data-ref="_M/BNX_PORT_FEATURE_MBA_LINK_SPEED_1000FULL">BNX_PORT_FEATURE_MBA_LINK_SPEED_1000FULL</dfn>	 0x18</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE" data-ref="_M/BNX_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE">BNX_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE</dfn>	 0x40</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_HOTKEY_CTRL_S" data-ref="_M/BNX_PORT_FEATURE_MBA_HOTKEY_CTRL_S">BNX_PORT_FEATURE_MBA_HOTKEY_CTRL_S</dfn>		 0</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_HOTKEY_CTRL_B" data-ref="_M/BNX_PORT_FEATURE_MBA_HOTKEY_CTRL_B">BNX_PORT_FEATURE_MBA_HOTKEY_CTRL_B</dfn>		 0x80</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS</dfn>	 8</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK</dfn>		 0xff00</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED</dfn>	 0</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K</dfn>		 0x100</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K</dfn>		 0x200</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K</dfn>		 0x300</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K</dfn>		 0x400</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K</dfn>		 0x500</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K</dfn>		 0x600</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K</dfn>		 0x700</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K</dfn>		 0x800</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K</dfn>		 0x900</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K</dfn>		 0xa00</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M</dfn>		 0xb00</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M</dfn>		 0xc00</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M</dfn>		 0xd00</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M</dfn>		 0xe00</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M" data-ref="_M/BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M">BNX_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M</dfn>		 0xf00</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS" data-ref="_M/BNX_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS">BNX_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS</dfn>	 16</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK" data-ref="_M/BNX_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK">BNX_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK</dfn>		 0xf0000</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS" data-ref="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS">BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS</dfn>	 20</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK" data-ref="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK">BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK</dfn>	 0x300000</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO" data-ref="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO">BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO</dfn>	 0</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS" data-ref="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS">BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS</dfn>		 0x100000</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H" data-ref="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H">BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H</dfn>	 0x200000</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H" data-ref="_M/BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H">BNX_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H</dfn>	 0x300000</u></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_IMD" data-ref="_M/BNX_PORT_FEATURE_IMD">BNX_PORT_FEATURE_IMD</dfn>				0xe4</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT2_FEATURE_IMD" data-ref="_M/BNX_PORT2_FEATURE_IMD">BNX_PORT2_FEATURE_IMD</dfn>				0x158</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT" data-ref="_M/BNX_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT">BNX_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT</dfn>	 0</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE" data-ref="_M/BNX_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE">BNX_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE</dfn>	 1</u></td></tr>
<tr><th id="570">570</th><td></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_VLAN" data-ref="_M/BNX_PORT_FEATURE_VLAN">BNX_PORT_FEATURE_VLAN</dfn>			0xe8</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT2_FEATURE_VLAN" data-ref="_M/BNX_PORT2_FEATURE_VLAN">BNX_PORT2_FEATURE_VLAN</dfn>			0x15c</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_VLAN_TAG_MASK" data-ref="_M/BNX_PORT_FEATURE_MBA_VLAN_TAG_MASK">BNX_PORT_FEATURE_MBA_VLAN_TAG_MASK</dfn>	 0xffff</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/BNX_PORT_FEATURE_MBA_VLAN_ENABLE" data-ref="_M/BNX_PORT_FEATURE_MBA_VLAN_ENABLE">BNX_PORT_FEATURE_MBA_VLAN_ENABLE</dfn>	 0x10000</u></td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/BNX_MFW_VER_PTR" data-ref="_M/BNX_MFW_VER_PTR">BNX_MFW_VER_PTR</dfn>				0x00000014c</u></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE" data-ref="_M/BNX_BC_STATE_RESET_TYPE">BNX_BC_STATE_RESET_TYPE</dfn>			0x000001c0</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_SIG" data-ref="_M/BNX_BC_STATE_RESET_TYPE_SIG">BNX_BC_STATE_RESET_TYPE_SIG</dfn>		 0x00005254</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_SIG_MASK" data-ref="_M/BNX_BC_STATE_RESET_TYPE_SIG_MASK">BNX_BC_STATE_RESET_TYPE_SIG_MASK</dfn>	 0x0000ffff</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_NONE" data-ref="_M/BNX_BC_STATE_RESET_TYPE_NONE">BNX_BC_STATE_RESET_TYPE_NONE</dfn>			\</u></td></tr>
<tr><th id="582">582</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | 0x00010000)</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_PCI" data-ref="_M/BNX_BC_STATE_RESET_TYPE_PCI">BNX_BC_STATE_RESET_TYPE_PCI</dfn>			\</u></td></tr>
<tr><th id="584">584</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | 0x00020000)</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_VAUX" data-ref="_M/BNX_BC_STATE_RESET_TYPE_VAUX">BNX_BC_STATE_RESET_TYPE_VAUX</dfn>			\</u></td></tr>
<tr><th id="586">586</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | 0x00030000)</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_DRV_MASK" data-ref="_M/BNX_BC_STATE_RESET_TYPE_DRV_MASK">BNX_BC_STATE_RESET_TYPE_DRV_MASK</dfn>	DRV_MSG_CODE</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_DRV_RESET" data-ref="_M/BNX_BC_STATE_RESET_TYPE_DRV_RESET">BNX_BC_STATE_RESET_TYPE_DRV_RESET</dfn>		\</u></td></tr>
<tr><th id="589">589</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_RESET)</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_DRV_UNLOAD" data-ref="_M/BNX_BC_STATE_RESET_TYPE_DRV_UNLOAD">BNX_BC_STATE_RESET_TYPE_DRV_UNLOAD</dfn>		\</u></td></tr>
<tr><th id="591">591</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_UNLOAD)</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_DRV_SHUTDOWN" data-ref="_M/BNX_BC_STATE_RESET_TYPE_DRV_SHUTDOWN">BNX_BC_STATE_RESET_TYPE_DRV_SHUTDOWN</dfn>		\</u></td></tr>
<tr><th id="593">593</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_SHUTDOWN)</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_DRV_WOL" data-ref="_M/BNX_BC_STATE_RESET_TYPE_DRV_WOL">BNX_BC_STATE_RESET_TYPE_DRV_WOL</dfn>			\</u></td></tr>
<tr><th id="595">595</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_WOL)</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_DRV_DIAG" data-ref="_M/BNX_BC_STATE_RESET_TYPE_DRV_DIAG">BNX_BC_STATE_RESET_TYPE_DRV_DIAG</dfn>		\</u></td></tr>
<tr><th id="597">597</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_DIAG)</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RESET_TYPE_VALUE" data-ref="_M/BNX_BC_STATE_RESET_TYPE_VALUE">BNX_BC_STATE_RESET_TYPE_VALUE</dfn>(msg)		\</u></td></tr>
<tr><th id="599">599</th><td><u>	(BNX_BC_STATE_RESET_TYPE_SIG | (msg))</u></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE" data-ref="_M/BNX_BC_STATE">BNX_BC_STATE</dfn>				0x000001c4</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_ERR_MASK" data-ref="_M/BNX_BC_STATE_ERR_MASK">BNX_BC_STATE_ERR_MASK</dfn>			 0x0000ff00</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_SIGN" data-ref="_M/BNX_BC_STATE_SIGN">BNX_BC_STATE_SIGN</dfn>			 0x42530000</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_SIGN_MASK" data-ref="_M/BNX_BC_STATE_SIGN_MASK">BNX_BC_STATE_SIGN_MASK</dfn>			 0xffff0000</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_BC1_START" data-ref="_M/BNX_BC_STATE_BC1_START">BNX_BC_STATE_BC1_START</dfn>			 (BNX_BC_STATE_SIGN | 0x1)</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_GET_NVM_CFG1" data-ref="_M/BNX_BC_STATE_GET_NVM_CFG1">BNX_BC_STATE_GET_NVM_CFG1</dfn>		 (BNX_BC_STATE_SIGN | 0x2)</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_PROG_BAR" data-ref="_M/BNX_BC_STATE_PROG_BAR">BNX_BC_STATE_PROG_BAR</dfn>			 (BNX_BC_STATE_SIGN | 0x3)</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_INIT_VID" data-ref="_M/BNX_BC_STATE_INIT_VID">BNX_BC_STATE_INIT_VID</dfn>			 (BNX_BC_STATE_SIGN | 0x4)</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_GET_NVM_CFG2" data-ref="_M/BNX_BC_STATE_GET_NVM_CFG2">BNX_BC_STATE_GET_NVM_CFG2</dfn>		 (BNX_BC_STATE_SIGN | 0x5)</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_APPLY_WKARND" data-ref="_M/BNX_BC_STATE_APPLY_WKARND">BNX_BC_STATE_APPLY_WKARND</dfn>		 (BNX_BC_STATE_SIGN | 0x6)</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_LOAD_BC2" data-ref="_M/BNX_BC_STATE_LOAD_BC2">BNX_BC_STATE_LOAD_BC2</dfn>			 (BNX_BC_STATE_SIGN | 0x7)</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_GOING_BC2" data-ref="_M/BNX_BC_STATE_GOING_BC2">BNX_BC_STATE_GOING_BC2</dfn>			 (BNX_BC_STATE_SIGN | 0x8)</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_GOING_DIAG" data-ref="_M/BNX_BC_STATE_GOING_DIAG">BNX_BC_STATE_GOING_DIAG</dfn>			 (BNX_BC_STATE_SIGN | 0x9)</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_FINAL_INIT" data-ref="_M/BNX_BC_STATE_RT_FINAL_INIT">BNX_BC_STATE_RT_FINAL_INIT</dfn>		 (BNX_BC_STATE_SIGN | 0x81)</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_WKARND" data-ref="_M/BNX_BC_STATE_RT_WKARND">BNX_BC_STATE_RT_WKARND</dfn>			 (BNX_BC_STATE_SIGN | 0x82)</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_DRV_PULSE" data-ref="_M/BNX_BC_STATE_RT_DRV_PULSE">BNX_BC_STATE_RT_DRV_PULSE</dfn>		 (BNX_BC_STATE_SIGN | 0x83)</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_FIOEVTS" data-ref="_M/BNX_BC_STATE_RT_FIOEVTS">BNX_BC_STATE_RT_FIOEVTS</dfn>			 (BNX_BC_STATE_SIGN | 0x84)</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_DRV_CMD" data-ref="_M/BNX_BC_STATE_RT_DRV_CMD">BNX_BC_STATE_RT_DRV_CMD</dfn>			 (BNX_BC_STATE_SIGN | 0x85)</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_LOW_POWER" data-ref="_M/BNX_BC_STATE_RT_LOW_POWER">BNX_BC_STATE_RT_LOW_POWER</dfn>		 (BNX_BC_STATE_SIGN | 0x86)</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_SET_WOL" data-ref="_M/BNX_BC_STATE_RT_SET_WOL">BNX_BC_STATE_RT_SET_WOL</dfn>			 (BNX_BC_STATE_SIGN | 0x87)</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_OTHER_FW" data-ref="_M/BNX_BC_STATE_RT_OTHER_FW">BNX_BC_STATE_RT_OTHER_FW</dfn>		 (BNX_BC_STATE_SIGN | 0x88)</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_RT_GOING_D3" data-ref="_M/BNX_BC_STATE_RT_GOING_D3">BNX_BC_STATE_RT_GOING_D3</dfn>		 (BNX_BC_STATE_SIGN | 0x89)</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_ERR_BAD_VERSION" data-ref="_M/BNX_BC_STATE_ERR_BAD_VERSION">BNX_BC_STATE_ERR_BAD_VERSION</dfn>		 (BNX_BC_STATE_SIGN | 0x0100)</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_ERR_BAD_BC2_CRC" data-ref="_M/BNX_BC_STATE_ERR_BAD_BC2_CRC">BNX_BC_STATE_ERR_BAD_BC2_CRC</dfn>		 (BNX_BC_STATE_SIGN | 0x0200)</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_ERR_BC1_LOOP" data-ref="_M/BNX_BC_STATE_ERR_BC1_LOOP">BNX_BC_STATE_ERR_BC1_LOOP</dfn>		 (BNX_BC_STATE_SIGN | 0x0300)</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_ERR_UNKNOWN_CMD" data-ref="_M/BNX_BC_STATE_ERR_UNKNOWN_CMD">BNX_BC_STATE_ERR_UNKNOWN_CMD</dfn>		 (BNX_BC_STATE_SIGN | 0x0400)</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_ERR_DRV_DEAD" data-ref="_M/BNX_BC_STATE_ERR_DRV_DEAD">BNX_BC_STATE_ERR_DRV_DEAD</dfn>		 (BNX_BC_STATE_SIGN | 0x0500)</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_ERR_NO_RXP" data-ref="_M/BNX_BC_STATE_ERR_NO_RXP">BNX_BC_STATE_ERR_NO_RXP</dfn>			 (BNX_BC_STATE_SIGN | 0x0600)</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_ERR_TOO_MANY_RBUF" data-ref="_M/BNX_BC_STATE_ERR_TOO_MANY_RBUF">BNX_BC_STATE_ERR_TOO_MANY_RBUF</dfn>		 (BNX_BC_STATE_SIGN | 0x0700)</u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_CONDITION" data-ref="_M/BNX_BC_STATE_CONDITION">BNX_BC_STATE_CONDITION</dfn>			0x000001c8</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_INIT_POR" data-ref="_M/BNX_CONDITION_INIT_POR">BNX_CONDITION_INIT_POR</dfn>			 0x00000001</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_INIT_VAUX_AVAIL" data-ref="_M/BNX_CONDITION_INIT_VAUX_AVAIL">BNX_CONDITION_INIT_VAUX_AVAIL</dfn>		 0x00000002</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_INIT_PCI_AVAIL" data-ref="_M/BNX_CONDITION_INIT_PCI_AVAIL">BNX_CONDITION_INIT_PCI_AVAIL</dfn>		 0x00000004</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_INIT_PCI_RESET" data-ref="_M/BNX_CONDITION_INIT_PCI_RESET">BNX_CONDITION_INIT_PCI_RESET</dfn>		 0x00000008</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_INIT_HD_RESET" data-ref="_M/BNX_CONDITION_INIT_HD_RESET">BNX_CONDITION_INIT_HD_RESET</dfn>		 0x00000010 /* 5709/16 only */</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_DRV_PRESENT" data-ref="_M/BNX_CONDITION_DRV_PRESENT">BNX_CONDITION_DRV_PRESENT</dfn>		 0x00000100</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_LOW_POWER_LINK" data-ref="_M/BNX_CONDITION_LOW_POWER_LINK">BNX_CONDITION_LOW_POWER_LINK</dfn>		 0x00000200</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_CORE_RST_OCCURRED" data-ref="_M/BNX_CONDITION_CORE_RST_OCCURRED">BNX_CONDITION_CORE_RST_OCCURRED</dfn>		 0x00000400 /* 5709/16 only */</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_UNUSED" data-ref="_M/BNX_CONDITION_UNUSED">BNX_CONDITION_UNUSED</dfn>			 0x00000800</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_BUSY_EXPROM" data-ref="_M/BNX_CONDITION_BUSY_EXPROM">BNX_CONDITION_BUSY_EXPROM</dfn>		 0x00001000 /* 5706/08 only */</u></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_MFW_RUN_UNKNOWN" data-ref="_M/BNX_CONDITION_MFW_RUN_UNKNOWN">BNX_CONDITION_MFW_RUN_UNKNOWN</dfn>		 0x00000000</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_MFW_RUN_IPMI" data-ref="_M/BNX_CONDITION_MFW_RUN_IPMI">BNX_CONDITION_MFW_RUN_IPMI</dfn>		 0x00002000</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_MFW_RUN_UMP" data-ref="_M/BNX_CONDITION_MFW_RUN_UMP">BNX_CONDITION_MFW_RUN_UMP</dfn>		 0x00004000</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_MFW_RUN_NCSI" data-ref="_M/BNX_CONDITION_MFW_RUN_NCSI">BNX_CONDITION_MFW_RUN_NCSI</dfn>		 0x00006000</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_MFW_RUN_NONE" data-ref="_M/BNX_CONDITION_MFW_RUN_NONE">BNX_CONDITION_MFW_RUN_NONE</dfn>		 0x0000e000</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_MFW_RUN_MASK" data-ref="_M/BNX_CONDITION_MFW_RUN_MASK">BNX_CONDITION_MFW_RUN_MASK</dfn>		 0x0000e000</u></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><i>/* 5709/16 only */</i></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_PM_STATE_MASK" data-ref="_M/BNX_CONDITION_PM_STATE_MASK">BNX_CONDITION_PM_STATE_MASK</dfn>		 0x00030000</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_PM_STATE_FULL" data-ref="_M/BNX_CONDITION_PM_STATE_FULL">BNX_CONDITION_PM_STATE_FULL</dfn>		 0x00030000</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_PM_STATE_PREP" data-ref="_M/BNX_CONDITION_PM_STATE_PREP">BNX_CONDITION_PM_STATE_PREP</dfn>		 0x00020000</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_PM_STATE_UNPREP" data-ref="_M/BNX_CONDITION_PM_STATE_UNPREP">BNX_CONDITION_PM_STATE_UNPREP</dfn>		 0x00010000</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_PM_RESERVED" data-ref="_M/BNX_CONDITION_PM_RESERVED">BNX_CONDITION_PM_RESERVED</dfn>		 0x00000000</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><i>/* 5709/16 only */</i></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_RXMODE_KEEP_VLAN" data-ref="_M/BNX_CONDITION_RXMODE_KEEP_VLAN">BNX_CONDITION_RXMODE_KEEP_VLAN</dfn>		 0x00040000</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_DRV_WOL_ENABLED" data-ref="_M/BNX_CONDITION_DRV_WOL_ENABLED">BNX_CONDITION_DRV_WOL_ENABLED</dfn>		 0x00080000</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_PORT_DISABLED" data-ref="_M/BNX_CONDITION_PORT_DISABLED">BNX_CONDITION_PORT_DISABLED</dfn>		 0x00100000</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_DRV_MAYBE_OUT" data-ref="_M/BNX_CONDITION_DRV_MAYBE_OUT">BNX_CONDITION_DRV_MAYBE_OUT</dfn>		 0x00200000</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/BNX_CONDITION_DPFW_DEAD" data-ref="_M/BNX_CONDITION_DPFW_DEAD">BNX_CONDITION_DPFW_DEAD</dfn>			 0x00400000</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_DEBUG_CMD" data-ref="_M/BNX_BC_STATE_DEBUG_CMD">BNX_BC_STATE_DEBUG_CMD</dfn>			0x1dc</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_BC_DBG_CMD_SIGNATURE" data-ref="_M/BNX_BC_STATE_BC_DBG_CMD_SIGNATURE">BNX_BC_STATE_BC_DBG_CMD_SIGNATURE</dfn>	 0x42440000</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK" data-ref="_M/BNX_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK">BNX_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK</dfn>	 0xffff0000</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK" data-ref="_M/BNX_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK">BNX_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK</dfn>	 0xffff</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/BNX_BC_STATE_BC_DBG_CMD_LOOP_INFINITE" data-ref="_M/BNX_BC_STATE_BC_DBG_CMD_LOOP_INFINITE">BNX_BC_STATE_BC_DBG_CMD_LOOP_INFINITE</dfn>	 0xffff</u></td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/HOST_VIEW_SHMEM_BASE" data-ref="_M/HOST_VIEW_SHMEM_BASE">HOST_VIEW_SHMEM_BASE</dfn>			0x167c00</u></td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="673">673</th><td><i>/* Convenience definitions.						    */</i></td></tr>
<tr><th id="674">674</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/BNX_PRINTF" data-ref="_M/BNX_PRINTF">BNX_PRINTF</dfn>(sc, fmt, ...)	\</u></td></tr>
<tr><th id="676">676</th><td><u>	aprint_error_dev((sc)-&gt;bnx_dev, fmt, __VA_ARGS__)</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/BNX_STATS" data-ref="_M/BNX_STATS">BNX_STATS</dfn>(x)			(u_long) stats-&gt;stat_ ## x ## _lo</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i>/*</i></td></tr>
<tr><th id="680">680</th><td><i> * The following data structures are generated from RTL code.</i></td></tr>
<tr><th id="681">681</th><td><i> * Do not modify any values below this line.</i></td></tr>
<tr><th id="682">682</th><td><i> */</i></td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="685">685</th><td><i>/* Do not modify any of the following data structures, they are generated   */</i></td></tr>
<tr><th id="686">686</th><td><i>/* from RTL code.							    */</i></td></tr>
<tr><th id="687">687</th><td><i>/*									    */</i></td></tr>
<tr><th id="688">688</th><td><i>/* Begin machine generated definitions.					    */</i></td></tr>
<tr><th id="689">689</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><i>/*</i></td></tr>
<tr><th id="692">692</th><td><i> *  tx_bd definition</i></td></tr>
<tr><th id="693">693</th><td><i> */</i></td></tr>
<tr><th id="694">694</th><td><b>struct</b> <dfn class="type def" id="tx_bd" title='tx_bd' data-ref="tx_bd" data-ref-filename="tx_bd">tx_bd</dfn> {</td></tr>
<tr><th id="695">695</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tx_bd::tx_bd_haddr_hi" title='tx_bd::tx_bd_haddr_hi' data-ref="tx_bd::tx_bd_haddr_hi" data-ref-filename="tx_bd..tx_bd_haddr_hi">tx_bd_haddr_hi</dfn>;</td></tr>
<tr><th id="696">696</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tx_bd::tx_bd_haddr_lo" title='tx_bd::tx_bd_haddr_lo' data-ref="tx_bd::tx_bd_haddr_lo" data-ref-filename="tx_bd..tx_bd_haddr_lo">tx_bd_haddr_lo</dfn>;</td></tr>
<tr><th id="697">697</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="tx_bd::tx_bd_mss_nbytes" title='tx_bd::tx_bd_mss_nbytes' data-ref="tx_bd::tx_bd_mss_nbytes" data-ref-filename="tx_bd..tx_bd_mss_nbytes">tx_bd_mss_nbytes</dfn>;</td></tr>
<tr><th id="698">698</th><td><u>#<span data-ppcond="698">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="699">699</th><td>	uint16_t tx_bd_vlan_tag;</td></tr>
<tr><th id="700">700</th><td>	uint16_t tx_bd_flags;</td></tr>
<tr><th id="701">701</th><td><u>#<span data-ppcond="698">else</span></u></td></tr>
<tr><th id="702">702</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="tx_bd::tx_bd_flags" title='tx_bd::tx_bd_flags' data-ref="tx_bd::tx_bd_flags" data-ref-filename="tx_bd..tx_bd_flags">tx_bd_flags</dfn>;</td></tr>
<tr><th id="703">703</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="tx_bd::tx_bd_vlan_tag" title='tx_bd::tx_bd_vlan_tag' data-ref="tx_bd::tx_bd_vlan_tag" data-ref-filename="tx_bd..tx_bd_vlan_tag">tx_bd_vlan_tag</dfn>;</td></tr>
<tr><th id="704">704</th><td><u>#<span data-ppcond="698">endif</span></u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_CONN_FAULT" data-ref="_M/TX_BD_FLAGS_CONN_FAULT">TX_BD_FLAGS_CONN_FAULT</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_TCP_UDP_CKSUM" data-ref="_M/TX_BD_FLAGS_TCP_UDP_CKSUM">TX_BD_FLAGS_TCP_UDP_CKSUM</dfn>	(1&lt;&lt;1)</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_IP_CKSUM" data-ref="_M/TX_BD_FLAGS_IP_CKSUM">TX_BD_FLAGS_IP_CKSUM</dfn>		(1&lt;&lt;2)</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_VLAN_TAG" data-ref="_M/TX_BD_FLAGS_VLAN_TAG">TX_BD_FLAGS_VLAN_TAG</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_COAL_NOW" data-ref="_M/TX_BD_FLAGS_COAL_NOW">TX_BD_FLAGS_COAL_NOW</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_DONT_GEN_CRC" data-ref="_M/TX_BD_FLAGS_DONT_GEN_CRC">TX_BD_FLAGS_DONT_GEN_CRC</dfn>	(1&lt;&lt;5)</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_END" data-ref="_M/TX_BD_FLAGS_END">TX_BD_FLAGS_END</dfn>			(1&lt;&lt;6)</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_START" data-ref="_M/TX_BD_FLAGS_START">TX_BD_FLAGS_START</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_SW_OPTION_WORD" data-ref="_M/TX_BD_FLAGS_SW_OPTION_WORD">TX_BD_FLAGS_SW_OPTION_WORD</dfn>	(0x1f&lt;&lt;8)</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_SW_FLAGS" data-ref="_M/TX_BD_FLAGS_SW_FLAGS">TX_BD_FLAGS_SW_FLAGS</dfn>		(1&lt;&lt;13)</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_SW_SNAP" data-ref="_M/TX_BD_FLAGS_SW_SNAP">TX_BD_FLAGS_SW_SNAP</dfn>		(1&lt;&lt;14)</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/TX_BD_FLAGS_SW_LSO" data-ref="_M/TX_BD_FLAGS_SW_LSO">TX_BD_FLAGS_SW_LSO</dfn>		(1&lt;&lt;15)</u></td></tr>
<tr><th id="717">717</th><td>};</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td></td></tr>
<tr><th id="720">720</th><td><i>/*</i></td></tr>
<tr><th id="721">721</th><td><i> *  rx_bd definition</i></td></tr>
<tr><th id="722">722</th><td><i> */</i></td></tr>
<tr><th id="723">723</th><td><b>struct</b> <dfn class="type def" id="rx_bd" title='rx_bd' data-ref="rx_bd" data-ref-filename="rx_bd">rx_bd</dfn> {</td></tr>
<tr><th id="724">724</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_bd::rx_bd_haddr_hi" title='rx_bd::rx_bd_haddr_hi' data-ref="rx_bd::rx_bd_haddr_hi" data-ref-filename="rx_bd..rx_bd_haddr_hi">rx_bd_haddr_hi</dfn>;</td></tr>
<tr><th id="725">725</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_bd::rx_bd_haddr_lo" title='rx_bd::rx_bd_haddr_lo' data-ref="rx_bd::rx_bd_haddr_lo" data-ref-filename="rx_bd..rx_bd_haddr_lo">rx_bd_haddr_lo</dfn>;</td></tr>
<tr><th id="726">726</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_bd::rx_bd_len" title='rx_bd::rx_bd_len' data-ref="rx_bd::rx_bd_len" data-ref-filename="rx_bd..rx_bd_len">rx_bd_len</dfn>;</td></tr>
<tr><th id="727">727</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="rx_bd::rx_bd_flags" title='rx_bd::rx_bd_flags' data-ref="rx_bd::rx_bd_flags" data-ref-filename="rx_bd..rx_bd_flags">rx_bd_flags</dfn>;</td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/RX_BD_FLAGS_NOPUSH" data-ref="_M/RX_BD_FLAGS_NOPUSH">RX_BD_FLAGS_NOPUSH</dfn>		(1&lt;&lt;0)</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/RX_BD_FLAGS_DUMMY" data-ref="_M/RX_BD_FLAGS_DUMMY">RX_BD_FLAGS_DUMMY</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/RX_BD_FLAGS_END" data-ref="_M/RX_BD_FLAGS_END">RX_BD_FLAGS_END</dfn>			(1&lt;&lt;2)</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/RX_BD_FLAGS_START" data-ref="_M/RX_BD_FLAGS_START">RX_BD_FLAGS_START</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="732">732</th><td>};</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td><i>/*</i></td></tr>
<tr><th id="736">736</th><td><i> *  status_block definition</i></td></tr>
<tr><th id="737">737</th><td><i> */</i></td></tr>
<tr><th id="738">738</th><td><b>struct</b> <dfn class="type def" id="status_block" title='status_block' data-ref="status_block" data-ref-filename="status_block">status_block</dfn> {</td></tr>
<tr><th id="739">739</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="status_block::status_attn_bits" title='status_block::status_attn_bits' data-ref="status_block::status_attn_bits" data-ref-filename="status_block..status_attn_bits">status_attn_bits</dfn>;</td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_LINK_STATE" data-ref="_M/STATUS_ATTN_BITS_LINK_STATE">STATUS_ATTN_BITS_LINK_STATE</dfn>		(1L&lt;&lt;0)</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_TX_SCHEDULER_ABORT" data-ref="_M/STATUS_ATTN_BITS_TX_SCHEDULER_ABORT">STATUS_ATTN_BITS_TX_SCHEDULER_ABORT</dfn>	(1L&lt;&lt;1)</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_TX_BD_READ_ABORT" data-ref="_M/STATUS_ATTN_BITS_TX_BD_READ_ABORT">STATUS_ATTN_BITS_TX_BD_READ_ABORT</dfn>	(1L&lt;&lt;2)</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_TX_BD_CACHE_ABORT" data-ref="_M/STATUS_ATTN_BITS_TX_BD_CACHE_ABORT">STATUS_ATTN_BITS_TX_BD_CACHE_ABORT</dfn>	(1L&lt;&lt;3)</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_TX_PROCESSOR_ABORT" data-ref="_M/STATUS_ATTN_BITS_TX_PROCESSOR_ABORT">STATUS_ATTN_BITS_TX_PROCESSOR_ABORT</dfn>	(1L&lt;&lt;4)</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_TX_DMA_ABORT" data-ref="_M/STATUS_ATTN_BITS_TX_DMA_ABORT">STATUS_ATTN_BITS_TX_DMA_ABORT</dfn>		(1L&lt;&lt;5)</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_TX_PATCHUP_ABORT" data-ref="_M/STATUS_ATTN_BITS_TX_PATCHUP_ABORT">STATUS_ATTN_BITS_TX_PATCHUP_ABORT</dfn>	(1L&lt;&lt;6)</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT" data-ref="_M/STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT">STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT</dfn>	(1L&lt;&lt;7)</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT" data-ref="_M/STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT">STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT</dfn>	(1L&lt;&lt;8)</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT" data-ref="_M/STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT">STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT</dfn>	(1L&lt;&lt;9)</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_RX_MBUF_ABORT" data-ref="_M/STATUS_ATTN_BITS_RX_MBUF_ABORT">STATUS_ATTN_BITS_RX_MBUF_ABORT</dfn>		(1L&lt;&lt;10)</u></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_RX_LOOKUP_ABORT" data-ref="_M/STATUS_ATTN_BITS_RX_LOOKUP_ABORT">STATUS_ATTN_BITS_RX_LOOKUP_ABORT</dfn>	(1L&lt;&lt;11)</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_RX_PROCESSOR_ABORT" data-ref="_M/STATUS_ATTN_BITS_RX_PROCESSOR_ABORT">STATUS_ATTN_BITS_RX_PROCESSOR_ABORT</dfn>	(1L&lt;&lt;12)</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_RX_V2P_ABORT" data-ref="_M/STATUS_ATTN_BITS_RX_V2P_ABORT">STATUS_ATTN_BITS_RX_V2P_ABORT</dfn>		(1L&lt;&lt;13)</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_RX_BD_CACHE_ABORT" data-ref="_M/STATUS_ATTN_BITS_RX_BD_CACHE_ABORT">STATUS_ATTN_BITS_RX_BD_CACHE_ABORT</dfn>	(1L&lt;&lt;14)</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_RX_DMA_ABORT" data-ref="_M/STATUS_ATTN_BITS_RX_DMA_ABORT">STATUS_ATTN_BITS_RX_DMA_ABORT</dfn>		(1L&lt;&lt;15)</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_COMPLETION_ABORT" data-ref="_M/STATUS_ATTN_BITS_COMPLETION_ABORT">STATUS_ATTN_BITS_COMPLETION_ABORT</dfn>	(1L&lt;&lt;16)</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_HOST_COALESCE_ABORT" data-ref="_M/STATUS_ATTN_BITS_HOST_COALESCE_ABORT">STATUS_ATTN_BITS_HOST_COALESCE_ABORT</dfn>	(1L&lt;&lt;17)</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT" data-ref="_M/STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT">STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT</dfn>	(1L&lt;&lt;18)</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_CONTEXT_ABORT" data-ref="_M/STATUS_ATTN_BITS_CONTEXT_ABORT">STATUS_ATTN_BITS_CONTEXT_ABORT</dfn>		(1L&lt;&lt;19)</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT" data-ref="_M/STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT">STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT</dfn>	(1L&lt;&lt;20)</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT" data-ref="_M/STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT">STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT</dfn>	(1L&lt;&lt;21)</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT" data-ref="_M/STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT">STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT</dfn>	(1L&lt;&lt;22)</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_MAC_ABORT" data-ref="_M/STATUS_ATTN_BITS_MAC_ABORT">STATUS_ATTN_BITS_MAC_ABORT</dfn>		(1L&lt;&lt;23)</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_TIMER_ABORT" data-ref="_M/STATUS_ATTN_BITS_TIMER_ABORT">STATUS_ATTN_BITS_TIMER_ABORT</dfn>		(1L&lt;&lt;24)</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_DMAE_ABORT" data-ref="_M/STATUS_ATTN_BITS_DMAE_ABORT">STATUS_ATTN_BITS_DMAE_ABORT</dfn>		(1L&lt;&lt;25)</u></td></tr>
<tr><th id="766">766</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_FLSH_ABORT" data-ref="_M/STATUS_ATTN_BITS_FLSH_ABORT">STATUS_ATTN_BITS_FLSH_ABORT</dfn>		(1L&lt;&lt;26)</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_GRC_ABORT" data-ref="_M/STATUS_ATTN_BITS_GRC_ABORT">STATUS_ATTN_BITS_GRC_ABORT</dfn>		(1L&lt;&lt;27)</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/STATUS_ATTN_BITS_PARITY_ERROR" data-ref="_M/STATUS_ATTN_BITS_PARITY_ERROR">STATUS_ATTN_BITS_PARITY_ERROR</dfn>		(1L&lt;&lt;31)</u></td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="status_block::status_attn_bits_ack" title='status_block::status_attn_bits_ack' data-ref="status_block::status_attn_bits_ack" data-ref-filename="status_block..status_attn_bits_ack">status_attn_bits_ack</dfn>;</td></tr>
<tr><th id="771">771</th><td><u>#<span data-ppcond="771">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="772">772</th><td>	uint16_t status_tx_quick_consumer_index0;</td></tr>
<tr><th id="773">773</th><td>	uint16_t status_tx_quick_consumer_index1;</td></tr>
<tr><th id="774">774</th><td>	uint16_t status_tx_quick_consumer_index2;</td></tr>
<tr><th id="775">775</th><td>	uint16_t status_tx_quick_consumer_index3;</td></tr>
<tr><th id="776">776</th><td>	uint16_t status_rx_quick_consumer_index0;</td></tr>
<tr><th id="777">777</th><td>	uint16_t status_rx_quick_consumer_index1;</td></tr>
<tr><th id="778">778</th><td>	uint16_t status_rx_quick_consumer_index2;</td></tr>
<tr><th id="779">779</th><td>	uint16_t status_rx_quick_consumer_index3;</td></tr>
<tr><th id="780">780</th><td>	uint16_t status_rx_quick_consumer_index4;</td></tr>
<tr><th id="781">781</th><td>	uint16_t status_rx_quick_consumer_index5;</td></tr>
<tr><th id="782">782</th><td>	uint16_t status_rx_quick_consumer_index6;</td></tr>
<tr><th id="783">783</th><td>	uint16_t status_rx_quick_consumer_index7;</td></tr>
<tr><th id="784">784</th><td>	uint16_t status_rx_quick_consumer_index8;</td></tr>
<tr><th id="785">785</th><td>	uint16_t status_rx_quick_consumer_index9;</td></tr>
<tr><th id="786">786</th><td>	uint16_t status_rx_quick_consumer_index10;</td></tr>
<tr><th id="787">787</th><td>	uint16_t status_rx_quick_consumer_index11;</td></tr>
<tr><th id="788">788</th><td>	uint16_t status_rx_quick_consumer_index12;</td></tr>
<tr><th id="789">789</th><td>	uint16_t status_rx_quick_consumer_index13;</td></tr>
<tr><th id="790">790</th><td>	uint16_t status_rx_quick_consumer_index14;</td></tr>
<tr><th id="791">791</th><td>	uint16_t status_rx_quick_consumer_index15;</td></tr>
<tr><th id="792">792</th><td>	uint16_t status_completion_producer_index;</td></tr>
<tr><th id="793">793</th><td>	uint16_t status_cmd_consumer_index;</td></tr>
<tr><th id="794">794</th><td>	uint16_t status_idx;</td></tr>
<tr><th id="795">795</th><td>	uint16_t status_unused;</td></tr>
<tr><th id="796">796</th><td><u>#<span data-ppcond="771">elif</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#100" title="1234" data-ref="_M/LITTLE_ENDIAN">LITTLE_ENDIAN</a></u></td></tr>
<tr><th id="797">797</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_tx_quick_consumer_index1" title='status_block::status_tx_quick_consumer_index1' data-ref="status_block::status_tx_quick_consumer_index1" data-ref-filename="status_block..status_tx_quick_consumer_index1">status_tx_quick_consumer_index1</dfn>;</td></tr>
<tr><th id="798">798</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_tx_quick_consumer_index0" title='status_block::status_tx_quick_consumer_index0' data-ref="status_block::status_tx_quick_consumer_index0" data-ref-filename="status_block..status_tx_quick_consumer_index0">status_tx_quick_consumer_index0</dfn>;</td></tr>
<tr><th id="799">799</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_tx_quick_consumer_index3" title='status_block::status_tx_quick_consumer_index3' data-ref="status_block::status_tx_quick_consumer_index3" data-ref-filename="status_block..status_tx_quick_consumer_index3">status_tx_quick_consumer_index3</dfn>;</td></tr>
<tr><th id="800">800</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_tx_quick_consumer_index2" title='status_block::status_tx_quick_consumer_index2' data-ref="status_block::status_tx_quick_consumer_index2" data-ref-filename="status_block..status_tx_quick_consumer_index2">status_tx_quick_consumer_index2</dfn>;</td></tr>
<tr><th id="801">801</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index1" title='status_block::status_rx_quick_consumer_index1' data-ref="status_block::status_rx_quick_consumer_index1" data-ref-filename="status_block..status_rx_quick_consumer_index1">status_rx_quick_consumer_index1</dfn>;</td></tr>
<tr><th id="802">802</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index0" title='status_block::status_rx_quick_consumer_index0' data-ref="status_block::status_rx_quick_consumer_index0" data-ref-filename="status_block..status_rx_quick_consumer_index0">status_rx_quick_consumer_index0</dfn>;</td></tr>
<tr><th id="803">803</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index3" title='status_block::status_rx_quick_consumer_index3' data-ref="status_block::status_rx_quick_consumer_index3" data-ref-filename="status_block..status_rx_quick_consumer_index3">status_rx_quick_consumer_index3</dfn>;</td></tr>
<tr><th id="804">804</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index2" title='status_block::status_rx_quick_consumer_index2' data-ref="status_block::status_rx_quick_consumer_index2" data-ref-filename="status_block..status_rx_quick_consumer_index2">status_rx_quick_consumer_index2</dfn>;</td></tr>
<tr><th id="805">805</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index5" title='status_block::status_rx_quick_consumer_index5' data-ref="status_block::status_rx_quick_consumer_index5" data-ref-filename="status_block..status_rx_quick_consumer_index5">status_rx_quick_consumer_index5</dfn>;</td></tr>
<tr><th id="806">806</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index4" title='status_block::status_rx_quick_consumer_index4' data-ref="status_block::status_rx_quick_consumer_index4" data-ref-filename="status_block..status_rx_quick_consumer_index4">status_rx_quick_consumer_index4</dfn>;</td></tr>
<tr><th id="807">807</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index7" title='status_block::status_rx_quick_consumer_index7' data-ref="status_block::status_rx_quick_consumer_index7" data-ref-filename="status_block..status_rx_quick_consumer_index7">status_rx_quick_consumer_index7</dfn>;</td></tr>
<tr><th id="808">808</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index6" title='status_block::status_rx_quick_consumer_index6' data-ref="status_block::status_rx_quick_consumer_index6" data-ref-filename="status_block..status_rx_quick_consumer_index6">status_rx_quick_consumer_index6</dfn>;</td></tr>
<tr><th id="809">809</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index9" title='status_block::status_rx_quick_consumer_index9' data-ref="status_block::status_rx_quick_consumer_index9" data-ref-filename="status_block..status_rx_quick_consumer_index9">status_rx_quick_consumer_index9</dfn>;</td></tr>
<tr><th id="810">810</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index8" title='status_block::status_rx_quick_consumer_index8' data-ref="status_block::status_rx_quick_consumer_index8" data-ref-filename="status_block..status_rx_quick_consumer_index8">status_rx_quick_consumer_index8</dfn>;</td></tr>
<tr><th id="811">811</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index11" title='status_block::status_rx_quick_consumer_index11' data-ref="status_block::status_rx_quick_consumer_index11" data-ref-filename="status_block..status_rx_quick_consumer_index11">status_rx_quick_consumer_index11</dfn>;</td></tr>
<tr><th id="812">812</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index10" title='status_block::status_rx_quick_consumer_index10' data-ref="status_block::status_rx_quick_consumer_index10" data-ref-filename="status_block..status_rx_quick_consumer_index10">status_rx_quick_consumer_index10</dfn>;</td></tr>
<tr><th id="813">813</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index13" title='status_block::status_rx_quick_consumer_index13' data-ref="status_block::status_rx_quick_consumer_index13" data-ref-filename="status_block..status_rx_quick_consumer_index13">status_rx_quick_consumer_index13</dfn>;</td></tr>
<tr><th id="814">814</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index12" title='status_block::status_rx_quick_consumer_index12' data-ref="status_block::status_rx_quick_consumer_index12" data-ref-filename="status_block..status_rx_quick_consumer_index12">status_rx_quick_consumer_index12</dfn>;</td></tr>
<tr><th id="815">815</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index15" title='status_block::status_rx_quick_consumer_index15' data-ref="status_block::status_rx_quick_consumer_index15" data-ref-filename="status_block..status_rx_quick_consumer_index15">status_rx_quick_consumer_index15</dfn>;</td></tr>
<tr><th id="816">816</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_rx_quick_consumer_index14" title='status_block::status_rx_quick_consumer_index14' data-ref="status_block::status_rx_quick_consumer_index14" data-ref-filename="status_block..status_rx_quick_consumer_index14">status_rx_quick_consumer_index14</dfn>;</td></tr>
<tr><th id="817">817</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_cmd_consumer_index" title='status_block::status_cmd_consumer_index' data-ref="status_block::status_cmd_consumer_index" data-ref-filename="status_block..status_cmd_consumer_index">status_cmd_consumer_index</dfn>;</td></tr>
<tr><th id="818">818</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_completion_producer_index" title='status_block::status_completion_producer_index' data-ref="status_block::status_completion_producer_index" data-ref-filename="status_block..status_completion_producer_index">status_completion_producer_index</dfn>;</td></tr>
<tr><th id="819">819</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_unused" title='status_block::status_unused' data-ref="status_block::status_unused" data-ref-filename="status_block..status_unused">status_unused</dfn>;</td></tr>
<tr><th id="820">820</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="status_block::status_idx" title='status_block::status_idx' data-ref="status_block::status_idx" data-ref-filename="status_block..status_idx">status_idx</dfn>;</td></tr>
<tr><th id="821">821</th><td><u>#<span data-ppcond="771">endif</span></u></td></tr>
<tr><th id="822">822</th><td>};</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><i>/*</i></td></tr>
<tr><th id="826">826</th><td><i> *  statistics_block definition</i></td></tr>
<tr><th id="827">827</th><td><i> */</i></td></tr>
<tr><th id="828">828</th><td><b>struct</b> <dfn class="type def" id="statistics_block" title='statistics_block' data-ref="statistics_block" data-ref-filename="statistics_block">statistics_block</dfn> {</td></tr>
<tr><th id="829">829</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInOctets_hi" title='statistics_block::stat_IfHCInOctets_hi' data-ref="statistics_block::stat_IfHCInOctets_hi" data-ref-filename="statistics_block..stat_IfHCInOctets_hi">stat_IfHCInOctets_hi</dfn>;</td></tr>
<tr><th id="830">830</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInOctets_lo" title='statistics_block::stat_IfHCInOctets_lo' data-ref="statistics_block::stat_IfHCInOctets_lo" data-ref-filename="statistics_block..stat_IfHCInOctets_lo">stat_IfHCInOctets_lo</dfn>;</td></tr>
<tr><th id="831">831</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInBadOctets_hi" title='statistics_block::stat_IfHCInBadOctets_hi' data-ref="statistics_block::stat_IfHCInBadOctets_hi" data-ref-filename="statistics_block..stat_IfHCInBadOctets_hi">stat_IfHCInBadOctets_hi</dfn>;</td></tr>
<tr><th id="832">832</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInBadOctets_lo" title='statistics_block::stat_IfHCInBadOctets_lo' data-ref="statistics_block::stat_IfHCInBadOctets_lo" data-ref-filename="statistics_block..stat_IfHCInBadOctets_lo">stat_IfHCInBadOctets_lo</dfn>;</td></tr>
<tr><th id="833">833</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutOctets_hi" title='statistics_block::stat_IfHCOutOctets_hi' data-ref="statistics_block::stat_IfHCOutOctets_hi" data-ref-filename="statistics_block..stat_IfHCOutOctets_hi">stat_IfHCOutOctets_hi</dfn>;</td></tr>
<tr><th id="834">834</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutOctets_lo" title='statistics_block::stat_IfHCOutOctets_lo' data-ref="statistics_block::stat_IfHCOutOctets_lo" data-ref-filename="statistics_block..stat_IfHCOutOctets_lo">stat_IfHCOutOctets_lo</dfn>;</td></tr>
<tr><th id="835">835</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutBadOctets_hi" title='statistics_block::stat_IfHCOutBadOctets_hi' data-ref="statistics_block::stat_IfHCOutBadOctets_hi" data-ref-filename="statistics_block..stat_IfHCOutBadOctets_hi">stat_IfHCOutBadOctets_hi</dfn>;</td></tr>
<tr><th id="836">836</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutBadOctets_lo" title='statistics_block::stat_IfHCOutBadOctets_lo' data-ref="statistics_block::stat_IfHCOutBadOctets_lo" data-ref-filename="statistics_block..stat_IfHCOutBadOctets_lo">stat_IfHCOutBadOctets_lo</dfn>;</td></tr>
<tr><th id="837">837</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInUcastPkts_hi" title='statistics_block::stat_IfHCInUcastPkts_hi' data-ref="statistics_block::stat_IfHCInUcastPkts_hi" data-ref-filename="statistics_block..stat_IfHCInUcastPkts_hi">stat_IfHCInUcastPkts_hi</dfn>;</td></tr>
<tr><th id="838">838</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInUcastPkts_lo" title='statistics_block::stat_IfHCInUcastPkts_lo' data-ref="statistics_block::stat_IfHCInUcastPkts_lo" data-ref-filename="statistics_block..stat_IfHCInUcastPkts_lo">stat_IfHCInUcastPkts_lo</dfn>;</td></tr>
<tr><th id="839">839</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInMulticastPkts_hi" title='statistics_block::stat_IfHCInMulticastPkts_hi' data-ref="statistics_block::stat_IfHCInMulticastPkts_hi" data-ref-filename="statistics_block..stat_IfHCInMulticastPkts_hi">stat_IfHCInMulticastPkts_hi</dfn>;</td></tr>
<tr><th id="840">840</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInMulticastPkts_lo" title='statistics_block::stat_IfHCInMulticastPkts_lo' data-ref="statistics_block::stat_IfHCInMulticastPkts_lo" data-ref-filename="statistics_block..stat_IfHCInMulticastPkts_lo">stat_IfHCInMulticastPkts_lo</dfn>;</td></tr>
<tr><th id="841">841</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInBroadcastPkts_hi" title='statistics_block::stat_IfHCInBroadcastPkts_hi' data-ref="statistics_block::stat_IfHCInBroadcastPkts_hi" data-ref-filename="statistics_block..stat_IfHCInBroadcastPkts_hi">stat_IfHCInBroadcastPkts_hi</dfn>;</td></tr>
<tr><th id="842">842</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCInBroadcastPkts_lo" title='statistics_block::stat_IfHCInBroadcastPkts_lo' data-ref="statistics_block::stat_IfHCInBroadcastPkts_lo" data-ref-filename="statistics_block..stat_IfHCInBroadcastPkts_lo">stat_IfHCInBroadcastPkts_lo</dfn>;</td></tr>
<tr><th id="843">843</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutUcastPkts_hi" title='statistics_block::stat_IfHCOutUcastPkts_hi' data-ref="statistics_block::stat_IfHCOutUcastPkts_hi" data-ref-filename="statistics_block..stat_IfHCOutUcastPkts_hi">stat_IfHCOutUcastPkts_hi</dfn>;</td></tr>
<tr><th id="844">844</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutUcastPkts_lo" title='statistics_block::stat_IfHCOutUcastPkts_lo' data-ref="statistics_block::stat_IfHCOutUcastPkts_lo" data-ref-filename="statistics_block..stat_IfHCOutUcastPkts_lo">stat_IfHCOutUcastPkts_lo</dfn>;</td></tr>
<tr><th id="845">845</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutMulticastPkts_hi" title='statistics_block::stat_IfHCOutMulticastPkts_hi' data-ref="statistics_block::stat_IfHCOutMulticastPkts_hi" data-ref-filename="statistics_block..stat_IfHCOutMulticastPkts_hi">stat_IfHCOutMulticastPkts_hi</dfn>;</td></tr>
<tr><th id="846">846</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutMulticastPkts_lo" title='statistics_block::stat_IfHCOutMulticastPkts_lo' data-ref="statistics_block::stat_IfHCOutMulticastPkts_lo" data-ref-filename="statistics_block..stat_IfHCOutMulticastPkts_lo">stat_IfHCOutMulticastPkts_lo</dfn>;</td></tr>
<tr><th id="847">847</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutBroadcastPkts_hi" title='statistics_block::stat_IfHCOutBroadcastPkts_hi' data-ref="statistics_block::stat_IfHCOutBroadcastPkts_hi" data-ref-filename="statistics_block..stat_IfHCOutBroadcastPkts_hi">stat_IfHCOutBroadcastPkts_hi</dfn>;</td></tr>
<tr><th id="848">848</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfHCOutBroadcastPkts_lo" title='statistics_block::stat_IfHCOutBroadcastPkts_lo' data-ref="statistics_block::stat_IfHCOutBroadcastPkts_lo" data-ref-filename="statistics_block..stat_IfHCOutBroadcastPkts_lo">stat_IfHCOutBroadcastPkts_lo</dfn>;</td></tr>
<tr><th id="849">849</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_emac_tx_stat_dot3statsinternalmactransmiterrors" title='statistics_block::stat_emac_tx_stat_dot3statsinternalmactransmiterrors' data-ref="statistics_block::stat_emac_tx_stat_dot3statsinternalmactransmiterrors" data-ref-filename="statistics_block..stat_emac_tx_stat_dot3statsinternalmactransmiterrors">stat_emac_tx_stat_dot3statsinternalmactransmiterrors</dfn>;</td></tr>
<tr><th id="850">850</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_Dot3StatsCarrierSenseErrors" title='statistics_block::stat_Dot3StatsCarrierSenseErrors' data-ref="statistics_block::stat_Dot3StatsCarrierSenseErrors" data-ref-filename="statistics_block..stat_Dot3StatsCarrierSenseErrors">stat_Dot3StatsCarrierSenseErrors</dfn>;</td></tr>
<tr><th id="851">851</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_Dot3StatsFCSErrors" title='statistics_block::stat_Dot3StatsFCSErrors' data-ref="statistics_block::stat_Dot3StatsFCSErrors" data-ref-filename="statistics_block..stat_Dot3StatsFCSErrors">stat_Dot3StatsFCSErrors</dfn>;</td></tr>
<tr><th id="852">852</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_Dot3StatsAlignmentErrors" title='statistics_block::stat_Dot3StatsAlignmentErrors' data-ref="statistics_block::stat_Dot3StatsAlignmentErrors" data-ref-filename="statistics_block..stat_Dot3StatsAlignmentErrors">stat_Dot3StatsAlignmentErrors</dfn>;</td></tr>
<tr><th id="853">853</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_Dot3StatsSingleCollisionFrames" title='statistics_block::stat_Dot3StatsSingleCollisionFrames' data-ref="statistics_block::stat_Dot3StatsSingleCollisionFrames" data-ref-filename="statistics_block..stat_Dot3StatsSingleCollisionFrames">stat_Dot3StatsSingleCollisionFrames</dfn>;</td></tr>
<tr><th id="854">854</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_Dot3StatsMultipleCollisionFrames" title='statistics_block::stat_Dot3StatsMultipleCollisionFrames' data-ref="statistics_block::stat_Dot3StatsMultipleCollisionFrames" data-ref-filename="statistics_block..stat_Dot3StatsMultipleCollisionFrames">stat_Dot3StatsMultipleCollisionFrames</dfn>;</td></tr>
<tr><th id="855">855</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_Dot3StatsDeferredTransmissions" title='statistics_block::stat_Dot3StatsDeferredTransmissions' data-ref="statistics_block::stat_Dot3StatsDeferredTransmissions" data-ref-filename="statistics_block..stat_Dot3StatsDeferredTransmissions">stat_Dot3StatsDeferredTransmissions</dfn>;</td></tr>
<tr><th id="856">856</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_Dot3StatsExcessiveCollisions" title='statistics_block::stat_Dot3StatsExcessiveCollisions' data-ref="statistics_block::stat_Dot3StatsExcessiveCollisions" data-ref-filename="statistics_block..stat_Dot3StatsExcessiveCollisions">stat_Dot3StatsExcessiveCollisions</dfn>;</td></tr>
<tr><th id="857">857</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_Dot3StatsLateCollisions" title='statistics_block::stat_Dot3StatsLateCollisions' data-ref="statistics_block::stat_Dot3StatsLateCollisions" data-ref-filename="statistics_block..stat_Dot3StatsLateCollisions">stat_Dot3StatsLateCollisions</dfn>;</td></tr>
<tr><th id="858">858</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsCollisions" title='statistics_block::stat_EtherStatsCollisions' data-ref="statistics_block::stat_EtherStatsCollisions" data-ref-filename="statistics_block..stat_EtherStatsCollisions">stat_EtherStatsCollisions</dfn>;</td></tr>
<tr><th id="859">859</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsFragments" title='statistics_block::stat_EtherStatsFragments' data-ref="statistics_block::stat_EtherStatsFragments" data-ref-filename="statistics_block..stat_EtherStatsFragments">stat_EtherStatsFragments</dfn>;</td></tr>
<tr><th id="860">860</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsJabbers" title='statistics_block::stat_EtherStatsJabbers' data-ref="statistics_block::stat_EtherStatsJabbers" data-ref-filename="statistics_block..stat_EtherStatsJabbers">stat_EtherStatsJabbers</dfn>;</td></tr>
<tr><th id="861">861</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsUndersizePkts" title='statistics_block::stat_EtherStatsUndersizePkts' data-ref="statistics_block::stat_EtherStatsUndersizePkts" data-ref-filename="statistics_block..stat_EtherStatsUndersizePkts">stat_EtherStatsUndersizePkts</dfn>;</td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsOverrsizePkts" title='statistics_block::stat_EtherStatsOverrsizePkts' data-ref="statistics_block::stat_EtherStatsOverrsizePkts" data-ref-filename="statistics_block..stat_EtherStatsOverrsizePkts">stat_EtherStatsOverrsizePkts</dfn>;</td></tr>
<tr><th id="863">863</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsRx64Octets" title='statistics_block::stat_EtherStatsPktsRx64Octets' data-ref="statistics_block::stat_EtherStatsPktsRx64Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsRx64Octets">stat_EtherStatsPktsRx64Octets</dfn>;</td></tr>
<tr><th id="864">864</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsRx65Octetsto127Octets" title='statistics_block::stat_EtherStatsPktsRx65Octetsto127Octets' data-ref="statistics_block::stat_EtherStatsPktsRx65Octetsto127Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsRx65Octetsto127Octets">stat_EtherStatsPktsRx65Octetsto127Octets</dfn>;</td></tr>
<tr><th id="865">865</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsRx128Octetsto255Octets" title='statistics_block::stat_EtherStatsPktsRx128Octetsto255Octets' data-ref="statistics_block::stat_EtherStatsPktsRx128Octetsto255Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsRx128Octetsto255Octets">stat_EtherStatsPktsRx128Octetsto255Octets</dfn>;</td></tr>
<tr><th id="866">866</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsRx256Octetsto511Octets" title='statistics_block::stat_EtherStatsPktsRx256Octetsto511Octets' data-ref="statistics_block::stat_EtherStatsPktsRx256Octetsto511Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsRx256Octetsto511Octets">stat_EtherStatsPktsRx256Octetsto511Octets</dfn>;</td></tr>
<tr><th id="867">867</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsRx512Octetsto1023Octets" title='statistics_block::stat_EtherStatsPktsRx512Octetsto1023Octets' data-ref="statistics_block::stat_EtherStatsPktsRx512Octetsto1023Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsRx512Octetsto1023Octets">stat_EtherStatsPktsRx512Octetsto1023Octets</dfn>;</td></tr>
<tr><th id="868">868</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsRx1024Octetsto1522Octets" title='statistics_block::stat_EtherStatsPktsRx1024Octetsto1522Octets' data-ref="statistics_block::stat_EtherStatsPktsRx1024Octetsto1522Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsRx1024Octetsto1522Octets">stat_EtherStatsPktsRx1024Octetsto1522Octets</dfn>;</td></tr>
<tr><th id="869">869</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsRx1523Octetsto9022Octets" title='statistics_block::stat_EtherStatsPktsRx1523Octetsto9022Octets' data-ref="statistics_block::stat_EtherStatsPktsRx1523Octetsto9022Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsRx1523Octetsto9022Octets">stat_EtherStatsPktsRx1523Octetsto9022Octets</dfn>;</td></tr>
<tr><th id="870">870</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsTx64Octets" title='statistics_block::stat_EtherStatsPktsTx64Octets' data-ref="statistics_block::stat_EtherStatsPktsTx64Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsTx64Octets">stat_EtherStatsPktsTx64Octets</dfn>;</td></tr>
<tr><th id="871">871</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsTx65Octetsto127Octets" title='statistics_block::stat_EtherStatsPktsTx65Octetsto127Octets' data-ref="statistics_block::stat_EtherStatsPktsTx65Octetsto127Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsTx65Octetsto127Octets">stat_EtherStatsPktsTx65Octetsto127Octets</dfn>;</td></tr>
<tr><th id="872">872</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsTx128Octetsto255Octets" title='statistics_block::stat_EtherStatsPktsTx128Octetsto255Octets' data-ref="statistics_block::stat_EtherStatsPktsTx128Octetsto255Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsTx128Octetsto255Octets">stat_EtherStatsPktsTx128Octetsto255Octets</dfn>;</td></tr>
<tr><th id="873">873</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsTx256Octetsto511Octets" title='statistics_block::stat_EtherStatsPktsTx256Octetsto511Octets' data-ref="statistics_block::stat_EtherStatsPktsTx256Octetsto511Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsTx256Octetsto511Octets">stat_EtherStatsPktsTx256Octetsto511Octets</dfn>;</td></tr>
<tr><th id="874">874</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsTx512Octetsto1023Octets" title='statistics_block::stat_EtherStatsPktsTx512Octetsto1023Octets' data-ref="statistics_block::stat_EtherStatsPktsTx512Octetsto1023Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsTx512Octetsto1023Octets">stat_EtherStatsPktsTx512Octetsto1023Octets</dfn>;</td></tr>
<tr><th id="875">875</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsTx1024Octetsto1522Octets" title='statistics_block::stat_EtherStatsPktsTx1024Octetsto1522Octets' data-ref="statistics_block::stat_EtherStatsPktsTx1024Octetsto1522Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsTx1024Octetsto1522Octets">stat_EtherStatsPktsTx1024Octetsto1522Octets</dfn>;</td></tr>
<tr><th id="876">876</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_EtherStatsPktsTx1523Octetsto9022Octets" title='statistics_block::stat_EtherStatsPktsTx1523Octetsto9022Octets' data-ref="statistics_block::stat_EtherStatsPktsTx1523Octetsto9022Octets" data-ref-filename="statistics_block..stat_EtherStatsPktsTx1523Octetsto9022Octets">stat_EtherStatsPktsTx1523Octetsto9022Octets</dfn>;</td></tr>
<tr><th id="877">877</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_XonPauseFramesReceived" title='statistics_block::stat_XonPauseFramesReceived' data-ref="statistics_block::stat_XonPauseFramesReceived" data-ref-filename="statistics_block..stat_XonPauseFramesReceived">stat_XonPauseFramesReceived</dfn>;</td></tr>
<tr><th id="878">878</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_XoffPauseFramesReceived" title='statistics_block::stat_XoffPauseFramesReceived' data-ref="statistics_block::stat_XoffPauseFramesReceived" data-ref-filename="statistics_block..stat_XoffPauseFramesReceived">stat_XoffPauseFramesReceived</dfn>;</td></tr>
<tr><th id="879">879</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_OutXonSent" title='statistics_block::stat_OutXonSent' data-ref="statistics_block::stat_OutXonSent" data-ref-filename="statistics_block..stat_OutXonSent">stat_OutXonSent</dfn>;</td></tr>
<tr><th id="880">880</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_OutXoffSent" title='statistics_block::stat_OutXoffSent' data-ref="statistics_block::stat_OutXoffSent" data-ref-filename="statistics_block..stat_OutXoffSent">stat_OutXoffSent</dfn>;</td></tr>
<tr><th id="881">881</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_FlowControlDone" title='statistics_block::stat_FlowControlDone' data-ref="statistics_block::stat_FlowControlDone" data-ref-filename="statistics_block..stat_FlowControlDone">stat_FlowControlDone</dfn>;</td></tr>
<tr><th id="882">882</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_MacControlFramesReceived" title='statistics_block::stat_MacControlFramesReceived' data-ref="statistics_block::stat_MacControlFramesReceived" data-ref-filename="statistics_block..stat_MacControlFramesReceived">stat_MacControlFramesReceived</dfn>;</td></tr>
<tr><th id="883">883</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_XoffStateEntered" title='statistics_block::stat_XoffStateEntered' data-ref="statistics_block::stat_XoffStateEntered" data-ref-filename="statistics_block..stat_XoffStateEntered">stat_XoffStateEntered</dfn>;</td></tr>
<tr><th id="884">884</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfInFramesL2FilterDiscards" title='statistics_block::stat_IfInFramesL2FilterDiscards' data-ref="statistics_block::stat_IfInFramesL2FilterDiscards" data-ref-filename="statistics_block..stat_IfInFramesL2FilterDiscards">stat_IfInFramesL2FilterDiscards</dfn>;</td></tr>
<tr><th id="885">885</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfInRuleCheckerDiscards" title='statistics_block::stat_IfInRuleCheckerDiscards' data-ref="statistics_block::stat_IfInRuleCheckerDiscards" data-ref-filename="statistics_block..stat_IfInRuleCheckerDiscards">stat_IfInRuleCheckerDiscards</dfn>;</td></tr>
<tr><th id="886">886</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfInFTQDiscards" title='statistics_block::stat_IfInFTQDiscards' data-ref="statistics_block::stat_IfInFTQDiscards" data-ref-filename="statistics_block..stat_IfInFTQDiscards">stat_IfInFTQDiscards</dfn>;</td></tr>
<tr><th id="887">887</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfInMBUFDiscards" title='statistics_block::stat_IfInMBUFDiscards' data-ref="statistics_block::stat_IfInMBUFDiscards" data-ref-filename="statistics_block..stat_IfInMBUFDiscards">stat_IfInMBUFDiscards</dfn>;</td></tr>
<tr><th id="888">888</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_IfInRuleCheckerP4Hit" title='statistics_block::stat_IfInRuleCheckerP4Hit' data-ref="statistics_block::stat_IfInRuleCheckerP4Hit" data-ref-filename="statistics_block..stat_IfInRuleCheckerP4Hit">stat_IfInRuleCheckerP4Hit</dfn>;</td></tr>
<tr><th id="889">889</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_CatchupInRuleCheckerDiscards" title='statistics_block::stat_CatchupInRuleCheckerDiscards' data-ref="statistics_block::stat_CatchupInRuleCheckerDiscards" data-ref-filename="statistics_block..stat_CatchupInRuleCheckerDiscards">stat_CatchupInRuleCheckerDiscards</dfn>;</td></tr>
<tr><th id="890">890</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_CatchupInFTQDiscards" title='statistics_block::stat_CatchupInFTQDiscards' data-ref="statistics_block::stat_CatchupInFTQDiscards" data-ref-filename="statistics_block..stat_CatchupInFTQDiscards">stat_CatchupInFTQDiscards</dfn>;</td></tr>
<tr><th id="891">891</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_CatchupInMBUFDiscards" title='statistics_block::stat_CatchupInMBUFDiscards' data-ref="statistics_block::stat_CatchupInMBUFDiscards" data-ref-filename="statistics_block..stat_CatchupInMBUFDiscards">stat_CatchupInMBUFDiscards</dfn>;</td></tr>
<tr><th id="892">892</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_CatchupInRuleCheckerP4Hit" title='statistics_block::stat_CatchupInRuleCheckerP4Hit' data-ref="statistics_block::stat_CatchupInRuleCheckerP4Hit" data-ref-filename="statistics_block..stat_CatchupInRuleCheckerP4Hit">stat_CatchupInRuleCheckerP4Hit</dfn>;</td></tr>
<tr><th id="893">893</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat00" title='statistics_block::stat_GenStat00' data-ref="statistics_block::stat_GenStat00" data-ref-filename="statistics_block..stat_GenStat00">stat_GenStat00</dfn>;</td></tr>
<tr><th id="894">894</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat01" title='statistics_block::stat_GenStat01' data-ref="statistics_block::stat_GenStat01" data-ref-filename="statistics_block..stat_GenStat01">stat_GenStat01</dfn>;</td></tr>
<tr><th id="895">895</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat02" title='statistics_block::stat_GenStat02' data-ref="statistics_block::stat_GenStat02" data-ref-filename="statistics_block..stat_GenStat02">stat_GenStat02</dfn>;</td></tr>
<tr><th id="896">896</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat03" title='statistics_block::stat_GenStat03' data-ref="statistics_block::stat_GenStat03" data-ref-filename="statistics_block..stat_GenStat03">stat_GenStat03</dfn>;</td></tr>
<tr><th id="897">897</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat04" title='statistics_block::stat_GenStat04' data-ref="statistics_block::stat_GenStat04" data-ref-filename="statistics_block..stat_GenStat04">stat_GenStat04</dfn>;</td></tr>
<tr><th id="898">898</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat05" title='statistics_block::stat_GenStat05' data-ref="statistics_block::stat_GenStat05" data-ref-filename="statistics_block..stat_GenStat05">stat_GenStat05</dfn>;</td></tr>
<tr><th id="899">899</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat06" title='statistics_block::stat_GenStat06' data-ref="statistics_block::stat_GenStat06" data-ref-filename="statistics_block..stat_GenStat06">stat_GenStat06</dfn>;</td></tr>
<tr><th id="900">900</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat07" title='statistics_block::stat_GenStat07' data-ref="statistics_block::stat_GenStat07" data-ref-filename="statistics_block..stat_GenStat07">stat_GenStat07</dfn>;</td></tr>
<tr><th id="901">901</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat08" title='statistics_block::stat_GenStat08' data-ref="statistics_block::stat_GenStat08" data-ref-filename="statistics_block..stat_GenStat08">stat_GenStat08</dfn>;</td></tr>
<tr><th id="902">902</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat09" title='statistics_block::stat_GenStat09' data-ref="statistics_block::stat_GenStat09" data-ref-filename="statistics_block..stat_GenStat09">stat_GenStat09</dfn>;</td></tr>
<tr><th id="903">903</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat10" title='statistics_block::stat_GenStat10' data-ref="statistics_block::stat_GenStat10" data-ref-filename="statistics_block..stat_GenStat10">stat_GenStat10</dfn>;</td></tr>
<tr><th id="904">904</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat11" title='statistics_block::stat_GenStat11' data-ref="statistics_block::stat_GenStat11" data-ref-filename="statistics_block..stat_GenStat11">stat_GenStat11</dfn>;</td></tr>
<tr><th id="905">905</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat12" title='statistics_block::stat_GenStat12' data-ref="statistics_block::stat_GenStat12" data-ref-filename="statistics_block..stat_GenStat12">stat_GenStat12</dfn>;</td></tr>
<tr><th id="906">906</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat13" title='statistics_block::stat_GenStat13' data-ref="statistics_block::stat_GenStat13" data-ref-filename="statistics_block..stat_GenStat13">stat_GenStat13</dfn>;</td></tr>
<tr><th id="907">907</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat14" title='statistics_block::stat_GenStat14' data-ref="statistics_block::stat_GenStat14" data-ref-filename="statistics_block..stat_GenStat14">stat_GenStat14</dfn>;</td></tr>
<tr><th id="908">908</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="statistics_block::stat_GenStat15" title='statistics_block::stat_GenStat15' data-ref="statistics_block::stat_GenStat15" data-ref-filename="statistics_block..stat_GenStat15">stat_GenStat15</dfn>;</td></tr>
<tr><th id="909">909</th><td>};</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><i>/*</i></td></tr>
<tr><th id="913">913</th><td><i> *  l2_fhdr definition</i></td></tr>
<tr><th id="914">914</th><td><i> */</i></td></tr>
<tr><th id="915">915</th><td><b>struct</b> <dfn class="type def" id="l2_fhdr" title='l2_fhdr' data-ref="l2_fhdr" data-ref-filename="l2_fhdr">l2_fhdr</dfn> {</td></tr>
<tr><th id="916">916</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="l2_fhdr::l2_fhdr_status" title='l2_fhdr::l2_fhdr_status' data-ref="l2_fhdr::l2_fhdr_status" data-ref-filename="l2_fhdr..l2_fhdr_status">l2_fhdr_status</dfn>;</td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_RULE_CLASS" data-ref="_M/L2_FHDR_STATUS_RULE_CLASS">L2_FHDR_STATUS_RULE_CLASS</dfn>	(0x7&lt;&lt;0)</u></td></tr>
<tr><th id="918">918</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_RULE_P2" data-ref="_M/L2_FHDR_STATUS_RULE_P2">L2_FHDR_STATUS_RULE_P2</dfn>		(1&lt;&lt;3)</u></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_RULE_P3" data-ref="_M/L2_FHDR_STATUS_RULE_P3">L2_FHDR_STATUS_RULE_P3</dfn>		(1&lt;&lt;4)</u></td></tr>
<tr><th id="920">920</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_RULE_P4" data-ref="_M/L2_FHDR_STATUS_RULE_P4">L2_FHDR_STATUS_RULE_P4</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_L2_VLAN_TAG" data-ref="_M/L2_FHDR_STATUS_L2_VLAN_TAG">L2_FHDR_STATUS_L2_VLAN_TAG</dfn>	(1&lt;&lt;6)</u></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_L2_LLC_SNAP" data-ref="_M/L2_FHDR_STATUS_L2_LLC_SNAP">L2_FHDR_STATUS_L2_LLC_SNAP</dfn>	(1&lt;&lt;7)</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_RSS_HASH" data-ref="_M/L2_FHDR_STATUS_RSS_HASH">L2_FHDR_STATUS_RSS_HASH</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="924">924</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_IP_DATAGRAM" data-ref="_M/L2_FHDR_STATUS_IP_DATAGRAM">L2_FHDR_STATUS_IP_DATAGRAM</dfn>	(1&lt;&lt;13)</u></td></tr>
<tr><th id="925">925</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_TCP_SEGMENT" data-ref="_M/L2_FHDR_STATUS_TCP_SEGMENT">L2_FHDR_STATUS_TCP_SEGMENT</dfn>	(1&lt;&lt;14)</u></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_STATUS_UDP_DATAGRAM" data-ref="_M/L2_FHDR_STATUS_UDP_DATAGRAM">L2_FHDR_STATUS_UDP_DATAGRAM</dfn>	(1&lt;&lt;15)</u></td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_ERRORS_BAD_CRC" data-ref="_M/L2_FHDR_ERRORS_BAD_CRC">L2_FHDR_ERRORS_BAD_CRC</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_ERRORS_PHY_DECODE" data-ref="_M/L2_FHDR_ERRORS_PHY_DECODE">L2_FHDR_ERRORS_PHY_DECODE</dfn>	(1&lt;&lt;18)</u></td></tr>
<tr><th id="930">930</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_ERRORS_ALIGNMENT" data-ref="_M/L2_FHDR_ERRORS_ALIGNMENT">L2_FHDR_ERRORS_ALIGNMENT</dfn>	(1&lt;&lt;19)</u></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_ERRORS_TOO_SHORT" data-ref="_M/L2_FHDR_ERRORS_TOO_SHORT">L2_FHDR_ERRORS_TOO_SHORT</dfn>	(1&lt;&lt;20)</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_ERRORS_GIANT_FRAME" data-ref="_M/L2_FHDR_ERRORS_GIANT_FRAME">L2_FHDR_ERRORS_GIANT_FRAME</dfn>	(1&lt;&lt;21)</u></td></tr>
<tr><th id="933">933</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_ERRORS_TCP_XSUM" data-ref="_M/L2_FHDR_ERRORS_TCP_XSUM">L2_FHDR_ERRORS_TCP_XSUM</dfn>		(1&lt;&lt;28)</u></td></tr>
<tr><th id="934">934</th><td><u>#define <dfn class="macro" id="_M/L2_FHDR_ERRORS_UDP_XSUM" data-ref="_M/L2_FHDR_ERRORS_UDP_XSUM">L2_FHDR_ERRORS_UDP_XSUM</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="935">935</th><td></td></tr>
<tr><th id="936">936</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="l2_fhdr::l2_fhdr_hash" title='l2_fhdr::l2_fhdr_hash' data-ref="l2_fhdr::l2_fhdr_hash" data-ref-filename="l2_fhdr..l2_fhdr_hash">l2_fhdr_hash</dfn>;</td></tr>
<tr><th id="937">937</th><td><u>#<span data-ppcond="937">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="938">938</th><td>	uint16_t l2_fhdr_pkt_len;</td></tr>
<tr><th id="939">939</th><td>	uint16_t l2_fhdr_vlan_tag;</td></tr>
<tr><th id="940">940</th><td>	uint16_t l2_fhdr_ip_xsum;</td></tr>
<tr><th id="941">941</th><td>	uint16_t l2_fhdr_tcp_udp_xsum;</td></tr>
<tr><th id="942">942</th><td><u>#<span data-ppcond="937">elif</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#100" title="1234" data-ref="_M/LITTLE_ENDIAN">LITTLE_ENDIAN</a></u></td></tr>
<tr><th id="943">943</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="l2_fhdr::l2_fhdr_vlan_tag" title='l2_fhdr::l2_fhdr_vlan_tag' data-ref="l2_fhdr::l2_fhdr_vlan_tag" data-ref-filename="l2_fhdr..l2_fhdr_vlan_tag">l2_fhdr_vlan_tag</dfn>;</td></tr>
<tr><th id="944">944</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="l2_fhdr::l2_fhdr_pkt_len" title='l2_fhdr::l2_fhdr_pkt_len' data-ref="l2_fhdr::l2_fhdr_pkt_len" data-ref-filename="l2_fhdr..l2_fhdr_pkt_len">l2_fhdr_pkt_len</dfn>;</td></tr>
<tr><th id="945">945</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="l2_fhdr::l2_fhdr_tcp_udp_xsum" title='l2_fhdr::l2_fhdr_tcp_udp_xsum' data-ref="l2_fhdr::l2_fhdr_tcp_udp_xsum" data-ref-filename="l2_fhdr..l2_fhdr_tcp_udp_xsum">l2_fhdr_tcp_udp_xsum</dfn>;</td></tr>
<tr><th id="946">946</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="l2_fhdr::l2_fhdr_ip_xsum" title='l2_fhdr::l2_fhdr_ip_xsum' data-ref="l2_fhdr::l2_fhdr_ip_xsum" data-ref-filename="l2_fhdr..l2_fhdr_ip_xsum">l2_fhdr_ip_xsum</dfn>;</td></tr>
<tr><th id="947">947</th><td><u>#<span data-ppcond="937">endif</span></u></td></tr>
<tr><th id="948">948</th><td>};</td></tr>
<tr><th id="949">949</th><td></td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td><i>/*</i></td></tr>
<tr><th id="952">952</th><td><i> *  l2_context definition</i></td></tr>
<tr><th id="953">953</th><td><i> */</i></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TYPE" data-ref="_M/BNX_L2CTX_TYPE">BNX_L2CTX_TYPE</dfn>				0x00000000</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TYPE_SIZE_L2" data-ref="_M/BNX_L2CTX_TYPE_SIZE_L2">BNX_L2CTX_TYPE_SIZE_L2</dfn>			 ((0xc0/0x20)&lt;&lt;16)</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TYPE_TYPE" data-ref="_M/BNX_L2CTX_TYPE_TYPE">BNX_L2CTX_TYPE_TYPE</dfn>			 (0xf&lt;&lt;28)</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TYPE_TYPE_EMPTY" data-ref="_M/BNX_L2CTX_TYPE_TYPE_EMPTY">BNX_L2CTX_TYPE_TYPE_EMPTY</dfn>		 (0&lt;&lt;28)</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TYPE_TYPE_L2" data-ref="_M/BNX_L2CTX_TYPE_TYPE_L2">BNX_L2CTX_TYPE_TYPE_L2</dfn>			 (1&lt;&lt;28)</u></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TYPE_XI" data-ref="_M/BNX_L2CTX_TYPE_XI">BNX_L2CTX_TYPE_XI</dfn>			0x00000080</u></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TX_HOST_BIDX" data-ref="_M/BNX_L2CTX_TX_HOST_BIDX">BNX_L2CTX_TX_HOST_BIDX</dfn>			0x00000088</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_EST_NBD" data-ref="_M/BNX_L2CTX_EST_NBD">BNX_L2CTX_EST_NBD</dfn>			0x00000088</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CMD_TYPE" data-ref="_M/BNX_L2CTX_CMD_TYPE">BNX_L2CTX_CMD_TYPE</dfn>			0x00000088</u></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CMD_TYPE_TYPE" data-ref="_M/BNX_L2CTX_CMD_TYPE_TYPE">BNX_L2CTX_CMD_TYPE_TYPE</dfn>			 (0xf&lt;&lt;24)</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CMD_TYPE_TYPE_L2" data-ref="_M/BNX_L2CTX_CMD_TYPE_TYPE_L2">BNX_L2CTX_CMD_TYPE_TYPE_L2</dfn>		 (0&lt;&lt;24)</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CMD_TYPE_TYPE_TCP" data-ref="_M/BNX_L2CTX_CMD_TYPE_TYPE_TCP">BNX_L2CTX_CMD_TYPE_TYPE_TCP</dfn>		 (1&lt;&lt;24)</u></td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TX_HOST_BSEQ" data-ref="_M/BNX_L2CTX_TX_HOST_BSEQ">BNX_L2CTX_TX_HOST_BSEQ</dfn>			0x00000090</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TSCH_BSEQ" data-ref="_M/BNX_L2CTX_TSCH_BSEQ">BNX_L2CTX_TSCH_BSEQ</dfn>			0x00000094</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TBDR_BSEQ" data-ref="_M/BNX_L2CTX_TBDR_BSEQ">BNX_L2CTX_TBDR_BSEQ</dfn>			0x00000098</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TBDR_BOFF" data-ref="_M/BNX_L2CTX_TBDR_BOFF">BNX_L2CTX_TBDR_BOFF</dfn>			0x0000009c</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TBDR_BIDX" data-ref="_M/BNX_L2CTX_TBDR_BIDX">BNX_L2CTX_TBDR_BIDX</dfn>			0x0000009c</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TBDR_BHADDR_HI" data-ref="_M/BNX_L2CTX_TBDR_BHADDR_HI">BNX_L2CTX_TBDR_BHADDR_HI</dfn>		0x000000a0</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TBDR_BHADDR_LO" data-ref="_M/BNX_L2CTX_TBDR_BHADDR_LO">BNX_L2CTX_TBDR_BHADDR_LO</dfn>		0x000000a4</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TXP_BOFF" data-ref="_M/BNX_L2CTX_TXP_BOFF">BNX_L2CTX_TXP_BOFF</dfn>			0x000000a8</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TXP_BIDX" data-ref="_M/BNX_L2CTX_TXP_BIDX">BNX_L2CTX_TXP_BIDX</dfn>			0x000000a8</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TXP_BSEQ" data-ref="_M/BNX_L2CTX_TXP_BSEQ">BNX_L2CTX_TXP_BSEQ</dfn>			0x000000ac</u></td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CMD_TYPE_XI" data-ref="_M/BNX_L2CTX_CMD_TYPE_XI">BNX_L2CTX_CMD_TYPE_XI</dfn>			0x00000240</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TBDR_BHADDR_HI_XI" data-ref="_M/BNX_L2CTX_TBDR_BHADDR_HI_XI">BNX_L2CTX_TBDR_BHADDR_HI_XI</dfn>		0x00000258</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_TBDR_BHADDR_LO_XI" data-ref="_M/BNX_L2CTX_TBDR_BHADDR_LO_XI">BNX_L2CTX_TBDR_BHADDR_LO_XI</dfn>		0x0000025c</u></td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td><i>/*</i></td></tr>
<tr><th id="984">984</th><td><i> *  l2_bd_chain_context definition</i></td></tr>
<tr><th id="985">985</th><td><i> */</i></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_BD_PRE_READ" data-ref="_M/BNX_L2CTX_BD_PRE_READ">BNX_L2CTX_BD_PRE_READ</dfn>				0x00000000</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CTX_SIZE" data-ref="_M/BNX_L2CTX_CTX_SIZE">BNX_L2CTX_CTX_SIZE</dfn>				0x00000000</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CTX_TYPE" data-ref="_M/BNX_L2CTX_CTX_TYPE">BNX_L2CTX_CTX_TYPE</dfn>				0x00000000</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CTX_TYPE_SIZE_L2" data-ref="_M/BNX_L2CTX_CTX_TYPE_SIZE_L2">BNX_L2CTX_CTX_TYPE_SIZE_L2</dfn>			 ((0x20/20)&lt;&lt;16)</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE" data-ref="_M/BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE">BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE</dfn>		 (0xf&lt;&lt;28)</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED" data-ref="_M/BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED">BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED</dfn>	 (0&lt;&lt;28)</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE" data-ref="_M/BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE">BNX_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE</dfn>	 (1&lt;&lt;28)</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_HOST_BDIDX" data-ref="_M/BNX_L2CTX_HOST_BDIDX">BNX_L2CTX_HOST_BDIDX</dfn>			0x00000004</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_HOST_BSEQ" data-ref="_M/BNX_L2CTX_HOST_BSEQ">BNX_L2CTX_HOST_BSEQ</dfn>			0x00000008</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_NX_BSEQ" data-ref="_M/BNX_L2CTX_NX_BSEQ">BNX_L2CTX_NX_BSEQ</dfn>			0x0000000c</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_NX_BDHADDR_HI" data-ref="_M/BNX_L2CTX_NX_BDHADDR_HI">BNX_L2CTX_NX_BDHADDR_HI</dfn>			0x00000010</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_NX_BDHADDR_LO" data-ref="_M/BNX_L2CTX_NX_BDHADDR_LO">BNX_L2CTX_NX_BDHADDR_LO</dfn>			0x00000014</u></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_NX_BDIDX" data-ref="_M/BNX_L2CTX_NX_BDIDX">BNX_L2CTX_NX_BDIDX</dfn>			0x00000018</u></td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><i>/*</i></td></tr>
<tr><th id="1002">1002</th><td><i> *  l2_rx_context definition (5706, 5708, 5709, and 5716)</i></td></tr>
<tr><th id="1003">1003</th><td><i> */</i></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_WATER_MARK" data-ref="_M/BNX_L2CTX_RX_WATER_MARK">BNX_L2CTX_RX_WATER_MARK</dfn>			0x00000000</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_LO_WATER_MARK_SHIFT" data-ref="_M/BNX_L2CTX_RX_LO_WATER_MARK_SHIFT">BNX_L2CTX_RX_LO_WATER_MARK_SHIFT</dfn>	0</u></td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_LO_WATER_MARK_DEFAULT" data-ref="_M/BNX_L2CTX_RX_LO_WATER_MARK_DEFAULT">BNX_L2CTX_RX_LO_WATER_MARK_DEFAULT</dfn>	32</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_LO_WATER_MARK_SCALE" data-ref="_M/BNX_L2CTX_RX_LO_WATER_MARK_SCALE">BNX_L2CTX_RX_LO_WATER_MARK_SCALE</dfn>	4</u></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_LO_WATER_MARK_DIS" data-ref="_M/BNX_L2CTX_RX_LO_WATER_MARK_DIS">BNX_L2CTX_RX_LO_WATER_MARK_DIS</dfn>		0</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_HI_WATER_MARK_SHIFT" data-ref="_M/BNX_L2CTX_RX_HI_WATER_MARK_SHIFT">BNX_L2CTX_RX_HI_WATER_MARK_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_HI_WATER_MARK_SCALE" data-ref="_M/BNX_L2CTX_RX_HI_WATER_MARK_SCALE">BNX_L2CTX_RX_HI_WATER_MARK_SCALE</dfn>	16</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_WATER_MARKS_MSK" data-ref="_M/BNX_L2CTX_RX_WATER_MARKS_MSK">BNX_L2CTX_RX_WATER_MARKS_MSK</dfn>		0x000000ff</u></td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_BD_PRE_READ" data-ref="_M/BNX_L2CTX_RX_BD_PRE_READ">BNX_L2CTX_RX_BD_PRE_READ</dfn>		0x00000000</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_BD_PRE_READ_SHIFT" data-ref="_M/BNX_L2CTX_RX_BD_PRE_READ_SHIFT">BNX_L2CTX_RX_BD_PRE_READ_SHIFT</dfn>		8</u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_CTX_SIZE" data-ref="_M/BNX_L2CTX_RX_CTX_SIZE">BNX_L2CTX_RX_CTX_SIZE</dfn>			0x00000000</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_CTX_SIZE_SHIFT" data-ref="_M/BNX_L2CTX_RX_CTX_SIZE_SHIFT">BNX_L2CTX_RX_CTX_SIZE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_CTX_TYPE_SIZE_L2" data-ref="_M/BNX_L2CTX_RX_CTX_TYPE_SIZE_L2">BNX_L2CTX_RX_CTX_TYPE_SIZE_L2</dfn>	\</u></td></tr>
<tr><th id="1019">1019</th><td><u>	((0x20/20)&lt;&lt;BNX_L2CTX_RX_CTX_SIZE_SHIFT)</u></td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_CTX_TYPE" data-ref="_M/BNX_L2CTX_RX_CTX_TYPE">BNX_L2CTX_RX_CTX_TYPE</dfn>			0x00000000</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_CTX_TYPE_SHIFT" data-ref="_M/BNX_L2CTX_RX_CTX_TYPE_SHIFT">BNX_L2CTX_RX_CTX_TYPE_SHIFT</dfn>		24</u></td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE" data-ref="_M/BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE">BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE</dfn>	(0xf&lt;&lt;28)</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED" data-ref="_M/BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED">BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED</dfn> (0&lt;&lt;28)</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE" data-ref="_M/BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE">BNX_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE</dfn>	(1&lt;&lt;28)</u></td></tr>
<tr><th id="1027">1027</th><td></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_HOST_BDIDX" data-ref="_M/BNX_L2CTX_RX_HOST_BDIDX">BNX_L2CTX_RX_HOST_BDIDX</dfn>			0x00000004</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_HOST_BSEQ" data-ref="_M/BNX_L2CTX_RX_HOST_BSEQ">BNX_L2CTX_RX_HOST_BSEQ</dfn>			0x00000008</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_NX_BSEQ" data-ref="_M/BNX_L2CTX_RX_NX_BSEQ">BNX_L2CTX_RX_NX_BSEQ</dfn>			0x0000000c</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_NX_BDHADDR_HI" data-ref="_M/BNX_L2CTX_RX_NX_BDHADDR_HI">BNX_L2CTX_RX_NX_BDHADDR_HI</dfn>		0x00000010</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_NX_BDHADDR_LO" data-ref="_M/BNX_L2CTX_RX_NX_BDHADDR_LO">BNX_L2CTX_RX_NX_BDHADDR_LO</dfn>		0x00000014</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_NX_BDIDX" data-ref="_M/BNX_L2CTX_RX_NX_BDIDX">BNX_L2CTX_RX_NX_BDIDX</dfn>			0x00000018</u></td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_HOST_PG_BDIDX" data-ref="_M/BNX_L2CTX_RX_HOST_PG_BDIDX">BNX_L2CTX_RX_HOST_PG_BDIDX</dfn>		0x00000044</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_PG_BUF_SIZE" data-ref="_M/BNX_L2CTX_RX_PG_BUF_SIZE">BNX_L2CTX_RX_PG_BUF_SIZE</dfn>		0x00000048</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_RBDC_KEY" data-ref="_M/BNX_L2CTX_RX_RBDC_KEY">BNX_L2CTX_RX_RBDC_KEY</dfn>			0x0000004c</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_RBDC_JUMBO_KEY" data-ref="_M/BNX_L2CTX_RX_RBDC_JUMBO_KEY">BNX_L2CTX_RX_RBDC_JUMBO_KEY</dfn>		0x3ffe</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_NX_PG_BDHADDR_HI" data-ref="_M/BNX_L2CTX_RX_NX_PG_BDHADDR_HI">BNX_L2CTX_RX_NX_PG_BDHADDR_HI</dfn>		0x00000050</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_NX_PG_BDHADDR_LO" data-ref="_M/BNX_L2CTX_RX_NX_PG_BDHADDR_LO">BNX_L2CTX_RX_NX_PG_BDHADDR_LO</dfn>		0x00000054</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/BNX_L2CTX_RX_NX_PG_BDIDX" data-ref="_M/BNX_L2CTX_RX_NX_PG_BDIDX">BNX_L2CTX_RX_NX_PG_BDIDX</dfn>		0x00000058</u></td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i>/*</i></td></tr>
<tr><th id="1044">1044</th><td><i> *  pci_config_l definition</i></td></tr>
<tr><th id="1045">1045</th><td><i> *  offset: 0000</i></td></tr>
<tr><th id="1046">1046</th><td><i> */</i></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG" data-ref="_M/BNX_PCICFG_MISC_CONFIG">BNX_PCICFG_MISC_CONFIG</dfn>				0x00000068</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP" data-ref="_M/BNX_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP">BNX_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP" data-ref="_M/BNX_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP">BNX_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA" data-ref="_M/BNX_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA">BNX_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP" data-ref="_M/BNX_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP">BNX_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_REG_WINDOW_ENA" data-ref="_M/BNX_PCICFG_MISC_CONFIG_REG_WINDOW_ENA">BNX_PCICFG_MISC_CONFIG_REG_WINDOW_ENA</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_CORE_RST_REQ" data-ref="_M/BNX_PCICFG_MISC_CONFIG_CORE_RST_REQ">BNX_PCICFG_MISC_CONFIG_CORE_RST_REQ</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_CORE_RST_BSY" data-ref="_M/BNX_PCICFG_MISC_CONFIG_CORE_RST_BSY">BNX_PCICFG_MISC_CONFIG_CORE_RST_BSY</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_ASIC_METAL_REV" data-ref="_M/BNX_PCICFG_MISC_CONFIG_ASIC_METAL_REV">BNX_PCICFG_MISC_CONFIG_ASIC_METAL_REV</dfn>		 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_ASIC_BASE_REV" data-ref="_M/BNX_PCICFG_MISC_CONFIG_ASIC_BASE_REV">BNX_PCICFG_MISC_CONFIG_ASIC_BASE_REV</dfn>		 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_ASIC_ID" data-ref="_M/BNX_PCICFG_MISC_CONFIG_ASIC_ID">BNX_PCICFG_MISC_CONFIG_ASIC_ID</dfn>			 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_CONFIG_ASIC_REV" data-ref="_M/BNX_PCICFG_MISC_CONFIG_ASIC_REV">BNX_PCICFG_MISC_CONFIG_ASIC_REV</dfn>			 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS" data-ref="_M/BNX_PCICFG_MISC_STATUS">BNX_PCICFG_MISC_STATUS</dfn>				0x0000006c</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_INTA_VALUE" data-ref="_M/BNX_PCICFG_MISC_STATUS_INTA_VALUE">BNX_PCICFG_MISC_STATUS_INTA_VALUE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_32BIT_DET" data-ref="_M/BNX_PCICFG_MISC_STATUS_32BIT_DET">BNX_PCICFG_MISC_STATUS_32BIT_DET</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_M66EN" data-ref="_M/BNX_PCICFG_MISC_STATUS_M66EN">BNX_PCICFG_MISC_STATUS_M66EN</dfn>			 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_PCIX_DET" data-ref="_M/BNX_PCICFG_MISC_STATUS_PCIX_DET">BNX_PCICFG_MISC_STATUS_PCIX_DET</dfn>			 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED" data-ref="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED">BNX_PCICFG_MISC_STATUS_PCIX_SPEED</dfn>		 (0x3L&lt;&lt;4)</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED_66" data-ref="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED_66">BNX_PCICFG_MISC_STATUS_PCIX_SPEED_66</dfn>		 (0L&lt;&lt;4)</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED_100" data-ref="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED_100">BNX_PCICFG_MISC_STATUS_PCIX_SPEED_100</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED_133" data-ref="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED_133">BNX_PCICFG_MISC_STATUS_PCIX_SPEED_133</dfn>		 (2L&lt;&lt;4)</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE" data-ref="_M/BNX_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE">BNX_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE</dfn>	 (3L&lt;&lt;4)</u></td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS</dfn>			0x00000070</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET</dfn>	 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ</dfn>	 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ</dfn>	 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ</dfn>	 (5L&lt;&lt;0)</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ</dfn>	 (6L&lt;&lt;0)</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ</dfn> (7L&lt;&lt;0)</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW</dfn>	 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC</dfn>	 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF</dfn> (0L&lt;&lt;8)</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6</dfn>	 (2L&lt;&lt;8)</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62</dfn>	 (4L&lt;&lt;8)</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PLAY_DEAD" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PLAY_DEAD">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PLAY_DEAD</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED</dfn>	 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100</dfn> (0L&lt;&lt;12)</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50</dfn>	 (2L&lt;&lt;12)</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40</dfn>	 (4L&lt;&lt;12)</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25</dfn>	 (8L&lt;&lt;12)</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_PLL_STOP" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_PLL_STOP">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_PLL_STOP</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_USE_SPD_DET" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_USE_SPD_DET">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_USE_SPD_DET</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED" data-ref="_M/BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED">BNX_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED</dfn>		 (0xfffL&lt;&lt;20)</u></td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_REG_WINDOW_ADDRESS" data-ref="_M/BNX_PCICFG_REG_WINDOW_ADDRESS">BNX_PCICFG_REG_WINDOW_ADDRESS</dfn>			0x00000078</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_REG_WINDOW" data-ref="_M/BNX_PCICFG_REG_WINDOW">BNX_PCICFG_REG_WINDOW</dfn>				0x00000080</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_INT_ACK_CMD" data-ref="_M/BNX_PCICFG_INT_ACK_CMD">BNX_PCICFG_INT_ACK_CMD</dfn>				0x00000084</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_INT_ACK_CMD_INDEX" data-ref="_M/BNX_PCICFG_INT_ACK_CMD_INDEX">BNX_PCICFG_INT_ACK_CMD_INDEX</dfn>			 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_INT_ACK_CMD_INDEX_VALID" data-ref="_M/BNX_PCICFG_INT_ACK_CMD_INDEX_VALID">BNX_PCICFG_INT_ACK_CMD_INDEX_VALID</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM" data-ref="_M/BNX_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM">BNX_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_INT_ACK_CMD_MASK_INT" data-ref="_M/BNX_PCICFG_INT_ACK_CMD_MASK_INT">BNX_PCICFG_INT_ACK_CMD_MASK_INT</dfn>			 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_STATUS_BIT_SET_CMD" data-ref="_M/BNX_PCICFG_STATUS_BIT_SET_CMD">BNX_PCICFG_STATUS_BIT_SET_CMD</dfn>		0x00000088</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_STATUS_BIT_CLEAR_CMD" data-ref="_M/BNX_PCICFG_STATUS_BIT_CLEAR_CMD">BNX_PCICFG_STATUS_BIT_CLEAR_CMD</dfn>		0x0000008c</u></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MAILBOX_QUEUE_ADDR" data-ref="_M/BNX_PCICFG_MAILBOX_QUEUE_ADDR">BNX_PCICFG_MAILBOX_QUEUE_ADDR</dfn>		0x00000090</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_MAILBOX_QUEUE_DATA" data-ref="_M/BNX_PCICFG_MAILBOX_QUEUE_DATA">BNX_PCICFG_MAILBOX_QUEUE_DATA</dfn>		0x00000094</u></td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><i>/* From NetXtremeII-PG203-R.pdf page 182 */</i></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/BNX_PCICFG_DEVICE_CONTROL" data-ref="_M/BNX_PCICFG_DEVICE_CONTROL">BNX_PCICFG_DEVICE_CONTROL</dfn>			0x000000b4</u></td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td><i>/*</i></td></tr>
<tr><th id="1120">1120</th><td><i> *  pci_reg definition</i></td></tr>
<tr><th id="1121">1121</th><td><i> *  offset: 0x400</i></td></tr>
<tr><th id="1122">1122</th><td><i> */</i></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_GRC_WINDOW_ADDR" data-ref="_M/BNX_PCI_GRC_WINDOW_ADDR">BNX_PCI_GRC_WINDOW_ADDR</dfn>			0x00000400</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_GRC_WINDOW_ADDR_VALUE" data-ref="_M/BNX_PCI_GRC_WINDOW_ADDR_VALUE">BNX_PCI_GRC_WINDOW_ADDR_VALUE</dfn>		 (0x3ffffL&lt;&lt;8)</u></td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1" data-ref="_M/BNX_PCI_CONFIG_1">BNX_PCI_CONFIG_1</dfn>			0x00000404</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY">BNX_PCI_CONFIG_1_READ_BOUNDARY</dfn>		 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_OFF" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_OFF">BNX_PCI_CONFIG_1_READ_BOUNDARY_OFF</dfn>	 (0L&lt;&lt;8)</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_16" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_16">BNX_PCI_CONFIG_1_READ_BOUNDARY_16</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_32" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_32">BNX_PCI_CONFIG_1_READ_BOUNDARY_32</dfn>	 (2L&lt;&lt;8)</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_64" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_64">BNX_PCI_CONFIG_1_READ_BOUNDARY_64</dfn>	 (3L&lt;&lt;8)</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_128" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_128">BNX_PCI_CONFIG_1_READ_BOUNDARY_128</dfn>	 (4L&lt;&lt;8)</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_256" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_256">BNX_PCI_CONFIG_1_READ_BOUNDARY_256</dfn>	 (5L&lt;&lt;8)</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_512" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_512">BNX_PCI_CONFIG_1_READ_BOUNDARY_512</dfn>	 (6L&lt;&lt;8)</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_1024" data-ref="_M/BNX_PCI_CONFIG_1_READ_BOUNDARY_1024">BNX_PCI_CONFIG_1_READ_BOUNDARY_1024</dfn>	 (7L&lt;&lt;8)</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY">BNX_PCI_CONFIG_1_WRITE_BOUNDARY</dfn>		 (0x7L&lt;&lt;11)</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_OFF" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_OFF">BNX_PCI_CONFIG_1_WRITE_BOUNDARY_OFF</dfn>	 (0L&lt;&lt;11)</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_16" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_16">BNX_PCI_CONFIG_1_WRITE_BOUNDARY_16</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_32" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_32">BNX_PCI_CONFIG_1_WRITE_BOUNDARY_32</dfn>	 (2L&lt;&lt;11)</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_64" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_64">BNX_PCI_CONFIG_1_WRITE_BOUNDARY_64</dfn>	 (3L&lt;&lt;11)</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_128" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_128">BNX_PCI_CONFIG_1_WRITE_BOUNDARY_128</dfn>	 (4L&lt;&lt;11)</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_256" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_256">BNX_PCI_CONFIG_1_WRITE_BOUNDARY_256</dfn>	 (5L&lt;&lt;11)</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_512" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_512">BNX_PCI_CONFIG_1_WRITE_BOUNDARY_512</dfn>	 (6L&lt;&lt;11)</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_1024" data-ref="_M/BNX_PCI_CONFIG_1_WRITE_BOUNDARY_1024">BNX_PCI_CONFIG_1_WRITE_BOUNDARY_1024</dfn>	 (7L&lt;&lt;11)</u></td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2" data-ref="_M/BNX_PCI_CONFIG_2">BNX_PCI_CONFIG_2</dfn>			0x00000408</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE">BNX_PCI_CONFIG_2_BAR1_SIZE</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_DISABLED" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_DISABLED">BNX_PCI_CONFIG_2_BAR1_SIZE_DISABLED</dfn>	 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_64K" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_64K">BNX_PCI_CONFIG_2_BAR1_SIZE_64K</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_128K" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_128K">BNX_PCI_CONFIG_2_BAR1_SIZE_128K</dfn>		 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_256K" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_256K">BNX_PCI_CONFIG_2_BAR1_SIZE_256K</dfn>		 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_512K" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_512K">BNX_PCI_CONFIG_2_BAR1_SIZE_512K</dfn>		 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_1M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_1M">BNX_PCI_CONFIG_2_BAR1_SIZE_1M</dfn>		 (5L&lt;&lt;0)</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_2M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_2M">BNX_PCI_CONFIG_2_BAR1_SIZE_2M</dfn>		 (6L&lt;&lt;0)</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_4M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_4M">BNX_PCI_CONFIG_2_BAR1_SIZE_4M</dfn>		 (7L&lt;&lt;0)</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_8M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_8M">BNX_PCI_CONFIG_2_BAR1_SIZE_8M</dfn>		 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_16M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_16M">BNX_PCI_CONFIG_2_BAR1_SIZE_16M</dfn>		 (9L&lt;&lt;0)</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_32M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_32M">BNX_PCI_CONFIG_2_BAR1_SIZE_32M</dfn>		 (10L&lt;&lt;0)</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_64M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_64M">BNX_PCI_CONFIG_2_BAR1_SIZE_64M</dfn>		 (11L&lt;&lt;0)</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_128M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_128M">BNX_PCI_CONFIG_2_BAR1_SIZE_128M</dfn>		 (12L&lt;&lt;0)</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_256M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_256M">BNX_PCI_CONFIG_2_BAR1_SIZE_256M</dfn>		 (13L&lt;&lt;0)</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_512M" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_512M">BNX_PCI_CONFIG_2_BAR1_SIZE_512M</dfn>		 (14L&lt;&lt;0)</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_1G" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_SIZE_1G">BNX_PCI_CONFIG_2_BAR1_SIZE_1G</dfn>		 (15L&lt;&lt;0)</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_BAR1_64ENA" data-ref="_M/BNX_PCI_CONFIG_2_BAR1_64ENA">BNX_PCI_CONFIG_2_BAR1_64ENA</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_RETRY" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_RETRY">BNX_PCI_CONFIG_2_EXP_ROM_RETRY</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_CFG_CYCLE_RETRY" data-ref="_M/BNX_PCI_CONFIG_2_CFG_CYCLE_RETRY">BNX_PCI_CONFIG_2_CFG_CYCLE_RETRY</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_FIRST_CFG_DONE" data-ref="_M/BNX_PCI_CONFIG_2_FIRST_CFG_DONE">BNX_PCI_CONFIG_2_FIRST_CFG_DONE</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE">BNX_PCI_CONFIG_2_EXP_ROM_SIZE</dfn>		 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED</dfn>	 (0L&lt;&lt;8)</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_1K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_1K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_1K</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_2K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_2K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_2K</dfn>	 (2L&lt;&lt;8)</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_4K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_4K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_4K</dfn>	 (3L&lt;&lt;8)</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_8K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_8K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_8K</dfn>	 (4L&lt;&lt;8)</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_16K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_16K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_16K</dfn>	 (5L&lt;&lt;8)</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_32K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_32K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_32K</dfn>	 (6L&lt;&lt;8)</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_64K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_64K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_64K</dfn>	 (7L&lt;&lt;8)</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_128K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_128K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_128K</dfn>	 (8L&lt;&lt;8)</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_256K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_256K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_256K</dfn>	 (9L&lt;&lt;8)</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_512K" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_512K">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_512K</dfn>	 (10L&lt;&lt;8)</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_1M" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_1M">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_1M</dfn>	 (11L&lt;&lt;8)</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_2M" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_2M">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_2M</dfn>	 (12L&lt;&lt;8)</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_4M" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_4M">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_4M</dfn>	 (13L&lt;&lt;8)</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_8M" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_8M">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_8M</dfn>	 (14L&lt;&lt;8)</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_16M" data-ref="_M/BNX_PCI_CONFIG_2_EXP_ROM_SIZE_16M">BNX_PCI_CONFIG_2_EXP_ROM_SIZE_16M</dfn>	 (15L&lt;&lt;8)</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_MAX_SPLIT_LIMIT" data-ref="_M/BNX_PCI_CONFIG_2_MAX_SPLIT_LIMIT">BNX_PCI_CONFIG_2_MAX_SPLIT_LIMIT</dfn>	 (0x1fL&lt;&lt;16)</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT" data-ref="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT">BNX_PCI_CONFIG_2_MAX_READ_LIMIT</dfn>		 (0x3L&lt;&lt;21)</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT_512" data-ref="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT_512">BNX_PCI_CONFIG_2_MAX_READ_LIMIT_512</dfn>	 (0L&lt;&lt;21)</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT_1K" data-ref="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT_1K">BNX_PCI_CONFIG_2_MAX_READ_LIMIT_1K</dfn>	 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT_2K" data-ref="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT_2K">BNX_PCI_CONFIG_2_MAX_READ_LIMIT_2K</dfn>	 (2L&lt;&lt;21)</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT_4K" data-ref="_M/BNX_PCI_CONFIG_2_MAX_READ_LIMIT_4K">BNX_PCI_CONFIG_2_MAX_READ_LIMIT_4K</dfn>	 (3L&lt;&lt;21)</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_FORCE_32_BIT_MSTR" data-ref="_M/BNX_PCI_CONFIG_2_FORCE_32_BIT_MSTR">BNX_PCI_CONFIG_2_FORCE_32_BIT_MSTR</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_FORCE_32_BIT_TGT" data-ref="_M/BNX_PCI_CONFIG_2_FORCE_32_BIT_TGT">BNX_PCI_CONFIG_2_FORCE_32_BIT_TGT</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_2_KEEP_REQ_ASSERT" data-ref="_M/BNX_PCI_CONFIG_2_KEEP_REQ_ASSERT">BNX_PCI_CONFIG_2_KEEP_REQ_ASSERT</dfn>	 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_3" data-ref="_M/BNX_PCI_CONFIG_3">BNX_PCI_CONFIG_3</dfn>			0x0000040c</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_3_STICKY_BYTE" data-ref="_M/BNX_PCI_CONFIG_3_STICKY_BYTE">BNX_PCI_CONFIG_3_STICKY_BYTE</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_3_FORCE_PME" data-ref="_M/BNX_PCI_CONFIG_3_FORCE_PME">BNX_PCI_CONFIG_3_FORCE_PME</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_3_PME_STATUS" data-ref="_M/BNX_PCI_CONFIG_3_PME_STATUS">BNX_PCI_CONFIG_3_PME_STATUS</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_3_PME_ENABLE" data-ref="_M/BNX_PCI_CONFIG_3_PME_ENABLE">BNX_PCI_CONFIG_3_PME_ENABLE</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_3_PM_STATE" data-ref="_M/BNX_PCI_CONFIG_3_PM_STATE">BNX_PCI_CONFIG_3_PM_STATE</dfn>		 (0x3L&lt;&lt;27)</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_3_VAUX_PRESET" data-ref="_M/BNX_PCI_CONFIG_3_VAUX_PRESET">BNX_PCI_CONFIG_3_VAUX_PRESET</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_CONFIG_3_PCI_POWER" data-ref="_M/BNX_PCI_CONFIG_3_PCI_POWER">BNX_PCI_CONFIG_3_PCI_POWER</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="1203">1203</th><td></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_A" data-ref="_M/BNX_PCI_PM_DATA_A">BNX_PCI_PM_DATA_A</dfn>			0x00000410</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_A_PM_DATA_0_PRG" data-ref="_M/BNX_PCI_PM_DATA_A_PM_DATA_0_PRG">BNX_PCI_PM_DATA_A_PM_DATA_0_PRG</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_A_PM_DATA_1_PRG" data-ref="_M/BNX_PCI_PM_DATA_A_PM_DATA_1_PRG">BNX_PCI_PM_DATA_A_PM_DATA_1_PRG</dfn>		 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_A_PM_DATA_2_PRG" data-ref="_M/BNX_PCI_PM_DATA_A_PM_DATA_2_PRG">BNX_PCI_PM_DATA_A_PM_DATA_2_PRG</dfn>		 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_A_PM_DATA_3_PRG" data-ref="_M/BNX_PCI_PM_DATA_A_PM_DATA_3_PRG">BNX_PCI_PM_DATA_A_PM_DATA_3_PRG</dfn>		 (0xffL&lt;&lt;24)</u></td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_B" data-ref="_M/BNX_PCI_PM_DATA_B">BNX_PCI_PM_DATA_B</dfn>			0x00000414</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_B_PM_DATA_4_PRG" data-ref="_M/BNX_PCI_PM_DATA_B_PM_DATA_4_PRG">BNX_PCI_PM_DATA_B_PM_DATA_4_PRG</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_B_PM_DATA_5_PRG" data-ref="_M/BNX_PCI_PM_DATA_B_PM_DATA_5_PRG">BNX_PCI_PM_DATA_B_PM_DATA_5_PRG</dfn>		 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_B_PM_DATA_6_PRG" data-ref="_M/BNX_PCI_PM_DATA_B_PM_DATA_6_PRG">BNX_PCI_PM_DATA_B_PM_DATA_6_PRG</dfn>		 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PM_DATA_B_PM_DATA_7_PRG" data-ref="_M/BNX_PCI_PM_DATA_B_PM_DATA_7_PRG">BNX_PCI_PM_DATA_B_PM_DATA_7_PRG</dfn>		 (0xffL&lt;&lt;24)</u></td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_SWAP_DIAG0" data-ref="_M/BNX_PCI_SWAP_DIAG0">BNX_PCI_SWAP_DIAG0</dfn>			0x00000418</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_SWAP_DIAG1" data-ref="_M/BNX_PCI_SWAP_DIAG1">BNX_PCI_SWAP_DIAG1</dfn>			0x0000041c</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_EXP_ROM_ADDR" data-ref="_M/BNX_PCI_EXP_ROM_ADDR">BNX_PCI_EXP_ROM_ADDR</dfn>			0x00000420</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_EXP_ROM_ADDR_ADDRESS" data-ref="_M/BNX_PCI_EXP_ROM_ADDR_ADDRESS">BNX_PCI_EXP_ROM_ADDR_ADDRESS</dfn>		 (0x3fffffL&lt;&lt;2)</u></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_EXP_ROM_ADDR_REQ" data-ref="_M/BNX_PCI_EXP_ROM_ADDR_REQ">BNX_PCI_EXP_ROM_ADDR_REQ</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_EXP_ROM_DATA" data-ref="_M/BNX_PCI_EXP_ROM_DATA">BNX_PCI_EXP_ROM_DATA</dfn>			0x00000424</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_VPD_INTF" data-ref="_M/BNX_PCI_VPD_INTF">BNX_PCI_VPD_INTF</dfn>			0x00000428</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_VPD_INTF_INTF_REQ" data-ref="_M/BNX_PCI_VPD_INTF_INTF_REQ">BNX_PCI_VPD_INTF_INTF_REQ</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_VPD_ADDR_FLAG" data-ref="_M/BNX_PCI_VPD_ADDR_FLAG">BNX_PCI_VPD_ADDR_FLAG</dfn>			0x0000042c</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_VPD_ADDR_FLAG_ADDRESS" data-ref="_M/BNX_PCI_VPD_ADDR_FLAG_ADDRESS">BNX_PCI_VPD_ADDR_FLAG_ADDRESS</dfn>		 (0x1fff&lt;&lt;2)</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_VPD_ADDR_FLAG_WR" data-ref="_M/BNX_PCI_VPD_ADDR_FLAG_WR">BNX_PCI_VPD_ADDR_FLAG_WR</dfn>		 (1&lt;&lt;15)</u></td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_VPD_DATA" data-ref="_M/BNX_PCI_VPD_DATA">BNX_PCI_VPD_DATA</dfn>			0x00000430</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL1" data-ref="_M/BNX_PCI_ID_VAL1">BNX_PCI_ID_VAL1</dfn>				0x00000434</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL1_DEVICE_ID" data-ref="_M/BNX_PCI_ID_VAL1_DEVICE_ID">BNX_PCI_ID_VAL1_DEVICE_ID</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL1_VENDOR_ID" data-ref="_M/BNX_PCI_ID_VAL1_VENDOR_ID">BNX_PCI_ID_VAL1_VENDOR_ID</dfn>		 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="1234">1234</th><td></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL2" data-ref="_M/BNX_PCI_ID_VAL2">BNX_PCI_ID_VAL2</dfn>				0x00000438</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID" data-ref="_M/BNX_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID">BNX_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID</dfn>	 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL2_SUBSYSTEM_ID" data-ref="_M/BNX_PCI_ID_VAL2_SUBSYSTEM_ID">BNX_PCI_ID_VAL2_SUBSYSTEM_ID</dfn>		 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL3" data-ref="_M/BNX_PCI_ID_VAL3">BNX_PCI_ID_VAL3</dfn>				0x0000043c</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL3_CLASS_CODE" data-ref="_M/BNX_PCI_ID_VAL3_CLASS_CODE">BNX_PCI_ID_VAL3_CLASS_CODE</dfn>		 (0xffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL3_REVISION_ID" data-ref="_M/BNX_PCI_ID_VAL3_REVISION_ID">BNX_PCI_ID_VAL3_REVISION_ID</dfn>		 (0xffL&lt;&lt;24)</u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4" data-ref="_M/BNX_PCI_ID_VAL4">BNX_PCI_ID_VAL4</dfn>				0x00000440</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA">BNX_PCI_ID_VAL4_CAP_ENA</dfn>			 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_0" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_0">BNX_PCI_ID_VAL4_CAP_ENA_0</dfn>		 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_1" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_1">BNX_PCI_ID_VAL4_CAP_ENA_1</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_2" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_2">BNX_PCI_ID_VAL4_CAP_ENA_2</dfn>		 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_3" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_3">BNX_PCI_ID_VAL4_CAP_ENA_3</dfn>		 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_4" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_4">BNX_PCI_ID_VAL4_CAP_ENA_4</dfn>		 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_5" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_5">BNX_PCI_ID_VAL4_CAP_ENA_5</dfn>		 (5L&lt;&lt;0)</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_6" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_6">BNX_PCI_ID_VAL4_CAP_ENA_6</dfn>		 (6L&lt;&lt;0)</u></td></tr>
<tr><th id="1252">1252</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_7" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_7">BNX_PCI_ID_VAL4_CAP_ENA_7</dfn>		 (7L&lt;&lt;0)</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_8" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_8">BNX_PCI_ID_VAL4_CAP_ENA_8</dfn>		 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_9" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_9">BNX_PCI_ID_VAL4_CAP_ENA_9</dfn>		 (9L&lt;&lt;0)</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_10" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_10">BNX_PCI_ID_VAL4_CAP_ENA_10</dfn>		 (10L&lt;&lt;0)</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_11" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_11">BNX_PCI_ID_VAL4_CAP_ENA_11</dfn>		 (11L&lt;&lt;0)</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_12" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_12">BNX_PCI_ID_VAL4_CAP_ENA_12</dfn>		 (12L&lt;&lt;0)</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_13" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_13">BNX_PCI_ID_VAL4_CAP_ENA_13</dfn>		 (13L&lt;&lt;0)</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_14" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_14">BNX_PCI_ID_VAL4_CAP_ENA_14</dfn>		 (14L&lt;&lt;0)</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_CAP_ENA_15" data-ref="_M/BNX_PCI_ID_VAL4_CAP_ENA_15">BNX_PCI_ID_VAL4_CAP_ENA_15</dfn>		 (15L&lt;&lt;0)</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG" data-ref="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG">BNX_PCI_ID_VAL4_PM_SCALE_PRG</dfn>		 (0x3L&lt;&lt;6)</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG_0" data-ref="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG_0">BNX_PCI_ID_VAL4_PM_SCALE_PRG_0</dfn>		 (0L&lt;&lt;6)</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG_1" data-ref="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG_1">BNX_PCI_ID_VAL4_PM_SCALE_PRG_1</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG_2" data-ref="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG_2">BNX_PCI_ID_VAL4_PM_SCALE_PRG_2</dfn>		 (2L&lt;&lt;6)</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG_3" data-ref="_M/BNX_PCI_ID_VAL4_PM_SCALE_PRG_3">BNX_PCI_ID_VAL4_PM_SCALE_PRG_3</dfn>		 (3L&lt;&lt;6)</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_MSI_LIMIT" data-ref="_M/BNX_PCI_ID_VAL4_MSI_LIMIT">BNX_PCI_ID_VAL4_MSI_LIMIT</dfn>		 (0x7L&lt;&lt;9)</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_MSI_ADVERTIZE" data-ref="_M/BNX_PCI_ID_VAL4_MSI_ADVERTIZE">BNX_PCI_ID_VAL4_MSI_ADVERTIZE</dfn>		 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_MSI_ENABLE" data-ref="_M/BNX_PCI_ID_VAL4_MSI_ENABLE">BNX_PCI_ID_VAL4_MSI_ENABLE</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_MAX_64_ADVERTIZE" data-ref="_M/BNX_PCI_ID_VAL4_MAX_64_ADVERTIZE">BNX_PCI_ID_VAL4_MAX_64_ADVERTIZE</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_MAX_133_ADVERTIZE" data-ref="_M/BNX_PCI_ID_VAL4_MAX_133_ADVERTIZE">BNX_PCI_ID_VAL4_MAX_133_ADVERTIZE</dfn>	 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_MAX_MEM_READ_SIZE" data-ref="_M/BNX_PCI_ID_VAL4_MAX_MEM_READ_SIZE">BNX_PCI_ID_VAL4_MAX_MEM_READ_SIZE</dfn>	 (0x3L&lt;&lt;21)</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_MAX_SPLIT_SIZE" data-ref="_M/BNX_PCI_ID_VAL4_MAX_SPLIT_SIZE">BNX_PCI_ID_VAL4_MAX_SPLIT_SIZE</dfn>		 (0x7L&lt;&lt;23)</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE" data-ref="_M/BNX_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE">BNX_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE</dfn>	 (0x7L&lt;&lt;26)</u></td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL5" data-ref="_M/BNX_PCI_ID_VAL5">BNX_PCI_ID_VAL5</dfn>				0x00000444</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL5_D1_SUPPORT" data-ref="_M/BNX_PCI_ID_VAL5_D1_SUPPORT">BNX_PCI_ID_VAL5_D1_SUPPORT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL5_D2_SUPPORT" data-ref="_M/BNX_PCI_ID_VAL5_D2_SUPPORT">BNX_PCI_ID_VAL5_D2_SUPPORT</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL5_PME_IN_D0" data-ref="_M/BNX_PCI_ID_VAL5_PME_IN_D0">BNX_PCI_ID_VAL5_PME_IN_D0</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL5_PME_IN_D1" data-ref="_M/BNX_PCI_ID_VAL5_PME_IN_D1">BNX_PCI_ID_VAL5_PME_IN_D1</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL5_PME_IN_D2" data-ref="_M/BNX_PCI_ID_VAL5_PME_IN_D2">BNX_PCI_ID_VAL5_PME_IN_D2</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1281">1281</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL5_PME_IN_D3_HOT" data-ref="_M/BNX_PCI_ID_VAL5_PME_IN_D3_HOT">BNX_PCI_ID_VAL5_PME_IN_D3_HOT</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PCIX_EXTENDED_STATUS" data-ref="_M/BNX_PCI_PCIX_EXTENDED_STATUS">BNX_PCI_PCIX_EXTENDED_STATUS</dfn>			0x00000448</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP" data-ref="_M/BNX_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP">BNX_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PCIX_EXTENDED_STATUS_LONG_BURST" data-ref="_M/BNX_PCI_PCIX_EXTENDED_STATUS_LONG_BURST">BNX_PCI_PCIX_EXTENDED_STATUS_LONG_BURST</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS" data-ref="_M/BNX_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS">BNX_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS</dfn>	 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX" data-ref="_M/BNX_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX">BNX_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX</dfn>	 (0xffL&lt;&lt;24)</u></td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL6" data-ref="_M/BNX_PCI_ID_VAL6">BNX_PCI_ID_VAL6</dfn>				0x0000044c</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL6_MAX_LAT" data-ref="_M/BNX_PCI_ID_VAL6_MAX_LAT">BNX_PCI_ID_VAL6_MAX_LAT</dfn>			 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL6_MIN_GNT" data-ref="_M/BNX_PCI_ID_VAL6_MIN_GNT">BNX_PCI_ID_VAL6_MIN_GNT</dfn>			 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_ID_VAL6_BIST" data-ref="_M/BNX_PCI_ID_VAL6_BIST">BNX_PCI_ID_VAL6_BIST</dfn>			 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_MSI_DATA" data-ref="_M/BNX_PCI_MSI_DATA">BNX_PCI_MSI_DATA</dfn>			0x00000450</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_MSI_DATA_PCI_MSI_DATA" data-ref="_M/BNX_PCI_MSI_DATA_PCI_MSI_DATA">BNX_PCI_MSI_DATA_PCI_MSI_DATA</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_MSI_ADDR_H" data-ref="_M/BNX_PCI_MSI_ADDR_H">BNX_PCI_MSI_ADDR_H</dfn>			0x00000454</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/BNX_PCI_MSI_ADDR_L" data-ref="_M/BNX_PCI_MSI_ADDR_L">BNX_PCI_MSI_ADDR_L</dfn>			0x00000458</u></td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td><i>/*</i></td></tr>
<tr><th id="1301">1301</th><td><i> *  misc_reg definition</i></td></tr>
<tr><th id="1302">1302</th><td><i> *  offset: 0x800</i></td></tr>
<tr><th id="1303">1303</th><td><i> */</i></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND" data-ref="_M/BNX_MISC_COMMAND">BNX_MISC_COMMAND</dfn>			0x00000800</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_ENABLE_ALL" data-ref="_M/BNX_MISC_COMMAND_ENABLE_ALL">BNX_MISC_COMMAND_ENABLE_ALL</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_DISABLE_ALL" data-ref="_M/BNX_MISC_COMMAND_DISABLE_ALL">BNX_MISC_COMMAND_DISABLE_ALL</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_SW_RESET" data-ref="_M/BNX_MISC_COMMAND_SW_RESET">BNX_MISC_COMMAND_SW_RESET</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_POR_RESET" data-ref="_M/BNX_MISC_COMMAND_POR_RESET">BNX_MISC_COMMAND_POR_RESET</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_HD_RESET" data-ref="_M/BNX_MISC_COMMAND_HD_RESET">BNX_MISC_COMMAND_HD_RESET</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_CMN_SW_RESET" data-ref="_M/BNX_MISC_COMMAND_CMN_SW_RESET">BNX_MISC_COMMAND_CMN_SW_RESET</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_PAR_ERROR" data-ref="_M/BNX_MISC_COMMAND_PAR_ERROR">BNX_MISC_COMMAND_PAR_ERROR</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_CS16_ERR" data-ref="_M/BNX_MISC_COMMAND_CS16_ERR">BNX_MISC_COMMAND_CS16_ERR</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_CS16_ERR_LOC" data-ref="_M/BNX_MISC_COMMAND_CS16_ERR_LOC">BNX_MISC_COMMAND_CS16_ERR_LOC</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_PAR_ERR_RAM" data-ref="_M/BNX_MISC_COMMAND_PAR_ERR_RAM">BNX_MISC_COMMAND_PAR_ERR_RAM</dfn>		 (0x7fL&lt;&lt;16)</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_POWERDOWN_EVENT" data-ref="_M/BNX_MISC_COMMAND_POWERDOWN_EVENT">BNX_MISC_COMMAND_POWERDOWN_EVENT</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_SW_SHUTDOWN" data-ref="_M/BNX_MISC_COMMAND_SW_SHUTDOWN">BNX_MISC_COMMAND_SW_SHUTDOWN</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_SHUTDOWN_EN" data-ref="_M/BNX_MISC_COMMAND_SHUTDOWN_EN">BNX_MISC_COMMAND_SHUTDOWN_EN</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_DINTEG_ATTN_EN" data-ref="_M/BNX_MISC_COMMAND_DINTEG_ATTN_EN">BNX_MISC_COMMAND_DINTEG_ATTN_EN</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_PCIE_LINK_IN_L23" data-ref="_M/BNX_MISC_COMMAND_PCIE_LINK_IN_L23">BNX_MISC_COMMAND_PCIE_LINK_IN_L23</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_COMMAND_PCIE_DIS" data-ref="_M/BNX_MISC_COMMAND_PCIE_DIS">BNX_MISC_COMMAND_PCIE_DIS</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG" data-ref="_M/BNX_MISC_CFG">BNX_MISC_CFG</dfn>				0x00000804</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_PCI_GRC_TMOUT" data-ref="_M/BNX_MISC_CFG_PCI_GRC_TMOUT">BNX_MISC_CFG_PCI_GRC_TMOUT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_NVM_WR_EN" data-ref="_M/BNX_MISC_CFG_NVM_WR_EN">BNX_MISC_CFG_NVM_WR_EN</dfn>			 (0x3L&lt;&lt;1)</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_NVM_WR_EN_PROTECT" data-ref="_M/BNX_MISC_CFG_NVM_WR_EN_PROTECT">BNX_MISC_CFG_NVM_WR_EN_PROTECT</dfn>		 (0L&lt;&lt;1)</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_NVM_WR_EN_PCI" data-ref="_M/BNX_MISC_CFG_NVM_WR_EN_PCI">BNX_MISC_CFG_NVM_WR_EN_PCI</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_NVM_WR_EN_ALLOW" data-ref="_M/BNX_MISC_CFG_NVM_WR_EN_ALLOW">BNX_MISC_CFG_NVM_WR_EN_ALLOW</dfn>		 (2L&lt;&lt;1)</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_NVM_WR_EN_ALLOW2" data-ref="_M/BNX_MISC_CFG_NVM_WR_EN_ALLOW2">BNX_MISC_CFG_NVM_WR_EN_ALLOW2</dfn>		 (3L&lt;&lt;1)</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_BIST_EN" data-ref="_M/BNX_MISC_CFG_BIST_EN">BNX_MISC_CFG_BIST_EN</dfn>			 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_CK25_OUT_ALT_SRC" data-ref="_M/BNX_MISC_CFG_CK25_OUT_ALT_SRC">BNX_MISC_CFG_CK25_OUT_ALT_SRC</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_BYPASS_BSCAN" data-ref="_M/BNX_MISC_CFG_BYPASS_BSCAN">BNX_MISC_CFG_BYPASS_BSCAN</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_BYPASS_EJTAG" data-ref="_M/BNX_MISC_CFG_BYPASS_EJTAG">BNX_MISC_CFG_BYPASS_EJTAG</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_CLK_CTL_OVERRIDE" data-ref="_M/BNX_MISC_CFG_CLK_CTL_OVERRIDE">BNX_MISC_CFG_CLK_CTL_OVERRIDE</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_LEDMODE" data-ref="_M/BNX_MISC_CFG_LEDMODE">BNX_MISC_CFG_LEDMODE</dfn>			 (0x3L&lt;&lt;8)</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_LEDMODE_MAC" data-ref="_M/BNX_MISC_CFG_LEDMODE_MAC">BNX_MISC_CFG_LEDMODE_MAC</dfn>		 (0L&lt;&lt;8)</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_LEDMODE_GPHY1" data-ref="_M/BNX_MISC_CFG_LEDMODE_GPHY1">BNX_MISC_CFG_LEDMODE_GPHY1</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CFG_LEDMODE_GPHY2" data-ref="_M/BNX_MISC_CFG_LEDMODE_GPHY2">BNX_MISC_CFG_LEDMODE_GPHY2</dfn>		 (2L&lt;&lt;8)</u></td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ID" data-ref="_M/BNX_MISC_ID">BNX_MISC_ID</dfn>				0x00000808</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ID_BOND_ID" data-ref="_M/BNX_MISC_ID_BOND_ID">BNX_MISC_ID_BOND_ID</dfn>			 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ID_CHIP_METAL" data-ref="_M/BNX_MISC_ID_CHIP_METAL">BNX_MISC_ID_CHIP_METAL</dfn>			 (0xffL&lt;&lt;4)</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ID_CHIP_REV" data-ref="_M/BNX_MISC_ID_CHIP_REV">BNX_MISC_ID_CHIP_REV</dfn>			 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ID_CHIP_NUM" data-ref="_M/BNX_MISC_ID_CHIP_NUM">BNX_MISC_ID_CHIP_NUM</dfn>			 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS">BNX_MISC_ENABLE_STATUS_BITS</dfn>			0x0000080c</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE</dfn> (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE</dfn>	 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE</dfn> (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE</dfn> (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE</dfn>	 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE</dfn> (1L&lt;&lt;22)</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE</dfn> (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1371">1371</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE</dfn>	 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE</dfn>	 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_STATUS_BITS_UMP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_STATUS_BITS_UMP_ENABLE">BNX_MISC_ENABLE_STATUS_BITS_UMP_ENABLE</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS" data-ref="_M/BNX_MISC_ENABLE_SET_BITS">BNX_MISC_ENABLE_SET_BITS</dfn>			0x00000810</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE">BNX_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_EMAC_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_EMAC_ENABLE">BNX_MISC_ENABLE_SET_BITS_EMAC_ENABLE</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE">BNX_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE">BNX_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE">BNX_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE">BNX_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE">BNX_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE">BNX_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE">BNX_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE">BNX_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE">BNX_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE">BNX_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE</dfn>	 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE">BNX_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE</dfn>	 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE">BNX_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE</dfn>		 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE">BNX_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE</dfn>	 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE">BNX_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE">BNX_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_TIMER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_TIMER_ENABLE">BNX_MISC_ENABLE_SET_BITS_TIMER_ENABLE</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE">BNX_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE</dfn>	 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_SET_BITS_UMP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_SET_BITS_UMP_ENABLE">BNX_MISC_ENABLE_SET_BITS_UMP_ENABLE</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_DEFAULT" data-ref="_M/BNX_MISC_ENABLE_DEFAULT">BNX_MISC_ENABLE_DEFAULT</dfn>				0x05ffffff</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_DEFAULT_XI" data-ref="_M/BNX_MISC_ENABLE_DEFAULT_XI">BNX_MISC_ENABLE_DEFAULT_XI</dfn>			0x17ffffff</u></td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS">BNX_MISC_ENABLE_CLR_BITS</dfn>			0x00000814</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_EMAC_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_EMAC_ENABLE">BNX_MISC_ENABLE_CLR_BITS_EMAC_ENABLE</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE">BNX_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE">BNX_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE">BNX_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE">BNX_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE">BNX_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE">BNX_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE">BNX_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE">BNX_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE">BNX_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE">BNX_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE</dfn>	 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE">BNX_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE</dfn>	 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE">BNX_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE</dfn>		 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE">BNX_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE</dfn>	 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE">BNX_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE">BNX_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_TIMER_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_TIMER_ENABLE">BNX_MISC_ENABLE_CLR_BITS_TIMER_ENABLE</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE">BNX_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE</dfn>	 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ENABLE_CLR_BITS_UMP_ENABLE" data-ref="_M/BNX_MISC_ENABLE_CLR_BITS_UMP_ENABLE">BNX_MISC_ENABLE_CLR_BITS_UMP_ENABLE</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS">BNX_MISC_CLOCK_CONTROL_BITS</dfn>				0x00000818</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1440">1440</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ</dfn>	 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ</dfn>	 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ</dfn>	 (5L&lt;&lt;0)</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ</dfn>	 (6L&lt;&lt;0)</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ</dfn>	 (7L&lt;&lt;0)</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW">BNX_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC</dfn>		 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF</dfn>	 (0L&lt;&lt;8)</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6</dfn>		 (2L&lt;&lt;8)</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62</dfn>		 (4L&lt;&lt;8)</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PLAY_DEAD" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PLAY_DEAD">BNX_MISC_CLOCK_CONTROL_BITS_PLAY_DEAD</dfn>			 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100</dfn>	 (0L&lt;&lt;12)</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1460">1460</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50</dfn>	 (2L&lt;&lt;12)</u></td></tr>
<tr><th id="1461">1461</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40</dfn>	 (4L&lt;&lt;12)</u></td></tr>
<tr><th id="1462">1462</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25</dfn>	 (8L&lt;&lt;12)</u></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP">BNX_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_PLL_STOP" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_PCI_PLL_STOP">BNX_MISC_CLOCK_CONTROL_BITS_PCI_PLL_STOP</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_RESERVED_18" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_RESERVED_18">BNX_MISC_CLOCK_CONTROL_BITS_RESERVED_18</dfn>			 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_USE_SPD_DET" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_USE_SPD_DET">BNX_MISC_CLOCK_CONTROL_BITS_USE_SPD_DET</dfn>			 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CLOCK_CONTROL_BITS_RESERVED" data-ref="_M/BNX_MISC_CLOCK_CONTROL_BITS_RESERVED">BNX_MISC_CLOCK_CONTROL_BITS_RESERVED</dfn>			 (0xfffL&lt;&lt;20)</u></td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO" data-ref="_M/BNX_MISC_GPIO">BNX_MISC_GPIO</dfn>					0x0000081c</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_VALUE" data-ref="_M/BNX_MISC_GPIO_VALUE">BNX_MISC_GPIO_VALUE</dfn>				 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_SET" data-ref="_M/BNX_MISC_GPIO_SET">BNX_MISC_GPIO_SET</dfn>				 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_CLR" data-ref="_M/BNX_MISC_GPIO_CLR">BNX_MISC_GPIO_CLR</dfn>				 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_FLOAT" data-ref="_M/BNX_MISC_GPIO_FLOAT">BNX_MISC_GPIO_FLOAT</dfn>				 (0xffL&lt;&lt;24)</u></td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_INT" data-ref="_M/BNX_MISC_GPIO_INT">BNX_MISC_GPIO_INT</dfn>				0x00000820</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_INT_INT_STATE" data-ref="_M/BNX_MISC_GPIO_INT_INT_STATE">BNX_MISC_GPIO_INT_INT_STATE</dfn>			 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_INT_OLD_VALUE" data-ref="_M/BNX_MISC_GPIO_INT_OLD_VALUE">BNX_MISC_GPIO_INT_OLD_VALUE</dfn>			 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_INT_OLD_SET" data-ref="_M/BNX_MISC_GPIO_INT_OLD_SET">BNX_MISC_GPIO_INT_OLD_SET</dfn>			 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_GPIO_INT_OLD_CLR" data-ref="_M/BNX_MISC_GPIO_INT_OLD_CLR">BNX_MISC_GPIO_INT_OLD_CLR</dfn>			 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CONFIG_LFSR" data-ref="_M/BNX_MISC_CONFIG_LFSR">BNX_MISC_CONFIG_LFSR</dfn>				0x00000824</u></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_CONFIG_LFSR_DIV" data-ref="_M/BNX_MISC_CONFIG_LFSR_DIV">BNX_MISC_CONFIG_LFSR_DIV</dfn>			 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1483">1483</th><td></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS" data-ref="_M/BNX_MISC_LFSR_MASK_BITS">BNX_MISC_LFSR_MASK_BITS</dfn>				0x00000828</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE">BNX_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_EMAC_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_EMAC_ENABLE">BNX_MISC_LFSR_MASK_BITS_EMAC_ENABLE</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE">BNX_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE">BNX_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE</dfn> (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE">BNX_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE">BNX_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE">BNX_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE">BNX_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE">BNX_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE">BNX_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE">BNX_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE">BNX_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE</dfn>	 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE">BNX_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE</dfn>	 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE">BNX_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE</dfn>		 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE">BNX_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE</dfn>	 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE">BNX_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE">BNX_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_TIMER_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_TIMER_ENABLE">BNX_MISC_LFSR_MASK_BITS_TIMER_ENABLE</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE">BNX_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE</dfn>	 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_LFSR_MASK_BITS_UMP_ENABLE" data-ref="_M/BNX_MISC_LFSR_MASK_BITS_UMP_ENABLE">BNX_MISC_LFSR_MASK_BITS_UMP_ENABLE</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ0" data-ref="_M/BNX_MISC_ARB_REQ0">BNX_MISC_ARB_REQ0</dfn>			0x0000082c</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ1" data-ref="_M/BNX_MISC_ARB_REQ1">BNX_MISC_ARB_REQ1</dfn>			0x00000830</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ2" data-ref="_M/BNX_MISC_ARB_REQ2">BNX_MISC_ARB_REQ2</dfn>			0x00000834</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ3" data-ref="_M/BNX_MISC_ARB_REQ3">BNX_MISC_ARB_REQ3</dfn>			0x00000838</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ4" data-ref="_M/BNX_MISC_ARB_REQ4">BNX_MISC_ARB_REQ4</dfn>			0x0000083c</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_FREE0" data-ref="_M/BNX_MISC_ARB_FREE0">BNX_MISC_ARB_FREE0</dfn>			0x00000840</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_FREE1" data-ref="_M/BNX_MISC_ARB_FREE1">BNX_MISC_ARB_FREE1</dfn>			0x00000844</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_FREE2" data-ref="_M/BNX_MISC_ARB_FREE2">BNX_MISC_ARB_FREE2</dfn>			0x00000848</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_FREE3" data-ref="_M/BNX_MISC_ARB_FREE3">BNX_MISC_ARB_FREE3</dfn>			0x0000084c</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_FREE4" data-ref="_M/BNX_MISC_ARB_FREE4">BNX_MISC_ARB_FREE4</dfn>			0x00000850</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ_STATUS0" data-ref="_M/BNX_MISC_ARB_REQ_STATUS0">BNX_MISC_ARB_REQ_STATUS0</dfn>		0x00000854</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ_STATUS1" data-ref="_M/BNX_MISC_ARB_REQ_STATUS1">BNX_MISC_ARB_REQ_STATUS1</dfn>		0x00000858</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ_STATUS2" data-ref="_M/BNX_MISC_ARB_REQ_STATUS2">BNX_MISC_ARB_REQ_STATUS2</dfn>		0x0000085c</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ_STATUS3" data-ref="_M/BNX_MISC_ARB_REQ_STATUS3">BNX_MISC_ARB_REQ_STATUS3</dfn>		0x00000860</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_REQ_STATUS4" data-ref="_M/BNX_MISC_ARB_REQ_STATUS4">BNX_MISC_ARB_REQ_STATUS4</dfn>		0x00000864</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0" data-ref="_M/BNX_MISC_ARB_GNT0">BNX_MISC_ARB_GNT0</dfn>			0x00000868</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0_0" data-ref="_M/BNX_MISC_ARB_GNT0_0">BNX_MISC_ARB_GNT0_0</dfn>			 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0_1" data-ref="_M/BNX_MISC_ARB_GNT0_1">BNX_MISC_ARB_GNT0_1</dfn>			 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0_2" data-ref="_M/BNX_MISC_ARB_GNT0_2">BNX_MISC_ARB_GNT0_2</dfn>			 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0_3" data-ref="_M/BNX_MISC_ARB_GNT0_3">BNX_MISC_ARB_GNT0_3</dfn>			 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0_4" data-ref="_M/BNX_MISC_ARB_GNT0_4">BNX_MISC_ARB_GNT0_4</dfn>			 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0_5" data-ref="_M/BNX_MISC_ARB_GNT0_5">BNX_MISC_ARB_GNT0_5</dfn>			 (0x7L&lt;&lt;20)</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0_6" data-ref="_M/BNX_MISC_ARB_GNT0_6">BNX_MISC_ARB_GNT0_6</dfn>			 (0x7L&lt;&lt;24)</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT0_7" data-ref="_M/BNX_MISC_ARB_GNT0_7">BNX_MISC_ARB_GNT0_7</dfn>			 (0x7L&lt;&lt;28)</u></td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1" data-ref="_M/BNX_MISC_ARB_GNT1">BNX_MISC_ARB_GNT1</dfn>			0x0000086c</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1_8" data-ref="_M/BNX_MISC_ARB_GNT1_8">BNX_MISC_ARB_GNT1_8</dfn>			 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1_9" data-ref="_M/BNX_MISC_ARB_GNT1_9">BNX_MISC_ARB_GNT1_9</dfn>			 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1_10" data-ref="_M/BNX_MISC_ARB_GNT1_10">BNX_MISC_ARB_GNT1_10</dfn>			 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1_11" data-ref="_M/BNX_MISC_ARB_GNT1_11">BNX_MISC_ARB_GNT1_11</dfn>			 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1_12" data-ref="_M/BNX_MISC_ARB_GNT1_12">BNX_MISC_ARB_GNT1_12</dfn>			 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1_13" data-ref="_M/BNX_MISC_ARB_GNT1_13">BNX_MISC_ARB_GNT1_13</dfn>			 (0x7L&lt;&lt;20)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1_14" data-ref="_M/BNX_MISC_ARB_GNT1_14">BNX_MISC_ARB_GNT1_14</dfn>			 (0x7L&lt;&lt;24)</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT1_15" data-ref="_M/BNX_MISC_ARB_GNT1_15">BNX_MISC_ARB_GNT1_15</dfn>			 (0x7L&lt;&lt;28)</u></td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2" data-ref="_M/BNX_MISC_ARB_GNT2">BNX_MISC_ARB_GNT2</dfn>			0x00000870</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2_16" data-ref="_M/BNX_MISC_ARB_GNT2_16">BNX_MISC_ARB_GNT2_16</dfn>			 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2_17" data-ref="_M/BNX_MISC_ARB_GNT2_17">BNX_MISC_ARB_GNT2_17</dfn>			 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2_18" data-ref="_M/BNX_MISC_ARB_GNT2_18">BNX_MISC_ARB_GNT2_18</dfn>			 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2_19" data-ref="_M/BNX_MISC_ARB_GNT2_19">BNX_MISC_ARB_GNT2_19</dfn>			 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2_20" data-ref="_M/BNX_MISC_ARB_GNT2_20">BNX_MISC_ARB_GNT2_20</dfn>			 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2_21" data-ref="_M/BNX_MISC_ARB_GNT2_21">BNX_MISC_ARB_GNT2_21</dfn>			 (0x7L&lt;&lt;20)</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2_22" data-ref="_M/BNX_MISC_ARB_GNT2_22">BNX_MISC_ARB_GNT2_22</dfn>			 (0x7L&lt;&lt;24)</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT2_23" data-ref="_M/BNX_MISC_ARB_GNT2_23">BNX_MISC_ARB_GNT2_23</dfn>			 (0x7L&lt;&lt;28)</u></td></tr>
<tr><th id="1558">1558</th><td></td></tr>
<tr><th id="1559">1559</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3" data-ref="_M/BNX_MISC_ARB_GNT3">BNX_MISC_ARB_GNT3</dfn>			0x00000874</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3_24" data-ref="_M/BNX_MISC_ARB_GNT3_24">BNX_MISC_ARB_GNT3_24</dfn>			 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3_25" data-ref="_M/BNX_MISC_ARB_GNT3_25">BNX_MISC_ARB_GNT3_25</dfn>			 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3_26" data-ref="_M/BNX_MISC_ARB_GNT3_26">BNX_MISC_ARB_GNT3_26</dfn>			 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3_27" data-ref="_M/BNX_MISC_ARB_GNT3_27">BNX_MISC_ARB_GNT3_27</dfn>			 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3_28" data-ref="_M/BNX_MISC_ARB_GNT3_28">BNX_MISC_ARB_GNT3_28</dfn>			 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3_29" data-ref="_M/BNX_MISC_ARB_GNT3_29">BNX_MISC_ARB_GNT3_29</dfn>			 (0x7L&lt;&lt;20)</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3_30" data-ref="_M/BNX_MISC_ARB_GNT3_30">BNX_MISC_ARB_GNT3_30</dfn>			 (0x7L&lt;&lt;24)</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_ARB_GNT3_31" data-ref="_M/BNX_MISC_ARB_GNT3_31">BNX_MISC_ARB_GNT3_31</dfn>			 (0x7L&lt;&lt;28)</u></td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL" data-ref="_M/BNX_MISC_PRBS_CONTROL">BNX_MISC_PRBS_CONTROL</dfn>			0x00000878</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_EN" data-ref="_M/BNX_MISC_PRBS_CONTROL_EN">BNX_MISC_PRBS_CONTROL_EN</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_RSTB" data-ref="_M/BNX_MISC_PRBS_CONTROL_RSTB">BNX_MISC_PRBS_CONTROL_RSTB</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_INV" data-ref="_M/BNX_MISC_PRBS_CONTROL_INV">BNX_MISC_PRBS_CONTROL_INV</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_ERR_CLR" data-ref="_M/BNX_MISC_PRBS_CONTROL_ERR_CLR">BNX_MISC_PRBS_CONTROL_ERR_CLR</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_ORDER" data-ref="_M/BNX_MISC_PRBS_CONTROL_ORDER">BNX_MISC_PRBS_CONTROL_ORDER</dfn>		 (0x3L&lt;&lt;4)</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_ORDER_7TH" data-ref="_M/BNX_MISC_PRBS_CONTROL_ORDER_7TH">BNX_MISC_PRBS_CONTROL_ORDER_7TH</dfn>		 (0L&lt;&lt;4)</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_ORDER_15TH" data-ref="_M/BNX_MISC_PRBS_CONTROL_ORDER_15TH">BNX_MISC_PRBS_CONTROL_ORDER_15TH</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_ORDER_23RD" data-ref="_M/BNX_MISC_PRBS_CONTROL_ORDER_23RD">BNX_MISC_PRBS_CONTROL_ORDER_23RD</dfn>	 (2L&lt;&lt;4)</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_CONTROL_ORDER_31ST" data-ref="_M/BNX_MISC_PRBS_CONTROL_ORDER_31ST">BNX_MISC_PRBS_CONTROL_ORDER_31ST</dfn>	 (3L&lt;&lt;4)</u></td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_STATUS" data-ref="_M/BNX_MISC_PRBS_STATUS">BNX_MISC_PRBS_STATUS</dfn>			0x0000087c</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_STATUS_LOCK" data-ref="_M/BNX_MISC_PRBS_STATUS_LOCK">BNX_MISC_PRBS_STATUS_LOCK</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_STATUS_STKY" data-ref="_M/BNX_MISC_PRBS_STATUS_STKY">BNX_MISC_PRBS_STATUS_STKY</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_STATUS_ERRORS" data-ref="_M/BNX_MISC_PRBS_STATUS_ERRORS">BNX_MISC_PRBS_STATUS_ERRORS</dfn>		 (0x3fffL&lt;&lt;2)</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PRBS_STATUS_STATE" data-ref="_M/BNX_MISC_PRBS_STATUS_STATE">BNX_MISC_PRBS_STATUS_STATE</dfn>		 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL" data-ref="_M/BNX_MISC_SM_ASF_CONTROL">BNX_MISC_SM_ASF_CONTROL</dfn>				0x00000880</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_ASF_RST" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_ASF_RST">BNX_MISC_SM_ASF_CONTROL_ASF_RST</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_TSC_EN" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_TSC_EN">BNX_MISC_SM_ASF_CONTROL_TSC_EN</dfn>			 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_WG_TO" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_WG_TO">BNX_MISC_SM_ASF_CONTROL_WG_TO</dfn>			 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_HB_TO" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_HB_TO">BNX_MISC_SM_ASF_CONTROL_HB_TO</dfn>			 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_PA_TO" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_PA_TO">BNX_MISC_SM_ASF_CONTROL_PA_TO</dfn>			 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_PL_TO" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_PL_TO">BNX_MISC_SM_ASF_CONTROL_PL_TO</dfn>			 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_RT_TO" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_RT_TO">BNX_MISC_SM_ASF_CONTROL_RT_TO</dfn>			 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_SMB_EVENT" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_SMB_EVENT">BNX_MISC_SM_ASF_CONTROL_SMB_EVENT</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_RES" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_RES">BNX_MISC_SM_ASF_CONTROL_RES</dfn>			 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_SMB_EN" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_SMB_EN">BNX_MISC_SM_ASF_CONTROL_SMB_EN</dfn>			 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_SMB_BB_EN" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_SMB_BB_EN">BNX_MISC_SM_ASF_CONTROL_SMB_BB_EN</dfn>		 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT">BNX_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_SMB_AUTOREAD" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_SMB_AUTOREAD">BNX_MISC_SM_ASF_CONTROL_SMB_AUTOREAD</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1">BNX_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1</dfn>		 (0x3fL&lt;&lt;16)</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2">BNX_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2</dfn>		 (0x3fL&lt;&lt;24)</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0">BNX_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0</dfn>	 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN" data-ref="_M/BNX_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN">BNX_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN" data-ref="_M/BNX_MISC_SMB_IN">BNX_MISC_SMB_IN</dfn>				0x00000884</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_DAT_IN" data-ref="_M/BNX_MISC_SMB_IN_DAT_IN">BNX_MISC_SMB_IN_DAT_IN</dfn>			 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_RDY" data-ref="_M/BNX_MISC_SMB_IN_RDY">BNX_MISC_SMB_IN_RDY</dfn>			 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_DONE" data-ref="_M/BNX_MISC_SMB_IN_DONE">BNX_MISC_SMB_IN_DONE</dfn>			 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_FIRSTBYTE" data-ref="_M/BNX_MISC_SMB_IN_FIRSTBYTE">BNX_MISC_SMB_IN_FIRSTBYTE</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_STATUS" data-ref="_M/BNX_MISC_SMB_IN_STATUS">BNX_MISC_SMB_IN_STATUS</dfn>			 (0x7L&lt;&lt;11)</u></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_STATUS_OK" data-ref="_M/BNX_MISC_SMB_IN_STATUS_OK">BNX_MISC_SMB_IN_STATUS_OK</dfn>		 (0x0L&lt;&lt;11)</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_STATUS_PEC" data-ref="_M/BNX_MISC_SMB_IN_STATUS_PEC">BNX_MISC_SMB_IN_STATUS_PEC</dfn>		 (0x1L&lt;&lt;11)</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_STATUS_OFLOW" data-ref="_M/BNX_MISC_SMB_IN_STATUS_OFLOW">BNX_MISC_SMB_IN_STATUS_OFLOW</dfn>		 (0x2L&lt;&lt;11)</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_STATUS_STOP" data-ref="_M/BNX_MISC_SMB_IN_STATUS_STOP">BNX_MISC_SMB_IN_STATUS_STOP</dfn>		 (0x3L&lt;&lt;11)</u></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_IN_STATUS_TIMEOUT" data-ref="_M/BNX_MISC_SMB_IN_STATUS_TIMEOUT">BNX_MISC_SMB_IN_STATUS_TIMEOUT</dfn>		 (0x4L&lt;&lt;11)</u></td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT" data-ref="_M/BNX_MISC_SMB_OUT">BNX_MISC_SMB_OUT</dfn>				0x00000888</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_DAT_OUT" data-ref="_M/BNX_MISC_SMB_OUT_DAT_OUT">BNX_MISC_SMB_OUT_DAT_OUT</dfn>			 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_RDY" data-ref="_M/BNX_MISC_SMB_OUT_RDY">BNX_MISC_SMB_OUT_RDY</dfn>				 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_START" data-ref="_M/BNX_MISC_SMB_OUT_START">BNX_MISC_SMB_OUT_START</dfn>				 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_LAST" data-ref="_M/BNX_MISC_SMB_OUT_LAST">BNX_MISC_SMB_OUT_LAST</dfn>				 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_ACC_TYPE" data-ref="_M/BNX_MISC_SMB_OUT_ACC_TYPE">BNX_MISC_SMB_OUT_ACC_TYPE</dfn>			 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_ENB_PEC" data-ref="_M/BNX_MISC_SMB_OUT_ENB_PEC">BNX_MISC_SMB_OUT_ENB_PEC</dfn>			 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_GET_RX_LEN" data-ref="_M/BNX_MISC_SMB_OUT_GET_RX_LEN">BNX_MISC_SMB_OUT_GET_RX_LEN</dfn>			 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_READ_LEN" data-ref="_M/BNX_MISC_SMB_OUT_SMB_READ_LEN">BNX_MISC_SMB_OUT_SMB_READ_LEN</dfn>			 (0x3fL&lt;&lt;14)</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS">BNX_MISC_SMB_OUT_SMB_OUT_STATUS</dfn>			 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_OK" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_OK">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_OK</dfn>		 (0L&lt;&lt;20)</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK</dfn>	 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW</dfn>		 (2L&lt;&lt;20)</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_STOP" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_STOP">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_STOP</dfn>		 (3L&lt;&lt;20)</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT</dfn>		 (4L&lt;&lt;20)</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST</dfn>	 (5L&lt;&lt;20)</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK</dfn>		 (6L&lt;&lt;20)</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK</dfn>	 (9L&lt;&lt;20)</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST">BNX_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST</dfn>	 (0xdL&lt;&lt;20)</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_SLAVEMODE" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_SLAVEMODE">BNX_MISC_SMB_OUT_SMB_OUT_SLAVEMODE</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_DAT_EN" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_DAT_EN">BNX_MISC_SMB_OUT_SMB_OUT_DAT_EN</dfn>			 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_DAT_IN" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_DAT_IN">BNX_MISC_SMB_OUT_SMB_OUT_DAT_IN</dfn>			 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_CLK_EN" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_CLK_EN">BNX_MISC_SMB_OUT_SMB_OUT_CLK_EN</dfn>			 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_OUT_SMB_OUT_CLK_IN" data-ref="_M/BNX_MISC_SMB_OUT_SMB_OUT_CLK_IN">BNX_MISC_SMB_OUT_SMB_OUT_CLK_IN</dfn>			 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_WATCHDOG" data-ref="_M/BNX_MISC_SMB_WATCHDOG">BNX_MISC_SMB_WATCHDOG</dfn>			0x0000088c</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_WATCHDOG_WATCHDOG" data-ref="_M/BNX_MISC_SMB_WATCHDOG_WATCHDOG">BNX_MISC_SMB_WATCHDOG_WATCHDOG</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_HEARTBEAT" data-ref="_M/BNX_MISC_SMB_HEARTBEAT">BNX_MISC_SMB_HEARTBEAT</dfn>			0x00000890</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_HEARTBEAT_HEARTBEAT" data-ref="_M/BNX_MISC_SMB_HEARTBEAT_HEARTBEAT">BNX_MISC_SMB_HEARTBEAT_HEARTBEAT</dfn>	 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_POLL_ASF" data-ref="_M/BNX_MISC_SMB_POLL_ASF">BNX_MISC_SMB_POLL_ASF</dfn>			0x00000894</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_POLL_ASF_POLL_ASF" data-ref="_M/BNX_MISC_SMB_POLL_ASF_POLL_ASF">BNX_MISC_SMB_POLL_ASF_POLL_ASF</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_POLL_LEGACY" data-ref="_M/BNX_MISC_SMB_POLL_LEGACY">BNX_MISC_SMB_POLL_LEGACY</dfn>		0x00000898</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_POLL_LEGACY_POLL_LEGACY" data-ref="_M/BNX_MISC_SMB_POLL_LEGACY_POLL_LEGACY">BNX_MISC_SMB_POLL_LEGACY_POLL_LEGACY</dfn>	 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_RETRAN" data-ref="_M/BNX_MISC_SMB_RETRAN">BNX_MISC_SMB_RETRAN</dfn>			0x0000089c</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_RETRAN_RETRAN" data-ref="_M/BNX_MISC_SMB_RETRAN_RETRAN">BNX_MISC_SMB_RETRAN_RETRAN</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_TIMESTAMP" data-ref="_M/BNX_MISC_SMB_TIMESTAMP">BNX_MISC_SMB_TIMESTAMP</dfn>			0x000008a0</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_SMB_TIMESTAMP_TIMESTAMP" data-ref="_M/BNX_MISC_SMB_TIMESTAMP_TIMESTAMP">BNX_MISC_SMB_TIMESTAMP_TIMESTAMP</dfn>	 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0" data-ref="_M/BNX_MISC_PERR_ENA0">BNX_MISC_PERR_ENA0</dfn>			0x000008a4</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_COM_MISC_CTXC" data-ref="_M/BNX_MISC_PERR_ENA0_COM_MISC_CTXC">BNX_MISC_PERR_ENA0_COM_MISC_CTXC</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_COM_MISC_REGF" data-ref="_M/BNX_MISC_PERR_ENA0_COM_MISC_REGF">BNX_MISC_PERR_ENA0_COM_MISC_REGF</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_COM_MISC_SCPAD" data-ref="_M/BNX_MISC_PERR_ENA0_COM_MISC_SCPAD">BNX_MISC_PERR_ENA0_COM_MISC_SCPAD</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CP_MISC_CTXC" data-ref="_M/BNX_MISC_PERR_ENA0_CP_MISC_CTXC">BNX_MISC_PERR_ENA0_CP_MISC_CTXC</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CP_MISC_REGF" data-ref="_M/BNX_MISC_PERR_ENA0_CP_MISC_REGF">BNX_MISC_PERR_ENA0_CP_MISC_REGF</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CP_MISC_SCPAD" data-ref="_M/BNX_MISC_PERR_ENA0_CP_MISC_SCPAD">BNX_MISC_PERR_ENA0_CP_MISC_SCPAD</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CS_MISC_TMEM" data-ref="_M/BNX_MISC_PERR_ENA0_CS_MISC_TMEM">BNX_MISC_PERR_ENA0_CS_MISC_TMEM</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM0" data-ref="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM0">BNX_MISC_PERR_ENA0_CTX_MISC_ACCM0</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1669">1669</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM1" data-ref="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM1">BNX_MISC_PERR_ENA0_CTX_MISC_ACCM1</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM2" data-ref="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM2">BNX_MISC_PERR_ENA0_CTX_MISC_ACCM2</dfn>	 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM3" data-ref="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM3">BNX_MISC_PERR_ENA0_CTX_MISC_ACCM3</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM4" data-ref="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM4">BNX_MISC_PERR_ENA0_CTX_MISC_ACCM4</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM5" data-ref="_M/BNX_MISC_PERR_ENA0_CTX_MISC_ACCM5">BNX_MISC_PERR_ENA0_CTX_MISC_ACCM5</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_CTX_MISC_PGTBL" data-ref="_M/BNX_MISC_PERR_ENA0_CTX_MISC_PGTBL">BNX_MISC_PERR_ENA0_CTX_MISC_PGTBL</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR0" data-ref="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR0">BNX_MISC_PERR_ENA0_DMAE_MISC_DR0</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR1" data-ref="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR1">BNX_MISC_PERR_ENA0_DMAE_MISC_DR1</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR2" data-ref="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR2">BNX_MISC_PERR_ENA0_DMAE_MISC_DR2</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR3" data-ref="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR3">BNX_MISC_PERR_ENA0_DMAE_MISC_DR3</dfn>	 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR4" data-ref="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DR4">BNX_MISC_PERR_ENA0_DMAE_MISC_DR4</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DW0" data-ref="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DW0">BNX_MISC_PERR_ENA0_DMAE_MISC_DW0</dfn>	 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DW1" data-ref="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DW1">BNX_MISC_PERR_ENA0_DMAE_MISC_DW1</dfn>	 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DW2" data-ref="_M/BNX_MISC_PERR_ENA0_DMAE_MISC_DW2">BNX_MISC_PERR_ENA0_DMAE_MISC_DW2</dfn>	 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_HC_MISC_DMA" data-ref="_M/BNX_MISC_PERR_ENA0_HC_MISC_DMA">BNX_MISC_PERR_ENA0_HC_MISC_DMA</dfn>		 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_MCP_MISC_REGF" data-ref="_M/BNX_MISC_PERR_ENA0_MCP_MISC_REGF">BNX_MISC_PERR_ENA0_MCP_MISC_REGF</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1685">1685</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_MCP_MISC_SCPAD" data-ref="_M/BNX_MISC_PERR_ENA0_MCP_MISC_SCPAD">BNX_MISC_PERR_ENA0_MCP_MISC_SCPAD</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_MQ_MISC_CTX" data-ref="_M/BNX_MISC_PERR_ENA0_MQ_MISC_CTX">BNX_MISC_PERR_ENA0_MQ_MISC_CTX</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_RBDC_MISC" data-ref="_M/BNX_MISC_PERR_ENA0_RBDC_MISC">BNX_MISC_PERR_ENA0_RBDC_MISC</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_RBUF_MISC_MB" data-ref="_M/BNX_MISC_PERR_ENA0_RBUF_MISC_MB">BNX_MISC_PERR_ENA0_RBUF_MISC_MB</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_RBUF_MISC_PTR" data-ref="_M/BNX_MISC_PERR_ENA0_RBUF_MISC_PTR">BNX_MISC_PERR_ENA0_RBUF_MISC_PTR</dfn>	 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_RDE_MISC_RPC" data-ref="_M/BNX_MISC_PERR_ENA0_RDE_MISC_RPC">BNX_MISC_PERR_ENA0_RDE_MISC_RPC</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_RDE_MISC_RPM" data-ref="_M/BNX_MISC_PERR_ENA0_RDE_MISC_RPM">BNX_MISC_PERR_ENA0_RDE_MISC_RPM</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="1692">1692</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA0_RV2P_MISC_CB0REGS" data-ref="_M/BNX_MISC_PERR_ENA0_RV2P_MISC_CB0REGS">BNX_MISC_PERR_ENA0_RV2P_MISC_CB0REGS</dfn>	 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="1693">1693</th><td></td></tr>
<tr><th id="1694">1694</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1" data-ref="_M/BNX_MISC_PERR_ENA1">BNX_MISC_PERR_ENA1</dfn>			0x000008a8</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RV2P_MISC_CB1REGS" data-ref="_M/BNX_MISC_PERR_ENA1_RV2P_MISC_CB1REGS">BNX_MISC_PERR_ENA1_RV2P_MISC_CB1REGS</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RV2P_MISC_P1IRAM" data-ref="_M/BNX_MISC_PERR_ENA1_RV2P_MISC_P1IRAM">BNX_MISC_PERR_ENA1_RV2P_MISC_P1IRAM</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RV2P_MISC_P2IRAM" data-ref="_M/BNX_MISC_PERR_ENA1_RV2P_MISC_P2IRAM">BNX_MISC_PERR_ENA1_RV2P_MISC_P2IRAM</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RXP_MISC_CTXC" data-ref="_M/BNX_MISC_PERR_ENA1_RXP_MISC_CTXC">BNX_MISC_PERR_ENA1_RXP_MISC_CTXC</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RXP_MISC_REGF" data-ref="_M/BNX_MISC_PERR_ENA1_RXP_MISC_REGF">BNX_MISC_PERR_ENA1_RXP_MISC_REGF</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RXP_MISC_SCPAD" data-ref="_M/BNX_MISC_PERR_ENA1_RXP_MISC_SCPAD">BNX_MISC_PERR_ENA1_RXP_MISC_SCPAD</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RXP_MISC_RBUFC" data-ref="_M/BNX_MISC_PERR_ENA1_RXP_MISC_RBUFC">BNX_MISC_PERR_ENA1_RXP_MISC_RBUFC</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TBDC_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_TBDC_MISC">BNX_MISC_PERR_ENA1_TBDC_MISC</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TDMA_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_TDMA_MISC">BNX_MISC_PERR_ENA1_TDMA_MISC</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_THBUF_MISC_MB0" data-ref="_M/BNX_MISC_PERR_ENA1_THBUF_MISC_MB0">BNX_MISC_PERR_ENA1_THBUF_MISC_MB0</dfn>	 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_THBUF_MISC_MB1" data-ref="_M/BNX_MISC_PERR_ENA1_THBUF_MISC_MB1">BNX_MISC_PERR_ENA1_THBUF_MISC_MB1</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TPAT_MISC_REGF" data-ref="_M/BNX_MISC_PERR_ENA1_TPAT_MISC_REGF">BNX_MISC_PERR_ENA1_TPAT_MISC_REGF</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TPAT_MISC_SCPAD" data-ref="_M/BNX_MISC_PERR_ENA1_TPAT_MISC_SCPAD">BNX_MISC_PERR_ENA1_TPAT_MISC_SCPAD</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TPBUF_MISC_MB" data-ref="_M/BNX_MISC_PERR_ENA1_TPBUF_MISC_MB">BNX_MISC_PERR_ENA1_TPBUF_MISC_MB</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TSCH_MISC_LR" data-ref="_M/BNX_MISC_PERR_ENA1_TSCH_MISC_LR">BNX_MISC_PERR_ENA1_TSCH_MISC_LR</dfn>		 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TXP_MISC_CTXC" data-ref="_M/BNX_MISC_PERR_ENA1_TXP_MISC_CTXC">BNX_MISC_PERR_ENA1_TXP_MISC_CTXC</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TXP_MISC_REGF" data-ref="_M/BNX_MISC_PERR_ENA1_TXP_MISC_REGF">BNX_MISC_PERR_ENA1_TXP_MISC_REGF</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_TXP_MISC_SCPAD" data-ref="_M/BNX_MISC_PERR_ENA1_TXP_MISC_SCPAD">BNX_MISC_PERR_ENA1_TXP_MISC_SCPAD</dfn>	 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_UMP_MISC_FIORX" data-ref="_M/BNX_MISC_PERR_ENA1_UMP_MISC_FIORX">BNX_MISC_PERR_ENA1_UMP_MISC_FIORX</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_UMP_MISC_FIOTX" data-ref="_M/BNX_MISC_PERR_ENA1_UMP_MISC_FIOTX">BNX_MISC_PERR_ENA1_UMP_MISC_FIOTX</dfn>	 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_UMP_MISC_RX" data-ref="_M/BNX_MISC_PERR_ENA1_UMP_MISC_RX">BNX_MISC_PERR_ENA1_UMP_MISC_RX</dfn>		 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_UMP_MISC_TX" data-ref="_M/BNX_MISC_PERR_ENA1_UMP_MISC_TX">BNX_MISC_PERR_ENA1_UMP_MISC_TX</dfn>		 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RDMAQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_RDMAQ_MISC">BNX_MISC_PERR_ENA1_RDMAQ_MISC</dfn>		 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_CSQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_CSQ_MISC">BNX_MISC_PERR_ENA1_CSQ_MISC</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_CPQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_CPQ_MISC">BNX_MISC_PERR_ENA1_CPQ_MISC</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_MCPQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_MCPQ_MISC">BNX_MISC_PERR_ENA1_MCPQ_MISC</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RV2PMQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_RV2PMQ_MISC">BNX_MISC_PERR_ENA1_RV2PMQ_MISC</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RV2PPQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_RV2PPQ_MISC">BNX_MISC_PERR_ENA1_RV2PPQ_MISC</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RV2PTQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_RV2PTQ_MISC">BNX_MISC_PERR_ENA1_RV2PTQ_MISC</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RXPQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_RXPQ_MISC">BNX_MISC_PERR_ENA1_RXPQ_MISC</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RXPCQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_RXPCQ_MISC">BNX_MISC_PERR_ENA1_RXPCQ_MISC</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA1_RLUPQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA1_RLUPQ_MISC">BNX_MISC_PERR_ENA1_RLUPQ_MISC</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2" data-ref="_M/BNX_MISC_PERR_ENA2">BNX_MISC_PERR_ENA2</dfn>			0x000008ac</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_COMQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_COMQ_MISC">BNX_MISC_PERR_ENA2_COMQ_MISC</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_COMXQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_COMXQ_MISC">BNX_MISC_PERR_ENA2_COMXQ_MISC</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_COMTQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_COMTQ_MISC">BNX_MISC_PERR_ENA2_COMTQ_MISC</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_TSCHQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_TSCHQ_MISC">BNX_MISC_PERR_ENA2_TSCHQ_MISC</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_TBDRQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_TBDRQ_MISC">BNX_MISC_PERR_ENA2_TBDRQ_MISC</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_TXPQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_TXPQ_MISC">BNX_MISC_PERR_ENA2_TXPQ_MISC</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_TDMAQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_TDMAQ_MISC">BNX_MISC_PERR_ENA2_TDMAQ_MISC</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_TPATQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_TPATQ_MISC">BNX_MISC_PERR_ENA2_TPATQ_MISC</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_PERR_ENA2_TASQ_MISC" data-ref="_M/BNX_MISC_PERR_ENA2_TASQ_MISC">BNX_MISC_PERR_ENA2_TASQ_MISC</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1738">1738</th><td></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DEBUG_VECTOR_SEL" data-ref="_M/BNX_MISC_DEBUG_VECTOR_SEL">BNX_MISC_DEBUG_VECTOR_SEL</dfn>		0x000008b0</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DEBUG_VECTOR_SEL_0" data-ref="_M/BNX_MISC_DEBUG_VECTOR_SEL_0">BNX_MISC_DEBUG_VECTOR_SEL_0</dfn>		 (0xfffL&lt;&lt;0)</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DEBUG_VECTOR_SEL_1" data-ref="_M/BNX_MISC_DEBUG_VECTOR_SEL_1">BNX_MISC_DEBUG_VECTOR_SEL_1</dfn>		 (0xfffL&lt;&lt;12)</u></td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_VREG_CONTROL" data-ref="_M/BNX_MISC_VREG_CONTROL">BNX_MISC_VREG_CONTROL</dfn>			0x000008b4</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_VREG_CONTROL_1_2" data-ref="_M/BNX_MISC_VREG_CONTROL_1_2">BNX_MISC_VREG_CONTROL_1_2</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_VREG_CONTROL_2_5" data-ref="_M/BNX_MISC_VREG_CONTROL_2_5">BNX_MISC_VREG_CONTROL_2_5</dfn>		 (0xfL&lt;&lt;4)</u></td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_FINAL_CLK_CTL_VAL" data-ref="_M/BNX_MISC_FINAL_CLK_CTL_VAL">BNX_MISC_FINAL_CLK_CTL_VAL</dfn>			0x000008b8</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL" data-ref="_M/BNX_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL">BNX_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL</dfn> (0x3ffffffL&lt;&lt;6)</u></td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_UNUSED0" data-ref="_M/BNX_MISC_UNUSED0">BNX_MISC_UNUSED0</dfn>			0x000008bc</u></td></tr>
<tr><th id="1751">1751</th><td></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_NEW_CORE_CTL" data-ref="_M/BNX_MISC_NEW_CORE_CTL">BNX_MISC_NEW_CORE_CTL</dfn>				0x000008c8</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS" data-ref="_M/BNX_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS">BNX_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ" data-ref="_M/BNX_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ">BNX_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_NEW_CORE_CTL_DMA_ENABLE" data-ref="_M/BNX_MISC_NEW_CORE_CTL_DMA_ENABLE">BNX_MISC_NEW_CORE_CTL_DMA_ENABLE</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_NEW_CORE_CTL_RESERVED_CMN" data-ref="_M/BNX_MISC_NEW_CORE_CTL_RESERVED_CMN">BNX_MISC_NEW_CORE_CTL_RESERVED_CMN</dfn>		 (0x3fffL&lt;&lt;2)</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_NEW_CORE_CTL_RESERVED_TC" data-ref="_M/BNX_MISC_NEW_CORE_CTL_RESERVED_TC">BNX_MISC_NEW_CORE_CTL_RESERVED_TC</dfn>		 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL">BNX_MISC_DUAL_MEDIA_CTRL</dfn>			0x000008ec</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID">BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_X" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_X">BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_X</dfn>		 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_C" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_C">BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_C</dfn>		 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_S" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_S">BNX_MISC_DUAL_MEDIA_CTRL_BOND_ID_S</dfn>		 (12L&lt;&lt;0)</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP">BNX_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP</dfn>		 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN">BNX_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET">BNX_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET">BNX_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET</dfn>		 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET">BNX_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET</dfn>		 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET">BNX_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_LCPLL_RST" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_LCPLL_RST">BNX_MISC_DUAL_MEDIA_CTRL_LCPLL_RST</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_SERDES1_RST" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_SERDES1_RST">BNX_MISC_DUAL_MEDIA_CTRL_SERDES1_RST</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_SERDES0_RST" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_SERDES0_RST">BNX_MISC_DUAL_MEDIA_CTRL_SERDES0_RST</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY1_RST" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY1_RST">BNX_MISC_DUAL_MEDIA_CTRL_PHY1_RST</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY0_RST" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY0_RST">BNX_MISC_DUAL_MEDIA_CTRL_PHY0_RST</dfn>		 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_CTRL" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_CTRL">BNX_MISC_DUAL_MEDIA_CTRL_PHY_CTRL</dfn>		 (0x7L&lt;&lt;21)</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PORT_SWAP" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PORT_SWAP">BNX_MISC_DUAL_MEDIA_CTRL_PORT_SWAP</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE">BNX_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ">BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ</dfn>	 (0xfL&lt;&lt;26)</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ">BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ</dfn>	 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ">BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ</dfn>	 (2L&lt;&lt;26)</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ">BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ</dfn>	 (4L&lt;&lt;26)</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ" data-ref="_M/BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ">BNX_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ</dfn>	 (8L&lt;&lt;26)</u></td></tr>
<tr><th id="1783">1783</th><td></td></tr>
<tr><th id="1784">1784</th><td></td></tr>
<tr><th id="1785">1785</th><td><i>/*</i></td></tr>
<tr><th id="1786">1786</th><td><i> *  nvm_reg definition</i></td></tr>
<tr><th id="1787">1787</th><td><i> *  offset: 0x6400</i></td></tr>
<tr><th id="1788">1788</th><td><i> */</i></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND" data-ref="_M/BNX_NVM_COMMAND">BNX_NVM_COMMAND</dfn>				0x00006400</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_RST" data-ref="_M/BNX_NVM_COMMAND_RST">BNX_NVM_COMMAND_RST</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_DONE" data-ref="_M/BNX_NVM_COMMAND_DONE">BNX_NVM_COMMAND_DONE</dfn>			 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_DOIT" data-ref="_M/BNX_NVM_COMMAND_DOIT">BNX_NVM_COMMAND_DOIT</dfn>			 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_WR" data-ref="_M/BNX_NVM_COMMAND_WR">BNX_NVM_COMMAND_WR</dfn>			 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_ERASE" data-ref="_M/BNX_NVM_COMMAND_ERASE">BNX_NVM_COMMAND_ERASE</dfn>			 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_FIRST" data-ref="_M/BNX_NVM_COMMAND_FIRST">BNX_NVM_COMMAND_FIRST</dfn>			 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_LAST" data-ref="_M/BNX_NVM_COMMAND_LAST">BNX_NVM_COMMAND_LAST</dfn>			 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_WREN" data-ref="_M/BNX_NVM_COMMAND_WREN">BNX_NVM_COMMAND_WREN</dfn>			 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_WRDI" data-ref="_M/BNX_NVM_COMMAND_WRDI">BNX_NVM_COMMAND_WRDI</dfn>			 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_EWSR" data-ref="_M/BNX_NVM_COMMAND_EWSR">BNX_NVM_COMMAND_EWSR</dfn>			 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_COMMAND_WRSR" data-ref="_M/BNX_NVM_COMMAND_WRSR">BNX_NVM_COMMAND_WRSR</dfn>			 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_STATUS" data-ref="_M/BNX_NVM_STATUS">BNX_NVM_STATUS</dfn>				0x00006404</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_STATUS_PI_FSM_STATE" data-ref="_M/BNX_NVM_STATUS_PI_FSM_STATE">BNX_NVM_STATUS_PI_FSM_STATE</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_STATUS_EE_FSM_STATE" data-ref="_M/BNX_NVM_STATUS_EE_FSM_STATE">BNX_NVM_STATUS_EE_FSM_STATE</dfn>		 (0xfL&lt;&lt;4)</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_STATUS_EQ_FSM_STATE" data-ref="_M/BNX_NVM_STATUS_EQ_FSM_STATE">BNX_NVM_STATUS_EQ_FSM_STATE</dfn>		 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="1806">1806</th><td></td></tr>
<tr><th id="1807">1807</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE" data-ref="_M/BNX_NVM_WRITE">BNX_NVM_WRITE</dfn>				0x00006408</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE" data-ref="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE">BNX_NVM_WRITE_NVM_WRITE_VALUE</dfn>		 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG" data-ref="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG">BNX_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG</dfn>	 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_EECLK" data-ref="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_EECLK">BNX_NVM_WRITE_NVM_WRITE_VALUE_EECLK</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_EEDATA" data-ref="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_EEDATA">BNX_NVM_WRITE_NVM_WRITE_VALUE_EEDATA</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_SCLK" data-ref="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_SCLK">BNX_NVM_WRITE_NVM_WRITE_VALUE_SCLK</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_CS_B" data-ref="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_CS_B">BNX_NVM_WRITE_NVM_WRITE_VALUE_CS_B</dfn>	 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_SO" data-ref="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_SO">BNX_NVM_WRITE_NVM_WRITE_VALUE_SO</dfn>	 (16L&lt;&lt;0)</u></td></tr>
<tr><th id="1815">1815</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_SI" data-ref="_M/BNX_NVM_WRITE_NVM_WRITE_VALUE_SI">BNX_NVM_WRITE_NVM_WRITE_VALUE_SI</dfn>	 (32L&lt;&lt;0)</u></td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR" data-ref="_M/BNX_NVM_ADDR">BNX_NVM_ADDR</dfn>				0x0000640c</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE" data-ref="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE">BNX_NVM_ADDR_NVM_ADDR_VALUE</dfn>		 (0xffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG" data-ref="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG">BNX_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG</dfn>	 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_EECLK" data-ref="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_EECLK">BNX_NVM_ADDR_NVM_ADDR_VALUE_EECLK</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1821">1821</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_EEDATA" data-ref="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_EEDATA">BNX_NVM_ADDR_NVM_ADDR_VALUE_EEDATA</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_SCLK" data-ref="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_SCLK">BNX_NVM_ADDR_NVM_ADDR_VALUE_SCLK</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_CS_B" data-ref="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_CS_B">BNX_NVM_ADDR_NVM_ADDR_VALUE_CS_B</dfn>	 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_SO" data-ref="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_SO">BNX_NVM_ADDR_NVM_ADDR_VALUE_SO</dfn>		 (16L&lt;&lt;0)</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_SI" data-ref="_M/BNX_NVM_ADDR_NVM_ADDR_VALUE_SI">BNX_NVM_ADDR_NVM_ADDR_VALUE_SI</dfn>		 (32L&lt;&lt;0)</u></td></tr>
<tr><th id="1826">1826</th><td></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ" data-ref="_M/BNX_NVM_READ">BNX_NVM_READ</dfn>				0x00006410</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ_NVM_READ_VALUE" data-ref="_M/BNX_NVM_READ_NVM_READ_VALUE">BNX_NVM_READ_NVM_READ_VALUE</dfn>		 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ_NVM_READ_VALUE_BIT_BANG" data-ref="_M/BNX_NVM_READ_NVM_READ_VALUE_BIT_BANG">BNX_NVM_READ_NVM_READ_VALUE_BIT_BANG</dfn>	 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ_NVM_READ_VALUE_EECLK" data-ref="_M/BNX_NVM_READ_NVM_READ_VALUE_EECLK">BNX_NVM_READ_NVM_READ_VALUE_EECLK</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1831">1831</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ_NVM_READ_VALUE_EEDATA" data-ref="_M/BNX_NVM_READ_NVM_READ_VALUE_EEDATA">BNX_NVM_READ_NVM_READ_VALUE_EEDATA</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ_NVM_READ_VALUE_SCLK" data-ref="_M/BNX_NVM_READ_NVM_READ_VALUE_SCLK">BNX_NVM_READ_NVM_READ_VALUE_SCLK</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ_NVM_READ_VALUE_CS_B" data-ref="_M/BNX_NVM_READ_NVM_READ_VALUE_CS_B">BNX_NVM_READ_NVM_READ_VALUE_CS_B</dfn>	 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="1834">1834</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ_NVM_READ_VALUE_SO" data-ref="_M/BNX_NVM_READ_NVM_READ_VALUE_SO">BNX_NVM_READ_NVM_READ_VALUE_SO</dfn>		 (16L&lt;&lt;0)</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_READ_NVM_READ_VALUE_SI" data-ref="_M/BNX_NVM_READ_NVM_READ_VALUE_SI">BNX_NVM_READ_NVM_READ_VALUE_SI</dfn>		 (32L&lt;&lt;0)</u></td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1" data-ref="_M/BNX_NVM_CFG1">BNX_NVM_CFG1</dfn>				0x00006414</u></td></tr>
<tr><th id="1838">1838</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_FLASH_MODE" data-ref="_M/BNX_NVM_CFG1_FLASH_MODE">BNX_NVM_CFG1_FLASH_MODE</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1839">1839</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_BUFFER_MODE" data-ref="_M/BNX_NVM_CFG1_BUFFER_MODE">BNX_NVM_CFG1_BUFFER_MODE</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1840">1840</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_PASS_MODE" data-ref="_M/BNX_NVM_CFG1_PASS_MODE">BNX_NVM_CFG1_PASS_MODE</dfn>			 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1841">1841</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_BITBANG_MODE" data-ref="_M/BNX_NVM_CFG1_BITBANG_MODE">BNX_NVM_CFG1_BITBANG_MODE</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1842">1842</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_STATUS_BIT" data-ref="_M/BNX_NVM_CFG1_STATUS_BIT">BNX_NVM_CFG1_STATUS_BIT</dfn>			 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_STATUS_BIT_FLASH_RDY" data-ref="_M/BNX_NVM_CFG1_STATUS_BIT_FLASH_RDY">BNX_NVM_CFG1_STATUS_BIT_FLASH_RDY</dfn>	 (0L&lt;&lt;4)</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_STATUS_BIT_BUFFER_RDY" data-ref="_M/BNX_NVM_CFG1_STATUS_BIT_BUFFER_RDY">BNX_NVM_CFG1_STATUS_BIT_BUFFER_RDY</dfn>	 (7L&lt;&lt;4)</u></td></tr>
<tr><th id="1845">1845</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_SPI_CLK_DIV" data-ref="_M/BNX_NVM_CFG1_SPI_CLK_DIV">BNX_NVM_CFG1_SPI_CLK_DIV</dfn>		 (0xfL&lt;&lt;7)</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_SEE_CLK_DIV" data-ref="_M/BNX_NVM_CFG1_SEE_CLK_DIV">BNX_NVM_CFG1_SEE_CLK_DIV</dfn>		 (0x7ffL&lt;&lt;11)</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_PROTECT_MODE" data-ref="_M/BNX_NVM_CFG1_PROTECT_MODE">BNX_NVM_CFG1_PROTECT_MODE</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_FLASH_SIZE" data-ref="_M/BNX_NVM_CFG1_FLASH_SIZE">BNX_NVM_CFG1_FLASH_SIZE</dfn>			 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG1_COMPAT_BYPASSS" data-ref="_M/BNX_NVM_CFG1_COMPAT_BYPASSS">BNX_NVM_CFG1_COMPAT_BYPASSS</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG2" data-ref="_M/BNX_NVM_CFG2">BNX_NVM_CFG2</dfn>				0x00006418</u></td></tr>
<tr><th id="1852">1852</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG2_ERASE_CMD" data-ref="_M/BNX_NVM_CFG2_ERASE_CMD">BNX_NVM_CFG2_ERASE_CMD</dfn>			 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1853">1853</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG2_DUMMY" data-ref="_M/BNX_NVM_CFG2_DUMMY">BNX_NVM_CFG2_DUMMY</dfn>			 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1854">1854</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG2_STATUS_CMD" data-ref="_M/BNX_NVM_CFG2_STATUS_CMD">BNX_NVM_CFG2_STATUS_CMD</dfn>			 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG3" data-ref="_M/BNX_NVM_CFG3">BNX_NVM_CFG3</dfn>				0x0000641c</u></td></tr>
<tr><th id="1857">1857</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG3_BUFFER_RD_CMD" data-ref="_M/BNX_NVM_CFG3_BUFFER_RD_CMD">BNX_NVM_CFG3_BUFFER_RD_CMD</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1858">1858</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG3_WRITE_CMD" data-ref="_M/BNX_NVM_CFG3_WRITE_CMD">BNX_NVM_CFG3_WRITE_CMD</dfn>			 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG3_BUFFER_WRITE_CMD" data-ref="_M/BNX_NVM_CFG3_BUFFER_WRITE_CMD">BNX_NVM_CFG3_BUFFER_WRITE_CMD</dfn>		 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1860">1860</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_CFG3_READ_CMD" data-ref="_M/BNX_NVM_CFG3_READ_CMD">BNX_NVM_CFG3_READ_CMD</dfn>			 (0xffL&lt;&lt;24)</u></td></tr>
<tr><th id="1861">1861</th><td></td></tr>
<tr><th id="1862">1862</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB" data-ref="_M/BNX_NVM_SW_ARB">BNX_NVM_SW_ARB</dfn>				0x00006420</u></td></tr>
<tr><th id="1863">1863</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_REQ_SET0" data-ref="_M/BNX_NVM_SW_ARB_ARB_REQ_SET0">BNX_NVM_SW_ARB_ARB_REQ_SET0</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_REQ_SET1" data-ref="_M/BNX_NVM_SW_ARB_ARB_REQ_SET1">BNX_NVM_SW_ARB_ARB_REQ_SET1</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_REQ_SET2" data-ref="_M/BNX_NVM_SW_ARB_ARB_REQ_SET2">BNX_NVM_SW_ARB_ARB_REQ_SET2</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="1866">1866</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_REQ_SET3" data-ref="_M/BNX_NVM_SW_ARB_ARB_REQ_SET3">BNX_NVM_SW_ARB_ARB_REQ_SET3</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_REQ_CLR0" data-ref="_M/BNX_NVM_SW_ARB_ARB_REQ_CLR0">BNX_NVM_SW_ARB_ARB_REQ_CLR0</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_REQ_CLR1" data-ref="_M/BNX_NVM_SW_ARB_ARB_REQ_CLR1">BNX_NVM_SW_ARB_ARB_REQ_CLR1</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_REQ_CLR2" data-ref="_M/BNX_NVM_SW_ARB_ARB_REQ_CLR2">BNX_NVM_SW_ARB_ARB_REQ_CLR2</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_REQ_CLR3" data-ref="_M/BNX_NVM_SW_ARB_ARB_REQ_CLR3">BNX_NVM_SW_ARB_ARB_REQ_CLR3</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_ARB0" data-ref="_M/BNX_NVM_SW_ARB_ARB_ARB0">BNX_NVM_SW_ARB_ARB_ARB0</dfn>			 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_ARB1" data-ref="_M/BNX_NVM_SW_ARB_ARB_ARB1">BNX_NVM_SW_ARB_ARB_ARB1</dfn>			 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_ARB2" data-ref="_M/BNX_NVM_SW_ARB_ARB_ARB2">BNX_NVM_SW_ARB_ARB_ARB2</dfn>			 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_ARB_ARB3" data-ref="_M/BNX_NVM_SW_ARB_ARB_ARB3">BNX_NVM_SW_ARB_ARB_ARB3</dfn>			 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1875">1875</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_REQ0" data-ref="_M/BNX_NVM_SW_ARB_REQ0">BNX_NVM_SW_ARB_REQ0</dfn>			 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="1876">1876</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_REQ1" data-ref="_M/BNX_NVM_SW_ARB_REQ1">BNX_NVM_SW_ARB_REQ1</dfn>			 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="1877">1877</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_REQ2" data-ref="_M/BNX_NVM_SW_ARB_REQ2">BNX_NVM_SW_ARB_REQ2</dfn>			 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_SW_ARB_REQ3" data-ref="_M/BNX_NVM_SW_ARB_REQ3">BNX_NVM_SW_ARB_REQ3</dfn>			 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ACCESS_ENABLE" data-ref="_M/BNX_NVM_ACCESS_ENABLE">BNX_NVM_ACCESS_ENABLE</dfn>			0x00006424</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ACCESS_ENABLE_EN" data-ref="_M/BNX_NVM_ACCESS_ENABLE_EN">BNX_NVM_ACCESS_ENABLE_EN</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1882">1882</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_ACCESS_ENABLE_WR_EN" data-ref="_M/BNX_NVM_ACCESS_ENABLE_WR_EN">BNX_NVM_ACCESS_ENABLE_WR_EN</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE1" data-ref="_M/BNX_NVM_WRITE1">BNX_NVM_WRITE1</dfn>				0x00006428</u></td></tr>
<tr><th id="1885">1885</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE1_WREN_CMD" data-ref="_M/BNX_NVM_WRITE1_WREN_CMD">BNX_NVM_WRITE1_WREN_CMD</dfn>			 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1886">1886</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE1_WRDI_CMD" data-ref="_M/BNX_NVM_WRITE1_WRDI_CMD">BNX_NVM_WRITE1_WRDI_CMD</dfn>			 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/BNX_NVM_WRITE1_SR_DATA" data-ref="_M/BNX_NVM_WRITE1_SR_DATA">BNX_NVM_WRITE1_SR_DATA</dfn>			 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td><i>/*</i></td></tr>
<tr><th id="1891">1891</th><td><i> *  dma_reg definition</i></td></tr>
<tr><th id="1892">1892</th><td><i> *  offset: 0xc00</i></td></tr>
<tr><th id="1893">1893</th><td><i> */</i></td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_COMMAND" data-ref="_M/BNX_DMA_COMMAND">BNX_DMA_COMMAND</dfn>				0x00000c00</u></td></tr>
<tr><th id="1895">1895</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_COMMAND_ENABLE" data-ref="_M/BNX_DMA_COMMAND_ENABLE">BNX_DMA_COMMAND_ENABLE</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1896">1896</th><td></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS" data-ref="_M/BNX_DMA_STATUS">BNX_DMA_STATUS</dfn>					0x00000c04</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_PAR_ERROR_STATE" data-ref="_M/BNX_DMA_STATUS_PAR_ERROR_STATE">BNX_DMA_STATUS_PAR_ERROR_STATE</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_READ_TRANSFERS_STAT" data-ref="_M/BNX_DMA_STATUS_READ_TRANSFERS_STAT">BNX_DMA_STATUS_READ_TRANSFERS_STAT</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT" data-ref="_M/BNX_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT">BNX_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_BIG_READ_TRANSFERS_STAT" data-ref="_M/BNX_DMA_STATUS_BIG_READ_TRANSFERS_STAT">BNX_DMA_STATUS_BIG_READ_TRANSFERS_STAT</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT" data-ref="_M/BNX_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT">BNX_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT</dfn>	 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT" data-ref="_M/BNX_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT">BNX_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT</dfn>	 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_WRITE_TRANSFERS_STAT" data-ref="_M/BNX_DMA_STATUS_WRITE_TRANSFERS_STAT">BNX_DMA_STATUS_WRITE_TRANSFERS_STAT</dfn>		 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT" data-ref="_M/BNX_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT">BNX_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT</dfn>	 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT" data-ref="_M/BNX_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT">BNX_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT" data-ref="_M/BNX_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT">BNX_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT" data-ref="_M/BNX_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT">BNX_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT</dfn>	 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG" data-ref="_M/BNX_DMA_CONFIG">BNX_DMA_CONFIG</dfn>				0x00000c08</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_DATA_BYTE_SWAP" data-ref="_M/BNX_DMA_CONFIG_DATA_BYTE_SWAP">BNX_DMA_CONFIG_DATA_BYTE_SWAP</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="1912">1912</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_DATA_WORD_SWAP" data-ref="_M/BNX_DMA_CONFIG_DATA_WORD_SWAP">BNX_DMA_CONFIG_DATA_WORD_SWAP</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="1913">1913</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_CNTL_BYTE_SWAP" data-ref="_M/BNX_DMA_CONFIG_CNTL_BYTE_SWAP">BNX_DMA_CONFIG_CNTL_BYTE_SWAP</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="1914">1914</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_CNTL_WORD_SWAP" data-ref="_M/BNX_DMA_CONFIG_CNTL_WORD_SWAP">BNX_DMA_CONFIG_CNTL_WORD_SWAP</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_ONE_DMA" data-ref="_M/BNX_DMA_CONFIG_ONE_DMA">BNX_DMA_CONFIG_ONE_DMA</dfn>			 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_CNTL_TWO_DMA" data-ref="_M/BNX_DMA_CONFIG_CNTL_TWO_DMA">BNX_DMA_CONFIG_CNTL_TWO_DMA</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_CNTL_FPGA_MODE" data-ref="_M/BNX_DMA_CONFIG_CNTL_FPGA_MODE">BNX_DMA_CONFIG_CNTL_FPGA_MODE</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_CNTL_PING_PONG_DMA" data-ref="_M/BNX_DMA_CONFIG_CNTL_PING_PONG_DMA">BNX_DMA_CONFIG_CNTL_PING_PONG_DMA</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_CNTL_PCI_COMP_DLY" data-ref="_M/BNX_DMA_CONFIG_CNTL_PCI_COMP_DLY">BNX_DMA_CONFIG_CNTL_PCI_COMP_DLY</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_NO_RCHANS_IN_USE" data-ref="_M/BNX_DMA_CONFIG_NO_RCHANS_IN_USE">BNX_DMA_CONFIG_NO_RCHANS_IN_USE</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_NO_WCHANS_IN_USE" data-ref="_M/BNX_DMA_CONFIG_NO_WCHANS_IN_USE">BNX_DMA_CONFIG_NO_WCHANS_IN_USE</dfn>		 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_PCI_CLK_CMP_BITS" data-ref="_M/BNX_DMA_CONFIG_PCI_CLK_CMP_BITS">BNX_DMA_CONFIG_PCI_CLK_CMP_BITS</dfn>		 (0x7L&lt;&lt;20)</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_PCI_FAST_CLK_CMP" data-ref="_M/BNX_DMA_CONFIG_PCI_FAST_CLK_CMP">BNX_DMA_CONFIG_PCI_FAST_CLK_CMP</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_BIG_SIZE" data-ref="_M/BNX_DMA_CONFIG_BIG_SIZE">BNX_DMA_CONFIG_BIG_SIZE</dfn>			 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_BIG_SIZE_NONE" data-ref="_M/BNX_DMA_CONFIG_BIG_SIZE_NONE">BNX_DMA_CONFIG_BIG_SIZE_NONE</dfn>		 (0x0L&lt;&lt;24)</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_BIG_SIZE_64" data-ref="_M/BNX_DMA_CONFIG_BIG_SIZE_64">BNX_DMA_CONFIG_BIG_SIZE_64</dfn>		 (0x1L&lt;&lt;24)</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_BIG_SIZE_128" data-ref="_M/BNX_DMA_CONFIG_BIG_SIZE_128">BNX_DMA_CONFIG_BIG_SIZE_128</dfn>		 (0x2L&lt;&lt;24)</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_BIG_SIZE_256" data-ref="_M/BNX_DMA_CONFIG_BIG_SIZE_256">BNX_DMA_CONFIG_BIG_SIZE_256</dfn>		 (0x4L&lt;&lt;24)</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_CONFIG_BIG_SIZE_512" data-ref="_M/BNX_DMA_CONFIG_BIG_SIZE_512">BNX_DMA_CONFIG_BIG_SIZE_512</dfn>		 (0x8L&lt;&lt;24)</u></td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_BLACKOUT" data-ref="_M/BNX_DMA_BLACKOUT">BNX_DMA_BLACKOUT</dfn>			0x00000c0c</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_BLACKOUT_RD_RETRY_BLACKOUT" data-ref="_M/BNX_DMA_BLACKOUT_RD_RETRY_BLACKOUT">BNX_DMA_BLACKOUT_RD_RETRY_BLACKOUT</dfn>	 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT" data-ref="_M/BNX_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT">BNX_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT</dfn>	 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_BLACKOUT_WR_RETRY_BLACKOUT" data-ref="_M/BNX_DMA_BLACKOUT_WR_RETRY_BLACKOUT">BNX_DMA_BLACKOUT_WR_RETRY_BLACKOUT</dfn>	 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT" data-ref="_M/BNX_DMA_RCHAN_STAT">BNX_DMA_RCHAN_STAT</dfn>			0x00000c30</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_0" data-ref="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_0">BNX_DMA_RCHAN_STAT_COMP_CODE_0</dfn>		 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="1938">1938</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_0" data-ref="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_0">BNX_DMA_RCHAN_STAT_PAR_ERR_0</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1939">1939</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_1" data-ref="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_1">BNX_DMA_RCHAN_STAT_COMP_CODE_1</dfn>		 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="1940">1940</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_1" data-ref="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_1">BNX_DMA_RCHAN_STAT_PAR_ERR_1</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_2" data-ref="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_2">BNX_DMA_RCHAN_STAT_COMP_CODE_2</dfn>		 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_2" data-ref="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_2">BNX_DMA_RCHAN_STAT_PAR_ERR_2</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_3" data-ref="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_3">BNX_DMA_RCHAN_STAT_COMP_CODE_3</dfn>		 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_3" data-ref="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_3">BNX_DMA_RCHAN_STAT_PAR_ERR_3</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_4" data-ref="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_4">BNX_DMA_RCHAN_STAT_COMP_CODE_4</dfn>		 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_4" data-ref="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_4">BNX_DMA_RCHAN_STAT_PAR_ERR_4</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1947">1947</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_5" data-ref="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_5">BNX_DMA_RCHAN_STAT_COMP_CODE_5</dfn>		 (0x7L&lt;&lt;20)</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_5" data-ref="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_5">BNX_DMA_RCHAN_STAT_PAR_ERR_5</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_6" data-ref="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_6">BNX_DMA_RCHAN_STAT_COMP_CODE_6</dfn>		 (0x7L&lt;&lt;24)</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_6" data-ref="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_6">BNX_DMA_RCHAN_STAT_PAR_ERR_6</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_7" data-ref="_M/BNX_DMA_RCHAN_STAT_COMP_CODE_7">BNX_DMA_RCHAN_STAT_COMP_CODE_7</dfn>		 (0x7L&lt;&lt;28)</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_7" data-ref="_M/BNX_DMA_RCHAN_STAT_PAR_ERR_7">BNX_DMA_RCHAN_STAT_PAR_ERR_7</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT" data-ref="_M/BNX_DMA_WCHAN_STAT">BNX_DMA_WCHAN_STAT</dfn>			0x00000c34</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_0" data-ref="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_0">BNX_DMA_WCHAN_STAT_COMP_CODE_0</dfn>		 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_0" data-ref="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_0">BNX_DMA_WCHAN_STAT_PAR_ERR_0</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="1957">1957</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_1" data-ref="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_1">BNX_DMA_WCHAN_STAT_COMP_CODE_1</dfn>		 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="1958">1958</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_1" data-ref="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_1">BNX_DMA_WCHAN_STAT_PAR_ERR_1</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_2" data-ref="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_2">BNX_DMA_WCHAN_STAT_COMP_CODE_2</dfn>		 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_2" data-ref="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_2">BNX_DMA_WCHAN_STAT_PAR_ERR_2</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="1961">1961</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_3" data-ref="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_3">BNX_DMA_WCHAN_STAT_COMP_CODE_3</dfn>		 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="1962">1962</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_3" data-ref="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_3">BNX_DMA_WCHAN_STAT_PAR_ERR_3</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_4" data-ref="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_4">BNX_DMA_WCHAN_STAT_COMP_CODE_4</dfn>		 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="1964">1964</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_4" data-ref="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_4">BNX_DMA_WCHAN_STAT_PAR_ERR_4</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="1965">1965</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_5" data-ref="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_5">BNX_DMA_WCHAN_STAT_COMP_CODE_5</dfn>		 (0x7L&lt;&lt;20)</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_5" data-ref="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_5">BNX_DMA_WCHAN_STAT_PAR_ERR_5</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_6" data-ref="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_6">BNX_DMA_WCHAN_STAT_COMP_CODE_6</dfn>		 (0x7L&lt;&lt;24)</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_6" data-ref="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_6">BNX_DMA_WCHAN_STAT_PAR_ERR_6</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_7" data-ref="_M/BNX_DMA_WCHAN_STAT_COMP_CODE_7">BNX_DMA_WCHAN_STAT_COMP_CODE_7</dfn>		 (0x7L&lt;&lt;28)</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_7" data-ref="_M/BNX_DMA_WCHAN_STAT_PAR_ERR_7">BNX_DMA_WCHAN_STAT_PAR_ERR_7</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT">BNX_DMA_RCHAN_ASSIGNMENT</dfn>		0x00000c38</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT_0" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT_0">BNX_DMA_RCHAN_ASSIGNMENT_0</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1974">1974</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT_1" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT_1">BNX_DMA_RCHAN_ASSIGNMENT_1</dfn>		 (0xfL&lt;&lt;4)</u></td></tr>
<tr><th id="1975">1975</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT_2" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT_2">BNX_DMA_RCHAN_ASSIGNMENT_2</dfn>		 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="1976">1976</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT_3" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT_3">BNX_DMA_RCHAN_ASSIGNMENT_3</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="1977">1977</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT_4" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT_4">BNX_DMA_RCHAN_ASSIGNMENT_4</dfn>		 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="1978">1978</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT_5" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT_5">BNX_DMA_RCHAN_ASSIGNMENT_5</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT_6" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT_6">BNX_DMA_RCHAN_ASSIGNMENT_6</dfn>		 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_ASSIGNMENT_7" data-ref="_M/BNX_DMA_RCHAN_ASSIGNMENT_7">BNX_DMA_RCHAN_ASSIGNMENT_7</dfn>		 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT">BNX_DMA_WCHAN_ASSIGNMENT</dfn>		0x00000c3c</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT_0" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT_0">BNX_DMA_WCHAN_ASSIGNMENT_0</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT_1" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT_1">BNX_DMA_WCHAN_ASSIGNMENT_1</dfn>		 (0xfL&lt;&lt;4)</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT_2" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT_2">BNX_DMA_WCHAN_ASSIGNMENT_2</dfn>		 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT_3" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT_3">BNX_DMA_WCHAN_ASSIGNMENT_3</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT_4" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT_4">BNX_DMA_WCHAN_ASSIGNMENT_4</dfn>		 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT_5" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT_5">BNX_DMA_WCHAN_ASSIGNMENT_5</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT_6" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT_6">BNX_DMA_WCHAN_ASSIGNMENT_6</dfn>		 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="1990">1990</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_ASSIGNMENT_7" data-ref="_M/BNX_DMA_WCHAN_ASSIGNMENT_7">BNX_DMA_WCHAN_ASSIGNMENT_7</dfn>		 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="1991">1991</th><td></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_00" data-ref="_M/BNX_DMA_RCHAN_STAT_00">BNX_DMA_RCHAN_STAT_00</dfn>				0x00000c40</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_00_RCHAN_STA_HOST_ADDR_LOW" data-ref="_M/BNX_DMA_RCHAN_STAT_00_RCHAN_STA_HOST_ADDR_LOW">BNX_DMA_RCHAN_STAT_00_RCHAN_STA_HOST_ADDR_LOW</dfn>	 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_01" data-ref="_M/BNX_DMA_RCHAN_STAT_01">BNX_DMA_RCHAN_STAT_01</dfn>				0x00000c44</u></td></tr>
<tr><th id="1996">1996</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_01_RCHAN_STA_HOST_ADDR_HIGH" data-ref="_M/BNX_DMA_RCHAN_STAT_01_RCHAN_STA_HOST_ADDR_HIGH">BNX_DMA_RCHAN_STAT_01_RCHAN_STA_HOST_ADDR_HIGH</dfn>	 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="1997">1997</th><td></td></tr>
<tr><th id="1998">1998</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_02" data-ref="_M/BNX_DMA_RCHAN_STAT_02">BNX_DMA_RCHAN_STAT_02</dfn>			0x00000c48</u></td></tr>
<tr><th id="1999">1999</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_02_LENGTH" data-ref="_M/BNX_DMA_RCHAN_STAT_02_LENGTH">BNX_DMA_RCHAN_STAT_02_LENGTH</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2000">2000</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_02_WORD_SWAP" data-ref="_M/BNX_DMA_RCHAN_STAT_02_WORD_SWAP">BNX_DMA_RCHAN_STAT_02_WORD_SWAP</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_02_BYTE_SWAP" data-ref="_M/BNX_DMA_RCHAN_STAT_02_BYTE_SWAP">BNX_DMA_RCHAN_STAT_02_BYTE_SWAP</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_02_PRIORITY_LVL" data-ref="_M/BNX_DMA_RCHAN_STAT_02_PRIORITY_LVL">BNX_DMA_RCHAN_STAT_02_PRIORITY_LVL</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_10" data-ref="_M/BNX_DMA_RCHAN_STAT_10">BNX_DMA_RCHAN_STAT_10</dfn>			0x00000c4c</u></td></tr>
<tr><th id="2005">2005</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_11" data-ref="_M/BNX_DMA_RCHAN_STAT_11">BNX_DMA_RCHAN_STAT_11</dfn>			0x00000c50</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_12" data-ref="_M/BNX_DMA_RCHAN_STAT_12">BNX_DMA_RCHAN_STAT_12</dfn>			0x00000c54</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_20" data-ref="_M/BNX_DMA_RCHAN_STAT_20">BNX_DMA_RCHAN_STAT_20</dfn>			0x00000c58</u></td></tr>
<tr><th id="2008">2008</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_21" data-ref="_M/BNX_DMA_RCHAN_STAT_21">BNX_DMA_RCHAN_STAT_21</dfn>			0x00000c5c</u></td></tr>
<tr><th id="2009">2009</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_22" data-ref="_M/BNX_DMA_RCHAN_STAT_22">BNX_DMA_RCHAN_STAT_22</dfn>			0x00000c60</u></td></tr>
<tr><th id="2010">2010</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_30" data-ref="_M/BNX_DMA_RCHAN_STAT_30">BNX_DMA_RCHAN_STAT_30</dfn>			0x00000c64</u></td></tr>
<tr><th id="2011">2011</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_31" data-ref="_M/BNX_DMA_RCHAN_STAT_31">BNX_DMA_RCHAN_STAT_31</dfn>			0x00000c68</u></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_32" data-ref="_M/BNX_DMA_RCHAN_STAT_32">BNX_DMA_RCHAN_STAT_32</dfn>			0x00000c6c</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_40" data-ref="_M/BNX_DMA_RCHAN_STAT_40">BNX_DMA_RCHAN_STAT_40</dfn>			0x00000c70</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_41" data-ref="_M/BNX_DMA_RCHAN_STAT_41">BNX_DMA_RCHAN_STAT_41</dfn>			0x00000c74</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_42" data-ref="_M/BNX_DMA_RCHAN_STAT_42">BNX_DMA_RCHAN_STAT_42</dfn>			0x00000c78</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_50" data-ref="_M/BNX_DMA_RCHAN_STAT_50">BNX_DMA_RCHAN_STAT_50</dfn>			0x00000c7c</u></td></tr>
<tr><th id="2017">2017</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_51" data-ref="_M/BNX_DMA_RCHAN_STAT_51">BNX_DMA_RCHAN_STAT_51</dfn>			0x00000c80</u></td></tr>
<tr><th id="2018">2018</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_52" data-ref="_M/BNX_DMA_RCHAN_STAT_52">BNX_DMA_RCHAN_STAT_52</dfn>			0x00000c84</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_60" data-ref="_M/BNX_DMA_RCHAN_STAT_60">BNX_DMA_RCHAN_STAT_60</dfn>			0x00000c88</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_61" data-ref="_M/BNX_DMA_RCHAN_STAT_61">BNX_DMA_RCHAN_STAT_61</dfn>			0x00000c8c</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_62" data-ref="_M/BNX_DMA_RCHAN_STAT_62">BNX_DMA_RCHAN_STAT_62</dfn>			0x00000c90</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_70" data-ref="_M/BNX_DMA_RCHAN_STAT_70">BNX_DMA_RCHAN_STAT_70</dfn>			0x00000c94</u></td></tr>
<tr><th id="2023">2023</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_71" data-ref="_M/BNX_DMA_RCHAN_STAT_71">BNX_DMA_RCHAN_STAT_71</dfn>			0x00000c98</u></td></tr>
<tr><th id="2024">2024</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_RCHAN_STAT_72" data-ref="_M/BNX_DMA_RCHAN_STAT_72">BNX_DMA_RCHAN_STAT_72</dfn>			0x00000c9c</u></td></tr>
<tr><th id="2025">2025</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_00" data-ref="_M/BNX_DMA_WCHAN_STAT_00">BNX_DMA_WCHAN_STAT_00</dfn>			0x00000ca0</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW" data-ref="_M/BNX_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW">BNX_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW</dfn>	 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_01" data-ref="_M/BNX_DMA_WCHAN_STAT_01">BNX_DMA_WCHAN_STAT_01</dfn>				0x00000ca4</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH" data-ref="_M/BNX_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH">BNX_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH</dfn>	 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_02" data-ref="_M/BNX_DMA_WCHAN_STAT_02">BNX_DMA_WCHAN_STAT_02</dfn>			0x00000ca8</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_02_LENGTH" data-ref="_M/BNX_DMA_WCHAN_STAT_02_LENGTH">BNX_DMA_WCHAN_STAT_02_LENGTH</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_02_WORD_SWAP" data-ref="_M/BNX_DMA_WCHAN_STAT_02_WORD_SWAP">BNX_DMA_WCHAN_STAT_02_WORD_SWAP</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_02_BYTE_SWAP" data-ref="_M/BNX_DMA_WCHAN_STAT_02_BYTE_SWAP">BNX_DMA_WCHAN_STAT_02_BYTE_SWAP</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_02_PRIORITY_LVL" data-ref="_M/BNX_DMA_WCHAN_STAT_02_PRIORITY_LVL">BNX_DMA_WCHAN_STAT_02_PRIORITY_LVL</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2036">2036</th><td></td></tr>
<tr><th id="2037">2037</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_10" data-ref="_M/BNX_DMA_WCHAN_STAT_10">BNX_DMA_WCHAN_STAT_10</dfn>			0x00000cac</u></td></tr>
<tr><th id="2038">2038</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_11" data-ref="_M/BNX_DMA_WCHAN_STAT_11">BNX_DMA_WCHAN_STAT_11</dfn>			0x00000cb0</u></td></tr>
<tr><th id="2039">2039</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_12" data-ref="_M/BNX_DMA_WCHAN_STAT_12">BNX_DMA_WCHAN_STAT_12</dfn>			0x00000cb4</u></td></tr>
<tr><th id="2040">2040</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_20" data-ref="_M/BNX_DMA_WCHAN_STAT_20">BNX_DMA_WCHAN_STAT_20</dfn>			0x00000cb8</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_21" data-ref="_M/BNX_DMA_WCHAN_STAT_21">BNX_DMA_WCHAN_STAT_21</dfn>			0x00000cbc</u></td></tr>
<tr><th id="2042">2042</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_22" data-ref="_M/BNX_DMA_WCHAN_STAT_22">BNX_DMA_WCHAN_STAT_22</dfn>			0x00000cc0</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_30" data-ref="_M/BNX_DMA_WCHAN_STAT_30">BNX_DMA_WCHAN_STAT_30</dfn>			0x00000cc4</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_31" data-ref="_M/BNX_DMA_WCHAN_STAT_31">BNX_DMA_WCHAN_STAT_31</dfn>			0x00000cc8</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_32" data-ref="_M/BNX_DMA_WCHAN_STAT_32">BNX_DMA_WCHAN_STAT_32</dfn>			0x00000ccc</u></td></tr>
<tr><th id="2046">2046</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_40" data-ref="_M/BNX_DMA_WCHAN_STAT_40">BNX_DMA_WCHAN_STAT_40</dfn>			0x00000cd0</u></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_41" data-ref="_M/BNX_DMA_WCHAN_STAT_41">BNX_DMA_WCHAN_STAT_41</dfn>			0x00000cd4</u></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_42" data-ref="_M/BNX_DMA_WCHAN_STAT_42">BNX_DMA_WCHAN_STAT_42</dfn>			0x00000cd8</u></td></tr>
<tr><th id="2049">2049</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_50" data-ref="_M/BNX_DMA_WCHAN_STAT_50">BNX_DMA_WCHAN_STAT_50</dfn>			0x00000cdc</u></td></tr>
<tr><th id="2050">2050</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_51" data-ref="_M/BNX_DMA_WCHAN_STAT_51">BNX_DMA_WCHAN_STAT_51</dfn>			0x00000ce0</u></td></tr>
<tr><th id="2051">2051</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_52" data-ref="_M/BNX_DMA_WCHAN_STAT_52">BNX_DMA_WCHAN_STAT_52</dfn>			0x00000ce4</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_60" data-ref="_M/BNX_DMA_WCHAN_STAT_60">BNX_DMA_WCHAN_STAT_60</dfn>			0x00000ce8</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_61" data-ref="_M/BNX_DMA_WCHAN_STAT_61">BNX_DMA_WCHAN_STAT_61</dfn>			0x00000cec</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_62" data-ref="_M/BNX_DMA_WCHAN_STAT_62">BNX_DMA_WCHAN_STAT_62</dfn>			0x00000cf0</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_70" data-ref="_M/BNX_DMA_WCHAN_STAT_70">BNX_DMA_WCHAN_STAT_70</dfn>			0x00000cf4</u></td></tr>
<tr><th id="2056">2056</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_71" data-ref="_M/BNX_DMA_WCHAN_STAT_71">BNX_DMA_WCHAN_STAT_71</dfn>			0x00000cf8</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_WCHAN_STAT_72" data-ref="_M/BNX_DMA_WCHAN_STAT_72">BNX_DMA_WCHAN_STAT_72</dfn>			0x00000cfc</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_00" data-ref="_M/BNX_DMA_ARB_STAT_00">BNX_DMA_ARB_STAT_00</dfn>			0x00000d00</u></td></tr>
<tr><th id="2059">2059</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_00_MASTER" data-ref="_M/BNX_DMA_ARB_STAT_00_MASTER">BNX_DMA_ARB_STAT_00_MASTER</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_00_MASTER_ENC" data-ref="_M/BNX_DMA_ARB_STAT_00_MASTER_ENC">BNX_DMA_ARB_STAT_00_MASTER_ENC</dfn>		 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_00_CUR_BINMSTR" data-ref="_M/BNX_DMA_ARB_STAT_00_CUR_BINMSTR">BNX_DMA_ARB_STAT_00_CUR_BINMSTR</dfn>		 (0xffL&lt;&lt;24)</u></td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01" data-ref="_M/BNX_DMA_ARB_STAT_01">BNX_DMA_ARB_STAT_01</dfn>			0x00000d04</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01_LPR_RPTR" data-ref="_M/BNX_DMA_ARB_STAT_01_LPR_RPTR">BNX_DMA_ARB_STAT_01_LPR_RPTR</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01_LPR_WPTR" data-ref="_M/BNX_DMA_ARB_STAT_01_LPR_WPTR">BNX_DMA_ARB_STAT_01_LPR_WPTR</dfn>		 (0xfL&lt;&lt;4)</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01_LPB_RPTR" data-ref="_M/BNX_DMA_ARB_STAT_01_LPB_RPTR">BNX_DMA_ARB_STAT_01_LPB_RPTR</dfn>		 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01_LPB_WPTR" data-ref="_M/BNX_DMA_ARB_STAT_01_LPB_WPTR">BNX_DMA_ARB_STAT_01_LPB_WPTR</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01_HPR_RPTR" data-ref="_M/BNX_DMA_ARB_STAT_01_HPR_RPTR">BNX_DMA_ARB_STAT_01_HPR_RPTR</dfn>		 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01_HPR_WPTR" data-ref="_M/BNX_DMA_ARB_STAT_01_HPR_WPTR">BNX_DMA_ARB_STAT_01_HPR_WPTR</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01_HPB_RPTR" data-ref="_M/BNX_DMA_ARB_STAT_01_HPB_RPTR">BNX_DMA_ARB_STAT_01_HPB_RPTR</dfn>		 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ARB_STAT_01_HPB_WPTR" data-ref="_M/BNX_DMA_ARB_STAT_01_HPB_WPTR">BNX_DMA_ARB_STAT_01_HPB_WPTR</dfn>		 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL0_CMD" data-ref="_M/BNX_DMA_FUSE_CTRL0_CMD">BNX_DMA_FUSE_CTRL0_CMD</dfn>			0x00000f00</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL0_CMD_PWRUP_DONE" data-ref="_M/BNX_DMA_FUSE_CTRL0_CMD_PWRUP_DONE">BNX_DMA_FUSE_CTRL0_CMD_PWRUP_DONE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL0_CMD_SHIFT_DONE" data-ref="_M/BNX_DMA_FUSE_CTRL0_CMD_SHIFT_DONE">BNX_DMA_FUSE_CTRL0_CMD_SHIFT_DONE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL0_CMD_SHIFT" data-ref="_M/BNX_DMA_FUSE_CTRL0_CMD_SHIFT">BNX_DMA_FUSE_CTRL0_CMD_SHIFT</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL0_CMD_LOAD" data-ref="_M/BNX_DMA_FUSE_CTRL0_CMD_LOAD">BNX_DMA_FUSE_CTRL0_CMD_LOAD</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL0_CMD_SEL" data-ref="_M/BNX_DMA_FUSE_CTRL0_CMD_SEL">BNX_DMA_FUSE_CTRL0_CMD_SEL</dfn>		 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL0_DATA" data-ref="_M/BNX_DMA_FUSE_CTRL0_DATA">BNX_DMA_FUSE_CTRL0_DATA</dfn>			0x00000f04</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL1_CMD" data-ref="_M/BNX_DMA_FUSE_CTRL1_CMD">BNX_DMA_FUSE_CTRL1_CMD</dfn>			0x00000f08</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL1_CMD_PWRUP_DONE" data-ref="_M/BNX_DMA_FUSE_CTRL1_CMD_PWRUP_DONE">BNX_DMA_FUSE_CTRL1_CMD_PWRUP_DONE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL1_CMD_SHIFT_DONE" data-ref="_M/BNX_DMA_FUSE_CTRL1_CMD_SHIFT_DONE">BNX_DMA_FUSE_CTRL1_CMD_SHIFT_DONE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL1_CMD_SHIFT" data-ref="_M/BNX_DMA_FUSE_CTRL1_CMD_SHIFT">BNX_DMA_FUSE_CTRL1_CMD_SHIFT</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL1_CMD_LOAD" data-ref="_M/BNX_DMA_FUSE_CTRL1_CMD_LOAD">BNX_DMA_FUSE_CTRL1_CMD_LOAD</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL1_CMD_SEL" data-ref="_M/BNX_DMA_FUSE_CTRL1_CMD_SEL">BNX_DMA_FUSE_CTRL1_CMD_SEL</dfn>		 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL1_DATA" data-ref="_M/BNX_DMA_FUSE_CTRL1_DATA">BNX_DMA_FUSE_CTRL1_DATA</dfn>			0x00000f0c</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL2_CMD" data-ref="_M/BNX_DMA_FUSE_CTRL2_CMD">BNX_DMA_FUSE_CTRL2_CMD</dfn>			0x00000f10</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL2_CMD_PWRUP_DONE" data-ref="_M/BNX_DMA_FUSE_CTRL2_CMD_PWRUP_DONE">BNX_DMA_FUSE_CTRL2_CMD_PWRUP_DONE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL2_CMD_SHIFT_DONE" data-ref="_M/BNX_DMA_FUSE_CTRL2_CMD_SHIFT_DONE">BNX_DMA_FUSE_CTRL2_CMD_SHIFT_DONE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2092">2092</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL2_CMD_SHIFT" data-ref="_M/BNX_DMA_FUSE_CTRL2_CMD_SHIFT">BNX_DMA_FUSE_CTRL2_CMD_SHIFT</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2093">2093</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL2_CMD_LOAD" data-ref="_M/BNX_DMA_FUSE_CTRL2_CMD_LOAD">BNX_DMA_FUSE_CTRL2_CMD_LOAD</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL2_CMD_SEL" data-ref="_M/BNX_DMA_FUSE_CTRL2_CMD_SEL">BNX_DMA_FUSE_CTRL2_CMD_SEL</dfn>		 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="2095">2095</th><td></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_FUSE_CTRL2_DATA" data-ref="_M/BNX_DMA_FUSE_CTRL2_DATA">BNX_DMA_FUSE_CTRL2_DATA</dfn>			0x00000f14</u></td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td><i>/*</i></td></tr>
<tr><th id="2100">2100</th><td><i> *  context_reg definition</i></td></tr>
<tr><th id="2101">2101</th><td><i> *  offset: 0x1000</i></td></tr>
<tr><th id="2102">2102</th><td><i> */</i></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND" data-ref="_M/BNX_CTX_COMMAND">BNX_CTX_COMMAND</dfn>				0x00001000</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_ENABLED" data-ref="_M/BNX_CTX_COMMAND_ENABLED">BNX_CTX_COMMAND_ENABLED</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2105">2105</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_DISABLE_USAGE_CNT" data-ref="_M/BNX_CTX_COMMAND_DISABLE_USAGE_CNT">BNX_CTX_COMMAND_DISABLE_USAGE_CNT</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_DISABLE_PLRU" data-ref="_M/BNX_CTX_COMMAND_DISABLE_PLRU">BNX_CTX_COMMAND_DISABLE_PLRU</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_DISABLE_COMBINE_READ" data-ref="_M/BNX_CTX_COMMAND_DISABLE_COMBINE_READ">BNX_CTX_COMMAND_DISABLE_COMBINE_READ</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2108">2108</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_FLUSH_AHEAD" data-ref="_M/BNX_CTX_COMMAND_FLUSH_AHEAD">BNX_CTX_COMMAND_FLUSH_AHEAD</dfn>		 (0x1fL&lt;&lt;8)</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_MEM_INIT" data-ref="_M/BNX_CTX_COMMAND_MEM_INIT">BNX_CTX_COMMAND_MEM_INIT</dfn>		 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE">BNX_CTX_COMMAND_PAGE_SIZE</dfn>		 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="2111">2111</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_256" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_256">BNX_CTX_COMMAND_PAGE_SIZE_256</dfn>		 (0L&lt;&lt;16)</u></td></tr>
<tr><th id="2112">2112</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_512" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_512">BNX_CTX_COMMAND_PAGE_SIZE_512</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_1K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_1K">BNX_CTX_COMMAND_PAGE_SIZE_1K</dfn>		 (2L&lt;&lt;16)</u></td></tr>
<tr><th id="2114">2114</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_2K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_2K">BNX_CTX_COMMAND_PAGE_SIZE_2K</dfn>		 (3L&lt;&lt;16)</u></td></tr>
<tr><th id="2115">2115</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_4K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_4K">BNX_CTX_COMMAND_PAGE_SIZE_4K</dfn>		 (4L&lt;&lt;16)</u></td></tr>
<tr><th id="2116">2116</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_8K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_8K">BNX_CTX_COMMAND_PAGE_SIZE_8K</dfn>		 (5L&lt;&lt;16)</u></td></tr>
<tr><th id="2117">2117</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_16K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_16K">BNX_CTX_COMMAND_PAGE_SIZE_16K</dfn>		 (6L&lt;&lt;16)</u></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_32K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_32K">BNX_CTX_COMMAND_PAGE_SIZE_32K</dfn>		 (7L&lt;&lt;16)</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_64K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_64K">BNX_CTX_COMMAND_PAGE_SIZE_64K</dfn>		 (8L&lt;&lt;16)</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_128K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_128K">BNX_CTX_COMMAND_PAGE_SIZE_128K</dfn>		 (9L&lt;&lt;16)</u></td></tr>
<tr><th id="2121">2121</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_256K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_256K">BNX_CTX_COMMAND_PAGE_SIZE_256K</dfn>		 (10L&lt;&lt;16)</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_512K" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_512K">BNX_CTX_COMMAND_PAGE_SIZE_512K</dfn>		 (11L&lt;&lt;16)</u></td></tr>
<tr><th id="2123">2123</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_COMMAND_PAGE_SIZE_1M" data-ref="_M/BNX_CTX_COMMAND_PAGE_SIZE_1M">BNX_CTX_COMMAND_PAGE_SIZE_1M</dfn>		 (12L&lt;&lt;16)</u></td></tr>
<tr><th id="2124">2124</th><td></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_STATUS" data-ref="_M/BNX_CTX_STATUS">BNX_CTX_STATUS</dfn>				0x00001004</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_STATUS_LOCK_WAIT" data-ref="_M/BNX_CTX_STATUS_LOCK_WAIT">BNX_CTX_STATUS_LOCK_WAIT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2127">2127</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_STATUS_READ_STAT" data-ref="_M/BNX_CTX_STATUS_READ_STAT">BNX_CTX_STATUS_READ_STAT</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_STATUS_WRITE_STAT" data-ref="_M/BNX_CTX_STATUS_WRITE_STAT">BNX_CTX_STATUS_WRITE_STAT</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_STATUS_ACC_STALL_STAT" data-ref="_M/BNX_CTX_STATUS_ACC_STALL_STAT">BNX_CTX_STATUS_ACC_STALL_STAT</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_STATUS_LOCK_STALL_STAT" data-ref="_M/BNX_CTX_STATUS_LOCK_STALL_STAT">BNX_CTX_STATUS_LOCK_STALL_STAT</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_VIRT_ADDR" data-ref="_M/BNX_CTX_VIRT_ADDR">BNX_CTX_VIRT_ADDR</dfn>			0x00001008</u></td></tr>
<tr><th id="2133">2133</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_VIRT_ADDR_VIRT_ADDR" data-ref="_M/BNX_CTX_VIRT_ADDR_VIRT_ADDR">BNX_CTX_VIRT_ADDR_VIRT_ADDR</dfn>		 (0x7fffL&lt;&lt;6)</u></td></tr>
<tr><th id="2134">2134</th><td></td></tr>
<tr><th id="2135">2135</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_PAGE_TBL" data-ref="_M/BNX_CTX_PAGE_TBL">BNX_CTX_PAGE_TBL</dfn>			0x0000100c</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_PAGE_TBL_PAGE_TBL" data-ref="_M/BNX_CTX_PAGE_TBL_PAGE_TBL">BNX_CTX_PAGE_TBL_PAGE_TBL</dfn>		 (0x3fffL&lt;&lt;6)</u></td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_DATA_ADR" data-ref="_M/BNX_CTX_DATA_ADR">BNX_CTX_DATA_ADR</dfn>			0x00001010</u></td></tr>
<tr><th id="2139">2139</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_DATA_ADR_DATA_ADR" data-ref="_M/BNX_CTX_DATA_ADR_DATA_ADR">BNX_CTX_DATA_ADR_DATA_ADR</dfn>		 (0x7ffffL&lt;&lt;2)</u></td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_DATA" data-ref="_M/BNX_CTX_DATA">BNX_CTX_DATA</dfn>				0x00001014</u></td></tr>
<tr><th id="2142">2142</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK" data-ref="_M/BNX_CTX_LOCK">BNX_CTX_LOCK</dfn>				0x00001018</u></td></tr>
<tr><th id="2143">2143</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_TYPE" data-ref="_M/BNX_CTX_LOCK_TYPE">BNX_CTX_LOCK_TYPE</dfn>			 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="2144">2144</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_VOID" data-ref="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_VOID">BNX_CTX_LOCK_TYPE_LOCK_TYPE_VOID</dfn>	 (0x0L&lt;&lt;0)</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL" data-ref="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL">BNX_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL</dfn>	 (0x1L&lt;&lt;0)</u></td></tr>
<tr><th id="2146">2146</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_TX" data-ref="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_TX">BNX_CTX_LOCK_TYPE_LOCK_TYPE_TX</dfn>		 (0x2L&lt;&lt;0)</u></td></tr>
<tr><th id="2147">2147</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_TIMER" data-ref="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_TIMER">BNX_CTX_LOCK_TYPE_LOCK_TYPE_TIMER</dfn>	 (0x4L&lt;&lt;0)</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE" data-ref="_M/BNX_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE">BNX_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE</dfn>	 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="2149">2149</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_CID_VALUE" data-ref="_M/BNX_CTX_LOCK_CID_VALUE">BNX_CTX_LOCK_CID_VALUE</dfn>			 (0x3fffL&lt;&lt;7)</u></td></tr>
<tr><th id="2150">2150</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_GRANTED" data-ref="_M/BNX_CTX_LOCK_GRANTED">BNX_CTX_LOCK_GRANTED</dfn>			 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="2151">2151</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_MODE" data-ref="_M/BNX_CTX_LOCK_MODE">BNX_CTX_LOCK_MODE</dfn>			 (0x7L&lt;&lt;27)</u></td></tr>
<tr><th id="2152">2152</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_MODE_UNLOCK" data-ref="_M/BNX_CTX_LOCK_MODE_UNLOCK">BNX_CTX_LOCK_MODE_UNLOCK</dfn>		 (0x0L&lt;&lt;27)</u></td></tr>
<tr><th id="2153">2153</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_MODE_IMMEDIATE" data-ref="_M/BNX_CTX_LOCK_MODE_IMMEDIATE">BNX_CTX_LOCK_MODE_IMMEDIATE</dfn>		 (0x1L&lt;&lt;27)</u></td></tr>
<tr><th id="2154">2154</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_MODE_SURE" data-ref="_M/BNX_CTX_LOCK_MODE_SURE">BNX_CTX_LOCK_MODE_SURE</dfn>			 (0x2L&lt;&lt;27)</u></td></tr>
<tr><th id="2155">2155</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_STATUS" data-ref="_M/BNX_CTX_LOCK_STATUS">BNX_CTX_LOCK_STATUS</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2156">2156</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_LOCK_REQ" data-ref="_M/BNX_CTX_LOCK_REQ">BNX_CTX_LOCK_REQ</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2157">2157</th><td></td></tr>
<tr><th id="2158">2158</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_CTRL" data-ref="_M/BNX_CTX_CTX_CTRL">BNX_CTX_CTX_CTRL</dfn>			0x0000101c</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_CTRL_CTX_ADDR" data-ref="_M/BNX_CTX_CTX_CTRL_CTX_ADDR">BNX_CTX_CTX_CTRL_CTX_ADDR</dfn>		(0x7ffffL&lt;&lt;2)</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_CTRL_MOD_USAGE_CNT" data-ref="_M/BNX_CTX_CTX_CTRL_MOD_USAGE_CNT">BNX_CTX_CTX_CTRL_MOD_USAGE_CNT</dfn>		(0x3L&lt;&lt;21)</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_CTRL_NO_RAM_ACC" data-ref="_M/BNX_CTX_CTX_CTRL_NO_RAM_ACC">BNX_CTX_CTX_CTRL_NO_RAM_ACC</dfn>		(1L&lt;&lt;23)</u></td></tr>
<tr><th id="2162">2162</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_CTRL_PREFETCH_SIZE" data-ref="_M/BNX_CTX_CTX_CTRL_PREFETCH_SIZE">BNX_CTX_CTX_CTRL_PREFETCH_SIZE</dfn>		(0x3L&lt;&lt;24)</u></td></tr>
<tr><th id="2163">2163</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_CTRL_ATTR" data-ref="_M/BNX_CTX_CTX_CTRL_ATTR">BNX_CTX_CTX_CTRL_ATTR</dfn>			(1L&lt;&lt;26)</u></td></tr>
<tr><th id="2164">2164</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_CTRL_WRITE_REQ" data-ref="_M/BNX_CTX_CTX_CTRL_WRITE_REQ">BNX_CTX_CTX_CTRL_WRITE_REQ</dfn>		(1L&lt;&lt;30)</u></td></tr>
<tr><th id="2165">2165</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_CTRL_READ_REQ" data-ref="_M/BNX_CTX_CTX_CTRL_READ_REQ">BNX_CTX_CTX_CTRL_READ_REQ</dfn>		(1L&lt;&lt;31)</u></td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CTX_DATA" data-ref="_M/BNX_CTX_CTX_DATA">BNX_CTX_CTX_DATA</dfn>			0x00001020</u></td></tr>
<tr><th id="2168">2168</th><td></td></tr>
<tr><th id="2169">2169</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS" data-ref="_M/BNX_CTX_ACCESS_STATUS">BNX_CTX_ACCESS_STATUS</dfn>				0x00001040</u></td></tr>
<tr><th id="2170">2170</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS_MASTERENCODED" data-ref="_M/BNX_CTX_ACCESS_STATUS_MASTERENCODED">BNX_CTX_ACCESS_STATUS_MASTERENCODED</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="2171">2171</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS_ACCESSMEMORYSM" data-ref="_M/BNX_CTX_ACCESS_STATUS_ACCESSMEMORYSM">BNX_CTX_ACCESS_STATUS_ACCESSMEMORYSM</dfn>		 (0x3L&lt;&lt;10)</u></td></tr>
<tr><th id="2172">2172</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS_PAGETABLEINITSM" data-ref="_M/BNX_CTX_ACCESS_STATUS_PAGETABLEINITSM">BNX_CTX_ACCESS_STATUS_PAGETABLEINITSM</dfn>		 (0x3L&lt;&lt;12)</u></td></tr>
<tr><th id="2173">2173</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM" data-ref="_M/BNX_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM">BNX_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM</dfn>	 (0x3L&lt;&lt;14)</u></td></tr>
<tr><th id="2174">2174</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS_QUALIFIED_REQUEST" data-ref="_M/BNX_CTX_ACCESS_STATUS_QUALIFIED_REQUEST">BNX_CTX_ACCESS_STATUS_QUALIFIED_REQUEST</dfn>		 (0x7ffL&lt;&lt;17)</u></td></tr>
<tr><th id="2175">2175</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI" data-ref="_M/BNX_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI">BNX_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI</dfn>	 (0x1fL&lt;&lt;0)</u></td></tr>
<tr><th id="2176">2176</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI" data-ref="_M/BNX_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI">BNX_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI</dfn>	 (0x1fL&lt;&lt;5)</u></td></tr>
<tr><th id="2177">2177</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_ACCESS_STATUS_REQUEST_XI" data-ref="_M/BNX_CTX_ACCESS_STATUS_REQUEST_XI">BNX_CTX_ACCESS_STATUS_REQUEST_XI</dfn>		 (0x3fffffL&lt;&lt;10)</u></td></tr>
<tr><th id="2178">2178</th><td></td></tr>
<tr><th id="2179">2179</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_DBG_LOCK_STATUS" data-ref="_M/BNX_CTX_DBG_LOCK_STATUS">BNX_CTX_DBG_LOCK_STATUS</dfn>			0x00001044</u></td></tr>
<tr><th id="2180">2180</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_DBG_LOCK_STATUS_SM" data-ref="_M/BNX_CTX_DBG_LOCK_STATUS_SM">BNX_CTX_DBG_LOCK_STATUS_SM</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="2181">2181</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_DBG_LOCK_STATUS_MATCH" data-ref="_M/BNX_CTX_DBG_LOCK_STATUS_MATCH">BNX_CTX_DBG_LOCK_STATUS_MATCH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="2182">2182</th><td></td></tr>
<tr><th id="2183">2183</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_0" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_0">BNX_CTX_CHNL_LOCK_STATUS_0</dfn>		0x00001080</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_0_CID" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_0_CID">BNX_CTX_CHNL_LOCK_STATUS_0_CID</dfn>		 (0x3fffL&lt;&lt;0)</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_0_TYPE" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_0_TYPE">BNX_CTX_CHNL_LOCK_STATUS_0_TYPE</dfn>		 (0x3L&lt;&lt;14)</u></td></tr>
<tr><th id="2186">2186</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_0_MODE" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_0_MODE">BNX_CTX_CHNL_LOCK_STATUS_0_MODE</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2187">2187</th><td></td></tr>
<tr><th id="2188">2188</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_1" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_1">BNX_CTX_CHNL_LOCK_STATUS_1</dfn>		0x00001084</u></td></tr>
<tr><th id="2189">2189</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_2" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_2">BNX_CTX_CHNL_LOCK_STATUS_2</dfn>		0x00001088</u></td></tr>
<tr><th id="2190">2190</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_3" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_3">BNX_CTX_CHNL_LOCK_STATUS_3</dfn>		0x0000108c</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_4" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_4">BNX_CTX_CHNL_LOCK_STATUS_4</dfn>		0x00001090</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_5" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_5">BNX_CTX_CHNL_LOCK_STATUS_5</dfn>		0x00001094</u></td></tr>
<tr><th id="2193">2193</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_6" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_6">BNX_CTX_CHNL_LOCK_STATUS_6</dfn>		0x00001098</u></td></tr>
<tr><th id="2194">2194</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_7" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_7">BNX_CTX_CHNL_LOCK_STATUS_7</dfn>		0x0000109c</u></td></tr>
<tr><th id="2195">2195</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CHNL_LOCK_STATUS_8" data-ref="_M/BNX_CTX_CHNL_LOCK_STATUS_8">BNX_CTX_CHNL_LOCK_STATUS_8</dfn>		0x000010a0</u></td></tr>
<tr><th id="2196">2196</th><td></td></tr>
<tr><th id="2197">2197</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_CACHE_DATA" data-ref="_M/BNX_CTX_CACHE_DATA">BNX_CTX_CACHE_DATA</dfn>				0x000010c4</u></td></tr>
<tr><th id="2198">2198</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_HOST_PAGE_TBL_CTRL" data-ref="_M/BNX_CTX_HOST_PAGE_TBL_CTRL">BNX_CTX_HOST_PAGE_TBL_CTRL</dfn>			0x000010c8</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR" data-ref="_M/BNX_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR">BNX_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR</dfn>	 (0x1ffL&lt;&lt;0)</u></td></tr>
<tr><th id="2200">2200</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ" data-ref="_M/BNX_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ">BNX_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2201">2201</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_HOST_PAGE_TBL_CTRL_READ_REQ" data-ref="_M/BNX_CTX_HOST_PAGE_TBL_CTRL_READ_REQ">BNX_CTX_HOST_PAGE_TBL_CTRL_READ_REQ</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2202">2202</th><td></td></tr>
<tr><th id="2203">2203</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_HOST_PAGE_TBL_DATA0" data-ref="_M/BNX_CTX_HOST_PAGE_TBL_DATA0">BNX_CTX_HOST_PAGE_TBL_DATA0</dfn>		0x000010cc</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_HOST_PAGE_TBL_DATA0_VALID" data-ref="_M/BNX_CTX_HOST_PAGE_TBL_DATA0_VALID">BNX_CTX_HOST_PAGE_TBL_DATA0_VALID</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2205">2205</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_HOST_PAGE_TBL_DATA0_VALUE" data-ref="_M/BNX_CTX_HOST_PAGE_TBL_DATA0_VALUE">BNX_CTX_HOST_PAGE_TBL_DATA0_VALUE</dfn>	 (0xffffffL&lt;&lt;8)</u></td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_HOST_PAGE_TBL_DATA1" data-ref="_M/BNX_CTX_HOST_PAGE_TBL_DATA1">BNX_CTX_HOST_PAGE_TBL_DATA1</dfn>		0x000010d0</u></td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td><i>/*</i></td></tr>
<tr><th id="2210">2210</th><td><i> *  emac_reg definition</i></td></tr>
<tr><th id="2211">2211</th><td><i> *  offset: 0x1400</i></td></tr>
<tr><th id="2212">2212</th><td><i> */</i></td></tr>
<tr><th id="2213">2213</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE" data-ref="_M/BNX_EMAC_MODE">BNX_EMAC_MODE</dfn>				0x00001400</u></td></tr>
<tr><th id="2214">2214</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_RESET" data-ref="_M/BNX_EMAC_MODE_RESET">BNX_EMAC_MODE_RESET</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_HALF_DUPLEX" data-ref="_M/BNX_EMAC_MODE_HALF_DUPLEX">BNX_EMAC_MODE_HALF_DUPLEX</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2216">2216</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_PORT" data-ref="_M/BNX_EMAC_MODE_PORT">BNX_EMAC_MODE_PORT</dfn>			 (0x3L&lt;&lt;2)</u></td></tr>
<tr><th id="2217">2217</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_PORT_NONE" data-ref="_M/BNX_EMAC_MODE_PORT_NONE">BNX_EMAC_MODE_PORT_NONE</dfn>			 (0L&lt;&lt;2)</u></td></tr>
<tr><th id="2218">2218</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_PORT_MII" data-ref="_M/BNX_EMAC_MODE_PORT_MII">BNX_EMAC_MODE_PORT_MII</dfn>			 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2219">2219</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_PORT_GMII" data-ref="_M/BNX_EMAC_MODE_PORT_GMII">BNX_EMAC_MODE_PORT_GMII</dfn>			 (2L&lt;&lt;2)</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_PORT_MII_10" data-ref="_M/BNX_EMAC_MODE_PORT_MII_10">BNX_EMAC_MODE_PORT_MII_10</dfn>		 (3L&lt;&lt;2)</u></td></tr>
<tr><th id="2221">2221</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_MAC_LOOP" data-ref="_M/BNX_EMAC_MODE_MAC_LOOP">BNX_EMAC_MODE_MAC_LOOP</dfn>			 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2222">2222</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_25G" data-ref="_M/BNX_EMAC_MODE_25G">BNX_EMAC_MODE_25G</dfn>			 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="2223">2223</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_TAGGED_MAC_CTL" data-ref="_M/BNX_EMAC_MODE_TAGGED_MAC_CTL">BNX_EMAC_MODE_TAGGED_MAC_CTL</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="2224">2224</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_TX_BURST" data-ref="_M/BNX_EMAC_MODE_TX_BURST">BNX_EMAC_MODE_TX_BURST</dfn>			 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="2225">2225</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_MAX_DEFER_DROP_ENA" data-ref="_M/BNX_EMAC_MODE_MAX_DEFER_DROP_ENA">BNX_EMAC_MODE_MAX_DEFER_DROP_ENA</dfn>	 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="2226">2226</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_EXT_LINK_POL" data-ref="_M/BNX_EMAC_MODE_EXT_LINK_POL">BNX_EMAC_MODE_EXT_LINK_POL</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="2227">2227</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_FORCE_LINK" data-ref="_M/BNX_EMAC_MODE_FORCE_LINK">BNX_EMAC_MODE_FORCE_LINK</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2228">2228</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_MPKT" data-ref="_M/BNX_EMAC_MODE_MPKT">BNX_EMAC_MODE_MPKT</dfn>			 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_MPKT_RCVD" data-ref="_M/BNX_EMAC_MODE_MPKT_RCVD">BNX_EMAC_MODE_MPKT_RCVD</dfn>			 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2230">2230</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MODE_ACPI_RCVD" data-ref="_M/BNX_EMAC_MODE_ACPI_RCVD">BNX_EMAC_MODE_ACPI_RCVD</dfn>			 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_STATUS" data-ref="_M/BNX_EMAC_STATUS">BNX_EMAC_STATUS</dfn>				0x00001404</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_STATUS_LINK" data-ref="_M/BNX_EMAC_STATUS_LINK">BNX_EMAC_STATUS_LINK</dfn>			 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2234">2234</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_STATUS_LINK_CHANGE" data-ref="_M/BNX_EMAC_STATUS_LINK_CHANGE">BNX_EMAC_STATUS_LINK_CHANGE</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="2235">2235</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_STATUS_MI_COMPLETE" data-ref="_M/BNX_EMAC_STATUS_MI_COMPLETE">BNX_EMAC_STATUS_MI_COMPLETE</dfn>		 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="2236">2236</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_STATUS_MI_INT" data-ref="_M/BNX_EMAC_STATUS_MI_INT">BNX_EMAC_STATUS_MI_INT</dfn>			 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="2237">2237</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_STATUS_AP_ERROR" data-ref="_M/BNX_EMAC_STATUS_AP_ERROR">BNX_EMAC_STATUS_AP_ERROR</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2238">2238</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_STATUS_PARITY_ERROR_STATE" data-ref="_M/BNX_EMAC_STATUS_PARITY_ERROR_STATE">BNX_EMAC_STATUS_PARITY_ERROR_STATE</dfn>	 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2239">2239</th><td></td></tr>
<tr><th id="2240">2240</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_ATTENTION_ENA" data-ref="_M/BNX_EMAC_ATTENTION_ENA">BNX_EMAC_ATTENTION_ENA</dfn>			0x00001408</u></td></tr>
<tr><th id="2241">2241</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_ATTENTION_ENA_LINK" data-ref="_M/BNX_EMAC_ATTENTION_ENA_LINK">BNX_EMAC_ATTENTION_ENA_LINK</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2242">2242</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_ATTENTION_ENA_MI_COMPLETE" data-ref="_M/BNX_EMAC_ATTENTION_ENA_MI_COMPLETE">BNX_EMAC_ATTENTION_ENA_MI_COMPLETE</dfn>	 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="2243">2243</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_ATTENTION_ENA_MI_INT" data-ref="_M/BNX_EMAC_ATTENTION_ENA_MI_INT">BNX_EMAC_ATTENTION_ENA_MI_INT</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="2244">2244</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_ATTENTION_ENA_AP_ERROR" data-ref="_M/BNX_EMAC_ATTENTION_ENA_AP_ERROR">BNX_EMAC_ATTENTION_ENA_AP_ERROR</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2245">2245</th><td></td></tr>
<tr><th id="2246">2246</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED" data-ref="_M/BNX_EMAC_LED">BNX_EMAC_LED</dfn>				0x0000140c</u></td></tr>
<tr><th id="2247">2247</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_OVERRIDE" data-ref="_M/BNX_EMAC_LED_OVERRIDE">BNX_EMAC_LED_OVERRIDE</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_1000MB_OVERRIDE" data-ref="_M/BNX_EMAC_LED_1000MB_OVERRIDE">BNX_EMAC_LED_1000MB_OVERRIDE</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2249">2249</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_100MB_OVERRIDE" data-ref="_M/BNX_EMAC_LED_100MB_OVERRIDE">BNX_EMAC_LED_100MB_OVERRIDE</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_10MB_OVERRIDE" data-ref="_M/BNX_EMAC_LED_10MB_OVERRIDE">BNX_EMAC_LED_10MB_OVERRIDE</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2251">2251</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_TRAFFIC_OVERRIDE" data-ref="_M/BNX_EMAC_LED_TRAFFIC_OVERRIDE">BNX_EMAC_LED_TRAFFIC_OVERRIDE</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2252">2252</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_BLNK_TRAFFIC" data-ref="_M/BNX_EMAC_LED_BLNK_TRAFFIC">BNX_EMAC_LED_BLNK_TRAFFIC</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="2253">2253</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_TRAFFIC" data-ref="_M/BNX_EMAC_LED_TRAFFIC">BNX_EMAC_LED_TRAFFIC</dfn>			 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="2254">2254</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_1000MB" data-ref="_M/BNX_EMAC_LED_1000MB">BNX_EMAC_LED_1000MB</dfn>			 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="2255">2255</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_100MB" data-ref="_M/BNX_EMAC_LED_100MB">BNX_EMAC_LED_100MB</dfn>			 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="2256">2256</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_10MB" data-ref="_M/BNX_EMAC_LED_10MB">BNX_EMAC_LED_10MB</dfn>			 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="2257">2257</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_TRAFFIC_STAT" data-ref="_M/BNX_EMAC_LED_TRAFFIC_STAT">BNX_EMAC_LED_TRAFFIC_STAT</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="2258">2258</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_BLNK_RATE" data-ref="_M/BNX_EMAC_LED_BLNK_RATE">BNX_EMAC_LED_BLNK_RATE</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_LED_BLNK_RATE_ENA" data-ref="_M/BNX_EMAC_LED_BLNK_RATE_ENA">BNX_EMAC_LED_BLNK_RATE_ENA</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH0" data-ref="_M/BNX_EMAC_MAC_MATCH0">BNX_EMAC_MAC_MATCH0</dfn>			0x00001410</u></td></tr>
<tr><th id="2262">2262</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH1" data-ref="_M/BNX_EMAC_MAC_MATCH1">BNX_EMAC_MAC_MATCH1</dfn>			0x00001414</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH2" data-ref="_M/BNX_EMAC_MAC_MATCH2">BNX_EMAC_MAC_MATCH2</dfn>			0x00001418</u></td></tr>
<tr><th id="2264">2264</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH3" data-ref="_M/BNX_EMAC_MAC_MATCH3">BNX_EMAC_MAC_MATCH3</dfn>			0x0000141c</u></td></tr>
<tr><th id="2265">2265</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH4" data-ref="_M/BNX_EMAC_MAC_MATCH4">BNX_EMAC_MAC_MATCH4</dfn>			0x00001420</u></td></tr>
<tr><th id="2266">2266</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH5" data-ref="_M/BNX_EMAC_MAC_MATCH5">BNX_EMAC_MAC_MATCH5</dfn>			0x00001424</u></td></tr>
<tr><th id="2267">2267</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH6" data-ref="_M/BNX_EMAC_MAC_MATCH6">BNX_EMAC_MAC_MATCH6</dfn>			0x00001428</u></td></tr>
<tr><th id="2268">2268</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH7" data-ref="_M/BNX_EMAC_MAC_MATCH7">BNX_EMAC_MAC_MATCH7</dfn>			0x0000142c</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH8" data-ref="_M/BNX_EMAC_MAC_MATCH8">BNX_EMAC_MAC_MATCH8</dfn>			0x00001430</u></td></tr>
<tr><th id="2270">2270</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH9" data-ref="_M/BNX_EMAC_MAC_MATCH9">BNX_EMAC_MAC_MATCH9</dfn>			0x00001434</u></td></tr>
<tr><th id="2271">2271</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH10" data-ref="_M/BNX_EMAC_MAC_MATCH10">BNX_EMAC_MAC_MATCH10</dfn>			0x00001438</u></td></tr>
<tr><th id="2272">2272</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH11" data-ref="_M/BNX_EMAC_MAC_MATCH11">BNX_EMAC_MAC_MATCH11</dfn>			0x0000143c</u></td></tr>
<tr><th id="2273">2273</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH12" data-ref="_M/BNX_EMAC_MAC_MATCH12">BNX_EMAC_MAC_MATCH12</dfn>			0x00001440</u></td></tr>
<tr><th id="2274">2274</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH13" data-ref="_M/BNX_EMAC_MAC_MATCH13">BNX_EMAC_MAC_MATCH13</dfn>			0x00001444</u></td></tr>
<tr><th id="2275">2275</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH14" data-ref="_M/BNX_EMAC_MAC_MATCH14">BNX_EMAC_MAC_MATCH14</dfn>			0x00001448</u></td></tr>
<tr><th id="2276">2276</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH15" data-ref="_M/BNX_EMAC_MAC_MATCH15">BNX_EMAC_MAC_MATCH15</dfn>			0x0000144c</u></td></tr>
<tr><th id="2277">2277</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH16" data-ref="_M/BNX_EMAC_MAC_MATCH16">BNX_EMAC_MAC_MATCH16</dfn>			0x00001450</u></td></tr>
<tr><th id="2278">2278</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH17" data-ref="_M/BNX_EMAC_MAC_MATCH17">BNX_EMAC_MAC_MATCH17</dfn>			0x00001454</u></td></tr>
<tr><th id="2279">2279</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH18" data-ref="_M/BNX_EMAC_MAC_MATCH18">BNX_EMAC_MAC_MATCH18</dfn>			0x00001458</u></td></tr>
<tr><th id="2280">2280</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH19" data-ref="_M/BNX_EMAC_MAC_MATCH19">BNX_EMAC_MAC_MATCH19</dfn>			0x0000145c</u></td></tr>
<tr><th id="2281">2281</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH20" data-ref="_M/BNX_EMAC_MAC_MATCH20">BNX_EMAC_MAC_MATCH20</dfn>			0x00001460</u></td></tr>
<tr><th id="2282">2282</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH21" data-ref="_M/BNX_EMAC_MAC_MATCH21">BNX_EMAC_MAC_MATCH21</dfn>			0x00001464</u></td></tr>
<tr><th id="2283">2283</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH22" data-ref="_M/BNX_EMAC_MAC_MATCH22">BNX_EMAC_MAC_MATCH22</dfn>			0x00001468</u></td></tr>
<tr><th id="2284">2284</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH23" data-ref="_M/BNX_EMAC_MAC_MATCH23">BNX_EMAC_MAC_MATCH23</dfn>			0x0000146c</u></td></tr>
<tr><th id="2285">2285</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH24" data-ref="_M/BNX_EMAC_MAC_MATCH24">BNX_EMAC_MAC_MATCH24</dfn>			0x00001470</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH25" data-ref="_M/BNX_EMAC_MAC_MATCH25">BNX_EMAC_MAC_MATCH25</dfn>			0x00001474</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH26" data-ref="_M/BNX_EMAC_MAC_MATCH26">BNX_EMAC_MAC_MATCH26</dfn>			0x00001478</u></td></tr>
<tr><th id="2288">2288</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH27" data-ref="_M/BNX_EMAC_MAC_MATCH27">BNX_EMAC_MAC_MATCH27</dfn>			0x0000147c</u></td></tr>
<tr><th id="2289">2289</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH28" data-ref="_M/BNX_EMAC_MAC_MATCH28">BNX_EMAC_MAC_MATCH28</dfn>			0x00001480</u></td></tr>
<tr><th id="2290">2290</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH29" data-ref="_M/BNX_EMAC_MAC_MATCH29">BNX_EMAC_MAC_MATCH29</dfn>			0x00001484</u></td></tr>
<tr><th id="2291">2291</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH30" data-ref="_M/BNX_EMAC_MAC_MATCH30">BNX_EMAC_MAC_MATCH30</dfn>			0x00001488</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MAC_MATCH31" data-ref="_M/BNX_EMAC_MAC_MATCH31">BNX_EMAC_MAC_MATCH31</dfn>			0x0000148c</u></td></tr>
<tr><th id="2293">2293</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_BACKOFF_SEED" data-ref="_M/BNX_EMAC_BACKOFF_SEED">BNX_EMAC_BACKOFF_SEED</dfn>			0x00001498</u></td></tr>
<tr><th id="2294">2294</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED" data-ref="_M/BNX_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED">BNX_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED</dfn>	 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="2295">2295</th><td></td></tr>
<tr><th id="2296">2296</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MTU_SIZE" data-ref="_M/BNX_EMAC_RX_MTU_SIZE">BNX_EMAC_RX_MTU_SIZE</dfn>			0x0000149c</u></td></tr>
<tr><th id="2297">2297</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MTU_SIZE_MTU_SIZE" data-ref="_M/BNX_EMAC_RX_MTU_SIZE_MTU_SIZE">BNX_EMAC_RX_MTU_SIZE_MTU_SIZE</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2298">2298</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MTU_SIZE_JUMBO_ENA" data-ref="_M/BNX_EMAC_RX_MTU_SIZE_JUMBO_ENA">BNX_EMAC_RX_MTU_SIZE_JUMBO_ENA</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2299">2299</th><td></td></tr>
<tr><th id="2300">2300</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL" data-ref="_M/BNX_EMAC_SERDES_CNTL">BNX_EMAC_SERDES_CNTL</dfn>			0x000014a4</u></td></tr>
<tr><th id="2301">2301</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_RXR" data-ref="_M/BNX_EMAC_SERDES_CNTL_RXR">BNX_EMAC_SERDES_CNTL_RXR</dfn>		 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="2302">2302</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_RXG" data-ref="_M/BNX_EMAC_SERDES_CNTL_RXG">BNX_EMAC_SERDES_CNTL_RXG</dfn>		 (0x3L&lt;&lt;3)</u></td></tr>
<tr><th id="2303">2303</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_RXCKSEL" data-ref="_M/BNX_EMAC_SERDES_CNTL_RXCKSEL">BNX_EMAC_SERDES_CNTL_RXCKSEL</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="2304">2304</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_TXBIAS" data-ref="_M/BNX_EMAC_SERDES_CNTL_TXBIAS">BNX_EMAC_SERDES_CNTL_TXBIAS</dfn>		 (0x7L&lt;&lt;7)</u></td></tr>
<tr><th id="2305">2305</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_BGMAX" data-ref="_M/BNX_EMAC_SERDES_CNTL_BGMAX">BNX_EMAC_SERDES_CNTL_BGMAX</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="2306">2306</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_BGMIN" data-ref="_M/BNX_EMAC_SERDES_CNTL_BGMIN">BNX_EMAC_SERDES_CNTL_BGMIN</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2307">2307</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_TXMODE" data-ref="_M/BNX_EMAC_SERDES_CNTL_TXMODE">BNX_EMAC_SERDES_CNTL_TXMODE</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="2308">2308</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_TXEDGE" data-ref="_M/BNX_EMAC_SERDES_CNTL_TXEDGE">BNX_EMAC_SERDES_CNTL_TXEDGE</dfn>		 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="2309">2309</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_SERDES_MODE" data-ref="_M/BNX_EMAC_SERDES_CNTL_SERDES_MODE">BNX_EMAC_SERDES_CNTL_SERDES_MODE</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="2310">2310</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_PLLTEST" data-ref="_M/BNX_EMAC_SERDES_CNTL_PLLTEST">BNX_EMAC_SERDES_CNTL_PLLTEST</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="2311">2311</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_CDET_EN" data-ref="_M/BNX_EMAC_SERDES_CNTL_CDET_EN">BNX_EMAC_SERDES_CNTL_CDET_EN</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2312">2312</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_TBI_LBK" data-ref="_M/BNX_EMAC_SERDES_CNTL_TBI_LBK">BNX_EMAC_SERDES_CNTL_TBI_LBK</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2313">2313</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_REMOTE_LBK" data-ref="_M/BNX_EMAC_SERDES_CNTL_REMOTE_LBK">BNX_EMAC_SERDES_CNTL_REMOTE_LBK</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2314">2314</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_REV_PHASE" data-ref="_M/BNX_EMAC_SERDES_CNTL_REV_PHASE">BNX_EMAC_SERDES_CNTL_REV_PHASE</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2315">2315</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_REGCTL12" data-ref="_M/BNX_EMAC_SERDES_CNTL_REGCTL12">BNX_EMAC_SERDES_CNTL_REGCTL12</dfn>		 (0x3L&lt;&lt;20)</u></td></tr>
<tr><th id="2316">2316</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_CNTL_REGCTL25" data-ref="_M/BNX_EMAC_SERDES_CNTL_REGCTL25">BNX_EMAC_SERDES_CNTL_REGCTL25</dfn>		 (0x3L&lt;&lt;22)</u></td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_STATUS" data-ref="_M/BNX_EMAC_SERDES_STATUS">BNX_EMAC_SERDES_STATUS</dfn>			0x000014a8</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_STATUS_RX_STAT" data-ref="_M/BNX_EMAC_SERDES_STATUS_RX_STAT">BNX_EMAC_SERDES_STATUS_RX_STAT</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="2320">2320</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_SERDES_STATUS_COMMA_DET" data-ref="_M/BNX_EMAC_SERDES_STATUS_COMMA_DET">BNX_EMAC_SERDES_STATUS_COMMA_DET</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM" data-ref="_M/BNX_EMAC_MDIO_COMM">BNX_EMAC_MDIO_COMM</dfn>			0x000014ac</u></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_DATA" data-ref="_M/BNX_EMAC_MDIO_COMM_DATA">BNX_EMAC_MDIO_COMM_DATA</dfn>			 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2324">2324</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_REG_ADDR" data-ref="_M/BNX_EMAC_MDIO_COMM_REG_ADDR">BNX_EMAC_MDIO_COMM_REG_ADDR</dfn>		 (0x1fL&lt;&lt;16)</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_PHY_ADDR" data-ref="_M/BNX_EMAC_MDIO_COMM_PHY_ADDR">BNX_EMAC_MDIO_COMM_PHY_ADDR</dfn>		 (0x1fL&lt;&lt;21)</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_COMMAND" data-ref="_M/BNX_EMAC_MDIO_COMM_COMMAND">BNX_EMAC_MDIO_COMM_COMMAND</dfn>		 (0x3L&lt;&lt;26)</u></td></tr>
<tr><th id="2327">2327</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0" data-ref="_M/BNX_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0">BNX_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0</dfn>	 (0L&lt;&lt;26)</u></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_COMMAND_WRITE" data-ref="_M/BNX_EMAC_MDIO_COMM_COMMAND_WRITE">BNX_EMAC_MDIO_COMM_COMMAND_WRITE</dfn>	 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_COMMAND_READ" data-ref="_M/BNX_EMAC_MDIO_COMM_COMMAND_READ">BNX_EMAC_MDIO_COMM_COMMAND_READ</dfn>		 (2L&lt;&lt;26)</u></td></tr>
<tr><th id="2330">2330</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3" data-ref="_M/BNX_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3">BNX_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3</dfn>	 (3L&lt;&lt;26)</u></td></tr>
<tr><th id="2331">2331</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_FAIL" data-ref="_M/BNX_EMAC_MDIO_COMM_FAIL">BNX_EMAC_MDIO_COMM_FAIL</dfn>			 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_START_BUSY" data-ref="_M/BNX_EMAC_MDIO_COMM_START_BUSY">BNX_EMAC_MDIO_COMM_START_BUSY</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_COMM_DISEXT" data-ref="_M/BNX_EMAC_MDIO_COMM_DISEXT">BNX_EMAC_MDIO_COMM_DISEXT</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_STATUS" data-ref="_M/BNX_EMAC_MDIO_STATUS">BNX_EMAC_MDIO_STATUS</dfn>			0x000014b0</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_STATUS_LINK" data-ref="_M/BNX_EMAC_MDIO_STATUS_LINK">BNX_EMAC_MDIO_STATUS_LINK</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2337">2337</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_STATUS_10MB" data-ref="_M/BNX_EMAC_MDIO_STATUS_10MB">BNX_EMAC_MDIO_STATUS_10MB</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE" data-ref="_M/BNX_EMAC_MDIO_MODE">BNX_EMAC_MDIO_MODE</dfn>			0x000014b4</u></td></tr>
<tr><th id="2340">2340</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE_SHORT_PREAMBLE" data-ref="_M/BNX_EMAC_MDIO_MODE_SHORT_PREAMBLE">BNX_EMAC_MDIO_MODE_SHORT_PREAMBLE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2341">2341</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE_AUTO_POLL" data-ref="_M/BNX_EMAC_MDIO_MODE_AUTO_POLL">BNX_EMAC_MDIO_MODE_AUTO_POLL</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2342">2342</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE_BIT_BANG" data-ref="_M/BNX_EMAC_MDIO_MODE_BIT_BANG">BNX_EMAC_MDIO_MODE_BIT_BANG</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="2343">2343</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE_MDIO" data-ref="_M/BNX_EMAC_MDIO_MODE_MDIO">BNX_EMAC_MDIO_MODE_MDIO</dfn>			 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="2344">2344</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE_MDIO_OE" data-ref="_M/BNX_EMAC_MDIO_MODE_MDIO_OE">BNX_EMAC_MDIO_MODE_MDIO_OE</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="2345">2345</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE_MDC" data-ref="_M/BNX_EMAC_MDIO_MODE_MDC">BNX_EMAC_MDIO_MODE_MDC</dfn>			 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2346">2346</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE_MDINT" data-ref="_M/BNX_EMAC_MDIO_MODE_MDINT">BNX_EMAC_MDIO_MODE_MDINT</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="2347">2347</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_MODE_CLOCK_CNT" data-ref="_M/BNX_EMAC_MDIO_MODE_CLOCK_CNT">BNX_EMAC_MDIO_MODE_CLOCK_CNT</dfn>		 (0x1fL&lt;&lt;16)</u></td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_AUTO_STATUS" data-ref="_M/BNX_EMAC_MDIO_AUTO_STATUS">BNX_EMAC_MDIO_AUTO_STATUS</dfn>		0x000014b8</u></td></tr>
<tr><th id="2350">2350</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MDIO_AUTO_STATUS_AUTO_ERR" data-ref="_M/BNX_EMAC_MDIO_AUTO_STATUS_AUTO_ERR">BNX_EMAC_MDIO_AUTO_STATUS_AUTO_ERR</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_MODE" data-ref="_M/BNX_EMAC_TX_MODE">BNX_EMAC_TX_MODE</dfn>			0x000014bc</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_MODE_RESET" data-ref="_M/BNX_EMAC_TX_MODE_RESET">BNX_EMAC_TX_MODE_RESET</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_MODE_EXT_PAUSE_EN" data-ref="_M/BNX_EMAC_TX_MODE_EXT_PAUSE_EN">BNX_EMAC_TX_MODE_EXT_PAUSE_EN</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_MODE_FLOW_EN" data-ref="_M/BNX_EMAC_TX_MODE_FLOW_EN">BNX_EMAC_TX_MODE_FLOW_EN</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_MODE_BIG_BACKOFF" data-ref="_M/BNX_EMAC_TX_MODE_BIG_BACKOFF">BNX_EMAC_TX_MODE_BIG_BACKOFF</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_MODE_LONG_PAUSE" data-ref="_M/BNX_EMAC_TX_MODE_LONG_PAUSE">BNX_EMAC_TX_MODE_LONG_PAUSE</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_MODE_LINK_AWARE" data-ref="_M/BNX_EMAC_TX_MODE_LINK_AWARE">BNX_EMAC_TX_MODE_LINK_AWARE</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="2359">2359</th><td></td></tr>
<tr><th id="2360">2360</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STATUS" data-ref="_M/BNX_EMAC_TX_STATUS">BNX_EMAC_TX_STATUS</dfn>			0x000014c0</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STATUS_XOFFED" data-ref="_M/BNX_EMAC_TX_STATUS_XOFFED">BNX_EMAC_TX_STATUS_XOFFED</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2362">2362</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STATUS_XOFF_SENT" data-ref="_M/BNX_EMAC_TX_STATUS_XOFF_SENT">BNX_EMAC_TX_STATUS_XOFF_SENT</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2363">2363</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STATUS_XON_SENT" data-ref="_M/BNX_EMAC_TX_STATUS_XON_SENT">BNX_EMAC_TX_STATUS_XON_SENT</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STATUS_LINK_UP" data-ref="_M/BNX_EMAC_TX_STATUS_LINK_UP">BNX_EMAC_TX_STATUS_LINK_UP</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STATUS_UNDERRUN" data-ref="_M/BNX_EMAC_TX_STATUS_UNDERRUN">BNX_EMAC_TX_STATUS_UNDERRUN</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2366">2366</th><td></td></tr>
<tr><th id="2367">2367</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_LENGTHS" data-ref="_M/BNX_EMAC_TX_LENGTHS">BNX_EMAC_TX_LENGTHS</dfn>			0x000014c4</u></td></tr>
<tr><th id="2368">2368</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_LENGTHS_SLOT" data-ref="_M/BNX_EMAC_TX_LENGTHS_SLOT">BNX_EMAC_TX_LENGTHS_SLOT</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_LENGTHS_IPG" data-ref="_M/BNX_EMAC_TX_LENGTHS_IPG">BNX_EMAC_TX_LENGTHS_IPG</dfn>			 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_LENGTHS_IPG_CRS" data-ref="_M/BNX_EMAC_TX_LENGTHS_IPG_CRS">BNX_EMAC_TX_LENGTHS_IPG_CRS</dfn>		 (0x3L&lt;&lt;12)</u></td></tr>
<tr><th id="2371">2371</th><td></td></tr>
<tr><th id="2372">2372</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE" data-ref="_M/BNX_EMAC_RX_MODE">BNX_EMAC_RX_MODE</dfn>			0x000014c8</u></td></tr>
<tr><th id="2373">2373</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_RESET" data-ref="_M/BNX_EMAC_RX_MODE_RESET">BNX_EMAC_RX_MODE_RESET</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2374">2374</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_FLOW_EN" data-ref="_M/BNX_EMAC_RX_MODE_FLOW_EN">BNX_EMAC_RX_MODE_FLOW_EN</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2375">2375</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_KEEP_MAC_CONTROL" data-ref="_M/BNX_EMAC_RX_MODE_KEEP_MAC_CONTROL">BNX_EMAC_RX_MODE_KEEP_MAC_CONTROL</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2376">2376</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_KEEP_PAUSE" data-ref="_M/BNX_EMAC_RX_MODE_KEEP_PAUSE">BNX_EMAC_RX_MODE_KEEP_PAUSE</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_ACCEPT_OVERSIZE" data-ref="_M/BNX_EMAC_RX_MODE_ACCEPT_OVERSIZE">BNX_EMAC_RX_MODE_ACCEPT_OVERSIZE</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="2378">2378</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_ACCEPT_RUNTS" data-ref="_M/BNX_EMAC_RX_MODE_ACCEPT_RUNTS">BNX_EMAC_RX_MODE_ACCEPT_RUNTS</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="2379">2379</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_LLC_CHK" data-ref="_M/BNX_EMAC_RX_MODE_LLC_CHK">BNX_EMAC_RX_MODE_LLC_CHK</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="2380">2380</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_PROMISCUOUS" data-ref="_M/BNX_EMAC_RX_MODE_PROMISCUOUS">BNX_EMAC_RX_MODE_PROMISCUOUS</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_NO_CRC_CHK" data-ref="_M/BNX_EMAC_RX_MODE_NO_CRC_CHK">BNX_EMAC_RX_MODE_NO_CRC_CHK</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="2382">2382</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_KEEP_VLAN_TAG" data-ref="_M/BNX_EMAC_RX_MODE_KEEP_VLAN_TAG">BNX_EMAC_RX_MODE_KEEP_VLAN_TAG</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="2383">2383</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_FILT_BROADCAST" data-ref="_M/BNX_EMAC_RX_MODE_FILT_BROADCAST">BNX_EMAC_RX_MODE_FILT_BROADCAST</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2384">2384</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_MODE_SORT_MODE" data-ref="_M/BNX_EMAC_RX_MODE_SORT_MODE">BNX_EMAC_RX_MODE_SORT_MODE</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="2385">2385</th><td></td></tr>
<tr><th id="2386">2386</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STATUS" data-ref="_M/BNX_EMAC_RX_STATUS">BNX_EMAC_RX_STATUS</dfn>			0x000014cc</u></td></tr>
<tr><th id="2387">2387</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STATUS_FFED" data-ref="_M/BNX_EMAC_RX_STATUS_FFED">BNX_EMAC_RX_STATUS_FFED</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2388">2388</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STATUS_FF_RECEIVED" data-ref="_M/BNX_EMAC_RX_STATUS_FF_RECEIVED">BNX_EMAC_RX_STATUS_FF_RECEIVED</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2389">2389</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STATUS_N_RECEIVED" data-ref="_M/BNX_EMAC_RX_STATUS_N_RECEIVED">BNX_EMAC_RX_STATUS_N_RECEIVED</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2390">2390</th><td></td></tr>
<tr><th id="2391">2391</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MULTICAST_HASH0" data-ref="_M/BNX_EMAC_MULTICAST_HASH0">BNX_EMAC_MULTICAST_HASH0</dfn>			0x000014d0</u></td></tr>
<tr><th id="2392">2392</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MULTICAST_HASH1" data-ref="_M/BNX_EMAC_MULTICAST_HASH1">BNX_EMAC_MULTICAST_HASH1</dfn>			0x000014d4</u></td></tr>
<tr><th id="2393">2393</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MULTICAST_HASH2" data-ref="_M/BNX_EMAC_MULTICAST_HASH2">BNX_EMAC_MULTICAST_HASH2</dfn>			0x000014d8</u></td></tr>
<tr><th id="2394">2394</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MULTICAST_HASH3" data-ref="_M/BNX_EMAC_MULTICAST_HASH3">BNX_EMAC_MULTICAST_HASH3</dfn>			0x000014dc</u></td></tr>
<tr><th id="2395">2395</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MULTICAST_HASH4" data-ref="_M/BNX_EMAC_MULTICAST_HASH4">BNX_EMAC_MULTICAST_HASH4</dfn>			0x000014e0</u></td></tr>
<tr><th id="2396">2396</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MULTICAST_HASH5" data-ref="_M/BNX_EMAC_MULTICAST_HASH5">BNX_EMAC_MULTICAST_HASH5</dfn>			0x000014e4</u></td></tr>
<tr><th id="2397">2397</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MULTICAST_HASH6" data-ref="_M/BNX_EMAC_MULTICAST_HASH6">BNX_EMAC_MULTICAST_HASH6</dfn>			0x000014e8</u></td></tr>
<tr><th id="2398">2398</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_MULTICAST_HASH7" data-ref="_M/BNX_EMAC_MULTICAST_HASH7">BNX_EMAC_MULTICAST_HASH7</dfn>			0x000014ec</u></td></tr>
<tr><th id="2399">2399</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_IFHCINOCTETS" data-ref="_M/BNX_EMAC_RX_STAT_IFHCINOCTETS">BNX_EMAC_RX_STAT_IFHCINOCTETS</dfn>			0x00001500</u></td></tr>
<tr><th id="2400">2400</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_IFHCINBADOCTETS" data-ref="_M/BNX_EMAC_RX_STAT_IFHCINBADOCTETS">BNX_EMAC_RX_STAT_IFHCINBADOCTETS</dfn>		0x00001504</u></td></tr>
<tr><th id="2401">2401</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSFRAGMENTS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSFRAGMENTS">BNX_EMAC_RX_STAT_ETHERSTATSFRAGMENTS</dfn>		0x00001508</u></td></tr>
<tr><th id="2402">2402</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_IFHCINUCASTPKTS" data-ref="_M/BNX_EMAC_RX_STAT_IFHCINUCASTPKTS">BNX_EMAC_RX_STAT_IFHCINUCASTPKTS</dfn>		0x0000150c</u></td></tr>
<tr><th id="2403">2403</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_IFHCINMULTICASTPKTS" data-ref="_M/BNX_EMAC_RX_STAT_IFHCINMULTICASTPKTS">BNX_EMAC_RX_STAT_IFHCINMULTICASTPKTS</dfn>		0x00001510</u></td></tr>
<tr><th id="2404">2404</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_IFHCINBROADCASTPKTS" data-ref="_M/BNX_EMAC_RX_STAT_IFHCINBROADCASTPKTS">BNX_EMAC_RX_STAT_IFHCINBROADCASTPKTS</dfn>		0x00001514</u></td></tr>
<tr><th id="2405">2405</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_DOT3STATSFCSERRORS" data-ref="_M/BNX_EMAC_RX_STAT_DOT3STATSFCSERRORS">BNX_EMAC_RX_STAT_DOT3STATSFCSERRORS</dfn>		0x00001518</u></td></tr>
<tr><th id="2406">2406</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS" data-ref="_M/BNX_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS">BNX_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS</dfn>	0x0000151c</u></td></tr>
<tr><th id="2407">2407</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS" data-ref="_M/BNX_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS">BNX_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS</dfn>	0x00001520</u></td></tr>
<tr><th id="2408">2408</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED" data-ref="_M/BNX_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED">BNX_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED</dfn>		0x00001524</u></td></tr>
<tr><th id="2409">2409</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED" data-ref="_M/BNX_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED">BNX_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED</dfn>	0x00001528</u></td></tr>
<tr><th id="2410">2410</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED" data-ref="_M/BNX_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED">BNX_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED</dfn>	0x0000152c</u></td></tr>
<tr><th id="2411">2411</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_XOFFSTATEENTERED" data-ref="_M/BNX_EMAC_RX_STAT_XOFFSTATEENTERED">BNX_EMAC_RX_STAT_XOFFSTATEENTERED</dfn>		0x00001530</u></td></tr>
<tr><th id="2412">2412</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG" data-ref="_M/BNX_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG">BNX_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG</dfn>		0x00001534</u></td></tr>
<tr><th id="2413">2413</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSJABBERS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSJABBERS">BNX_EMAC_RX_STAT_ETHERSTATSJABBERS</dfn>		0x00001538</u></td></tr>
<tr><th id="2414">2414</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS">BNX_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS</dfn>	0x0000153c</u></td></tr>
<tr><th id="2415">2415</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS">BNX_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS</dfn>		0x00001540</u></td></tr>
<tr><th id="2416">2416</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS">BNX_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS</dfn>	0x00001544</u></td></tr>
<tr><th id="2417">2417</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS">BNX_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS</dfn>	0x00001548</u></td></tr>
<tr><th id="2418">2418</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS">BNX_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS</dfn>	0x0000154c</u></td></tr>
<tr><th id="2419">2419</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS">BNX_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS</dfn>	0x00001550</u></td></tr>
<tr><th id="2420">2420</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS">BNX_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS</dfn>	0x00001554</u></td></tr>
<tr><th id="2421">2421</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS" data-ref="_M/BNX_EMAC_RX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS">BNX_EMAC_RX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS</dfn>	0x00001558</u></td></tr>
<tr><th id="2422">2422</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG0" data-ref="_M/BNX_EMAC_RXMAC_DEBUG0">BNX_EMAC_RXMAC_DEBUG0</dfn>				0x0000155c</u></td></tr>
<tr><th id="2423">2423</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1">BNX_EMAC_RXMAC_DEBUG1</dfn>				0x00001560</u></td></tr>
<tr><th id="2424">2424</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT">BNX_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2425">2425</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE">BNX_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2426">2426</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_BAD_CRC" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_BAD_CRC">BNX_EMAC_RXMAC_DEBUG1_BAD_CRC</dfn>			 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2427">2427</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_RX_ERROR" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_RX_ERROR">BNX_EMAC_RXMAC_DEBUG1_RX_ERROR</dfn>			 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2428">2428</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_ALIGN_ERROR" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_ALIGN_ERROR">BNX_EMAC_RXMAC_DEBUG1_ALIGN_ERROR</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2429">2429</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_LAST_DATA" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_LAST_DATA">BNX_EMAC_RXMAC_DEBUG1_LAST_DATA</dfn>			 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="2430">2430</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_ODD_BYTE_START" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_ODD_BYTE_START">BNX_EMAC_RXMAC_DEBUG1_ODD_BYTE_START</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="2431">2431</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_BYTE_COUNT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_BYTE_COUNT">BNX_EMAC_RXMAC_DEBUG1_BYTE_COUNT</dfn>		 (0xffffL&lt;&lt;7)</u></td></tr>
<tr><th id="2432">2432</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG1_SLOT_TIME" data-ref="_M/BNX_EMAC_RXMAC_DEBUG1_SLOT_TIME">BNX_EMAC_RXMAC_DEBUG1_SLOT_TIME</dfn>			 (0xffL&lt;&lt;23)</u></td></tr>
<tr><th id="2433">2433</th><td></td></tr>
<tr><th id="2434">2434</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2">BNX_EMAC_RXMAC_DEBUG2</dfn>			0x00001564</u></td></tr>
<tr><th id="2435">2435</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE">BNX_EMAC_RXMAC_DEBUG2_SM_STATE</dfn>		 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="2436">2436</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE">BNX_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE</dfn>	 (0x0L&lt;&lt;0)</u></td></tr>
<tr><th id="2437">2437</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SFD" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SFD">BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SFD</dfn>	 (0x1L&lt;&lt;0)</u></td></tr>
<tr><th id="2438">2438</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_DATA" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_DATA">BNX_EMAC_RXMAC_DEBUG2_SM_STATE_DATA</dfn>	 (0x2L&lt;&lt;0)</u></td></tr>
<tr><th id="2439">2439</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP">BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP</dfn>	 (0x3L&lt;&lt;0)</u></td></tr>
<tr><th id="2440">2440</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_EXT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_EXT">BNX_EMAC_RXMAC_DEBUG2_SM_STATE_EXT</dfn>	 (0x4L&lt;&lt;0)</u></td></tr>
<tr><th id="2441">2441</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_DROP" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_DROP">BNX_EMAC_RXMAC_DEBUG2_SM_STATE_DROP</dfn>	 (0x5L&lt;&lt;0)</u></td></tr>
<tr><th id="2442">2442</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP">BNX_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP</dfn>	 (0x6L&lt;&lt;0)</u></td></tr>
<tr><th id="2443">2443</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_FC" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SM_STATE_FC">BNX_EMAC_RXMAC_DEBUG2_SM_STATE_FC</dfn>	 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="2444">2444</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE</dfn>		 (0xfL&lt;&lt;3)</u></td></tr>
<tr><th id="2445">2445</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE</dfn>	 (0x0L&lt;&lt;3)</u></td></tr>
<tr><th id="2446">2446</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0</dfn>	 (0x1L&lt;&lt;3)</u></td></tr>
<tr><th id="2447">2447</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1</dfn>	 (0x2L&lt;&lt;3)</u></td></tr>
<tr><th id="2448">2448</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2</dfn>	 (0x3L&lt;&lt;3)</u></td></tr>
<tr><th id="2449">2449</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3</dfn>	 (0x4L&lt;&lt;3)</u></td></tr>
<tr><th id="2450">2450</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT</dfn>	 (0x5L&lt;&lt;3)</u></td></tr>
<tr><th id="2451">2451</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT</dfn>	 (0x6L&lt;&lt;3)</u></td></tr>
<tr><th id="2452">2452</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS</dfn>	 (0x7L&lt;&lt;3)</u></td></tr>
<tr><th id="2453">2453</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST">BNX_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST</dfn>	 (0x8L&lt;&lt;3)</u></td></tr>
<tr><th id="2454">2454</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_BYTE_IN" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_BYTE_IN">BNX_EMAC_RXMAC_DEBUG2_BYTE_IN</dfn>		 (0xffL&lt;&lt;7)</u></td></tr>
<tr><th id="2455">2455</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_FALSEC" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_FALSEC">BNX_EMAC_RXMAC_DEBUG2_FALSEC</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="2456">2456</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_TAGGED" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_TAGGED">BNX_EMAC_RXMAC_DEBUG2_TAGGED</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2457">2457</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE">BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2458">2458</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE">BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE</dfn>	 (0L&lt;&lt;18)</u></td></tr>
<tr><th id="2459">2459</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED">BNX_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED</dfn> (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2460">2460</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_SE_COUNTER" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_SE_COUNTER">BNX_EMAC_RXMAC_DEBUG2_SE_COUNTER</dfn>	 (0xfL&lt;&lt;19)</u></td></tr>
<tr><th id="2461">2461</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG2_QUANTA" data-ref="_M/BNX_EMAC_RXMAC_DEBUG2_QUANTA">BNX_EMAC_RXMAC_DEBUG2_QUANTA</dfn>		 (0x1fL&lt;&lt;23)</u></td></tr>
<tr><th id="2462">2462</th><td></td></tr>
<tr><th id="2463">2463</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG3">BNX_EMAC_RXMAC_DEBUG3</dfn>			0x00001568</u></td></tr>
<tr><th id="2464">2464</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG3_PAUSE_CTR" data-ref="_M/BNX_EMAC_RXMAC_DEBUG3_PAUSE_CTR">BNX_EMAC_RXMAC_DEBUG3_PAUSE_CTR</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2465">2465</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR" data-ref="_M/BNX_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR">BNX_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR</dfn>	 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="2466">2466</th><td></td></tr>
<tr><th id="2467">2467</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4">BNX_EMAC_RXMAC_DEBUG4</dfn>			0x0000156c</u></td></tr>
<tr><th id="2468">2468</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_TYPE_FIELD" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_TYPE_FIELD">BNX_EMAC_RXMAC_DEBUG4_TYPE_FIELD</dfn>	 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2469">2469</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE</dfn>	 (0x3fL&lt;&lt;16)</u></td></tr>
<tr><th id="2470">2470</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE</dfn>	 (0x0L&lt;&lt;16)</u></td></tr>
<tr><th id="2471">2471</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2</dfn>	 (0x1L&lt;&lt;16)</u></td></tr>
<tr><th id="2472">2472</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3</dfn>	 (0x2L&lt;&lt;16)</u></td></tr>
<tr><th id="2473">2473</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI</dfn>	 (0x3L&lt;&lt;16)</u></td></tr>
<tr><th id="2474">2474</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2</dfn>	 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="2475">2475</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3</dfn>	 (0x5L&lt;&lt;16)</u></td></tr>
<tr><th id="2476">2476</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1</dfn>	 (0x6L&lt;&lt;16)</u></td></tr>
<tr><th id="2477">2477</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2</dfn>	 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="2478">2478</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3</dfn>	 (0x8L&lt;&lt;16)</u></td></tr>
<tr><th id="2479">2479</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2</dfn>	 (0x9L&lt;&lt;16)</u></td></tr>
<tr><th id="2480">2480</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3</dfn>	 (0xaL&lt;&lt;16)</u></td></tr>
<tr><th id="2481">2481</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1</dfn>	 (0xeL&lt;&lt;16)</u></td></tr>
<tr><th id="2482">2482</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2</dfn>	 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="2483">2483</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK</dfn>	 (0x10L&lt;&lt;16)</u></td></tr>
<tr><th id="2484">2484</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MC</dfn>	 (0x11L&lt;&lt;16)</u></td></tr>
<tr><th id="2485">2485</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2</dfn>	 (0x12L&lt;&lt;16)</u></td></tr>
<tr><th id="2486">2486</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3</dfn>	 (0x13L&lt;&lt;16)</u></td></tr>
<tr><th id="2487">2487</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1</dfn>	 (0x14L&lt;&lt;16)</u></td></tr>
<tr><th id="2488">2488</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2</dfn>	 (0x15L&lt;&lt;16)</u></td></tr>
<tr><th id="2489">2489</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3</dfn>	 (0x16L&lt;&lt;16)</u></td></tr>
<tr><th id="2490">2490</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE</dfn>	 (0x17L&lt;&lt;16)</u></td></tr>
<tr><th id="2491">2491</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_BC</dfn>	 (0x18L&lt;&lt;16)</u></td></tr>
<tr><th id="2492">2492</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE</dfn>	 (0x19L&lt;&lt;16)</u></td></tr>
<tr><th id="2493">2493</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD</dfn>	 (0x1aL&lt;&lt;16)</u></td></tr>
<tr><th id="2494">2494</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC</dfn>	 (0x1bL&lt;&lt;16)</u></td></tr>
<tr><th id="2495">2495</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH</dfn>	 (0x1cL&lt;&lt;16)</u></td></tr>
<tr><th id="2496">2496</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF</dfn>	 (0x1dL&lt;&lt;16)</u></td></tr>
<tr><th id="2497">2497</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_XON" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_XON">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_XON</dfn>	 (0x1eL&lt;&lt;16)</u></td></tr>
<tr><th id="2498">2498</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED</dfn>	 (0x1fL&lt;&lt;16)</u></td></tr>
<tr><th id="2499">2499</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED</dfn> (0x20L&lt;&lt;16)</u></td></tr>
<tr><th id="2500">2500</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE</dfn>	 (0x21L&lt;&lt;16)</u></td></tr>
<tr><th id="2501">2501</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL</dfn>	 (0x22L&lt;&lt;16)</u></td></tr>
<tr><th id="2502">2502</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1</dfn>	 (0x23L&lt;&lt;16)</u></td></tr>
<tr><th id="2503">2503</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2</dfn>	 (0x24L&lt;&lt;16)</u></td></tr>
<tr><th id="2504">2504</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3</dfn>	 (0x25L&lt;&lt;16)</u></td></tr>
<tr><th id="2505">2505</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE</dfn>	 (0x26L&lt;&lt;16)</u></td></tr>
<tr><th id="2506">2506</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE</dfn>	 (0x27L&lt;&lt;16)</u></td></tr>
<tr><th id="2507">2507</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL</dfn>	 (0x28L&lt;&lt;16)</u></td></tr>
<tr><th id="2508">2508</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE</dfn>	 (0x29L&lt;&lt;16)</u></td></tr>
<tr><th id="2509">2509</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP">BNX_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP</dfn>	 (0x2aL&lt;&lt;16)</u></td></tr>
<tr><th id="2510">2510</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_DROP_PKT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_DROP_PKT">BNX_EMAC_RXMAC_DEBUG4_DROP_PKT</dfn>		 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="2511">2511</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_SLOT_FILLED" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_SLOT_FILLED">BNX_EMAC_RXMAC_DEBUG4_SLOT_FILLED</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="2512">2512</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_FALSE_CARRIER" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_FALSE_CARRIER">BNX_EMAC_RXMAC_DEBUG4_FALSE_CARRIER</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2513">2513</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_LAST_DATA" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_LAST_DATA">BNX_EMAC_RXMAC_DEBUG4_LAST_DATA</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="2514">2514</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_sfd_FOUND" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_sfd_FOUND">BNX_EMAC_RXMAC_DEBUG4_sfd_FOUND</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="2515">2515</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_ADVANCE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_ADVANCE">BNX_EMAC_RXMAC_DEBUG4_ADVANCE</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="2516">2516</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG4_START" data-ref="_M/BNX_EMAC_RXMAC_DEBUG4_START">BNX_EMAC_RXMAC_DEBUG4_START</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="2517">2517</th><td></td></tr>
<tr><th id="2518">2518</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5">BNX_EMAC_RXMAC_DEBUG5</dfn>				0x00001570</u></td></tr>
<tr><th id="2519">2519</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM">BNX_EMAC_RXMAC_DEBUG5_PS_IDISM</dfn>			 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="2520">2520</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE">BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE</dfn>		 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="2521">2521</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF">BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2522">2522</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT">BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="2523">2523</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC">BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC</dfn>	 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="2524">2524</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE">BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="2525">2525</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL">BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL</dfn>	 (5L&lt;&lt;0)</u></td></tr>
<tr><th id="2526">2526</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT">BNX_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT</dfn>	 (6L&lt;&lt;0)</u></td></tr>
<tr><th id="2527">2527</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1</dfn>		 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="2528">2528</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW</dfn>		 (0x0L&lt;&lt;4)</u></td></tr>
<tr><th id="2529">2529</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT</dfn>		 (0x1L&lt;&lt;4)</u></td></tr>
<tr><th id="2530">2530</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF</dfn>		 (0x2L&lt;&lt;4)</u></td></tr>
<tr><th id="2531">2531</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF</dfn>		 (0x3L&lt;&lt;4)</u></td></tr>
<tr><th id="2532">2532</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF</dfn>		 (0x4L&lt;&lt;4)</u></td></tr>
<tr><th id="2533">2533</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF</dfn>		 (0x6L&lt;&lt;4)</u></td></tr>
<tr><th id="2534">2534</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF</dfn>		 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="2535">2535</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_EOF_DETECTED" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_EOF_DETECTED">BNX_EMAC_RXMAC_DEBUG5_EOF_DETECTED</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="2536">2536</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF0" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF0">BNX_EMAC_RXMAC_DEBUG5_CCODE_BUF0</dfn>		 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="2537">2537</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL">BNX_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2538">2538</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_LOAD_CCODE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_LOAD_CCODE">BNX_EMAC_RXMAC_DEBUG5_LOAD_CCODE</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="2539">2539</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_LOAD_DATA" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_LOAD_DATA">BNX_EMAC_RXMAC_DEBUG5_LOAD_DATA</dfn>			 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="2540">2540</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_LOAD_STAT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_LOAD_STAT">BNX_EMAC_RXMAC_DEBUG5_LOAD_STAT</dfn>			 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="2541">2541</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_CLR_STAT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_CLR_STAT">BNX_EMAC_RXMAC_DEBUG5_CLR_STAT</dfn>			 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="2542">2542</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE">BNX_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE</dfn>		 (0x3L&lt;&lt;16)</u></td></tr>
<tr><th id="2543">2543</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT">BNX_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2544">2544</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_DEBUG5_FMLEN" data-ref="_M/BNX_EMAC_RXMAC_DEBUG5_FMLEN">BNX_EMAC_RXMAC_DEBUG5_FMLEN</dfn>			 (0xfffL&lt;&lt;20)</u></td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC0" data-ref="_M/BNX_EMAC_RX_STAT_AC0">BNX_EMAC_RX_STAT_AC0</dfn>			0x00001580</u></td></tr>
<tr><th id="2547">2547</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC1" data-ref="_M/BNX_EMAC_RX_STAT_AC1">BNX_EMAC_RX_STAT_AC1</dfn>			0x00001584</u></td></tr>
<tr><th id="2548">2548</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC2" data-ref="_M/BNX_EMAC_RX_STAT_AC2">BNX_EMAC_RX_STAT_AC2</dfn>			0x00001588</u></td></tr>
<tr><th id="2549">2549</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC3" data-ref="_M/BNX_EMAC_RX_STAT_AC3">BNX_EMAC_RX_STAT_AC3</dfn>			0x0000158c</u></td></tr>
<tr><th id="2550">2550</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC4" data-ref="_M/BNX_EMAC_RX_STAT_AC4">BNX_EMAC_RX_STAT_AC4</dfn>			0x00001590</u></td></tr>
<tr><th id="2551">2551</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC5" data-ref="_M/BNX_EMAC_RX_STAT_AC5">BNX_EMAC_RX_STAT_AC5</dfn>			0x00001594</u></td></tr>
<tr><th id="2552">2552</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC6" data-ref="_M/BNX_EMAC_RX_STAT_AC6">BNX_EMAC_RX_STAT_AC6</dfn>			0x00001598</u></td></tr>
<tr><th id="2553">2553</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC7" data-ref="_M/BNX_EMAC_RX_STAT_AC7">BNX_EMAC_RX_STAT_AC7</dfn>			0x0000159c</u></td></tr>
<tr><th id="2554">2554</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC8" data-ref="_M/BNX_EMAC_RX_STAT_AC8">BNX_EMAC_RX_STAT_AC8</dfn>			0x000015a0</u></td></tr>
<tr><th id="2555">2555</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC9" data-ref="_M/BNX_EMAC_RX_STAT_AC9">BNX_EMAC_RX_STAT_AC9</dfn>			0x000015a4</u></td></tr>
<tr><th id="2556">2556</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC10" data-ref="_M/BNX_EMAC_RX_STAT_AC10">BNX_EMAC_RX_STAT_AC10</dfn>			0x000015a8</u></td></tr>
<tr><th id="2557">2557</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC11" data-ref="_M/BNX_EMAC_RX_STAT_AC11">BNX_EMAC_RX_STAT_AC11</dfn>			0x000015ac</u></td></tr>
<tr><th id="2558">2558</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC12" data-ref="_M/BNX_EMAC_RX_STAT_AC12">BNX_EMAC_RX_STAT_AC12</dfn>			0x000015b0</u></td></tr>
<tr><th id="2559">2559</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC13" data-ref="_M/BNX_EMAC_RX_STAT_AC13">BNX_EMAC_RX_STAT_AC13</dfn>			0x000015b4</u></td></tr>
<tr><th id="2560">2560</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC14" data-ref="_M/BNX_EMAC_RX_STAT_AC14">BNX_EMAC_RX_STAT_AC14</dfn>			0x000015b8</u></td></tr>
<tr><th id="2561">2561</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC15" data-ref="_M/BNX_EMAC_RX_STAT_AC15">BNX_EMAC_RX_STAT_AC15</dfn>			0x000015bc</u></td></tr>
<tr><th id="2562">2562</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC16" data-ref="_M/BNX_EMAC_RX_STAT_AC16">BNX_EMAC_RX_STAT_AC16</dfn>			0x000015c0</u></td></tr>
<tr><th id="2563">2563</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC17" data-ref="_M/BNX_EMAC_RX_STAT_AC17">BNX_EMAC_RX_STAT_AC17</dfn>			0x000015c4</u></td></tr>
<tr><th id="2564">2564</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC18" data-ref="_M/BNX_EMAC_RX_STAT_AC18">BNX_EMAC_RX_STAT_AC18</dfn>			0x000015c8</u></td></tr>
<tr><th id="2565">2565</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC19" data-ref="_M/BNX_EMAC_RX_STAT_AC19">BNX_EMAC_RX_STAT_AC19</dfn>			0x000015cc</u></td></tr>
<tr><th id="2566">2566</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC20" data-ref="_M/BNX_EMAC_RX_STAT_AC20">BNX_EMAC_RX_STAT_AC20</dfn>			0x000015d0</u></td></tr>
<tr><th id="2567">2567</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC21" data-ref="_M/BNX_EMAC_RX_STAT_AC21">BNX_EMAC_RX_STAT_AC21</dfn>			0x000015d4</u></td></tr>
<tr><th id="2568">2568</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RX_STAT_AC22" data-ref="_M/BNX_EMAC_RX_STAT_AC22">BNX_EMAC_RX_STAT_AC22</dfn>			0x000015d8</u></td></tr>
<tr><th id="2569">2569</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_RXMAC_SUC_DBG_OVERRUNVEC" data-ref="_M/BNX_EMAC_RXMAC_SUC_DBG_OVERRUNVEC">BNX_EMAC_RXMAC_SUC_DBG_OVERRUNVEC</dfn>	0x000015dc</u></td></tr>
<tr><th id="2570">2570</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_IFHCOUTOCTETS" data-ref="_M/BNX_EMAC_TX_STAT_IFHCOUTOCTETS">BNX_EMAC_TX_STAT_IFHCOUTOCTETS</dfn>		0x00001600</u></td></tr>
<tr><th id="2571">2571</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_IFHCOUTBADOCTETS" data-ref="_M/BNX_EMAC_TX_STAT_IFHCOUTBADOCTETS">BNX_EMAC_TX_STAT_IFHCOUTBADOCTETS</dfn>	0x00001604</u></td></tr>
<tr><th id="2572">2572</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_ETHERSTATSCOLLISIONS" data-ref="_M/BNX_EMAC_TX_STAT_ETHERSTATSCOLLISIONS">BNX_EMAC_TX_STAT_ETHERSTATSCOLLISIONS</dfn>	0x00001608</u></td></tr>
<tr><th id="2573">2573</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_OUTXONSENT" data-ref="_M/BNX_EMAC_TX_STAT_OUTXONSENT">BNX_EMAC_TX_STAT_OUTXONSENT</dfn>		0x0000160c</u></td></tr>
<tr><th id="2574">2574</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_OUTXOFFSENT" data-ref="_M/BNX_EMAC_TX_STAT_OUTXOFFSENT">BNX_EMAC_TX_STAT_OUTXOFFSENT</dfn>		0x00001610</u></td></tr>
<tr><th id="2575">2575</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_FLOWCONTROLDONE" data-ref="_M/BNX_EMAC_TX_STAT_FLOWCONTROLDONE">BNX_EMAC_TX_STAT_FLOWCONTROLDONE</dfn>	0x00001614</u></td></tr>
<tr><th id="2576">2576</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES" data-ref="_M/BNX_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES">BNX_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES</dfn>	0x00001618</u></td></tr>
<tr><th id="2577">2577</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES" data-ref="_M/BNX_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES">BNX_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES</dfn>	0x0000161c</u></td></tr>
<tr><th id="2578">2578</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS" data-ref="_M/BNX_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS">BNX_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS</dfn>	0x00001620</u></td></tr>
<tr><th id="2579">2579</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS" data-ref="_M/BNX_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS">BNX_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS</dfn>	0x00001624</u></td></tr>
<tr><th id="2580">2580</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS" data-ref="_M/BNX_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS">BNX_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS</dfn>	0x00001628</u></td></tr>
<tr><th id="2581">2581</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_IFHCOUTUCASTPKTS" data-ref="_M/BNX_EMAC_TX_STAT_IFHCOUTUCASTPKTS">BNX_EMAC_TX_STAT_IFHCOUTUCASTPKTS</dfn>		0x0000162c</u></td></tr>
<tr><th id="2582">2582</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS" data-ref="_M/BNX_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS">BNX_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS</dfn>		0x00001630</u></td></tr>
<tr><th id="2583">2583</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS" data-ref="_M/BNX_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS">BNX_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS</dfn>		0x00001634</u></td></tr>
<tr><th id="2584">2584</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS" data-ref="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS">BNX_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS</dfn>	0x00001638</u></td></tr>
<tr><th id="2585">2585</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS" data-ref="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS">BNX_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS</dfn>	0x0000163c</u></td></tr>
<tr><th id="2586">2586</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS" data-ref="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS">BNX_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS</dfn>	0x00001640</u></td></tr>
<tr><th id="2587">2587</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS" data-ref="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS">BNX_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS</dfn>	0x00001644</u></td></tr>
<tr><th id="2588">2588</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS" data-ref="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS">BNX_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS</dfn>	0x00001648</u></td></tr>
<tr><th id="2589">2589</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS" data-ref="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS">BNX_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS</dfn>	0x0000164c</u></td></tr>
<tr><th id="2590">2590</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS" data-ref="_M/BNX_EMAC_TX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS">BNX_EMAC_TX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS</dfn>	0x00001650</u></td></tr>
<tr><th id="2591">2591</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS" data-ref="_M/BNX_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS">BNX_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS</dfn>	0x00001654</u></td></tr>
<tr><th id="2592">2592</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG0" data-ref="_M/BNX_EMAC_TXMAC_DEBUG0">BNX_EMAC_TXMAC_DEBUG0</dfn>			0x00001658</u></td></tr>
<tr><th id="2593">2593</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1">BNX_EMAC_TXMAC_DEBUG1</dfn>			0x0000165c</u></td></tr>
<tr><th id="2594">2594</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="2595">2595</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE</dfn>	 (0x0L&lt;&lt;0)</u></td></tr>
<tr><th id="2596">2596</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_START0" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_START0">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_START0</dfn>	 (0x1L&lt;&lt;0)</u></td></tr>
<tr><th id="2597">2597</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0</dfn>	 (0x4L&lt;&lt;0)</u></td></tr>
<tr><th id="2598">2598</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1</dfn>	 (0x5L&lt;&lt;0)</u></td></tr>
<tr><th id="2599">2599</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2</dfn>	 (0x6L&lt;&lt;0)</u></td></tr>
<tr><th id="2600">2600</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3</dfn>	 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="2601">2601</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0</dfn>	 (0x8L&lt;&lt;0)</u></td></tr>
<tr><th id="2602">2602</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1">BNX_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1</dfn>	 (0x9L&lt;&lt;0)</u></td></tr>
<tr><th id="2603">2603</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_CRS_ENABLE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_CRS_ENABLE">BNX_EMAC_TXMAC_DEBUG1_CRS_ENABLE</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2604">2604</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_BAD_CRC" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_BAD_CRC">BNX_EMAC_TXMAC_DEBUG1_BAD_CRC</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="2605">2605</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_SE_COUNTER" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_SE_COUNTER">BNX_EMAC_TXMAC_DEBUG1_SE_COUNTER</dfn>	 (0xfL&lt;&lt;6)</u></td></tr>
<tr><th id="2606">2606</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_SEND_PAUSE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_SEND_PAUSE">BNX_EMAC_TXMAC_DEBUG1_SEND_PAUSE</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="2607">2607</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_LATE_COLLISION" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_LATE_COLLISION">BNX_EMAC_TXMAC_DEBUG1_LATE_COLLISION</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2608">2608</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_MAX_DEFER" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_MAX_DEFER">BNX_EMAC_TXMAC_DEBUG1_MAX_DEFER</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="2609">2609</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_DEFERRED" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_DEFERRED">BNX_EMAC_TXMAC_DEBUG1_DEFERRED</dfn>		 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="2610">2610</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_ONE_BYTE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_ONE_BYTE">BNX_EMAC_TXMAC_DEBUG1_ONE_BYTE</dfn>		 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="2611">2611</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_IPG_TIME" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_IPG_TIME">BNX_EMAC_TXMAC_DEBUG1_IPG_TIME</dfn>		 (0xfL&lt;&lt;15)</u></td></tr>
<tr><th id="2612">2612</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG1_SLOT_TIME" data-ref="_M/BNX_EMAC_TXMAC_DEBUG1_SLOT_TIME">BNX_EMAC_TXMAC_DEBUG1_SLOT_TIME</dfn>		 (0xffL&lt;&lt;19)</u></td></tr>
<tr><th id="2613">2613</th><td></td></tr>
<tr><th id="2614">2614</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG2" data-ref="_M/BNX_EMAC_TXMAC_DEBUG2">BNX_EMAC_TXMAC_DEBUG2</dfn>			0x00001660</u></td></tr>
<tr><th id="2615">2615</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG2_BACK_OFF" data-ref="_M/BNX_EMAC_TXMAC_DEBUG2_BACK_OFF">BNX_EMAC_TXMAC_DEBUG2_BACK_OFF</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="2616">2616</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG2_BYTE_COUNT" data-ref="_M/BNX_EMAC_TXMAC_DEBUG2_BYTE_COUNT">BNX_EMAC_TXMAC_DEBUG2_BYTE_COUNT</dfn>	 (0xffffL&lt;&lt;10)</u></td></tr>
<tr><th id="2617">2617</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG2_COL_COUNT" data-ref="_M/BNX_EMAC_TXMAC_DEBUG2_COL_COUNT">BNX_EMAC_TXMAC_DEBUG2_COL_COUNT</dfn>		 (0x1fL&lt;&lt;26)</u></td></tr>
<tr><th id="2618">2618</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG2_COL_BIT" data-ref="_M/BNX_EMAC_TXMAC_DEBUG2_COL_BIT">BNX_EMAC_TXMAC_DEBUG2_COL_BIT</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2619">2619</th><td></td></tr>
<tr><th id="2620">2620</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3">BNX_EMAC_TXMAC_DEBUG3</dfn>			0x00001664</u></td></tr>
<tr><th id="2621">2621</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE">BNX_EMAC_TXMAC_DEBUG3_SM_STATE</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="2622">2622</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE</dfn>	 (0x0L&lt;&lt;0)</u></td></tr>
<tr><th id="2623">2623</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1</dfn>	 (0x1L&lt;&lt;0)</u></td></tr>
<tr><th id="2624">2624</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2</dfn>	 (0x2L&lt;&lt;0)</u></td></tr>
<tr><th id="2625">2625</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_SFD" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_SFD">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_SFD</dfn>	 (0x3L&lt;&lt;0)</u></td></tr>
<tr><th id="2626">2626</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_DATA" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_DATA">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_DATA</dfn>	 (0x4L&lt;&lt;0)</u></td></tr>
<tr><th id="2627">2627</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1</dfn>	 (0x5L&lt;&lt;0)</u></td></tr>
<tr><th id="2628">2628</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2</dfn>	 (0x6L&lt;&lt;0)</u></td></tr>
<tr><th id="2629">2629</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_EXT" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_EXT">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_EXT</dfn>	 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="2630">2630</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_STATB" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_STATB">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_STATB</dfn>	 (0x8L&lt;&lt;0)</u></td></tr>
<tr><th id="2631">2631</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_STATG" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_STATG">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_STATG</dfn>	 (0x9L&lt;&lt;0)</u></td></tr>
<tr><th id="2632">2632</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_JAM" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_JAM">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_JAM</dfn>	 (0xaL&lt;&lt;0)</u></td></tr>
<tr><th id="2633">2633</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM</dfn>	 (0xbL&lt;&lt;0)</u></td></tr>
<tr><th id="2634">2634</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM</dfn>	 (0xcL&lt;&lt;0)</u></td></tr>
<tr><th id="2635">2635</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT</dfn>	 (0xdL&lt;&lt;0)</u></td></tr>
<tr><th id="2636">2636</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF">BNX_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF</dfn>	 (0xeL&lt;&lt;0)</u></td></tr>
<tr><th id="2637">2637</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE">BNX_EMAC_TXMAC_DEBUG3_FILT_STATE</dfn>	 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="2638">2638</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE">BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE</dfn>	 (0x0L&lt;&lt;4)</u></td></tr>
<tr><th id="2639">2639</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT">BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT</dfn>	 (0x1L&lt;&lt;4)</u></td></tr>
<tr><th id="2640">2640</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI">BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI</dfn>	 (0x2L&lt;&lt;4)</u></td></tr>
<tr><th id="2641">2641</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_MC" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_MC">BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_MC</dfn>	 (0x3L&lt;&lt;4)</u></td></tr>
<tr><th id="2642">2642</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2">BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2</dfn>	 (0x4L&lt;&lt;4)</u></td></tr>
<tr><th id="2643">2643</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3">BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3</dfn>	 (0x5L&lt;&lt;4)</u></td></tr>
<tr><th id="2644">2644</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC">BNX_EMAC_TXMAC_DEBUG3_FILT_STATE_BC</dfn>	 (0x6L&lt;&lt;4)</u></td></tr>
<tr><th id="2645">2645</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_CRS_DONE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_CRS_DONE">BNX_EMAC_TXMAC_DEBUG3_CRS_DONE</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="2646">2646</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_XOFF" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_XOFF">BNX_EMAC_TXMAC_DEBUG3_XOFF</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="2647">2647</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_SE_COUNTER" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_SE_COUNTER">BNX_EMAC_TXMAC_DEBUG3_SE_COUNTER</dfn>	 (0xfL&lt;&lt;9)</u></td></tr>
<tr><th id="2648">2648</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER" data-ref="_M/BNX_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER">BNX_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER</dfn>	 (0x1fL&lt;&lt;13)</u></td></tr>
<tr><th id="2649">2649</th><td></td></tr>
<tr><th id="2650">2650</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4">BNX_EMAC_TXMAC_DEBUG4</dfn>			0x00001668</u></td></tr>
<tr><th id="2651">2651</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER">BNX_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER</dfn>	 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2652">2652</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE</dfn>	 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="2653">2653</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE</dfn>	 (0x0L&lt;&lt;16)</u></td></tr>
<tr><th id="2654">2654</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1</dfn>	 (0x2L&lt;&lt;16)</u></td></tr>
<tr><th id="2655">2655</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2</dfn>	 (0x3L&lt;&lt;16)</u></td></tr>
<tr><th id="2656">2656</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3</dfn>	 (0x6L&lt;&lt;16)</u></td></tr>
<tr><th id="2657">2657</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1</dfn>	 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="2658">2658</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2</dfn>	 (0x5L&lt;&lt;16)</u></td></tr>
<tr><th id="2659">2659</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3</dfn>	 (0x4L&lt;&lt;16)</u></td></tr>
<tr><th id="2660">2660</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE</dfn>	 (0xcL&lt;&lt;16)</u></td></tr>
<tr><th id="2661">2661</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD</dfn>	 (0xeL&lt;&lt;16)</u></td></tr>
<tr><th id="2662">2662</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME</dfn>	 (0xaL&lt;&lt;16)</u></td></tr>
<tr><th id="2663">2663</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1</dfn>	 (0x8L&lt;&lt;16)</u></td></tr>
<tr><th id="2664">2664</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2</dfn>	 (0x9L&lt;&lt;16)</u></td></tr>
<tr><th id="2665">2665</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT">BNX_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT</dfn>	 (0xdL&lt;&lt;16)</u></td></tr>
<tr><th id="2666">2666</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_STATS0_VALID" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_STATS0_VALID">BNX_EMAC_TXMAC_DEBUG4_STATS0_VALID</dfn>	 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="2667">2667</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_APPEND_CRC" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_APPEND_CRC">BNX_EMAC_TXMAC_DEBUG4_APPEND_CRC</dfn>	 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="2668">2668</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_SLOT_FILLED" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_SLOT_FILLED">BNX_EMAC_TXMAC_DEBUG4_SLOT_FILLED</dfn>	 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="2669">2669</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_MAX_DEFER" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_MAX_DEFER">BNX_EMAC_TXMAC_DEBUG4_MAX_DEFER</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="2670">2670</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_SEND_EXTEND" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_SEND_EXTEND">BNX_EMAC_TXMAC_DEBUG4_SEND_EXTEND</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2671">2671</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_SEND_PADDING" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_SEND_PADDING">BNX_EMAC_TXMAC_DEBUG4_SEND_PADDING</dfn>	 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="2672">2672</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_EOF_LOC" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_EOF_LOC">BNX_EMAC_TXMAC_DEBUG4_EOF_LOC</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="2673">2673</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_COLLIDING" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_COLLIDING">BNX_EMAC_TXMAC_DEBUG4_COLLIDING</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="2674">2674</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_COL_IN" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_COL_IN">BNX_EMAC_TXMAC_DEBUG4_COL_IN</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="2675">2675</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_BURSTING" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_BURSTING">BNX_EMAC_TXMAC_DEBUG4_BURSTING</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="2676">2676</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_ADVANCE" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_ADVANCE">BNX_EMAC_TXMAC_DEBUG4_ADVANCE</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2677">2677</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_DEBUG4_GO" data-ref="_M/BNX_EMAC_TXMAC_DEBUG4_GO">BNX_EMAC_TXMAC_DEBUG4_GO</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2678">2678</th><td></td></tr>
<tr><th id="2679">2679</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC0" data-ref="_M/BNX_EMAC_TX_STAT_AC0">BNX_EMAC_TX_STAT_AC0</dfn>			0x00001680</u></td></tr>
<tr><th id="2680">2680</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC1" data-ref="_M/BNX_EMAC_TX_STAT_AC1">BNX_EMAC_TX_STAT_AC1</dfn>			0x00001684</u></td></tr>
<tr><th id="2681">2681</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC2" data-ref="_M/BNX_EMAC_TX_STAT_AC2">BNX_EMAC_TX_STAT_AC2</dfn>			0x00001688</u></td></tr>
<tr><th id="2682">2682</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC3" data-ref="_M/BNX_EMAC_TX_STAT_AC3">BNX_EMAC_TX_STAT_AC3</dfn>			0x0000168c</u></td></tr>
<tr><th id="2683">2683</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC4" data-ref="_M/BNX_EMAC_TX_STAT_AC4">BNX_EMAC_TX_STAT_AC4</dfn>			0x00001690</u></td></tr>
<tr><th id="2684">2684</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC5" data-ref="_M/BNX_EMAC_TX_STAT_AC5">BNX_EMAC_TX_STAT_AC5</dfn>			0x00001694</u></td></tr>
<tr><th id="2685">2685</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC6" data-ref="_M/BNX_EMAC_TX_STAT_AC6">BNX_EMAC_TX_STAT_AC6</dfn>			0x00001698</u></td></tr>
<tr><th id="2686">2686</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC7" data-ref="_M/BNX_EMAC_TX_STAT_AC7">BNX_EMAC_TX_STAT_AC7</dfn>			0x0000169c</u></td></tr>
<tr><th id="2687">2687</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC8" data-ref="_M/BNX_EMAC_TX_STAT_AC8">BNX_EMAC_TX_STAT_AC8</dfn>			0x000016a0</u></td></tr>
<tr><th id="2688">2688</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC9" data-ref="_M/BNX_EMAC_TX_STAT_AC9">BNX_EMAC_TX_STAT_AC9</dfn>			0x000016a4</u></td></tr>
<tr><th id="2689">2689</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC10" data-ref="_M/BNX_EMAC_TX_STAT_AC10">BNX_EMAC_TX_STAT_AC10</dfn>			0x000016a8</u></td></tr>
<tr><th id="2690">2690</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC11" data-ref="_M/BNX_EMAC_TX_STAT_AC11">BNX_EMAC_TX_STAT_AC11</dfn>			0x000016ac</u></td></tr>
<tr><th id="2691">2691</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC12" data-ref="_M/BNX_EMAC_TX_STAT_AC12">BNX_EMAC_TX_STAT_AC12</dfn>			0x000016b0</u></td></tr>
<tr><th id="2692">2692</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC13" data-ref="_M/BNX_EMAC_TX_STAT_AC13">BNX_EMAC_TX_STAT_AC13</dfn>			0x000016b4</u></td></tr>
<tr><th id="2693">2693</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC14" data-ref="_M/BNX_EMAC_TX_STAT_AC14">BNX_EMAC_TX_STAT_AC14</dfn>			0x000016b8</u></td></tr>
<tr><th id="2694">2694</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC15" data-ref="_M/BNX_EMAC_TX_STAT_AC15">BNX_EMAC_TX_STAT_AC15</dfn>			0x000016bc</u></td></tr>
<tr><th id="2695">2695</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC16" data-ref="_M/BNX_EMAC_TX_STAT_AC16">BNX_EMAC_TX_STAT_AC16</dfn>			0x000016c0</u></td></tr>
<tr><th id="2696">2696</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC17" data-ref="_M/BNX_EMAC_TX_STAT_AC17">BNX_EMAC_TX_STAT_AC17</dfn>			0x000016c4</u></td></tr>
<tr><th id="2697">2697</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC18" data-ref="_M/BNX_EMAC_TX_STAT_AC18">BNX_EMAC_TX_STAT_AC18</dfn>			0x000016c8</u></td></tr>
<tr><th id="2698">2698</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC19" data-ref="_M/BNX_EMAC_TX_STAT_AC19">BNX_EMAC_TX_STAT_AC19</dfn>			0x000016cc</u></td></tr>
<tr><th id="2699">2699</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC20" data-ref="_M/BNX_EMAC_TX_STAT_AC20">BNX_EMAC_TX_STAT_AC20</dfn>			0x000016d0</u></td></tr>
<tr><th id="2700">2700</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TX_STAT_AC21" data-ref="_M/BNX_EMAC_TX_STAT_AC21">BNX_EMAC_TX_STAT_AC21</dfn>			0x000016d4</u></td></tr>
<tr><th id="2701">2701</th><td><u>#define <dfn class="macro" id="_M/BNX_EMAC_TXMAC_SUC_DBG_OVERRUNVEC" data-ref="_M/BNX_EMAC_TXMAC_SUC_DBG_OVERRUNVEC">BNX_EMAC_TXMAC_SUC_DBG_OVERRUNVEC</dfn>	0x000016d8</u></td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td></td></tr>
<tr><th id="2704">2704</th><td><i>/*</i></td></tr>
<tr><th id="2705">2705</th><td><i> *  rpm_reg definition</i></td></tr>
<tr><th id="2706">2706</th><td><i> *  offset: 0x1800</i></td></tr>
<tr><th id="2707">2707</th><td><i> */</i></td></tr>
<tr><th id="2708">2708</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_COMMAND" data-ref="_M/BNX_RPM_COMMAND">BNX_RPM_COMMAND</dfn>				0x00001800</u></td></tr>
<tr><th id="2709">2709</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_COMMAND_ENABLED" data-ref="_M/BNX_RPM_COMMAND_ENABLED">BNX_RPM_COMMAND_ENABLED</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2710">2710</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_COMMAND_OVERRUN_ABORT" data-ref="_M/BNX_RPM_COMMAND_OVERRUN_ABORT">BNX_RPM_COMMAND_OVERRUN_ABORT</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="2711">2711</th><td></td></tr>
<tr><th id="2712">2712</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STATUS" data-ref="_M/BNX_RPM_STATUS">BNX_RPM_STATUS</dfn>				0x00001804</u></td></tr>
<tr><th id="2713">2713</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STATUS_MBUF_WAIT" data-ref="_M/BNX_RPM_STATUS_MBUF_WAIT">BNX_RPM_STATUS_MBUF_WAIT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2714">2714</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STATUS_FREE_WAIT" data-ref="_M/BNX_RPM_STATUS_FREE_WAIT">BNX_RPM_STATUS_FREE_WAIT</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2715">2715</th><td></td></tr>
<tr><th id="2716">2716</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_CONFIG" data-ref="_M/BNX_RPM_CONFIG">BNX_RPM_CONFIG</dfn>				0x00001808</u></td></tr>
<tr><th id="2717">2717</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_CONFIG_NO_PSD_HDR_CKSUM" data-ref="_M/BNX_RPM_CONFIG_NO_PSD_HDR_CKSUM">BNX_RPM_CONFIG_NO_PSD_HDR_CKSUM</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2718">2718</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_CONFIG_ACPI_ENA" data-ref="_M/BNX_RPM_CONFIG_ACPI_ENA">BNX_RPM_CONFIG_ACPI_ENA</dfn>			 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="2719">2719</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_CONFIG_ACPI_KEEP" data-ref="_M/BNX_RPM_CONFIG_ACPI_KEEP">BNX_RPM_CONFIG_ACPI_KEEP</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="2720">2720</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_CONFIG_MP_KEEP" data-ref="_M/BNX_RPM_CONFIG_MP_KEEP">BNX_RPM_CONFIG_MP_KEEP</dfn>			 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="2721">2721</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_CONFIG_SORT_VECT_VAL" data-ref="_M/BNX_RPM_CONFIG_SORT_VECT_VAL">BNX_RPM_CONFIG_SORT_VECT_VAL</dfn>		 (0xfL&lt;&lt;4)</u></td></tr>
<tr><th id="2722">2722</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_CONFIG_IGNORE_VLAN" data-ref="_M/BNX_RPM_CONFIG_IGNORE_VLAN">BNX_RPM_CONFIG_IGNORE_VLAN</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2723">2723</th><td></td></tr>
<tr><th id="2724">2724</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_MGMT_PKT_CTRL" data-ref="_M/BNX_RPM_MGMT_PKT_CTRL">BNX_RPM_MGMT_PKT_CTRL</dfn>			0x0000180c</u></td></tr>
<tr><th id="2725">2725</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_MGMT_PKT_CTRL_MGMT_DISCARD_EN" data-ref="_M/BNX_RPM_MGMT_PKT_CTRL_MGMT_DISCARD_EN">BNX_RPM_MGMT_PKT_CTRL_MGMT_DISCARD_EN</dfn>	 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2726">2726</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_MGMT_PKT_CTRL_MGMT_EN" data-ref="_M/BNX_RPM_MGMT_PKT_CTRL_MGMT_EN">BNX_RPM_MGMT_PKT_CTRL_MGMT_EN</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2727">2727</th><td></td></tr>
<tr><th id="2728">2728</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_VLAN_MATCH0" data-ref="_M/BNX_RPM_VLAN_MATCH0">BNX_RPM_VLAN_MATCH0</dfn>			0x00001810</u></td></tr>
<tr><th id="2729">2729</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE" data-ref="_M/BNX_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE">BNX_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE</dfn> (0xfffL&lt;&lt;0)</u></td></tr>
<tr><th id="2730">2730</th><td></td></tr>
<tr><th id="2731">2731</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_VLAN_MATCH1" data-ref="_M/BNX_RPM_VLAN_MATCH1">BNX_RPM_VLAN_MATCH1</dfn>			0x00001814</u></td></tr>
<tr><th id="2732">2732</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE" data-ref="_M/BNX_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE">BNX_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE</dfn> (0xfffL&lt;&lt;0)</u></td></tr>
<tr><th id="2733">2733</th><td></td></tr>
<tr><th id="2734">2734</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_VLAN_MATCH2" data-ref="_M/BNX_RPM_VLAN_MATCH2">BNX_RPM_VLAN_MATCH2</dfn>			0x00001818</u></td></tr>
<tr><th id="2735">2735</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE" data-ref="_M/BNX_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE">BNX_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE</dfn> (0xfffL&lt;&lt;0)</u></td></tr>
<tr><th id="2736">2736</th><td></td></tr>
<tr><th id="2737">2737</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_VLAN_MATCH3" data-ref="_M/BNX_RPM_VLAN_MATCH3">BNX_RPM_VLAN_MATCH3</dfn>			0x0000181c</u></td></tr>
<tr><th id="2738">2738</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE" data-ref="_M/BNX_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE">BNX_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE</dfn> (0xfffL&lt;&lt;0)</u></td></tr>
<tr><th id="2739">2739</th><td></td></tr>
<tr><th id="2740">2740</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0" data-ref="_M/BNX_RPM_SORT_USER0">BNX_RPM_SORT_USER0</dfn>			0x00001820</u></td></tr>
<tr><th id="2741">2741</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0_PM_EN" data-ref="_M/BNX_RPM_SORT_USER0_PM_EN">BNX_RPM_SORT_USER0_PM_EN</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2742">2742</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0_BC_EN" data-ref="_M/BNX_RPM_SORT_USER0_BC_EN">BNX_RPM_SORT_USER0_BC_EN</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2743">2743</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0_MC_EN" data-ref="_M/BNX_RPM_SORT_USER0_MC_EN">BNX_RPM_SORT_USER0_MC_EN</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2744">2744</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0_MC_HSH_EN" data-ref="_M/BNX_RPM_SORT_USER0_MC_HSH_EN">BNX_RPM_SORT_USER0_MC_HSH_EN</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2745">2745</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0_PROM_EN" data-ref="_M/BNX_RPM_SORT_USER0_PROM_EN">BNX_RPM_SORT_USER0_PROM_EN</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2746">2746</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0_VLAN_EN" data-ref="_M/BNX_RPM_SORT_USER0_VLAN_EN">BNX_RPM_SORT_USER0_VLAN_EN</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="2747">2747</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0_PROM_VLAN" data-ref="_M/BNX_RPM_SORT_USER0_PROM_VLAN">BNX_RPM_SORT_USER0_PROM_VLAN</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2748">2748</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER0_ENA" data-ref="_M/BNX_RPM_SORT_USER0_ENA">BNX_RPM_SORT_USER0_ENA</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2749">2749</th><td></td></tr>
<tr><th id="2750">2750</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1" data-ref="_M/BNX_RPM_SORT_USER1">BNX_RPM_SORT_USER1</dfn>			0x00001824</u></td></tr>
<tr><th id="2751">2751</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1_PM_EN" data-ref="_M/BNX_RPM_SORT_USER1_PM_EN">BNX_RPM_SORT_USER1_PM_EN</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2752">2752</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1_BC_EN" data-ref="_M/BNX_RPM_SORT_USER1_BC_EN">BNX_RPM_SORT_USER1_BC_EN</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2753">2753</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1_MC_EN" data-ref="_M/BNX_RPM_SORT_USER1_MC_EN">BNX_RPM_SORT_USER1_MC_EN</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2754">2754</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1_MC_HSH_EN" data-ref="_M/BNX_RPM_SORT_USER1_MC_HSH_EN">BNX_RPM_SORT_USER1_MC_HSH_EN</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2755">2755</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1_PROM_EN" data-ref="_M/BNX_RPM_SORT_USER1_PROM_EN">BNX_RPM_SORT_USER1_PROM_EN</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2756">2756</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1_VLAN_EN" data-ref="_M/BNX_RPM_SORT_USER1_VLAN_EN">BNX_RPM_SORT_USER1_VLAN_EN</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="2757">2757</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1_PROM_VLAN" data-ref="_M/BNX_RPM_SORT_USER1_PROM_VLAN">BNX_RPM_SORT_USER1_PROM_VLAN</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2758">2758</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER1_ENA" data-ref="_M/BNX_RPM_SORT_USER1_ENA">BNX_RPM_SORT_USER1_ENA</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2759">2759</th><td></td></tr>
<tr><th id="2760">2760</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2" data-ref="_M/BNX_RPM_SORT_USER2">BNX_RPM_SORT_USER2</dfn>			0x00001828</u></td></tr>
<tr><th id="2761">2761</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2_PM_EN" data-ref="_M/BNX_RPM_SORT_USER2_PM_EN">BNX_RPM_SORT_USER2_PM_EN</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2762">2762</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2_BC_EN" data-ref="_M/BNX_RPM_SORT_USER2_BC_EN">BNX_RPM_SORT_USER2_BC_EN</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2763">2763</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2_MC_EN" data-ref="_M/BNX_RPM_SORT_USER2_MC_EN">BNX_RPM_SORT_USER2_MC_EN</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2764">2764</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2_MC_HSH_EN" data-ref="_M/BNX_RPM_SORT_USER2_MC_HSH_EN">BNX_RPM_SORT_USER2_MC_HSH_EN</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2765">2765</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2_PROM_EN" data-ref="_M/BNX_RPM_SORT_USER2_PROM_EN">BNX_RPM_SORT_USER2_PROM_EN</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2766">2766</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2_VLAN_EN" data-ref="_M/BNX_RPM_SORT_USER2_VLAN_EN">BNX_RPM_SORT_USER2_VLAN_EN</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="2767">2767</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2_PROM_VLAN" data-ref="_M/BNX_RPM_SORT_USER2_PROM_VLAN">BNX_RPM_SORT_USER2_PROM_VLAN</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2768">2768</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER2_ENA" data-ref="_M/BNX_RPM_SORT_USER2_ENA">BNX_RPM_SORT_USER2_ENA</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2769">2769</th><td></td></tr>
<tr><th id="2770">2770</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3" data-ref="_M/BNX_RPM_SORT_USER3">BNX_RPM_SORT_USER3</dfn>			0x0000182c</u></td></tr>
<tr><th id="2771">2771</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3_PM_EN" data-ref="_M/BNX_RPM_SORT_USER3_PM_EN">BNX_RPM_SORT_USER3_PM_EN</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2772">2772</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3_BC_EN" data-ref="_M/BNX_RPM_SORT_USER3_BC_EN">BNX_RPM_SORT_USER3_BC_EN</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2773">2773</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3_MC_EN" data-ref="_M/BNX_RPM_SORT_USER3_MC_EN">BNX_RPM_SORT_USER3_MC_EN</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2774">2774</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3_MC_HSH_EN" data-ref="_M/BNX_RPM_SORT_USER3_MC_HSH_EN">BNX_RPM_SORT_USER3_MC_HSH_EN</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2775">2775</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3_PROM_EN" data-ref="_M/BNX_RPM_SORT_USER3_PROM_EN">BNX_RPM_SORT_USER3_PROM_EN</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2776">2776</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3_VLAN_EN" data-ref="_M/BNX_RPM_SORT_USER3_VLAN_EN">BNX_RPM_SORT_USER3_VLAN_EN</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="2777">2777</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3_PROM_VLAN" data-ref="_M/BNX_RPM_SORT_USER3_PROM_VLAN">BNX_RPM_SORT_USER3_PROM_VLAN</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2778">2778</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_SORT_USER3_ENA" data-ref="_M/BNX_RPM_SORT_USER3_ENA">BNX_RPM_SORT_USER3_ENA</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2779">2779</th><td></td></tr>
<tr><th id="2780">2780</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_L2_FILTER_DISCARDS" data-ref="_M/BNX_RPM_STAT_L2_FILTER_DISCARDS">BNX_RPM_STAT_L2_FILTER_DISCARDS</dfn>		0x00001840</u></td></tr>
<tr><th id="2781">2781</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_RULE_CHECKER_DISCARDS" data-ref="_M/BNX_RPM_STAT_RULE_CHECKER_DISCARDS">BNX_RPM_STAT_RULE_CHECKER_DISCARDS</dfn>	0x00001844</u></td></tr>
<tr><th id="2782">2782</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_IFINFTQDISCARDS" data-ref="_M/BNX_RPM_STAT_IFINFTQDISCARDS">BNX_RPM_STAT_IFINFTQDISCARDS</dfn>		0x00001848</u></td></tr>
<tr><th id="2783">2783</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_IFINMBUFDISCARD" data-ref="_M/BNX_RPM_STAT_IFINMBUFDISCARD">BNX_RPM_STAT_IFINMBUFDISCARD</dfn>		0x0000184c</u></td></tr>
<tr><th id="2784">2784</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_RULE_CHECKER_P4_HIT" data-ref="_M/BNX_RPM_STAT_RULE_CHECKER_P4_HIT">BNX_RPM_STAT_RULE_CHECKER_P4_HIT</dfn>	0x00001850</u></td></tr>
<tr><th id="2785">2785</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_AC0" data-ref="_M/BNX_RPM_STAT_AC0">BNX_RPM_STAT_AC0</dfn>			0x00001880</u></td></tr>
<tr><th id="2786">2786</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_AC1" data-ref="_M/BNX_RPM_STAT_AC1">BNX_RPM_STAT_AC1</dfn>			0x00001884</u></td></tr>
<tr><th id="2787">2787</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_AC2" data-ref="_M/BNX_RPM_STAT_AC2">BNX_RPM_STAT_AC2</dfn>			0x00001888</u></td></tr>
<tr><th id="2788">2788</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_AC3" data-ref="_M/BNX_RPM_STAT_AC3">BNX_RPM_STAT_AC3</dfn>			0x0000188c</u></td></tr>
<tr><th id="2789">2789</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_STAT_AC4" data-ref="_M/BNX_RPM_STAT_AC4">BNX_RPM_STAT_AC4</dfn>			0x00001890</u></td></tr>
<tr><th id="2790">2790</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0" data-ref="_M/BNX_RPM_RC_CNTL_0">BNX_RPM_RC_CNTL_0</dfn>			0x00001900</u></td></tr>
<tr><th id="2791">2791</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_OFFSET" data-ref="_M/BNX_RPM_RC_CNTL_0_OFFSET">BNX_RPM_RC_CNTL_0_OFFSET</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="2792">2792</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_CLASS" data-ref="_M/BNX_RPM_RC_CNTL_0_CLASS">BNX_RPM_RC_CNTL_0_CLASS</dfn>			 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="2793">2793</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_PRIORITY" data-ref="_M/BNX_RPM_RC_CNTL_0_PRIORITY">BNX_RPM_RC_CNTL_0_PRIORITY</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2794">2794</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_P4" data-ref="_M/BNX_RPM_RC_CNTL_0_P4">BNX_RPM_RC_CNTL_0_P4</dfn>			 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="2795">2795</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE" data-ref="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE">BNX_RPM_RC_CNTL_0_HDR_TYPE</dfn>		 (0x7L&lt;&lt;13)</u></td></tr>
<tr><th id="2796">2796</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_START" data-ref="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_START">BNX_RPM_RC_CNTL_0_HDR_TYPE_START</dfn>	 (0L&lt;&lt;13)</u></td></tr>
<tr><th id="2797">2797</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_IP" data-ref="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_IP">BNX_RPM_RC_CNTL_0_HDR_TYPE_IP</dfn>		 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="2798">2798</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_TCP" data-ref="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_TCP">BNX_RPM_RC_CNTL_0_HDR_TYPE_TCP</dfn>		 (2L&lt;&lt;13)</u></td></tr>
<tr><th id="2799">2799</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_UDP" data-ref="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_UDP">BNX_RPM_RC_CNTL_0_HDR_TYPE_UDP</dfn>		 (3L&lt;&lt;13)</u></td></tr>
<tr><th id="2800">2800</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_DATA" data-ref="_M/BNX_RPM_RC_CNTL_0_HDR_TYPE_DATA">BNX_RPM_RC_CNTL_0_HDR_TYPE_DATA</dfn>		 (4L&lt;&lt;13)</u></td></tr>
<tr><th id="2801">2801</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_COMP" data-ref="_M/BNX_RPM_RC_CNTL_0_COMP">BNX_RPM_RC_CNTL_0_COMP</dfn>			 (0x3L&lt;&lt;16)</u></td></tr>
<tr><th id="2802">2802</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_COMP_EQUAL" data-ref="_M/BNX_RPM_RC_CNTL_0_COMP_EQUAL">BNX_RPM_RC_CNTL_0_COMP_EQUAL</dfn>		 (0L&lt;&lt;16)</u></td></tr>
<tr><th id="2803">2803</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_COMP_NEQUAL" data-ref="_M/BNX_RPM_RC_CNTL_0_COMP_NEQUAL">BNX_RPM_RC_CNTL_0_COMP_NEQUAL</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2804">2804</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_COMP_GREATER" data-ref="_M/BNX_RPM_RC_CNTL_0_COMP_GREATER">BNX_RPM_RC_CNTL_0_COMP_GREATER</dfn>		 (2L&lt;&lt;16)</u></td></tr>
<tr><th id="2805">2805</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_COMP_LESS" data-ref="_M/BNX_RPM_RC_CNTL_0_COMP_LESS">BNX_RPM_RC_CNTL_0_COMP_LESS</dfn>		 (3L&lt;&lt;16)</u></td></tr>
<tr><th id="2806">2806</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_SBIT" data-ref="_M/BNX_RPM_RC_CNTL_0_SBIT">BNX_RPM_RC_CNTL_0_SBIT</dfn>			 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2807">2807</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_CMDSEL" data-ref="_M/BNX_RPM_RC_CNTL_0_CMDSEL">BNX_RPM_RC_CNTL_0_CMDSEL</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="2808">2808</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_MAP" data-ref="_M/BNX_RPM_RC_CNTL_0_MAP">BNX_RPM_RC_CNTL_0_MAP</dfn>			 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2809">2809</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_DISCARD" data-ref="_M/BNX_RPM_RC_CNTL_0_DISCARD">BNX_RPM_RC_CNTL_0_DISCARD</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="2810">2810</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_MASK" data-ref="_M/BNX_RPM_RC_CNTL_0_MASK">BNX_RPM_RC_CNTL_0_MASK</dfn>			 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="2811">2811</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_P1" data-ref="_M/BNX_RPM_RC_CNTL_0_P1">BNX_RPM_RC_CNTL_0_P1</dfn>			 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="2812">2812</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_P2" data-ref="_M/BNX_RPM_RC_CNTL_0_P2">BNX_RPM_RC_CNTL_0_P2</dfn>			 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="2813">2813</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_P3" data-ref="_M/BNX_RPM_RC_CNTL_0_P3">BNX_RPM_RC_CNTL_0_P3</dfn>			 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="2814">2814</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_0_NBIT" data-ref="_M/BNX_RPM_RC_CNTL_0_NBIT">BNX_RPM_RC_CNTL_0_NBIT</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2815">2815</th><td></td></tr>
<tr><th id="2816">2816</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_0" data-ref="_M/BNX_RPM_RC_VALUE_MASK_0">BNX_RPM_RC_VALUE_MASK_0</dfn>			0x00001904</u></td></tr>
<tr><th id="2817">2817</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_0_VALUE" data-ref="_M/BNX_RPM_RC_VALUE_MASK_0_VALUE">BNX_RPM_RC_VALUE_MASK_0_VALUE</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2818">2818</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_0_MASK" data-ref="_M/BNX_RPM_RC_VALUE_MASK_0_MASK">BNX_RPM_RC_VALUE_MASK_0_MASK</dfn>		 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_1" data-ref="_M/BNX_RPM_RC_CNTL_1">BNX_RPM_RC_CNTL_1</dfn>			0x00001908</u></td></tr>
<tr><th id="2821">2821</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_1_A" data-ref="_M/BNX_RPM_RC_CNTL_1_A">BNX_RPM_RC_CNTL_1_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2822">2822</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_1_B" data-ref="_M/BNX_RPM_RC_CNTL_1_B">BNX_RPM_RC_CNTL_1_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2823">2823</th><td></td></tr>
<tr><th id="2824">2824</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_1" data-ref="_M/BNX_RPM_RC_VALUE_MASK_1">BNX_RPM_RC_VALUE_MASK_1</dfn>			0x0000190c</u></td></tr>
<tr><th id="2825">2825</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_2" data-ref="_M/BNX_RPM_RC_CNTL_2">BNX_RPM_RC_CNTL_2</dfn>			0x00001910</u></td></tr>
<tr><th id="2826">2826</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_2_A" data-ref="_M/BNX_RPM_RC_CNTL_2_A">BNX_RPM_RC_CNTL_2_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2827">2827</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_2_B" data-ref="_M/BNX_RPM_RC_CNTL_2_B">BNX_RPM_RC_CNTL_2_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2828">2828</th><td></td></tr>
<tr><th id="2829">2829</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_2" data-ref="_M/BNX_RPM_RC_VALUE_MASK_2">BNX_RPM_RC_VALUE_MASK_2</dfn>			0x00001914</u></td></tr>
<tr><th id="2830">2830</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_3" data-ref="_M/BNX_RPM_RC_CNTL_3">BNX_RPM_RC_CNTL_3</dfn>			0x00001918</u></td></tr>
<tr><th id="2831">2831</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_3_A" data-ref="_M/BNX_RPM_RC_CNTL_3_A">BNX_RPM_RC_CNTL_3_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2832">2832</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_3_B" data-ref="_M/BNX_RPM_RC_CNTL_3_B">BNX_RPM_RC_CNTL_3_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2833">2833</th><td></td></tr>
<tr><th id="2834">2834</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_3" data-ref="_M/BNX_RPM_RC_VALUE_MASK_3">BNX_RPM_RC_VALUE_MASK_3</dfn>			0x0000191c</u></td></tr>
<tr><th id="2835">2835</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_4" data-ref="_M/BNX_RPM_RC_CNTL_4">BNX_RPM_RC_CNTL_4</dfn>			0x00001920</u></td></tr>
<tr><th id="2836">2836</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_4_A" data-ref="_M/BNX_RPM_RC_CNTL_4_A">BNX_RPM_RC_CNTL_4_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2837">2837</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_4_B" data-ref="_M/BNX_RPM_RC_CNTL_4_B">BNX_RPM_RC_CNTL_4_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2838">2838</th><td></td></tr>
<tr><th id="2839">2839</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_4" data-ref="_M/BNX_RPM_RC_VALUE_MASK_4">BNX_RPM_RC_VALUE_MASK_4</dfn>			0x00001924</u></td></tr>
<tr><th id="2840">2840</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_5" data-ref="_M/BNX_RPM_RC_CNTL_5">BNX_RPM_RC_CNTL_5</dfn>			0x00001928</u></td></tr>
<tr><th id="2841">2841</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_5_A" data-ref="_M/BNX_RPM_RC_CNTL_5_A">BNX_RPM_RC_CNTL_5_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2842">2842</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_5_B" data-ref="_M/BNX_RPM_RC_CNTL_5_B">BNX_RPM_RC_CNTL_5_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2843">2843</th><td></td></tr>
<tr><th id="2844">2844</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_5" data-ref="_M/BNX_RPM_RC_VALUE_MASK_5">BNX_RPM_RC_VALUE_MASK_5</dfn>			0x0000192c</u></td></tr>
<tr><th id="2845">2845</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_6" data-ref="_M/BNX_RPM_RC_CNTL_6">BNX_RPM_RC_CNTL_6</dfn>			0x00001930</u></td></tr>
<tr><th id="2846">2846</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_6_A" data-ref="_M/BNX_RPM_RC_CNTL_6_A">BNX_RPM_RC_CNTL_6_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2847">2847</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_6_B" data-ref="_M/BNX_RPM_RC_CNTL_6_B">BNX_RPM_RC_CNTL_6_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_6" data-ref="_M/BNX_RPM_RC_VALUE_MASK_6">BNX_RPM_RC_VALUE_MASK_6</dfn>			0x00001934</u></td></tr>
<tr><th id="2850">2850</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_7" data-ref="_M/BNX_RPM_RC_CNTL_7">BNX_RPM_RC_CNTL_7</dfn>			0x00001938</u></td></tr>
<tr><th id="2851">2851</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_7_A" data-ref="_M/BNX_RPM_RC_CNTL_7_A">BNX_RPM_RC_CNTL_7_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2852">2852</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_7_B" data-ref="_M/BNX_RPM_RC_CNTL_7_B">BNX_RPM_RC_CNTL_7_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2853">2853</th><td></td></tr>
<tr><th id="2854">2854</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_7" data-ref="_M/BNX_RPM_RC_VALUE_MASK_7">BNX_RPM_RC_VALUE_MASK_7</dfn>			0x0000193c</u></td></tr>
<tr><th id="2855">2855</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_8" data-ref="_M/BNX_RPM_RC_CNTL_8">BNX_RPM_RC_CNTL_8</dfn>			0x00001940</u></td></tr>
<tr><th id="2856">2856</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_8_A" data-ref="_M/BNX_RPM_RC_CNTL_8_A">BNX_RPM_RC_CNTL_8_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2857">2857</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_8_B" data-ref="_M/BNX_RPM_RC_CNTL_8_B">BNX_RPM_RC_CNTL_8_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2858">2858</th><td></td></tr>
<tr><th id="2859">2859</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_8" data-ref="_M/BNX_RPM_RC_VALUE_MASK_8">BNX_RPM_RC_VALUE_MASK_8</dfn>			0x00001944</u></td></tr>
<tr><th id="2860">2860</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_9" data-ref="_M/BNX_RPM_RC_CNTL_9">BNX_RPM_RC_CNTL_9</dfn>			0x00001948</u></td></tr>
<tr><th id="2861">2861</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_9_A" data-ref="_M/BNX_RPM_RC_CNTL_9_A">BNX_RPM_RC_CNTL_9_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2862">2862</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_9_B" data-ref="_M/BNX_RPM_RC_CNTL_9_B">BNX_RPM_RC_CNTL_9_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2863">2863</th><td></td></tr>
<tr><th id="2864">2864</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_9" data-ref="_M/BNX_RPM_RC_VALUE_MASK_9">BNX_RPM_RC_VALUE_MASK_9</dfn>			0x0000194c</u></td></tr>
<tr><th id="2865">2865</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_10" data-ref="_M/BNX_RPM_RC_CNTL_10">BNX_RPM_RC_CNTL_10</dfn>			0x00001950</u></td></tr>
<tr><th id="2866">2866</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_10_A" data-ref="_M/BNX_RPM_RC_CNTL_10_A">BNX_RPM_RC_CNTL_10_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2867">2867</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_10_B" data-ref="_M/BNX_RPM_RC_CNTL_10_B">BNX_RPM_RC_CNTL_10_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2868">2868</th><td></td></tr>
<tr><th id="2869">2869</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_10" data-ref="_M/BNX_RPM_RC_VALUE_MASK_10">BNX_RPM_RC_VALUE_MASK_10</dfn>		0x00001954</u></td></tr>
<tr><th id="2870">2870</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_11" data-ref="_M/BNX_RPM_RC_CNTL_11">BNX_RPM_RC_CNTL_11</dfn>			0x00001958</u></td></tr>
<tr><th id="2871">2871</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_11_A" data-ref="_M/BNX_RPM_RC_CNTL_11_A">BNX_RPM_RC_CNTL_11_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2872">2872</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_11_B" data-ref="_M/BNX_RPM_RC_CNTL_11_B">BNX_RPM_RC_CNTL_11_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2873">2873</th><td></td></tr>
<tr><th id="2874">2874</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_11" data-ref="_M/BNX_RPM_RC_VALUE_MASK_11">BNX_RPM_RC_VALUE_MASK_11</dfn>		0x0000195c</u></td></tr>
<tr><th id="2875">2875</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_12" data-ref="_M/BNX_RPM_RC_CNTL_12">BNX_RPM_RC_CNTL_12</dfn>			0x00001960</u></td></tr>
<tr><th id="2876">2876</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_12_A" data-ref="_M/BNX_RPM_RC_CNTL_12_A">BNX_RPM_RC_CNTL_12_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2877">2877</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_12_B" data-ref="_M/BNX_RPM_RC_CNTL_12_B">BNX_RPM_RC_CNTL_12_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2878">2878</th><td></td></tr>
<tr><th id="2879">2879</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_12" data-ref="_M/BNX_RPM_RC_VALUE_MASK_12">BNX_RPM_RC_VALUE_MASK_12</dfn>		0x00001964</u></td></tr>
<tr><th id="2880">2880</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_13" data-ref="_M/BNX_RPM_RC_CNTL_13">BNX_RPM_RC_CNTL_13</dfn>			0x00001968</u></td></tr>
<tr><th id="2881">2881</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_13_A" data-ref="_M/BNX_RPM_RC_CNTL_13_A">BNX_RPM_RC_CNTL_13_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2882">2882</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_13_B" data-ref="_M/BNX_RPM_RC_CNTL_13_B">BNX_RPM_RC_CNTL_13_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2883">2883</th><td></td></tr>
<tr><th id="2884">2884</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_13" data-ref="_M/BNX_RPM_RC_VALUE_MASK_13">BNX_RPM_RC_VALUE_MASK_13</dfn>		0x0000196c</u></td></tr>
<tr><th id="2885">2885</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_14" data-ref="_M/BNX_RPM_RC_CNTL_14">BNX_RPM_RC_CNTL_14</dfn>			0x00001970</u></td></tr>
<tr><th id="2886">2886</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_14_A" data-ref="_M/BNX_RPM_RC_CNTL_14_A">BNX_RPM_RC_CNTL_14_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2887">2887</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_14_B" data-ref="_M/BNX_RPM_RC_CNTL_14_B">BNX_RPM_RC_CNTL_14_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2888">2888</th><td></td></tr>
<tr><th id="2889">2889</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_14" data-ref="_M/BNX_RPM_RC_VALUE_MASK_14">BNX_RPM_RC_VALUE_MASK_14</dfn>		0x00001974</u></td></tr>
<tr><th id="2890">2890</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_15" data-ref="_M/BNX_RPM_RC_CNTL_15">BNX_RPM_RC_CNTL_15</dfn>			0x00001978</u></td></tr>
<tr><th id="2891">2891</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_15_A" data-ref="_M/BNX_RPM_RC_CNTL_15_A">BNX_RPM_RC_CNTL_15_A</dfn>			 (0x3ffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2892">2892</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CNTL_15_B" data-ref="_M/BNX_RPM_RC_CNTL_15_B">BNX_RPM_RC_CNTL_15_B</dfn>			 (0xfffL&lt;&lt;19)</u></td></tr>
<tr><th id="2893">2893</th><td></td></tr>
<tr><th id="2894">2894</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_VALUE_MASK_15" data-ref="_M/BNX_RPM_RC_VALUE_MASK_15">BNX_RPM_RC_VALUE_MASK_15</dfn>		0x0000197c</u></td></tr>
<tr><th id="2895">2895</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CONFIG" data-ref="_M/BNX_RPM_RC_CONFIG">BNX_RPM_RC_CONFIG</dfn>			0x00001980</u></td></tr>
<tr><th id="2896">2896</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CONFIG_RULE_ENABLE" data-ref="_M/BNX_RPM_RC_CONFIG_RULE_ENABLE">BNX_RPM_RC_CONFIG_RULE_ENABLE</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2897">2897</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_RC_CONFIG_DEF_CLASS" data-ref="_M/BNX_RPM_RC_CONFIG_DEF_CLASS">BNX_RPM_RC_CONFIG_DEF_CLASS</dfn>		 (0x7L&lt;&lt;24)</u></td></tr>
<tr><th id="2898">2898</th><td></td></tr>
<tr><th id="2899">2899</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0" data-ref="_M/BNX_RPM_DEBUG0">BNX_RPM_DEBUG0</dfn>				0x00001984</u></td></tr>
<tr><th id="2900">2900</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_FM_BCNT" data-ref="_M/BNX_RPM_DEBUG0_FM_BCNT">BNX_RPM_DEBUG0_FM_BCNT</dfn>			 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2901">2901</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_T_DATA_OFST_VLD" data-ref="_M/BNX_RPM_DEBUG0_T_DATA_OFST_VLD">BNX_RPM_DEBUG0_T_DATA_OFST_VLD</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="2902">2902</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_T_UDP_OFST_VLD" data-ref="_M/BNX_RPM_DEBUG0_T_UDP_OFST_VLD">BNX_RPM_DEBUG0_T_UDP_OFST_VLD</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="2903">2903</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_T_TCP_OFST_VLD" data-ref="_M/BNX_RPM_DEBUG0_T_TCP_OFST_VLD">BNX_RPM_DEBUG0_T_TCP_OFST_VLD</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="2904">2904</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_T_IP_OFST_VLD" data-ref="_M/BNX_RPM_DEBUG0_T_IP_OFST_VLD">BNX_RPM_DEBUG0_T_IP_OFST_VLD</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="2905">2905</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_IP_MORE_FRGMT" data-ref="_M/BNX_RPM_DEBUG0_IP_MORE_FRGMT">BNX_RPM_DEBUG0_IP_MORE_FRGMT</dfn>		 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="2906">2906</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR" data-ref="_M/BNX_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR">BNX_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR</dfn>	 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="2907">2907</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_LLC_SNAP" data-ref="_M/BNX_RPM_DEBUG0_LLC_SNAP">BNX_RPM_DEBUG0_LLC_SNAP</dfn>			 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="2908">2908</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_FM_STARTED" data-ref="_M/BNX_RPM_DEBUG0_FM_STARTED">BNX_RPM_DEBUG0_FM_STARTED</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="2909">2909</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_DONE" data-ref="_M/BNX_RPM_DEBUG0_DONE">BNX_RPM_DEBUG0_DONE</dfn>			 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2910">2910</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_WAIT_4_DONE" data-ref="_M/BNX_RPM_DEBUG0_WAIT_4_DONE">BNX_RPM_DEBUG0_WAIT_4_DONE</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="2911">2911</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_USE_TPBUF_CKSUM" data-ref="_M/BNX_RPM_DEBUG0_USE_TPBUF_CKSUM">BNX_RPM_DEBUG0_USE_TPBUF_CKSUM</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="2912">2912</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM" data-ref="_M/BNX_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM">BNX_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="2913">2913</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_IGNORE_VLAN" data-ref="_M/BNX_RPM_DEBUG0_IGNORE_VLAN">BNX_RPM_DEBUG0_IGNORE_VLAN</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="2914">2914</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG0_RP_ENA_ACTIVE" data-ref="_M/BNX_RPM_DEBUG0_RP_ENA_ACTIVE">BNX_RPM_DEBUG0_RP_ENA_ACTIVE</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2915">2915</th><td></td></tr>
<tr><th id="2916">2916</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1" data-ref="_M/BNX_RPM_DEBUG1">BNX_RPM_DEBUG1</dfn>				0x00001988</u></td></tr>
<tr><th id="2917">2917</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST">BNX_RPM_DEBUG1_FSM_CUR_ST</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2918">2918</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_IDLE" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_IDLE">BNX_RPM_DEBUG1_FSM_CUR_ST_IDLE</dfn>		 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="2919">2919</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL">BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="2920">2920</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC">BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC</dfn> (2L&lt;&lt;0)</u></td></tr>
<tr><th id="2921">2921</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP">BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="2922">2922</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP">BNX_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP</dfn>	 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="2923">2923</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_IP_START" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_IP_START">BNX_RPM_DEBUG1_FSM_CUR_ST_IP_START</dfn>	 (16L&lt;&lt;0)</u></td></tr>
<tr><th id="2924">2924</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_IP" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_IP">BNX_RPM_DEBUG1_FSM_CUR_ST_IP</dfn>		 (32L&lt;&lt;0)</u></td></tr>
<tr><th id="2925">2925</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_TCP" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_TCP">BNX_RPM_DEBUG1_FSM_CUR_ST_TCP</dfn>		 (64L&lt;&lt;0)</u></td></tr>
<tr><th id="2926">2926</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_UDP" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_UDP">BNX_RPM_DEBUG1_FSM_CUR_ST_UDP</dfn>		 (128L&lt;&lt;0)</u></td></tr>
<tr><th id="2927">2927</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_AH" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_AH">BNX_RPM_DEBUG1_FSM_CUR_ST_AH</dfn>		 (256L&lt;&lt;0)</u></td></tr>
<tr><th id="2928">2928</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ESP" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ESP">BNX_RPM_DEBUG1_FSM_CUR_ST_ESP</dfn>		 (512L&lt;&lt;0)</u></td></tr>
<tr><th id="2929">2929</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD">BNX_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD</dfn>	 (1024L&lt;&lt;0)</u></td></tr>
<tr><th id="2930">2930</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_DATA" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_DATA">BNX_RPM_DEBUG1_FSM_CUR_ST_DATA</dfn>		 (2048L&lt;&lt;0)</u></td></tr>
<tr><th id="2931">2931</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY">BNX_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY</dfn>	 (0x2000L&lt;&lt;0)</u></td></tr>
<tr><th id="2932">2932</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT">BNX_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT</dfn>	 (0x4000L&lt;&lt;0)</u></td></tr>
<tr><th id="2933">2933</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT" data-ref="_M/BNX_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT">BNX_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT</dfn>	 (0x8000L&lt;&lt;0)</u></td></tr>
<tr><th id="2934">2934</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_HDR_BCNT" data-ref="_M/BNX_RPM_DEBUG1_HDR_BCNT">BNX_RPM_DEBUG1_HDR_BCNT</dfn>			 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="2935">2935</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_UNKNOWN_ETYPE_D" data-ref="_M/BNX_RPM_DEBUG1_UNKNOWN_ETYPE_D">BNX_RPM_DEBUG1_UNKNOWN_ETYPE_D</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="2936">2936</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_VLAN_REMOVED_D2" data-ref="_M/BNX_RPM_DEBUG1_VLAN_REMOVED_D2">BNX_RPM_DEBUG1_VLAN_REMOVED_D2</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="2937">2937</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_VLAN_REMOVED_D1" data-ref="_M/BNX_RPM_DEBUG1_VLAN_REMOVED_D1">BNX_RPM_DEBUG1_VLAN_REMOVED_D1</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2938">2938</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG1_EOF_0XTRA_WD" data-ref="_M/BNX_RPM_DEBUG1_EOF_0XTRA_WD">BNX_RPM_DEBUG1_EOF_0XTRA_WD</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2939">2939</th><td></td></tr>
<tr><th id="2940">2940</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2" data-ref="_M/BNX_RPM_DEBUG2">BNX_RPM_DEBUG2</dfn>				0x0000198c</u></td></tr>
<tr><th id="2941">2941</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_CMD_HIT_VEC" data-ref="_M/BNX_RPM_DEBUG2_CMD_HIT_VEC">BNX_RPM_DEBUG2_CMD_HIT_VEC</dfn>		 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2942">2942</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_IP_BCNT" data-ref="_M/BNX_RPM_DEBUG2_IP_BCNT">BNX_RPM_DEBUG2_IP_BCNT</dfn>			 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="2943">2943</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_THIS_CMD_M4" data-ref="_M/BNX_RPM_DEBUG2_THIS_CMD_M4">BNX_RPM_DEBUG2_THIS_CMD_M4</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="2944">2944</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_THIS_CMD_M3" data-ref="_M/BNX_RPM_DEBUG2_THIS_CMD_M3">BNX_RPM_DEBUG2_THIS_CMD_M3</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="2945">2945</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_THIS_CMD_M2" data-ref="_M/BNX_RPM_DEBUG2_THIS_CMD_M2">BNX_RPM_DEBUG2_THIS_CMD_M2</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="2946">2946</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_THIS_CMD_M1" data-ref="_M/BNX_RPM_DEBUG2_THIS_CMD_M1">BNX_RPM_DEBUG2_THIS_CMD_M1</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="2947">2947</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_IPIPE_EMPTY" data-ref="_M/BNX_RPM_DEBUG2_IPIPE_EMPTY">BNX_RPM_DEBUG2_IPIPE_EMPTY</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="2948">2948</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_FM_DISCARD" data-ref="_M/BNX_RPM_DEBUG2_FM_DISCARD">BNX_RPM_DEBUG2_FM_DISCARD</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="2949">2949</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_LAST_RULE_IN_FM_D2" data-ref="_M/BNX_RPM_DEBUG2_LAST_RULE_IN_FM_D2">BNX_RPM_DEBUG2_LAST_RULE_IN_FM_D2</dfn>	 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2950">2950</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG2_LAST_RULE_IN_FM_D1" data-ref="_M/BNX_RPM_DEBUG2_LAST_RULE_IN_FM_D1">BNX_RPM_DEBUG2_LAST_RULE_IN_FM_D1</dfn>	 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2951">2951</th><td></td></tr>
<tr><th id="2952">2952</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3" data-ref="_M/BNX_RPM_DEBUG3">BNX_RPM_DEBUG3</dfn>				0x00001990</u></td></tr>
<tr><th id="2953">2953</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_AVAIL_MBUF_PTR" data-ref="_M/BNX_RPM_DEBUG3_AVAIL_MBUF_PTR">BNX_RPM_DEBUG3_AVAIL_MBUF_PTR</dfn>		 (0x1ffL&lt;&lt;0)</u></td></tr>
<tr><th id="2954">2954</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT" data-ref="_M/BNX_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT">BNX_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT</dfn>	 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="2955">2955</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT" data-ref="_M/BNX_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT">BNX_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="2956">2956</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT" data-ref="_M/BNX_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT">BNX_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="2957">2957</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_RDE_RBUF_FREE_REQ" data-ref="_M/BNX_RPM_DEBUG3_RDE_RBUF_FREE_REQ">BNX_RPM_DEBUG3_RDE_RBUF_FREE_REQ</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="2958">2958</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ" data-ref="_M/BNX_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ">BNX_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="2959">2959</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL" data-ref="_M/BNX_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL">BNX_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="2960">2960</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_RBUF_RDE_SOF_DROP" data-ref="_M/BNX_RPM_DEBUG3_RBUF_RDE_SOF_DROP">BNX_RPM_DEBUG3_RBUF_RDE_SOF_DROP</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="2961">2961</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT" data-ref="_M/BNX_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT">BNX_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT</dfn>	 (0xfL&lt;&lt;16)</u></td></tr>
<tr><th id="2962">2962</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL" data-ref="_M/BNX_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL">BNX_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL</dfn>	 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="2963">2963</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_DROP_NXT_VLD" data-ref="_M/BNX_RPM_DEBUG3_DROP_NXT_VLD">BNX_RPM_DEBUG3_DROP_NXT_VLD</dfn>		 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="2964">2964</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_DROP_NXT" data-ref="_M/BNX_RPM_DEBUG3_DROP_NXT">BNX_RPM_DEBUG3_DROP_NXT</dfn>			 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="2965">2965</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_FTQ_FSM" data-ref="_M/BNX_RPM_DEBUG3_FTQ_FSM">BNX_RPM_DEBUG3_FTQ_FSM</dfn>			 (0x3L&lt;&lt;24)</u></td></tr>
<tr><th id="2966">2966</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_FTQ_FSM_IDLE" data-ref="_M/BNX_RPM_DEBUG3_FTQ_FSM_IDLE">BNX_RPM_DEBUG3_FTQ_FSM_IDLE</dfn>		 (0x0L&lt;&lt;24)</u></td></tr>
<tr><th id="2967">2967</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_FTQ_FSM_WAIT_ACK" data-ref="_M/BNX_RPM_DEBUG3_FTQ_FSM_WAIT_ACK">BNX_RPM_DEBUG3_FTQ_FSM_WAIT_ACK</dfn>		 (0x1L&lt;&lt;24)</u></td></tr>
<tr><th id="2968">2968</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_FTQ_FSM_WAIT_FREE" data-ref="_M/BNX_RPM_DEBUG3_FTQ_FSM_WAIT_FREE">BNX_RPM_DEBUG3_FTQ_FSM_WAIT_FREE</dfn>	 (0x2L&lt;&lt;24)</u></td></tr>
<tr><th id="2969">2969</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM">BNX_RPM_DEBUG3_MBWRITE_FSM</dfn>		 (0x3L&lt;&lt;26)</u></td></tr>
<tr><th id="2970">2970</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF">BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF</dfn>	 (0x0L&lt;&lt;26)</u></td></tr>
<tr><th id="2971">2971</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF">BNX_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF</dfn>	 (0x1L&lt;&lt;26)</u></td></tr>
<tr><th id="2972">2972</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA">BNX_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA</dfn>	 (0x2L&lt;&lt;26)</u></td></tr>
<tr><th id="2973">2973</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA">BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA</dfn>	 (0x3L&lt;&lt;26)</u></td></tr>
<tr><th id="2974">2974</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF">BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF</dfn>	 (0x4L&lt;&lt;26)</u></td></tr>
<tr><th id="2975">2975</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK">BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK</dfn>	 (0x5L&lt;&lt;26)</u></td></tr>
<tr><th id="2976">2976</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD">BNX_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD</dfn>	 (0x6L&lt;&lt;26)</u></td></tr>
<tr><th id="2977">2977</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_DONE" data-ref="_M/BNX_RPM_DEBUG3_MBWRITE_FSM_DONE">BNX_RPM_DEBUG3_MBWRITE_FSM_DONE</dfn>		 (0x7L&lt;&lt;26)</u></td></tr>
<tr><th id="2978">2978</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBFREE_FSM" data-ref="_M/BNX_RPM_DEBUG3_MBFREE_FSM">BNX_RPM_DEBUG3_MBFREE_FSM</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="2979">2979</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBFREE_FSM_IDLE" data-ref="_M/BNX_RPM_DEBUG3_MBFREE_FSM_IDLE">BNX_RPM_DEBUG3_MBFREE_FSM_IDLE</dfn>		 (0L&lt;&lt;29)</u></td></tr>
<tr><th id="2980">2980</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK" data-ref="_M/BNX_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK">BNX_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK</dfn>	 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="2981">2981</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBALLOC_FSM" data-ref="_M/BNX_RPM_DEBUG3_MBALLOC_FSM">BNX_RPM_DEBUG3_MBALLOC_FSM</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="2982">2982</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF" data-ref="_M/BNX_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF">BNX_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF</dfn>	 (0x0L&lt;&lt;30)</u></td></tr>
<tr><th id="2983">2983</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF" data-ref="_M/BNX_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF">BNX_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF</dfn>	 (0x1L&lt;&lt;30)</u></td></tr>
<tr><th id="2984">2984</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG3_CCODE_EOF_ERROR" data-ref="_M/BNX_RPM_DEBUG3_CCODE_EOF_ERROR">BNX_RPM_DEBUG3_CCODE_EOF_ERROR</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2985">2985</th><td></td></tr>
<tr><th id="2986">2986</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG4" data-ref="_M/BNX_RPM_DEBUG4">BNX_RPM_DEBUG4</dfn>				0x00001994</u></td></tr>
<tr><th id="2987">2987</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG4_DFSM_MBUF_CLUSTER" data-ref="_M/BNX_RPM_DEBUG4_DFSM_MBUF_CLUSTER">BNX_RPM_DEBUG4_DFSM_MBUF_CLUSTER</dfn>	 (0x1ffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="2988">2988</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG4_DFIFO_CUR_CCODE" data-ref="_M/BNX_RPM_DEBUG4_DFIFO_CUR_CCODE">BNX_RPM_DEBUG4_DFIFO_CUR_CCODE</dfn>		 (0x7L&lt;&lt;25)</u></td></tr>
<tr><th id="2989">2989</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG4_MBWRITE_FSM" data-ref="_M/BNX_RPM_DEBUG4_MBWRITE_FSM">BNX_RPM_DEBUG4_MBWRITE_FSM</dfn>		 (0x7L&lt;&lt;28)</u></td></tr>
<tr><th id="2990">2990</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG4_DFIFO_EMPTY" data-ref="_M/BNX_RPM_DEBUG4_DFIFO_EMPTY">BNX_RPM_DEBUG4_DFIFO_EMPTY</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="2991">2991</th><td></td></tr>
<tr><th id="2992">2992</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5" data-ref="_M/BNX_RPM_DEBUG5">BNX_RPM_DEBUG5</dfn>				0x00001998</u></td></tr>
<tr><th id="2993">2993</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_RDROP_WPTR" data-ref="_M/BNX_RPM_DEBUG5_RDROP_WPTR">BNX_RPM_DEBUG5_RDROP_WPTR</dfn>		 (0x1fL&lt;&lt;0)</u></td></tr>
<tr><th id="2994">2994</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_RDROP_ACPI_RPTR" data-ref="_M/BNX_RPM_DEBUG5_RDROP_ACPI_RPTR">BNX_RPM_DEBUG5_RDROP_ACPI_RPTR</dfn>		 (0x1fL&lt;&lt;5)</u></td></tr>
<tr><th id="2995">2995</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_RDROP_MC_RPTR" data-ref="_M/BNX_RPM_DEBUG5_RDROP_MC_RPTR">BNX_RPM_DEBUG5_RDROP_MC_RPTR</dfn>		 (0x1fL&lt;&lt;10)</u></td></tr>
<tr><th id="2996">2996</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_RDROP_RC_RPTR" data-ref="_M/BNX_RPM_DEBUG5_RDROP_RC_RPTR">BNX_RPM_DEBUG5_RDROP_RC_RPTR</dfn>		 (0x1fL&lt;&lt;15)</u></td></tr>
<tr><th id="2997">2997</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_RDROP_ACPI_EMPTY" data-ref="_M/BNX_RPM_DEBUG5_RDROP_ACPI_EMPTY">BNX_RPM_DEBUG5_RDROP_ACPI_EMPTY</dfn>		 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="2998">2998</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_RDROP_MC_EMPTY" data-ref="_M/BNX_RPM_DEBUG5_RDROP_MC_EMPTY">BNX_RPM_DEBUG5_RDROP_MC_EMPTY</dfn>		 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="2999">2999</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR" data-ref="_M/BNX_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR">BNX_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR</dfn>	 (1L&lt;&lt;22)</u></td></tr>
<tr><th id="3000">3000</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_WOL_DROP_INT" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_WOL_DROP_INT">BNX_RPM_DEBUG5_HOLDREG_WOL_DROP_INT</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="3001">3001</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_DISCARD" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_DISCARD">BNX_RPM_DEBUG5_HOLDREG_DISCARD</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="3002">3002</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL">BNX_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL</dfn>	 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="3003">3003</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_MC_EMPTY" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_MC_EMPTY">BNX_RPM_DEBUG5_HOLDREG_MC_EMPTY</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="3004">3004</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_RC_EMPTY" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_RC_EMPTY">BNX_RPM_DEBUG5_HOLDREG_RC_EMPTY</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3005">3005</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_FC_EMPTY" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_FC_EMPTY">BNX_RPM_DEBUG5_HOLDREG_FC_EMPTY</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3006">3006</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_ACPI_EMPTY" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_ACPI_EMPTY">BNX_RPM_DEBUG5_HOLDREG_ACPI_EMPTY</dfn>	 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="3007">3007</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_FULL_T" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_FULL_T">BNX_RPM_DEBUG5_HOLDREG_FULL_T</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="3008">3008</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG5_HOLDREG_RD" data-ref="_M/BNX_RPM_DEBUG5_HOLDREG_RD">BNX_RPM_DEBUG5_HOLDREG_RD</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3009">3009</th><td></td></tr>
<tr><th id="3010">3010</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG6" data-ref="_M/BNX_RPM_DEBUG6">BNX_RPM_DEBUG6</dfn>				0x0000199c</u></td></tr>
<tr><th id="3011">3011</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG6_ACPI_VEC" data-ref="_M/BNX_RPM_DEBUG6_ACPI_VEC">BNX_RPM_DEBUG6_ACPI_VEC</dfn>			 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3012">3012</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG6_VEC" data-ref="_M/BNX_RPM_DEBUG6_VEC">BNX_RPM_DEBUG6_VEC</dfn>			 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="3013">3013</th><td></td></tr>
<tr><th id="3014">3014</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG7" data-ref="_M/BNX_RPM_DEBUG7">BNX_RPM_DEBUG7</dfn>				0x000019a0</u></td></tr>
<tr><th id="3015">3015</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG7_RPM_DBG7_LAST_CRC" data-ref="_M/BNX_RPM_DEBUG7_RPM_DBG7_LAST_CRC">BNX_RPM_DEBUG7_RPM_DBG7_LAST_CRC</dfn>	 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3016">3016</th><td></td></tr>
<tr><th id="3017">3017</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8" data-ref="_M/BNX_RPM_DEBUG8">BNX_RPM_DEBUG8</dfn>				0x000019a4</u></td></tr>
<tr><th id="3018">3018</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM">BNX_RPM_DEBUG8_PS_ACPI_FSM</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="3019">3019</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_IDLE" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_IDLE">BNX_RPM_DEBUG8_PS_ACPI_FSM_IDLE</dfn>		 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="3020">3020</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR">BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3021">3021</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR">BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="3022">3022</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR">BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR</dfn>	 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="3023">3023</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF">BNX_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="3024">3024</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA">BNX_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA</dfn>	 (5L&lt;&lt;0)</u></td></tr>
<tr><th id="3025">3025</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR">BNX_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR</dfn>	 (6L&lt;&lt;0)</u></td></tr>
<tr><th id="3026">3026</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR">BNX_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR</dfn>	 (7L&lt;&lt;0)</u></td></tr>
<tr><th id="3027">3027</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR">BNX_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR</dfn>	 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="3028">3028</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR">BNX_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR</dfn>	 (9L&lt;&lt;0)</u></td></tr>
<tr><th id="3029">3029</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF" data-ref="_M/BNX_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF">BNX_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF</dfn>	 (10L&lt;&lt;0)</u></td></tr>
<tr><th id="3030">3030</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_COMPARE_AT_W0" data-ref="_M/BNX_RPM_DEBUG8_COMPARE_AT_W0">BNX_RPM_DEBUG8_COMPARE_AT_W0</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3031">3031</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_COMPARE_AT_W3_DATA" data-ref="_M/BNX_RPM_DEBUG8_COMPARE_AT_W3_DATA">BNX_RPM_DEBUG8_COMPARE_AT_W3_DATA</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3032">3032</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_COMPARE_AT_SOF_WAIT" data-ref="_M/BNX_RPM_DEBUG8_COMPARE_AT_SOF_WAIT">BNX_RPM_DEBUG8_COMPARE_AT_SOF_WAIT</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3033">3033</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_COMPARE_AT_SOF_W3" data-ref="_M/BNX_RPM_DEBUG8_COMPARE_AT_SOF_W3">BNX_RPM_DEBUG8_COMPARE_AT_SOF_W3</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3034">3034</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_COMPARE_AT_SOF_W2" data-ref="_M/BNX_RPM_DEBUG8_COMPARE_AT_SOF_W2">BNX_RPM_DEBUG8_COMPARE_AT_SOF_W2</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3035">3035</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES" data-ref="_M/BNX_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES">BNX_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES</dfn>	 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="3036">3036</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES" data-ref="_M/BNX_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES">BNX_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3037">3037</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES" data-ref="_M/BNX_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES">BNX_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3038">3038</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_EOF_DET" data-ref="_M/BNX_RPM_DEBUG8_EOF_DET">BNX_RPM_DEBUG8_EOF_DET</dfn>			 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3039">3039</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_SOF_DET" data-ref="_M/BNX_RPM_DEBUG8_SOF_DET">BNX_RPM_DEBUG8_SOF_DET</dfn>			 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="3040">3040</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_WAIT_4_SOF" data-ref="_M/BNX_RPM_DEBUG8_WAIT_4_SOF">BNX_RPM_DEBUG8_WAIT_4_SOF</dfn>		 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="3041">3041</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_ALL_DONE" data-ref="_M/BNX_RPM_DEBUG8_ALL_DONE">BNX_RPM_DEBUG8_ALL_DONE</dfn>			 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="3042">3042</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_THBUF_ADDR" data-ref="_M/BNX_RPM_DEBUG8_THBUF_ADDR">BNX_RPM_DEBUG8_THBUF_ADDR</dfn>		 (0x7fL&lt;&lt;16)</u></td></tr>
<tr><th id="3043">3043</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG8_BYTE_CTR" data-ref="_M/BNX_RPM_DEBUG8_BYTE_CTR">BNX_RPM_DEBUG8_BYTE_CTR</dfn>			 (0xffL&lt;&lt;24)</u></td></tr>
<tr><th id="3044">3044</th><td></td></tr>
<tr><th id="3045">3045</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG9" data-ref="_M/BNX_RPM_DEBUG9">BNX_RPM_DEBUG9</dfn>				0x000019a8</u></td></tr>
<tr><th id="3046">3046</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG9_OUTFIFO_COUNT" data-ref="_M/BNX_RPM_DEBUG9_OUTFIFO_COUNT">BNX_RPM_DEBUG9_OUTFIFO_COUNT</dfn>		 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="3047">3047</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG9_RDE_ACPI_RDY" data-ref="_M/BNX_RPM_DEBUG9_RDE_ACPI_RDY">BNX_RPM_DEBUG9_RDE_ACPI_RDY</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3048">3048</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG9_VLD_RD_ENTRY_CT" data-ref="_M/BNX_RPM_DEBUG9_VLD_RD_ENTRY_CT">BNX_RPM_DEBUG9_VLD_RD_ENTRY_CT</dfn>		 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="3049">3049</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED" data-ref="_M/BNX_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED">BNX_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED</dfn>	 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3050">3050</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED" data-ref="_M/BNX_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED">BNX_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED</dfn>	 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="3051">3051</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG9_ACPI_MATCH_INT" data-ref="_M/BNX_RPM_DEBUG9_ACPI_MATCH_INT">BNX_RPM_DEBUG9_ACPI_MATCH_INT</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="3052">3052</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_DEBUG9_ACPI_ENABLE_SYN" data-ref="_M/BNX_RPM_DEBUG9_ACPI_ENABLE_SYN">BNX_RPM_DEBUG9_ACPI_ENABLE_SYN</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3053">3053</th><td></td></tr>
<tr><th id="3054">3054</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W00" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W00">BNX_RPM_ACPI_DBG_BUF_W00</dfn>		0x000019c0</u></td></tr>
<tr><th id="3055">3055</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W01" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W01">BNX_RPM_ACPI_DBG_BUF_W01</dfn>		0x000019c4</u></td></tr>
<tr><th id="3056">3056</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W02" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W02">BNX_RPM_ACPI_DBG_BUF_W02</dfn>		0x000019c8</u></td></tr>
<tr><th id="3057">3057</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W03" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W03">BNX_RPM_ACPI_DBG_BUF_W03</dfn>		0x000019cc</u></td></tr>
<tr><th id="3058">3058</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W10" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W10">BNX_RPM_ACPI_DBG_BUF_W10</dfn>		0x000019d0</u></td></tr>
<tr><th id="3059">3059</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W11" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W11">BNX_RPM_ACPI_DBG_BUF_W11</dfn>		0x000019d4</u></td></tr>
<tr><th id="3060">3060</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W12" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W12">BNX_RPM_ACPI_DBG_BUF_W12</dfn>		0x000019d8</u></td></tr>
<tr><th id="3061">3061</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W13" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W13">BNX_RPM_ACPI_DBG_BUF_W13</dfn>		0x000019dc</u></td></tr>
<tr><th id="3062">3062</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W20" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W20">BNX_RPM_ACPI_DBG_BUF_W20</dfn>		0x000019e0</u></td></tr>
<tr><th id="3063">3063</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W21" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W21">BNX_RPM_ACPI_DBG_BUF_W21</dfn>		0x000019e4</u></td></tr>
<tr><th id="3064">3064</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W22" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W22">BNX_RPM_ACPI_DBG_BUF_W22</dfn>		0x000019e8</u></td></tr>
<tr><th id="3065">3065</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W23" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W23">BNX_RPM_ACPI_DBG_BUF_W23</dfn>		0x000019ec</u></td></tr>
<tr><th id="3066">3066</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W30" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W30">BNX_RPM_ACPI_DBG_BUF_W30</dfn>		0x000019f0</u></td></tr>
<tr><th id="3067">3067</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W31" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W31">BNX_RPM_ACPI_DBG_BUF_W31</dfn>		0x000019f4</u></td></tr>
<tr><th id="3068">3068</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W32" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W32">BNX_RPM_ACPI_DBG_BUF_W32</dfn>		0x000019f8</u></td></tr>
<tr><th id="3069">3069</th><td><u>#define <dfn class="macro" id="_M/BNX_RPM_ACPI_DBG_BUF_W33" data-ref="_M/BNX_RPM_ACPI_DBG_BUF_W33">BNX_RPM_ACPI_DBG_BUF_W33</dfn>		0x000019fc</u></td></tr>
<tr><th id="3070">3070</th><td></td></tr>
<tr><th id="3071">3071</th><td></td></tr>
<tr><th id="3072">3072</th><td><i>/*</i></td></tr>
<tr><th id="3073">3073</th><td><i> *  rbuf_reg definition</i></td></tr>
<tr><th id="3074">3074</th><td><i> *  offset: 0x200000</i></td></tr>
<tr><th id="3075">3075</th><td><i> */</i></td></tr>
<tr><th id="3076">3076</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_COMMAND" data-ref="_M/BNX_RBUF_COMMAND">BNX_RBUF_COMMAND</dfn>			0x00200000</u></td></tr>
<tr><th id="3077">3077</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_COMMAND_ENABLED" data-ref="_M/BNX_RBUF_COMMAND_ENABLED">BNX_RBUF_COMMAND_ENABLED</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3078">3078</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_COMMAND_FREE_INIT" data-ref="_M/BNX_RBUF_COMMAND_FREE_INIT">BNX_RBUF_COMMAND_FREE_INIT</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3079">3079</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_COMMAND_RAM_INIT" data-ref="_M/BNX_RBUF_COMMAND_RAM_INIT">BNX_RBUF_COMMAND_RAM_INIT</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3080">3080</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_COMMAND_OVER_FREE" data-ref="_M/BNX_RBUF_COMMAND_OVER_FREE">BNX_RBUF_COMMAND_OVER_FREE</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3081">3081</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_COMMAND_ALLOC_REQ" data-ref="_M/BNX_RBUF_COMMAND_ALLOC_REQ">BNX_RBUF_COMMAND_ALLOC_REQ</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3082">3082</th><td></td></tr>
<tr><th id="3083">3083</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_STATUS1" data-ref="_M/BNX_RBUF_STATUS1">BNX_RBUF_STATUS1</dfn>			0x00200004</u></td></tr>
<tr><th id="3084">3084</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_STATUS1_FREE_COUNT" data-ref="_M/BNX_RBUF_STATUS1_FREE_COUNT">BNX_RBUF_STATUS1_FREE_COUNT</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3085">3085</th><td></td></tr>
<tr><th id="3086">3086</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_STATUS2" data-ref="_M/BNX_RBUF_STATUS2">BNX_RBUF_STATUS2</dfn>			0x00200008</u></td></tr>
<tr><th id="3087">3087</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_STATUS2_FREE_TAIL" data-ref="_M/BNX_RBUF_STATUS2_FREE_TAIL">BNX_RBUF_STATUS2_FREE_TAIL</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3088">3088</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_STATUS2_FREE_HEAD" data-ref="_M/BNX_RBUF_STATUS2_FREE_HEAD">BNX_RBUF_STATUS2_FREE_HEAD</dfn>		 (0x3ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3089">3089</th><td></td></tr>
<tr><th id="3090">3090</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG" data-ref="_M/BNX_RBUF_CONFIG">BNX_RBUF_CONFIG</dfn>				0x0020000c</u></td></tr>
<tr><th id="3091">3091</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG_XOFF_TRIP" data-ref="_M/BNX_RBUF_CONFIG_XOFF_TRIP">BNX_RBUF_CONFIG_XOFF_TRIP</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3092">3092</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG_XON_TRIP" data-ref="_M/BNX_RBUF_CONFIG_XON_TRIP">BNX_RBUF_CONFIG_XON_TRIP</dfn>		 (0x3ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3093">3093</th><td></td></tr>
<tr><th id="3094">3094</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_ALLOC" data-ref="_M/BNX_RBUF_FW_BUF_ALLOC">BNX_RBUF_FW_BUF_ALLOC</dfn>			0x00200010</u></td></tr>
<tr><th id="3095">3095</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_ALLOC_VALUE" data-ref="_M/BNX_RBUF_FW_BUF_ALLOC_VALUE">BNX_RBUF_FW_BUF_ALLOC_VALUE</dfn>		 (0x1ffL&lt;&lt;7)</u></td></tr>
<tr><th id="3096">3096</th><td></td></tr>
<tr><th id="3097">3097</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_FREE" data-ref="_M/BNX_RBUF_FW_BUF_FREE">BNX_RBUF_FW_BUF_FREE</dfn>			0x00200014</u></td></tr>
<tr><th id="3098">3098</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_FREE_COUNT" data-ref="_M/BNX_RBUF_FW_BUF_FREE_COUNT">BNX_RBUF_FW_BUF_FREE_COUNT</dfn>		 (0x7fL&lt;&lt;0)</u></td></tr>
<tr><th id="3099">3099</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_FREE_TAIL" data-ref="_M/BNX_RBUF_FW_BUF_FREE_TAIL">BNX_RBUF_FW_BUF_FREE_TAIL</dfn>		 (0x1ffL&lt;&lt;7)</u></td></tr>
<tr><th id="3100">3100</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_FREE_HEAD" data-ref="_M/BNX_RBUF_FW_BUF_FREE_HEAD">BNX_RBUF_FW_BUF_FREE_HEAD</dfn>		 (0x1ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3101">3101</th><td></td></tr>
<tr><th id="3102">3102</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_SEL" data-ref="_M/BNX_RBUF_FW_BUF_SEL">BNX_RBUF_FW_BUF_SEL</dfn>			0x00200018</u></td></tr>
<tr><th id="3103">3103</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_SEL_COUNT" data-ref="_M/BNX_RBUF_FW_BUF_SEL_COUNT">BNX_RBUF_FW_BUF_SEL_COUNT</dfn>		 (0x7fL&lt;&lt;0)</u></td></tr>
<tr><th id="3104">3104</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_SEL_TAIL" data-ref="_M/BNX_RBUF_FW_BUF_SEL_TAIL">BNX_RBUF_FW_BUF_SEL_TAIL</dfn>		 (0x1ffL&lt;&lt;7)</u></td></tr>
<tr><th id="3105">3105</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_FW_BUF_SEL_HEAD" data-ref="_M/BNX_RBUF_FW_BUF_SEL_HEAD">BNX_RBUF_FW_BUF_SEL_HEAD</dfn>		 (0x1ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3106">3106</th><td></td></tr>
<tr><th id="3107">3107</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG2" data-ref="_M/BNX_RBUF_CONFIG2">BNX_RBUF_CONFIG2</dfn>			0x0020001c</u></td></tr>
<tr><th id="3108">3108</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG2_MAC_DROP_TRIP" data-ref="_M/BNX_RBUF_CONFIG2_MAC_DROP_TRIP">BNX_RBUF_CONFIG2_MAC_DROP_TRIP</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3109">3109</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG2_MAC_KEEP_TRIP" data-ref="_M/BNX_RBUF_CONFIG2_MAC_KEEP_TRIP">BNX_RBUF_CONFIG2_MAC_KEEP_TRIP</dfn>		 (0x3ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3110">3110</th><td></td></tr>
<tr><th id="3111">3111</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG3" data-ref="_M/BNX_RBUF_CONFIG3">BNX_RBUF_CONFIG3</dfn>			0x00200020</u></td></tr>
<tr><th id="3112">3112</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG3_CU_DROP_TRIP" data-ref="_M/BNX_RBUF_CONFIG3_CU_DROP_TRIP">BNX_RBUF_CONFIG3_CU_DROP_TRIP</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3113">3113</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CONFIG3_CU_KEEP_TRIP" data-ref="_M/BNX_RBUF_CONFIG3_CU_KEEP_TRIP">BNX_RBUF_CONFIG3_CU_KEEP_TRIP</dfn>		 (0x3ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3114">3114</th><td></td></tr>
<tr><th id="3115">3115</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_PKT_DATA" data-ref="_M/BNX_RBUF_PKT_DATA">BNX_RBUF_PKT_DATA</dfn>			0x00208000</u></td></tr>
<tr><th id="3116">3116</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_CLIST_DATA" data-ref="_M/BNX_RBUF_CLIST_DATA">BNX_RBUF_CLIST_DATA</dfn>			0x00210000</u></td></tr>
<tr><th id="3117">3117</th><td><u>#define <dfn class="macro" id="_M/BNX_RBUF_BUF_DATA" data-ref="_M/BNX_RBUF_BUF_DATA">BNX_RBUF_BUF_DATA</dfn>			0x00220000</u></td></tr>
<tr><th id="3118">3118</th><td></td></tr>
<tr><th id="3119">3119</th><td></td></tr>
<tr><th id="3120">3120</th><td><i>/*</i></td></tr>
<tr><th id="3121">3121</th><td><i> *  rv2p_reg definition</i></td></tr>
<tr><th id="3122">3122</th><td><i> *  offset: 0x2800</i></td></tr>
<tr><th id="3123">3123</th><td><i> */</i></td></tr>
<tr><th id="3124">3124</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND" data-ref="_M/BNX_RV2P_COMMAND">BNX_RV2P_COMMAND</dfn>			0x00002800</u></td></tr>
<tr><th id="3125">3125</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_ENABLED" data-ref="_M/BNX_RV2P_COMMAND_ENABLED">BNX_RV2P_COMMAND_ENABLED</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3126">3126</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_PROC1_INTRPT" data-ref="_M/BNX_RV2P_COMMAND_PROC1_INTRPT">BNX_RV2P_COMMAND_PROC1_INTRPT</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3127">3127</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_PROC2_INTRPT" data-ref="_M/BNX_RV2P_COMMAND_PROC2_INTRPT">BNX_RV2P_COMMAND_PROC2_INTRPT</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3128">3128</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_ABORT0" data-ref="_M/BNX_RV2P_COMMAND_ABORT0">BNX_RV2P_COMMAND_ABORT0</dfn>			 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3129">3129</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_ABORT1" data-ref="_M/BNX_RV2P_COMMAND_ABORT1">BNX_RV2P_COMMAND_ABORT1</dfn>			 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3130">3130</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_ABORT2" data-ref="_M/BNX_RV2P_COMMAND_ABORT2">BNX_RV2P_COMMAND_ABORT2</dfn>			 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3131">3131</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_ABORT3" data-ref="_M/BNX_RV2P_COMMAND_ABORT3">BNX_RV2P_COMMAND_ABORT3</dfn>			 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3132">3132</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_ABORT4" data-ref="_M/BNX_RV2P_COMMAND_ABORT4">BNX_RV2P_COMMAND_ABORT4</dfn>			 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3133">3133</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_ABORT5" data-ref="_M/BNX_RV2P_COMMAND_ABORT5">BNX_RV2P_COMMAND_ABORT5</dfn>			 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="3134">3134</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_PROC1_RESET" data-ref="_M/BNX_RV2P_COMMAND_PROC1_RESET">BNX_RV2P_COMMAND_PROC1_RESET</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="3135">3135</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_PROC2_RESET" data-ref="_M/BNX_RV2P_COMMAND_PROC2_RESET">BNX_RV2P_COMMAND_PROC2_RESET</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="3136">3136</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_COMMAND_CTXIF_RESET" data-ref="_M/BNX_RV2P_COMMAND_CTXIF_RESET">BNX_RV2P_COMMAND_CTXIF_RESET</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="3137">3137</th><td></td></tr>
<tr><th id="3138">3138</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_STATUS" data-ref="_M/BNX_RV2P_STATUS">BNX_RV2P_STATUS</dfn>				0x00002804</u></td></tr>
<tr><th id="3139">3139</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_STATUS_ALWAYS_0" data-ref="_M/BNX_RV2P_STATUS_ALWAYS_0">BNX_RV2P_STATUS_ALWAYS_0</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3140">3140</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT0_CNT" data-ref="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT0_CNT">BNX_RV2P_STATUS_RV2P_GEN_STAT0_CNT</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3141">3141</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT1_CNT" data-ref="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT1_CNT">BNX_RV2P_STATUS_RV2P_GEN_STAT1_CNT</dfn>	 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="3142">3142</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT2_CNT" data-ref="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT2_CNT">BNX_RV2P_STATUS_RV2P_GEN_STAT2_CNT</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3143">3143</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT3_CNT" data-ref="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT3_CNT">BNX_RV2P_STATUS_RV2P_GEN_STAT3_CNT</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3144">3144</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT4_CNT" data-ref="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT4_CNT">BNX_RV2P_STATUS_RV2P_GEN_STAT4_CNT</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3145">3145</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT5_CNT" data-ref="_M/BNX_RV2P_STATUS_RV2P_GEN_STAT5_CNT">BNX_RV2P_STATUS_RV2P_GEN_STAT5_CNT</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="3146">3146</th><td></td></tr>
<tr><th id="3147">3147</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG" data-ref="_M/BNX_RV2P_CONFIG">BNX_RV2P_CONFIG</dfn>				0x00002808</u></td></tr>
<tr><th id="3148">3148</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_STALL_PROC1" data-ref="_M/BNX_RV2P_CONFIG_STALL_PROC1">BNX_RV2P_CONFIG_STALL_PROC1</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3149">3149</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_STALL_PROC2" data-ref="_M/BNX_RV2P_CONFIG_STALL_PROC2">BNX_RV2P_CONFIG_STALL_PROC2</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3150">3150</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT0" data-ref="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT0">BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT0</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3151">3151</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT1" data-ref="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT1">BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT1</dfn>	 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="3152">3152</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT2" data-ref="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT2">BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT2</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3153">3153</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT3" data-ref="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT3">BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT3</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3154">3154</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT4" data-ref="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT4">BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT4</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3155">3155</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT5" data-ref="_M/BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT5">BNX_RV2P_CONFIG_PROC1_STALL_ON_ABORT5</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="3156">3156</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT0" data-ref="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT0">BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT0</dfn>	 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="3157">3157</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT1" data-ref="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT1">BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT1</dfn>	 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="3158">3158</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT2" data-ref="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT2">BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT2</dfn>	 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="3159">3159</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT3" data-ref="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT3">BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT3</dfn>	 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="3160">3160</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT4" data-ref="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT4">BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT4</dfn>	 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="3161">3161</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT5" data-ref="_M/BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT5">BNX_RV2P_CONFIG_PROC2_STALL_ON_ABORT5</dfn>	 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="3162">3162</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE">BNX_RV2P_CONFIG_PAGE_SIZE</dfn>		 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="3163">3163</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_256" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_256">BNX_RV2P_CONFIG_PAGE_SIZE_256</dfn>		 (0L&lt;&lt;24)</u></td></tr>
<tr><th id="3164">3164</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_512" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_512">BNX_RV2P_CONFIG_PAGE_SIZE_512</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="3165">3165</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_1K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_1K">BNX_RV2P_CONFIG_PAGE_SIZE_1K</dfn>		 (2L&lt;&lt;24)</u></td></tr>
<tr><th id="3166">3166</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_2K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_2K">BNX_RV2P_CONFIG_PAGE_SIZE_2K</dfn>		 (3L&lt;&lt;24)</u></td></tr>
<tr><th id="3167">3167</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_4K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_4K">BNX_RV2P_CONFIG_PAGE_SIZE_4K</dfn>		 (4L&lt;&lt;24)</u></td></tr>
<tr><th id="3168">3168</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_8K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_8K">BNX_RV2P_CONFIG_PAGE_SIZE_8K</dfn>		 (5L&lt;&lt;24)</u></td></tr>
<tr><th id="3169">3169</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_16K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_16K">BNX_RV2P_CONFIG_PAGE_SIZE_16K</dfn>		 (6L&lt;&lt;24)</u></td></tr>
<tr><th id="3170">3170</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_32K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_32K">BNX_RV2P_CONFIG_PAGE_SIZE_32K</dfn>		 (7L&lt;&lt;24)</u></td></tr>
<tr><th id="3171">3171</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_64K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_64K">BNX_RV2P_CONFIG_PAGE_SIZE_64K</dfn>		 (8L&lt;&lt;24)</u></td></tr>
<tr><th id="3172">3172</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_128K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_128K">BNX_RV2P_CONFIG_PAGE_SIZE_128K</dfn>		 (9L&lt;&lt;24)</u></td></tr>
<tr><th id="3173">3173</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_256K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_256K">BNX_RV2P_CONFIG_PAGE_SIZE_256K</dfn>		 (10L&lt;&lt;24)</u></td></tr>
<tr><th id="3174">3174</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_512K" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_512K">BNX_RV2P_CONFIG_PAGE_SIZE_512K</dfn>		 (11L&lt;&lt;24)</u></td></tr>
<tr><th id="3175">3175</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_CONFIG_PAGE_SIZE_1M" data-ref="_M/BNX_RV2P_CONFIG_PAGE_SIZE_1M">BNX_RV2P_CONFIG_PAGE_SIZE_1M</dfn>		 (12L&lt;&lt;24)</u></td></tr>
<tr><th id="3176">3176</th><td></td></tr>
<tr><th id="3177">3177</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GEN_BFR_ADDR_0" data-ref="_M/BNX_RV2P_GEN_BFR_ADDR_0">BNX_RV2P_GEN_BFR_ADDR_0</dfn>			0x00002810</u></td></tr>
<tr><th id="3178">3178</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GEN_BFR_ADDR_0_VALUE" data-ref="_M/BNX_RV2P_GEN_BFR_ADDR_0_VALUE">BNX_RV2P_GEN_BFR_ADDR_0_VALUE</dfn>		 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="3179">3179</th><td></td></tr>
<tr><th id="3180">3180</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GEN_BFR_ADDR_1" data-ref="_M/BNX_RV2P_GEN_BFR_ADDR_1">BNX_RV2P_GEN_BFR_ADDR_1</dfn>			0x00002814</u></td></tr>
<tr><th id="3181">3181</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GEN_BFR_ADDR_1_VALUE" data-ref="_M/BNX_RV2P_GEN_BFR_ADDR_1_VALUE">BNX_RV2P_GEN_BFR_ADDR_1_VALUE</dfn>		 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="3182">3182</th><td></td></tr>
<tr><th id="3183">3183</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GEN_BFR_ADDR_2" data-ref="_M/BNX_RV2P_GEN_BFR_ADDR_2">BNX_RV2P_GEN_BFR_ADDR_2</dfn>			0x00002818</u></td></tr>
<tr><th id="3184">3184</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GEN_BFR_ADDR_2_VALUE" data-ref="_M/BNX_RV2P_GEN_BFR_ADDR_2_VALUE">BNX_RV2P_GEN_BFR_ADDR_2_VALUE</dfn>		 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="3185">3185</th><td></td></tr>
<tr><th id="3186">3186</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GEN_BFR_ADDR_3" data-ref="_M/BNX_RV2P_GEN_BFR_ADDR_3">BNX_RV2P_GEN_BFR_ADDR_3</dfn>			0x0000281c</u></td></tr>
<tr><th id="3187">3187</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GEN_BFR_ADDR_3_VALUE" data-ref="_M/BNX_RV2P_GEN_BFR_ADDR_3_VALUE">BNX_RV2P_GEN_BFR_ADDR_3_VALUE</dfn>		 (0xffffL&lt;&lt;16)</u></td></tr>
<tr><th id="3188">3188</th><td></td></tr>
<tr><th id="3189">3189</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_INSTR_HIGH" data-ref="_M/BNX_RV2P_INSTR_HIGH">BNX_RV2P_INSTR_HIGH</dfn>			0x00002830</u></td></tr>
<tr><th id="3190">3190</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_INSTR_HIGH_HIGH" data-ref="_M/BNX_RV2P_INSTR_HIGH_HIGH">BNX_RV2P_INSTR_HIGH_HIGH</dfn>		 (0x1fL&lt;&lt;0)</u></td></tr>
<tr><th id="3191">3191</th><td></td></tr>
<tr><th id="3192">3192</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_INSTR_LOW" data-ref="_M/BNX_RV2P_INSTR_LOW">BNX_RV2P_INSTR_LOW</dfn>			0x00002834</u></td></tr>
<tr><th id="3193">3193</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC1_ADDR_CMD" data-ref="_M/BNX_RV2P_PROC1_ADDR_CMD">BNX_RV2P_PROC1_ADDR_CMD</dfn>			0x00002838</u></td></tr>
<tr><th id="3194">3194</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC1_ADDR_CMD_ADD" data-ref="_M/BNX_RV2P_PROC1_ADDR_CMD_ADD">BNX_RV2P_PROC1_ADDR_CMD_ADD</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3195">3195</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC1_ADDR_CMD_RDWR" data-ref="_M/BNX_RV2P_PROC1_ADDR_CMD_RDWR">BNX_RV2P_PROC1_ADDR_CMD_RDWR</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3196">3196</th><td></td></tr>
<tr><th id="3197">3197</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC2_ADDR_CMD" data-ref="_M/BNX_RV2P_PROC2_ADDR_CMD">BNX_RV2P_PROC2_ADDR_CMD</dfn>			0x0000283c</u></td></tr>
<tr><th id="3198">3198</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC2_ADDR_CMD_ADD" data-ref="_M/BNX_RV2P_PROC2_ADDR_CMD_ADD">BNX_RV2P_PROC2_ADDR_CMD_ADD</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3199">3199</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC2_ADDR_CMD_RDWR" data-ref="_M/BNX_RV2P_PROC2_ADDR_CMD_RDWR">BNX_RV2P_PROC2_ADDR_CMD_RDWR</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3200">3200</th><td></td></tr>
<tr><th id="3201">3201</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC1_GRC_DEBUG" data-ref="_M/BNX_RV2P_PROC1_GRC_DEBUG">BNX_RV2P_PROC1_GRC_DEBUG</dfn>		0x00002840</u></td></tr>
<tr><th id="3202">3202</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC2_GRC_DEBUG" data-ref="_M/BNX_RV2P_PROC2_GRC_DEBUG">BNX_RV2P_PROC2_GRC_DEBUG</dfn>		0x00002844</u></td></tr>
<tr><th id="3203">3203</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_GRC_PROC_DEBUG" data-ref="_M/BNX_RV2P_GRC_PROC_DEBUG">BNX_RV2P_GRC_PROC_DEBUG</dfn>			0x00002848</u></td></tr>
<tr><th id="3204">3204</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_DEBUG_VECT_PEEK" data-ref="_M/BNX_RV2P_DEBUG_VECT_PEEK">BNX_RV2P_DEBUG_VECT_PEEK</dfn>		0x0000284c</u></td></tr>
<tr><th id="3205">3205</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_RV2P_DEBUG_VECT_PEEK_1_VALUE">BNX_RV2P_DEBUG_VECT_PEEK_1_VALUE</dfn>	 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3206">3206</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3207">3207</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_RV2P_DEBUG_VECT_PEEK_1_SEL">BNX_RV2P_DEBUG_VECT_PEEK_1_SEL</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="3208">3208</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_RV2P_DEBUG_VECT_PEEK_2_VALUE">BNX_RV2P_DEBUG_VECT_PEEK_2_VALUE</dfn>	 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3209">3209</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3210">3210</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_RV2P_DEBUG_VECT_PEEK_2_SEL">BNX_RV2P_DEBUG_VECT_PEEK_2_SEL</dfn>		 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="3211">3211</th><td></td></tr>
<tr><th id="3212">3212</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_DATA" data-ref="_M/BNX_RV2P_PFTQ_DATA">BNX_RV2P_PFTQ_DATA</dfn>			0x00002b40</u></td></tr>
<tr><th id="3213">3213</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD" data-ref="_M/BNX_RV2P_PFTQ_CMD">BNX_RV2P_PFTQ_CMD</dfn>			0x00002b78</u></td></tr>
<tr><th id="3214">3214</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_OFFSET" data-ref="_M/BNX_RV2P_PFTQ_CMD_OFFSET">BNX_RV2P_PFTQ_CMD_OFFSET</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3215">3215</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_WR_TOP" data-ref="_M/BNX_RV2P_PFTQ_CMD_WR_TOP">BNX_RV2P_PFTQ_CMD_WR_TOP</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3216">3216</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_WR_TOP_0" data-ref="_M/BNX_RV2P_PFTQ_CMD_WR_TOP_0">BNX_RV2P_PFTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="3217">3217</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_WR_TOP_1" data-ref="_M/BNX_RV2P_PFTQ_CMD_WR_TOP_1">BNX_RV2P_PFTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3218">3218</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_SFT_RESET" data-ref="_M/BNX_RV2P_PFTQ_CMD_SFT_RESET">BNX_RV2P_PFTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="3219">3219</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_RD_DATA" data-ref="_M/BNX_RV2P_PFTQ_CMD_RD_DATA">BNX_RV2P_PFTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="3220">3220</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_RV2P_PFTQ_CMD_ADD_INTERVEN">BNX_RV2P_PFTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3221">3221</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_ADD_DATA" data-ref="_M/BNX_RV2P_PFTQ_CMD_ADD_DATA">BNX_RV2P_PFTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3222">3222</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_RV2P_PFTQ_CMD_INTERVENE_CLR">BNX_RV2P_PFTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="3223">3223</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_POP" data-ref="_M/BNX_RV2P_PFTQ_CMD_POP">BNX_RV2P_PFTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="3224">3224</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CMD_BUSY" data-ref="_M/BNX_RV2P_PFTQ_CMD_BUSY">BNX_RV2P_PFTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3225">3225</th><td></td></tr>
<tr><th id="3226">3226</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CTL" data-ref="_M/BNX_RV2P_PFTQ_CTL">BNX_RV2P_PFTQ_CTL</dfn>			0x00002b7c</u></td></tr>
<tr><th id="3227">3227</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CTL_INTERVENE" data-ref="_M/BNX_RV2P_PFTQ_CTL_INTERVENE">BNX_RV2P_PFTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3228">3228</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CTL_OVERFLOW" data-ref="_M/BNX_RV2P_PFTQ_CTL_OVERFLOW">BNX_RV2P_PFTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3229">3229</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_RV2P_PFTQ_CTL_FORCE_INTERVENE">BNX_RV2P_PFTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3230">3230</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_RV2P_PFTQ_CTL_MAX_DEPTH">BNX_RV2P_PFTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="3231">3231</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PFTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_RV2P_PFTQ_CTL_CUR_DEPTH">BNX_RV2P_PFTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="3232">3232</th><td></td></tr>
<tr><th id="3233">3233</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_DATA" data-ref="_M/BNX_RV2P_TFTQ_DATA">BNX_RV2P_TFTQ_DATA</dfn>			0x00002b80</u></td></tr>
<tr><th id="3234">3234</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD" data-ref="_M/BNX_RV2P_TFTQ_CMD">BNX_RV2P_TFTQ_CMD</dfn>			0x00002bb8</u></td></tr>
<tr><th id="3235">3235</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_OFFSET" data-ref="_M/BNX_RV2P_TFTQ_CMD_OFFSET">BNX_RV2P_TFTQ_CMD_OFFSET</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3236">3236</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_WR_TOP" data-ref="_M/BNX_RV2P_TFTQ_CMD_WR_TOP">BNX_RV2P_TFTQ_CMD_WR_TOP</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3237">3237</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_WR_TOP_0" data-ref="_M/BNX_RV2P_TFTQ_CMD_WR_TOP_0">BNX_RV2P_TFTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="3238">3238</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_WR_TOP_1" data-ref="_M/BNX_RV2P_TFTQ_CMD_WR_TOP_1">BNX_RV2P_TFTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3239">3239</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_SFT_RESET" data-ref="_M/BNX_RV2P_TFTQ_CMD_SFT_RESET">BNX_RV2P_TFTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="3240">3240</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_RD_DATA" data-ref="_M/BNX_RV2P_TFTQ_CMD_RD_DATA">BNX_RV2P_TFTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="3241">3241</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_RV2P_TFTQ_CMD_ADD_INTERVEN">BNX_RV2P_TFTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3242">3242</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_ADD_DATA" data-ref="_M/BNX_RV2P_TFTQ_CMD_ADD_DATA">BNX_RV2P_TFTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3243">3243</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_RV2P_TFTQ_CMD_INTERVENE_CLR">BNX_RV2P_TFTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="3244">3244</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_POP" data-ref="_M/BNX_RV2P_TFTQ_CMD_POP">BNX_RV2P_TFTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="3245">3245</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CMD_BUSY" data-ref="_M/BNX_RV2P_TFTQ_CMD_BUSY">BNX_RV2P_TFTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3246">3246</th><td></td></tr>
<tr><th id="3247">3247</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CTL" data-ref="_M/BNX_RV2P_TFTQ_CTL">BNX_RV2P_TFTQ_CTL</dfn>			0x00002bbc</u></td></tr>
<tr><th id="3248">3248</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CTL_INTERVENE" data-ref="_M/BNX_RV2P_TFTQ_CTL_INTERVENE">BNX_RV2P_TFTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3249">3249</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CTL_OVERFLOW" data-ref="_M/BNX_RV2P_TFTQ_CTL_OVERFLOW">BNX_RV2P_TFTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3250">3250</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_RV2P_TFTQ_CTL_FORCE_INTERVENE">BNX_RV2P_TFTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3251">3251</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_RV2P_TFTQ_CTL_MAX_DEPTH">BNX_RV2P_TFTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="3252">3252</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_TFTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_RV2P_TFTQ_CTL_CUR_DEPTH">BNX_RV2P_TFTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_DATA" data-ref="_M/BNX_RV2P_MFTQ_DATA">BNX_RV2P_MFTQ_DATA</dfn>			0x00002bc0</u></td></tr>
<tr><th id="3255">3255</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD" data-ref="_M/BNX_RV2P_MFTQ_CMD">BNX_RV2P_MFTQ_CMD</dfn>			0x00002bf8</u></td></tr>
<tr><th id="3256">3256</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_OFFSET" data-ref="_M/BNX_RV2P_MFTQ_CMD_OFFSET">BNX_RV2P_MFTQ_CMD_OFFSET</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3257">3257</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_WR_TOP" data-ref="_M/BNX_RV2P_MFTQ_CMD_WR_TOP">BNX_RV2P_MFTQ_CMD_WR_TOP</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3258">3258</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_WR_TOP_0" data-ref="_M/BNX_RV2P_MFTQ_CMD_WR_TOP_0">BNX_RV2P_MFTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="3259">3259</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_WR_TOP_1" data-ref="_M/BNX_RV2P_MFTQ_CMD_WR_TOP_1">BNX_RV2P_MFTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3260">3260</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_SFT_RESET" data-ref="_M/BNX_RV2P_MFTQ_CMD_SFT_RESET">BNX_RV2P_MFTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="3261">3261</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_RD_DATA" data-ref="_M/BNX_RV2P_MFTQ_CMD_RD_DATA">BNX_RV2P_MFTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="3262">3262</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_RV2P_MFTQ_CMD_ADD_INTERVEN">BNX_RV2P_MFTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3263">3263</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_ADD_DATA" data-ref="_M/BNX_RV2P_MFTQ_CMD_ADD_DATA">BNX_RV2P_MFTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3264">3264</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_RV2P_MFTQ_CMD_INTERVENE_CLR">BNX_RV2P_MFTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="3265">3265</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_POP" data-ref="_M/BNX_RV2P_MFTQ_CMD_POP">BNX_RV2P_MFTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="3266">3266</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CMD_BUSY" data-ref="_M/BNX_RV2P_MFTQ_CMD_BUSY">BNX_RV2P_MFTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3267">3267</th><td></td></tr>
<tr><th id="3268">3268</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CTL" data-ref="_M/BNX_RV2P_MFTQ_CTL">BNX_RV2P_MFTQ_CTL</dfn>			0x00002bfc</u></td></tr>
<tr><th id="3269">3269</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CTL_INTERVENE" data-ref="_M/BNX_RV2P_MFTQ_CTL_INTERVENE">BNX_RV2P_MFTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3270">3270</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CTL_OVERFLOW" data-ref="_M/BNX_RV2P_MFTQ_CTL_OVERFLOW">BNX_RV2P_MFTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3271">3271</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_RV2P_MFTQ_CTL_FORCE_INTERVENE">BNX_RV2P_MFTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3272">3272</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_RV2P_MFTQ_CTL_MAX_DEPTH">BNX_RV2P_MFTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="3273">3273</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_MFTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_RV2P_MFTQ_CTL_CUR_DEPTH">BNX_RV2P_MFTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="3274">3274</th><td></td></tr>
<tr><th id="3275">3275</th><td></td></tr>
<tr><th id="3276">3276</th><td><i>/*</i></td></tr>
<tr><th id="3277">3277</th><td><i> *  mq_reg definition</i></td></tr>
<tr><th id="3278">3278</th><td><i> *  offset: 0x3c00</i></td></tr>
<tr><th id="3279">3279</th><td><i> */</i></td></tr>
<tr><th id="3280">3280</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_COMMAND" data-ref="_M/BNX_MQ_COMMAND">BNX_MQ_COMMAND</dfn>				0x00003c00</u></td></tr>
<tr><th id="3281">3281</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_COMMAND_ENABLED" data-ref="_M/BNX_MQ_COMMAND_ENABLED">BNX_MQ_COMMAND_ENABLED</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3282">3282</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_COMMAND_OVERFLOW" data-ref="_M/BNX_MQ_COMMAND_OVERFLOW">BNX_MQ_COMMAND_OVERFLOW</dfn>			 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3283">3283</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_COMMAND_WR_ERROR" data-ref="_M/BNX_MQ_COMMAND_WR_ERROR">BNX_MQ_COMMAND_WR_ERROR</dfn>			 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3284">3284</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_COMMAND_RD_ERROR" data-ref="_M/BNX_MQ_COMMAND_RD_ERROR">BNX_MQ_COMMAND_RD_ERROR</dfn>			 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3285">3285</th><td></td></tr>
<tr><th id="3286">3286</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_STATUS" data-ref="_M/BNX_MQ_STATUS">BNX_MQ_STATUS</dfn>				0x00003c04</u></td></tr>
<tr><th id="3287">3287</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_STATUS_CTX_ACCESS_STAT" data-ref="_M/BNX_MQ_STATUS_CTX_ACCESS_STAT">BNX_MQ_STATUS_CTX_ACCESS_STAT</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="3288">3288</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_STATUS_CTX_ACCESS64_STAT" data-ref="_M/BNX_MQ_STATUS_CTX_ACCESS64_STAT">BNX_MQ_STATUS_CTX_ACCESS64_STAT</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="3289">3289</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_STATUS_PCI_STALL_STAT" data-ref="_M/BNX_MQ_STATUS_PCI_STALL_STAT">BNX_MQ_STATUS_PCI_STALL_STAT</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="3290">3290</th><td></td></tr>
<tr><th id="3291">3291</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG" data-ref="_M/BNX_MQ_CONFIG">BNX_MQ_CONFIG</dfn>				0x00003c08</u></td></tr>
<tr><th id="3292">3292</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_TX_HIGH_PRI" data-ref="_M/BNX_MQ_CONFIG_TX_HIGH_PRI">BNX_MQ_CONFIG_TX_HIGH_PRI</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3293">3293</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_HALT_DIS" data-ref="_M/BNX_MQ_CONFIG_HALT_DIS">BNX_MQ_CONFIG_HALT_DIS</dfn>			 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3294">3294</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_BIN_MQ_MODE" data-ref="_M/BNX_MQ_CONFIG_BIN_MQ_MODE">BNX_MQ_CONFIG_BIN_MQ_MODE</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3295">3295</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_DIS_IDB_DROP" data-ref="_M/BNX_MQ_CONFIG_DIS_IDB_DROP">BNX_MQ_CONFIG_DIS_IDB_DROP</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3296">3296</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE" data-ref="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE">BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE</dfn>		 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="3297">3297</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_256" data-ref="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_256">BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_256</dfn>	 (0L&lt;&lt;4)</u></td></tr>
<tr><th id="3298">3298</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_512" data-ref="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_512">BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_512</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3299">3299</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K" data-ref="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K">BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K</dfn>	 (2L&lt;&lt;4)</u></td></tr>
<tr><th id="3300">3300</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K" data-ref="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K">BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K</dfn>	 (3L&lt;&lt;4)</u></td></tr>
<tr><th id="3301">3301</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K" data-ref="_M/BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K">BNX_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K</dfn>	 (4L&lt;&lt;4)</u></td></tr>
<tr><th id="3302">3302</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_MAX_DEPTH" data-ref="_M/BNX_MQ_CONFIG_MAX_DEPTH">BNX_MQ_CONFIG_MAX_DEPTH</dfn>			 (0x7fL&lt;&lt;8)</u></td></tr>
<tr><th id="3303">3303</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_CONFIG_CUR_DEPTH" data-ref="_M/BNX_MQ_CONFIG_CUR_DEPTH">BNX_MQ_CONFIG_CUR_DEPTH</dfn>			 (0x7fL&lt;&lt;20)</u></td></tr>
<tr><th id="3304">3304</th><td></td></tr>
<tr><th id="3305">3305</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_ENQUEUE1" data-ref="_M/BNX_MQ_ENQUEUE1">BNX_MQ_ENQUEUE1</dfn>				0x00003c0c</u></td></tr>
<tr><th id="3306">3306</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_ENQUEUE1_OFFSET" data-ref="_M/BNX_MQ_ENQUEUE1_OFFSET">BNX_MQ_ENQUEUE1_OFFSET</dfn>			 (0x3fL&lt;&lt;2)</u></td></tr>
<tr><th id="3307">3307</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_ENQUEUE1_CID" data-ref="_M/BNX_MQ_ENQUEUE1_CID">BNX_MQ_ENQUEUE1_CID</dfn>			 (0x3fffL&lt;&lt;8)</u></td></tr>
<tr><th id="3308">3308</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_ENQUEUE1_BYTE_MASK" data-ref="_M/BNX_MQ_ENQUEUE1_BYTE_MASK">BNX_MQ_ENQUEUE1_BYTE_MASK</dfn>		 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="3309">3309</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_ENQUEUE1_KNL_MODE" data-ref="_M/BNX_MQ_ENQUEUE1_KNL_MODE">BNX_MQ_ENQUEUE1_KNL_MODE</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3310">3310</th><td></td></tr>
<tr><th id="3311">3311</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_ENQUEUE2" data-ref="_M/BNX_MQ_ENQUEUE2">BNX_MQ_ENQUEUE2</dfn>				0x00003c10</u></td></tr>
<tr><th id="3312">3312</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_BAD_WR_ADDR" data-ref="_M/BNX_MQ_BAD_WR_ADDR">BNX_MQ_BAD_WR_ADDR</dfn>			0x00003c14</u></td></tr>
<tr><th id="3313">3313</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_BAD_RD_ADDR" data-ref="_M/BNX_MQ_BAD_RD_ADDR">BNX_MQ_BAD_RD_ADDR</dfn>			0x00003c18</u></td></tr>
<tr><th id="3314">3314</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_WIND_START" data-ref="_M/BNX_MQ_KNL_BYP_WIND_START">BNX_MQ_KNL_BYP_WIND_START</dfn>		0x00003c1c</u></td></tr>
<tr><th id="3315">3315</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_WIND_START_VALUE" data-ref="_M/BNX_MQ_KNL_BYP_WIND_START_VALUE">BNX_MQ_KNL_BYP_WIND_START_VALUE</dfn>		 (0xfffffL&lt;&lt;12)</u></td></tr>
<tr><th id="3316">3316</th><td></td></tr>
<tr><th id="3317">3317</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_WIND_END" data-ref="_M/BNX_MQ_KNL_WIND_END">BNX_MQ_KNL_WIND_END</dfn>			0x00003c20</u></td></tr>
<tr><th id="3318">3318</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_WIND_END_VALUE" data-ref="_M/BNX_MQ_KNL_WIND_END_VALUE">BNX_MQ_KNL_WIND_END_VALUE</dfn>		 (0xffffffL&lt;&lt;8)</u></td></tr>
<tr><th id="3319">3319</th><td></td></tr>
<tr><th id="3320">3320</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_WRITE_MASK1" data-ref="_M/BNX_MQ_KNL_WRITE_MASK1">BNX_MQ_KNL_WRITE_MASK1</dfn>			0x00003c24</u></td></tr>
<tr><th id="3321">3321</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_TX_MASK1" data-ref="_M/BNX_MQ_KNL_TX_MASK1">BNX_MQ_KNL_TX_MASK1</dfn>			0x00003c28</u></td></tr>
<tr><th id="3322">3322</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_CMD_MASK1" data-ref="_M/BNX_MQ_KNL_CMD_MASK1">BNX_MQ_KNL_CMD_MASK1</dfn>			0x00003c2c</u></td></tr>
<tr><th id="3323">3323</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_COND_ENQUEUE_MASK1" data-ref="_M/BNX_MQ_KNL_COND_ENQUEUE_MASK1">BNX_MQ_KNL_COND_ENQUEUE_MASK1</dfn>		0x00003c30</u></td></tr>
<tr><th id="3324">3324</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_RX_V2P_MASK1" data-ref="_M/BNX_MQ_KNL_RX_V2P_MASK1">BNX_MQ_KNL_RX_V2P_MASK1</dfn>			0x00003c34</u></td></tr>
<tr><th id="3325">3325</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_WRITE_MASK2" data-ref="_M/BNX_MQ_KNL_WRITE_MASK2">BNX_MQ_KNL_WRITE_MASK2</dfn>			0x00003c38</u></td></tr>
<tr><th id="3326">3326</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_TX_MASK2" data-ref="_M/BNX_MQ_KNL_TX_MASK2">BNX_MQ_KNL_TX_MASK2</dfn>			0x00003c3c</u></td></tr>
<tr><th id="3327">3327</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_CMD_MASK2" data-ref="_M/BNX_MQ_KNL_CMD_MASK2">BNX_MQ_KNL_CMD_MASK2</dfn>			0x00003c40</u></td></tr>
<tr><th id="3328">3328</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_COND_ENQUEUE_MASK2" data-ref="_M/BNX_MQ_KNL_COND_ENQUEUE_MASK2">BNX_MQ_KNL_COND_ENQUEUE_MASK2</dfn>		0x00003c44</u></td></tr>
<tr><th id="3329">3329</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_RX_V2P_MASK2" data-ref="_M/BNX_MQ_KNL_RX_V2P_MASK2">BNX_MQ_KNL_RX_V2P_MASK2</dfn>			0x00003c48</u></td></tr>
<tr><th id="3330">3330</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_WRITE_MASK1" data-ref="_M/BNX_MQ_KNL_BYP_WRITE_MASK1">BNX_MQ_KNL_BYP_WRITE_MASK1</dfn>		0x00003c4c</u></td></tr>
<tr><th id="3331">3331</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_TX_MASK1" data-ref="_M/BNX_MQ_KNL_BYP_TX_MASK1">BNX_MQ_KNL_BYP_TX_MASK1</dfn>			0x00003c50</u></td></tr>
<tr><th id="3332">3332</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_CMD_MASK1" data-ref="_M/BNX_MQ_KNL_BYP_CMD_MASK1">BNX_MQ_KNL_BYP_CMD_MASK1</dfn>		0x00003c54</u></td></tr>
<tr><th id="3333">3333</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_COND_ENQUEUE_MASK1" data-ref="_M/BNX_MQ_KNL_BYP_COND_ENQUEUE_MASK1">BNX_MQ_KNL_BYP_COND_ENQUEUE_MASK1</dfn>	0x00003c58</u></td></tr>
<tr><th id="3334">3334</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_RX_V2P_MASK1" data-ref="_M/BNX_MQ_KNL_BYP_RX_V2P_MASK1">BNX_MQ_KNL_BYP_RX_V2P_MASK1</dfn>		0x00003c5c</u></td></tr>
<tr><th id="3335">3335</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_WRITE_MASK2" data-ref="_M/BNX_MQ_KNL_BYP_WRITE_MASK2">BNX_MQ_KNL_BYP_WRITE_MASK2</dfn>		0x00003c60</u></td></tr>
<tr><th id="3336">3336</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_TX_MASK2" data-ref="_M/BNX_MQ_KNL_BYP_TX_MASK2">BNX_MQ_KNL_BYP_TX_MASK2</dfn>			0x00003c64</u></td></tr>
<tr><th id="3337">3337</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_CMD_MASK2" data-ref="_M/BNX_MQ_KNL_BYP_CMD_MASK2">BNX_MQ_KNL_BYP_CMD_MASK2</dfn>		0x00003c68</u></td></tr>
<tr><th id="3338">3338</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_COND_ENQUEUE_MASK2" data-ref="_M/BNX_MQ_KNL_BYP_COND_ENQUEUE_MASK2">BNX_MQ_KNL_BYP_COND_ENQUEUE_MASK2</dfn>	0x00003c6c</u></td></tr>
<tr><th id="3339">3339</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_KNL_BYP_RX_V2P_MASK2" data-ref="_M/BNX_MQ_KNL_BYP_RX_V2P_MASK2">BNX_MQ_KNL_BYP_RX_V2P_MASK2</dfn>		0x00003c70</u></td></tr>
<tr><th id="3340">3340</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_WR_ADDR" data-ref="_M/BNX_MQ_MEM_WR_ADDR">BNX_MQ_MEM_WR_ADDR</dfn>			0x00003c74</u></td></tr>
<tr><th id="3341">3341</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_WR_ADDR_VALUE" data-ref="_M/BNX_MQ_MEM_WR_ADDR_VALUE">BNX_MQ_MEM_WR_ADDR_VALUE</dfn>		 (0x3fL&lt;&lt;0)</u></td></tr>
<tr><th id="3342">3342</th><td></td></tr>
<tr><th id="3343">3343</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_WR_DATA0" data-ref="_M/BNX_MQ_MEM_WR_DATA0">BNX_MQ_MEM_WR_DATA0</dfn>			0x00003c78</u></td></tr>
<tr><th id="3344">3344</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_WR_DATA0_VALUE" data-ref="_M/BNX_MQ_MEM_WR_DATA0_VALUE">BNX_MQ_MEM_WR_DATA0_VALUE</dfn>		 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3345">3345</th><td></td></tr>
<tr><th id="3346">3346</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_WR_DATA1" data-ref="_M/BNX_MQ_MEM_WR_DATA1">BNX_MQ_MEM_WR_DATA1</dfn>			0x00003c7c</u></td></tr>
<tr><th id="3347">3347</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_WR_DATA1_VALUE" data-ref="_M/BNX_MQ_MEM_WR_DATA1_VALUE">BNX_MQ_MEM_WR_DATA1_VALUE</dfn>		 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3348">3348</th><td></td></tr>
<tr><th id="3349">3349</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_WR_DATA2" data-ref="_M/BNX_MQ_MEM_WR_DATA2">BNX_MQ_MEM_WR_DATA2</dfn>			0x00003c80</u></td></tr>
<tr><th id="3350">3350</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_WR_DATA2_VALUE" data-ref="_M/BNX_MQ_MEM_WR_DATA2_VALUE">BNX_MQ_MEM_WR_DATA2_VALUE</dfn>		 (0x3fffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3351">3351</th><td></td></tr>
<tr><th id="3352">3352</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_RD_ADDR" data-ref="_M/BNX_MQ_MEM_RD_ADDR">BNX_MQ_MEM_RD_ADDR</dfn>			0x00003c84</u></td></tr>
<tr><th id="3353">3353</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_RD_ADDR_VALUE" data-ref="_M/BNX_MQ_MEM_RD_ADDR_VALUE">BNX_MQ_MEM_RD_ADDR_VALUE</dfn>		 (0x3fL&lt;&lt;0)</u></td></tr>
<tr><th id="3354">3354</th><td></td></tr>
<tr><th id="3355">3355</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_RD_DATA0" data-ref="_M/BNX_MQ_MEM_RD_DATA0">BNX_MQ_MEM_RD_DATA0</dfn>			0x00003c88</u></td></tr>
<tr><th id="3356">3356</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_RD_DATA0_VALUE" data-ref="_M/BNX_MQ_MEM_RD_DATA0_VALUE">BNX_MQ_MEM_RD_DATA0_VALUE</dfn>		 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3357">3357</th><td></td></tr>
<tr><th id="3358">3358</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_RD_DATA1" data-ref="_M/BNX_MQ_MEM_RD_DATA1">BNX_MQ_MEM_RD_DATA1</dfn>			0x00003c8c</u></td></tr>
<tr><th id="3359">3359</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_RD_DATA1_VALUE" data-ref="_M/BNX_MQ_MEM_RD_DATA1_VALUE">BNX_MQ_MEM_RD_DATA1_VALUE</dfn>		 (0xffffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3360">3360</th><td></td></tr>
<tr><th id="3361">3361</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_RD_DATA2" data-ref="_M/BNX_MQ_MEM_RD_DATA2">BNX_MQ_MEM_RD_DATA2</dfn>			0x00003c90</u></td></tr>
<tr><th id="3362">3362</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MEM_RD_DATA2_VALUE" data-ref="_M/BNX_MQ_MEM_RD_DATA2_VALUE">BNX_MQ_MEM_RD_DATA2_VALUE</dfn>		 (0x3fffffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3363">3363</th><td></td></tr>
<tr><th id="3364">3364</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MAP_L2_5" data-ref="_M/BNX_MQ_MAP_L2_5">BNX_MQ_MAP_L2_5</dfn>				0x00003d34</u></td></tr>
<tr><th id="3365">3365</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MAP_L2_5_MQ_OFFSET" data-ref="_M/BNX_MQ_MAP_L2_5_MQ_OFFSET">BNX_MQ_MAP_L2_5_MQ_OFFSET</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="3366">3366</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MAP_L2_5_SZ" data-ref="_M/BNX_MQ_MAP_L2_5_SZ">BNX_MQ_MAP_L2_5_SZ</dfn>			 (0x3L&lt;&lt;8)</u></td></tr>
<tr><th id="3367">3367</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MAP_L2_5_CTX_OFFSET" data-ref="_M/BNX_MQ_MAP_L2_5_CTX_OFFSET">BNX_MQ_MAP_L2_5_CTX_OFFSET</dfn>		 (0x2ffL&lt;&lt;10)</u></td></tr>
<tr><th id="3368">3368</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MAP_L2_5_BIN_OFFSET" data-ref="_M/BNX_MQ_MAP_L2_5_BIN_OFFSET">BNX_MQ_MAP_L2_5_BIN_OFFSET</dfn>		 (0x7L&lt;&lt;23)</u></td></tr>
<tr><th id="3369">3369</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MAP_L2_5_ARM" data-ref="_M/BNX_MQ_MAP_L2_5_ARM">BNX_MQ_MAP_L2_5_ARM</dfn>			 (0x3L&lt;&lt;26)</u></td></tr>
<tr><th id="3370">3370</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MAP_L2_5_ENA" data-ref="_M/BNX_MQ_MAP_L2_5_ENA">BNX_MQ_MAP_L2_5_ENA</dfn>			 (0x1L&lt;&lt;31)</u></td></tr>
<tr><th id="3371">3371</th><td><u>#define <dfn class="macro" id="_M/BNX_MQ_MAP_L2_5_DEFAULT" data-ref="_M/BNX_MQ_MAP_L2_5_DEFAULT">BNX_MQ_MAP_L2_5_DEFAULT</dfn>			0x83000b08</u></td></tr>
<tr><th id="3372">3372</th><td></td></tr>
<tr><th id="3373">3373</th><td></td></tr>
<tr><th id="3374">3374</th><td><i>/*</i></td></tr>
<tr><th id="3375">3375</th><td><i> *  tbdr_reg definition</i></td></tr>
<tr><th id="3376">3376</th><td><i> *  offset: 0x5000</i></td></tr>
<tr><th id="3377">3377</th><td><i> */</i></td></tr>
<tr><th id="3378">3378</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_COMMAND" data-ref="_M/BNX_TBDR_COMMAND">BNX_TBDR_COMMAND</dfn>			0x00005000</u></td></tr>
<tr><th id="3379">3379</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_COMMAND_ENABLE" data-ref="_M/BNX_TBDR_COMMAND_ENABLE">BNX_TBDR_COMMAND_ENABLE</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3380">3380</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_COMMAND_SOFT_RST" data-ref="_M/BNX_TBDR_COMMAND_SOFT_RST">BNX_TBDR_COMMAND_SOFT_RST</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3381">3381</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_COMMAND_MSTR_ABORT" data-ref="_M/BNX_TBDR_COMMAND_MSTR_ABORT">BNX_TBDR_COMMAND_MSTR_ABORT</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3382">3382</th><td></td></tr>
<tr><th id="3383">3383</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_STATUS" data-ref="_M/BNX_TBDR_STATUS">BNX_TBDR_STATUS</dfn>				0x00005004</u></td></tr>
<tr><th id="3384">3384</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_STATUS_DMA_WAIT" data-ref="_M/BNX_TBDR_STATUS_DMA_WAIT">BNX_TBDR_STATUS_DMA_WAIT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3385">3385</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_STATUS_FTQ_WAIT" data-ref="_M/BNX_TBDR_STATUS_FTQ_WAIT">BNX_TBDR_STATUS_FTQ_WAIT</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3386">3386</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_STATUS_FIFO_OVERFLOW" data-ref="_M/BNX_TBDR_STATUS_FIFO_OVERFLOW">BNX_TBDR_STATUS_FIFO_OVERFLOW</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3387">3387</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_STATUS_FIFO_UNDERFLOW" data-ref="_M/BNX_TBDR_STATUS_FIFO_UNDERFLOW">BNX_TBDR_STATUS_FIFO_UNDERFLOW</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3388">3388</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_STATUS_SEARCHMISS_ERROR" data-ref="_M/BNX_TBDR_STATUS_SEARCHMISS_ERROR">BNX_TBDR_STATUS_SEARCHMISS_ERROR</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3389">3389</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_STATUS_FTQ_ENTRY_CNT" data-ref="_M/BNX_TBDR_STATUS_FTQ_ENTRY_CNT">BNX_TBDR_STATUS_FTQ_ENTRY_CNT</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3390">3390</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_STATUS_BURST_CNT" data-ref="_M/BNX_TBDR_STATUS_BURST_CNT">BNX_TBDR_STATUS_BURST_CNT</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3391">3391</th><td></td></tr>
<tr><th id="3392">3392</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG" data-ref="_M/BNX_TBDR_CONFIG">BNX_TBDR_CONFIG</dfn>				0x00005008</u></td></tr>
<tr><th id="3393">3393</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_MAX_BDS" data-ref="_M/BNX_TBDR_CONFIG_MAX_BDS">BNX_TBDR_CONFIG_MAX_BDS</dfn>			 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="3394">3394</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_SWAP_MODE" data-ref="_M/BNX_TBDR_CONFIG_SWAP_MODE">BNX_TBDR_CONFIG_SWAP_MODE</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3395">3395</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PRIORITY" data-ref="_M/BNX_TBDR_CONFIG_PRIORITY">BNX_TBDR_CONFIG_PRIORITY</dfn>		 (1L&lt;&lt;9)</u></td></tr>
<tr><th id="3396">3396</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS" data-ref="_M/BNX_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS">BNX_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3397">3397</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE">BNX_TBDR_CONFIG_PAGE_SIZE</dfn>		 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="3398">3398</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_256" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_256">BNX_TBDR_CONFIG_PAGE_SIZE_256</dfn>		 (0L&lt;&lt;24)</u></td></tr>
<tr><th id="3399">3399</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_512" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_512">BNX_TBDR_CONFIG_PAGE_SIZE_512</dfn>		 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="3400">3400</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_1K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_1K">BNX_TBDR_CONFIG_PAGE_SIZE_1K</dfn>		 (2L&lt;&lt;24)</u></td></tr>
<tr><th id="3401">3401</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_2K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_2K">BNX_TBDR_CONFIG_PAGE_SIZE_2K</dfn>		 (3L&lt;&lt;24)</u></td></tr>
<tr><th id="3402">3402</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_4K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_4K">BNX_TBDR_CONFIG_PAGE_SIZE_4K</dfn>		 (4L&lt;&lt;24)</u></td></tr>
<tr><th id="3403">3403</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_8K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_8K">BNX_TBDR_CONFIG_PAGE_SIZE_8K</dfn>		 (5L&lt;&lt;24)</u></td></tr>
<tr><th id="3404">3404</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_16K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_16K">BNX_TBDR_CONFIG_PAGE_SIZE_16K</dfn>		 (6L&lt;&lt;24)</u></td></tr>
<tr><th id="3405">3405</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_32K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_32K">BNX_TBDR_CONFIG_PAGE_SIZE_32K</dfn>		 (7L&lt;&lt;24)</u></td></tr>
<tr><th id="3406">3406</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_64K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_64K">BNX_TBDR_CONFIG_PAGE_SIZE_64K</dfn>		 (8L&lt;&lt;24)</u></td></tr>
<tr><th id="3407">3407</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_128K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_128K">BNX_TBDR_CONFIG_PAGE_SIZE_128K</dfn>		 (9L&lt;&lt;24)</u></td></tr>
<tr><th id="3408">3408</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_256K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_256K">BNX_TBDR_CONFIG_PAGE_SIZE_256K</dfn>		 (10L&lt;&lt;24)</u></td></tr>
<tr><th id="3409">3409</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_512K" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_512K">BNX_TBDR_CONFIG_PAGE_SIZE_512K</dfn>		 (11L&lt;&lt;24)</u></td></tr>
<tr><th id="3410">3410</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_CONFIG_PAGE_SIZE_1M" data-ref="_M/BNX_TBDR_CONFIG_PAGE_SIZE_1M">BNX_TBDR_CONFIG_PAGE_SIZE_1M</dfn>		 (12L&lt;&lt;24)</u></td></tr>
<tr><th id="3411">3411</th><td></td></tr>
<tr><th id="3412">3412</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_DEBUG_VECT_PEEK" data-ref="_M/BNX_TBDR_DEBUG_VECT_PEEK">BNX_TBDR_DEBUG_VECT_PEEK</dfn>		0x0000500c</u></td></tr>
<tr><th id="3413">3413</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_TBDR_DEBUG_VECT_PEEK_1_VALUE">BNX_TBDR_DEBUG_VECT_PEEK_1_VALUE</dfn>	 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3414">3414</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3415">3415</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_TBDR_DEBUG_VECT_PEEK_1_SEL">BNX_TBDR_DEBUG_VECT_PEEK_1_SEL</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="3416">3416</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_TBDR_DEBUG_VECT_PEEK_2_VALUE">BNX_TBDR_DEBUG_VECT_PEEK_2_VALUE</dfn>	 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3417">3417</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3418">3418</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_TBDR_DEBUG_VECT_PEEK_2_SEL">BNX_TBDR_DEBUG_VECT_PEEK_2_SEL</dfn>		 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="3419">3419</th><td></td></tr>
<tr><th id="3420">3420</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_DATA" data-ref="_M/BNX_TBDR_FTQ_DATA">BNX_TBDR_FTQ_DATA</dfn>			0x000053c0</u></td></tr>
<tr><th id="3421">3421</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD" data-ref="_M/BNX_TBDR_FTQ_CMD">BNX_TBDR_FTQ_CMD</dfn>			0x000053f8</u></td></tr>
<tr><th id="3422">3422</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_OFFSET" data-ref="_M/BNX_TBDR_FTQ_CMD_OFFSET">BNX_TBDR_FTQ_CMD_OFFSET</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3423">3423</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_WR_TOP" data-ref="_M/BNX_TBDR_FTQ_CMD_WR_TOP">BNX_TBDR_FTQ_CMD_WR_TOP</dfn>			 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3424">3424</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_TBDR_FTQ_CMD_WR_TOP_0">BNX_TBDR_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="3425">3425</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_TBDR_FTQ_CMD_WR_TOP_1">BNX_TBDR_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3426">3426</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_TBDR_FTQ_CMD_SFT_RESET">BNX_TBDR_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="3427">3427</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_RD_DATA" data-ref="_M/BNX_TBDR_FTQ_CMD_RD_DATA">BNX_TBDR_FTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="3428">3428</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_TBDR_FTQ_CMD_ADD_INTERVEN">BNX_TBDR_FTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3429">3429</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_TBDR_FTQ_CMD_ADD_DATA">BNX_TBDR_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3430">3430</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_TBDR_FTQ_CMD_INTERVENE_CLR">BNX_TBDR_FTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="3431">3431</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_POP" data-ref="_M/BNX_TBDR_FTQ_CMD_POP">BNX_TBDR_FTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="3432">3432</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CMD_BUSY" data-ref="_M/BNX_TBDR_FTQ_CMD_BUSY">BNX_TBDR_FTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3433">3433</th><td></td></tr>
<tr><th id="3434">3434</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CTL" data-ref="_M/BNX_TBDR_FTQ_CTL">BNX_TBDR_FTQ_CTL</dfn>			0x000053fc</u></td></tr>
<tr><th id="3435">3435</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CTL_INTERVENE" data-ref="_M/BNX_TBDR_FTQ_CTL_INTERVENE">BNX_TBDR_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3436">3436</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_TBDR_FTQ_CTL_OVERFLOW">BNX_TBDR_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3437">3437</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_TBDR_FTQ_CTL_FORCE_INTERVENE">BNX_TBDR_FTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3438">3438</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_TBDR_FTQ_CTL_MAX_DEPTH">BNX_TBDR_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="3439">3439</th><td><u>#define <dfn class="macro" id="_M/BNX_TBDR_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_TBDR_FTQ_CTL_CUR_DEPTH">BNX_TBDR_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="3440">3440</th><td></td></tr>
<tr><th id="3441">3441</th><td></td></tr>
<tr><th id="3442">3442</th><td><i>/*</i></td></tr>
<tr><th id="3443">3443</th><td><i> *  tdma_reg definition</i></td></tr>
<tr><th id="3444">3444</th><td><i> *  offset: 0x5c00</i></td></tr>
<tr><th id="3445">3445</th><td><i> */</i></td></tr>
<tr><th id="3446">3446</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_COMMAND" data-ref="_M/BNX_TDMA_COMMAND">BNX_TDMA_COMMAND</dfn>			0x00005c00</u></td></tr>
<tr><th id="3447">3447</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_COMMAND_ENABLED" data-ref="_M/BNX_TDMA_COMMAND_ENABLED">BNX_TDMA_COMMAND_ENABLED</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3448">3448</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_COMMAND_MASTER_ABORT" data-ref="_M/BNX_TDMA_COMMAND_MASTER_ABORT">BNX_TDMA_COMMAND_MASTER_ABORT</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3449">3449</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_COMMAND_BAD_L2_LENGTH_ABORT" data-ref="_M/BNX_TDMA_COMMAND_BAD_L2_LENGTH_ABORT">BNX_TDMA_COMMAND_BAD_L2_LENGTH_ABORT</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3450">3450</th><td></td></tr>
<tr><th id="3451">3451</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_STATUS" data-ref="_M/BNX_TDMA_STATUS">BNX_TDMA_STATUS</dfn>				0x00005c04</u></td></tr>
<tr><th id="3452">3452</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_STATUS_DMA_WAIT" data-ref="_M/BNX_TDMA_STATUS_DMA_WAIT">BNX_TDMA_STATUS_DMA_WAIT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3453">3453</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_STATUS_PAYLOAD_WAIT" data-ref="_M/BNX_TDMA_STATUS_PAYLOAD_WAIT">BNX_TDMA_STATUS_PAYLOAD_WAIT</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3454">3454</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_STATUS_PATCH_FTQ_WAIT" data-ref="_M/BNX_TDMA_STATUS_PATCH_FTQ_WAIT">BNX_TDMA_STATUS_PATCH_FTQ_WAIT</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3455">3455</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_STATUS_LOCK_WAIT" data-ref="_M/BNX_TDMA_STATUS_LOCK_WAIT">BNX_TDMA_STATUS_LOCK_WAIT</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3456">3456</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_STATUS_FTQ_ENTRY_CNT" data-ref="_M/BNX_TDMA_STATUS_FTQ_ENTRY_CNT">BNX_TDMA_STATUS_FTQ_ENTRY_CNT</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="3457">3457</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_STATUS_BURST_CNT" data-ref="_M/BNX_TDMA_STATUS_BURST_CNT">BNX_TDMA_STATUS_BURST_CNT</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="3458">3458</th><td></td></tr>
<tr><th id="3459">3459</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG" data-ref="_M/BNX_TDMA_CONFIG">BNX_TDMA_CONFIG</dfn>				0x00005c08</u></td></tr>
<tr><th id="3460">3460</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_ONE_DMA" data-ref="_M/BNX_TDMA_CONFIG_ONE_DMA">BNX_TDMA_CONFIG_ONE_DMA</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3461">3461</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_ONE_RECORD" data-ref="_M/BNX_TDMA_CONFIG_ONE_RECORD">BNX_TDMA_CONFIG_ONE_RECORD</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3462">3462</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LIMIT_SZ" data-ref="_M/BNX_TDMA_CONFIG_LIMIT_SZ">BNX_TDMA_CONFIG_LIMIT_SZ</dfn>		 (0xfL&lt;&lt;4)</u></td></tr>
<tr><th id="3463">3463</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LIMIT_SZ_64" data-ref="_M/BNX_TDMA_CONFIG_LIMIT_SZ_64">BNX_TDMA_CONFIG_LIMIT_SZ_64</dfn>		 (0L&lt;&lt;4)</u></td></tr>
<tr><th id="3464">3464</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LIMIT_SZ_128" data-ref="_M/BNX_TDMA_CONFIG_LIMIT_SZ_128">BNX_TDMA_CONFIG_LIMIT_SZ_128</dfn>		 (0x4L&lt;&lt;4)</u></td></tr>
<tr><th id="3465">3465</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LIMIT_SZ_256" data-ref="_M/BNX_TDMA_CONFIG_LIMIT_SZ_256">BNX_TDMA_CONFIG_LIMIT_SZ_256</dfn>		 (0x6L&lt;&lt;4)</u></td></tr>
<tr><th id="3466">3466</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LIMIT_SZ_512" data-ref="_M/BNX_TDMA_CONFIG_LIMIT_SZ_512">BNX_TDMA_CONFIG_LIMIT_SZ_512</dfn>		 (0x8L&lt;&lt;4)</u></td></tr>
<tr><th id="3467">3467</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LINE_SZ" data-ref="_M/BNX_TDMA_CONFIG_LINE_SZ">BNX_TDMA_CONFIG_LINE_SZ</dfn>			 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="3468">3468</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LINE_SZ_64" data-ref="_M/BNX_TDMA_CONFIG_LINE_SZ_64">BNX_TDMA_CONFIG_LINE_SZ_64</dfn>		 (0L&lt;&lt;8)</u></td></tr>
<tr><th id="3469">3469</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LINE_SZ_128" data-ref="_M/BNX_TDMA_CONFIG_LINE_SZ_128">BNX_TDMA_CONFIG_LINE_SZ_128</dfn>		 (4L&lt;&lt;8)</u></td></tr>
<tr><th id="3470">3470</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LINE_SZ_256" data-ref="_M/BNX_TDMA_CONFIG_LINE_SZ_256">BNX_TDMA_CONFIG_LINE_SZ_256</dfn>		 (6L&lt;&lt;8)</u></td></tr>
<tr><th id="3471">3471</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_LINE_SZ_512" data-ref="_M/BNX_TDMA_CONFIG_LINE_SZ_512">BNX_TDMA_CONFIG_LINE_SZ_512</dfn>		 (8L&lt;&lt;8)</u></td></tr>
<tr><th id="3472">3472</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_ALIGN_ENA" data-ref="_M/BNX_TDMA_CONFIG_ALIGN_ENA">BNX_TDMA_CONFIG_ALIGN_ENA</dfn>		 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="3473">3473</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_CHK_L2_BD" data-ref="_M/BNX_TDMA_CONFIG_CHK_L2_BD">BNX_TDMA_CONFIG_CHK_L2_BD</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="3474">3474</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_CONFIG_FIFO_CMP" data-ref="_M/BNX_TDMA_CONFIG_FIFO_CMP">BNX_TDMA_CONFIG_FIFO_CMP</dfn>		 (0xfL&lt;&lt;20)</u></td></tr>
<tr><th id="3475">3475</th><td></td></tr>
<tr><th id="3476">3476</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_PAYLOAD_PROD" data-ref="_M/BNX_TDMA_PAYLOAD_PROD">BNX_TDMA_PAYLOAD_PROD</dfn>			0x00005c0c</u></td></tr>
<tr><th id="3477">3477</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_PAYLOAD_PROD_VALUE" data-ref="_M/BNX_TDMA_PAYLOAD_PROD_VALUE">BNX_TDMA_PAYLOAD_PROD_VALUE</dfn>		 (0x1fffL&lt;&lt;3)</u></td></tr>
<tr><th id="3478">3478</th><td></td></tr>
<tr><th id="3479">3479</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DBG_WATCHDOG" data-ref="_M/BNX_TDMA_DBG_WATCHDOG">BNX_TDMA_DBG_WATCHDOG</dfn>			0x00005c10</u></td></tr>
<tr><th id="3480">3480</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DBG_TRIGGER" data-ref="_M/BNX_TDMA_DBG_TRIGGER">BNX_TDMA_DBG_TRIGGER</dfn>			0x00005c14</u></td></tr>
<tr><th id="3481">3481</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_FSM" data-ref="_M/BNX_TDMA_DMAD_FSM">BNX_TDMA_DMAD_FSM</dfn>			0x00005c80</u></td></tr>
<tr><th id="3482">3482</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_FSM_BD_INVLD" data-ref="_M/BNX_TDMA_DMAD_FSM_BD_INVLD">BNX_TDMA_DMAD_FSM_BD_INVLD</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3483">3483</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_FSM_PUSH" data-ref="_M/BNX_TDMA_DMAD_FSM_PUSH">BNX_TDMA_DMAD_FSM_PUSH</dfn>			 (0xfL&lt;&lt;4)</u></td></tr>
<tr><th id="3484">3484</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_FSM_ARB_TBDC" data-ref="_M/BNX_TDMA_DMAD_FSM_ARB_TBDC">BNX_TDMA_DMAD_FSM_ARB_TBDC</dfn>		 (0x3L&lt;&lt;8)</u></td></tr>
<tr><th id="3485">3485</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_FSM_ARB_CTX" data-ref="_M/BNX_TDMA_DMAD_FSM_ARB_CTX">BNX_TDMA_DMAD_FSM_ARB_CTX</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3486">3486</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_FSM_DR_INTF" data-ref="_M/BNX_TDMA_DMAD_FSM_DR_INTF">BNX_TDMA_DMAD_FSM_DR_INTF</dfn>		 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="3487">3487</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_FSM_DMAD" data-ref="_M/BNX_TDMA_DMAD_FSM_DMAD">BNX_TDMA_DMAD_FSM_DMAD</dfn>			 (0x7L&lt;&lt;20)</u></td></tr>
<tr><th id="3488">3488</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_FSM_BD" data-ref="_M/BNX_TDMA_DMAD_FSM_BD">BNX_TDMA_DMAD_FSM_BD</dfn>			 (0xfL&lt;&lt;24)</u></td></tr>
<tr><th id="3489">3489</th><td></td></tr>
<tr><th id="3490">3490</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_STATUS" data-ref="_M/BNX_TDMA_DMAD_STATUS">BNX_TDMA_DMAD_STATUS</dfn>			0x00005c84</u></td></tr>
<tr><th id="3491">3491</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY" data-ref="_M/BNX_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY">BNX_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY</dfn>	 (0x3L&lt;&lt;0)</u></td></tr>
<tr><th id="3492">3492</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY" data-ref="_M/BNX_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY">BNX_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY</dfn>	 (0x3L&lt;&lt;4)</u></td></tr>
<tr><th id="3493">3493</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY" data-ref="_M/BNX_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY">BNX_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY</dfn>	 (0x3L&lt;&lt;8)</u></td></tr>
<tr><th id="3494">3494</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DMAD_STATUS_IFTQ_ENUM" data-ref="_M/BNX_TDMA_DMAD_STATUS_IFTQ_ENUM">BNX_TDMA_DMAD_STATUS_IFTQ_ENUM</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="3495">3495</th><td></td></tr>
<tr><th id="3496">3496</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_FSM" data-ref="_M/BNX_TDMA_DR_INTF_FSM">BNX_TDMA_DR_INTF_FSM</dfn>			0x00005c88</u></td></tr>
<tr><th id="3497">3497</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_FSM_L2_COMP" data-ref="_M/BNX_TDMA_DR_INTF_FSM_L2_COMP">BNX_TDMA_DR_INTF_FSM_L2_COMP</dfn>		 (0x3L&lt;&lt;0)</u></td></tr>
<tr><th id="3498">3498</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_FSM_TPATQ" data-ref="_M/BNX_TDMA_DR_INTF_FSM_TPATQ">BNX_TDMA_DR_INTF_FSM_TPATQ</dfn>		 (0x7L&lt;&lt;4)</u></td></tr>
<tr><th id="3499">3499</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_FSM_TPBUF" data-ref="_M/BNX_TDMA_DR_INTF_FSM_TPBUF">BNX_TDMA_DR_INTF_FSM_TPBUF</dfn>		 (0x3L&lt;&lt;8)</u></td></tr>
<tr><th id="3500">3500</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_FSM_DR_BUF" data-ref="_M/BNX_TDMA_DR_INTF_FSM_DR_BUF">BNX_TDMA_DR_INTF_FSM_DR_BUF</dfn>		 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="3501">3501</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_FSM_DMAD" data-ref="_M/BNX_TDMA_DR_INTF_FSM_DMAD">BNX_TDMA_DR_INTF_FSM_DMAD</dfn>		 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="3502">3502</th><td></td></tr>
<tr><th id="3503">3503</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_STATUS" data-ref="_M/BNX_TDMA_DR_INTF_STATUS">BNX_TDMA_DR_INTF_STATUS</dfn>			0x00005c8c</u></td></tr>
<tr><th id="3504">3504</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_STATUS_HOLE_PHASE" data-ref="_M/BNX_TDMA_DR_INTF_STATUS_HOLE_PHASE">BNX_TDMA_DR_INTF_STATUS_HOLE_PHASE</dfn>	 (0x7L&lt;&lt;0)</u></td></tr>
<tr><th id="3505">3505</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_STATUS_DATA_AVAIL" data-ref="_M/BNX_TDMA_DR_INTF_STATUS_DATA_AVAIL">BNX_TDMA_DR_INTF_STATUS_DATA_AVAIL</dfn>	 (0x3L&lt;&lt;4)</u></td></tr>
<tr><th id="3506">3506</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_STATUS_SHIFT_ADDR" data-ref="_M/BNX_TDMA_DR_INTF_STATUS_SHIFT_ADDR">BNX_TDMA_DR_INTF_STATUS_SHIFT_ADDR</dfn>	 (0x7L&lt;&lt;8)</u></td></tr>
<tr><th id="3507">3507</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_STATUS_NXT_PNTR" data-ref="_M/BNX_TDMA_DR_INTF_STATUS_NXT_PNTR">BNX_TDMA_DR_INTF_STATUS_NXT_PNTR</dfn>	 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="3508">3508</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_DR_INTF_STATUS_BYTE_COUNT" data-ref="_M/BNX_TDMA_DR_INTF_STATUS_BYTE_COUNT">BNX_TDMA_DR_INTF_STATUS_BYTE_COUNT</dfn>	 (0x7L&lt;&lt;16)</u></td></tr>
<tr><th id="3509">3509</th><td></td></tr>
<tr><th id="3510">3510</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_DATA" data-ref="_M/BNX_TDMA_FTQ_DATA">BNX_TDMA_FTQ_DATA</dfn>			0x00005fc0</u></td></tr>
<tr><th id="3511">3511</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD" data-ref="_M/BNX_TDMA_FTQ_CMD">BNX_TDMA_FTQ_CMD</dfn>			0x00005ff8</u></td></tr>
<tr><th id="3512">3512</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_OFFSET" data-ref="_M/BNX_TDMA_FTQ_CMD_OFFSET">BNX_TDMA_FTQ_CMD_OFFSET</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3513">3513</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_WR_TOP" data-ref="_M/BNX_TDMA_FTQ_CMD_WR_TOP">BNX_TDMA_FTQ_CMD_WR_TOP</dfn>			 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3514">3514</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_TDMA_FTQ_CMD_WR_TOP_0">BNX_TDMA_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="3515">3515</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_TDMA_FTQ_CMD_WR_TOP_1">BNX_TDMA_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3516">3516</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_TDMA_FTQ_CMD_SFT_RESET">BNX_TDMA_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="3517">3517</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_RD_DATA" data-ref="_M/BNX_TDMA_FTQ_CMD_RD_DATA">BNX_TDMA_FTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="3518">3518</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_TDMA_FTQ_CMD_ADD_INTERVEN">BNX_TDMA_FTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3519">3519</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_TDMA_FTQ_CMD_ADD_DATA">BNX_TDMA_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3520">3520</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_TDMA_FTQ_CMD_INTERVENE_CLR">BNX_TDMA_FTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="3521">3521</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_POP" data-ref="_M/BNX_TDMA_FTQ_CMD_POP">BNX_TDMA_FTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="3522">3522</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CMD_BUSY" data-ref="_M/BNX_TDMA_FTQ_CMD_BUSY">BNX_TDMA_FTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3523">3523</th><td></td></tr>
<tr><th id="3524">3524</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CTL" data-ref="_M/BNX_TDMA_FTQ_CTL">BNX_TDMA_FTQ_CTL</dfn>			0x00005ffc</u></td></tr>
<tr><th id="3525">3525</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CTL_INTERVENE" data-ref="_M/BNX_TDMA_FTQ_CTL_INTERVENE">BNX_TDMA_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3526">3526</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_TDMA_FTQ_CTL_OVERFLOW">BNX_TDMA_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3527">3527</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_TDMA_FTQ_CTL_FORCE_INTERVENE">BNX_TDMA_FTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3528">3528</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_TDMA_FTQ_CTL_MAX_DEPTH">BNX_TDMA_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="3529">3529</th><td><u>#define <dfn class="macro" id="_M/BNX_TDMA_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_TDMA_FTQ_CTL_CUR_DEPTH">BNX_TDMA_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="3530">3530</th><td></td></tr>
<tr><th id="3531">3531</th><td></td></tr>
<tr><th id="3532">3532</th><td><i>/*</i></td></tr>
<tr><th id="3533">3533</th><td><i> *  hc_reg definition</i></td></tr>
<tr><th id="3534">3534</th><td><i> *  offset: 0x6800</i></td></tr>
<tr><th id="3535">3535</th><td><i> */</i></td></tr>
<tr><th id="3536">3536</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND" data-ref="_M/BNX_HC_COMMAND">BNX_HC_COMMAND</dfn>				0x00006800</u></td></tr>
<tr><th id="3537">3537</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_ENABLE" data-ref="_M/BNX_HC_COMMAND_ENABLE">BNX_HC_COMMAND_ENABLE</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3538">3538</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_SKIP_ABORT" data-ref="_M/BNX_HC_COMMAND_SKIP_ABORT">BNX_HC_COMMAND_SKIP_ABORT</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3539">3539</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_COAL_NOW" data-ref="_M/BNX_HC_COMMAND_COAL_NOW">BNX_HC_COMMAND_COAL_NOW</dfn>			 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="3540">3540</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_COAL_NOW_WO_INT" data-ref="_M/BNX_HC_COMMAND_COAL_NOW_WO_INT">BNX_HC_COMMAND_COAL_NOW_WO_INT</dfn>		 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="3541">3541</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_STATS_NOW" data-ref="_M/BNX_HC_COMMAND_STATS_NOW">BNX_HC_COMMAND_STATS_NOW</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="3542">3542</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_FORCE_INT" data-ref="_M/BNX_HC_COMMAND_FORCE_INT">BNX_HC_COMMAND_FORCE_INT</dfn>		 (0x3L&lt;&lt;19)</u></td></tr>
<tr><th id="3543">3543</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_FORCE_INT_NULL" data-ref="_M/BNX_HC_COMMAND_FORCE_INT_NULL">BNX_HC_COMMAND_FORCE_INT_NULL</dfn>		 (0L&lt;&lt;19)</u></td></tr>
<tr><th id="3544">3544</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_FORCE_INT_HIGH" data-ref="_M/BNX_HC_COMMAND_FORCE_INT_HIGH">BNX_HC_COMMAND_FORCE_INT_HIGH</dfn>		 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="3545">3545</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_FORCE_INT_LOW" data-ref="_M/BNX_HC_COMMAND_FORCE_INT_LOW">BNX_HC_COMMAND_FORCE_INT_LOW</dfn>		 (2L&lt;&lt;19)</u></td></tr>
<tr><th id="3546">3546</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_FORCE_INT_FREE" data-ref="_M/BNX_HC_COMMAND_FORCE_INT_FREE">BNX_HC_COMMAND_FORCE_INT_FREE</dfn>		 (3L&lt;&lt;19)</u></td></tr>
<tr><th id="3547">3547</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMMAND_CLR_STAT_NOW" data-ref="_M/BNX_HC_COMMAND_CLR_STAT_NOW">BNX_HC_COMMAND_CLR_STAT_NOW</dfn>		 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="3548">3548</th><td></td></tr>
<tr><th id="3549">3549</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS" data-ref="_M/BNX_HC_STATUS">BNX_HC_STATUS</dfn>					0x00006804</u></td></tr>
<tr><th id="3550">3550</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_MASTER_ABORT" data-ref="_M/BNX_HC_STATUS_MASTER_ABORT">BNX_HC_STATUS_MASTER_ABORT</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3551">3551</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_PARITY_ERROR_STATE" data-ref="_M/BNX_HC_STATUS_PARITY_ERROR_STATE">BNX_HC_STATUS_PARITY_ERROR_STATE</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3552">3552</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_PCI_CLK_CNT_STAT" data-ref="_M/BNX_HC_STATUS_PCI_CLK_CNT_STAT">BNX_HC_STATUS_PCI_CLK_CNT_STAT</dfn>			 (1L&lt;&lt;16)</u></td></tr>
<tr><th id="3553">3553</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_CORE_CLK_CNT_STAT" data-ref="_M/BNX_HC_STATUS_CORE_CLK_CNT_STAT">BNX_HC_STATUS_CORE_CLK_CNT_STAT</dfn>			 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="3554">3554</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_NUM_STATUS_BLOCKS_STAT" data-ref="_M/BNX_HC_STATUS_NUM_STATUS_BLOCKS_STAT">BNX_HC_STATUS_NUM_STATUS_BLOCKS_STAT</dfn>		 (1L&lt;&lt;18)</u></td></tr>
<tr><th id="3555">3555</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_NUM_INT_GEN_STAT" data-ref="_M/BNX_HC_STATUS_NUM_INT_GEN_STAT">BNX_HC_STATUS_NUM_INT_GEN_STAT</dfn>			 (1L&lt;&lt;19)</u></td></tr>
<tr><th id="3556">3556</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_NUM_INT_MBOX_WR_STAT" data-ref="_M/BNX_HC_STATUS_NUM_INT_MBOX_WR_STAT">BNX_HC_STATUS_NUM_INT_MBOX_WR_STAT</dfn>		 (1L&lt;&lt;20)</u></td></tr>
<tr><th id="3557">3557</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT" data-ref="_M/BNX_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT">BNX_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="3558">3558</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT" data-ref="_M/BNX_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT">BNX_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT</dfn>	 (1L&lt;&lt;24)</u></td></tr>
<tr><th id="3559">3559</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT" data-ref="_M/BNX_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT">BNX_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT</dfn>	 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="3560">3560</th><td></td></tr>
<tr><th id="3561">3561</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG" data-ref="_M/BNX_HC_CONFIG">BNX_HC_CONFIG</dfn>				0x00006808</u></td></tr>
<tr><th id="3562">3562</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG_COLLECT_STATS" data-ref="_M/BNX_HC_CONFIG_COLLECT_STATS">BNX_HC_CONFIG_COLLECT_STATS</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3563">3563</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG_RX_TMR_MODE" data-ref="_M/BNX_HC_CONFIG_RX_TMR_MODE">BNX_HC_CONFIG_RX_TMR_MODE</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3564">3564</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG_TX_TMR_MODE" data-ref="_M/BNX_HC_CONFIG_TX_TMR_MODE">BNX_HC_CONFIG_TX_TMR_MODE</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3565">3565</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG_COM_TMR_MODE" data-ref="_M/BNX_HC_CONFIG_COM_TMR_MODE">BNX_HC_CONFIG_COM_TMR_MODE</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3566">3566</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG_CMD_TMR_MODE" data-ref="_M/BNX_HC_CONFIG_CMD_TMR_MODE">BNX_HC_CONFIG_CMD_TMR_MODE</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3567">3567</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG_STATISTIC_PRIORITY" data-ref="_M/BNX_HC_CONFIG_STATISTIC_PRIORITY">BNX_HC_CONFIG_STATISTIC_PRIORITY</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3568">3568</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG_STATUS_PRIORITY" data-ref="_M/BNX_HC_CONFIG_STATUS_PRIORITY">BNX_HC_CONFIG_STATUS_PRIORITY</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3569">3569</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CONFIG_STAT_MEM_ADDR" data-ref="_M/BNX_HC_CONFIG_STAT_MEM_ADDR">BNX_HC_CONFIG_STAT_MEM_ADDR</dfn>		 (0xffL&lt;&lt;8)</u></td></tr>
<tr><th id="3570">3570</th><td></td></tr>
<tr><th id="3571">3571</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_ATTN_BITS_ENABLE" data-ref="_M/BNX_HC_ATTN_BITS_ENABLE">BNX_HC_ATTN_BITS_ENABLE</dfn>			0x0000680c</u></td></tr>
<tr><th id="3572">3572</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_ADDR_L" data-ref="_M/BNX_HC_STATUS_ADDR_L">BNX_HC_STATUS_ADDR_L</dfn>			0x00006810</u></td></tr>
<tr><th id="3573">3573</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATUS_ADDR_H" data-ref="_M/BNX_HC_STATUS_ADDR_H">BNX_HC_STATUS_ADDR_H</dfn>			0x00006814</u></td></tr>
<tr><th id="3574">3574</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATISTICS_ADDR_L" data-ref="_M/BNX_HC_STATISTICS_ADDR_L">BNX_HC_STATISTICS_ADDR_L</dfn>		0x00006818</u></td></tr>
<tr><th id="3575">3575</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATISTICS_ADDR_H" data-ref="_M/BNX_HC_STATISTICS_ADDR_H">BNX_HC_STATISTICS_ADDR_H</dfn>		0x0000681c</u></td></tr>
<tr><th id="3576">3576</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_TX_QUICK_CONS_TRIP" data-ref="_M/BNX_HC_TX_QUICK_CONS_TRIP">BNX_HC_TX_QUICK_CONS_TRIP</dfn>		0x00006820</u></td></tr>
<tr><th id="3577">3577</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_TX_QUICK_CONS_TRIP_VALUE" data-ref="_M/BNX_HC_TX_QUICK_CONS_TRIP_VALUE">BNX_HC_TX_QUICK_CONS_TRIP_VALUE</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="3578">3578</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_TX_QUICK_CONS_TRIP_INT" data-ref="_M/BNX_HC_TX_QUICK_CONS_TRIP_INT">BNX_HC_TX_QUICK_CONS_TRIP_INT</dfn>		 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="3579">3579</th><td></td></tr>
<tr><th id="3580">3580</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMP_PROD_TRIP" data-ref="_M/BNX_HC_COMP_PROD_TRIP">BNX_HC_COMP_PROD_TRIP</dfn>			0x00006824</u></td></tr>
<tr><th id="3581">3581</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMP_PROD_TRIP_VALUE" data-ref="_M/BNX_HC_COMP_PROD_TRIP_VALUE">BNX_HC_COMP_PROD_TRIP_VALUE</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="3582">3582</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COMP_PROD_TRIP_INT" data-ref="_M/BNX_HC_COMP_PROD_TRIP_INT">BNX_HC_COMP_PROD_TRIP_INT</dfn>		 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="3583">3583</th><td></td></tr>
<tr><th id="3584">3584</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_RX_QUICK_CONS_TRIP" data-ref="_M/BNX_HC_RX_QUICK_CONS_TRIP">BNX_HC_RX_QUICK_CONS_TRIP</dfn>		0x00006828</u></td></tr>
<tr><th id="3585">3585</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_RX_QUICK_CONS_TRIP_VALUE" data-ref="_M/BNX_HC_RX_QUICK_CONS_TRIP_VALUE">BNX_HC_RX_QUICK_CONS_TRIP_VALUE</dfn>		 (0xffL&lt;&lt;0)</u></td></tr>
<tr><th id="3586">3586</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_RX_QUICK_CONS_TRIP_INT" data-ref="_M/BNX_HC_RX_QUICK_CONS_TRIP_INT">BNX_HC_RX_QUICK_CONS_TRIP_INT</dfn>		 (0xffL&lt;&lt;16)</u></td></tr>
<tr><th id="3587">3587</th><td></td></tr>
<tr><th id="3588">3588</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_RX_TICKS" data-ref="_M/BNX_HC_RX_TICKS">BNX_HC_RX_TICKS</dfn>				0x0000682c</u></td></tr>
<tr><th id="3589">3589</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_RX_TICKS_VALUE" data-ref="_M/BNX_HC_RX_TICKS_VALUE">BNX_HC_RX_TICKS_VALUE</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3590">3590</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_RX_TICKS_INT" data-ref="_M/BNX_HC_RX_TICKS_INT">BNX_HC_RX_TICKS_INT</dfn>			 (0x3ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3591">3591</th><td></td></tr>
<tr><th id="3592">3592</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_TX_TICKS" data-ref="_M/BNX_HC_TX_TICKS">BNX_HC_TX_TICKS</dfn>				0x00006830</u></td></tr>
<tr><th id="3593">3593</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_TX_TICKS_VALUE" data-ref="_M/BNX_HC_TX_TICKS_VALUE">BNX_HC_TX_TICKS_VALUE</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3594">3594</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_TX_TICKS_INT" data-ref="_M/BNX_HC_TX_TICKS_INT">BNX_HC_TX_TICKS_INT</dfn>			 (0x3ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3595">3595</th><td></td></tr>
<tr><th id="3596">3596</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COM_TICKS" data-ref="_M/BNX_HC_COM_TICKS">BNX_HC_COM_TICKS</dfn>			0x00006834</u></td></tr>
<tr><th id="3597">3597</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COM_TICKS_VALUE" data-ref="_M/BNX_HC_COM_TICKS_VALUE">BNX_HC_COM_TICKS_VALUE</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3598">3598</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_COM_TICKS_INT" data-ref="_M/BNX_HC_COM_TICKS_INT">BNX_HC_COM_TICKS_INT</dfn>			 (0x3ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3599">3599</th><td></td></tr>
<tr><th id="3600">3600</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CMD_TICKS" data-ref="_M/BNX_HC_CMD_TICKS">BNX_HC_CMD_TICKS</dfn>			0x00006838</u></td></tr>
<tr><th id="3601">3601</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CMD_TICKS_VALUE" data-ref="_M/BNX_HC_CMD_TICKS_VALUE">BNX_HC_CMD_TICKS_VALUE</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3602">3602</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_CMD_TICKS_INT" data-ref="_M/BNX_HC_CMD_TICKS_INT">BNX_HC_CMD_TICKS_INT</dfn>			 (0x3ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3603">3603</th><td></td></tr>
<tr><th id="3604">3604</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_PERIODIC_TICKS" data-ref="_M/BNX_HC_PERIODIC_TICKS">BNX_HC_PERIODIC_TICKS</dfn>			0x0000683c</u></td></tr>
<tr><th id="3605">3605</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS" data-ref="_M/BNX_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS">BNX_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS</dfn>	 (0xffffL&lt;&lt;0)</u></td></tr>
<tr><th id="3606">3606</th><td></td></tr>
<tr><th id="3607">3607</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_COLLECT_TICKS" data-ref="_M/BNX_HC_STAT_COLLECT_TICKS">BNX_HC_STAT_COLLECT_TICKS</dfn>			0x00006840</u></td></tr>
<tr><th id="3608">3608</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS" data-ref="_M/BNX_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS">BNX_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS</dfn>	 (0xffL&lt;&lt;4)</u></td></tr>
<tr><th id="3609">3609</th><td></td></tr>
<tr><th id="3610">3610</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATS_TICKS" data-ref="_M/BNX_HC_STATS_TICKS">BNX_HC_STATS_TICKS</dfn>			0x00006844</u></td></tr>
<tr><th id="3611">3611</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STATS_TICKS_HC_STAT_TICKS" data-ref="_M/BNX_HC_STATS_TICKS_HC_STAT_TICKS">BNX_HC_STATS_TICKS_HC_STAT_TICKS</dfn>	 (0xffffL&lt;&lt;8)</u></td></tr>
<tr><th id="3612">3612</th><td></td></tr>
<tr><th id="3613">3613</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_MEM_DATA" data-ref="_M/BNX_HC_STAT_MEM_DATA">BNX_HC_STAT_MEM_DATA</dfn>			0x0000684c</u></td></tr>
<tr><th id="3614">3614</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0">BNX_HC_STAT_GEN_SEL_0</dfn>				0x00006850</u></td></tr>
<tr><th id="3615">3615</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0</dfn>			 (0x7fL&lt;&lt;0)</u></td></tr>
<tr><th id="3616">3616</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0</dfn>	 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="3617">3617</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3618">3618</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="3619">3619</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3</dfn>	 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="3620">3620</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="3621">3621</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5</dfn>	 (5L&lt;&lt;0)</u></td></tr>
<tr><th id="3622">3622</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6</dfn>	 (6L&lt;&lt;0)</u></td></tr>
<tr><th id="3623">3623</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7</dfn>	 (7L&lt;&lt;0)</u></td></tr>
<tr><th id="3624">3624</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8</dfn>	 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="3625">3625</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9</dfn>	 (9L&lt;&lt;0)</u></td></tr>
<tr><th id="3626">3626</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10</dfn>	 (10L&lt;&lt;0)</u></td></tr>
<tr><th id="3627">3627</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11</dfn>	 (11L&lt;&lt;0)</u></td></tr>
<tr><th id="3628">3628</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0</dfn>	 (12L&lt;&lt;0)</u></td></tr>
<tr><th id="3629">3629</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1</dfn>	 (13L&lt;&lt;0)</u></td></tr>
<tr><th id="3630">3630</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2</dfn>	 (14L&lt;&lt;0)</u></td></tr>
<tr><th id="3631">3631</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3</dfn>	 (15L&lt;&lt;0)</u></td></tr>
<tr><th id="3632">3632</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4</dfn>	 (16L&lt;&lt;0)</u></td></tr>
<tr><th id="3633">3633</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5</dfn>	 (17L&lt;&lt;0)</u></td></tr>
<tr><th id="3634">3634</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6</dfn>	 (18L&lt;&lt;0)</u></td></tr>
<tr><th id="3635">3635</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7</dfn>	 (19L&lt;&lt;0)</u></td></tr>
<tr><th id="3636">3636</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0</dfn>	 (20L&lt;&lt;0)</u></td></tr>
<tr><th id="3637">3637</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1</dfn>	 (21L&lt;&lt;0)</u></td></tr>
<tr><th id="3638">3638</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2</dfn>	 (22L&lt;&lt;0)</u></td></tr>
<tr><th id="3639">3639</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3</dfn>	 (23L&lt;&lt;0)</u></td></tr>
<tr><th id="3640">3640</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4</dfn>	 (24L&lt;&lt;0)</u></td></tr>
<tr><th id="3641">3641</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5</dfn>	 (25L&lt;&lt;0)</u></td></tr>
<tr><th id="3642">3642</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6</dfn>	 (26L&lt;&lt;0)</u></td></tr>
<tr><th id="3643">3643</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7</dfn>	 (27L&lt;&lt;0)</u></td></tr>
<tr><th id="3644">3644</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8</dfn>	 (28L&lt;&lt;0)</u></td></tr>
<tr><th id="3645">3645</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9</dfn>	 (29L&lt;&lt;0)</u></td></tr>
<tr><th id="3646">3646</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10</dfn>	 (30L&lt;&lt;0)</u></td></tr>
<tr><th id="3647">3647</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11</dfn>	 (31L&lt;&lt;0)</u></td></tr>
<tr><th id="3648">3648</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0</dfn>	 (32L&lt;&lt;0)</u></td></tr>
<tr><th id="3649">3649</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1</dfn>	 (33L&lt;&lt;0)</u></td></tr>
<tr><th id="3650">3650</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2</dfn>	 (34L&lt;&lt;0)</u></td></tr>
<tr><th id="3651">3651</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3</dfn>	 (35L&lt;&lt;0)</u></td></tr>
<tr><th id="3652">3652</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0</dfn>	 (36L&lt;&lt;0)</u></td></tr>
<tr><th id="3653">3653</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1</dfn>	 (37L&lt;&lt;0)</u></td></tr>
<tr><th id="3654">3654</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2</dfn>	 (38L&lt;&lt;0)</u></td></tr>
<tr><th id="3655">3655</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3</dfn>	 (39L&lt;&lt;0)</u></td></tr>
<tr><th id="3656">3656</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4</dfn>	 (40L&lt;&lt;0)</u></td></tr>
<tr><th id="3657">3657</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5</dfn>	 (41L&lt;&lt;0)</u></td></tr>
<tr><th id="3658">3658</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6</dfn>	 (42L&lt;&lt;0)</u></td></tr>
<tr><th id="3659">3659</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7</dfn>	 (43L&lt;&lt;0)</u></td></tr>
<tr><th id="3660">3660</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0</dfn>	 (44L&lt;&lt;0)</u></td></tr>
<tr><th id="3661">3661</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1</dfn>	 (45L&lt;&lt;0)</u></td></tr>
<tr><th id="3662">3662</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2</dfn>	 (46L&lt;&lt;0)</u></td></tr>
<tr><th id="3663">3663</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3</dfn>	 (47L&lt;&lt;0)</u></td></tr>
<tr><th id="3664">3664</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4</dfn>	 (48L&lt;&lt;0)</u></td></tr>
<tr><th id="3665">3665</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5</dfn>	 (49L&lt;&lt;0)</u></td></tr>
<tr><th id="3666">3666</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6</dfn>	 (50L&lt;&lt;0)</u></td></tr>
<tr><th id="3667">3667</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7</dfn>	 (51L&lt;&lt;0)</u></td></tr>
<tr><th id="3668">3668</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT</dfn>	 (52L&lt;&lt;0)</u></td></tr>
<tr><th id="3669">3669</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT</dfn>	 (53L&lt;&lt;0)</u></td></tr>
<tr><th id="3670">3670</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS</dfn>	 (54L&lt;&lt;0)</u></td></tr>
<tr><th id="3671">3671</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN</dfn>	 (55L&lt;&lt;0)</u></td></tr>
<tr><th id="3672">3672</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR</dfn>	 (56L&lt;&lt;0)</u></td></tr>
<tr><th id="3673">3673</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK</dfn>	 (59L&lt;&lt;0)</u></td></tr>
<tr><th id="3674">3674</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK</dfn>	 (60L&lt;&lt;0)</u></td></tr>
<tr><th id="3675">3675</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK</dfn>	 (61L&lt;&lt;0)</u></td></tr>
<tr><th id="3676">3676</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT</dfn>	 (62L&lt;&lt;0)</u></td></tr>
<tr><th id="3677">3677</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT</dfn>	 (63L&lt;&lt;0)</u></td></tr>
<tr><th id="3678">3678</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT</dfn>	 (64L&lt;&lt;0)</u></td></tr>
<tr><th id="3679">3679</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT</dfn>	 (65L&lt;&lt;0)</u></td></tr>
<tr><th id="3680">3680</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT</dfn>	 (66L&lt;&lt;0)</u></td></tr>
<tr><th id="3681">3681</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT</dfn>	 (67L&lt;&lt;0)</u></td></tr>
<tr><th id="3682">3682</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT</dfn>	 (68L&lt;&lt;0)</u></td></tr>
<tr><th id="3683">3683</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT</dfn> (69L&lt;&lt;0)</u></td></tr>
<tr><th id="3684">3684</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT</dfn> (70L&lt;&lt;0)</u></td></tr>
<tr><th id="3685">3685</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT</dfn> (71L&lt;&lt;0)</u></td></tr>
<tr><th id="3686">3686</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT</dfn>	 (72L&lt;&lt;0)</u></td></tr>
<tr><th id="3687">3687</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT</dfn>	 (73L&lt;&lt;0)</u></td></tr>
<tr><th id="3688">3688</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT</dfn>	 (74L&lt;&lt;0)</u></td></tr>
<tr><th id="3689">3689</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT</dfn>	 (75L&lt;&lt;0)</u></td></tr>
<tr><th id="3690">3690</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT</dfn>	 (76L&lt;&lt;0)</u></td></tr>
<tr><th id="3691">3691</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT</dfn>	 (77L&lt;&lt;0)</u></td></tr>
<tr><th id="3692">3692</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT</dfn>	 (78L&lt;&lt;0)</u></td></tr>
<tr><th id="3693">3693</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT</dfn>	 (79L&lt;&lt;0)</u></td></tr>
<tr><th id="3694">3694</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT</dfn>	 (80L&lt;&lt;0)</u></td></tr>
<tr><th id="3695">3695</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT</dfn>	 (81L&lt;&lt;0)</u></td></tr>
<tr><th id="3696">3696</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT</dfn>	 (82L&lt;&lt;0)</u></td></tr>
<tr><th id="3697">3697</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT</dfn>	 (83L&lt;&lt;0)</u></td></tr>
<tr><th id="3698">3698</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT</dfn>	 (84L&lt;&lt;0)</u></td></tr>
<tr><th id="3699">3699</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT</dfn>	 (85L&lt;&lt;0)</u></td></tr>
<tr><th id="3700">3700</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT</dfn>	 (86L&lt;&lt;0)</u></td></tr>
<tr><th id="3701">3701</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT</dfn>	 (87L&lt;&lt;0)</u></td></tr>
<tr><th id="3702">3702</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT</dfn> \</u></td></tr>
<tr><th id="3703">3703</th><td><u>							 (88L&lt;&lt;0)</u></td></tr>
<tr><th id="3704">3704</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT</dfn> \</u></td></tr>
<tr><th id="3705">3705</th><td><u>							 (89L&lt;&lt;0)</u></td></tr>
<tr><th id="3706">3706</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT</dfn>	 (90L&lt;&lt;0)</u></td></tr>
<tr><th id="3707">3707</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT</dfn>	 (91L&lt;&lt;0)</u></td></tr>
<tr><th id="3708">3708</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT</dfn>	 (92L&lt;&lt;0)</u></td></tr>
<tr><th id="3709">3709</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT</dfn> \</u></td></tr>
<tr><th id="3710">3710</th><td><u>							 (93L&lt;&lt;0)</u></td></tr>
<tr><th id="3711">3711</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT</dfn> \</u></td></tr>
<tr><th id="3712">3712</th><td><u>							 (94L&lt;&lt;0)</u></td></tr>
<tr><th id="3713">3713</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64</dfn>	 (95L&lt;&lt;0)</u></td></tr>
<tr><th id="3714">3714</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64</dfn>	 (96L&lt;&lt;0)</u></td></tr>
<tr><th id="3715">3715</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS</dfn>	 (97L&lt;&lt;0)</u></td></tr>
<tr><th id="3716">3716</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS</dfn>	 (98L&lt;&lt;0)</u></td></tr>
<tr><th id="3717">3717</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT</dfn>	 (99L&lt;&lt;0)</u></td></tr>
<tr><th id="3718">3718</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT</dfn>	 (100L&lt;&lt;0)</u></td></tr>
<tr><th id="3719">3719</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT</dfn>	 (101L&lt;&lt;0)</u></td></tr>
<tr><th id="3720">3720</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT</dfn>	 (102L&lt;&lt;0)</u></td></tr>
<tr><th id="3721">3721</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT</dfn>	 (103L&lt;&lt;0)</u></td></tr>
<tr><th id="3722">3722</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT</dfn>	 (104L&lt;&lt;0)</u></td></tr>
<tr><th id="3723">3723</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT</dfn>	 (105L&lt;&lt;0)</u></td></tr>
<tr><th id="3724">3724</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT</dfn>	 (106L&lt;&lt;0)</u></td></tr>
<tr><th id="3725">3725</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT</dfn>	 (107L&lt;&lt;0)</u></td></tr>
<tr><th id="3726">3726</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT</dfn>	 (108L&lt;&lt;0)</u></td></tr>
<tr><th id="3727">3727</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT</dfn>	 (109L&lt;&lt;0)</u></td></tr>
<tr><th id="3728">3728</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT</dfn>	 (110L&lt;&lt;0)</u></td></tr>
<tr><th id="3729">3729</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT</dfn>	 (111L&lt;&lt;0)</u></td></tr>
<tr><th id="3730">3730</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT</dfn>	 (112L&lt;&lt;0)</u></td></tr>
<tr><th id="3731">3731</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT</dfn>	 (113L&lt;&lt;0)</u></td></tr>
<tr><th id="3732">3732</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT</dfn>	 (114L&lt;&lt;0)</u></td></tr>
<tr><th id="3733">3733</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0</dfn>	 (115L&lt;&lt;0)</u></td></tr>
<tr><th id="3734">3734</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1</dfn>	 (116L&lt;&lt;0)</u></td></tr>
<tr><th id="3735">3735</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2</dfn>	 (117L&lt;&lt;0)</u></td></tr>
<tr><th id="3736">3736</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3</dfn>	 (118L&lt;&lt;0)</u></td></tr>
<tr><th id="3737">3737</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4</dfn>	 (119L&lt;&lt;0)</u></td></tr>
<tr><th id="3738">3738</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5</dfn>	 (120L&lt;&lt;0)</u></td></tr>
<tr><th id="3739">3739</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS</dfn>	 (121L&lt;&lt;0)</u></td></tr>
<tr><th id="3740">3740</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS</dfn>	 (122L&lt;&lt;0)</u></td></tr>
<tr><th id="3741">3741</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT</dfn>	 (127L&lt;&lt;0)</u></td></tr>
<tr><th id="3742">3742</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_1" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_1">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_1</dfn>			 (0x7fL&lt;&lt;8)</u></td></tr>
<tr><th id="3743">3743</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_2" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_2">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_2</dfn>			 (0x7fL&lt;&lt;16)</u></td></tr>
<tr><th id="3744">3744</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_3" data-ref="_M/BNX_HC_STAT_GEN_SEL_0_GEN_SEL_3">BNX_HC_STAT_GEN_SEL_0_GEN_SEL_3</dfn>			 (0x7fL&lt;&lt;24)</u></td></tr>
<tr><th id="3745">3745</th><td></td></tr>
<tr><th id="3746">3746</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_1" data-ref="_M/BNX_HC_STAT_GEN_SEL_1">BNX_HC_STAT_GEN_SEL_1</dfn>			0x00006854</u></td></tr>
<tr><th id="3747">3747</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_1_GEN_SEL_4" data-ref="_M/BNX_HC_STAT_GEN_SEL_1_GEN_SEL_4">BNX_HC_STAT_GEN_SEL_1_GEN_SEL_4</dfn>		 (0x7fL&lt;&lt;0)</u></td></tr>
<tr><th id="3748">3748</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_1_GEN_SEL_5" data-ref="_M/BNX_HC_STAT_GEN_SEL_1_GEN_SEL_5">BNX_HC_STAT_GEN_SEL_1_GEN_SEL_5</dfn>		 (0x7fL&lt;&lt;8)</u></td></tr>
<tr><th id="3749">3749</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_1_GEN_SEL_6" data-ref="_M/BNX_HC_STAT_GEN_SEL_1_GEN_SEL_6">BNX_HC_STAT_GEN_SEL_1_GEN_SEL_6</dfn>		 (0x7fL&lt;&lt;16)</u></td></tr>
<tr><th id="3750">3750</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_1_GEN_SEL_7" data-ref="_M/BNX_HC_STAT_GEN_SEL_1_GEN_SEL_7">BNX_HC_STAT_GEN_SEL_1_GEN_SEL_7</dfn>		 (0x7fL&lt;&lt;24)</u></td></tr>
<tr><th id="3751">3751</th><td></td></tr>
<tr><th id="3752">3752</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_2" data-ref="_M/BNX_HC_STAT_GEN_SEL_2">BNX_HC_STAT_GEN_SEL_2</dfn>			0x00006858</u></td></tr>
<tr><th id="3753">3753</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_2_GEN_SEL_8" data-ref="_M/BNX_HC_STAT_GEN_SEL_2_GEN_SEL_8">BNX_HC_STAT_GEN_SEL_2_GEN_SEL_8</dfn>		 (0x7fL&lt;&lt;0)</u></td></tr>
<tr><th id="3754">3754</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_2_GEN_SEL_9" data-ref="_M/BNX_HC_STAT_GEN_SEL_2_GEN_SEL_9">BNX_HC_STAT_GEN_SEL_2_GEN_SEL_9</dfn>		 (0x7fL&lt;&lt;8)</u></td></tr>
<tr><th id="3755">3755</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_2_GEN_SEL_10" data-ref="_M/BNX_HC_STAT_GEN_SEL_2_GEN_SEL_10">BNX_HC_STAT_GEN_SEL_2_GEN_SEL_10</dfn>	 (0x7fL&lt;&lt;16)</u></td></tr>
<tr><th id="3756">3756</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_2_GEN_SEL_11" data-ref="_M/BNX_HC_STAT_GEN_SEL_2_GEN_SEL_11">BNX_HC_STAT_GEN_SEL_2_GEN_SEL_11</dfn>	 (0x7fL&lt;&lt;24)</u></td></tr>
<tr><th id="3757">3757</th><td></td></tr>
<tr><th id="3758">3758</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_3" data-ref="_M/BNX_HC_STAT_GEN_SEL_3">BNX_HC_STAT_GEN_SEL_3</dfn>			0x0000685c</u></td></tr>
<tr><th id="3759">3759</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_3_GEN_SEL_12" data-ref="_M/BNX_HC_STAT_GEN_SEL_3_GEN_SEL_12">BNX_HC_STAT_GEN_SEL_3_GEN_SEL_12</dfn>	 (0x7fL&lt;&lt;0)</u></td></tr>
<tr><th id="3760">3760</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_3_GEN_SEL_13" data-ref="_M/BNX_HC_STAT_GEN_SEL_3_GEN_SEL_13">BNX_HC_STAT_GEN_SEL_3_GEN_SEL_13</dfn>	 (0x7fL&lt;&lt;8)</u></td></tr>
<tr><th id="3761">3761</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_3_GEN_SEL_14" data-ref="_M/BNX_HC_STAT_GEN_SEL_3_GEN_SEL_14">BNX_HC_STAT_GEN_SEL_3_GEN_SEL_14</dfn>	 (0x7fL&lt;&lt;16)</u></td></tr>
<tr><th id="3762">3762</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_SEL_3_GEN_SEL_15" data-ref="_M/BNX_HC_STAT_GEN_SEL_3_GEN_SEL_15">BNX_HC_STAT_GEN_SEL_3_GEN_SEL_15</dfn>	 (0x7fL&lt;&lt;24)</u></td></tr>
<tr><th id="3763">3763</th><td></td></tr>
<tr><th id="3764">3764</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT0" data-ref="_M/BNX_HC_STAT_GEN_STAT0">BNX_HC_STAT_GEN_STAT0</dfn>			0x00006888</u></td></tr>
<tr><th id="3765">3765</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT1" data-ref="_M/BNX_HC_STAT_GEN_STAT1">BNX_HC_STAT_GEN_STAT1</dfn>			0x0000688c</u></td></tr>
<tr><th id="3766">3766</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT2" data-ref="_M/BNX_HC_STAT_GEN_STAT2">BNX_HC_STAT_GEN_STAT2</dfn>			0x00006890</u></td></tr>
<tr><th id="3767">3767</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT3" data-ref="_M/BNX_HC_STAT_GEN_STAT3">BNX_HC_STAT_GEN_STAT3</dfn>			0x00006894</u></td></tr>
<tr><th id="3768">3768</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT4" data-ref="_M/BNX_HC_STAT_GEN_STAT4">BNX_HC_STAT_GEN_STAT4</dfn>			0x00006898</u></td></tr>
<tr><th id="3769">3769</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT5" data-ref="_M/BNX_HC_STAT_GEN_STAT5">BNX_HC_STAT_GEN_STAT5</dfn>			0x0000689c</u></td></tr>
<tr><th id="3770">3770</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT6" data-ref="_M/BNX_HC_STAT_GEN_STAT6">BNX_HC_STAT_GEN_STAT6</dfn>			0x000068a0</u></td></tr>
<tr><th id="3771">3771</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT7" data-ref="_M/BNX_HC_STAT_GEN_STAT7">BNX_HC_STAT_GEN_STAT7</dfn>			0x000068a4</u></td></tr>
<tr><th id="3772">3772</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT8" data-ref="_M/BNX_HC_STAT_GEN_STAT8">BNX_HC_STAT_GEN_STAT8</dfn>			0x000068a8</u></td></tr>
<tr><th id="3773">3773</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT9" data-ref="_M/BNX_HC_STAT_GEN_STAT9">BNX_HC_STAT_GEN_STAT9</dfn>			0x000068ac</u></td></tr>
<tr><th id="3774">3774</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT10" data-ref="_M/BNX_HC_STAT_GEN_STAT10">BNX_HC_STAT_GEN_STAT10</dfn>			0x000068b0</u></td></tr>
<tr><th id="3775">3775</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT11" data-ref="_M/BNX_HC_STAT_GEN_STAT11">BNX_HC_STAT_GEN_STAT11</dfn>			0x000068b4</u></td></tr>
<tr><th id="3776">3776</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT12" data-ref="_M/BNX_HC_STAT_GEN_STAT12">BNX_HC_STAT_GEN_STAT12</dfn>			0x000068b8</u></td></tr>
<tr><th id="3777">3777</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT13" data-ref="_M/BNX_HC_STAT_GEN_STAT13">BNX_HC_STAT_GEN_STAT13</dfn>			0x000068bc</u></td></tr>
<tr><th id="3778">3778</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT14" data-ref="_M/BNX_HC_STAT_GEN_STAT14">BNX_HC_STAT_GEN_STAT14</dfn>			0x000068c0</u></td></tr>
<tr><th id="3779">3779</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT15" data-ref="_M/BNX_HC_STAT_GEN_STAT15">BNX_HC_STAT_GEN_STAT15</dfn>			0x000068c4</u></td></tr>
<tr><th id="3780">3780</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC0" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC0">BNX_HC_STAT_GEN_STAT_AC0</dfn>		0x000068c8</u></td></tr>
<tr><th id="3781">3781</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC1" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC1">BNX_HC_STAT_GEN_STAT_AC1</dfn>		0x000068cc</u></td></tr>
<tr><th id="3782">3782</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC2" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC2">BNX_HC_STAT_GEN_STAT_AC2</dfn>		0x000068d0</u></td></tr>
<tr><th id="3783">3783</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC3" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC3">BNX_HC_STAT_GEN_STAT_AC3</dfn>		0x000068d4</u></td></tr>
<tr><th id="3784">3784</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC4" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC4">BNX_HC_STAT_GEN_STAT_AC4</dfn>		0x000068d8</u></td></tr>
<tr><th id="3785">3785</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC5" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC5">BNX_HC_STAT_GEN_STAT_AC5</dfn>		0x000068dc</u></td></tr>
<tr><th id="3786">3786</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC6" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC6">BNX_HC_STAT_GEN_STAT_AC6</dfn>		0x000068e0</u></td></tr>
<tr><th id="3787">3787</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC7" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC7">BNX_HC_STAT_GEN_STAT_AC7</dfn>		0x000068e4</u></td></tr>
<tr><th id="3788">3788</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC8" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC8">BNX_HC_STAT_GEN_STAT_AC8</dfn>		0x000068e8</u></td></tr>
<tr><th id="3789">3789</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC9" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC9">BNX_HC_STAT_GEN_STAT_AC9</dfn>		0x000068ec</u></td></tr>
<tr><th id="3790">3790</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC10" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC10">BNX_HC_STAT_GEN_STAT_AC10</dfn>		0x000068f0</u></td></tr>
<tr><th id="3791">3791</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC11" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC11">BNX_HC_STAT_GEN_STAT_AC11</dfn>		0x000068f4</u></td></tr>
<tr><th id="3792">3792</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC12" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC12">BNX_HC_STAT_GEN_STAT_AC12</dfn>		0x000068f8</u></td></tr>
<tr><th id="3793">3793</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC13" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC13">BNX_HC_STAT_GEN_STAT_AC13</dfn>		0x000068fc</u></td></tr>
<tr><th id="3794">3794</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC14" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC14">BNX_HC_STAT_GEN_STAT_AC14</dfn>		0x00006900</u></td></tr>
<tr><th id="3795">3795</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_STAT_GEN_STAT_AC15" data-ref="_M/BNX_HC_STAT_GEN_STAT_AC15">BNX_HC_STAT_GEN_STAT_AC15</dfn>		0x00006904</u></td></tr>
<tr><th id="3796">3796</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS" data-ref="_M/BNX_HC_VIS">BNX_HC_VIS</dfn>				0x00006908</u></td></tr>
<tr><th id="3797">3797</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE">BNX_HC_VIS_STAT_BUILD_STATE</dfn>		 (0xfL&lt;&lt;0)</u></td></tr>
<tr><th id="3798">3798</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_IDLE" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_IDLE">BNX_HC_VIS_STAT_BUILD_STATE_IDLE</dfn>	 (0L&lt;&lt;0)</u></td></tr>
<tr><th id="3799">3799</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_START" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_START">BNX_HC_VIS_STAT_BUILD_STATE_START</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3800">3800</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_REQUEST" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_REQUEST">BNX_HC_VIS_STAT_BUILD_STATE_REQUEST</dfn>	 (2L&lt;&lt;0)</u></td></tr>
<tr><th id="3801">3801</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_UPDATE64" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_UPDATE64">BNX_HC_VIS_STAT_BUILD_STATE_UPDATE64</dfn>	 (3L&lt;&lt;0)</u></td></tr>
<tr><th id="3802">3802</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_UPDATE32" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_UPDATE32">BNX_HC_VIS_STAT_BUILD_STATE_UPDATE32</dfn>	 (4L&lt;&lt;0)</u></td></tr>
<tr><th id="3803">3803</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE">BNX_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE</dfn>	 (5L&lt;&lt;0)</u></td></tr>
<tr><th id="3804">3804</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_DMA" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_DMA">BNX_HC_VIS_STAT_BUILD_STATE_DMA</dfn>		 (6L&lt;&lt;0)</u></td></tr>
<tr><th id="3805">3805</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL">BNX_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL</dfn>	 (7L&lt;&lt;0)</u></td></tr>
<tr><th id="3806">3806</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_MSI_LOW" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_MSI_LOW">BNX_HC_VIS_STAT_BUILD_STATE_MSI_LOW</dfn>	 (8L&lt;&lt;0)</u></td></tr>
<tr><th id="3807">3807</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_MSI_HIGH" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_MSI_HIGH">BNX_HC_VIS_STAT_BUILD_STATE_MSI_HIGH</dfn>	 (9L&lt;&lt;0)</u></td></tr>
<tr><th id="3808">3808</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STAT_BUILD_STATE_MSI_DATA" data-ref="_M/BNX_HC_VIS_STAT_BUILD_STATE_MSI_DATA">BNX_HC_VIS_STAT_BUILD_STATE_MSI_DATA</dfn>	 (10L&lt;&lt;0)</u></td></tr>
<tr><th id="3809">3809</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE">BNX_HC_VIS_DMA_STAT_STATE</dfn>		 (0xfL&lt;&lt;8)</u></td></tr>
<tr><th id="3810">3810</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_IDLE" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_IDLE">BNX_HC_VIS_DMA_STAT_STATE_IDLE</dfn>		 (0L&lt;&lt;8)</u></td></tr>
<tr><th id="3811">3811</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_STATUS_PARAM" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_STATUS_PARAM">BNX_HC_VIS_DMA_STAT_STATE_STATUS_PARAM</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3812">3812</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_STATUS_DMA" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_STATUS_DMA">BNX_HC_VIS_DMA_STAT_STATE_STATUS_DMA</dfn>	 (2L&lt;&lt;8)</u></td></tr>
<tr><th id="3813">3813</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP">BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP</dfn>	 (3L&lt;&lt;8)</u></td></tr>
<tr><th id="3814">3814</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_COMP" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_COMP">BNX_HC_VIS_DMA_STAT_STATE_COMP</dfn>		 (4L&lt;&lt;8)</u></td></tr>
<tr><th id="3815">3815</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM">BNX_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM</dfn>	 (5L&lt;&lt;8)</u></td></tr>
<tr><th id="3816">3816</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA">BNX_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA</dfn>	 (6L&lt;&lt;8)</u></td></tr>
<tr><th id="3817">3817</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1">BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1</dfn>	 (7L&lt;&lt;8)</u></td></tr>
<tr><th id="3818">3818</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2">BNX_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2</dfn>	 (8L&lt;&lt;8)</u></td></tr>
<tr><th id="3819">3819</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_WAIT" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_WAIT">BNX_HC_VIS_DMA_STAT_STATE_WAIT</dfn>		 (9L&lt;&lt;8)</u></td></tr>
<tr><th id="3820">3820</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_STAT_STATE_ABORT" data-ref="_M/BNX_HC_VIS_DMA_STAT_STATE_ABORT">BNX_HC_VIS_DMA_STAT_STATE_ABORT</dfn>		 (15L&lt;&lt;8)</u></td></tr>
<tr><th id="3821">3821</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_DMA_MSI_STATE" data-ref="_M/BNX_HC_VIS_DMA_MSI_STATE">BNX_HC_VIS_DMA_MSI_STATE</dfn>		 (0x7L&lt;&lt;12)</u></td></tr>
<tr><th id="3822">3822</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STATISTIC_DMA_EN_STATE" data-ref="_M/BNX_HC_VIS_STATISTIC_DMA_EN_STATE">BNX_HC_VIS_STATISTIC_DMA_EN_STATE</dfn>	 (0x3L&lt;&lt;15)</u></td></tr>
<tr><th id="3823">3823</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE" data-ref="_M/BNX_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE">BNX_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE</dfn>	 (0L&lt;&lt;15)</u></td></tr>
<tr><th id="3824">3824</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT" data-ref="_M/BNX_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT">BNX_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="3825">3825</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_STATISTIC_DMA_EN_STATE_START" data-ref="_M/BNX_HC_VIS_STATISTIC_DMA_EN_STATE_START">BNX_HC_VIS_STATISTIC_DMA_EN_STATE_START</dfn>	 (2L&lt;&lt;15)</u></td></tr>
<tr><th id="3826">3826</th><td></td></tr>
<tr><th id="3827">3827</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1" data-ref="_M/BNX_HC_VIS_1">BNX_HC_VIS_1</dfn>				0x0000690c</u></td></tr>
<tr><th id="3828">3828</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_HW_INTACK_STATE" data-ref="_M/BNX_HC_VIS_1_HW_INTACK_STATE">BNX_HC_VIS_1_HW_INTACK_STATE</dfn>		 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3829">3829</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_HW_INTACK_STATE_IDLE" data-ref="_M/BNX_HC_VIS_1_HW_INTACK_STATE_IDLE">BNX_HC_VIS_1_HW_INTACK_STATE_IDLE</dfn>	 (0L&lt;&lt;4)</u></td></tr>
<tr><th id="3830">3830</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_HW_INTACK_STATE_COUNT" data-ref="_M/BNX_HC_VIS_1_HW_INTACK_STATE_COUNT">BNX_HC_VIS_1_HW_INTACK_STATE_COUNT</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3831">3831</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_SW_INTACK_STATE" data-ref="_M/BNX_HC_VIS_1_SW_INTACK_STATE">BNX_HC_VIS_1_SW_INTACK_STATE</dfn>		 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3832">3832</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_SW_INTACK_STATE_IDLE" data-ref="_M/BNX_HC_VIS_1_SW_INTACK_STATE_IDLE">BNX_HC_VIS_1_SW_INTACK_STATE_IDLE</dfn>	 (0L&lt;&lt;5)</u></td></tr>
<tr><th id="3833">3833</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_SW_INTACK_STATE_COUNT" data-ref="_M/BNX_HC_VIS_1_SW_INTACK_STATE_COUNT">BNX_HC_VIS_1_SW_INTACK_STATE_COUNT</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3834">3834</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_DURING_SW_INTACK_STATE" data-ref="_M/BNX_HC_VIS_1_DURING_SW_INTACK_STATE">BNX_HC_VIS_1_DURING_SW_INTACK_STATE</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3835">3835</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE" data-ref="_M/BNX_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE">BNX_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE</dfn> (0L&lt;&lt;6)</u></td></tr>
<tr><th id="3836">3836</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT" data-ref="_M/BNX_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT">BNX_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3837">3837</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_MAILBOX_COUNT_STATE" data-ref="_M/BNX_HC_VIS_1_MAILBOX_COUNT_STATE">BNX_HC_VIS_1_MAILBOX_COUNT_STATE</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3838">3838</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE" data-ref="_M/BNX_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE">BNX_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE</dfn>	 (0L&lt;&lt;7)</u></td></tr>
<tr><th id="3839">3839</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT" data-ref="_M/BNX_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT">BNX_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3840">3840</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE">BNX_HC_VIS_1_RAM_RD_ARB_STATE</dfn>		 (0xfL&lt;&lt;17)</u></td></tr>
<tr><th id="3841">3841</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_IDLE" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_IDLE">BNX_HC_VIS_1_RAM_RD_ARB_STATE_IDLE</dfn>	 (0L&lt;&lt;17)</u></td></tr>
<tr><th id="3842">3842</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_DMA" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_DMA">BNX_HC_VIS_1_RAM_RD_ARB_STATE_DMA</dfn>	 (1L&lt;&lt;17)</u></td></tr>
<tr><th id="3843">3843</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE">BNX_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE</dfn>	 (2L&lt;&lt;17)</u></td></tr>
<tr><th id="3844">3844</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN">BNX_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN</dfn>	 (3L&lt;&lt;17)</u></td></tr>
<tr><th id="3845">3845</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_WAIT" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_WAIT">BNX_HC_VIS_1_RAM_RD_ARB_STATE_WAIT</dfn>	 (4L&lt;&lt;17)</u></td></tr>
<tr><th id="3846">3846</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE">BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE</dfn> (5L&lt;&lt;17)</u></td></tr>
<tr><th id="3847">3847</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN">BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN</dfn> (6L&lt;&lt;17)</u></td></tr>
<tr><th id="3848">3848</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT" data-ref="_M/BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT">BNX_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT</dfn>	 (7L&lt;&lt;17)</u></td></tr>
<tr><th id="3849">3849</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_WR_ARB_STATE" data-ref="_M/BNX_HC_VIS_1_RAM_WR_ARB_STATE">BNX_HC_VIS_1_RAM_WR_ARB_STATE</dfn>		 (0x3L&lt;&lt;21)</u></td></tr>
<tr><th id="3850">3850</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL" data-ref="_M/BNX_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL">BNX_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL</dfn>	 (0L&lt;&lt;21)</u></td></tr>
<tr><th id="3851">3851</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR" data-ref="_M/BNX_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR">BNX_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR</dfn>	 (1L&lt;&lt;21)</u></td></tr>
<tr><th id="3852">3852</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_INT_GEN_STATE" data-ref="_M/BNX_HC_VIS_1_INT_GEN_STATE">BNX_HC_VIS_1_INT_GEN_STATE</dfn>		 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="3853">3853</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_INT_GEN_STATE_DLE" data-ref="_M/BNX_HC_VIS_1_INT_GEN_STATE_DLE">BNX_HC_VIS_1_INT_GEN_STATE_DLE</dfn>		 (0L&lt;&lt;23)</u></td></tr>
<tr><th id="3854">3854</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_INT_GEN_STATE_NTERRUPT" data-ref="_M/BNX_HC_VIS_1_INT_GEN_STATE_NTERRUPT">BNX_HC_VIS_1_INT_GEN_STATE_NTERRUPT</dfn>	 (1L&lt;&lt;23)</u></td></tr>
<tr><th id="3855">3855</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_STAT_CHAN_ID" data-ref="_M/BNX_HC_VIS_1_STAT_CHAN_ID">BNX_HC_VIS_1_STAT_CHAN_ID</dfn>		 (0x7L&lt;&lt;24)</u></td></tr>
<tr><th id="3856">3856</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_VIS_1_INT_B" data-ref="_M/BNX_HC_VIS_1_INT_B">BNX_HC_VIS_1_INT_B</dfn>			 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3857">3857</th><td></td></tr>
<tr><th id="3858">3858</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_DEBUG_VECT_PEEK" data-ref="_M/BNX_HC_DEBUG_VECT_PEEK">BNX_HC_DEBUG_VECT_PEEK</dfn>			0x00006910</u></td></tr>
<tr><th id="3859">3859</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_HC_DEBUG_VECT_PEEK_1_VALUE">BNX_HC_DEBUG_VECT_PEEK_1_VALUE</dfn>		 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3860">3860</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_HC_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_HC_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3861">3861</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_HC_DEBUG_VECT_PEEK_1_SEL">BNX_HC_DEBUG_VECT_PEEK_1_SEL</dfn>		 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="3862">3862</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_HC_DEBUG_VECT_PEEK_2_VALUE">BNX_HC_DEBUG_VECT_PEEK_2_VALUE</dfn>		 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3863">3863</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_HC_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_HC_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3864">3864</th><td><u>#define <dfn class="macro" id="_M/BNX_HC_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_HC_DEBUG_VECT_PEEK_2_SEL">BNX_HC_DEBUG_VECT_PEEK_2_SEL</dfn>		 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="3865">3865</th><td></td></tr>
<tr><th id="3866">3866</th><td></td></tr>
<tr><th id="3867">3867</th><td><i>/*</i></td></tr>
<tr><th id="3868">3868</th><td><i> *  txp_reg definition</i></td></tr>
<tr><th id="3869">3869</th><td><i> *  offset: 0x40000</i></td></tr>
<tr><th id="3870">3870</th><td><i> */</i></td></tr>
<tr><th id="3871">3871</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE" data-ref="_M/BNX_TXP_CPU_MODE">BNX_TXP_CPU_MODE</dfn>			0x00045000</u></td></tr>
<tr><th id="3872">3872</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_LOCAL_RST" data-ref="_M/BNX_TXP_CPU_MODE_LOCAL_RST">BNX_TXP_CPU_MODE_LOCAL_RST</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3873">3873</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_STEP_ENA" data-ref="_M/BNX_TXP_CPU_MODE_STEP_ENA">BNX_TXP_CPU_MODE_STEP_ENA</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3874">3874</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_PAGE_0_DATA_ENA" data-ref="_M/BNX_TXP_CPU_MODE_PAGE_0_DATA_ENA">BNX_TXP_CPU_MODE_PAGE_0_DATA_ENA</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3875">3875</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_PAGE_0_INST_ENA" data-ref="_M/BNX_TXP_CPU_MODE_PAGE_0_INST_ENA">BNX_TXP_CPU_MODE_PAGE_0_INST_ENA</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3876">3876</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_MSG_BIT1" data-ref="_M/BNX_TXP_CPU_MODE_MSG_BIT1">BNX_TXP_CPU_MODE_MSG_BIT1</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3877">3877</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_INTERRUPT_ENA" data-ref="_M/BNX_TXP_CPU_MODE_INTERRUPT_ENA">BNX_TXP_CPU_MODE_INTERRUPT_ENA</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3878">3878</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_SOFT_HALT" data-ref="_M/BNX_TXP_CPU_MODE_SOFT_HALT">BNX_TXP_CPU_MODE_SOFT_HALT</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3879">3879</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_BAD_DATA_HALT_ENA" data-ref="_M/BNX_TXP_CPU_MODE_BAD_DATA_HALT_ENA">BNX_TXP_CPU_MODE_BAD_DATA_HALT_ENA</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3880">3880</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_BAD_INST_HALT_ENA" data-ref="_M/BNX_TXP_CPU_MODE_BAD_INST_HALT_ENA">BNX_TXP_CPU_MODE_BAD_INST_HALT_ENA</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3881">3881</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_FIO_ABORT_HALT_ENA" data-ref="_M/BNX_TXP_CPU_MODE_FIO_ABORT_HALT_ENA">BNX_TXP_CPU_MODE_FIO_ABORT_HALT_ENA</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="3882">3882</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA" data-ref="_M/BNX_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA">BNX_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA</dfn> (1L&lt;&lt;15)</u></td></tr>
<tr><th id="3883">3883</th><td></td></tr>
<tr><th id="3884">3884</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE" data-ref="_M/BNX_TXP_CPU_STATE">BNX_TXP_CPU_STATE</dfn>			0x00045004</u></td></tr>
<tr><th id="3885">3885</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_BREAKPOINT" data-ref="_M/BNX_TXP_CPU_STATE_BREAKPOINT">BNX_TXP_CPU_STATE_BREAKPOINT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3886">3886</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_BAD_INST_HALTED" data-ref="_M/BNX_TXP_CPU_STATE_BAD_INST_HALTED">BNX_TXP_CPU_STATE_BAD_INST_HALTED</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3887">3887</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_PAGE_0_DATA_HALTED" data-ref="_M/BNX_TXP_CPU_STATE_PAGE_0_DATA_HALTED">BNX_TXP_CPU_STATE_PAGE_0_DATA_HALTED</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3888">3888</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_PAGE_0_INST_HALTED" data-ref="_M/BNX_TXP_CPU_STATE_PAGE_0_INST_HALTED">BNX_TXP_CPU_STATE_PAGE_0_INST_HALTED</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3889">3889</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED" data-ref="_M/BNX_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED">BNX_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3890">3890</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_BAD_pc_HALTED" data-ref="_M/BNX_TXP_CPU_STATE_BAD_pc_HALTED">BNX_TXP_CPU_STATE_BAD_pc_HALTED</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3891">3891</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_ALIGN_HALTED" data-ref="_M/BNX_TXP_CPU_STATE_ALIGN_HALTED">BNX_TXP_CPU_STATE_ALIGN_HALTED</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3892">3892</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_FIO_ABORT_HALTED" data-ref="_M/BNX_TXP_CPU_STATE_FIO_ABORT_HALTED">BNX_TXP_CPU_STATE_FIO_ABORT_HALTED</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3893">3893</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_SOFT_HALTED" data-ref="_M/BNX_TXP_CPU_STATE_SOFT_HALTED">BNX_TXP_CPU_STATE_SOFT_HALTED</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3894">3894</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_SPAD_UNDERFLOW" data-ref="_M/BNX_TXP_CPU_STATE_SPAD_UNDERFLOW">BNX_TXP_CPU_STATE_SPAD_UNDERFLOW</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3895">3895</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_INTERRRUPT" data-ref="_M/BNX_TXP_CPU_STATE_INTERRRUPT">BNX_TXP_CPU_STATE_INTERRRUPT</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3896">3896</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_DATA_ACCESS_STALL" data-ref="_M/BNX_TXP_CPU_STATE_DATA_ACCESS_STALL">BNX_TXP_CPU_STATE_DATA_ACCESS_STALL</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="3897">3897</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_INST_FETCH_STALL" data-ref="_M/BNX_TXP_CPU_STATE_INST_FETCH_STALL">BNX_TXP_CPU_STATE_INST_FETCH_STALL</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="3898">3898</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_STATE_BLOCKED_READ" data-ref="_M/BNX_TXP_CPU_STATE_BLOCKED_READ">BNX_TXP_CPU_STATE_BLOCKED_READ</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3899">3899</th><td></td></tr>
<tr><th id="3900">3900</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK">BNX_TXP_CPU_EVENT_MASK</dfn>				0x00045008</u></td></tr>
<tr><th id="3901">3901</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK">BNX_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3902">3902</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK">BNX_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3903">3903</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK">BNX_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3904">3904</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK">BNX_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3905">3905</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK">BNX_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK</dfn> (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3906">3906</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK">BNX_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3907">3907</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK">BNX_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3908">3908</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK">BNX_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3909">3909</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK">BNX_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3910">3910</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK">BNX_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3911">3911</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_EVENT_MASK_INTERRUPT_MASK" data-ref="_M/BNX_TXP_CPU_EVENT_MASK_INTERRUPT_MASK">BNX_TXP_CPU_EVENT_MASK_INTERRUPT_MASK</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3912">3912</th><td></td></tr>
<tr><th id="3913">3913</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_PROGRAM_COUNTER" data-ref="_M/BNX_TXP_CPU_PROGRAM_COUNTER">BNX_TXP_CPU_PROGRAM_COUNTER</dfn>		0x0004501c</u></td></tr>
<tr><th id="3914">3914</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_INSTRUCTION" data-ref="_M/BNX_TXP_CPU_INSTRUCTION">BNX_TXP_CPU_INSTRUCTION</dfn>			0x00045020</u></td></tr>
<tr><th id="3915">3915</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_DATA_ACCESS" data-ref="_M/BNX_TXP_CPU_DATA_ACCESS">BNX_TXP_CPU_DATA_ACCESS</dfn>			0x00045024</u></td></tr>
<tr><th id="3916">3916</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_INTERRUPT_ENABLE" data-ref="_M/BNX_TXP_CPU_INTERRUPT_ENABLE">BNX_TXP_CPU_INTERRUPT_ENABLE</dfn>		0x00045028</u></td></tr>
<tr><th id="3917">3917</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_INTERRUPT_VECTOR" data-ref="_M/BNX_TXP_CPU_INTERRUPT_VECTOR">BNX_TXP_CPU_INTERRUPT_VECTOR</dfn>		0x0004502c</u></td></tr>
<tr><th id="3918">3918</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_INTERRUPT_SAVED_PC" data-ref="_M/BNX_TXP_CPU_INTERRUPT_SAVED_PC">BNX_TXP_CPU_INTERRUPT_SAVED_PC</dfn>		0x00045030</u></td></tr>
<tr><th id="3919">3919</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_HW_BREAKPOINT" data-ref="_M/BNX_TXP_CPU_HW_BREAKPOINT">BNX_TXP_CPU_HW_BREAKPOINT</dfn>		0x00045034</u></td></tr>
<tr><th id="3920">3920</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_HW_BREAKPOINT_DISABLE" data-ref="_M/BNX_TXP_CPU_HW_BREAKPOINT_DISABLE">BNX_TXP_CPU_HW_BREAKPOINT_DISABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3921">3921</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_HW_BREAKPOINT_ADDRESS" data-ref="_M/BNX_TXP_CPU_HW_BREAKPOINT_ADDRESS">BNX_TXP_CPU_HW_BREAKPOINT_ADDRESS</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="3922">3922</th><td></td></tr>
<tr><th id="3923">3923</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK" data-ref="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK">BNX_TXP_CPU_DEBUG_VECT_PEEK</dfn>		0x00045038</u></td></tr>
<tr><th id="3924">3924</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_1_VALUE">BNX_TXP_CPU_DEBUG_VECT_PEEK_1_VALUE</dfn>	 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3925">3925</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_TXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3926">3926</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_1_SEL">BNX_TXP_CPU_DEBUG_VECT_PEEK_1_SEL</dfn>	 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="3927">3927</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_2_VALUE">BNX_TXP_CPU_DEBUG_VECT_PEEK_2_VALUE</dfn>	 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="3928">3928</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_TXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3929">3929</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_TXP_CPU_DEBUG_VECT_PEEK_2_SEL">BNX_TXP_CPU_DEBUG_VECT_PEEK_2_SEL</dfn>	 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="3930">3930</th><td></td></tr>
<tr><th id="3931">3931</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR" data-ref="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR">BNX_TXP_CPU_LAST_BRANCH_ADDR</dfn>		0x00045048</u></td></tr>
<tr><th id="3932">3932</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE" data-ref="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE">BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3933">3933</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP" data-ref="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP">BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP</dfn>	 (0L&lt;&lt;1)</u></td></tr>
<tr><th id="3934">3934</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH" data-ref="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH">BNX_TXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH</dfn> (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3935">3935</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR_LBA" data-ref="_M/BNX_TXP_CPU_LAST_BRANCH_ADDR_LBA">BNX_TXP_CPU_LAST_BRANCH_ADDR_LBA</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="3936">3936</th><td></td></tr>
<tr><th id="3937">3937</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_CPU_REG_FILE" data-ref="_M/BNX_TXP_CPU_REG_FILE">BNX_TXP_CPU_REG_FILE</dfn>			0x00045200</u></td></tr>
<tr><th id="3938">3938</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_DATA" data-ref="_M/BNX_TXP_FTQ_DATA">BNX_TXP_FTQ_DATA</dfn>			0x000453c0</u></td></tr>
<tr><th id="3939">3939</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD" data-ref="_M/BNX_TXP_FTQ_CMD">BNX_TXP_FTQ_CMD</dfn>				0x000453f8</u></td></tr>
<tr><th id="3940">3940</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_OFFSET" data-ref="_M/BNX_TXP_FTQ_CMD_OFFSET">BNX_TXP_FTQ_CMD_OFFSET</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="3941">3941</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_WR_TOP" data-ref="_M/BNX_TXP_FTQ_CMD_WR_TOP">BNX_TXP_FTQ_CMD_WR_TOP</dfn>			 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3942">3942</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_TXP_FTQ_CMD_WR_TOP_0">BNX_TXP_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="3943">3943</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_TXP_FTQ_CMD_WR_TOP_1">BNX_TXP_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3944">3944</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_TXP_FTQ_CMD_SFT_RESET">BNX_TXP_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="3945">3945</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_RD_DATA" data-ref="_M/BNX_TXP_FTQ_CMD_RD_DATA">BNX_TXP_FTQ_CMD_RD_DATA</dfn>			 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="3946">3946</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_TXP_FTQ_CMD_ADD_INTERVEN">BNX_TXP_FTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="3947">3947</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_TXP_FTQ_CMD_ADD_DATA">BNX_TXP_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="3948">3948</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_TXP_FTQ_CMD_INTERVENE_CLR">BNX_TXP_FTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="3949">3949</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_POP" data-ref="_M/BNX_TXP_FTQ_CMD_POP">BNX_TXP_FTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="3950">3950</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CMD_BUSY" data-ref="_M/BNX_TXP_FTQ_CMD_BUSY">BNX_TXP_FTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3951">3951</th><td></td></tr>
<tr><th id="3952">3952</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CTL" data-ref="_M/BNX_TXP_FTQ_CTL">BNX_TXP_FTQ_CTL</dfn>				0x000453fc</u></td></tr>
<tr><th id="3953">3953</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CTL_INTERVENE" data-ref="_M/BNX_TXP_FTQ_CTL_INTERVENE">BNX_TXP_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3954">3954</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_TXP_FTQ_CTL_OVERFLOW">BNX_TXP_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3955">3955</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_TXP_FTQ_CTL_FORCE_INTERVENE">BNX_TXP_FTQ_CTL_FORCE_INTERVENE</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3956">3956</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_TXP_FTQ_CTL_MAX_DEPTH">BNX_TXP_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="3957">3957</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_TXP_FTQ_CTL_CUR_DEPTH">BNX_TXP_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="3958">3958</th><td></td></tr>
<tr><th id="3959">3959</th><td><u>#define <dfn class="macro" id="_M/BNX_TXP_SCRATCH" data-ref="_M/BNX_TXP_SCRATCH">BNX_TXP_SCRATCH</dfn>				0x00060000</u></td></tr>
<tr><th id="3960">3960</th><td></td></tr>
<tr><th id="3961">3961</th><td></td></tr>
<tr><th id="3962">3962</th><td><i>/*</i></td></tr>
<tr><th id="3963">3963</th><td><i> *  tpat_reg definition</i></td></tr>
<tr><th id="3964">3964</th><td><i> *  offset: 0x80000</i></td></tr>
<tr><th id="3965">3965</th><td><i> */</i></td></tr>
<tr><th id="3966">3966</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE" data-ref="_M/BNX_TPAT_CPU_MODE">BNX_TPAT_CPU_MODE</dfn>			0x00085000</u></td></tr>
<tr><th id="3967">3967</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_LOCAL_RST" data-ref="_M/BNX_TPAT_CPU_MODE_LOCAL_RST">BNX_TPAT_CPU_MODE_LOCAL_RST</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3968">3968</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_STEP_ENA" data-ref="_M/BNX_TPAT_CPU_MODE_STEP_ENA">BNX_TPAT_CPU_MODE_STEP_ENA</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="3969">3969</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_PAGE_0_DATA_ENA" data-ref="_M/BNX_TPAT_CPU_MODE_PAGE_0_DATA_ENA">BNX_TPAT_CPU_MODE_PAGE_0_DATA_ENA</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3970">3970</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_PAGE_0_INST_ENA" data-ref="_M/BNX_TPAT_CPU_MODE_PAGE_0_INST_ENA">BNX_TPAT_CPU_MODE_PAGE_0_INST_ENA</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3971">3971</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_MSG_BIT1" data-ref="_M/BNX_TPAT_CPU_MODE_MSG_BIT1">BNX_TPAT_CPU_MODE_MSG_BIT1</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3972">3972</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_INTERRUPT_ENA" data-ref="_M/BNX_TPAT_CPU_MODE_INTERRUPT_ENA">BNX_TPAT_CPU_MODE_INTERRUPT_ENA</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3973">3973</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_SOFT_HALT" data-ref="_M/BNX_TPAT_CPU_MODE_SOFT_HALT">BNX_TPAT_CPU_MODE_SOFT_HALT</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3974">3974</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_BAD_DATA_HALT_ENA" data-ref="_M/BNX_TPAT_CPU_MODE_BAD_DATA_HALT_ENA">BNX_TPAT_CPU_MODE_BAD_DATA_HALT_ENA</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3975">3975</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_BAD_INST_HALT_ENA" data-ref="_M/BNX_TPAT_CPU_MODE_BAD_INST_HALT_ENA">BNX_TPAT_CPU_MODE_BAD_INST_HALT_ENA</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3976">3976</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA" data-ref="_M/BNX_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA">BNX_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="3977">3977</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA" data-ref="_M/BNX_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA">BNX_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="3978">3978</th><td></td></tr>
<tr><th id="3979">3979</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE" data-ref="_M/BNX_TPAT_CPU_STATE">BNX_TPAT_CPU_STATE</dfn>			0x00085004</u></td></tr>
<tr><th id="3980">3980</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_BREAKPOINT" data-ref="_M/BNX_TPAT_CPU_STATE_BREAKPOINT">BNX_TPAT_CPU_STATE_BREAKPOINT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3981">3981</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_BAD_INST_HALTED" data-ref="_M/BNX_TPAT_CPU_STATE_BAD_INST_HALTED">BNX_TPAT_CPU_STATE_BAD_INST_HALTED</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3982">3982</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_PAGE_0_DATA_HALTED" data-ref="_M/BNX_TPAT_CPU_STATE_PAGE_0_DATA_HALTED">BNX_TPAT_CPU_STATE_PAGE_0_DATA_HALTED</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3983">3983</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_PAGE_0_INST_HALTED" data-ref="_M/BNX_TPAT_CPU_STATE_PAGE_0_INST_HALTED">BNX_TPAT_CPU_STATE_PAGE_0_INST_HALTED</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="3984">3984</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED" data-ref="_M/BNX_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED">BNX_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="3985">3985</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_BAD_pc_HALTED" data-ref="_M/BNX_TPAT_CPU_STATE_BAD_pc_HALTED">BNX_TPAT_CPU_STATE_BAD_pc_HALTED</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="3986">3986</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_ALIGN_HALTED" data-ref="_M/BNX_TPAT_CPU_STATE_ALIGN_HALTED">BNX_TPAT_CPU_STATE_ALIGN_HALTED</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="3987">3987</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_FIO_ABORT_HALTED" data-ref="_M/BNX_TPAT_CPU_STATE_FIO_ABORT_HALTED">BNX_TPAT_CPU_STATE_FIO_ABORT_HALTED</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="3988">3988</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_SOFT_HALTED" data-ref="_M/BNX_TPAT_CPU_STATE_SOFT_HALTED">BNX_TPAT_CPU_STATE_SOFT_HALTED</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="3989">3989</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_SPAD_UNDERFLOW" data-ref="_M/BNX_TPAT_CPU_STATE_SPAD_UNDERFLOW">BNX_TPAT_CPU_STATE_SPAD_UNDERFLOW</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="3990">3990</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_INTERRRUPT" data-ref="_M/BNX_TPAT_CPU_STATE_INTERRRUPT">BNX_TPAT_CPU_STATE_INTERRRUPT</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="3991">3991</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_DATA_ACCESS_STALL" data-ref="_M/BNX_TPAT_CPU_STATE_DATA_ACCESS_STALL">BNX_TPAT_CPU_STATE_DATA_ACCESS_STALL</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="3992">3992</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_INST_FETCH_STALL" data-ref="_M/BNX_TPAT_CPU_STATE_INST_FETCH_STALL">BNX_TPAT_CPU_STATE_INST_FETCH_STALL</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="3993">3993</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_STATE_BLOCKED_READ" data-ref="_M/BNX_TPAT_CPU_STATE_BLOCKED_READ">BNX_TPAT_CPU_STATE_BLOCKED_READ</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="3994">3994</th><td></td></tr>
<tr><th id="3995">3995</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK">BNX_TPAT_CPU_EVENT_MASK</dfn>				0x00085008</u></td></tr>
<tr><th id="3996">3996</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK">BNX_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="3997">3997</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK">BNX_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="3998">3998</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK">BNX_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="3999">3999</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK">BNX_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4000">4000</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK">BNX_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4001">4001</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK">BNX_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4002">4002</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK">BNX_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4003">4003</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK">BNX_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4004">4004</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK">BNX_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK</dfn>	 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4005">4005</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK">BNX_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4006">4006</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK" data-ref="_M/BNX_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK">BNX_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4007">4007</th><td></td></tr>
<tr><th id="4008">4008</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_PROGRAM_COUNTER" data-ref="_M/BNX_TPAT_CPU_PROGRAM_COUNTER">BNX_TPAT_CPU_PROGRAM_COUNTER</dfn>		0x0008501c</u></td></tr>
<tr><th id="4009">4009</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_INSTRUCTION" data-ref="_M/BNX_TPAT_CPU_INSTRUCTION">BNX_TPAT_CPU_INSTRUCTION</dfn>		0x00085020</u></td></tr>
<tr><th id="4010">4010</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_DATA_ACCESS" data-ref="_M/BNX_TPAT_CPU_DATA_ACCESS">BNX_TPAT_CPU_DATA_ACCESS</dfn>		0x00085024</u></td></tr>
<tr><th id="4011">4011</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_INTERRUPT_ENABLE" data-ref="_M/BNX_TPAT_CPU_INTERRUPT_ENABLE">BNX_TPAT_CPU_INTERRUPT_ENABLE</dfn>		0x00085028</u></td></tr>
<tr><th id="4012">4012</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_INTERRUPT_VECTOR" data-ref="_M/BNX_TPAT_CPU_INTERRUPT_VECTOR">BNX_TPAT_CPU_INTERRUPT_VECTOR</dfn>		0x0008502c</u></td></tr>
<tr><th id="4013">4013</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_INTERRUPT_SAVED_PC" data-ref="_M/BNX_TPAT_CPU_INTERRUPT_SAVED_PC">BNX_TPAT_CPU_INTERRUPT_SAVED_PC</dfn>		0x00085030</u></td></tr>
<tr><th id="4014">4014</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_HW_BREAKPOINT" data-ref="_M/BNX_TPAT_CPU_HW_BREAKPOINT">BNX_TPAT_CPU_HW_BREAKPOINT</dfn>		0x00085034</u></td></tr>
<tr><th id="4015">4015</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_HW_BREAKPOINT_DISABLE" data-ref="_M/BNX_TPAT_CPU_HW_BREAKPOINT_DISABLE">BNX_TPAT_CPU_HW_BREAKPOINT_DISABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4016">4016</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_HW_BREAKPOINT_ADDRESS" data-ref="_M/BNX_TPAT_CPU_HW_BREAKPOINT_ADDRESS">BNX_TPAT_CPU_HW_BREAKPOINT_ADDRESS</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4017">4017</th><td></td></tr>
<tr><th id="4018">4018</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK" data-ref="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK">BNX_TPAT_CPU_DEBUG_VECT_PEEK</dfn>		0x00085038</u></td></tr>
<tr><th id="4019">4019</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_VALUE">BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_VALUE</dfn>	 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4020">4020</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4021">4021</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_SEL">BNX_TPAT_CPU_DEBUG_VECT_PEEK_1_SEL</dfn>	 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="4022">4022</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_VALUE">BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_VALUE</dfn>	 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="4023">4023</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4024">4024</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_SEL">BNX_TPAT_CPU_DEBUG_VECT_PEEK_2_SEL</dfn>	 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="4025">4025</th><td></td></tr>
<tr><th id="4026">4026</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR" data-ref="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR">BNX_TPAT_CPU_LAST_BRANCH_ADDR</dfn>		0x00085048</u></td></tr>
<tr><th id="4027">4027</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE" data-ref="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE">BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4028">4028</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_JUMP" data-ref="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_JUMP">BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_JUMP</dfn>	 (0L&lt;&lt;1)</u></td></tr>
<tr><th id="4029">4029</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH" data-ref="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH">BNX_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4030">4030</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR_LBA" data-ref="_M/BNX_TPAT_CPU_LAST_BRANCH_ADDR_LBA">BNX_TPAT_CPU_LAST_BRANCH_ADDR_LBA</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4031">4031</th><td></td></tr>
<tr><th id="4032">4032</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_CPU_REG_FILE" data-ref="_M/BNX_TPAT_CPU_REG_FILE">BNX_TPAT_CPU_REG_FILE</dfn>			0x00085200</u></td></tr>
<tr><th id="4033">4033</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_DATA" data-ref="_M/BNX_TPAT_FTQ_DATA">BNX_TPAT_FTQ_DATA</dfn>			0x000853c0</u></td></tr>
<tr><th id="4034">4034</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD" data-ref="_M/BNX_TPAT_FTQ_CMD">BNX_TPAT_FTQ_CMD</dfn>			0x000853f8</u></td></tr>
<tr><th id="4035">4035</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_OFFSET" data-ref="_M/BNX_TPAT_FTQ_CMD_OFFSET">BNX_TPAT_FTQ_CMD_OFFSET</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4036">4036</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_WR_TOP" data-ref="_M/BNX_TPAT_FTQ_CMD_WR_TOP">BNX_TPAT_FTQ_CMD_WR_TOP</dfn>			 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4037">4037</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_TPAT_FTQ_CMD_WR_TOP_0">BNX_TPAT_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="4038">4038</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_TPAT_FTQ_CMD_WR_TOP_1">BNX_TPAT_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4039">4039</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_TPAT_FTQ_CMD_SFT_RESET">BNX_TPAT_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="4040">4040</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_RD_DATA" data-ref="_M/BNX_TPAT_FTQ_CMD_RD_DATA">BNX_TPAT_FTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="4041">4041</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_TPAT_FTQ_CMD_ADD_INTERVEN">BNX_TPAT_FTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4042">4042</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_TPAT_FTQ_CMD_ADD_DATA">BNX_TPAT_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="4043">4043</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_TPAT_FTQ_CMD_INTERVENE_CLR">BNX_TPAT_FTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="4044">4044</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_POP" data-ref="_M/BNX_TPAT_FTQ_CMD_POP">BNX_TPAT_FTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="4045">4045</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CMD_BUSY" data-ref="_M/BNX_TPAT_FTQ_CMD_BUSY">BNX_TPAT_FTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4046">4046</th><td></td></tr>
<tr><th id="4047">4047</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CTL" data-ref="_M/BNX_TPAT_FTQ_CTL">BNX_TPAT_FTQ_CTL</dfn>			0x000853fc</u></td></tr>
<tr><th id="4048">4048</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CTL_INTERVENE" data-ref="_M/BNX_TPAT_FTQ_CTL_INTERVENE">BNX_TPAT_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4049">4049</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_TPAT_FTQ_CTL_OVERFLOW">BNX_TPAT_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4050">4050</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_TPAT_FTQ_CTL_FORCE_INTERVENE">BNX_TPAT_FTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4051">4051</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_TPAT_FTQ_CTL_MAX_DEPTH">BNX_TPAT_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="4052">4052</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_TPAT_FTQ_CTL_CUR_DEPTH">BNX_TPAT_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="4053">4053</th><td></td></tr>
<tr><th id="4054">4054</th><td><u>#define <dfn class="macro" id="_M/BNX_TPAT_SCRATCH" data-ref="_M/BNX_TPAT_SCRATCH">BNX_TPAT_SCRATCH</dfn>			0x000a0000</u></td></tr>
<tr><th id="4055">4055</th><td></td></tr>
<tr><th id="4056">4056</th><td></td></tr>
<tr><th id="4057">4057</th><td><i>/*</i></td></tr>
<tr><th id="4058">4058</th><td><i> *  rxp_reg definition</i></td></tr>
<tr><th id="4059">4059</th><td><i> *  offset: 0xc0000</i></td></tr>
<tr><th id="4060">4060</th><td><i> */</i></td></tr>
<tr><th id="4061">4061</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE" data-ref="_M/BNX_RXP_CPU_MODE">BNX_RXP_CPU_MODE</dfn>			0x000c5000</u></td></tr>
<tr><th id="4062">4062</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_LOCAL_RST" data-ref="_M/BNX_RXP_CPU_MODE_LOCAL_RST">BNX_RXP_CPU_MODE_LOCAL_RST</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4063">4063</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_STEP_ENA" data-ref="_M/BNX_RXP_CPU_MODE_STEP_ENA">BNX_RXP_CPU_MODE_STEP_ENA</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4064">4064</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_PAGE_0_DATA_ENA" data-ref="_M/BNX_RXP_CPU_MODE_PAGE_0_DATA_ENA">BNX_RXP_CPU_MODE_PAGE_0_DATA_ENA</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4065">4065</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_PAGE_0_INST_ENA" data-ref="_M/BNX_RXP_CPU_MODE_PAGE_0_INST_ENA">BNX_RXP_CPU_MODE_PAGE_0_INST_ENA</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4066">4066</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_MSG_BIT1" data-ref="_M/BNX_RXP_CPU_MODE_MSG_BIT1">BNX_RXP_CPU_MODE_MSG_BIT1</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4067">4067</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_INTERRUPT_ENA" data-ref="_M/BNX_RXP_CPU_MODE_INTERRUPT_ENA">BNX_RXP_CPU_MODE_INTERRUPT_ENA</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4068">4068</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_SOFT_HALT" data-ref="_M/BNX_RXP_CPU_MODE_SOFT_HALT">BNX_RXP_CPU_MODE_SOFT_HALT</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4069">4069</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_BAD_DATA_HALT_ENA" data-ref="_M/BNX_RXP_CPU_MODE_BAD_DATA_HALT_ENA">BNX_RXP_CPU_MODE_BAD_DATA_HALT_ENA</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4070">4070</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_BAD_INST_HALT_ENA" data-ref="_M/BNX_RXP_CPU_MODE_BAD_INST_HALT_ENA">BNX_RXP_CPU_MODE_BAD_INST_HALT_ENA</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4071">4071</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_FIO_ABORT_HALT_ENA" data-ref="_M/BNX_RXP_CPU_MODE_FIO_ABORT_HALT_ENA">BNX_RXP_CPU_MODE_FIO_ABORT_HALT_ENA</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="4072">4072</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA" data-ref="_M/BNX_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA">BNX_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA</dfn> (1L&lt;&lt;15)</u></td></tr>
<tr><th id="4073">4073</th><td></td></tr>
<tr><th id="4074">4074</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE" data-ref="_M/BNX_RXP_CPU_STATE">BNX_RXP_CPU_STATE</dfn>			0x000c5004</u></td></tr>
<tr><th id="4075">4075</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_BREAKPOINT" data-ref="_M/BNX_RXP_CPU_STATE_BREAKPOINT">BNX_RXP_CPU_STATE_BREAKPOINT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4076">4076</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_BAD_INST_HALTED" data-ref="_M/BNX_RXP_CPU_STATE_BAD_INST_HALTED">BNX_RXP_CPU_STATE_BAD_INST_HALTED</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4077">4077</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_PAGE_0_DATA_HALTED" data-ref="_M/BNX_RXP_CPU_STATE_PAGE_0_DATA_HALTED">BNX_RXP_CPU_STATE_PAGE_0_DATA_HALTED</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4078">4078</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_PAGE_0_INST_HALTED" data-ref="_M/BNX_RXP_CPU_STATE_PAGE_0_INST_HALTED">BNX_RXP_CPU_STATE_PAGE_0_INST_HALTED</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4079">4079</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED" data-ref="_M/BNX_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED">BNX_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4080">4080</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_BAD_pc_HALTED" data-ref="_M/BNX_RXP_CPU_STATE_BAD_pc_HALTED">BNX_RXP_CPU_STATE_BAD_pc_HALTED</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4081">4081</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_ALIGN_HALTED" data-ref="_M/BNX_RXP_CPU_STATE_ALIGN_HALTED">BNX_RXP_CPU_STATE_ALIGN_HALTED</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4082">4082</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_FIO_ABORT_HALTED" data-ref="_M/BNX_RXP_CPU_STATE_FIO_ABORT_HALTED">BNX_RXP_CPU_STATE_FIO_ABORT_HALTED</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4083">4083</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_SOFT_HALTED" data-ref="_M/BNX_RXP_CPU_STATE_SOFT_HALTED">BNX_RXP_CPU_STATE_SOFT_HALTED</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4084">4084</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_SPAD_UNDERFLOW" data-ref="_M/BNX_RXP_CPU_STATE_SPAD_UNDERFLOW">BNX_RXP_CPU_STATE_SPAD_UNDERFLOW</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4085">4085</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_INTERRRUPT" data-ref="_M/BNX_RXP_CPU_STATE_INTERRRUPT">BNX_RXP_CPU_STATE_INTERRRUPT</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4086">4086</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_DATA_ACCESS_STALL" data-ref="_M/BNX_RXP_CPU_STATE_DATA_ACCESS_STALL">BNX_RXP_CPU_STATE_DATA_ACCESS_STALL</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="4087">4087</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_INST_FETCH_STALL" data-ref="_M/BNX_RXP_CPU_STATE_INST_FETCH_STALL">BNX_RXP_CPU_STATE_INST_FETCH_STALL</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="4088">4088</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_STATE_BLOCKED_READ" data-ref="_M/BNX_RXP_CPU_STATE_BLOCKED_READ">BNX_RXP_CPU_STATE_BLOCKED_READ</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4089">4089</th><td></td></tr>
<tr><th id="4090">4090</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK">BNX_RXP_CPU_EVENT_MASK</dfn>				0x000c5008</u></td></tr>
<tr><th id="4091">4091</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK">BNX_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4092">4092</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK">BNX_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4093">4093</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK">BNX_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4094">4094</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK">BNX_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4095">4095</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK">BNX_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK</dfn> (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4096">4096</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK">BNX_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4097">4097</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK">BNX_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4098">4098</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK">BNX_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4099">4099</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK">BNX_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4100">4100</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK">BNX_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4101">4101</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_EVENT_MASK_INTERRUPT_MASK" data-ref="_M/BNX_RXP_CPU_EVENT_MASK_INTERRUPT_MASK">BNX_RXP_CPU_EVENT_MASK_INTERRUPT_MASK</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4102">4102</th><td></td></tr>
<tr><th id="4103">4103</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_PROGRAM_COUNTER" data-ref="_M/BNX_RXP_CPU_PROGRAM_COUNTER">BNX_RXP_CPU_PROGRAM_COUNTER</dfn>		0x000c501c</u></td></tr>
<tr><th id="4104">4104</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_INSTRUCTION" data-ref="_M/BNX_RXP_CPU_INSTRUCTION">BNX_RXP_CPU_INSTRUCTION</dfn>			0x000c5020</u></td></tr>
<tr><th id="4105">4105</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_DATA_ACCESS" data-ref="_M/BNX_RXP_CPU_DATA_ACCESS">BNX_RXP_CPU_DATA_ACCESS</dfn>			0x000c5024</u></td></tr>
<tr><th id="4106">4106</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_INTERRUPT_ENABLE" data-ref="_M/BNX_RXP_CPU_INTERRUPT_ENABLE">BNX_RXP_CPU_INTERRUPT_ENABLE</dfn>		0x000c5028</u></td></tr>
<tr><th id="4107">4107</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_INTERRUPT_VECTOR" data-ref="_M/BNX_RXP_CPU_INTERRUPT_VECTOR">BNX_RXP_CPU_INTERRUPT_VECTOR</dfn>		0x000c502c</u></td></tr>
<tr><th id="4108">4108</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_INTERRUPT_SAVED_PC" data-ref="_M/BNX_RXP_CPU_INTERRUPT_SAVED_PC">BNX_RXP_CPU_INTERRUPT_SAVED_PC</dfn>		0x000c5030</u></td></tr>
<tr><th id="4109">4109</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_HW_BREAKPOINT" data-ref="_M/BNX_RXP_CPU_HW_BREAKPOINT">BNX_RXP_CPU_HW_BREAKPOINT</dfn>		0x000c5034</u></td></tr>
<tr><th id="4110">4110</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_HW_BREAKPOINT_DISABLE" data-ref="_M/BNX_RXP_CPU_HW_BREAKPOINT_DISABLE">BNX_RXP_CPU_HW_BREAKPOINT_DISABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4111">4111</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_HW_BREAKPOINT_ADDRESS" data-ref="_M/BNX_RXP_CPU_HW_BREAKPOINT_ADDRESS">BNX_RXP_CPU_HW_BREAKPOINT_ADDRESS</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4112">4112</th><td></td></tr>
<tr><th id="4113">4113</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK" data-ref="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK">BNX_RXP_CPU_DEBUG_VECT_PEEK</dfn>		0x000c5038</u></td></tr>
<tr><th id="4114">4114</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_1_VALUE">BNX_RXP_CPU_DEBUG_VECT_PEEK_1_VALUE</dfn>	 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4115">4115</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_RXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4116">4116</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_1_SEL">BNX_RXP_CPU_DEBUG_VECT_PEEK_1_SEL</dfn>	 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="4117">4117</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_2_VALUE">BNX_RXP_CPU_DEBUG_VECT_PEEK_2_VALUE</dfn>	 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="4118">4118</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_RXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4119">4119</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_RXP_CPU_DEBUG_VECT_PEEK_2_SEL">BNX_RXP_CPU_DEBUG_VECT_PEEK_2_SEL</dfn>	 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="4120">4120</th><td></td></tr>
<tr><th id="4121">4121</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR" data-ref="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR">BNX_RXP_CPU_LAST_BRANCH_ADDR</dfn>		0x000c5048</u></td></tr>
<tr><th id="4122">4122</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE" data-ref="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE">BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4123">4123</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP" data-ref="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP">BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP</dfn>	 (0L&lt;&lt;1)</u></td></tr>
<tr><th id="4124">4124</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH" data-ref="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH">BNX_RXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH</dfn> (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4125">4125</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR_LBA" data-ref="_M/BNX_RXP_CPU_LAST_BRANCH_ADDR_LBA">BNX_RXP_CPU_LAST_BRANCH_ADDR_LBA</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4126">4126</th><td></td></tr>
<tr><th id="4127">4127</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CPU_REG_FILE" data-ref="_M/BNX_RXP_CPU_REG_FILE">BNX_RXP_CPU_REG_FILE</dfn>			0x000c5200</u></td></tr>
<tr><th id="4128">4128</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_DATA" data-ref="_M/BNX_RXP_CFTQ_DATA">BNX_RXP_CFTQ_DATA</dfn>			0x000c5380</u></td></tr>
<tr><th id="4129">4129</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD" data-ref="_M/BNX_RXP_CFTQ_CMD">BNX_RXP_CFTQ_CMD</dfn>			0x000c53b8</u></td></tr>
<tr><th id="4130">4130</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_OFFSET" data-ref="_M/BNX_RXP_CFTQ_CMD_OFFSET">BNX_RXP_CFTQ_CMD_OFFSET</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4131">4131</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_WR_TOP" data-ref="_M/BNX_RXP_CFTQ_CMD_WR_TOP">BNX_RXP_CFTQ_CMD_WR_TOP</dfn>			 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4132">4132</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_WR_TOP_0" data-ref="_M/BNX_RXP_CFTQ_CMD_WR_TOP_0">BNX_RXP_CFTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="4133">4133</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_WR_TOP_1" data-ref="_M/BNX_RXP_CFTQ_CMD_WR_TOP_1">BNX_RXP_CFTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4134">4134</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_SFT_RESET" data-ref="_M/BNX_RXP_CFTQ_CMD_SFT_RESET">BNX_RXP_CFTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="4135">4135</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_RD_DATA" data-ref="_M/BNX_RXP_CFTQ_CMD_RD_DATA">BNX_RXP_CFTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="4136">4136</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_RXP_CFTQ_CMD_ADD_INTERVEN">BNX_RXP_CFTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4137">4137</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_ADD_DATA" data-ref="_M/BNX_RXP_CFTQ_CMD_ADD_DATA">BNX_RXP_CFTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="4138">4138</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_RXP_CFTQ_CMD_INTERVENE_CLR">BNX_RXP_CFTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="4139">4139</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_POP" data-ref="_M/BNX_RXP_CFTQ_CMD_POP">BNX_RXP_CFTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="4140">4140</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CMD_BUSY" data-ref="_M/BNX_RXP_CFTQ_CMD_BUSY">BNX_RXP_CFTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4141">4141</th><td></td></tr>
<tr><th id="4142">4142</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CTL" data-ref="_M/BNX_RXP_CFTQ_CTL">BNX_RXP_CFTQ_CTL</dfn>			0x000c53bc</u></td></tr>
<tr><th id="4143">4143</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CTL_INTERVENE" data-ref="_M/BNX_RXP_CFTQ_CTL_INTERVENE">BNX_RXP_CFTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4144">4144</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CTL_OVERFLOW" data-ref="_M/BNX_RXP_CFTQ_CTL_OVERFLOW">BNX_RXP_CFTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4145">4145</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_RXP_CFTQ_CTL_FORCE_INTERVENE">BNX_RXP_CFTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4146">4146</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_RXP_CFTQ_CTL_MAX_DEPTH">BNX_RXP_CFTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="4147">4147</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_CFTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_RXP_CFTQ_CTL_CUR_DEPTH">BNX_RXP_CFTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="4148">4148</th><td></td></tr>
<tr><th id="4149">4149</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_DATA" data-ref="_M/BNX_RXP_FTQ_DATA">BNX_RXP_FTQ_DATA</dfn>			0x000c53c0</u></td></tr>
<tr><th id="4150">4150</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD" data-ref="_M/BNX_RXP_FTQ_CMD">BNX_RXP_FTQ_CMD</dfn>				0x000c53f8</u></td></tr>
<tr><th id="4151">4151</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_OFFSET" data-ref="_M/BNX_RXP_FTQ_CMD_OFFSET">BNX_RXP_FTQ_CMD_OFFSET</dfn>			 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4152">4152</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_WR_TOP" data-ref="_M/BNX_RXP_FTQ_CMD_WR_TOP">BNX_RXP_FTQ_CMD_WR_TOP</dfn>			 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4153">4153</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_RXP_FTQ_CMD_WR_TOP_0">BNX_RXP_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="4154">4154</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_RXP_FTQ_CMD_WR_TOP_1">BNX_RXP_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4155">4155</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_RXP_FTQ_CMD_SFT_RESET">BNX_RXP_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="4156">4156</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_RD_DATA" data-ref="_M/BNX_RXP_FTQ_CMD_RD_DATA">BNX_RXP_FTQ_CMD_RD_DATA</dfn>			 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="4157">4157</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_RXP_FTQ_CMD_ADD_INTERVEN">BNX_RXP_FTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4158">4158</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_RXP_FTQ_CMD_ADD_DATA">BNX_RXP_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="4159">4159</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_RXP_FTQ_CMD_INTERVENE_CLR">BNX_RXP_FTQ_CMD_INTERVENE_CLR</dfn>		 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="4160">4160</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_POP" data-ref="_M/BNX_RXP_FTQ_CMD_POP">BNX_RXP_FTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="4161">4161</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CMD_BUSY" data-ref="_M/BNX_RXP_FTQ_CMD_BUSY">BNX_RXP_FTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4162">4162</th><td></td></tr>
<tr><th id="4163">4163</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CTL" data-ref="_M/BNX_RXP_FTQ_CTL">BNX_RXP_FTQ_CTL</dfn>				0x000c53fc</u></td></tr>
<tr><th id="4164">4164</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CTL_INTERVENE" data-ref="_M/BNX_RXP_FTQ_CTL_INTERVENE">BNX_RXP_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4165">4165</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_RXP_FTQ_CTL_OVERFLOW">BNX_RXP_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4166">4166</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_RXP_FTQ_CTL_FORCE_INTERVENE">BNX_RXP_FTQ_CTL_FORCE_INTERVENE</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4167">4167</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_RXP_FTQ_CTL_MAX_DEPTH">BNX_RXP_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="4168">4168</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_RXP_FTQ_CTL_CUR_DEPTH">BNX_RXP_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="4169">4169</th><td></td></tr>
<tr><th id="4170">4170</th><td><u>#define <dfn class="macro" id="_M/BNX_RXP_SCRATCH" data-ref="_M/BNX_RXP_SCRATCH">BNX_RXP_SCRATCH</dfn>				0x000e0000</u></td></tr>
<tr><th id="4171">4171</th><td></td></tr>
<tr><th id="4172">4172</th><td></td></tr>
<tr><th id="4173">4173</th><td><i>/*</i></td></tr>
<tr><th id="4174">4174</th><td><i> *  com_reg definition</i></td></tr>
<tr><th id="4175">4175</th><td><i> *  offset: 0x100000</i></td></tr>
<tr><th id="4176">4176</th><td><i> */</i></td></tr>
<tr><th id="4177">4177</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE" data-ref="_M/BNX_COM_CPU_MODE">BNX_COM_CPU_MODE</dfn>				0x00105000</u></td></tr>
<tr><th id="4178">4178</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_LOCAL_RST" data-ref="_M/BNX_COM_CPU_MODE_LOCAL_RST">BNX_COM_CPU_MODE_LOCAL_RST</dfn>			 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4179">4179</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_STEP_ENA" data-ref="_M/BNX_COM_CPU_MODE_STEP_ENA">BNX_COM_CPU_MODE_STEP_ENA</dfn>			 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4180">4180</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_PAGE_0_DATA_ENA" data-ref="_M/BNX_COM_CPU_MODE_PAGE_0_DATA_ENA">BNX_COM_CPU_MODE_PAGE_0_DATA_ENA</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4181">4181</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_PAGE_0_INST_ENA" data-ref="_M/BNX_COM_CPU_MODE_PAGE_0_INST_ENA">BNX_COM_CPU_MODE_PAGE_0_INST_ENA</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4182">4182</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_MSG_BIT1" data-ref="_M/BNX_COM_CPU_MODE_MSG_BIT1">BNX_COM_CPU_MODE_MSG_BIT1</dfn>			 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4183">4183</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_INTERRUPT_ENA" data-ref="_M/BNX_COM_CPU_MODE_INTERRUPT_ENA">BNX_COM_CPU_MODE_INTERRUPT_ENA</dfn>			 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4184">4184</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_SOFT_HALT" data-ref="_M/BNX_COM_CPU_MODE_SOFT_HALT">BNX_COM_CPU_MODE_SOFT_HALT</dfn>			 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4185">4185</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_BAD_DATA_HALT_ENA" data-ref="_M/BNX_COM_CPU_MODE_BAD_DATA_HALT_ENA">BNX_COM_CPU_MODE_BAD_DATA_HALT_ENA</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4186">4186</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_BAD_INST_HALT_ENA" data-ref="_M/BNX_COM_CPU_MODE_BAD_INST_HALT_ENA">BNX_COM_CPU_MODE_BAD_INST_HALT_ENA</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4187">4187</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_FIO_ABORT_HALT_ENA" data-ref="_M/BNX_COM_CPU_MODE_FIO_ABORT_HALT_ENA">BNX_COM_CPU_MODE_FIO_ABORT_HALT_ENA</dfn>		 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="4188">4188</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA" data-ref="_M/BNX_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA">BNX_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="4189">4189</th><td></td></tr>
<tr><th id="4190">4190</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE" data-ref="_M/BNX_COM_CPU_STATE">BNX_COM_CPU_STATE</dfn>			0x00105004</u></td></tr>
<tr><th id="4191">4191</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_BREAKPOINT" data-ref="_M/BNX_COM_CPU_STATE_BREAKPOINT">BNX_COM_CPU_STATE_BREAKPOINT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4192">4192</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_BAD_INST_HALTED" data-ref="_M/BNX_COM_CPU_STATE_BAD_INST_HALTED">BNX_COM_CPU_STATE_BAD_INST_HALTED</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4193">4193</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_PAGE_0_DATA_HALTED" data-ref="_M/BNX_COM_CPU_STATE_PAGE_0_DATA_HALTED">BNX_COM_CPU_STATE_PAGE_0_DATA_HALTED</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4194">4194</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_PAGE_0_INST_HALTED" data-ref="_M/BNX_COM_CPU_STATE_PAGE_0_INST_HALTED">BNX_COM_CPU_STATE_PAGE_0_INST_HALTED</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4195">4195</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_BAD_DATA_ADDR_HALTED" data-ref="_M/BNX_COM_CPU_STATE_BAD_DATA_ADDR_HALTED">BNX_COM_CPU_STATE_BAD_DATA_ADDR_HALTED</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4196">4196</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_BAD_pc_HALTED" data-ref="_M/BNX_COM_CPU_STATE_BAD_pc_HALTED">BNX_COM_CPU_STATE_BAD_pc_HALTED</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4197">4197</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_ALIGN_HALTED" data-ref="_M/BNX_COM_CPU_STATE_ALIGN_HALTED">BNX_COM_CPU_STATE_ALIGN_HALTED</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4198">4198</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_FIO_ABORT_HALTED" data-ref="_M/BNX_COM_CPU_STATE_FIO_ABORT_HALTED">BNX_COM_CPU_STATE_FIO_ABORT_HALTED</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4199">4199</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_SOFT_HALTED" data-ref="_M/BNX_COM_CPU_STATE_SOFT_HALTED">BNX_COM_CPU_STATE_SOFT_HALTED</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4200">4200</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_SPAD_UNDERFLOW" data-ref="_M/BNX_COM_CPU_STATE_SPAD_UNDERFLOW">BNX_COM_CPU_STATE_SPAD_UNDERFLOW</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4201">4201</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_INTERRRUPT" data-ref="_M/BNX_COM_CPU_STATE_INTERRRUPT">BNX_COM_CPU_STATE_INTERRRUPT</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4202">4202</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_DATA_ACCESS_STALL" data-ref="_M/BNX_COM_CPU_STATE_DATA_ACCESS_STALL">BNX_COM_CPU_STATE_DATA_ACCESS_STALL</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="4203">4203</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_INST_FETCH_STALL" data-ref="_M/BNX_COM_CPU_STATE_INST_FETCH_STALL">BNX_COM_CPU_STATE_INST_FETCH_STALL</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="4204">4204</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_STATE_BLOCKED_READ" data-ref="_M/BNX_COM_CPU_STATE_BLOCKED_READ">BNX_COM_CPU_STATE_BLOCKED_READ</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4205">4205</th><td></td></tr>
<tr><th id="4206">4206</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK">BNX_COM_CPU_EVENT_MASK</dfn>				0x00105008</u></td></tr>
<tr><th id="4207">4207</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_BREAKPOINT_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_BREAKPOINT_MASK">BNX_COM_CPU_EVENT_MASK_BREAKPOINT_MASK</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4208">4208</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK">BNX_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4209">4209</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK">BNX_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4210">4210</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK">BNX_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4211">4211</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK">BNX_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK</dfn> (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4212">4212</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK">BNX_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4213">4213</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK">BNX_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4214">4214</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_FIO_ABORT_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_FIO_ABORT_MASK">BNX_COM_CPU_EVENT_MASK_FIO_ABORT_MASK</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4215">4215</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK">BNX_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4216">4216</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK">BNX_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4217">4217</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_EVENT_MASK_INTERRUPT_MASK" data-ref="_M/BNX_COM_CPU_EVENT_MASK_INTERRUPT_MASK">BNX_COM_CPU_EVENT_MASK_INTERRUPT_MASK</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4218">4218</th><td></td></tr>
<tr><th id="4219">4219</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_PROGRAM_COUNTER" data-ref="_M/BNX_COM_CPU_PROGRAM_COUNTER">BNX_COM_CPU_PROGRAM_COUNTER</dfn>		0x0010501c</u></td></tr>
<tr><th id="4220">4220</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_INSTRUCTION" data-ref="_M/BNX_COM_CPU_INSTRUCTION">BNX_COM_CPU_INSTRUCTION</dfn>			0x00105020</u></td></tr>
<tr><th id="4221">4221</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_DATA_ACCESS" data-ref="_M/BNX_COM_CPU_DATA_ACCESS">BNX_COM_CPU_DATA_ACCESS</dfn>			0x00105024</u></td></tr>
<tr><th id="4222">4222</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_INTERRUPT_ENABLE" data-ref="_M/BNX_COM_CPU_INTERRUPT_ENABLE">BNX_COM_CPU_INTERRUPT_ENABLE</dfn>		0x00105028</u></td></tr>
<tr><th id="4223">4223</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_INTERRUPT_VECTOR" data-ref="_M/BNX_COM_CPU_INTERRUPT_VECTOR">BNX_COM_CPU_INTERRUPT_VECTOR</dfn>		0x0010502c</u></td></tr>
<tr><th id="4224">4224</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_INTERRUPT_SAVED_PC" data-ref="_M/BNX_COM_CPU_INTERRUPT_SAVED_PC">BNX_COM_CPU_INTERRUPT_SAVED_PC</dfn>		0x00105030</u></td></tr>
<tr><th id="4225">4225</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_HW_BREAKPOINT" data-ref="_M/BNX_COM_CPU_HW_BREAKPOINT">BNX_COM_CPU_HW_BREAKPOINT</dfn>		0x00105034</u></td></tr>
<tr><th id="4226">4226</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_HW_BREAKPOINT_DISABLE" data-ref="_M/BNX_COM_CPU_HW_BREAKPOINT_DISABLE">BNX_COM_CPU_HW_BREAKPOINT_DISABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4227">4227</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_HW_BREAKPOINT_ADDRESS" data-ref="_M/BNX_COM_CPU_HW_BREAKPOINT_ADDRESS">BNX_COM_CPU_HW_BREAKPOINT_ADDRESS</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4228">4228</th><td></td></tr>
<tr><th id="4229">4229</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_DEBUG_VECT_PEEK" data-ref="_M/BNX_COM_CPU_DEBUG_VECT_PEEK">BNX_COM_CPU_DEBUG_VECT_PEEK</dfn>		0x00105038</u></td></tr>
<tr><th id="4230">4230</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_1_VALUE">BNX_COM_CPU_DEBUG_VECT_PEEK_1_VALUE</dfn>	 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4231">4231</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_COM_CPU_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4232">4232</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_1_SEL">BNX_COM_CPU_DEBUG_VECT_PEEK_1_SEL</dfn>	 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="4233">4233</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_2_VALUE">BNX_COM_CPU_DEBUG_VECT_PEEK_2_VALUE</dfn>	 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="4234">4234</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_COM_CPU_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4235">4235</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_COM_CPU_DEBUG_VECT_PEEK_2_SEL">BNX_COM_CPU_DEBUG_VECT_PEEK_2_SEL</dfn>	 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="4236">4236</th><td></td></tr>
<tr><th id="4237">4237</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_LAST_BRANCH_ADDR" data-ref="_M/BNX_COM_CPU_LAST_BRANCH_ADDR">BNX_COM_CPU_LAST_BRANCH_ADDR</dfn>		0x00105048</u></td></tr>
<tr><th id="4238">4238</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE" data-ref="_M/BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE">BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4239">4239</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE_JUMP" data-ref="_M/BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE_JUMP">BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE_JUMP</dfn>	 (0L&lt;&lt;1)</u></td></tr>
<tr><th id="4240">4240</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH" data-ref="_M/BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH">BNX_COM_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH</dfn> (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4241">4241</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_LAST_BRANCH_ADDR_LBA" data-ref="_M/BNX_COM_CPU_LAST_BRANCH_ADDR_LBA">BNX_COM_CPU_LAST_BRANCH_ADDR_LBA</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4242">4242</th><td></td></tr>
<tr><th id="4243">4243</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_CPU_REG_FILE" data-ref="_M/BNX_COM_CPU_REG_FILE">BNX_COM_CPU_REG_FILE</dfn>			0x00105200</u></td></tr>
<tr><th id="4244">4244</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_DATA" data-ref="_M/BNX_COM_COMXQ_FTQ_DATA">BNX_COM_COMXQ_FTQ_DATA</dfn>			0x00105340</u></td></tr>
<tr><th id="4245">4245</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD">BNX_COM_COMXQ_FTQ_CMD</dfn>			0x00105378</u></td></tr>
<tr><th id="4246">4246</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_OFFSET" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_OFFSET">BNX_COM_COMXQ_FTQ_CMD_OFFSET</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4247">4247</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_WR_TOP" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_WR_TOP">BNX_COM_COMXQ_FTQ_CMD_WR_TOP</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4248">4248</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_WR_TOP_0">BNX_COM_COMXQ_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="4249">4249</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_WR_TOP_1">BNX_COM_COMXQ_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4250">4250</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_SFT_RESET">BNX_COM_COMXQ_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="4251">4251</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_RD_DATA" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_RD_DATA">BNX_COM_COMXQ_FTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="4252">4252</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_ADD_INTERVEN">BNX_COM_COMXQ_FTQ_CMD_ADD_INTERVEN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4253">4253</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_ADD_DATA">BNX_COM_COMXQ_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="4254">4254</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_INTERVENE_CLR">BNX_COM_COMXQ_FTQ_CMD_INTERVENE_CLR</dfn>	 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="4255">4255</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_POP" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_POP">BNX_COM_COMXQ_FTQ_CMD_POP</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="4256">4256</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CMD_BUSY" data-ref="_M/BNX_COM_COMXQ_FTQ_CMD_BUSY">BNX_COM_COMXQ_FTQ_CMD_BUSY</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4257">4257</th><td></td></tr>
<tr><th id="4258">4258</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CTL" data-ref="_M/BNX_COM_COMXQ_FTQ_CTL">BNX_COM_COMXQ_FTQ_CTL</dfn>			0x0010537c</u></td></tr>
<tr><th id="4259">4259</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CTL_INTERVENE" data-ref="_M/BNX_COM_COMXQ_FTQ_CTL_INTERVENE">BNX_COM_COMXQ_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4260">4260</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_COM_COMXQ_FTQ_CTL_OVERFLOW">BNX_COM_COMXQ_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4261">4261</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE">BNX_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4262">4262</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_COM_COMXQ_FTQ_CTL_MAX_DEPTH">BNX_COM_COMXQ_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="4263">4263</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMXQ_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_COM_COMXQ_FTQ_CTL_CUR_DEPTH">BNX_COM_COMXQ_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="4264">4264</th><td></td></tr>
<tr><th id="4265">4265</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_DATA" data-ref="_M/BNX_COM_COMTQ_FTQ_DATA">BNX_COM_COMTQ_FTQ_DATA</dfn>			0x00105380</u></td></tr>
<tr><th id="4266">4266</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD">BNX_COM_COMTQ_FTQ_CMD</dfn>			0x001053b8</u></td></tr>
<tr><th id="4267">4267</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_OFFSET" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_OFFSET">BNX_COM_COMTQ_FTQ_CMD_OFFSET</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4268">4268</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_WR_TOP" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_WR_TOP">BNX_COM_COMTQ_FTQ_CMD_WR_TOP</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4269">4269</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_WR_TOP_0">BNX_COM_COMTQ_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="4270">4270</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_WR_TOP_1">BNX_COM_COMTQ_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4271">4271</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_SFT_RESET">BNX_COM_COMTQ_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="4272">4272</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_RD_DATA" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_RD_DATA">BNX_COM_COMTQ_FTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="4273">4273</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_ADD_INTERVEN">BNX_COM_COMTQ_FTQ_CMD_ADD_INTERVEN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4274">4274</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_ADD_DATA">BNX_COM_COMTQ_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="4275">4275</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_INTERVENE_CLR">BNX_COM_COMTQ_FTQ_CMD_INTERVENE_CLR</dfn>	 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="4276">4276</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_POP" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_POP">BNX_COM_COMTQ_FTQ_CMD_POP</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="4277">4277</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CMD_BUSY" data-ref="_M/BNX_COM_COMTQ_FTQ_CMD_BUSY">BNX_COM_COMTQ_FTQ_CMD_BUSY</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4278">4278</th><td></td></tr>
<tr><th id="4279">4279</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CTL" data-ref="_M/BNX_COM_COMTQ_FTQ_CTL">BNX_COM_COMTQ_FTQ_CTL</dfn>			0x001053bc</u></td></tr>
<tr><th id="4280">4280</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CTL_INTERVENE" data-ref="_M/BNX_COM_COMTQ_FTQ_CTL_INTERVENE">BNX_COM_COMTQ_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4281">4281</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_COM_COMTQ_FTQ_CTL_OVERFLOW">BNX_COM_COMTQ_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4282">4282</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE">BNX_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4283">4283</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_COM_COMTQ_FTQ_CTL_MAX_DEPTH">BNX_COM_COMTQ_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="4284">4284</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMTQ_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_COM_COMTQ_FTQ_CTL_CUR_DEPTH">BNX_COM_COMTQ_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="4285">4285</th><td></td></tr>
<tr><th id="4286">4286</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_DATA" data-ref="_M/BNX_COM_COMQ_FTQ_DATA">BNX_COM_COMQ_FTQ_DATA</dfn>			0x001053c0</u></td></tr>
<tr><th id="4287">4287</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD" data-ref="_M/BNX_COM_COMQ_FTQ_CMD">BNX_COM_COMQ_FTQ_CMD</dfn>			0x001053f8</u></td></tr>
<tr><th id="4288">4288</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_OFFSET" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_OFFSET">BNX_COM_COMQ_FTQ_CMD_OFFSET</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4289">4289</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_WR_TOP" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_WR_TOP">BNX_COM_COMQ_FTQ_CMD_WR_TOP</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4290">4290</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_WR_TOP_0">BNX_COM_COMQ_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="4291">4291</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_WR_TOP_1">BNX_COM_COMQ_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4292">4292</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_SFT_RESET">BNX_COM_COMQ_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="4293">4293</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_RD_DATA" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_RD_DATA">BNX_COM_COMQ_FTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="4294">4294</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_ADD_INTERVEN">BNX_COM_COMQ_FTQ_CMD_ADD_INTERVEN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4295">4295</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_ADD_DATA">BNX_COM_COMQ_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="4296">4296</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_INTERVENE_CLR">BNX_COM_COMQ_FTQ_CMD_INTERVENE_CLR</dfn>	 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="4297">4297</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_POP" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_POP">BNX_COM_COMQ_FTQ_CMD_POP</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="4298">4298</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CMD_BUSY" data-ref="_M/BNX_COM_COMQ_FTQ_CMD_BUSY">BNX_COM_COMQ_FTQ_CMD_BUSY</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4299">4299</th><td></td></tr>
<tr><th id="4300">4300</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CTL" data-ref="_M/BNX_COM_COMQ_FTQ_CTL">BNX_COM_COMQ_FTQ_CTL</dfn>			0x001053fc</u></td></tr>
<tr><th id="4301">4301</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CTL_INTERVENE" data-ref="_M/BNX_COM_COMQ_FTQ_CTL_INTERVENE">BNX_COM_COMQ_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4302">4302</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_COM_COMQ_FTQ_CTL_OVERFLOW">BNX_COM_COMQ_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4303">4303</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_COM_COMQ_FTQ_CTL_FORCE_INTERVENE">BNX_COM_COMQ_FTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4304">4304</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_COM_COMQ_FTQ_CTL_MAX_DEPTH">BNX_COM_COMQ_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="4305">4305</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_COMQ_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_COM_COMQ_FTQ_CTL_CUR_DEPTH">BNX_COM_COMQ_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="4306">4306</th><td></td></tr>
<tr><th id="4307">4307</th><td><u>#define <dfn class="macro" id="_M/BNX_COM_SCRATCH" data-ref="_M/BNX_COM_SCRATCH">BNX_COM_SCRATCH</dfn>				0x00120000</u></td></tr>
<tr><th id="4308">4308</th><td></td></tr>
<tr><th id="4309">4309</th><td></td></tr>
<tr><th id="4310">4310</th><td><i>/*</i></td></tr>
<tr><th id="4311">4311</th><td><i> *  cp_reg definition</i></td></tr>
<tr><th id="4312">4312</th><td><i> *  offset: 0x180000</i></td></tr>
<tr><th id="4313">4313</th><td><i> */</i></td></tr>
<tr><th id="4314">4314</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE" data-ref="_M/BNX_CP_CPU_MODE">BNX_CP_CPU_MODE</dfn>				0x00185000</u></td></tr>
<tr><th id="4315">4315</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_LOCAL_RST" data-ref="_M/BNX_CP_CPU_MODE_LOCAL_RST">BNX_CP_CPU_MODE_LOCAL_RST</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4316">4316</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_STEP_ENA" data-ref="_M/BNX_CP_CPU_MODE_STEP_ENA">BNX_CP_CPU_MODE_STEP_ENA</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4317">4317</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_PAGE_0_DATA_ENA" data-ref="_M/BNX_CP_CPU_MODE_PAGE_0_DATA_ENA">BNX_CP_CPU_MODE_PAGE_0_DATA_ENA</dfn>		 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4318">4318</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_PAGE_0_INST_ENA" data-ref="_M/BNX_CP_CPU_MODE_PAGE_0_INST_ENA">BNX_CP_CPU_MODE_PAGE_0_INST_ENA</dfn>		 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4319">4319</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_MSG_BIT1" data-ref="_M/BNX_CP_CPU_MODE_MSG_BIT1">BNX_CP_CPU_MODE_MSG_BIT1</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4320">4320</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_INTERRUPT_ENA" data-ref="_M/BNX_CP_CPU_MODE_INTERRUPT_ENA">BNX_CP_CPU_MODE_INTERRUPT_ENA</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4321">4321</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_SOFT_HALT" data-ref="_M/BNX_CP_CPU_MODE_SOFT_HALT">BNX_CP_CPU_MODE_SOFT_HALT</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4322">4322</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_BAD_DATA_HALT_ENA" data-ref="_M/BNX_CP_CPU_MODE_BAD_DATA_HALT_ENA">BNX_CP_CPU_MODE_BAD_DATA_HALT_ENA</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4323">4323</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_BAD_INST_HALT_ENA" data-ref="_M/BNX_CP_CPU_MODE_BAD_INST_HALT_ENA">BNX_CP_CPU_MODE_BAD_INST_HALT_ENA</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4324">4324</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_FIO_ABORT_HALT_ENA" data-ref="_M/BNX_CP_CPU_MODE_FIO_ABORT_HALT_ENA">BNX_CP_CPU_MODE_FIO_ABORT_HALT_ENA</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="4325">4325</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA" data-ref="_M/BNX_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA">BNX_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="4326">4326</th><td></td></tr>
<tr><th id="4327">4327</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE" data-ref="_M/BNX_CP_CPU_STATE">BNX_CP_CPU_STATE</dfn>			0x00185004</u></td></tr>
<tr><th id="4328">4328</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_BREAKPOINT" data-ref="_M/BNX_CP_CPU_STATE_BREAKPOINT">BNX_CP_CPU_STATE_BREAKPOINT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4329">4329</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_BAD_INST_HALTED" data-ref="_M/BNX_CP_CPU_STATE_BAD_INST_HALTED">BNX_CP_CPU_STATE_BAD_INST_HALTED</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4330">4330</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_PAGE_0_DATA_HALTED" data-ref="_M/BNX_CP_CPU_STATE_PAGE_0_DATA_HALTED">BNX_CP_CPU_STATE_PAGE_0_DATA_HALTED</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4331">4331</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_PAGE_0_INST_HALTED" data-ref="_M/BNX_CP_CPU_STATE_PAGE_0_INST_HALTED">BNX_CP_CPU_STATE_PAGE_0_INST_HALTED</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4332">4332</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_BAD_DATA_ADDR_HALTED" data-ref="_M/BNX_CP_CPU_STATE_BAD_DATA_ADDR_HALTED">BNX_CP_CPU_STATE_BAD_DATA_ADDR_HALTED</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4333">4333</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_BAD_pc_HALTED" data-ref="_M/BNX_CP_CPU_STATE_BAD_pc_HALTED">BNX_CP_CPU_STATE_BAD_pc_HALTED</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4334">4334</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_ALIGN_HALTED" data-ref="_M/BNX_CP_CPU_STATE_ALIGN_HALTED">BNX_CP_CPU_STATE_ALIGN_HALTED</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4335">4335</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_FIO_ABORT_HALTED" data-ref="_M/BNX_CP_CPU_STATE_FIO_ABORT_HALTED">BNX_CP_CPU_STATE_FIO_ABORT_HALTED</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4336">4336</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_SOFT_HALTED" data-ref="_M/BNX_CP_CPU_STATE_SOFT_HALTED">BNX_CP_CPU_STATE_SOFT_HALTED</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4337">4337</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_SPAD_UNDERFLOW" data-ref="_M/BNX_CP_CPU_STATE_SPAD_UNDERFLOW">BNX_CP_CPU_STATE_SPAD_UNDERFLOW</dfn>		 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4338">4338</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_INTERRRUPT" data-ref="_M/BNX_CP_CPU_STATE_INTERRRUPT">BNX_CP_CPU_STATE_INTERRRUPT</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4339">4339</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_DATA_ACCESS_STALL" data-ref="_M/BNX_CP_CPU_STATE_DATA_ACCESS_STALL">BNX_CP_CPU_STATE_DATA_ACCESS_STALL</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="4340">4340</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_INST_FETCH_STALL" data-ref="_M/BNX_CP_CPU_STATE_INST_FETCH_STALL">BNX_CP_CPU_STATE_INST_FETCH_STALL</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="4341">4341</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_STATE_BLOCKED_READ" data-ref="_M/BNX_CP_CPU_STATE_BLOCKED_READ">BNX_CP_CPU_STATE_BLOCKED_READ</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4342">4342</th><td></td></tr>
<tr><th id="4343">4343</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK">BNX_CP_CPU_EVENT_MASK</dfn>				0x00185008</u></td></tr>
<tr><th id="4344">4344</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_BREAKPOINT_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_BREAKPOINT_MASK">BNX_CP_CPU_EVENT_MASK_BREAKPOINT_MASK</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4345">4345</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK">BNX_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4346">4346</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK">BNX_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4347">4347</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK">BNX_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4348">4348</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK">BNX_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4349">4349</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK">BNX_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4350">4350</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK">BNX_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4351">4351</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_FIO_ABORT_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_FIO_ABORT_MASK">BNX_CP_CPU_EVENT_MASK_FIO_ABORT_MASK</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4352">4352</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK">BNX_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4353">4353</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK">BNX_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4354">4354</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_EVENT_MASK_INTERRUPT_MASK" data-ref="_M/BNX_CP_CPU_EVENT_MASK_INTERRUPT_MASK">BNX_CP_CPU_EVENT_MASK_INTERRUPT_MASK</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4355">4355</th><td></td></tr>
<tr><th id="4356">4356</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_PROGRAM_COUNTER" data-ref="_M/BNX_CP_CPU_PROGRAM_COUNTER">BNX_CP_CPU_PROGRAM_COUNTER</dfn>		0x0018501c</u></td></tr>
<tr><th id="4357">4357</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_INSTRUCTION" data-ref="_M/BNX_CP_CPU_INSTRUCTION">BNX_CP_CPU_INSTRUCTION</dfn>			0x00185020</u></td></tr>
<tr><th id="4358">4358</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_DATA_ACCESS" data-ref="_M/BNX_CP_CPU_DATA_ACCESS">BNX_CP_CPU_DATA_ACCESS</dfn>			0x00185024</u></td></tr>
<tr><th id="4359">4359</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_INTERRUPT_ENABLE" data-ref="_M/BNX_CP_CPU_INTERRUPT_ENABLE">BNX_CP_CPU_INTERRUPT_ENABLE</dfn>		0x00185028</u></td></tr>
<tr><th id="4360">4360</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_INTERRUPT_VECTOR" data-ref="_M/BNX_CP_CPU_INTERRUPT_VECTOR">BNX_CP_CPU_INTERRUPT_VECTOR</dfn>		0x0018502c</u></td></tr>
<tr><th id="4361">4361</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_INTERRUPT_SAVED_PC" data-ref="_M/BNX_CP_CPU_INTERRUPT_SAVED_PC">BNX_CP_CPU_INTERRUPT_SAVED_PC</dfn>		0x00185030</u></td></tr>
<tr><th id="4362">4362</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_HW_BREAKPOINT" data-ref="_M/BNX_CP_CPU_HW_BREAKPOINT">BNX_CP_CPU_HW_BREAKPOINT</dfn>		0x00185034</u></td></tr>
<tr><th id="4363">4363</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_HW_BREAKPOINT_DISABLE" data-ref="_M/BNX_CP_CPU_HW_BREAKPOINT_DISABLE">BNX_CP_CPU_HW_BREAKPOINT_DISABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4364">4364</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_HW_BREAKPOINT_ADDRESS" data-ref="_M/BNX_CP_CPU_HW_BREAKPOINT_ADDRESS">BNX_CP_CPU_HW_BREAKPOINT_ADDRESS</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4365">4365</th><td></td></tr>
<tr><th id="4366">4366</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_DEBUG_VECT_PEEK" data-ref="_M/BNX_CP_CPU_DEBUG_VECT_PEEK">BNX_CP_CPU_DEBUG_VECT_PEEK</dfn>		0x00185038</u></td></tr>
<tr><th id="4367">4367</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_1_VALUE">BNX_CP_CPU_DEBUG_VECT_PEEK_1_VALUE</dfn>	 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4368">4368</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_CP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4369">4369</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_1_SEL">BNX_CP_CPU_DEBUG_VECT_PEEK_1_SEL</dfn>	 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="4370">4370</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_2_VALUE">BNX_CP_CPU_DEBUG_VECT_PEEK_2_VALUE</dfn>	 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="4371">4371</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_CP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4372">4372</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_CP_CPU_DEBUG_VECT_PEEK_2_SEL">BNX_CP_CPU_DEBUG_VECT_PEEK_2_SEL</dfn>	 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="4373">4373</th><td></td></tr>
<tr><th id="4374">4374</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_LAST_BRANCH_ADDR" data-ref="_M/BNX_CP_CPU_LAST_BRANCH_ADDR">BNX_CP_CPU_LAST_BRANCH_ADDR</dfn>		0x00185048</u></td></tr>
<tr><th id="4375">4375</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE" data-ref="_M/BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE">BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4376">4376</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP" data-ref="_M/BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP">BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP</dfn>	 (0L&lt;&lt;1)</u></td></tr>
<tr><th id="4377">4377</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH" data-ref="_M/BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH">BNX_CP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4378">4378</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_LAST_BRANCH_ADDR_LBA" data-ref="_M/BNX_CP_CPU_LAST_BRANCH_ADDR_LBA">BNX_CP_CPU_LAST_BRANCH_ADDR_LBA</dfn>		 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4379">4379</th><td></td></tr>
<tr><th id="4380">4380</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPU_REG_FILE" data-ref="_M/BNX_CP_CPU_REG_FILE">BNX_CP_CPU_REG_FILE</dfn>			0x00185200</u></td></tr>
<tr><th id="4381">4381</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_DATA" data-ref="_M/BNX_CP_CPQ_FTQ_DATA">BNX_CP_CPQ_FTQ_DATA</dfn>			0x001853c0</u></td></tr>
<tr><th id="4382">4382</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD" data-ref="_M/BNX_CP_CPQ_FTQ_CMD">BNX_CP_CPQ_FTQ_CMD</dfn>			0x001853f8</u></td></tr>
<tr><th id="4383">4383</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_OFFSET" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_OFFSET">BNX_CP_CPQ_FTQ_CMD_OFFSET</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4384">4384</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_WR_TOP" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_WR_TOP">BNX_CP_CPQ_FTQ_CMD_WR_TOP</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4385">4385</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_WR_TOP_0">BNX_CP_CPQ_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="4386">4386</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_WR_TOP_1">BNX_CP_CPQ_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4387">4387</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_SFT_RESET">BNX_CP_CPQ_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="4388">4388</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_RD_DATA" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_RD_DATA">BNX_CP_CPQ_FTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="4389">4389</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_ADD_INTERVEN">BNX_CP_CPQ_FTQ_CMD_ADD_INTERVEN</dfn>		 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4390">4390</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_ADD_DATA">BNX_CP_CPQ_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="4391">4391</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_INTERVENE_CLR">BNX_CP_CPQ_FTQ_CMD_INTERVENE_CLR</dfn>	 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="4392">4392</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_POP" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_POP">BNX_CP_CPQ_FTQ_CMD_POP</dfn>			 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="4393">4393</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CMD_BUSY" data-ref="_M/BNX_CP_CPQ_FTQ_CMD_BUSY">BNX_CP_CPQ_FTQ_CMD_BUSY</dfn>			 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4394">4394</th><td></td></tr>
<tr><th id="4395">4395</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CTL" data-ref="_M/BNX_CP_CPQ_FTQ_CTL">BNX_CP_CPQ_FTQ_CTL</dfn>			0x001853fc</u></td></tr>
<tr><th id="4396">4396</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CTL_INTERVENE" data-ref="_M/BNX_CP_CPQ_FTQ_CTL_INTERVENE">BNX_CP_CPQ_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4397">4397</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_CP_CPQ_FTQ_CTL_OVERFLOW">BNX_CP_CPQ_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4398">4398</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_CP_CPQ_FTQ_CTL_FORCE_INTERVENE">BNX_CP_CPQ_FTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4399">4399</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_CP_CPQ_FTQ_CTL_MAX_DEPTH">BNX_CP_CPQ_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="4400">4400</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_CPQ_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_CP_CPQ_FTQ_CTL_CUR_DEPTH">BNX_CP_CPQ_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="4401">4401</th><td></td></tr>
<tr><th id="4402">4402</th><td><u>#define <dfn class="macro" id="_M/BNX_CP_SCRATCH" data-ref="_M/BNX_CP_SCRATCH">BNX_CP_SCRATCH</dfn>				0x001a0000</u></td></tr>
<tr><th id="4403">4403</th><td></td></tr>
<tr><th id="4404">4404</th><td></td></tr>
<tr><th id="4405">4405</th><td><i>/*</i></td></tr>
<tr><th id="4406">4406</th><td><i> *  mcp_reg definition</i></td></tr>
<tr><th id="4407">4407</th><td><i> *  offset: 0x140000</i></td></tr>
<tr><th id="4408">4408</th><td><i> */</i></td></tr>
<tr><th id="4409">4409</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE" data-ref="_M/BNX_MCP_CPU_MODE">BNX_MCP_CPU_MODE</dfn>			0x00145000</u></td></tr>
<tr><th id="4410">4410</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_LOCAL_RST" data-ref="_M/BNX_MCP_CPU_MODE_LOCAL_RST">BNX_MCP_CPU_MODE_LOCAL_RST</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4411">4411</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_STEP_ENA" data-ref="_M/BNX_MCP_CPU_MODE_STEP_ENA">BNX_MCP_CPU_MODE_STEP_ENA</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4412">4412</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_PAGE_0_DATA_ENA" data-ref="_M/BNX_MCP_CPU_MODE_PAGE_0_DATA_ENA">BNX_MCP_CPU_MODE_PAGE_0_DATA_ENA</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4413">4413</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_PAGE_0_INST_ENA" data-ref="_M/BNX_MCP_CPU_MODE_PAGE_0_INST_ENA">BNX_MCP_CPU_MODE_PAGE_0_INST_ENA</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4414">4414</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_MSG_BIT1" data-ref="_M/BNX_MCP_CPU_MODE_MSG_BIT1">BNX_MCP_CPU_MODE_MSG_BIT1</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4415">4415</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_INTERRUPT_ENA" data-ref="_M/BNX_MCP_CPU_MODE_INTERRUPT_ENA">BNX_MCP_CPU_MODE_INTERRUPT_ENA</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4416">4416</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_SOFT_HALT" data-ref="_M/BNX_MCP_CPU_MODE_SOFT_HALT">BNX_MCP_CPU_MODE_SOFT_HALT</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4417">4417</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_BAD_DATA_HALT_ENA" data-ref="_M/BNX_MCP_CPU_MODE_BAD_DATA_HALT_ENA">BNX_MCP_CPU_MODE_BAD_DATA_HALT_ENA</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4418">4418</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_BAD_INST_HALT_ENA" data-ref="_M/BNX_MCP_CPU_MODE_BAD_INST_HALT_ENA">BNX_MCP_CPU_MODE_BAD_INST_HALT_ENA</dfn>	 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4419">4419</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_FIO_ABORT_HALT_ENA" data-ref="_M/BNX_MCP_CPU_MODE_FIO_ABORT_HALT_ENA">BNX_MCP_CPU_MODE_FIO_ABORT_HALT_ENA</dfn>	 (1L&lt;&lt;13)</u></td></tr>
<tr><th id="4420">4420</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA" data-ref="_M/BNX_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA">BNX_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA</dfn> (1L&lt;&lt;15)</u></td></tr>
<tr><th id="4421">4421</th><td></td></tr>
<tr><th id="4422">4422</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE" data-ref="_M/BNX_MCP_CPU_STATE">BNX_MCP_CPU_STATE</dfn>			0x00145004</u></td></tr>
<tr><th id="4423">4423</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_BREAKPOINT" data-ref="_M/BNX_MCP_CPU_STATE_BREAKPOINT">BNX_MCP_CPU_STATE_BREAKPOINT</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4424">4424</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_BAD_INST_HALTED" data-ref="_M/BNX_MCP_CPU_STATE_BAD_INST_HALTED">BNX_MCP_CPU_STATE_BAD_INST_HALTED</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4425">4425</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_PAGE_0_DATA_HALTED" data-ref="_M/BNX_MCP_CPU_STATE_PAGE_0_DATA_HALTED">BNX_MCP_CPU_STATE_PAGE_0_DATA_HALTED</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4426">4426</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_PAGE_0_INST_HALTED" data-ref="_M/BNX_MCP_CPU_STATE_PAGE_0_INST_HALTED">BNX_MCP_CPU_STATE_PAGE_0_INST_HALTED</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4427">4427</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED" data-ref="_M/BNX_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED">BNX_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED</dfn>	 (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4428">4428</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_BAD_pc_HALTED" data-ref="_M/BNX_MCP_CPU_STATE_BAD_pc_HALTED">BNX_MCP_CPU_STATE_BAD_pc_HALTED</dfn>		 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4429">4429</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_ALIGN_HALTED" data-ref="_M/BNX_MCP_CPU_STATE_ALIGN_HALTED">BNX_MCP_CPU_STATE_ALIGN_HALTED</dfn>		 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4430">4430</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_FIO_ABORT_HALTED" data-ref="_M/BNX_MCP_CPU_STATE_FIO_ABORT_HALTED">BNX_MCP_CPU_STATE_FIO_ABORT_HALTED</dfn>	 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4431">4431</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_SOFT_HALTED" data-ref="_M/BNX_MCP_CPU_STATE_SOFT_HALTED">BNX_MCP_CPU_STATE_SOFT_HALTED</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4432">4432</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_SPAD_UNDERFLOW" data-ref="_M/BNX_MCP_CPU_STATE_SPAD_UNDERFLOW">BNX_MCP_CPU_STATE_SPAD_UNDERFLOW</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4433">4433</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_INTERRRUPT" data-ref="_M/BNX_MCP_CPU_STATE_INTERRRUPT">BNX_MCP_CPU_STATE_INTERRRUPT</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4434">4434</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_DATA_ACCESS_STALL" data-ref="_M/BNX_MCP_CPU_STATE_DATA_ACCESS_STALL">BNX_MCP_CPU_STATE_DATA_ACCESS_STALL</dfn>	 (1L&lt;&lt;14)</u></td></tr>
<tr><th id="4435">4435</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_INST_FETCH_STALL" data-ref="_M/BNX_MCP_CPU_STATE_INST_FETCH_STALL">BNX_MCP_CPU_STATE_INST_FETCH_STALL</dfn>	 (1L&lt;&lt;15)</u></td></tr>
<tr><th id="4436">4436</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_STATE_BLOCKED_READ" data-ref="_M/BNX_MCP_CPU_STATE_BLOCKED_READ">BNX_MCP_CPU_STATE_BLOCKED_READ</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4437">4437</th><td></td></tr>
<tr><th id="4438">4438</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK">BNX_MCP_CPU_EVENT_MASK</dfn>				0x00145008</u></td></tr>
<tr><th id="4439">4439</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK">BNX_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4440">4440</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK">BNX_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4441">4441</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK">BNX_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK</dfn>	 (1L&lt;&lt;3)</u></td></tr>
<tr><th id="4442">4442</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK">BNX_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK</dfn>	 (1L&lt;&lt;4)</u></td></tr>
<tr><th id="4443">4443</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK">BNX_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK</dfn> (1L&lt;&lt;5)</u></td></tr>
<tr><th id="4444">4444</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK">BNX_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK</dfn>	 (1L&lt;&lt;6)</u></td></tr>
<tr><th id="4445">4445</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK">BNX_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK</dfn>	 (1L&lt;&lt;7)</u></td></tr>
<tr><th id="4446">4446</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK">BNX_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK</dfn>		 (1L&lt;&lt;8)</u></td></tr>
<tr><th id="4447">4447</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK">BNX_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4448">4448</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK">BNX_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4449">4449</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_EVENT_MASK_INTERRUPT_MASK" data-ref="_M/BNX_MCP_CPU_EVENT_MASK_INTERRUPT_MASK">BNX_MCP_CPU_EVENT_MASK_INTERRUPT_MASK</dfn>		 (1L&lt;&lt;12)</u></td></tr>
<tr><th id="4450">4450</th><td></td></tr>
<tr><th id="4451">4451</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_PROGRAM_COUNTER" data-ref="_M/BNX_MCP_CPU_PROGRAM_COUNTER">BNX_MCP_CPU_PROGRAM_COUNTER</dfn>		0x0014501c</u></td></tr>
<tr><th id="4452">4452</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_INSTRUCTION" data-ref="_M/BNX_MCP_CPU_INSTRUCTION">BNX_MCP_CPU_INSTRUCTION</dfn>			0x00145020</u></td></tr>
<tr><th id="4453">4453</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_DATA_ACCESS" data-ref="_M/BNX_MCP_CPU_DATA_ACCESS">BNX_MCP_CPU_DATA_ACCESS</dfn>			0x00145024</u></td></tr>
<tr><th id="4454">4454</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_INTERRUPT_ENABLE" data-ref="_M/BNX_MCP_CPU_INTERRUPT_ENABLE">BNX_MCP_CPU_INTERRUPT_ENABLE</dfn>		0x00145028</u></td></tr>
<tr><th id="4455">4455</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_INTERRUPT_VECTOR" data-ref="_M/BNX_MCP_CPU_INTERRUPT_VECTOR">BNX_MCP_CPU_INTERRUPT_VECTOR</dfn>		0x0014502c</u></td></tr>
<tr><th id="4456">4456</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_INTERRUPT_SAVED_PC" data-ref="_M/BNX_MCP_CPU_INTERRUPT_SAVED_PC">BNX_MCP_CPU_INTERRUPT_SAVED_PC</dfn>		0x00145030</u></td></tr>
<tr><th id="4457">4457</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_HW_BREAKPOINT" data-ref="_M/BNX_MCP_CPU_HW_BREAKPOINT">BNX_MCP_CPU_HW_BREAKPOINT</dfn>		0x00145034</u></td></tr>
<tr><th id="4458">4458</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_HW_BREAKPOINT_DISABLE" data-ref="_M/BNX_MCP_CPU_HW_BREAKPOINT_DISABLE">BNX_MCP_CPU_HW_BREAKPOINT_DISABLE</dfn>	 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4459">4459</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_HW_BREAKPOINT_ADDRESS" data-ref="_M/BNX_MCP_CPU_HW_BREAKPOINT_ADDRESS">BNX_MCP_CPU_HW_BREAKPOINT_ADDRESS</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4460">4460</th><td></td></tr>
<tr><th id="4461">4461</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK" data-ref="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK">BNX_MCP_CPU_DEBUG_VECT_PEEK</dfn>		0x00145038</u></td></tr>
<tr><th id="4462">4462</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_1_VALUE" data-ref="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_1_VALUE">BNX_MCP_CPU_DEBUG_VECT_PEEK_1_VALUE</dfn>	 (0x7ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4463">4463</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN" data-ref="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN">BNX_MCP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN</dfn>	 (1L&lt;&lt;11)</u></td></tr>
<tr><th id="4464">4464</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_1_SEL" data-ref="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_1_SEL">BNX_MCP_CPU_DEBUG_VECT_PEEK_1_SEL</dfn>	 (0xfL&lt;&lt;12)</u></td></tr>
<tr><th id="4465">4465</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_2_VALUE" data-ref="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_2_VALUE">BNX_MCP_CPU_DEBUG_VECT_PEEK_2_VALUE</dfn>	 (0x7ffL&lt;&lt;16)</u></td></tr>
<tr><th id="4466">4466</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN" data-ref="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN">BNX_MCP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4467">4467</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_2_SEL" data-ref="_M/BNX_MCP_CPU_DEBUG_VECT_PEEK_2_SEL">BNX_MCP_CPU_DEBUG_VECT_PEEK_2_SEL</dfn>	 (0xfL&lt;&lt;28)</u></td></tr>
<tr><th id="4468">4468</th><td></td></tr>
<tr><th id="4469">4469</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR" data-ref="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR">BNX_MCP_CPU_LAST_BRANCH_ADDR</dfn>		0x00145048</u></td></tr>
<tr><th id="4470">4470</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE" data-ref="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE">BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE</dfn>	 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4471">4471</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP" data-ref="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP">BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP</dfn>	 (0L&lt;&lt;1)</u></td></tr>
<tr><th id="4472">4472</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH" data-ref="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH">BNX_MCP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH</dfn> (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4473">4473</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR_LBA" data-ref="_M/BNX_MCP_CPU_LAST_BRANCH_ADDR_LBA">BNX_MCP_CPU_LAST_BRANCH_ADDR_LBA</dfn>	 (0x3fffffffL&lt;&lt;2)</u></td></tr>
<tr><th id="4474">4474</th><td></td></tr>
<tr><th id="4475">4475</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_CPU_REG_FILE" data-ref="_M/BNX_MCP_CPU_REG_FILE">BNX_MCP_CPU_REG_FILE</dfn>			0x00145200</u></td></tr>
<tr><th id="4476">4476</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_DATA" data-ref="_M/BNX_MCP_MCPQ_FTQ_DATA">BNX_MCP_MCPQ_FTQ_DATA</dfn>			0x001453c0</u></td></tr>
<tr><th id="4477">4477</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD">BNX_MCP_MCPQ_FTQ_CMD</dfn>			0x001453f8</u></td></tr>
<tr><th id="4478">4478</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_OFFSET" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_OFFSET">BNX_MCP_MCPQ_FTQ_CMD_OFFSET</dfn>		 (0x3ffL&lt;&lt;0)</u></td></tr>
<tr><th id="4479">4479</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_WR_TOP" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_WR_TOP">BNX_MCP_MCPQ_FTQ_CMD_WR_TOP</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4480">4480</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_WR_TOP_0" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_WR_TOP_0">BNX_MCP_MCPQ_FTQ_CMD_WR_TOP_0</dfn>		 (0L&lt;&lt;10)</u></td></tr>
<tr><th id="4481">4481</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_WR_TOP_1" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_WR_TOP_1">BNX_MCP_MCPQ_FTQ_CMD_WR_TOP_1</dfn>		 (1L&lt;&lt;10)</u></td></tr>
<tr><th id="4482">4482</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_SFT_RESET" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_SFT_RESET">BNX_MCP_MCPQ_FTQ_CMD_SFT_RESET</dfn>		 (1L&lt;&lt;25)</u></td></tr>
<tr><th id="4483">4483</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_RD_DATA" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_RD_DATA">BNX_MCP_MCPQ_FTQ_CMD_RD_DATA</dfn>		 (1L&lt;&lt;26)</u></td></tr>
<tr><th id="4484">4484</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN">BNX_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN</dfn>	 (1L&lt;&lt;27)</u></td></tr>
<tr><th id="4485">4485</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_ADD_DATA" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_ADD_DATA">BNX_MCP_MCPQ_FTQ_CMD_ADD_DATA</dfn>		 (1L&lt;&lt;28)</u></td></tr>
<tr><th id="4486">4486</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR">BNX_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR</dfn>	 (1L&lt;&lt;29)</u></td></tr>
<tr><th id="4487">4487</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_POP" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_POP">BNX_MCP_MCPQ_FTQ_CMD_POP</dfn>		 (1L&lt;&lt;30)</u></td></tr>
<tr><th id="4488">4488</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CMD_BUSY" data-ref="_M/BNX_MCP_MCPQ_FTQ_CMD_BUSY">BNX_MCP_MCPQ_FTQ_CMD_BUSY</dfn>		 (1L&lt;&lt;31)</u></td></tr>
<tr><th id="4489">4489</th><td></td></tr>
<tr><th id="4490">4490</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CTL" data-ref="_M/BNX_MCP_MCPQ_FTQ_CTL">BNX_MCP_MCPQ_FTQ_CTL</dfn>			0x001453fc</u></td></tr>
<tr><th id="4491">4491</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CTL_INTERVENE" data-ref="_M/BNX_MCP_MCPQ_FTQ_CTL_INTERVENE">BNX_MCP_MCPQ_FTQ_CTL_INTERVENE</dfn>		 (1L&lt;&lt;0)</u></td></tr>
<tr><th id="4492">4492</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CTL_OVERFLOW" data-ref="_M/BNX_MCP_MCPQ_FTQ_CTL_OVERFLOW">BNX_MCP_MCPQ_FTQ_CTL_OVERFLOW</dfn>		 (1L&lt;&lt;1)</u></td></tr>
<tr><th id="4493">4493</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE" data-ref="_M/BNX_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE">BNX_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE</dfn>	 (1L&lt;&lt;2)</u></td></tr>
<tr><th id="4494">4494</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CTL_MAX_DEPTH" data-ref="_M/BNX_MCP_MCPQ_FTQ_CTL_MAX_DEPTH">BNX_MCP_MCPQ_FTQ_CTL_MAX_DEPTH</dfn>		 (0x3ffL&lt;&lt;12)</u></td></tr>
<tr><th id="4495">4495</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_MCPQ_FTQ_CTL_CUR_DEPTH" data-ref="_M/BNX_MCP_MCPQ_FTQ_CTL_CUR_DEPTH">BNX_MCP_MCPQ_FTQ_CTL_CUR_DEPTH</dfn>		 (0x3ffL&lt;&lt;22)</u></td></tr>
<tr><th id="4496">4496</th><td></td></tr>
<tr><th id="4497">4497</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_ROM" data-ref="_M/BNX_MCP_ROM">BNX_MCP_ROM</dfn>				0x00150000</u></td></tr>
<tr><th id="4498">4498</th><td><u>#define <dfn class="macro" id="_M/BNX_MCP_SCRATCH" data-ref="_M/BNX_MCP_SCRATCH">BNX_MCP_SCRATCH</dfn>				0x00160000</u></td></tr>
<tr><th id="4499">4499</th><td></td></tr>
<tr><th id="4500">4500</th><td><u>#define <dfn class="macro" id="_M/BNX_SHM_HDR_SIGNATURE" data-ref="_M/BNX_SHM_HDR_SIGNATURE">BNX_SHM_HDR_SIGNATURE</dfn>			BNX_MCP_SCRATCH</u></td></tr>
<tr><th id="4501">4501</th><td><u>#define <dfn class="macro" id="_M/BNX_SHM_HDR_SIGNATURE_SIG_MASK" data-ref="_M/BNX_SHM_HDR_SIGNATURE_SIG_MASK">BNX_SHM_HDR_SIGNATURE_SIG_MASK</dfn>		0xffff0000</u></td></tr>
<tr><th id="4502">4502</th><td><u>#define <dfn class="macro" id="_M/BNX_SHM_HDR_SIGNATURE_SIG" data-ref="_M/BNX_SHM_HDR_SIGNATURE_SIG">BNX_SHM_HDR_SIGNATURE_SIG</dfn>		0x53530000</u></td></tr>
<tr><th id="4503">4503</th><td><u>#define <dfn class="macro" id="_M/BNX_SHM_HDR_SIGNATURE_VER_MASK" data-ref="_M/BNX_SHM_HDR_SIGNATURE_VER_MASK">BNX_SHM_HDR_SIGNATURE_VER_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="4504">4504</th><td><u>#define <dfn class="macro" id="_M/BNX_SHM_HDR_SIGNATURE_VER_ONE" data-ref="_M/BNX_SHM_HDR_SIGNATURE_VER_ONE">BNX_SHM_HDR_SIGNATURE_VER_ONE</dfn>		0x00000001</u></td></tr>
<tr><th id="4505">4505</th><td></td></tr>
<tr><th id="4506">4506</th><td><u>#define <dfn class="macro" id="_M/BNX_SHM_HDR_ADDR_0" data-ref="_M/BNX_SHM_HDR_ADDR_0">BNX_SHM_HDR_ADDR_0</dfn>			BNX_MCP_SCRATCH + 4</u></td></tr>
<tr><th id="4507">4507</th><td><u>#define <dfn class="macro" id="_M/BNX_SHM_HDR_ADDR_1" data-ref="_M/BNX_SHM_HDR_ADDR_1">BNX_SHM_HDR_ADDR_1</dfn>			BNX_MCP_SCRATCH + 8</u></td></tr>
<tr><th id="4508">4508</th><td></td></tr>
<tr><th id="4509">4509</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="4510">4510</th><td><i>/* End machine generated definitions.					  */</i></td></tr>
<tr><th id="4511">4511</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="4512">4512</th><td></td></tr>
<tr><th id="4513">4513</th><td><u>#define <dfn class="macro" id="_M/NUM_MC_HASH_REGISTERS" data-ref="_M/NUM_MC_HASH_REGISTERS">NUM_MC_HASH_REGISTERS</dfn>	8</u></td></tr>
<tr><th id="4514">4514</th><td></td></tr>
<tr><th id="4515">4515</th><td></td></tr>
<tr><th id="4516">4516</th><td><i>/* PHY_ID1: bits 31-16; PHY_ID2: bits 15-0.  */</i></td></tr>
<tr><th id="4517">4517</th><td><u>#define <dfn class="macro" id="_M/PHY_BCM5706_PHY_ID" data-ref="_M/PHY_BCM5706_PHY_ID">PHY_BCM5706_PHY_ID</dfn>			0x00206160</u></td></tr>
<tr><th id="4518">4518</th><td></td></tr>
<tr><th id="4519">4519</th><td><u>#define <dfn class="macro" id="_M/PHY_ID" data-ref="_M/PHY_ID">PHY_ID</dfn>(id)				((id) &amp; 0xfffffff0)</u></td></tr>
<tr><th id="4520">4520</th><td><u>#define <dfn class="macro" id="_M/PHY_REV_ID" data-ref="_M/PHY_REV_ID">PHY_REV_ID</dfn>(id)				((id) &amp; 0xf)</u></td></tr>
<tr><th id="4521">4521</th><td></td></tr>
<tr><th id="4522">4522</th><td><i>/* 5708 Serdes PHY registers */</i></td></tr>
<tr><th id="4523">4523</th><td></td></tr>
<tr><th id="4524">4524</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_UP1" data-ref="_M/BCM5708S_UP1">BCM5708S_UP1</dfn>				0xb</u></td></tr>
<tr><th id="4525">4525</th><td></td></tr>
<tr><th id="4526">4526</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_UP1_2G5" data-ref="_M/BCM5708S_UP1_2G5">BCM5708S_UP1_2G5</dfn>			0x1</u></td></tr>
<tr><th id="4527">4527</th><td></td></tr>
<tr><th id="4528">4528</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_BLK_ADDR" data-ref="_M/BCM5708S_BLK_ADDR">BCM5708S_BLK_ADDR</dfn>			0x1f</u></td></tr>
<tr><th id="4529">4529</th><td></td></tr>
<tr><th id="4530">4530</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_BLK_ADDR_DIG" data-ref="_M/BCM5708S_BLK_ADDR_DIG">BCM5708S_BLK_ADDR_DIG</dfn>			0x0000</u></td></tr>
<tr><th id="4531">4531</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_BLK_ADDR_DIG3" data-ref="_M/BCM5708S_BLK_ADDR_DIG3">BCM5708S_BLK_ADDR_DIG3</dfn>			0x0002</u></td></tr>
<tr><th id="4532">4532</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_BLK_ADDR_TX_MISC" data-ref="_M/BCM5708S_BLK_ADDR_TX_MISC">BCM5708S_BLK_ADDR_TX_MISC</dfn>		0x0005</u></td></tr>
<tr><th id="4533">4533</th><td></td></tr>
<tr><th id="4534">4534</th><td><i>/* Digital Block */</i></td></tr>
<tr><th id="4535">4535</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_CTL1" data-ref="_M/BCM5708S_1000X_CTL1">BCM5708S_1000X_CTL1</dfn>			0x10</u></td></tr>
<tr><th id="4536">4536</th><td></td></tr>
<tr><th id="4537">4537</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_CTL1_FIBER_MODE" data-ref="_M/BCM5708S_1000X_CTL1_FIBER_MODE">BCM5708S_1000X_CTL1_FIBER_MODE</dfn>		0x0001</u></td></tr>
<tr><th id="4538">4538</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_CTL1_AUTODET_EN" data-ref="_M/BCM5708S_1000X_CTL1_AUTODET_EN">BCM5708S_1000X_CTL1_AUTODET_EN</dfn>		0x0010</u></td></tr>
<tr><th id="4539">4539</th><td></td></tr>
<tr><th id="4540">4540</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_CTL2" data-ref="_M/BCM5708S_1000X_CTL2">BCM5708S_1000X_CTL2</dfn>			0x11</u></td></tr>
<tr><th id="4541">4541</th><td></td></tr>
<tr><th id="4542">4542</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_CTL2_PLLEL_DET_EN" data-ref="_M/BCM5708S_1000X_CTL2_PLLEL_DET_EN">BCM5708S_1000X_CTL2_PLLEL_DET_EN</dfn>	0x0001</u></td></tr>
<tr><th id="4543">4543</th><td></td></tr>
<tr><th id="4544">4544</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1" data-ref="_M/BCM5708S_1000X_STAT1">BCM5708S_1000X_STAT1</dfn>			0x14</u></td></tr>
<tr><th id="4545">4545</th><td></td></tr>
<tr><th id="4546">4546</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_SGMII" data-ref="_M/BCM5708S_1000X_STAT1_SGMII">BCM5708S_1000X_STAT1_SGMII</dfn>		0x0001</u></td></tr>
<tr><th id="4547">4547</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_LINK" data-ref="_M/BCM5708S_1000X_STAT1_LINK">BCM5708S_1000X_STAT1_LINK</dfn>		0x0002</u></td></tr>
<tr><th id="4548">4548</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_FD" data-ref="_M/BCM5708S_1000X_STAT1_FD">BCM5708S_1000X_STAT1_FD</dfn>			0x0004</u></td></tr>
<tr><th id="4549">4549</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_SPEED_MASK" data-ref="_M/BCM5708S_1000X_STAT1_SPEED_MASK">BCM5708S_1000X_STAT1_SPEED_MASK</dfn>		0x0018</u></td></tr>
<tr><th id="4550">4550</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_SPEED_10" data-ref="_M/BCM5708S_1000X_STAT1_SPEED_10">BCM5708S_1000X_STAT1_SPEED_10</dfn>		0x0000</u></td></tr>
<tr><th id="4551">4551</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_SPEED_100" data-ref="_M/BCM5708S_1000X_STAT1_SPEED_100">BCM5708S_1000X_STAT1_SPEED_100</dfn>		0x0008</u></td></tr>
<tr><th id="4552">4552</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_SPEED_1G" data-ref="_M/BCM5708S_1000X_STAT1_SPEED_1G">BCM5708S_1000X_STAT1_SPEED_1G</dfn>		0x0010</u></td></tr>
<tr><th id="4553">4553</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_SPEED_2G5" data-ref="_M/BCM5708S_1000X_STAT1_SPEED_2G5">BCM5708S_1000X_STAT1_SPEED_2G5</dfn>		0x0018</u></td></tr>
<tr><th id="4554">4554</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_TX_PAUSE" data-ref="_M/BCM5708S_1000X_STAT1_TX_PAUSE">BCM5708S_1000X_STAT1_TX_PAUSE</dfn>		0x0020</u></td></tr>
<tr><th id="4555">4555</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_1000X_STAT1_RX_PAUSE" data-ref="_M/BCM5708S_1000X_STAT1_RX_PAUSE">BCM5708S_1000X_STAT1_RX_PAUSE</dfn>		0x0040</u></td></tr>
<tr><th id="4556">4556</th><td></td></tr>
<tr><th id="4557">4557</th><td><i>/* Digital3 Block */</i></td></tr>
<tr><th id="4558">4558</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_DIG_3_0" data-ref="_M/BCM5708S_DIG_3_0">BCM5708S_DIG_3_0</dfn>			0x10</u></td></tr>
<tr><th id="4559">4559</th><td></td></tr>
<tr><th id="4560">4560</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_DIG_3_0_USE_IEEE" data-ref="_M/BCM5708S_DIG_3_0_USE_IEEE">BCM5708S_DIG_3_0_USE_IEEE</dfn>		0x0001</u></td></tr>
<tr><th id="4561">4561</th><td></td></tr>
<tr><th id="4562">4562</th><td><i>/* Tx/Misc Block */</i></td></tr>
<tr><th id="4563">4563</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_TX_ACTL1" data-ref="_M/BCM5708S_TX_ACTL1">BCM5708S_TX_ACTL1</dfn>			0x15</u></td></tr>
<tr><th id="4564">4564</th><td></td></tr>
<tr><th id="4565">4565</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_TX_ACTL1_DRIVER_VCM" data-ref="_M/BCM5708S_TX_ACTL1_DRIVER_VCM">BCM5708S_TX_ACTL1_DRIVER_VCM</dfn>		0x30</u></td></tr>
<tr><th id="4566">4566</th><td></td></tr>
<tr><th id="4567">4567</th><td><u>#define <dfn class="macro" id="_M/BCM5708S_TX_ACTL3" data-ref="_M/BCM5708S_TX_ACTL3">BCM5708S_TX_ACTL3</dfn>			0x17</u></td></tr>
<tr><th id="4568">4568</th><td></td></tr>
<tr><th id="4569">4569</th><td><u>#define <dfn class="macro" id="_M/RX_COPY_THRESH" data-ref="_M/RX_COPY_THRESH">RX_COPY_THRESH</dfn>			92</u></td></tr>
<tr><th id="4570">4570</th><td></td></tr>
<tr><th id="4571">4571</th><td><u>#define <dfn class="macro" id="_M/DMA_READ_CHANS" data-ref="_M/DMA_READ_CHANS">DMA_READ_CHANS</dfn>		5</u></td></tr>
<tr><th id="4572">4572</th><td><u>#define <dfn class="macro" id="_M/DMA_WRITE_CHANS" data-ref="_M/DMA_WRITE_CHANS">DMA_WRITE_CHANS</dfn>		3</u></td></tr>
<tr><th id="4573">4573</th><td></td></tr>
<tr><th id="4574">4574</th><td><i>/* Use the natural page size of the host CPU. */</i></td></tr>
<tr><th id="4575">4575</th><td><u>#define <dfn class="macro" id="_M/BCM_PAGE_BITS" data-ref="_M/BCM_PAGE_BITS">BCM_PAGE_BITS</dfn>		PAGE_SHIFT</u></td></tr>
<tr><th id="4576">4576</th><td><u>#define <dfn class="macro" id="_M/BCM_PAGE_SIZE" data-ref="_M/BCM_PAGE_SIZE">BCM_PAGE_SIZE</dfn>		PAGE_SIZE</u></td></tr>
<tr><th id="4577">4577</th><td></td></tr>
<tr><th id="4578">4578</th><td><u>#define <dfn class="macro" id="_M/TX_PAGES" data-ref="_M/TX_PAGES">TX_PAGES</dfn>		2</u></td></tr>
<tr><th id="4579">4579</th><td><u>#define <dfn class="macro" id="_M/TOTAL_TX_BD_PER_PAGE" data-ref="_M/TOTAL_TX_BD_PER_PAGE">TOTAL_TX_BD_PER_PAGE</dfn>	(BCM_PAGE_SIZE / sizeof(struct tx_bd))</u></td></tr>
<tr><th id="4580">4580</th><td><u>#define <dfn class="macro" id="_M/USABLE_TX_BD_PER_PAGE" data-ref="_M/USABLE_TX_BD_PER_PAGE">USABLE_TX_BD_PER_PAGE</dfn>	(TOTAL_TX_BD_PER_PAGE - 1)</u></td></tr>
<tr><th id="4581">4581</th><td><u>#define <dfn class="macro" id="_M/TOTAL_TX_BD" data-ref="_M/TOTAL_TX_BD">TOTAL_TX_BD</dfn>		(TOTAL_TX_BD_PER_PAGE * TX_PAGES)</u></td></tr>
<tr><th id="4582">4582</th><td><u>#define <dfn class="macro" id="_M/USABLE_TX_BD" data-ref="_M/USABLE_TX_BD">USABLE_TX_BD</dfn>		(USABLE_TX_BD_PER_PAGE * TX_PAGES)</u></td></tr>
<tr><th id="4583">4583</th><td><u>#define <dfn class="macro" id="_M/MAX_TX_BD" data-ref="_M/MAX_TX_BD">MAX_TX_BD</dfn>		(TOTAL_TX_BD - 1)</u></td></tr>
<tr><th id="4584">4584</th><td></td></tr>
<tr><th id="4585">4585</th><td><u>#define <dfn class="macro" id="_M/RX_PAGES" data-ref="_M/RX_PAGES">RX_PAGES</dfn>		2</u></td></tr>
<tr><th id="4586">4586</th><td><u>#define <dfn class="macro" id="_M/TOTAL_RX_BD_PER_PAGE" data-ref="_M/TOTAL_RX_BD_PER_PAGE">TOTAL_RX_BD_PER_PAGE</dfn>	(BCM_PAGE_SIZE / sizeof(struct rx_bd))</u></td></tr>
<tr><th id="4587">4587</th><td><u>#define <dfn class="macro" id="_M/USABLE_RX_BD_PER_PAGE" data-ref="_M/USABLE_RX_BD_PER_PAGE">USABLE_RX_BD_PER_PAGE</dfn>	(TOTAL_RX_BD_PER_PAGE - 1)</u></td></tr>
<tr><th id="4588">4588</th><td><u>#define <dfn class="macro" id="_M/TOTAL_RX_BD" data-ref="_M/TOTAL_RX_BD">TOTAL_RX_BD</dfn>		(TOTAL_RX_BD_PER_PAGE * RX_PAGES)</u></td></tr>
<tr><th id="4589">4589</th><td><u>#define <dfn class="macro" id="_M/USABLE_RX_BD" data-ref="_M/USABLE_RX_BD">USABLE_RX_BD</dfn>		(USABLE_RX_BD_PER_PAGE * RX_PAGES)</u></td></tr>
<tr><th id="4590">4590</th><td><u>#define <dfn class="macro" id="_M/MAX_RX_BD" data-ref="_M/MAX_RX_BD">MAX_RX_BD</dfn>		(TOTAL_RX_BD - 1)</u></td></tr>
<tr><th id="4591">4591</th><td></td></tr>
<tr><th id="4592">4592</th><td><u>#define <dfn class="macro" id="_M/NEXT_TX_BD" data-ref="_M/NEXT_TX_BD">NEXT_TX_BD</dfn>(x)	(((x) &amp; USABLE_TX_BD_PER_PAGE) ==	\</u></td></tr>
<tr><th id="4593">4593</th><td><u>	    (USABLE_TX_BD_PER_PAGE - 1)) ? (x) + 2 : (x) + 1</u></td></tr>
<tr><th id="4594">4594</th><td></td></tr>
<tr><th id="4595">4595</th><td><u>#define <dfn class="macro" id="_M/TX_CHAIN_IDX" data-ref="_M/TX_CHAIN_IDX">TX_CHAIN_IDX</dfn>(x)	((x) &amp; MAX_TX_BD)</u></td></tr>
<tr><th id="4596">4596</th><td></td></tr>
<tr><th id="4597">4597</th><td><u>#define <dfn class="macro" id="_M/TX_PAGE" data-ref="_M/TX_PAGE">TX_PAGE</dfn>(x)	(((x) &amp; ~USABLE_TX_BD_PER_PAGE) &gt;&gt; (BCM_PAGE_BITS - 4))</u></td></tr>
<tr><th id="4598">4598</th><td><u>#define <dfn class="macro" id="_M/TX_IDX" data-ref="_M/TX_IDX">TX_IDX</dfn>(x)	((x) &amp; USABLE_TX_BD_PER_PAGE)</u></td></tr>
<tr><th id="4599">4599</th><td></td></tr>
<tr><th id="4600">4600</th><td><u>#define <dfn class="macro" id="_M/NEXT_RX_BD" data-ref="_M/NEXT_RX_BD">NEXT_RX_BD</dfn>(x)	(((x) &amp; USABLE_RX_BD_PER_PAGE) ==	\</u></td></tr>
<tr><th id="4601">4601</th><td><u>	    (USABLE_RX_BD_PER_PAGE - 1)) ? (x) + 2 : (x) + 1</u></td></tr>
<tr><th id="4602">4602</th><td></td></tr>
<tr><th id="4603">4603</th><td><u>#define <dfn class="macro" id="_M/RX_CHAIN_IDX" data-ref="_M/RX_CHAIN_IDX">RX_CHAIN_IDX</dfn>(x)	((x) &amp; MAX_RX_BD)</u></td></tr>
<tr><th id="4604">4604</th><td></td></tr>
<tr><th id="4605">4605</th><td><u>#define <dfn class="macro" id="_M/RX_PAGE" data-ref="_M/RX_PAGE">RX_PAGE</dfn>(x)	(((x) &amp; ~USABLE_RX_BD_PER_PAGE) &gt;&gt; (BCM_PAGE_BITS - 4))</u></td></tr>
<tr><th id="4606">4606</th><td><u>#define <dfn class="macro" id="_M/RX_IDX" data-ref="_M/RX_IDX">RX_IDX</dfn>(x)	((x) &amp; USABLE_RX_BD_PER_PAGE)</u></td></tr>
<tr><th id="4607">4607</th><td></td></tr>
<tr><th id="4608">4608</th><td><i>/* Context size. */</i></td></tr>
<tr><th id="4609">4609</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_SHIFT" data-ref="_M/BNX_CTX_SHIFT">BNX_CTX_SHIFT</dfn>			7</u></td></tr>
<tr><th id="4610">4610</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_SIZE" data-ref="_M/BNX_CTX_SIZE">BNX_CTX_SIZE</dfn>			(1 &lt;&lt; BNX_CTX_SHIFT)</u></td></tr>
<tr><th id="4611">4611</th><td><u>#define <dfn class="macro" id="_M/BNX_CTX_MASK" data-ref="_M/BNX_CTX_MASK">BNX_CTX_MASK</dfn>			(BNX_CTX_SIZE - 1)</u></td></tr>
<tr><th id="4612">4612</th><td><u>#define <dfn class="macro" id="_M/GET_CID_ADDR" data-ref="_M/GET_CID_ADDR">GET_CID_ADDR</dfn>(_cid)		((_cid) &lt;&lt; BNX_CTX_SHIFT)</u></td></tr>
<tr><th id="4613">4613</th><td><u>#define <dfn class="macro" id="_M/GET_CID" data-ref="_M/GET_CID">GET_CID</dfn>(_cid_addr)		((_cid_addr) &gt;&gt; BNX_CTX_SHIFT)</u></td></tr>
<tr><th id="4614">4614</th><td></td></tr>
<tr><th id="4615">4615</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_CTX_SHIFT" data-ref="_M/BNX_PHY_CTX_SHIFT">BNX_PHY_CTX_SHIFT</dfn>		6</u></td></tr>
<tr><th id="4616">4616</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_CTX_SIZE" data-ref="_M/BNX_PHY_CTX_SIZE">BNX_PHY_CTX_SIZE</dfn>		(1 &lt;&lt; BNX_PHY_CTX_SHIFT)</u></td></tr>
<tr><th id="4617">4617</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_CTX_MASK" data-ref="_M/BNX_PHY_CTX_MASK">BNX_PHY_CTX_MASK</dfn>		(BNX_PHY_CTX_SIZE - 1)</u></td></tr>
<tr><th id="4618">4618</th><td><u>#define <dfn class="macro" id="_M/GET_PCID_ADDR" data-ref="_M/GET_PCID_ADDR">GET_PCID_ADDR</dfn>(_pcid)		((_pcid) &lt;&lt; PHY_BNX_CTX_SHIFT)</u></td></tr>
<tr><th id="4619">4619</th><td><u>#define <dfn class="macro" id="_M/GET_PCID" data-ref="_M/GET_PCID">GET_PCID</dfn>(_pcid_addr)		((_pcid_addr) &gt;&gt; PHY_BNX_CTX_SHIFT)</u></td></tr>
<tr><th id="4620">4620</th><td></td></tr>
<tr><th id="4621">4621</th><td><u>#define <dfn class="macro" id="_M/BNX_MB_KERNEL_CTX_SHIFT" data-ref="_M/BNX_MB_KERNEL_CTX_SHIFT">BNX_MB_KERNEL_CTX_SHIFT</dfn>		8</u></td></tr>
<tr><th id="4622">4622</th><td><u>#define <dfn class="macro" id="_M/BNX_MB_KERNEL_CTX_SIZE" data-ref="_M/BNX_MB_KERNEL_CTX_SIZE">BNX_MB_KERNEL_CTX_SIZE</dfn>		(1 &lt;&lt; BNX_MB_KERNEL_CTX_SHIFT)</u></td></tr>
<tr><th id="4623">4623</th><td><u>#define <dfn class="macro" id="_M/BNX_MB_KERNEL_CTX_MASK" data-ref="_M/BNX_MB_KERNEL_CTX_MASK">BNX_MB_KERNEL_CTX_MASK</dfn>		(BNX_MB_KERNEL_CTX_SIZE - 1)</u></td></tr>
<tr><th id="4624">4624</th><td><u>#define <dfn class="macro" id="_M/BNX_MB_GET_CID_ADDR" data-ref="_M/BNX_MB_GET_CID_ADDR">BNX_MB_GET_CID_ADDR</dfn>(_cid)	(0x10000 + ((_cid) &lt;&lt; BNX_MB_KERNEL_CTX_SHIFT))</u></td></tr>
<tr><th id="4625">4625</th><td></td></tr>
<tr><th id="4626">4626</th><td><u>#define <dfn class="macro" id="_M/MAX_CID_CNT" data-ref="_M/MAX_CID_CNT">MAX_CID_CNT</dfn>		0x4000</u></td></tr>
<tr><th id="4627">4627</th><td><u>#define <dfn class="macro" id="_M/MAX_CID_ADDR" data-ref="_M/MAX_CID_ADDR">MAX_CID_ADDR</dfn>		(GET_CID_ADDR(MAX_CID_CNT))</u></td></tr>
<tr><th id="4628">4628</th><td><u>#define <dfn class="macro" id="_M/INVALID_CID_ADDR" data-ref="_M/INVALID_CID_ADDR">INVALID_CID_ADDR</dfn>	0xffffffff</u></td></tr>
<tr><th id="4629">4629</th><td></td></tr>
<tr><th id="4630">4630</th><td><u>#define <dfn class="macro" id="_M/TX_CID" data-ref="_M/TX_CID">TX_CID</dfn>			16</u></td></tr>
<tr><th id="4631">4631</th><td><u>#define <dfn class="macro" id="_M/RX_CID" data-ref="_M/RX_CID">RX_CID</dfn>			0</u></td></tr>
<tr><th id="4632">4632</th><td></td></tr>
<tr><th id="4633">4633</th><td><u>#define <dfn class="macro" id="_M/MB_TX_CID_ADDR" data-ref="_M/MB_TX_CID_ADDR">MB_TX_CID_ADDR</dfn>		BNX_MB_GET_CID_ADDR(TX_CID)</u></td></tr>
<tr><th id="4634">4634</th><td><u>#define <dfn class="macro" id="_M/MB_RX_CID_ADDR" data-ref="_M/MB_RX_CID_ADDR">MB_RX_CID_ADDR</dfn>		BNX_MB_GET_CID_ADDR(RX_CID)</u></td></tr>
<tr><th id="4635">4635</th><td></td></tr>
<tr><th id="4636">4636</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="4637">4637</th><td><i>/* BNX Processor Firmwware Load Definitions				    */</i></td></tr>
<tr><th id="4638">4638</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="4639">4639</th><td></td></tr>
<tr><th id="4640">4640</th><td><b>struct</b> <dfn class="type def" id="cpu_reg" title='cpu_reg' data-ref="cpu_reg" data-ref-filename="cpu_reg">cpu_reg</dfn> {</td></tr>
<tr><th id="4641">4641</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::mode" title='cpu_reg::mode' data-ref="cpu_reg::mode" data-ref-filename="cpu_reg..mode">mode</dfn>;</td></tr>
<tr><th id="4642">4642</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::mode_value_halt" title='cpu_reg::mode_value_halt' data-ref="cpu_reg::mode_value_halt" data-ref-filename="cpu_reg..mode_value_halt">mode_value_halt</dfn>;</td></tr>
<tr><th id="4643">4643</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::mode_value_sstep" title='cpu_reg::mode_value_sstep' data-ref="cpu_reg::mode_value_sstep" data-ref-filename="cpu_reg..mode_value_sstep">mode_value_sstep</dfn>;</td></tr>
<tr><th id="4644">4644</th><td></td></tr>
<tr><th id="4645">4645</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::state" title='cpu_reg::state' data-ref="cpu_reg::state" data-ref-filename="cpu_reg..state">state</dfn>;</td></tr>
<tr><th id="4646">4646</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::state_value_clear" title='cpu_reg::state_value_clear' data-ref="cpu_reg::state_value_clear" data-ref-filename="cpu_reg..state_value_clear">state_value_clear</dfn>;</td></tr>
<tr><th id="4647">4647</th><td></td></tr>
<tr><th id="4648">4648</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::gpr0" title='cpu_reg::gpr0' data-ref="cpu_reg::gpr0" data-ref-filename="cpu_reg..gpr0">gpr0</dfn>;</td></tr>
<tr><th id="4649">4649</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::evmask" title='cpu_reg::evmask' data-ref="cpu_reg::evmask" data-ref-filename="cpu_reg..evmask">evmask</dfn>;</td></tr>
<tr><th id="4650">4650</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::pc" title='cpu_reg::pc' data-ref="cpu_reg::pc" data-ref-filename="cpu_reg..pc">pc</dfn>;</td></tr>
<tr><th id="4651">4651</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::inst" title='cpu_reg::inst' data-ref="cpu_reg::inst" data-ref-filename="cpu_reg..inst">inst</dfn>;</td></tr>
<tr><th id="4652">4652</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::bp" title='cpu_reg::bp' data-ref="cpu_reg::bp" data-ref-filename="cpu_reg..bp">bp</dfn>;</td></tr>
<tr><th id="4653">4653</th><td></td></tr>
<tr><th id="4654">4654</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::spad_base" title='cpu_reg::spad_base' data-ref="cpu_reg::spad_base" data-ref-filename="cpu_reg..spad_base">spad_base</dfn>;</td></tr>
<tr><th id="4655">4655</th><td></td></tr>
<tr><th id="4656">4656</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="cpu_reg::mips_view_base" title='cpu_reg::mips_view_base' data-ref="cpu_reg::mips_view_base" data-ref-filename="cpu_reg..mips_view_base">mips_view_base</dfn>;</td></tr>
<tr><th id="4657">4657</th><td>};</td></tr>
<tr><th id="4658">4658</th><td></td></tr>
<tr><th id="4659">4659</th><td><b>struct</b> <dfn class="type def" id="fw_info" title='fw_info' data-ref="fw_info" data-ref-filename="fw_info">fw_info</dfn> {</td></tr>
<tr><th id="4660">4660</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::ver_major" title='fw_info::ver_major' data-ref="fw_info::ver_major" data-ref-filename="fw_info..ver_major">ver_major</dfn>;</td></tr>
<tr><th id="4661">4661</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::ver_minor" title='fw_info::ver_minor' data-ref="fw_info::ver_minor" data-ref-filename="fw_info..ver_minor">ver_minor</dfn>;</td></tr>
<tr><th id="4662">4662</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::ver_fix" title='fw_info::ver_fix' data-ref="fw_info::ver_fix" data-ref-filename="fw_info..ver_fix">ver_fix</dfn>;</td></tr>
<tr><th id="4663">4663</th><td></td></tr>
<tr><th id="4664">4664</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::start_addr" title='fw_info::start_addr' data-ref="fw_info::start_addr" data-ref-filename="fw_info..start_addr">start_addr</dfn>;</td></tr>
<tr><th id="4665">4665</th><td></td></tr>
<tr><th id="4666">4666</th><td>	<i>/* Text section. */</i></td></tr>
<tr><th id="4667">4667</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::text_addr" title='fw_info::text_addr' data-ref="fw_info::text_addr" data-ref-filename="fw_info..text_addr">text_addr</dfn>;</td></tr>
<tr><th id="4668">4668</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::text_len" title='fw_info::text_len' data-ref="fw_info::text_len" data-ref-filename="fw_info..text_len">text_len</dfn>;</td></tr>
<tr><th id="4669">4669</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::text_index" title='fw_info::text_index' data-ref="fw_info::text_index" data-ref-filename="fw_info..text_index">text_index</dfn>;</td></tr>
<tr><th id="4670">4670</th><td>	<em>const</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl field" id="fw_info::text" title='fw_info::text' data-ref="fw_info::text" data-ref-filename="fw_info..text">text</dfn>;</td></tr>
<tr><th id="4671">4671</th><td></td></tr>
<tr><th id="4672">4672</th><td>	<i>/* Data section. */</i></td></tr>
<tr><th id="4673">4673</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::data_addr" title='fw_info::data_addr' data-ref="fw_info::data_addr" data-ref-filename="fw_info..data_addr">data_addr</dfn>;</td></tr>
<tr><th id="4674">4674</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::data_len" title='fw_info::data_len' data-ref="fw_info::data_len" data-ref-filename="fw_info..data_len">data_len</dfn>;</td></tr>
<tr><th id="4675">4675</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::data_index" title='fw_info::data_index' data-ref="fw_info::data_index" data-ref-filename="fw_info..data_index">data_index</dfn>;</td></tr>
<tr><th id="4676">4676</th><td>	<em>const</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl field" id="fw_info::data" title='fw_info::data' data-ref="fw_info::data" data-ref-filename="fw_info..data">data</dfn>;</td></tr>
<tr><th id="4677">4677</th><td></td></tr>
<tr><th id="4678">4678</th><td>	<i>/* SBSS section. */</i></td></tr>
<tr><th id="4679">4679</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::sbss_addr" title='fw_info::sbss_addr' data-ref="fw_info::sbss_addr" data-ref-filename="fw_info..sbss_addr">sbss_addr</dfn>;</td></tr>
<tr><th id="4680">4680</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::sbss_len" title='fw_info::sbss_len' data-ref="fw_info::sbss_len" data-ref-filename="fw_info..sbss_len">sbss_len</dfn>;</td></tr>
<tr><th id="4681">4681</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::sbss_index" title='fw_info::sbss_index' data-ref="fw_info::sbss_index" data-ref-filename="fw_info..sbss_index">sbss_index</dfn>;</td></tr>
<tr><th id="4682">4682</th><td>	<em>const</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl field" id="fw_info::sbss" title='fw_info::sbss' data-ref="fw_info::sbss" data-ref-filename="fw_info..sbss">sbss</dfn>;</td></tr>
<tr><th id="4683">4683</th><td></td></tr>
<tr><th id="4684">4684</th><td>	<i>/* BSS section. */</i></td></tr>
<tr><th id="4685">4685</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::bss_addr" title='fw_info::bss_addr' data-ref="fw_info::bss_addr" data-ref-filename="fw_info..bss_addr">bss_addr</dfn>;</td></tr>
<tr><th id="4686">4686</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::bss_len" title='fw_info::bss_len' data-ref="fw_info::bss_len" data-ref-filename="fw_info..bss_len">bss_len</dfn>;</td></tr>
<tr><th id="4687">4687</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::bss_index" title='fw_info::bss_index' data-ref="fw_info::bss_index" data-ref-filename="fw_info..bss_index">bss_index</dfn>;</td></tr>
<tr><th id="4688">4688</th><td>	<em>const</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl field" id="fw_info::bss" title='fw_info::bss' data-ref="fw_info::bss" data-ref-filename="fw_info..bss">bss</dfn>;</td></tr>
<tr><th id="4689">4689</th><td></td></tr>
<tr><th id="4690">4690</th><td>	<i>/* Read-only section. */</i></td></tr>
<tr><th id="4691">4691</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::rodata_addr" title='fw_info::rodata_addr' data-ref="fw_info::rodata_addr" data-ref-filename="fw_info..rodata_addr">rodata_addr</dfn>;</td></tr>
<tr><th id="4692">4692</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::rodata_len" title='fw_info::rodata_len' data-ref="fw_info::rodata_len" data-ref-filename="fw_info..rodata_len">rodata_len</dfn>;</td></tr>
<tr><th id="4693">4693</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="fw_info::rodata_index" title='fw_info::rodata_index' data-ref="fw_info::rodata_index" data-ref-filename="fw_info..rodata_index">rodata_index</dfn>;</td></tr>
<tr><th id="4694">4694</th><td>	<em>const</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="decl field" id="fw_info::rodata" title='fw_info::rodata' data-ref="fw_info::rodata" data-ref-filename="fw_info..rodata">rodata</dfn>;</td></tr>
<tr><th id="4695">4695</th><td>};</td></tr>
<tr><th id="4696">4696</th><td></td></tr>
<tr><th id="4697">4697</th><td><b>struct</b> <dfn class="type def" id="bnx_rv2p_header" title='bnx_rv2p_header' data-ref="bnx_rv2p_header" data-ref-filename="bnx_rv2p_header">bnx_rv2p_header</dfn> {</td></tr>
<tr><th id="4698">4698</th><td>	<em>int</em>		<dfn class="decl field" id="bnx_rv2p_header::bnx_rv2p_proc1len" title='bnx_rv2p_header::bnx_rv2p_proc1len' data-ref="bnx_rv2p_header::bnx_rv2p_proc1len" data-ref-filename="bnx_rv2p_header..bnx_rv2p_proc1len">bnx_rv2p_proc1len</dfn>;</td></tr>
<tr><th id="4699">4699</th><td>	<em>int</em>		<dfn class="decl field" id="bnx_rv2p_header::bnx_rv2p_proc2len" title='bnx_rv2p_header::bnx_rv2p_proc2len' data-ref="bnx_rv2p_header::bnx_rv2p_proc2len" data-ref-filename="bnx_rv2p_header..bnx_rv2p_proc2len">bnx_rv2p_proc2len</dfn>;</td></tr>
<tr><th id="4700">4700</th><td></td></tr>
<tr><th id="4701">4701</th><td>	<i>/*</i></td></tr>
<tr><th id="4702">4702</th><td><i>	 * Followed by blocks of data, each sized according to</i></td></tr>
<tr><th id="4703">4703</th><td><i>	 * the (rather obvious) block length stated above.</i></td></tr>
<tr><th id="4704">4704</th><td><i>	 */</i></td></tr>
<tr><th id="4705">4705</th><td>};</td></tr>
<tr><th id="4706">4706</th><td></td></tr>
<tr><th id="4707">4707</th><td><i>/*</i></td></tr>
<tr><th id="4708">4708</th><td><i> * The RV2P block must be configured for the system</i></td></tr>
<tr><th id="4709">4709</th><td><i> * page size, or more specifically, the number of</i></td></tr>
<tr><th id="4710">4710</th><td><i> * usable rx_bd's per page, and should be called</i></td></tr>
<tr><th id="4711">4711</th><td><i> * as follows prior to loading the RV2P firmware:</i></td></tr>
<tr><th id="4712">4712</th><td><i> *</i></td></tr>
<tr><th id="4713">4713</th><td><i> * BNX_RV2P_PROC2_CHG_MAX_BD_PAGE(USABLE_RX_BD_PER_PAGE)</i></td></tr>
<tr><th id="4714">4714</th><td><i> *</i></td></tr>
<tr><th id="4715">4715</th><td><i> * The default value is 0xFF.</i></td></tr>
<tr><th id="4716">4716</th><td><i> */</i></td></tr>
<tr><th id="4717">4717</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC2_MAX_BD_PAGE_LOC" data-ref="_M/BNX_RV2P_PROC2_MAX_BD_PAGE_LOC">BNX_RV2P_PROC2_MAX_BD_PAGE_LOC</dfn>	5</u></td></tr>
<tr><th id="4718">4718</th><td><u>#define <dfn class="macro" id="_M/BNX_RV2P_PROC2_CHG_MAX_BD_PAGE" data-ref="_M/BNX_RV2P_PROC2_CHG_MAX_BD_PAGE">BNX_RV2P_PROC2_CHG_MAX_BD_PAGE</dfn>(_rv2p, _v) {			\</u></td></tr>
<tr><th id="4719">4719</th><td><u>	_rv2p[BNX_RV2P_PROC2_MAX_BD_PAGE_LOC] =				\</u></td></tr>
<tr><th id="4720">4720</th><td><u>	(_rv2p[BNX_RV2P_PROC2_MAX_BD_PAGE_LOC] &amp; ~0xFFFF) | (_v);	\</u></td></tr>
<tr><th id="4721">4721</th><td><u>}</u></td></tr>
<tr><th id="4722">4722</th><td></td></tr>
<tr><th id="4723">4723</th><td><u>#define <dfn class="macro" id="_M/RV2P_PROC1" data-ref="_M/RV2P_PROC1">RV2P_PROC1</dfn>			0</u></td></tr>
<tr><th id="4724">4724</th><td><u>#define <dfn class="macro" id="_M/RV2P_PROC2" data-ref="_M/RV2P_PROC2">RV2P_PROC2</dfn>			1</u></td></tr>
<tr><th id="4725">4725</th><td></td></tr>
<tr><th id="4726">4726</th><td><u>#define <dfn class="macro" id="_M/BNX_MIREG" data-ref="_M/BNX_MIREG">BNX_MIREG</dfn>(x)			(((x) &amp; 0x1F) &lt;&lt; 16)</u></td></tr>
<tr><th id="4727">4727</th><td><u>#define <dfn class="macro" id="_M/BNX_MIPHY" data-ref="_M/BNX_MIPHY">BNX_MIPHY</dfn>(x)			(((x) &amp; 0x1F) &lt;&lt; 21)</u></td></tr>
<tr><th id="4728">4728</th><td><u>#define <dfn class="macro" id="_M/BNX_PHY_TIMEOUT" data-ref="_M/BNX_PHY_TIMEOUT">BNX_PHY_TIMEOUT</dfn>			50</u></td></tr>
<tr><th id="4729">4729</th><td></td></tr>
<tr><th id="4730">4730</th><td><u>#define <dfn class="macro" id="_M/BNX_NVRAM_SIZE" data-ref="_M/BNX_NVRAM_SIZE">BNX_NVRAM_SIZE</dfn>			0x200</u></td></tr>
<tr><th id="4731">4731</th><td><u>#define <dfn class="macro" id="_M/BNX_NVRAM_MAGIC" data-ref="_M/BNX_NVRAM_MAGIC">BNX_NVRAM_MAGIC</dfn>			0x669955aa</u></td></tr>
<tr><th id="4732">4732</th><td><u>#define <dfn class="macro" id="_M/BNX_CRC32_RESIDUAL" data-ref="_M/BNX_CRC32_RESIDUAL">BNX_CRC32_RESIDUAL</dfn>		0xdebb20e3</u></td></tr>
<tr><th id="4733">4733</th><td></td></tr>
<tr><th id="4734">4734</th><td><u>#define <dfn class="macro" id="_M/BNX_TX_TIMEOUT" data-ref="_M/BNX_TX_TIMEOUT">BNX_TX_TIMEOUT</dfn>			5</u></td></tr>
<tr><th id="4735">4735</th><td></td></tr>
<tr><th id="4736">4736</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_SEGMENTS" data-ref="_M/BNX_MAX_SEGMENTS">BNX_MAX_SEGMENTS</dfn>		8</u></td></tr>
<tr><th id="4737">4737</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_ALIGN" data-ref="_M/BNX_DMA_ALIGN">BNX_DMA_ALIGN</dfn>			8</u></td></tr>
<tr><th id="4738">4738</th><td><u>#define <dfn class="macro" id="_M/BNX_DMA_BOUNDARY" data-ref="_M/BNX_DMA_BOUNDARY">BNX_DMA_BOUNDARY</dfn>		0</u></td></tr>
<tr><th id="4739">4739</th><td></td></tr>
<tr><th id="4740">4740</th><td><u>#define <dfn class="macro" id="_M/BNX_MIN_MTU" data-ref="_M/BNX_MIN_MTU">BNX_MIN_MTU</dfn>			60</u></td></tr>
<tr><th id="4741">4741</th><td><u>#define <dfn class="macro" id="_M/BNX_MIN_ETHER_MTU" data-ref="_M/BNX_MIN_ETHER_MTU">BNX_MIN_ETHER_MTU</dfn>		64</u></td></tr>
<tr><th id="4742">4742</th><td></td></tr>
<tr><th id="4743">4743</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_STD_MTU" data-ref="_M/BNX_MAX_STD_MTU">BNX_MAX_STD_MTU</dfn>			1500</u></td></tr>
<tr><th id="4744">4744</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_STD_ETHER_MTU" data-ref="_M/BNX_MAX_STD_ETHER_MTU">BNX_MAX_STD_ETHER_MTU</dfn>		1518</u></td></tr>
<tr><th id="4745">4745</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_STD_ETHER_MTU_VLAN" data-ref="_M/BNX_MAX_STD_ETHER_MTU_VLAN">BNX_MAX_STD_ETHER_MTU_VLAN</dfn>	1522</u></td></tr>
<tr><th id="4746">4746</th><td></td></tr>
<tr><th id="4747">4747</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_JUMBO_MTU" data-ref="_M/BNX_MAX_JUMBO_MTU">BNX_MAX_JUMBO_MTU</dfn>		9000</u></td></tr>
<tr><th id="4748">4748</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_JUMBO_ETHER_MTU" data-ref="_M/BNX_MAX_JUMBO_ETHER_MTU">BNX_MAX_JUMBO_ETHER_MTU</dfn>		9018</u></td></tr>
<tr><th id="4749">4749</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_JUMBO_ETHER_MTU_VLAN" data-ref="_M/BNX_MAX_JUMBO_ETHER_MTU_VLAN">BNX_MAX_JUMBO_ETHER_MTU_VLAN</dfn>	9022</u></td></tr>
<tr><th id="4750">4750</th><td></td></tr>
<tr><th id="4751">4751</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_MRU" data-ref="_M/BNX_MAX_MRU">BNX_MAX_MRU</dfn>			MCLBYTES</u></td></tr>
<tr><th id="4752">4752</th><td><u>#define <dfn class="macro" id="_M/BNX_MAX_JUMBO_MRU" data-ref="_M/BNX_MAX_JUMBO_MRU">BNX_MAX_JUMBO_MRU</dfn>		9216</u></td></tr>
<tr><th id="4753">4753</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../mii/brgphy.c.html'>netbsd/sys/dev/mii/brgphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
