## Atomic - Arch - x86 Atomic

### Concept

atomic 是指两个 processor 共享同一个 shared memory 时，一个 processor 对这个 shared memory 执行指令（read、write 或 read-modify-write）的过程中，在另一个 processor 看来，这个 shared memory 要么处于指令执行前的状态，要么处于指令执行后的状态，而不会看到处于指令执行的中间状态

> Any time two threads operate on a shared variable concurrently, and one of those operations performs a write, both threads must use atomic operations.

> An operation acting on shared memory is atomic if it completes in a single step relative to other threads. 
> When an atomic store is performed on a shared variable, no other thread can observe the modification half-complete.
> When an atomic load is performed on a shared variable, it reads the entire value as it appeared at a single moment in time.
>
>----Understanding the Linux Kernel


通常只有 CPU 能够在一个时钟周期内完成的操作才是 atomic 的，汇编中单条指令也有可能是 non-atomic 的，例如

- ARMv7 中 strd 指令用于将内存中 64-bit 的数据读取到两个 32-bit 寄存器中，汇编中 strd 这一条指令在 CPU 执行时，有些 ARMv 的 CPU 其实是分成两次读取，每次读取 32-bit 的数据，同时 CPU 两次读取过程中可以被中断打断，因而 strd 指令有可能不是 atomic 的
- x86 中 mov 指令用于将内存中的 32-bit 数据读取到寄存器中，当该需要读取的变量的地址是 4 字节对齐时，CPU 才能够在一个时钟周期内完成读取操作，此时 mov 是 atomic 的；否则 CPU 必须多次读取，即该操作需要多个时钟周期，同时多个时钟周期内的操作可以被中断打断，此时 mov 是 non-atomic 的


### Guaranteed atomic operations

现代 CPU 架构通常保证整型数据（最大 64 bit）的读或写操作，即 load/store 操作原生就是 atomic 的，类似地 x86_64 架构也保证以下指令原生是 atomic 的，但前提是这些整形数据在内存中是对齐的

- Reading or writing a byte
- Reading or writing a word (16 bit) aligned on a 16-bit boundary
- Reading or writing a doubleword (32 bit) aligned on a 32-bit boundary
- Reading or writing a quadword (64 bit) aligned on a 64-bit boundary


### Bus Locking

虽然现代 CPU 架构通常对整型数据的读或写指令（例如 load/store 指令）原生是 atomic 的，但是 RMW (read-modify-write) 操作（例如 add/sub 指令）原生不是 atomic 的，各个架构采用不同的实现来确保这类操作的 atomic 特性

x86 架构下使用 LOCK# 信号线来实现 atomic RMW (read-modify-write)

LOCK# 信号是一条与 system bus 相连接的信号线，当一个 CPU 需要对 shared memory 执行 atomic 操作时，可以设置 LOCK# 信号，此时其他 CPU 对 shared memory 的访问就会一直阻塞，直到一开始的 CPU 完成对 shared memory 的修改而撤销 LOCK# 信号

> Intel 64 and IA-32 processors provide a LOCK# signal that is asserted automatically during certain critical memory operations to lock the system bus or equivalent link. While this output signal is asserted, requests from other processors or bus agents for control of the bus are blocked. Software can specify other occasions when the LOCK semantics are to be followed by prepending the LOCK prefix to an instruction.
> In the case of the Intel386, Intel486, and Pentium processors, explicitly locked instructions will result in the assertion of the LOCK# signal. 
> 
> 8.1.2 Bus Locking, Volume 3, Intel® 64 and IA-32 Architectures Software Developer’s Manual


以下指令可以加上 LOCK 前缀，此时执行这些 LOCK 版本的指令时，CPU 硬件就会自动设置 LOCK# 信号

- The bit test and modify instructions (BTS, BTR, and BTC).
- The exchange instructions (XADD, CMPXCHG, and CMPXCHG8B).
- The LOCK prefix is automatically assumed for XCHG instruction.
- The following single-operand arithmetic and logical instructions: INC, DEC, NOT, and NEG.
- The following two-operand arithmetic and logical instructions: ADD, ADC, SUB, SBB, AND, OR, and XOR


atomic_t 的 add/sub 操作就依赖于 atomic RMW，在 x86 结构下就依赖于 LOCK 机制实现 atomic RWM，以 atomic_add() 为例 

```c
static __always_inline void arch_atomic_add(int i, atomic_t *v)
{
	asm volatile(LOCK_PREFIX "addl %1,%0"
		     : "+m" (v->counter)
		     : "ir" (i));
}
```
