datapath__7: 
case__53: 
TranAndRecei: 
baud_rate_generator: 
datapath__20: 
datapath__29: 
datapath__19: 
case__52: 
dsp48e1__4: 
datapath__14: 
logic__87: 
logic__36: 
case__22: 
datapath__2: 
case__21: 
datapath: 
reg__1: 
datapath__1: 
reg__26: 
reg__17: 
muxpart__12: 
reg__8: 
reg__31: 
datapath__23: 
logic__76: 
logic__79: 
Transmitter: 
counter__1: 
fullAdder: 
logic__41: 
Receiver: 
case__45: 
case__15: 
case__20: 
case__40: 
case__42: 
case__60: 
reg__23: 
datapath__16: 
reg__24: 
counter: 
logic__32: 
reg__11: 
case__44: 
logic__10: 
case__1: 
reg: 
datapath__4: 
reg__12: 
case__41: 
muxpart__2: 
case__4: 
reg__25: 
reg__22: 
datapath__10: 
case__51: 
case__46: 
logic__39: 
muxpart__1: 
case__54: 
reg__7: 
case__23: 
logic__1: 
reg__32: 
datapath__8: 
reg__16: 
dsp48e1__1: 
reg__20: 
dsp48e1: 
logic__67: 
case__49: 
case__19: 
datapath__32: 
case__50: 
reg__29: 
case__24: 
case__3: 
muxpart__11: 
case__55: 
logic__37: 
muxpart__23: 
case__2: 
case__56: 
case__5: 
datapath__27: 
datapath__11: 
case: 
datapath__6: 
logic__7: 
datapath__13: 
logic__11: 
logic__5: 
reg__33: 
case__58: 
datapath__5: 
logic: 
muxpart: 
reg__14: 
reg__34: 
case__57: 
reg__13: 
case__38: 
logic__40: 
datapath__3: 
case__43: 
reg__19: 
dsp48e1__5: 
datapath__18: 
datapath__9: 
logic__72: 
reg__5: 
logic__4: 
dsp48e1__2: 
reg__18: 
logic__2: 
datapath__30: 
reg__28: 
reg__15: 
case__25: 
logic__35: 
case__16: 
case__37: 
datapath__25: 
reg__27: 
reg__2: 
case__18: 
reg__30: 
case__47: 
logic__6: 
logic__66: 
case__39: 
reg__21: 
case__17: 
reg__6: 
datapath__22: 
dsp48e1__3: 
logic__9: 
