
*** Running vivado
    with args -log uart_test_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_test_top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source uart_test_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top uart_test_top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8648
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1246.496 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_test_top' [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_test_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_decode' [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_decode.v:23]
	Parameter UART_BPS bound to: 115200 - type: integer 
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter HEAD_FREAME bound to: 8'b10100110 
	Parameter END_FREAME bound to: 8'b11001110 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/uart_rx.v:1]
	Parameter BPS bound to: 115200 - type: integer 
	Parameter SYS_CLK_FRE bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/uart_rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_decode' (2#1) [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/uart_tx.v:1]
	Parameter SYS_CLK_FRE bound to: 50000000 - type: integer 
	Parameter BPS bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sim_1/new/uart_tx.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_test_top.v:69]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (11#1) [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1524]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (12#1) [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101111]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (22#1) [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101111]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (24#1) [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101050]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (26#1) [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:101050]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (31#1) [D:/Tools/vitis2021.1/vitis/Vivado/2021.1/scripts/rt/data/unisim_comp.v:27837]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:3209]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:3209]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:3209]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:3209]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:3209]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_11_ila' is unconnected for instance 'inst' [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:3209]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_11_ila' has 1033 connections declared, but only 1027 given [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:3209]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (51#1) [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_rec_decode'. This will prevent further optimization [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_test_top.v:43]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila2'. This will prevent further optimization [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_test_top.v:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_uart_tx'. This will prevent further optimization [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_test_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'uart_test_top' (52#1) [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/sources_1/new/uart_test_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1533.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila2/inst'
Finished Parsing XDC File [d:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila2/inst'
Parsing XDC File [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_50m'. [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/constrs_1/new/system.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sys_50m'. [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/constrs_1/new/system.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sys_lock'. [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/constrs_1/new/system.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sys_lock'. [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/constrs_1/new/system.xdc:16]
Finished Parsing XDC File [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/uart_test_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  CFGLUT5 => SRLC32E: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1533.527 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila2/inst. (constraint file  D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for ila2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_0_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:46 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    29|
|3     |CFGLUT5  |    49|
|4     |LUT1     |    36|
|5     |LUT2     |    61|
|6     |LUT3     |   137|
|7     |LUT4     |   120|
|8     |LUT5     |    85|
|9     |LUT6     |   341|
|10    |MUXF7    |     2|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     7|
|14    |SRL16E   |    36|
|15    |SRLC16E  |     2|
|16    |SRLC32E  |    17|
|17    |FDRE     |  1316|
|18    |FDSE     |    11|
|19    |IBUF     |     3|
|20    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1533.527 ; gain = 287.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 1533.527 ; gain = 287.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1533.527 ; gain = 287.031
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1533.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila2 UUID: bb66d573-8bdf-5127-901d-414ed41f94e3 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1533.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  CFGLUT5 => SRLC32E: 5 instances

Synth Design complete, checksum: 916aacaf
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:54 . Memory (MB): peak = 1533.527 ; gain = 287.031
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'D:/Program_Station/Embedded_Program/GOWIN_FPGA/dds_fpga_control/sim/uart_spi_demo/uart_spi_demo.runs/synth_1/uart_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_test_top_utilization_synth.rpt -pb uart_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 11:42:51 2024...
