// Seed: 3630531132
module module_0 ();
  reg id_1;
  reg id_2;
  always id_1 <= id_2;
  logic id_3;
  assign id_3 = 1;
  logic id_4;
  logic [1 'b0] id_5;
endmodule
module module_1 ();
  assign id_1 = 1;
endmodule
`default_nettype id_1
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  output id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  assign id_5 = 1;
endmodule
