# AES-128 Formal Verification

## üß† Objective
Executed formal verification on an AES-128 encryption design, ensuring correct functionality for key expansion and output generation using SystemVerilog Assertions (SVA).

## ‚öôÔ∏è Tools Used
- Cadence JasperGold
- SystemVerilog Assertions (SVA)

## ‚ú® Key Learnings
- Formal verification flows
- Assertion-based design validation
- Debugging design violations at the assertion level
