
yosys -import

read_verilog synth/build/rtl.sv2v.v
# read_verilog synth/trellis_ulx3s/ulx3s.v

synth_ecp5 -top ulx3s

write_verilog -noexpr -noattr -simple-lhs synth/trellis_ulx3s/build/synth.v
write_json synth/trellis_ulx3s/build/synth.json