INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Francisco/Desktop/LAB ANALOGICO/Exp2/Proyecto_Exp2_SINSUNDADA/Proyecto_Exp2_SINSUNDADA.srcs/sources_1/new/SAW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Francisco/Desktop/LAB ANALOGICO/Exp2/Proyecto_Exp2_SINSUNDADA/Proyecto_Exp2_SINSUNDADA.srcs/sources_1/new/div_saw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_saw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Francisco/Desktop/LAB ANALOGICO/Exp2/Proyecto_Exp2_SINSUNDADA/Proyecto_Exp2_SINSUNDADA.srcs/sim_1/new/testbench_clkmgmt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIMULAME
