{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570552151125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570552151132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 13:29:10 2019 " "Processing started: Tue Oct 08 13:29:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570552151132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570552151132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto1 -c projeto1 " "Command: quartus_sta projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570552151132 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1570552151281 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1570552151524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552151582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552151582 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1570552152017 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto1.sdc " "Synopsys Design Constraints File file not found: 'projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1570552152074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552152075 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1570552152077 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1 cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1 " "create_clock -period 1.000 -name cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1 cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1570552152077 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570552152077 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~101  from: datac  to: combout " "Cell: CPU\|ROM\|content~101  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~102  from: datac  to: combout " "Cell: CPU\|ROM\|content~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~103  from: datac  to: combout " "Cell: CPU\|ROM\|content~103  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~105  from: datac  to: combout " "Cell: CPU\|ROM\|content~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~114  from: datac  to: combout " "Cell: CPU\|ROM\|content~114  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~116  from: datac  to: combout " "Cell: CPU\|ROM\|content~116  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~117  from: datac  to: combout " "Cell: CPU\|ROM\|content~117  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~62  from: datab  to: combout " "Cell: CPU\|ROM\|content~62  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~67  from: dataa  to: combout " "Cell: CPU\|ROM\|content~67  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~69  from: datab  to: combout " "Cell: CPU\|ROM\|content~69  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~70  from: dataa  to: combout " "Cell: CPU\|ROM\|content~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~72  from: dataa  to: combout " "Cell: CPU\|ROM\|content~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~74  from: dataa  to: combout " "Cell: CPU\|ROM\|content~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~75  from: dataa  to: combout " "Cell: CPU\|ROM\|content~75  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~78  from: datac  to: combout " "Cell: CPU\|ROM\|content~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~81  from: datab  to: combout " "Cell: CPU\|ROM\|content~81  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~82  from: datab  to: combout " "Cell: CPU\|ROM\|content~82  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~85  from: datac  to: combout " "Cell: CPU\|ROM\|content~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~89  from: datab  to: combout " "Cell: CPU\|ROM\|content~89  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~94  from: datab  to: combout " "Cell: CPU\|ROM\|content~94  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~97  from: datac  to: combout " "Cell: CPU\|ROM\|content~97  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~99  from: datac  to: combout " "Cell: CPU\|ROM\|content~99  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152080 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1570552152080 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1570552152083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570552152083 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570552152084 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570552152099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1570552152273 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570552152273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.372 " "Worst-case setup slack is -12.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.372           -3647.459 CLOCK_50  " "  -12.372           -3647.459 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552152277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.476 " "Worst-case hold slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 CLOCK_50  " "    0.476               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552152292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570552152299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570552152306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -442.470 CLOCK_50  " "   -3.000            -442.470 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.466            -114.091 cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1  " "   -2.466            -114.091 cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552152312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552152312 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570552152433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570552152460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570552152914 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~101  from: datac  to: combout " "Cell: CPU\|ROM\|content~101  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~102  from: datac  to: combout " "Cell: CPU\|ROM\|content~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~103  from: datac  to: combout " "Cell: CPU\|ROM\|content~103  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~105  from: datac  to: combout " "Cell: CPU\|ROM\|content~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~114  from: datac  to: combout " "Cell: CPU\|ROM\|content~114  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~116  from: datac  to: combout " "Cell: CPU\|ROM\|content~116  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~117  from: datac  to: combout " "Cell: CPU\|ROM\|content~117  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~62  from: datab  to: combout " "Cell: CPU\|ROM\|content~62  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~67  from: dataa  to: combout " "Cell: CPU\|ROM\|content~67  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~69  from: datab  to: combout " "Cell: CPU\|ROM\|content~69  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~70  from: dataa  to: combout " "Cell: CPU\|ROM\|content~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~72  from: dataa  to: combout " "Cell: CPU\|ROM\|content~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~74  from: dataa  to: combout " "Cell: CPU\|ROM\|content~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~75  from: dataa  to: combout " "Cell: CPU\|ROM\|content~75  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~78  from: datac  to: combout " "Cell: CPU\|ROM\|content~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~81  from: datab  to: combout " "Cell: CPU\|ROM\|content~81  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~82  from: datab  to: combout " "Cell: CPU\|ROM\|content~82  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~85  from: datac  to: combout " "Cell: CPU\|ROM\|content~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~89  from: datab  to: combout " "Cell: CPU\|ROM\|content~89  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~94  from: datab  to: combout " "Cell: CPU\|ROM\|content~94  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~97  from: datac  to: combout " "Cell: CPU\|ROM\|content~97  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~99  from: datac  to: combout " "Cell: CPU\|ROM\|content~99  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552152990 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1570552152990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570552152991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1570552153017 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570552153017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.267 " "Worst-case setup slack is -11.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.267           -3324.455 CLOCK_50  " "  -11.267           -3324.455 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552153023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.533 " "Worst-case hold slack is 0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 CLOCK_50  " "    0.533               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552153037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570552153044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570552153051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -442.470 CLOCK_50  " "   -3.000            -442.470 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125             -98.126 cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1  " "   -2.125             -98.126 cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552153058 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570552153204 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~101  from: datac  to: combout " "Cell: CPU\|ROM\|content~101  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~102  from: datac  to: combout " "Cell: CPU\|ROM\|content~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~103  from: datac  to: combout " "Cell: CPU\|ROM\|content~103  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~105  from: datac  to: combout " "Cell: CPU\|ROM\|content~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~114  from: datac  to: combout " "Cell: CPU\|ROM\|content~114  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~116  from: datac  to: combout " "Cell: CPU\|ROM\|content~116  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~117  from: datac  to: combout " "Cell: CPU\|ROM\|content~117  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~62  from: datab  to: combout " "Cell: CPU\|ROM\|content~62  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~67  from: dataa  to: combout " "Cell: CPU\|ROM\|content~67  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~69  from: datab  to: combout " "Cell: CPU\|ROM\|content~69  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~70  from: dataa  to: combout " "Cell: CPU\|ROM\|content~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~72  from: dataa  to: combout " "Cell: CPU\|ROM\|content~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~74  from: dataa  to: combout " "Cell: CPU\|ROM\|content~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~75  from: dataa  to: combout " "Cell: CPU\|ROM\|content~75  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~78  from: datac  to: combout " "Cell: CPU\|ROM\|content~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~81  from: datab  to: combout " "Cell: CPU\|ROM\|content~81  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~82  from: datab  to: combout " "Cell: CPU\|ROM\|content~82  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~85  from: datac  to: combout " "Cell: CPU\|ROM\|content~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~89  from: datab  to: combout " "Cell: CPU\|ROM\|content~89  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~94  from: datab  to: combout " "Cell: CPU\|ROM\|content~94  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~97  from: datac  to: combout " "Cell: CPU\|ROM\|content~97  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|ROM\|content~99  from: datac  to: combout " "Cell: CPU\|ROM\|content~99  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1570552153328 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1570552153328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1570552153329 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1570552153343 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1570552153343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.959 " "Worst-case setup slack is -5.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.959           -1697.286 CLOCK_50  " "   -5.959           -1697.286 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552153356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.054 " "Worst-case hold slack is 0.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 CLOCK_50  " "    0.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552153383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570552153391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570552153399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -439.507 CLOCK_50  " "   -3.000            -439.507 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120             -30.182 cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1  " "   -1.120             -30.182 cpu:CPU\|PC:PC\|toout\[0\]~_Duplicate_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1570552153408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570552153408 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570552153998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570552153999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570552154108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 13:29:14 2019 " "Processing ended: Tue Oct 08 13:29:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570552154108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570552154108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570552154108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570552154108 ""}
