
lcd_test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075d4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08007694  08007694  00017694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007738  08007738  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08007738  08007738  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007738  08007738  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007738  08007738  00017738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08007740  08007740  00017740  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007748  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002dc  20000070  080077b8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000034c  080077b8  0002034c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ce9a  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ab  00000000  00000000  0003cf32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d0  00000000  00000000  000403e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013b8  00000000  00000000  000418b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001377f  00000000  00000000  00042c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016591  00000000  00000000  000563e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00071067  00000000  00000000  0006c978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dd9df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052f4  00000000  00000000  000dda30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800767c 	.word	0x0800767c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800767c 	.word	0x0800767c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>:
#include <Button.hpp>

extern TIM_HandleTypeDef htim6;

Button::Button(GPIO_TypeDef *GPIOx, uint8_t pin) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	1dfb      	adds	r3, r7, #7
 800022c:	701a      	strb	r2, [r3, #0]
	this->GPIOx = GPIOx;
 800022e:	68fb      	ldr	r3, [r7, #12]
 8000230:	68ba      	ldr	r2, [r7, #8]
 8000232:	601a      	str	r2, [r3, #0]
	this->pin = pin;
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	1dfa      	adds	r2, r7, #7
 8000238:	7812      	ldrb	r2, [r2, #0]
 800023a:	711a      	strb	r2, [r3, #4]
	this->prevSt = 0;
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	2200      	movs	r2, #0
 8000240:	715a      	strb	r2, [r3, #5]
	this->debounceCounter = 0;
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	2200      	movs	r2, #0
 8000246:	719a      	strb	r2, [r3, #6]
}
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	0018      	movs	r0, r3
 800024c:	46bd      	mov	sp, r7
 800024e:	b004      	add	sp, #16
 8000250:	bd80      	pop	{r7, pc}

08000252 <_ZN6Button9getPrevStEv>:

uint8_t Button::getPrevSt() {
 8000252:	b580      	push	{r7, lr}
 8000254:	b082      	sub	sp, #8
 8000256:	af00      	add	r7, sp, #0
 8000258:	6078      	str	r0, [r7, #4]
	return this->prevSt;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	795b      	ldrb	r3, [r3, #5]
}
 800025e:	0018      	movs	r0, r3
 8000260:	46bd      	mov	sp, r7
 8000262:	b002      	add	sp, #8
 8000264:	bd80      	pop	{r7, pc}

08000266 <_ZN6Button9setPrevStEh>:

void Button::setPrevSt(uint8_t prevSt) {
 8000266:	b580      	push	{r7, lr}
 8000268:	b082      	sub	sp, #8
 800026a:	af00      	add	r7, sp, #0
 800026c:	6078      	str	r0, [r7, #4]
 800026e:	000a      	movs	r2, r1
 8000270:	1cfb      	adds	r3, r7, #3
 8000272:	701a      	strb	r2, [r3, #0]
	this->prevSt = prevSt;
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	1cfa      	adds	r2, r7, #3
 8000278:	7812      	ldrb	r2, [r2, #0]
 800027a:	715a      	strb	r2, [r3, #5]
}
 800027c:	46c0      	nop			; (mov r8, r8)
 800027e:	46bd      	mov	sp, r7
 8000280:	b002      	add	sp, #8
 8000282:	bd80      	pop	{r7, pc}

08000284 <_ZN6Button7clickedEv>:

uint8_t Button::clicked() {
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	if ((this->GPIOx->IDR & (1 << pin)) == 1 && this->debounceCounter == 0) {
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	691b      	ldr	r3, [r3, #16]
 8000292:	687a      	ldr	r2, [r7, #4]
 8000294:	7912      	ldrb	r2, [r2, #4]
 8000296:	0011      	movs	r1, r2
 8000298:	2201      	movs	r2, #1
 800029a:	408a      	lsls	r2, r1
 800029c:	4013      	ands	r3, r2
 800029e:	2b01      	cmp	r3, #1
 80002a0:	d105      	bne.n	80002ae <_ZN6Button7clickedEv+0x2a>
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	799b      	ldrb	r3, [r3, #6]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d101      	bne.n	80002ae <_ZN6Button7clickedEv+0x2a>
 80002aa:	2301      	movs	r3, #1
 80002ac:	e000      	b.n	80002b0 <_ZN6Button7clickedEv+0x2c>
 80002ae:	2300      	movs	r3, #0
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d007      	beq.n	80002c4 <_ZN6Button7clickedEv+0x40>
		this->debounceCounter = 1;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	2201      	movs	r2, #1
 80002b8:	719a      	strb	r2, [r3, #6]
		HAL_TIM_Base_Start_IT (&htim6); // Включение таймера 6
 80002ba:	4b13      	ldr	r3, [pc, #76]	; (8000308 <_ZN6Button7clickedEv+0x84>)
 80002bc:	0018      	movs	r0, r3
 80002be:	f005 fee9 	bl	8006094 <HAL_TIM_Base_Start_IT>
 80002c2:	e01c      	b.n	80002fe <_ZN6Button7clickedEv+0x7a>
	} else if ((this->GPIOx->IDR & (1 << pin)) == 1 && this->debounceCounter == 10) {
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	691b      	ldr	r3, [r3, #16]
 80002ca:	687a      	ldr	r2, [r7, #4]
 80002cc:	7912      	ldrb	r2, [r2, #4]
 80002ce:	0011      	movs	r1, r2
 80002d0:	2201      	movs	r2, #1
 80002d2:	408a      	lsls	r2, r1
 80002d4:	4013      	ands	r3, r2
 80002d6:	2b01      	cmp	r3, #1
 80002d8:	d105      	bne.n	80002e6 <_ZN6Button7clickedEv+0x62>
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	799b      	ldrb	r3, [r3, #6]
 80002de:	2b0a      	cmp	r3, #10
 80002e0:	d101      	bne.n	80002e6 <_ZN6Button7clickedEv+0x62>
 80002e2:	2301      	movs	r3, #1
 80002e4:	e000      	b.n	80002e8 <_ZN6Button7clickedEv+0x64>
 80002e6:	2300      	movs	r3, #0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d008      	beq.n	80002fe <_ZN6Button7clickedEv+0x7a>
		HAL_TIM_Base_Stop_IT(&htim6);
 80002ec:	4b06      	ldr	r3, [pc, #24]	; (8000308 <_ZN6Button7clickedEv+0x84>)
 80002ee:	0018      	movs	r0, r3
 80002f0:	f005 ff1c 	bl	800612c <HAL_TIM_Base_Stop_IT>
		this->debounceCounter = 0;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	2200      	movs	r2, #0
 80002f8:	719a      	strb	r2, [r3, #6]
		return 1;
 80002fa:	2301      	movs	r3, #1
 80002fc:	e000      	b.n	8000300 <_ZN6Button7clickedEv+0x7c>
	}
	return 0;
 80002fe:	2300      	movs	r3, #0
}
 8000300:	0018      	movs	r0, r3
 8000302:	46bd      	mov	sp, r7
 8000304:	b002      	add	sp, #8
 8000306:	bd80      	pop	{r7, pc}
 8000308:	2000016c 	.word	0x2000016c

0800030c <_ZN6Button9unclickedEv>:

uint8_t Button::unclicked() {
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
	if ((this->GPIOx->IDR & (1 << pin)) == 0 && this->debounceCounter == 0) {
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	691b      	ldr	r3, [r3, #16]
 800031a:	687a      	ldr	r2, [r7, #4]
 800031c:	7912      	ldrb	r2, [r2, #4]
 800031e:	0011      	movs	r1, r2
 8000320:	2201      	movs	r2, #1
 8000322:	408a      	lsls	r2, r1
 8000324:	4013      	ands	r3, r2
 8000326:	d105      	bne.n	8000334 <_ZN6Button9unclickedEv+0x28>
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	799b      	ldrb	r3, [r3, #6]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d101      	bne.n	8000334 <_ZN6Button9unclickedEv+0x28>
 8000330:	2301      	movs	r3, #1
 8000332:	e000      	b.n	8000336 <_ZN6Button9unclickedEv+0x2a>
 8000334:	2300      	movs	r3, #0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d007      	beq.n	800034a <_ZN6Button9unclickedEv+0x3e>
		this->debounceCounter = 1;
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2201      	movs	r2, #1
 800033e:	719a      	strb	r2, [r3, #6]
		HAL_TIM_Base_Start_IT (&htim6); // Включение таймера 6
 8000340:	4b12      	ldr	r3, [pc, #72]	; (800038c <_ZN6Button9unclickedEv+0x80>)
 8000342:	0018      	movs	r0, r3
 8000344:	f005 fea6 	bl	8006094 <HAL_TIM_Base_Start_IT>
 8000348:	e01b      	b.n	8000382 <_ZN6Button9unclickedEv+0x76>
	} else if ((this->GPIOx->IDR & (1 << pin)) == 0 && this->debounceCounter == 10) {
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	691b      	ldr	r3, [r3, #16]
 8000350:	687a      	ldr	r2, [r7, #4]
 8000352:	7912      	ldrb	r2, [r2, #4]
 8000354:	0011      	movs	r1, r2
 8000356:	2201      	movs	r2, #1
 8000358:	408a      	lsls	r2, r1
 800035a:	4013      	ands	r3, r2
 800035c:	d105      	bne.n	800036a <_ZN6Button9unclickedEv+0x5e>
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	799b      	ldrb	r3, [r3, #6]
 8000362:	2b0a      	cmp	r3, #10
 8000364:	d101      	bne.n	800036a <_ZN6Button9unclickedEv+0x5e>
 8000366:	2301      	movs	r3, #1
 8000368:	e000      	b.n	800036c <_ZN6Button9unclickedEv+0x60>
 800036a:	2300      	movs	r3, #0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d008      	beq.n	8000382 <_ZN6Button9unclickedEv+0x76>
		HAL_TIM_Base_Stop_IT(&htim6);
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <_ZN6Button9unclickedEv+0x80>)
 8000372:	0018      	movs	r0, r3
 8000374:	f005 feda 	bl	800612c <HAL_TIM_Base_Stop_IT>
		this->debounceCounter = 0;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	2200      	movs	r2, #0
 800037c:	719a      	strb	r2, [r3, #6]
		return 1;
 800037e:	2301      	movs	r3, #1
 8000380:	e000      	b.n	8000384 <_ZN6Button9unclickedEv+0x78>
	}
	return 0;
 8000382:	2300      	movs	r3, #0
}
 8000384:	0018      	movs	r0, r3
 8000386:	46bd      	mov	sp, r7
 8000388:	b002      	add	sp, #8
 800038a:	bd80      	pop	{r7, pc}
 800038c:	2000016c 	.word	0x2000016c

08000390 <_ZN6Button9interruptEv>:

void Button::interrupt() {
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
	if ((this->debounceCounter) > 0 && (this->debounceCounter) < 10) {
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	799b      	ldrb	r3, [r3, #6]
 800039c:	2b00      	cmp	r3, #0
 800039e:	d009      	beq.n	80003b4 <_ZN6Button9interruptEv+0x24>
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	799b      	ldrb	r3, [r3, #6]
 80003a4:	2b09      	cmp	r3, #9
 80003a6:	d805      	bhi.n	80003b4 <_ZN6Button9interruptEv+0x24>
		++this->debounceCounter;
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	799b      	ldrb	r3, [r3, #6]
 80003ac:	3301      	adds	r3, #1
 80003ae:	b2da      	uxtb	r2, r3
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	719a      	strb	r2, [r3, #6]
	}
}
 80003b4:	46c0      	nop			; (mov r8, r8)
 80003b6:	46bd      	mov	sp, r7
 80003b8:	b002      	add	sp, #8
 80003ba:	bd80      	pop	{r7, pc}

080003bc <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 80003bc:	b580      	push	{r7, lr}
 80003be:	b082      	sub	sp, #8
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
 80003c4:	6039      	str	r1, [r7, #0]
 80003c6:	683b      	ldr	r3, [r7, #0]
 80003c8:	0018      	movs	r0, r3
 80003ca:	46bd      	mov	sp, r7
 80003cc:	b002      	add	sp, #8
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <_ZNSt12_Vector_baseIcSaIcEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	0018      	movs	r0, r3
 80003dc:	f000 f9f8 	bl	80007d0 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implC1Ev>
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	0018      	movs	r0, r3
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b002      	add	sp, #8
 80003e8:	bd80      	pop	{r7, pc}

080003ea <_ZNSt6vectorIcSaIcEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80003ea:	b580      	push	{r7, lr}
 80003ec:	b082      	sub	sp, #8
 80003ee:	af00      	add	r7, sp, #0
 80003f0:	6078      	str	r0, [r7, #4]
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	0018      	movs	r0, r3
 80003f6:	f7ff ffeb 	bl	80003d0 <_ZNSt12_Vector_baseIcSaIcEEC1Ev>
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	0018      	movs	r0, r3
 80003fe:	46bd      	mov	sp, r7
 8000400:	b002      	add	sp, #8
 8000402:	bd80      	pop	{r7, pc}

08000404 <_ZNSt12_Vector_baseIiSaIiEEC1Ev>:
      _Vector_base() = default;
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	0018      	movs	r0, r3
 8000410:	f000 f9ef 	bl	80007f2 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1Ev>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	0018      	movs	r0, r3
 8000418:	46bd      	mov	sp, r7
 800041a:	b002      	add	sp, #8
 800041c:	bd80      	pop	{r7, pc}

0800041e <_ZNSt6vectorIiSaIiEEC1Ev>:
      vector() = default;
 800041e:	b580      	push	{r7, lr}
 8000420:	b082      	sub	sp, #8
 8000422:	af00      	add	r7, sp, #0
 8000424:	6078      	str	r0, [r7, #4]
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	0018      	movs	r0, r3
 800042a:	f7ff ffeb 	bl	8000404 <_ZNSt12_Vector_baseIiSaIiEEC1Ev>
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	0018      	movs	r0, r3
 8000432:	46bd      	mov	sp, r7
 8000434:	b002      	add	sp, #8
 8000436:	bd80      	pop	{r7, pc}

08000438 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>:
#include "Screen.hpp"

Screen::Screen(I2C_HandleTypeDef *hi2c, uint8_t i2cAddr) {
 8000438:	b590      	push	{r4, r7, lr}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
 800043e:	60f8      	str	r0, [r7, #12]
 8000440:	60b9      	str	r1, [r7, #8]
 8000442:	1dfb      	adds	r3, r7, #7
 8000444:	701a      	strb	r2, [r3, #0]
 8000446:	68fb      	ldr	r3, [r7, #12]
 8000448:	22c9      	movs	r2, #201	; 0xc9
 800044a:	725a      	strb	r2, [r3, #9]
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	2200      	movs	r2, #0
 8000450:	729a      	strb	r2, [r3, #10]
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	2200      	movs	r2, #0
 8000456:	72da      	strb	r2, [r3, #11]
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	2240      	movs	r2, #64	; 0x40
 800045c:	731a      	strb	r2, [r3, #12]
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	2214      	movs	r2, #20
 8000462:	735a      	strb	r2, [r3, #13]
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	2254      	movs	r2, #84	; 0x54
 8000468:	739a      	strb	r2, [r3, #14]
 800046a:	68fb      	ldr	r3, [r7, #12]
 800046c:	3310      	adds	r3, #16
 800046e:	0018      	movs	r0, r3
 8000470:	f7ff ffbb 	bl	80003ea <_ZNSt6vectorIcSaIcEEC1Ev>
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	331c      	adds	r3, #28
 8000478:	0018      	movs	r0, r3
 800047a:	f7ff ffd0 	bl	800041e <_ZNSt6vectorIiSaIiEEC1Ev>
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	4a19      	ldr	r2, [pc, #100]	; (80004e8 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xb0>)
 8000482:	3328      	adds	r3, #40	; 0x28
 8000484:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000486:	c313      	stmia	r3!, {r0, r1, r4}
 8000488:	7812      	ldrb	r2, [r2, #0]
 800048a:	701a      	strb	r2, [r3, #0]
 800048c:	68fb      	ldr	r3, [r7, #12]
 800048e:	2235      	movs	r2, #53	; 0x35
 8000490:	4916      	ldr	r1, [pc, #88]	; (80004ec <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xb4>)
 8000492:	189b      	adds	r3, r3, r2
 8000494:	220b      	movs	r2, #11
 8000496:	0018      	movs	r0, r3
 8000498:	f006 ff7c 	bl	8007394 <memcpy>
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	4a14      	ldr	r2, [pc, #80]	; (80004f0 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xb8>)
 80004a0:	3340      	adds	r3, #64	; 0x40
 80004a2:	ca03      	ldmia	r2!, {r0, r1}
 80004a4:	c303      	stmia	r3!, {r0, r1}
 80004a6:	8811      	ldrh	r1, [r2, #0]
 80004a8:	8019      	strh	r1, [r3, #0]
 80004aa:	7892      	ldrb	r2, [r2, #2]
 80004ac:	709a      	strb	r2, [r3, #2]
 80004ae:	68fb      	ldr	r3, [r7, #12]
 80004b0:	224b      	movs	r2, #75	; 0x4b
 80004b2:	4910      	ldr	r1, [pc, #64]	; (80004f4 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xbc>)
 80004b4:	189b      	adds	r3, r3, r2
 80004b6:	220b      	movs	r2, #11
 80004b8:	0018      	movs	r0, r3
 80004ba:	f006 ff6b 	bl	8007394 <memcpy>
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	2256      	movs	r2, #86	; 0x56
 80004c2:	490d      	ldr	r1, [pc, #52]	; (80004f8 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh+0xc0>)
 80004c4:	189b      	adds	r3, r3, r2
 80004c6:	220a      	movs	r2, #10
 80004c8:	0018      	movs	r0, r3
 80004ca:	f006 ff63 	bl	8007394 <memcpy>
	this->i2cSettings.hi2c = hi2c;
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	68ba      	ldr	r2, [r7, #8]
 80004d2:	601a      	str	r2, [r3, #0]
	this->i2cSettings.i2cAddr = i2cAddr;
 80004d4:	68fb      	ldr	r3, [r7, #12]
 80004d6:	1dfa      	adds	r2, r7, #7
 80004d8:	7812      	ldrb	r2, [r2, #0]
 80004da:	711a      	strb	r2, [r3, #4]
}
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	0018      	movs	r0, r3
 80004e0:	46bd      	mov	sp, r7
 80004e2:	b005      	add	sp, #20
 80004e4:	bd90      	pop	{r4, r7, pc}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	08007694 	.word	0x08007694
 80004ec:	080076a4 	.word	0x080076a4
 80004f0:	080076b0 	.word	0x080076b0
 80004f4:	080076bc 	.word	0x080076bc
 80004f8:	080076c8 	.word	0x080076c8

080004fc <_ZN6Screen10cursorDownEv>:

void Screen::cursorDown() {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
	if (this->cursorPos == this->rowPos1) {
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	7a9a      	ldrb	r2, [r3, #10]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	7adb      	ldrb	r3, [r3, #11]
 800050c:	429a      	cmp	r2, r3
 800050e:	d121      	bne.n	8000554 <_ZN6Screen10cursorDownEv+0x58>
		setDdramAddr(this->cursorPos, this->i2cSettings);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	7a98      	ldrb	r0, [r3, #10]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	6819      	ldr	r1, [r3, #0]
 8000518:	685a      	ldr	r2, [r3, #4]
 800051a:	f001 fd7d 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(0b10000000, 1, this->i2cSettings);
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681a      	ldr	r2, [r3, #0]
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	2101      	movs	r1, #1
 8000526:	2080      	movs	r0, #128	; 0x80
 8000528:	f001 fcd4 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
		this->cursorPos = this->rowPos2;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	7b1a      	ldrb	r2, [r3, #12]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	729a      	strb	r2, [r3, #10]
		setDdramAddr(this->cursorPos, this->i2cSettings);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	7a98      	ldrb	r0, [r3, #10]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	6819      	ldr	r1, [r3, #0]
 800053c:	685a      	ldr	r2, [r3, #4]
 800053e:	f001 fd6b 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(this->cursor, 1, this->i2cSettings);
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	7a58      	ldrb	r0, [r3, #9]
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	2101      	movs	r1, #1
 800054e:	f001 fcc1 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
		sendLcdStr(this->line4, this->i2cSettings);

		setDdramAddr(this->rowPos4 + 1, this->i2cSettings);
		sendLcdStr(this->line5, this->i2cSettings);
	}
}
 8000552:	e0b7      	b.n	80006c4 <_ZN6Screen10cursorDownEv+0x1c8>
	} else if (this->cursorPos == this->rowPos2) {
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	7a9a      	ldrb	r2, [r3, #10]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	7b1b      	ldrb	r3, [r3, #12]
 800055c:	429a      	cmp	r2, r3
 800055e:	d121      	bne.n	80005a4 <_ZN6Screen10cursorDownEv+0xa8>
		setDdramAddr(this->cursorPos, this->i2cSettings);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	7a98      	ldrb	r0, [r3, #10]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	6819      	ldr	r1, [r3, #0]
 8000568:	685a      	ldr	r2, [r3, #4]
 800056a:	f001 fd55 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(0b10000000, 1, this->i2cSettings);
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	2101      	movs	r1, #1
 8000576:	2080      	movs	r0, #128	; 0x80
 8000578:	f001 fcac 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
		this->cursorPos = this->rowPos3;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	7b5a      	ldrb	r2, [r3, #13]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	729a      	strb	r2, [r3, #10]
		setDdramAddr(this->cursorPos, this->i2cSettings);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	7a98      	ldrb	r0, [r3, #10]
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	6819      	ldr	r1, [r3, #0]
 800058c:	685a      	ldr	r2, [r3, #4]
 800058e:	f001 fd43 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(this->cursor, 1, this->i2cSettings);
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	7a58      	ldrb	r0, [r3, #9]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	2101      	movs	r1, #1
 800059e:	f001 fc99 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
}
 80005a2:	e08f      	b.n	80006c4 <_ZN6Screen10cursorDownEv+0x1c8>
	} else if (this->cursorPos == this->rowPos3) {
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	7a9a      	ldrb	r2, [r3, #10]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	7b5b      	ldrb	r3, [r3, #13]
 80005ac:	429a      	cmp	r2, r3
 80005ae:	d121      	bne.n	80005f4 <_ZN6Screen10cursorDownEv+0xf8>
		setDdramAddr(this->cursorPos, this->i2cSettings);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	7a98      	ldrb	r0, [r3, #10]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	6819      	ldr	r1, [r3, #0]
 80005b8:	685a      	ldr	r2, [r3, #4]
 80005ba:	f001 fd2d 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(0b10000000, 1, this->i2cSettings);
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681a      	ldr	r2, [r3, #0]
 80005c2:	685b      	ldr	r3, [r3, #4]
 80005c4:	2101      	movs	r1, #1
 80005c6:	2080      	movs	r0, #128	; 0x80
 80005c8:	f001 fc84 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
		this->cursorPos = this->rowPos4;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	7b9a      	ldrb	r2, [r3, #14]
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	729a      	strb	r2, [r3, #10]
		setDdramAddr(this->cursorPos, this->i2cSettings);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	7a98      	ldrb	r0, [r3, #10]
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	6819      	ldr	r1, [r3, #0]
 80005dc:	685a      	ldr	r2, [r3, #4]
 80005de:	f001 fd1b 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(this->cursor, 1, this->i2cSettings);
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	7a58      	ldrb	r0, [r3, #9]
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	685b      	ldr	r3, [r3, #4]
 80005ec:	2101      	movs	r1, #1
 80005ee:	f001 fc71 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
}
 80005f2:	e067      	b.n	80006c4 <_ZN6Screen10cursorDownEv+0x1c8>
	} else if (this->cursorPos == this->rowPos4) {
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	7a9a      	ldrb	r2, [r3, #10]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	7b9b      	ldrb	r3, [r3, #14]
 80005fc:	429a      	cmp	r2, r3
 80005fe:	d161      	bne.n	80006c4 <_ZN6Screen10cursorDownEv+0x1c8>
		clearLcd(this->i2cSettings);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	6818      	ldr	r0, [r3, #0]
 8000604:	6859      	ldr	r1, [r3, #4]
 8000606:	f001 fce3 	bl	8001fd0 <_Z8clearLcd11I2CSettings>
		HAL_Delay(2);
 800060a:	2002      	movs	r0, #2
 800060c:	f002 fbf6 	bl	8002dfc <HAL_Delay>
		sendLcdByte(0b00000111, 0, this->i2cSettings);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	2100      	movs	r1, #0
 8000618:	2007      	movs	r0, #7
 800061a:	f001 fc5b 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
		setDdramAddr(this->cursorPos, this->i2cSettings);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	7a98      	ldrb	r0, [r3, #10]
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	6819      	ldr	r1, [r3, #0]
 8000626:	685a      	ldr	r2, [r3, #4]
 8000628:	f001 fcf6 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdByte(this->cursor, 1, this->i2cSettings);
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	7a58      	ldrb	r0, [r3, #9]
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	2101      	movs	r1, #1
 8000638:	f001 fc4c 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
		setDdramAddr(this->rowPos1 + 1, this->i2cSettings);
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	7adb      	ldrb	r3, [r3, #11]
 8000640:	3301      	adds	r3, #1
 8000642:	b2d8      	uxtb	r0, r3
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	6819      	ldr	r1, [r3, #0]
 8000648:	685a      	ldr	r2, [r3, #4]
 800064a:	f001 fce5 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdStr(this->line2, this->i2cSettings);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	3335      	adds	r3, #53	; 0x35
 8000652:	0018      	movs	r0, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	6819      	ldr	r1, [r3, #0]
 8000658:	685a      	ldr	r2, [r3, #4]
 800065a:	f001 fc91 	bl	8001f80 <_Z10sendLcdStrPc11I2CSettings>
		setDdramAddr(this->rowPos2 + 1, this->i2cSettings);
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	7b1b      	ldrb	r3, [r3, #12]
 8000662:	3301      	adds	r3, #1
 8000664:	b2d8      	uxtb	r0, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	6819      	ldr	r1, [r3, #0]
 800066a:	685a      	ldr	r2, [r3, #4]
 800066c:	f001 fcd4 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdStr(this->line3, this->i2cSettings);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	3340      	adds	r3, #64	; 0x40
 8000674:	0018      	movs	r0, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	6819      	ldr	r1, [r3, #0]
 800067a:	685a      	ldr	r2, [r3, #4]
 800067c:	f001 fc80 	bl	8001f80 <_Z10sendLcdStrPc11I2CSettings>
		setDdramAddr(this->rowPos3 + 1, this->i2cSettings);
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	7b5b      	ldrb	r3, [r3, #13]
 8000684:	3301      	adds	r3, #1
 8000686:	b2d8      	uxtb	r0, r3
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	6819      	ldr	r1, [r3, #0]
 800068c:	685a      	ldr	r2, [r3, #4]
 800068e:	f001 fcc3 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdStr(this->line4, this->i2cSettings);
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	334b      	adds	r3, #75	; 0x4b
 8000696:	0018      	movs	r0, r3
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	6819      	ldr	r1, [r3, #0]
 800069c:	685a      	ldr	r2, [r3, #4]
 800069e:	f001 fc6f 	bl	8001f80 <_Z10sendLcdStrPc11I2CSettings>
		setDdramAddr(this->rowPos4 + 1, this->i2cSettings);
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	7b9b      	ldrb	r3, [r3, #14]
 80006a6:	3301      	adds	r3, #1
 80006a8:	b2d8      	uxtb	r0, r3
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	6819      	ldr	r1, [r3, #0]
 80006ae:	685a      	ldr	r2, [r3, #4]
 80006b0:	f001 fcb2 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
		sendLcdStr(this->line5, this->i2cSettings);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	3356      	adds	r3, #86	; 0x56
 80006b8:	0018      	movs	r0, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6819      	ldr	r1, [r3, #0]
 80006be:	685a      	ldr	r2, [r3, #4]
 80006c0:	f001 fc5e 	bl	8001f80 <_Z10sendLcdStrPc11I2CSettings>
}
 80006c4:	46c0      	nop			; (mov r8, r8)
 80006c6:	46bd      	mov	sp, r7
 80006c8:	b002      	add	sp, #8
 80006ca:	bd80      	pop	{r7, pc}

080006cc <_ZN6Screen7displayEv>:

void Screen::display() {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	setDdramAddr(this->cursorPos, this->i2cSettings);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	7a98      	ldrb	r0, [r3, #10]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6819      	ldr	r1, [r3, #0]
 80006dc:	685a      	ldr	r2, [r3, #4]
 80006de:	f001 fc9b 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
	sendLcdByte(this->cursor, 1, this->i2cSettings);
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	7a58      	ldrb	r0, [r3, #9]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	685b      	ldr	r3, [r3, #4]
 80006ec:	2101      	movs	r1, #1
 80006ee:	f001 fbf1 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>

	setDdramAddr(this->rowPos1 + 1, this->i2cSettings);
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	7adb      	ldrb	r3, [r3, #11]
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2d8      	uxtb	r0, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6819      	ldr	r1, [r3, #0]
 80006fe:	685a      	ldr	r2, [r3, #4]
 8000700:	f001 fc8a 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
	//sendLcdStr(&(this->my_line.my_string[0]), this->i2cSettings);

	setDdramAddr(this->rowPos2 + 1, this->i2cSettings);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	7b1b      	ldrb	r3, [r3, #12]
 8000708:	3301      	adds	r3, #1
 800070a:	b2d8      	uxtb	r0, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6819      	ldr	r1, [r3, #0]
 8000710:	685a      	ldr	r2, [r3, #4]
 8000712:	f001 fc81 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
	sendLcdStr(this->line2, this->i2cSettings);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	3335      	adds	r3, #53	; 0x35
 800071a:	0018      	movs	r0, r3
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	6819      	ldr	r1, [r3, #0]
 8000720:	685a      	ldr	r2, [r3, #4]
 8000722:	f001 fc2d 	bl	8001f80 <_Z10sendLcdStrPc11I2CSettings>

	setDdramAddr(this->rowPos3 + 1, this->i2cSettings);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	7b5b      	ldrb	r3, [r3, #13]
 800072a:	3301      	adds	r3, #1
 800072c:	b2d8      	uxtb	r0, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	6819      	ldr	r1, [r3, #0]
 8000732:	685a      	ldr	r2, [r3, #4]
 8000734:	f001 fc70 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
	sendLcdStr(this->line3, this->i2cSettings);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	3340      	adds	r3, #64	; 0x40
 800073c:	0018      	movs	r0, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	6819      	ldr	r1, [r3, #0]
 8000742:	685a      	ldr	r2, [r3, #4]
 8000744:	f001 fc1c 	bl	8001f80 <_Z10sendLcdStrPc11I2CSettings>

	setDdramAddr(this->rowPos4 + 1, this->i2cSettings);
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	7b9b      	ldrb	r3, [r3, #14]
 800074c:	3301      	adds	r3, #1
 800074e:	b2d8      	uxtb	r0, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	6819      	ldr	r1, [r3, #0]
 8000754:	685a      	ldr	r2, [r3, #4]
 8000756:	f001 fc5f 	bl	8002018 <_Z12setDdramAddrh11I2CSettings>
	sendLcdStr(this->line4, this->i2cSettings);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	334b      	adds	r3, #75	; 0x4b
 800075e:	0018      	movs	r0, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	6819      	ldr	r1, [r3, #0]
 8000764:	685a      	ldr	r2, [r3, #4]
 8000766:	f001 fc0b 	bl	8001f80 <_Z10sendLcdStrPc11I2CSettings>
}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	b002      	add	sp, #8
 8000770:	bd80      	pop	{r7, pc}

08000772 <_ZN6Screen7setLineEPc>:

void Screen::setLine(char *line) {
 8000772:	b580      	push	{r7, lr}
 8000774:	b084      	sub	sp, #16
 8000776:	af00      	add	r7, sp, #0
 8000778:	6078      	str	r0, [r7, #4]
 800077a:	6039      	str	r1, [r7, #0]
	uint8_t lineSize { };
 800077c:	230f      	movs	r3, #15
 800077e:	18fb      	adds	r3, r7, r3
 8000780:	2200      	movs	r2, #0
 8000782:	701a      	strb	r2, [r3, #0]
	while (*line) {
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d010      	beq.n	80007ae <_ZN6Screen7setLineEPc+0x3c>
		++lineSize;
 800078c:	220f      	movs	r2, #15
 800078e:	18bb      	adds	r3, r7, r2
 8000790:	18ba      	adds	r2, r7, r2
 8000792:	7812      	ldrb	r2, [r2, #0]
 8000794:	3201      	adds	r2, #1
 8000796:	701a      	strb	r2, [r3, #0]
		this->line.push_back(*line);
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	3310      	adds	r3, #16
 800079c:	683a      	ldr	r2, [r7, #0]
 800079e:	0011      	movs	r1, r2
 80007a0:	0018      	movs	r0, r3
 80007a2:	f000 f837 	bl	8000814 <_ZNSt6vectorIcSaIcEE9push_backERKc>
		++line;
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	3301      	adds	r3, #1
 80007aa:	603b      	str	r3, [r7, #0]
	while (*line) {
 80007ac:	e7ea      	b.n	8000784 <_ZN6Screen7setLineEPc+0x12>
	}
	this->lineSize.push_back(lineSize);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	331c      	adds	r3, #28
 80007b2:	001a      	movs	r2, r3
 80007b4:	230f      	movs	r3, #15
 80007b6:	18fb      	adds	r3, r7, r3
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	2308      	movs	r3, #8
 80007be:	18fb      	adds	r3, r7, r3
 80007c0:	0019      	movs	r1, r3
 80007c2:	0010      	movs	r0, r2
 80007c4:	f000 f84c 	bl	8000860 <_ZNSt6vectorIiSaIiEE9push_backEOi>
}
 80007c8:	46c0      	nop			; (mov r8, r8)
 80007ca:	46bd      	mov	sp, r7
 80007cc:	b004      	add	sp, #16
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	0018      	movs	r0, r3
 80007dc:	f006 fd82 	bl	80072e4 <_ZNSaIcEC1Ev>
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	0018      	movs	r0, r3
 80007e4:	f000 f84f 	bl	8000886 <_ZNSt12_Vector_baseIcSaIcEE17_Vector_impl_dataC1Ev>
	{ }
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	0018      	movs	r0, r3
 80007ec:	46bd      	mov	sp, r7
 80007ee:	b002      	add	sp, #8
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b082      	sub	sp, #8
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	0018      	movs	r0, r3
 80007fe:	f000 f880 	bl	8000902 <_ZNSaIiEC1Ev>
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	0018      	movs	r0, r3
 8000806:	f000 f889 	bl	800091c <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>
	{ }
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	0018      	movs	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	b002      	add	sp, #8
 8000812:	bd80      	pop	{r7, pc}

08000814 <_ZNSt6vectorIcSaIcEE9push_backERKc>:
       *  to it.  Due to the nature of a %vector this operation can be
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      void
      push_back(const value_type& __x)
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	685a      	ldr	r2, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	689b      	ldr	r3, [r3, #8]
 8000826:	429a      	cmp	r2, r3
 8000828:	d00c      	beq.n	8000844 <_ZNSt6vectorIcSaIcEE9push_backERKc+0x30>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	683a      	ldr	r2, [r7, #0]
 8000832:	0019      	movs	r1, r3
 8000834:	f000 f8b0 	bl	8000998 <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>
				     __x);
	    ++this->_M_impl._M_finish;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	685b      	ldr	r3, [r3, #4]
 800083c:	1c5a      	adds	r2, r3, #1
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 8000842:	e009      	b.n	8000858 <_ZNSt6vectorIcSaIcEE9push_backERKc+0x44>
	  _M_realloc_insert(end(), __x);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	0018      	movs	r0, r3
 8000848:	f000 f8ba 	bl	80009c0 <_ZNSt6vectorIcSaIcEE3endEv>
 800084c:	0001      	movs	r1, r0
 800084e:	683a      	ldr	r2, [r7, #0]
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	0018      	movs	r0, r3
 8000854:	f000 f8da 	bl	8000a0c <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>
      }
 8000858:	46c0      	nop			; (mov r8, r8)
 800085a:	46bd      	mov	sp, r7
 800085c:	b002      	add	sp, #8
 800085e:	bd80      	pop	{r7, pc}

08000860 <_ZNSt6vectorIiSaIiEE9push_backEOi>:

#if __cplusplus >= 201103L
      void
      push_back(value_type&& __x)
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	0018      	movs	r0, r3
 800086e:	f000 f98d 	bl	8000b8c <_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_>
 8000872:	0002      	movs	r2, r0
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	0011      	movs	r1, r2
 8000878:	0018      	movs	r0, r3
 800087a:	f000 f990 	bl	8000b9e <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_>
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b002      	add	sp, #8
 8000884:	bd80      	pop	{r7, pc}

08000886 <_ZNSt12_Vector_baseIcSaIcEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000886:	b580      	push	{r7, lr}
 8000888:	b082      	sub	sp, #8
 800088a:	af00      	add	r7, sp, #0
 800088c:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2200      	movs	r2, #0
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
	{ }
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	0018      	movs	r0, r3
 80008a4:	46bd      	mov	sp, r7
 80008a6:	b002      	add	sp, #8
 80008a8:	bd80      	pop	{r7, pc}

080008aa <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>:
      _M_deallocate(pointer __p, size_t __n)
 80008aa:	b580      	push	{r7, lr}
 80008ac:	b084      	sub	sp, #16
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	60f8      	str	r0, [r7, #12]
 80008b2:	60b9      	str	r1, [r7, #8]
 80008b4:	607a      	str	r2, [r7, #4]
	if (__p)
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d005      	beq.n	80008c8 <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	68b9      	ldr	r1, [r7, #8]
 80008c2:	0018      	movs	r0, r3
 80008c4:	f000 f99c 	bl	8000c00 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
      }
 80008c8:	46c0      	nop			; (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	b004      	add	sp, #16
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	0018      	movs	r0, r3
 80008dc:	46bd      	mov	sp, r7
 80008de:	b002      	add	sp, #8
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80008e2:	b580      	push	{r7, lr}
 80008e4:	b084      	sub	sp, #16
 80008e6:	af00      	add	r7, sp, #0
 80008e8:	60f8      	str	r0, [r7, #12]
 80008ea:	60b9      	str	r1, [r7, #8]
 80008ec:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	0011      	movs	r1, r2
 80008f4:	0018      	movs	r0, r3
 80008f6:	f000 f993 	bl	8000c20 <_ZSt8_DestroyIPcEvT_S1_>
    }
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b004      	add	sp, #16
 8000900:	bd80      	pop	{r7, pc}

08000902 <_ZNSaIiEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8000902:	b580      	push	{r7, lr}
 8000904:	b082      	sub	sp, #8
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	0018      	movs	r0, r3
 800090e:	f000 f996 	bl	8000c3e <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	0018      	movs	r0, r3
 8000916:	46bd      	mov	sp, r7
 8000918:	b002      	add	sp, #8
 800091a:	bd80      	pop	{r7, pc}

0800091c <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2200      	movs	r2, #0
 8000928:	601a      	str	r2, [r3, #0]
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2200      	movs	r2, #0
 800092e:	605a      	str	r2, [r3, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2200      	movs	r2, #0
 8000934:	609a      	str	r2, [r3, #8]
	{ }
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	0018      	movs	r0, r3
 800093a:	46bd      	mov	sp, r7
 800093c:	b002      	add	sp, #8
 800093e:	bd80      	pop	{r7, pc}

08000940 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>:
      _M_deallocate(pointer __p, size_t __n)
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
	if (__p)
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d005      	beq.n	800095e <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	68b9      	ldr	r1, [r7, #8]
 8000958:	0018      	movs	r0, r3
 800095a:	f000 f979 	bl	8000c50 <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>
      }
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	46bd      	mov	sp, r7
 8000962:	b004      	add	sp, #16
 8000964:	bd80      	pop	{r7, pc}

08000966 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	0018      	movs	r0, r3
 8000972:	46bd      	mov	sp, r7
 8000974:	b002      	add	sp, #8
 8000976:	bd80      	pop	{r7, pc}

08000978 <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8000984:	68ba      	ldr	r2, [r7, #8]
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	0011      	movs	r1, r2
 800098a:	0018      	movs	r0, r3
 800098c:	f000 f970 	bl	8000c70 <_ZSt8_DestroyIPiEvT_S1_>
    }
 8000990:	46c0      	nop			; (mov r8, r8)
 8000992:	46bd      	mov	sp, r7
 8000994:	b004      	add	sp, #16
 8000996:	bd80      	pop	{r7, pc}

08000998 <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	60f8      	str	r0, [r7, #12]
 80009a0:	60b9      	str	r1, [r7, #8]
 80009a2:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	0018      	movs	r0, r3
 80009a8:	f000 f971 	bl	8000c8e <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 80009ac:	0002      	movs	r2, r0
 80009ae:	68b9      	ldr	r1, [r7, #8]
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	0018      	movs	r0, r3
 80009b4:	f000 f974 	bl	8000ca0 <_ZN9__gnu_cxx13new_allocatorIcE9constructIcJRKcEEEvPT_DpOT0_>
	}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b004      	add	sp, #16
 80009be:	bd80      	pop	{r7, pc}

080009c0 <_ZNSt6vectorIcSaIcEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	1d1a      	adds	r2, r3, #4
 80009cc:	230c      	movs	r3, #12
 80009ce:	18fb      	adds	r3, r7, r3
 80009d0:	0011      	movs	r1, r2
 80009d2:	0018      	movs	r0, r3
 80009d4:	f000 f97c 	bl	8000cd0 <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	0018      	movs	r0, r3
 80009dc:	46bd      	mov	sp, r7
 80009de:	b004      	add	sp, #16
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>:
      _S_use_relocate()
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 80009e8:	1c18      	adds	r0, r3, #0
 80009ea:	f000 f805 	bl	80009f8 <_ZNSt6vectorIcSaIcEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 80009ee:	0003      	movs	r3, r0
      }
 80009f0:	0018      	movs	r0, r3
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b002      	add	sp, #8
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <_ZNSt6vectorIcSaIcEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 8000a02:	2301      	movs	r3, #1
      }
 8000a04:	0018      	movs	r0, r3
 8000a06:	46bd      	mov	sp, r7
 8000a08:	b002      	add	sp, #8
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 8000a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a0e:	b08d      	sub	sp, #52	; 0x34
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8000a18:	4a5b      	ldr	r2, [pc, #364]	; (8000b88 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x17c>)
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f000 f964 	bl	8000cec <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc>
 8000a24:	0003      	movs	r3, r0
 8000a26:	62bb      	str	r3, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	0018      	movs	r0, r3
 8000a38:	f000 f9a6 	bl	8000d88 <_ZNSt6vectorIcSaIcEE5beginEv>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	617b      	str	r3, [r7, #20]
 8000a40:	2314      	movs	r3, #20
 8000a42:	18fa      	adds	r2, r7, r3
 8000a44:	2608      	movs	r6, #8
 8000a46:	19bb      	adds	r3, r7, r6
 8000a48:	0011      	movs	r1, r2
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f000 f9ac 	bl	8000da8 <_ZN9__gnu_cxxmiIPcSt6vectorIcSaIcEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 8000a50:	0003      	movs	r3, r0
 8000a52:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a58:	0011      	movs	r1, r2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f000 f9ba 	bl	8000dd4 <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj>
 8000a60:	0003      	movs	r3, r0
 8000a62:	61bb      	str	r3, [r7, #24]
      pointer __new_finish(__new_start);
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	62fb      	str	r3, [r7, #44]	; 0x2c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8000a68:	68fc      	ldr	r4, [r7, #12]
 8000a6a:	69ba      	ldr	r2, [r7, #24]
 8000a6c:	69fb      	ldr	r3, [r7, #28]
 8000a6e:	18d5      	adds	r5, r2, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	0018      	movs	r0, r3
 8000a74:	f000 f90b 	bl	8000c8e <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	001a      	movs	r2, r3
 8000a7c:	0029      	movs	r1, r5
 8000a7e:	0020      	movs	r0, r4
 8000a80:	f7ff ff8a 	bl	8000998 <_ZNSt16allocator_traitsISaIcEE9constructIcJRKcEEEvRS0_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8000a84:	2300      	movs	r3, #0
 8000a86:	62fb      	str	r3, [r7, #44]	; 0x2c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8000a88:	f7ff ffab 	bl	80009e2 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>
 8000a8c:	1e03      	subs	r3, r0, #0
 8000a8e:	d027      	beq.n	8000ae0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xd4>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8000a90:	19bb      	adds	r3, r7, r6
 8000a92:	0018      	movs	r0, r3
 8000a94:	f000 f9c8 	bl	8000e28 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000a98:	0003      	movs	r3, r0
 8000a9a:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f7ff ff16 	bl	80008d0 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000aa4:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8000aa6:	69ba      	ldr	r2, [r7, #24]
 8000aa8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000aaa:	0021      	movs	r1, r4
 8000aac:	f000 f9a7 	bl	8000dfe <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>
 8000ab0:	0003      	movs	r3, r0
 8000ab2:	62fb      	str	r3, [r7, #44]	; 0x2c

	      ++__new_finish;
 8000ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8000aba:	19bb      	adds	r3, r7, r6
 8000abc:	0018      	movs	r0, r3
 8000abe:	f000 f9b3 	bl	8000e28 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000ac2:	0003      	movs	r3, r0
 8000ac4:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f7ff ff01 	bl	80008d0 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000ace:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8000ad0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ad2:	6a39      	ldr	r1, [r7, #32]
 8000ad4:	0020      	movs	r0, r4
 8000ad6:	f000 f992 	bl	8000dfe <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>
 8000ada:	0003      	movs	r3, r0
 8000adc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000ade:	e027      	b.n	8000b30 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x124>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8000ae0:	2508      	movs	r5, #8
 8000ae2:	197b      	adds	r3, r7, r5
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	f000 f99f 	bl	8000e28 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000aea:	0003      	movs	r3, r0
 8000aec:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	0018      	movs	r0, r3
 8000af2:	f7ff feed 	bl	80008d0 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000af6:	0003      	movs	r3, r0
		(__old_start, __position.base(),
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000afc:	0021      	movs	r1, r4
 8000afe:	f000 f99c 	bl	8000e3a <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 8000b02:	0003      	movs	r3, r0
 8000b04:	62fb      	str	r3, [r7, #44]	; 0x2c

	      ++__new_finish;
 8000b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b08:	3301      	adds	r3, #1
 8000b0a:	62fb      	str	r3, [r7, #44]	; 0x2c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8000b0c:	197b      	adds	r3, r7, r5
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f000 f98a 	bl	8000e28 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000b14:	0003      	movs	r3, r0
 8000b16:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f7ff fed8 	bl	80008d0 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000b20:	0003      	movs	r3, r0
		(__position.base(), __old_finish,
 8000b22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b24:	6a39      	ldr	r1, [r7, #32]
 8000b26:	0020      	movs	r0, r4
 8000b28:	f000 f987 	bl	8000e3a <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 8000b2c:	0003      	movs	r3, r0
 8000b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8000b30:	f7ff ff57 	bl	80009e2 <_ZNSt6vectorIcSaIcEE15_S_use_relocateEv>
 8000b34:	0003      	movs	r3, r0
 8000b36:	001a      	movs	r2, r3
 8000b38:	2301      	movs	r3, #1
 8000b3a:	4053      	eors	r3, r2
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d009      	beq.n	8000b56 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJRKcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x14a>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	0018      	movs	r0, r3
 8000b46:	f7ff fec3 	bl	80008d0 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000b4a:	0002      	movs	r2, r0
 8000b4c:	6a39      	ldr	r1, [r7, #32]
 8000b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b50:	0018      	movs	r0, r3
 8000b52:	f7ff fec6 	bl	80008e2 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 8000b56:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	689a      	ldr	r2, [r3, #8]
 8000b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5e:	1ad3      	subs	r3, r2, r3
      _M_deallocate(__old_start,
 8000b60:	001a      	movs	r2, r3
 8000b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b64:	0019      	movs	r1, r3
 8000b66:	f7ff fea0 	bl	80008aa <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>
      this->_M_impl._M_start = __new_start;
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	69ba      	ldr	r2, [r7, #24]
 8000b6e:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b74:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8000b76:	69ba      	ldr	r2, [r7, #24]
 8000b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b7a:	18d2      	adds	r2, r2, r3
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	609a      	str	r2, [r3, #8]
    }
 8000b80:	46c0      	nop			; (mov r8, r8)
 8000b82:	46bd      	mov	sp, r7
 8000b84:	b00d      	add	sp, #52	; 0x34
 8000b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b88:	080076d4 	.word	0x080076d4

08000b8c <_ZSt4moveIRiEONSt16remove_referenceIT_E4typeEOS2_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	0018      	movs	r0, r3
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	b002      	add	sp, #8
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_>:
      vector<_Tp, _Alloc>::
 8000b9e:	b5b0      	push	{r4, r5, r7, lr}
 8000ba0:	b082      	sub	sp, #8
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
 8000ba6:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	685a      	ldr	r2, [r3, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	689b      	ldr	r3, [r3, #8]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d012      	beq.n	8000bda <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_+0x3c>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8000bb4:	687c      	ldr	r4, [r7, #4]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	685d      	ldr	r5, [r3, #4]
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f000 f957 	bl	8000e70 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 8000bc2:	0003      	movs	r3, r0
 8000bc4:	001a      	movs	r2, r3
 8000bc6:	0029      	movs	r1, r5
 8000bc8:	0020      	movs	r0, r4
 8000bca:	f000 f95a 	bl	8000e82 <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	1d1a      	adds	r2, r3, #4
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	605a      	str	r2, [r3, #4]
      }
 8000bd8:	e00e      	b.n	8000bf8 <_ZNSt6vectorIiSaIiEE12emplace_backIJiEEEvDpOT_+0x5a>
	  _M_realloc_insert(end(), std::forward<_Args>(__args)...);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f000 f964 	bl	8000eaa <_ZNSt6vectorIiSaIiEE3endEv>
 8000be2:	0004      	movs	r4, r0
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	0018      	movs	r0, r3
 8000be8:	f000 f942 	bl	8000e70 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 8000bec:	0002      	movs	r2, r0
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	0021      	movs	r1, r4
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f000 f980 	bl	8000ef8 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_>
      }
 8000bf8:	46c0      	nop			; (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	b002      	add	sp, #8
 8000bfe:	bdb0      	pop	{r4, r5, r7, pc}

08000c00 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b084      	sub	sp, #16
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000c0c:	687a      	ldr	r2, [r7, #4]
 8000c0e:	68b9      	ldr	r1, [r7, #8]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	0018      	movs	r0, r3
 8000c14:	f000 fa34 	bl	8001080 <_ZN9__gnu_cxx13new_allocatorIcE10deallocateEPcj>
 8000c18:	46c0      	nop			; (mov r8, r8)
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	b004      	add	sp, #16
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <_ZSt8_DestroyIPcEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8000c2a:	683a      	ldr	r2, [r7, #0]
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	0011      	movs	r1, r2
 8000c30:	0018      	movs	r0, r3
 8000c32:	f000 fa35 	bl	80010a0 <_ZNSt12_Destroy_auxILb1EE9__destroyIPcEEvT_S3_>
    }
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	b002      	add	sp, #8
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <_ZN9__gnu_cxx13new_allocatorIiEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b082      	sub	sp, #8
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	0018      	movs	r0, r3
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	b002      	add	sp, #8
 8000c4e:	bd80      	pop	{r7, pc}

08000c50 <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000c5c:	687a      	ldr	r2, [r7, #4]
 8000c5e:	68b9      	ldr	r1, [r7, #8]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	0018      	movs	r0, r3
 8000c64:	f000 fa25 	bl	80010b2 <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>
 8000c68:	46c0      	nop			; (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	b004      	add	sp, #16
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <_ZSt8_DestroyIPiEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8000c7a:	683a      	ldr	r2, [r7, #0]
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	0011      	movs	r1, r2
 8000c80:	0018      	movs	r0, r3
 8000c82:	f000 fa27 	bl	80010d4 <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>
    }
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	b002      	add	sp, #8
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	0018      	movs	r0, r3
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b002      	add	sp, #8
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <_ZN9__gnu_cxx13new_allocatorIcE9constructIcJRKcEEEvPT_DpOT0_>:
      { return _M_max_size(); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 8000ca0:	b590      	push	{r4, r7, lr}
 8000ca2:	b085      	sub	sp, #20
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f7ff ffed 	bl	8000c8e <_ZSt7forwardIRKcEOT_RNSt16remove_referenceIS2_E4typeE>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	781c      	ldrb	r4, [r3, #0]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	0019      	movs	r1, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	f7ff fb7d 	bl	80003bc <_ZnwjPv>
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	1c22      	adds	r2, r4, #0
 8000cc6:	701a      	strb	r2, [r3, #0]
 8000cc8:	46c0      	nop			; (mov r8, r8)
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	b005      	add	sp, #20
 8000cce:	bd90      	pop	{r4, r7, pc}

08000cd0 <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	b002      	add	sp, #8
 8000cea:	bd80      	pop	{r7, pc}

08000cec <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc>:
      { return _M_insert_rval(__position, std::move(__v)); }
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b087      	sub	sp, #28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f000 f9f3 	bl	80010e6 <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 8000d00:	0004      	movs	r4, r0
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	0018      	movs	r0, r3
 8000d06:	f000 f9ff 	bl	8001108 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000d0a:	0003      	movs	r3, r0
 8000d0c:	1ae2      	subs	r2, r4, r3
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	429a      	cmp	r2, r3
 8000d12:	419b      	sbcs	r3, r3
 8000d14:	425b      	negs	r3, r3
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d003      	beq.n	8000d24 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f006 fae5 	bl	80072ee <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	0018      	movs	r0, r3
 8000d28:	f000 f9ee 	bl	8001108 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000d2c:	0004      	movs	r4, r0
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	0018      	movs	r0, r3
 8000d32:	f000 f9e9 	bl	8001108 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000d36:	0003      	movs	r3, r0
 8000d38:	613b      	str	r3, [r7, #16]
 8000d3a:	2308      	movs	r3, #8
 8000d3c:	18fa      	adds	r2, r7, r3
 8000d3e:	2310      	movs	r3, #16
 8000d40:	18fb      	adds	r3, r7, r3
 8000d42:	0011      	movs	r1, r2
 8000d44:	0018      	movs	r0, r3
 8000d46:	f000 f9ec 	bl	8001122 <_ZSt3maxIjERKT_S2_S2_>
 8000d4a:	0003      	movs	r3, r0
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	18e3      	adds	r3, r4, r3
 8000d50:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	0018      	movs	r0, r3
 8000d56:	f000 f9d7 	bl	8001108 <_ZNKSt6vectorIcSaIcEE4sizeEv>
 8000d5a:	0002      	movs	r2, r0
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d307      	bcc.n	8000d72 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x86>
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	0018      	movs	r0, r3
 8000d66:	f000 f9be 	bl	80010e6 <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 8000d6a:	0002      	movs	r2, r0
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d905      	bls.n	8000d7e <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x92>
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	0018      	movs	r0, r3
 8000d76:	f000 f9b6 	bl	80010e6 <_ZNKSt6vectorIcSaIcEE8max_sizeEv>
 8000d7a:	0003      	movs	r3, r0
 8000d7c:	e000      	b.n	8000d80 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEjPKc+0x94>
 8000d7e:	697b      	ldr	r3, [r7, #20]
      }
 8000d80:	0018      	movs	r0, r3
 8000d82:	46bd      	mov	sp, r7
 8000d84:	b007      	add	sp, #28
 8000d86:	bd90      	pop	{r4, r7, pc}

08000d88 <_ZNSt6vectorIcSaIcEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8000d90:	687a      	ldr	r2, [r7, #4]
 8000d92:	230c      	movs	r3, #12
 8000d94:	18fb      	adds	r3, r7, r3
 8000d96:	0011      	movs	r1, r2
 8000d98:	0018      	movs	r0, r3
 8000d9a:	f7ff ff99 	bl	8000cd0 <_ZN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEC1ERKS1_>
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	0018      	movs	r0, r3
 8000da2:	46bd      	mov	sp, r7
 8000da4:	b004      	add	sp, #16
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <_ZN9__gnu_cxxmiIPcSt6vectorIcSaIcEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8000da8:	b590      	push	{r4, r7, lr}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	0018      	movs	r0, r3
 8000db6:	f000 f837 	bl	8000e28 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000dba:	0003      	movs	r3, r0
 8000dbc:	681c      	ldr	r4, [r3, #0]
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f000 f831 	bl	8000e28 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>
 8000dc6:	0003      	movs	r3, r0
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	1ae3      	subs	r3, r4, r3
 8000dcc:	0018      	movs	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b003      	add	sp, #12
 8000dd2:	bd90      	pop	{r4, r7, pc}

08000dd4 <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d007      	beq.n	8000df4 <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj+0x20>
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	683a      	ldr	r2, [r7, #0]
 8000de8:	0011      	movs	r1, r2
 8000dea:	0018      	movs	r0, r3
 8000dec:	f000 f9ab 	bl	8001146 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8000df0:	0003      	movs	r3, r0
 8000df2:	e000      	b.n	8000df6 <_ZNSt12_Vector_baseIcSaIcEE11_M_allocateEj+0x22>
 8000df4:	2300      	movs	r3, #0
      }
 8000df6:	0018      	movs	r0, r3
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b002      	add	sp, #8
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <_ZNSt6vectorIcSaIcEE11_S_relocateEPcS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8000dfe:	b5b0      	push	{r4, r5, r7, lr}
 8000e00:	b086      	sub	sp, #24
 8000e02:	af02      	add	r7, sp, #8
 8000e04:	60f8      	str	r0, [r7, #12]
 8000e06:	60b9      	str	r1, [r7, #8]
 8000e08:	607a      	str	r2, [r7, #4]
 8000e0a:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8000e0c:	683c      	ldr	r4, [r7, #0]
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	68b9      	ldr	r1, [r7, #8]
 8000e12:	68f8      	ldr	r0, [r7, #12]
 8000e14:	466b      	mov	r3, sp
 8000e16:	701d      	strb	r5, [r3, #0]
 8000e18:	0023      	movs	r3, r4
 8000e1a:	f000 f9a4 	bl	8001166 <_ZNSt6vectorIcSaIcEE14_S_do_relocateEPcS2_S2_RS0_St17integral_constantIbLb1EE>
 8000e1e:	0003      	movs	r3, r0
      }
 8000e20:	0018      	movs	r0, r3
 8000e22:	46bd      	mov	sp, r7
 8000e24:	b004      	add	sp, #16
 8000e26:	bdb0      	pop	{r4, r5, r7, pc}

08000e28 <_ZNK9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	0018      	movs	r0, r3
 8000e34:	46bd      	mov	sp, r7
 8000e36:	b002      	add	sp, #8
 8000e38:	bd80      	pop	{r7, pc}

08000e3a <_ZSt34__uninitialized_move_if_noexcept_aIPcS0_SaIcEET0_T_S3_S2_RT1_>:
    }

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8000e3a:	b590      	push	{r4, r7, lr}
 8000e3c:	b085      	sub	sp, #20
 8000e3e:	af00      	add	r7, sp, #0
 8000e40:	60f8      	str	r0, [r7, #12]
 8000e42:	60b9      	str	r1, [r7, #8]
 8000e44:	607a      	str	r2, [r7, #4]
 8000e46:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f000 f99d 	bl	800118a <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>
 8000e50:	0004      	movs	r4, r0
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	0018      	movs	r0, r3
 8000e56:	f000 f998 	bl	800118a <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>
 8000e5a:	0001      	movs	r1, r0
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	0020      	movs	r0, r4
 8000e62:	f000 f9a2 	bl	80011aa <_ZSt22__uninitialized_copy_aISt13move_iteratorIPcES1_cET0_T_S4_S3_RSaIT1_E>
 8000e66:	0003      	movs	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8000e68:	0018      	movs	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b005      	add	sp, #20
 8000e6e:	bd90      	pop	{r4, r7, pc}

08000e70 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	b002      	add	sp, #8
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b084      	sub	sp, #16
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	60f8      	str	r0, [r7, #12]
 8000e8a:	60b9      	str	r1, [r7, #8]
 8000e8c:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	0018      	movs	r0, r3
 8000e92:	f7ff ffed 	bl	8000e70 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 8000e96:	0002      	movs	r2, r0
 8000e98:	68b9      	ldr	r1, [r7, #8]
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f000 f996 	bl	80011ce <_ZN9__gnu_cxx13new_allocatorIiE9constructIiJiEEEvPT_DpOT0_>
	}
 8000ea2:	46c0      	nop			; (mov r8, r8)
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	b004      	add	sp, #16
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <_ZNSt6vectorIiSaIiEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b084      	sub	sp, #16
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	1d1a      	adds	r2, r3, #4
 8000eb6:	230c      	movs	r3, #12
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	0011      	movs	r1, r2
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f000 f99d 	bl	80011fc <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	b004      	add	sp, #16
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>:
      _S_use_relocate()
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8000ed2:	1c18      	adds	r0, r3, #0
 8000ed4:	f000 f805 	bl	8000ee2 <_ZNSt6vectorIiSaIiEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8000ed8:	0003      	movs	r3, r0
      }
 8000eda:	0018      	movs	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	b002      	add	sp, #8
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <_ZNSt6vectorIiSaIiEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b082      	sub	sp, #8
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	7018      	strb	r0, [r3, #0]
					  std::declval<_Tp_alloc_type&>()));
 8000eec:	2301      	movs	r3, #1
      }
 8000eee:	0018      	movs	r0, r3
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b002      	add	sp, #8
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_>:
      vector<_Tp, _Alloc>::
 8000ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000efa:	b08d      	sub	sp, #52	; 0x34
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8000f04:	4a5d      	ldr	r2, [pc, #372]	; (800107c <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x184>)
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	2101      	movs	r1, #1
 8000f0a:	0018      	movs	r0, r3
 8000f0c:	f000 f984 	bl	8001218 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc>
 8000f10:	0003      	movs	r3, r0
 8000f12:	62bb      	str	r3, [r7, #40]	; 0x28
      pointer __old_start = this->_M_impl._M_start;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
      pointer __old_finish = this->_M_impl._M_finish;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	623b      	str	r3, [r7, #32]
      const size_type __elems_before = __position - begin();
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	0018      	movs	r0, r3
 8000f24:	f000 f9c6 	bl	80012b4 <_ZNSt6vectorIiSaIiEE5beginEv>
 8000f28:	0003      	movs	r3, r0
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	2314      	movs	r3, #20
 8000f2e:	18fa      	adds	r2, r7, r3
 8000f30:	2608      	movs	r6, #8
 8000f32:	19bb      	adds	r3, r7, r6
 8000f34:	0011      	movs	r1, r2
 8000f36:	0018      	movs	r0, r3
 8000f38:	f000 f9cc 	bl	80012d4 <_ZN9__gnu_cxxmiIPiSt6vectorIiSaIiEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	61fb      	str	r3, [r7, #28]
      pointer __new_start(this->_M_allocate(__len));
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f44:	0011      	movs	r1, r2
 8000f46:	0018      	movs	r0, r3
 8000f48:	f000 f9db 	bl	8001302 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>
 8000f4c:	0003      	movs	r3, r0
 8000f4e:	61bb      	str	r3, [r7, #24]
      pointer __new_finish(__new_start);
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	62fb      	str	r3, [r7, #44]	; 0x2c
	  _Alloc_traits::construct(this->_M_impl,
 8000f54:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	18d5      	adds	r5, r2, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	0018      	movs	r0, r3
 8000f62:	f7ff ff85 	bl	8000e70 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 8000f66:	0003      	movs	r3, r0
 8000f68:	001a      	movs	r2, r3
 8000f6a:	0029      	movs	r1, r5
 8000f6c:	0020      	movs	r0, r4
 8000f6e:	f7ff ff88 	bl	8000e82 <_ZNSt16allocator_traitsISaIiEE9constructIiJiEEEvRS0_PT_DpOT0_>
	  __new_finish = pointer();
 8000f72:	2300      	movs	r3, #0
 8000f74:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8000f76:	f7ff ffa9 	bl	8000ecc <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>
 8000f7a:	1e03      	subs	r3, r0, #0
 8000f7c:	d027      	beq.n	8000fce <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0xd6>
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8000f7e:	19bb      	adds	r3, r7, r6
 8000f80:	0018      	movs	r0, r3
 8000f82:	f000 f9e8 	bl	8001356 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 8000f86:	0003      	movs	r3, r0
 8000f88:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f7ff fcea 	bl	8000966 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8000f92:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000f98:	0021      	movs	r1, r4
 8000f9a:	f000 f9c7 	bl	800132c <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>
 8000f9e:	0003      	movs	r3, r0
 8000fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
	      ++__new_finish;
 8000fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000fa4:	3304      	adds	r3, #4
 8000fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8000fa8:	19bb      	adds	r3, r7, r6
 8000faa:	0018      	movs	r0, r3
 8000fac:	f000 f9d3 	bl	8001356 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 8000fb0:	0003      	movs	r3, r0
 8000fb2:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f7ff fcd5 	bl	8000966 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8000fbc:	0003      	movs	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8000fbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000fc0:	6a39      	ldr	r1, [r7, #32]
 8000fc2:	0020      	movs	r0, r4
 8000fc4:	f000 f9b2 	bl	800132c <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000fcc:	e027      	b.n	800101e <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x126>
		(__old_start, __position.base(),
 8000fce:	2508      	movs	r5, #8
 8000fd0:	197b      	adds	r3, r7, r5
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f000 f9bf 	bl	8001356 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 8000fd8:	0003      	movs	r3, r0
 8000fda:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	0018      	movs	r0, r3
 8000fe0:	f7ff fcc1 	bl	8000966 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8000fe4:	0003      	movs	r3, r0
		(__old_start, __position.base(),
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000fea:	0021      	movs	r1, r4
 8000fec:	f000 f9bc 	bl	8001368 <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 8000ff0:	0003      	movs	r3, r0
 8000ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
	      ++__new_finish;
 8000ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ff6:	3304      	adds	r3, #4
 8000ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
		(__position.base(), __old_finish,
 8000ffa:	197b      	adds	r3, r7, r5
 8000ffc:	0018      	movs	r0, r3
 8000ffe:	f000 f9aa 	bl	8001356 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 8001002:	0003      	movs	r3, r0
 8001004:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	0018      	movs	r0, r3
 800100a:	f7ff fcac 	bl	8000966 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 800100e:	0003      	movs	r3, r0
		(__position.base(), __old_finish,
 8001010:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001012:	6a39      	ldr	r1, [r7, #32]
 8001014:	0020      	movs	r0, r4
 8001016:	f000 f9a7 	bl	8001368 <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 800101a:	0003      	movs	r3, r0
 800101c:	62fb      	str	r3, [r7, #44]	; 0x2c
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 800101e:	f7ff ff55 	bl	8000ecc <_ZNSt6vectorIiSaIiEE15_S_use_relocateEv>
 8001022:	0003      	movs	r3, r0
 8001024:	001a      	movs	r2, r3
 8001026:	2301      	movs	r3, #1
 8001028:	4053      	eors	r3, r2
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d009      	beq.n	8001044 <_ZNSt6vectorIiSaIiEE17_M_realloc_insertIJiEEEvN9__gnu_cxx17__normal_iteratorIPiS1_EEDpOT_+0x14c>
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	0018      	movs	r0, r3
 8001034:	f7ff fc97 	bl	8000966 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8001038:	0002      	movs	r2, r0
 800103a:	6a39      	ldr	r1, [r7, #32]
 800103c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103e:	0018      	movs	r0, r3
 8001040:	f7ff fc9a 	bl	8000978 <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
      _M_deallocate(__old_start,
 8001044:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 8001050:	001a      	movs	r2, r3
 8001052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001054:	0019      	movs	r1, r3
 8001056:	f7ff fc73 	bl	8000940 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
      this->_M_impl._M_start = __new_start;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001064:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 8001066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	18d2      	adds	r2, r2, r3
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	609a      	str	r2, [r3, #8]
    }
 8001072:	46c0      	nop			; (mov r8, r8)
 8001074:	46bd      	mov	sp, r7
 8001076:	b00d      	add	sp, #52	; 0x34
 8001078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800107a:	46c0      	nop			; (mov r8, r8)
 800107c:	080076d4 	.word	0x080076d4

08001080 <_ZN9__gnu_cxx13new_allocatorIcE10deallocateEPcj>:
      deallocate(_Tp* __p, size_type __t)
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	0011      	movs	r1, r2
 8001092:	0018      	movs	r0, r3
 8001094:	f006 f910 	bl	80072b8 <_ZdlPvj>
      }
 8001098:	46c0      	nop			; (mov r8, r8)
 800109a:	46bd      	mov	sp, r7
 800109c:	b004      	add	sp, #16
 800109e:	bd80      	pop	{r7, pc}

080010a0 <_ZNSt12_Destroy_auxILb1EE9__destroyIPcEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b002      	add	sp, #8
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <_ZN9__gnu_cxx13new_allocatorIiE10deallocateEPij>:
      deallocate(_Tp* __p, size_type __t)
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	60f8      	str	r0, [r7, #12]
 80010ba:	60b9      	str	r1, [r7, #8]
 80010bc:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	009a      	lsls	r2, r3, #2
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	0011      	movs	r1, r2
 80010c6:	0018      	movs	r0, r3
 80010c8:	f006 f8f6 	bl	80072b8 <_ZdlPvj>
      }
 80010cc:	46c0      	nop			; (mov r8, r8)
 80010ce:	46bd      	mov	sp, r7
 80010d0:	b004      	add	sp, #16
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>:
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
 80010de:	46c0      	nop			; (mov r8, r8)
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b002      	add	sp, #8
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <_ZNKSt6vectorIcSaIcEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	0018      	movs	r0, r3
 80010f2:	f000 f971 	bl	80013d8 <_ZNKSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 80010f6:	0003      	movs	r3, r0
 80010f8:	0018      	movs	r0, r3
 80010fa:	f000 f951 	bl	80013a0 <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_>
 80010fe:	0003      	movs	r3, r0
 8001100:	0018      	movs	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	b002      	add	sp, #8
 8001106:	bd80      	pop	{r7, pc}

08001108 <_ZNKSt6vectorIcSaIcEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685a      	ldr	r2, [r3, #4]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	0018      	movs	r0, r3
 800111c:	46bd      	mov	sp, r7
 800111e:	b002      	add	sp, #8
 8001120:	bd80      	pop	{r7, pc}

08001122 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
 800112a:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	429a      	cmp	r2, r3
 8001136:	d201      	bcs.n	800113c <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	e000      	b.n	800113e <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800113c:	687b      	ldr	r3, [r7, #4]
    }
 800113e:	0018      	movs	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	b002      	add	sp, #8
 8001144:	bd80      	pop	{r7, pc}

08001146 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8001146:	b580      	push	{r7, lr}
 8001148:	b082      	sub	sp, #8
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
 800114e:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8001150:	6839      	ldr	r1, [r7, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	0018      	movs	r0, r3
 8001158:	f000 f947 	bl	80013ea <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv>
 800115c:	0003      	movs	r3, r0
 800115e:	0018      	movs	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	b002      	add	sp, #8
 8001164:	bd80      	pop	{r7, pc}

08001166 <_ZNSt6vectorIcSaIcEE14_S_do_relocateEPcS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8001166:	b580      	push	{r7, lr}
 8001168:	b084      	sub	sp, #16
 800116a:	af00      	add	r7, sp, #0
 800116c:	60f8      	str	r0, [r7, #12]
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
 8001172:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	68b9      	ldr	r1, [r7, #8]
 800117a:	68f8      	ldr	r0, [r7, #12]
 800117c:	f000 f952 	bl	8001424 <_ZSt12__relocate_aIPcS0_SaIcEET0_T_S3_S2_RT1_>
 8001180:	0003      	movs	r3, r0
      }
 8001182:	0018      	movs	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	b004      	add	sp, #16
 8001188:	bd80      	pop	{r7, pc}

0800118a <_ZSt32__make_move_if_noexcept_iteratorIcSt13move_iteratorIPcEET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = typename conditional<__move_if_noexcept_cond<_Tp>::value,
			   const _Tp*, move_iterator<_Tp*>>::type>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 800118a:	b580      	push	{r7, lr}
 800118c:	b084      	sub	sp, #16
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	230c      	movs	r3, #12
 8001196:	18fb      	adds	r3, r7, r3
 8001198:	0011      	movs	r1, r2
 800119a:	0018      	movs	r0, r3
 800119c:	f000 f962 	bl	8001464 <_ZNSt13move_iteratorIPcEC1ES0_>
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	0018      	movs	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	b004      	add	sp, #16
 80011a8:	bd80      	pop	{r7, pc}

080011aa <_ZSt22__uninitialized_copy_aISt13move_iteratorIPcES1_cET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b084      	sub	sp, #16
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	60f8      	str	r0, [r7, #12]
 80011b2:	60b9      	str	r1, [r7, #8]
 80011b4:	607a      	str	r2, [r7, #4]
 80011b6:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	68b9      	ldr	r1, [r7, #8]
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	0018      	movs	r0, r3
 80011c0:	f000 f962 	bl	8001488 <_ZSt18uninitialized_copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>
 80011c4:	0003      	movs	r3, r0
 80011c6:	0018      	movs	r0, r3
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b004      	add	sp, #16
 80011cc:	bd80      	pop	{r7, pc}

080011ce <_ZN9__gnu_cxx13new_allocatorIiE9constructIiJiEEEvPT_DpOT0_>:
	construct(_Up* __p, _Args&&... __args)
 80011ce:	b590      	push	{r4, r7, lr}
 80011d0:	b085      	sub	sp, #20
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	60f8      	str	r0, [r7, #12]
 80011d6:	60b9      	str	r1, [r7, #8]
 80011d8:	607a      	str	r2, [r7, #4]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	0018      	movs	r0, r3
 80011de:	f7ff fe47 	bl	8000e70 <_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE>
 80011e2:	0003      	movs	r3, r0
 80011e4:	681c      	ldr	r4, [r3, #0]
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	0019      	movs	r1, r3
 80011ea:	2004      	movs	r0, #4
 80011ec:	f7ff f8e6 	bl	80003bc <_ZnwjPv>
 80011f0:	0003      	movs	r3, r0
 80011f2:	601c      	str	r4, [r3, #0]
 80011f4:	46c0      	nop			; (mov r8, r8)
 80011f6:	46bd      	mov	sp, r7
 80011f8:	b005      	add	sp, #20
 80011fa:	bd90      	pop	{r4, r7, pc}

080011fc <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	0018      	movs	r0, r3
 8001212:	46bd      	mov	sp, r7
 8001214:	b002      	add	sp, #8
 8001216:	bd80      	pop	{r7, pc}

08001218 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b087      	sub	sp, #28
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	0018      	movs	r0, r3
 8001228:	f000 f943 	bl	80014b2 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 800122c:	0004      	movs	r4, r0
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	0018      	movs	r0, r3
 8001232:	f000 f94f 	bl	80014d4 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8001236:	0003      	movs	r3, r0
 8001238:	1ae2      	subs	r2, r4, r3
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	429a      	cmp	r2, r3
 800123e:	419b      	sbcs	r3, r3
 8001240:	425b      	negs	r3, r3
 8001242:	b2db      	uxtb	r3, r3
 8001244:	2b00      	cmp	r3, #0
 8001246:	d003      	beq.n	8001250 <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x38>
	  __throw_length_error(__N(__s));
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	0018      	movs	r0, r3
 800124c:	f006 f84f 	bl	80072ee <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	0018      	movs	r0, r3
 8001254:	f000 f93e 	bl	80014d4 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8001258:	0004      	movs	r4, r0
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	0018      	movs	r0, r3
 800125e:	f000 f939 	bl	80014d4 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8001262:	0003      	movs	r3, r0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	2308      	movs	r3, #8
 8001268:	18fa      	adds	r2, r7, r3
 800126a:	2310      	movs	r3, #16
 800126c:	18fb      	adds	r3, r7, r3
 800126e:	0011      	movs	r1, r2
 8001270:	0018      	movs	r0, r3
 8001272:	f7ff ff56 	bl	8001122 <_ZSt3maxIjERKT_S2_S2_>
 8001276:	0003      	movs	r3, r0
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	18e3      	adds	r3, r4, r3
 800127c:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	0018      	movs	r0, r3
 8001282:	f000 f927 	bl	80014d4 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 8001286:	0002      	movs	r2, r0
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	4293      	cmp	r3, r2
 800128c:	d307      	bcc.n	800129e <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x86>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	0018      	movs	r0, r3
 8001292:	f000 f90e 	bl	80014b2 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 8001296:	0002      	movs	r2, r0
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	4293      	cmp	r3, r2
 800129c:	d905      	bls.n	80012aa <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x92>
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	0018      	movs	r0, r3
 80012a2:	f000 f906 	bl	80014b2 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>
 80012a6:	0003      	movs	r3, r0
 80012a8:	e000      	b.n	80012ac <_ZNKSt6vectorIiSaIiEE12_M_check_lenEjPKc+0x94>
 80012aa:	697b      	ldr	r3, [r7, #20]
      }
 80012ac:	0018      	movs	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	b007      	add	sp, #28
 80012b2:	bd90      	pop	{r4, r7, pc}

080012b4 <_ZNSt6vectorIiSaIiEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	230c      	movs	r3, #12
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	0011      	movs	r1, r2
 80012c4:	0018      	movs	r0, r3
 80012c6:	f7ff ff99 	bl	80011fc <_ZN9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEEC1ERKS1_>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b004      	add	sp, #16
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <_ZN9__gnu_cxxmiIPiSt6vectorIiSaIiEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 80012d4:	b590      	push	{r4, r7, lr}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	0018      	movs	r0, r3
 80012e2:	f000 f838 	bl	8001356 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80012e6:	0003      	movs	r3, r0
 80012e8:	681c      	ldr	r4, [r3, #0]
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	0018      	movs	r0, r3
 80012ee:	f000 f832 	bl	8001356 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>
 80012f2:	0003      	movs	r3, r0
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	1ae3      	subs	r3, r4, r3
 80012f8:	109b      	asrs	r3, r3, #2
 80012fa:	0018      	movs	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	b003      	add	sp, #12
 8001300:	bd90      	pop	{r4, r7, pc}

08001302 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
 800130a:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d007      	beq.n	8001322 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x20>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	683a      	ldr	r2, [r7, #0]
 8001316:	0011      	movs	r1, r2
 8001318:	0018      	movs	r0, r3
 800131a:	f000 f8e9 	bl	80014f0 <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>
 800131e:	0003      	movs	r3, r0
 8001320:	e000      	b.n	8001324 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x22>
 8001322:	2300      	movs	r3, #0
      }
 8001324:	0018      	movs	r0, r3
 8001326:	46bd      	mov	sp, r7
 8001328:	b002      	add	sp, #8
 800132a:	bd80      	pop	{r7, pc}

0800132c <_ZNSt6vectorIiSaIiEE11_S_relocateEPiS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 800132c:	b5b0      	push	{r4, r5, r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af02      	add	r7, sp, #8
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
 8001338:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 800133a:	683c      	ldr	r4, [r7, #0]
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	68b9      	ldr	r1, [r7, #8]
 8001340:	68f8      	ldr	r0, [r7, #12]
 8001342:	466b      	mov	r3, sp
 8001344:	701d      	strb	r5, [r3, #0]
 8001346:	0023      	movs	r3, r4
 8001348:	f000 f8e2 	bl	8001510 <_ZNSt6vectorIiSaIiEE14_S_do_relocateEPiS2_S2_RS0_St17integral_constantIbLb1EE>
 800134c:	0003      	movs	r3, r0
      }
 800134e:	0018      	movs	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	b004      	add	sp, #16
 8001354:	bdb0      	pop	{r4, r5, r7, pc}

08001356 <_ZNK9__gnu_cxx17__normal_iteratorIPiSt6vectorIiSaIiEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	0018      	movs	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	b002      	add	sp, #8
 8001366:	bd80      	pop	{r7, pc}

08001368 <_ZSt34__uninitialized_move_if_noexcept_aIPiS0_SaIiEET0_T_S3_S2_RT1_>:
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 8001368:	b590      	push	{r4, r7, lr}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
 8001374:	603b      	str	r3, [r7, #0]
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	0018      	movs	r0, r3
 800137a:	f000 f8db 	bl	8001534 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>
 800137e:	0004      	movs	r4, r0
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	0018      	movs	r0, r3
 8001384:	f000 f8d6 	bl	8001534 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>
 8001388:	0001      	movs	r1, r0
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	0020      	movs	r0, r4
 8001390:	f000 f8e0 	bl	8001554 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPiES1_iET0_T_S4_S3_RSaIT1_E>
 8001394:	0003      	movs	r3, r0
    }
 8001396:	0018      	movs	r0, r3
 8001398:	46bd      	mov	sp, r7
 800139a:	b005      	add	sp, #20
 800139c:	bd90      	pop	{r4, r7, pc}
	...

080013a0 <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 80013a8:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <_ZNSt6vectorIcSaIcEE11_S_max_sizeERKS0_+0x34>)
 80013aa:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	0018      	movs	r0, r3
 80013b0:	f000 f8e2 	bl	8001578 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>
 80013b4:	0003      	movs	r3, r0
 80013b6:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80013b8:	2308      	movs	r3, #8
 80013ba:	18fa      	adds	r2, r7, r3
 80013bc:	230c      	movs	r3, #12
 80013be:	18fb      	adds	r3, r7, r3
 80013c0:	0011      	movs	r1, r2
 80013c2:	0018      	movs	r0, r3
 80013c4:	f000 f8e5 	bl	8001592 <_ZSt3minIjERKT_S2_S2_>
 80013c8:	0003      	movs	r3, r0
 80013ca:	681b      	ldr	r3, [r3, #0]
      }
 80013cc:	0018      	movs	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	b004      	add	sp, #16
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	7fffffff 	.word	0x7fffffff

080013d8 <_ZNKSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	0018      	movs	r0, r3
 80013e4:	46bd      	mov	sp, r7
 80013e6:	b002      	add	sp, #8
 80013e8:	bd80      	pop	{r7, pc}

080013ea <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b084      	sub	sp, #16
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	60f8      	str	r0, [r7, #12]
 80013f2:	60b9      	str	r1, [r7, #8]
 80013f4:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	0018      	movs	r0, r3
 80013fa:	f000 f8dd 	bl	80015b8 <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>
 80013fe:	0002      	movs	r2, r0
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	429a      	cmp	r2, r3
 8001404:	419b      	sbcs	r3, r3
 8001406:	425b      	negs	r3, r3
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <_ZN9__gnu_cxx13new_allocatorIcE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800140e:	f005 ff6b 	bl	80072e8 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	0018      	movs	r0, r3
 8001416:	f005 ff53 	bl	80072c0 <_Znwj>
 800141a:	0003      	movs	r3, r0
      }
 800141c:	0018      	movs	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	b004      	add	sp, #16
 8001422:	bd80      	pop	{r7, pc}

08001424 <_ZSt12__relocate_aIPcS0_SaIcEET0_T_S3_S2_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8001424:	b5b0      	push	{r4, r5, r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
 8001430:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	0018      	movs	r0, r3
 8001436:	f000 f8cb 	bl	80015d0 <_ZSt12__niter_baseIPcET_S1_>
 800143a:	0004      	movs	r4, r0
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	0018      	movs	r0, r3
 8001440:	f000 f8c6 	bl	80015d0 <_ZSt12__niter_baseIPcET_S1_>
 8001444:	0005      	movs	r5, r0
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	0018      	movs	r0, r3
 800144a:	f000 f8c1 	bl	80015d0 <_ZSt12__niter_baseIPcET_S1_>
 800144e:	0002      	movs	r2, r0
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	0029      	movs	r1, r5
 8001454:	0020      	movs	r0, r4
 8001456:	f000 f8c4 	bl	80015e2 <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 800145a:	0003      	movs	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 800145c:	0018      	movs	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	b004      	add	sp, #16
 8001462:	bdb0      	pop	{r4, r5, r7, pc}

08001464 <_ZNSt13move_iteratorIPcEC1ES0_>:
      move_iterator(iterator_type __i)
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 800146e:	003b      	movs	r3, r7
 8001470:	0018      	movs	r0, r3
 8001472:	f000 f8d1 	bl	8001618 <_ZSt4moveIRPcEONSt16remove_referenceIT_E4typeEOS3_>
 8001476:	0003      	movs	r3, r0
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	0018      	movs	r0, r3
 8001482:	46bd      	mov	sp, r7
 8001484:	b002      	add	sp, #8
 8001486:	bd80      	pop	{r7, pc}

08001488 <_ZSt18uninitialized_copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001494:	2317      	movs	r3, #23
 8001496:	18fb      	adds	r3, r7, r3
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	68b9      	ldr	r1, [r7, #8]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	0018      	movs	r0, r3
 80014a4:	f000 f8c1 	bl	800162a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPcES3_EET0_T_S6_S5_>
 80014a8:	0003      	movs	r3, r0
    }
 80014aa:	0018      	movs	r0, r3
 80014ac:	46bd      	mov	sp, r7
 80014ae:	b006      	add	sp, #24
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <_ZNKSt6vectorIiSaIiEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b082      	sub	sp, #8
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	0018      	movs	r0, r3
 80014be:	f000 f8e1 	bl	8001684 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80014c2:	0003      	movs	r3, r0
 80014c4:	0018      	movs	r0, r3
 80014c6:	f000 f8c1 	bl	800164c <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>
 80014ca:	0003      	movs	r3, r0
 80014cc:	0018      	movs	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	b002      	add	sp, #8
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <_ZNKSt6vectorIiSaIiEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	109b      	asrs	r3, r3, #2
 80014e8:	0018      	movs	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b002      	add	sp, #8
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80014fa:	6839      	ldr	r1, [r7, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	0018      	movs	r0, r3
 8001502:	f000 f8c8 	bl	8001696 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>
 8001506:	0003      	movs	r3, r0
 8001508:	0018      	movs	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	b002      	add	sp, #8
 800150e:	bd80      	pop	{r7, pc}

08001510 <_ZNSt6vectorIiSaIiEE14_S_do_relocateEPiS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
 800151c:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	68b9      	ldr	r1, [r7, #8]
 8001524:	68f8      	ldr	r0, [r7, #12]
 8001526:	f000 f8d4 	bl	80016d2 <_ZSt12__relocate_aIPiS0_SaIiEET0_T_S3_S2_RT1_>
 800152a:	0003      	movs	r3, r0
      }
 800152c:	0018      	movs	r0, r3
 800152e:	46bd      	mov	sp, r7
 8001530:	b004      	add	sp, #16
 8001532:	bd80      	pop	{r7, pc}

08001534 <_ZSt32__make_move_if_noexcept_iteratorIiSt13move_iteratorIPiEET0_PT_>:
    __make_move_if_noexcept_iterator(_Tp* __i)
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	230c      	movs	r3, #12
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	0011      	movs	r1, r2
 8001544:	0018      	movs	r0, r3
 8001546:	f000 f8e4 	bl	8001712 <_ZNSt13move_iteratorIPiEC1ES0_>
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	0018      	movs	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	b004      	add	sp, #16
 8001552:	bd80      	pop	{r7, pc}

08001554 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPiES1_iET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
 8001560:	603b      	str	r3, [r7, #0]
    { return std::uninitialized_copy(__first, __last, __result); }
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	68b9      	ldr	r1, [r7, #8]
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	0018      	movs	r0, r3
 800156a:	f000 f8e4 	bl	8001736 <_ZSt18uninitialized_copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>
 800156e:	0003      	movs	r3, r0
 8001570:	0018      	movs	r0, r3
 8001572:	46bd      	mov	sp, r7
 8001574:	b004      	add	sp, #16
 8001576:	bd80      	pop	{r7, pc}

08001578 <_ZNSt16allocator_traitsISaIcEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	0018      	movs	r0, r3
 8001584:	f000 f8ec 	bl	8001760 <_ZNK9__gnu_cxx13new_allocatorIcE8max_sizeEv>
 8001588:	0003      	movs	r3, r0
      }
 800158a:	0018      	movs	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	b002      	add	sp, #8
 8001590:	bd80      	pop	{r7, pc}

08001592 <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d201      	bcs.n	80015ac <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	e000      	b.n	80015ae <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80015ac:	687b      	ldr	r3, [r7, #4]
    }
 80015ae:	0018      	movs	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	b002      	add	sp, #8
 80015b4:	bd80      	pop	{r7, pc}
	...

080015b8 <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80015c0:	4b02      	ldr	r3, [pc, #8]	; (80015cc <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv+0x14>)
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 80015c2:	0018      	movs	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	b002      	add	sp, #8
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	46c0      	nop			; (mov r8, r8)
 80015cc:	7fffffff 	.word	0x7fffffff

080015d0 <_ZSt12__niter_baseIPcET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	0018      	movs	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	b002      	add	sp, #8
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b086      	sub	sp, #24
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
 80015ee:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 80015f0:	68ba      	ldr	r2, [r7, #8]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	dd05      	ble.n	800160a <_ZSt14__relocate_a_1IccENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x28>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	68f9      	ldr	r1, [r7, #12]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	0018      	movs	r0, r3
 8001606:	f005 fece 	bl	80073a6 <memmove>
      return __result + __count;
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	18d3      	adds	r3, r2, r3
    }
 8001610:	0018      	movs	r0, r3
 8001612:	46bd      	mov	sp, r7
 8001614:	b006      	add	sp, #24
 8001616:	bd80      	pop	{r7, pc}

08001618 <_ZSt4moveIRPcEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	0018      	movs	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	b002      	add	sp, #8
 8001628:	bd80      	pop	{r7, pc}

0800162a <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPcES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800162a:	b580      	push	{r7, lr}
 800162c:	b084      	sub	sp, #16
 800162e:	af00      	add	r7, sp, #0
 8001630:	60f8      	str	r0, [r7, #12]
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8001636:	687a      	ldr	r2, [r7, #4]
 8001638:	68b9      	ldr	r1, [r7, #8]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	0018      	movs	r0, r3
 800163e:	f000 f89c 	bl	800177a <_ZSt4copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>
 8001642:	0003      	movs	r3, r0
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	b004      	add	sp, #16
 800164a:	bd80      	pop	{r7, pc}

0800164c <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8001654:	4b0a      	ldr	r3, [pc, #40]	; (8001680 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_+0x34>)
 8001656:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	0018      	movs	r0, r3
 800165c:	f000 f8a7 	bl	80017ae <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>
 8001660:	0003      	movs	r3, r0
 8001662:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8001664:	2308      	movs	r3, #8
 8001666:	18fa      	adds	r2, r7, r3
 8001668:	230c      	movs	r3, #12
 800166a:	18fb      	adds	r3, r7, r3
 800166c:	0011      	movs	r1, r2
 800166e:	0018      	movs	r0, r3
 8001670:	f7ff ff8f 	bl	8001592 <_ZSt3minIjERKT_S2_S2_>
 8001674:	0003      	movs	r3, r0
 8001676:	681b      	ldr	r3, [r3, #0]
      }
 8001678:	0018      	movs	r0, r3
 800167a:	46bd      	mov	sp, r7
 800167c:	b004      	add	sp, #16
 800167e:	bd80      	pop	{r7, pc}
 8001680:	1fffffff 	.word	0x1fffffff

08001684 <_ZNKSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	0018      	movs	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	b002      	add	sp, #8
 8001694:	bd80      	pop	{r7, pc}

08001696 <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001696:	b580      	push	{r7, lr}
 8001698:	b084      	sub	sp, #16
 800169a:	af00      	add	r7, sp, #0
 800169c:	60f8      	str	r0, [r7, #12]
 800169e:	60b9      	str	r1, [r7, #8]
 80016a0:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	0018      	movs	r0, r3
 80016a6:	f000 f88f 	bl	80017c8 <_ZNK9__gnu_cxx13new_allocatorIiE11_M_max_sizeEv>
 80016aa:	0002      	movs	r2, r0
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	419b      	sbcs	r3, r3
 80016b2:	425b      	negs	r3, r3
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <_ZN9__gnu_cxx13new_allocatorIiE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 80016ba:	f005 fe15 	bl	80072e8 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	0018      	movs	r0, r3
 80016c4:	f005 fdfc 	bl	80072c0 <_Znwj>
 80016c8:	0003      	movs	r3, r0
      }
 80016ca:	0018      	movs	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	b004      	add	sp, #16
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <_ZSt12__relocate_aIPiS0_SaIiEET0_T_S3_S2_RT1_>:
    __relocate_a(_InputIterator __first, _InputIterator __last,
 80016d2:	b5b0      	push	{r4, r5, r7, lr}
 80016d4:	b084      	sub	sp, #16
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	60f8      	str	r0, [r7, #12]
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
 80016de:	603b      	str	r3, [r7, #0]
      return __relocate_a_1(std::__niter_base(__first),
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	0018      	movs	r0, r3
 80016e4:	f000 f87c 	bl	80017e0 <_ZSt12__niter_baseIPiET_S1_>
 80016e8:	0004      	movs	r4, r0
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	0018      	movs	r0, r3
 80016ee:	f000 f877 	bl	80017e0 <_ZSt12__niter_baseIPiET_S1_>
 80016f2:	0005      	movs	r5, r0
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	0018      	movs	r0, r3
 80016f8:	f000 f872 	bl	80017e0 <_ZSt12__niter_baseIPiET_S1_>
 80016fc:	0002      	movs	r2, r0
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	0029      	movs	r1, r5
 8001702:	0020      	movs	r0, r4
 8001704:	f000 f875 	bl	80017f2 <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 8001708:	0003      	movs	r3, r0
    }
 800170a:	0018      	movs	r0, r3
 800170c:	46bd      	mov	sp, r7
 800170e:	b004      	add	sp, #16
 8001710:	bdb0      	pop	{r4, r5, r7, pc}

08001712 <_ZNSt13move_iteratorIPiEC1ES0_>:
      move_iterator(iterator_type __i)
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
 800171a:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 800171c:	003b      	movs	r3, r7
 800171e:	0018      	movs	r0, r3
 8001720:	f000 f885 	bl	800182e <_ZSt4moveIRPiEONSt16remove_referenceIT_E4typeEOS3_>
 8001724:	0003      	movs	r3, r0
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	0018      	movs	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	b002      	add	sp, #8
 8001734:	bd80      	pop	{r7, pc}

08001736 <_ZSt18uninitialized_copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	60f8      	str	r0, [r7, #12]
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001742:	2317      	movs	r3, #23
 8001744:	18fb      	adds	r3, r7, r3
 8001746:	2201      	movs	r2, #1
 8001748:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	0018      	movs	r0, r3
 8001752:	f000 f875 	bl	8001840 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPiES3_EET0_T_S6_S5_>
 8001756:	0003      	movs	r3, r0
    }
 8001758:	0018      	movs	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	b006      	add	sp, #24
 800175e:	bd80      	pop	{r7, pc}

08001760 <_ZNK9__gnu_cxx13new_allocatorIcE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	0018      	movs	r0, r3
 800176c:	f7ff ff24 	bl	80015b8 <_ZNK9__gnu_cxx13new_allocatorIcE11_M_max_sizeEv>
 8001770:	0003      	movs	r3, r0
 8001772:	0018      	movs	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	b002      	add	sp, #8
 8001778:	bd80      	pop	{r7, pc}

0800177a <_ZSt4copyISt13move_iteratorIPcES1_ET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800177a:	b590      	push	{r4, r7, lr}
 800177c:	b085      	sub	sp, #20
 800177e:	af00      	add	r7, sp, #0
 8001780:	60f8      	str	r0, [r7, #12]
 8001782:	60b9      	str	r1, [r7, #8]
 8001784:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	0018      	movs	r0, r3
 800178a:	f000 f86a 	bl	8001862 <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800178e:	0004      	movs	r4, r0
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	0018      	movs	r0, r3
 8001794:	f000 f865 	bl	8001862 <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001798:	0001      	movs	r1, r0
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	001a      	movs	r2, r3
 800179e:	0020      	movs	r0, r4
 80017a0:	f000 f870 	bl	8001884 <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>
 80017a4:	0003      	movs	r3, r0
    }
 80017a6:	0018      	movs	r0, r3
 80017a8:	46bd      	mov	sp, r7
 80017aa:	b005      	add	sp, #20
 80017ac:	bd90      	pop	{r4, r7, pc}

080017ae <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	0018      	movs	r0, r3
 80017ba:	f000 f888 	bl	80018ce <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>
 80017be:	0003      	movs	r3, r0
      }
 80017c0:	0018      	movs	r0, r3
 80017c2:	46bd      	mov	sp, r7
 80017c4:	b002      	add	sp, #8
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <_ZNK9__gnu_cxx13new_allocatorIiE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80017d0:	4b02      	ldr	r3, [pc, #8]	; (80017dc <_ZNK9__gnu_cxx13new_allocatorIiE11_M_max_sizeEv+0x14>)
      }
 80017d2:	0018      	movs	r0, r3
 80017d4:	46bd      	mov	sp, r7
 80017d6:	b002      	add	sp, #8
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	1fffffff 	.word	0x1fffffff

080017e0 <_ZSt12__niter_baseIPiET_S1_>:
    __niter_base(_Iterator __it)
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
    { return __it; }
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	0018      	movs	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	b002      	add	sp, #8
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b086      	sub	sp, #24
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	60f8      	str	r0, [r7, #12]
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	607a      	str	r2, [r7, #4]
 80017fe:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	1ad3      	subs	r3, r2, r3
 8001806:	109b      	asrs	r3, r3, #2
 8001808:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	2b00      	cmp	r3, #0
 800180e:	dd06      	ble.n	800181e <_ZSt14__relocate_a_1IiiENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x2c>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	009a      	lsls	r2, r3, #2
 8001814:	68f9      	ldr	r1, [r7, #12]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	0018      	movs	r0, r3
 800181a:	f005 fdc4 	bl	80073a6 <memmove>
      return __result + __count;
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	18d3      	adds	r3, r2, r3
    }
 8001826:	0018      	movs	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	b006      	add	sp, #24
 800182c:	bd80      	pop	{r7, pc}

0800182e <_ZSt4moveIRPiEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	0018      	movs	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	b002      	add	sp, #8
 800183e:	bd80      	pop	{r7, pc}

08001840 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPiES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	68b9      	ldr	r1, [r7, #8]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	0018      	movs	r0, r3
 8001854:	f000 f848 	bl	80018e8 <_ZSt4copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>
 8001858:	0003      	movs	r3, r0
 800185a:	0018      	movs	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	b004      	add	sp, #16
 8001860:	bd80      	pop	{r7, pc}

08001862 <_ZSt12__miter_baseIPcEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
      typedef __true_type __type;
    };

  template<typename _Iterator>
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8001862:	b580      	push	{r7, lr}
 8001864:	b082      	sub	sp, #8
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 800186a:	1d3b      	adds	r3, r7, #4
 800186c:	0018      	movs	r0, r3
 800186e:	f000 f855 	bl	800191c <_ZNKSt13move_iteratorIPcE4baseEv>
 8001872:	0003      	movs	r3, r0
 8001874:	0018      	movs	r0, r3
 8001876:	f000 f85b 	bl	8001930 <_ZSt12__miter_baseIPcET_S1_>
 800187a:	0003      	movs	r3, r0
 800187c:	0018      	movs	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	b002      	add	sp, #8
 8001882:	bd80      	pop	{r7, pc}

08001884 <_ZSt13__copy_move_aILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001884:	b5b0      	push	{r4, r5, r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	0018      	movs	r0, r3
 8001894:	f7ff fe9c 	bl	80015d0 <_ZSt12__niter_baseIPcET_S1_>
 8001898:	0004      	movs	r4, r0
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	0018      	movs	r0, r3
 800189e:	f7ff fe97 	bl	80015d0 <_ZSt12__niter_baseIPcET_S1_>
 80018a2:	0005      	movs	r5, r0
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	0018      	movs	r0, r3
 80018a8:	f7ff fe92 	bl	80015d0 <_ZSt12__niter_baseIPcET_S1_>
 80018ac:	0003      	movs	r3, r0
 80018ae:	001a      	movs	r2, r3
 80018b0:	0029      	movs	r1, r5
 80018b2:	0020      	movs	r0, r4
 80018b4:	f000 f845 	bl	8001942 <_ZSt14__copy_move_a1ILb1EPcS0_ET1_T0_S2_S1_>
 80018b8:	0002      	movs	r2, r0
 80018ba:	1d3b      	adds	r3, r7, #4
 80018bc:	0011      	movs	r1, r2
 80018be:	0018      	movs	r0, r3
 80018c0:	f000 f850 	bl	8001964 <_ZSt12__niter_wrapIPcET_RKS1_S1_>
 80018c4:	0003      	movs	r3, r0
    }
 80018c6:	0018      	movs	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	b004      	add	sp, #16
 80018cc:	bdb0      	pop	{r4, r5, r7, pc}

080018ce <_ZNK9__gnu_cxx13new_allocatorIiE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	0018      	movs	r0, r3
 80018da:	f7ff ff75 	bl	80017c8 <_ZNK9__gnu_cxx13new_allocatorIiE11_M_max_sizeEv>
 80018de:	0003      	movs	r3, r0
 80018e0:	0018      	movs	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	b002      	add	sp, #8
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <_ZSt4copyISt13move_iteratorIPiES1_ET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	0018      	movs	r0, r3
 80018f8:	f000 f83e 	bl	8001978 <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 80018fc:	0004      	movs	r4, r0
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	0018      	movs	r0, r3
 8001902:	f000 f839 	bl	8001978 <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8001906:	0001      	movs	r1, r0
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	001a      	movs	r2, r3
 800190c:	0020      	movs	r0, r4
 800190e:	f000 f844 	bl	800199a <_ZSt13__copy_move_aILb1EPiS0_ET1_T0_S2_S1_>
 8001912:	0003      	movs	r3, r0
    }
 8001914:	0018      	movs	r0, r3
 8001916:	46bd      	mov	sp, r7
 8001918:	b005      	add	sp, #20
 800191a:	bd90      	pop	{r4, r7, pc}

0800191c <_ZNKSt13move_iteratorIPcE4baseEv>:
      base() const
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	0018      	movs	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	b002      	add	sp, #8
 800192e:	bd80      	pop	{r7, pc}

08001930 <_ZSt12__miter_baseIPcET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	0018      	movs	r0, r3
 800193c:	46bd      	mov	sp, r7
 800193e:	b002      	add	sp, #8
 8001940:	bd80      	pop	{r7, pc}

08001942 <_ZSt14__copy_move_a1ILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8001942:	b580      	push	{r7, lr}
 8001944:	b084      	sub	sp, #16
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	68b9      	ldr	r1, [r7, #8]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	0018      	movs	r0, r3
 8001956:	f000 f845 	bl	80019e4 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>
 800195a:	0003      	movs	r3, r0
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	b004      	add	sp, #16
 8001962:	bd80      	pop	{r7, pc}

08001964 <_ZSt12__niter_wrapIPcET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
    { return __res; }
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	0018      	movs	r0, r3
 8001972:	46bd      	mov	sp, r7
 8001974:	b002      	add	sp, #8
 8001976:	bd80      	pop	{r7, pc}

08001978 <_ZSt12__miter_baseIPiEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    __miter_base(move_iterator<_Iterator> __it)
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
    { return __miter_base(__it.base()); }
 8001980:	1d3b      	adds	r3, r7, #4
 8001982:	0018      	movs	r0, r3
 8001984:	f000 f83f 	bl	8001a06 <_ZNKSt13move_iteratorIPiE4baseEv>
 8001988:	0003      	movs	r3, r0
 800198a:	0018      	movs	r0, r3
 800198c:	f000 f845 	bl	8001a1a <_ZSt12__miter_baseIPiET_S1_>
 8001990:	0003      	movs	r3, r0
 8001992:	0018      	movs	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	b002      	add	sp, #8
 8001998:	bd80      	pop	{r7, pc}

0800199a <_ZSt13__copy_move_aILb1EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800199a:	b5b0      	push	{r4, r5, r7, lr}
 800199c:	b084      	sub	sp, #16
 800199e:	af00      	add	r7, sp, #0
 80019a0:	60f8      	str	r0, [r7, #12]
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	0018      	movs	r0, r3
 80019aa:	f7ff ff19 	bl	80017e0 <_ZSt12__niter_baseIPiET_S1_>
 80019ae:	0004      	movs	r4, r0
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	0018      	movs	r0, r3
 80019b4:	f7ff ff14 	bl	80017e0 <_ZSt12__niter_baseIPiET_S1_>
 80019b8:	0005      	movs	r5, r0
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	0018      	movs	r0, r3
 80019be:	f7ff ff0f 	bl	80017e0 <_ZSt12__niter_baseIPiET_S1_>
 80019c2:	0003      	movs	r3, r0
 80019c4:	001a      	movs	r2, r3
 80019c6:	0029      	movs	r1, r5
 80019c8:	0020      	movs	r0, r4
 80019ca:	f000 f82f 	bl	8001a2c <_ZSt14__copy_move_a1ILb1EPiS0_ET1_T0_S2_S1_>
 80019ce:	0002      	movs	r2, r0
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	0011      	movs	r1, r2
 80019d4:	0018      	movs	r0, r3
 80019d6:	f000 f83a 	bl	8001a4e <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 80019da:	0003      	movs	r3, r0
    }
 80019dc:	0018      	movs	r0, r3
 80019de:	46bd      	mov	sp, r7
 80019e0:	b004      	add	sp, #16
 80019e2:	bdb0      	pop	{r4, r5, r7, pc}

080019e4 <_ZSt14__copy_move_a2ILb1EPcS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	68b9      	ldr	r1, [r7, #8]
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	0018      	movs	r0, r3
 80019f8:	f000 f833 	bl	8001a62 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_>
 80019fc:	0003      	movs	r3, r0
    }
 80019fe:	0018      	movs	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	b004      	add	sp, #16
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <_ZNKSt13move_iteratorIPiE4baseEv>:
      base() const
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	0018      	movs	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	b002      	add	sp, #8
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <_ZSt12__miter_baseIPiET_S1_>:
    __miter_base(_Iterator __it)
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b082      	sub	sp, #8
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	0018      	movs	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b002      	add	sp, #8
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <_ZSt14__copy_move_a1ILb1EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	60f8      	str	r0, [r7, #12]
 8001a34:	60b9      	str	r1, [r7, #8]
 8001a36:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	68b9      	ldr	r1, [r7, #8]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	0018      	movs	r0, r3
 8001a40:	f000 f829 	bl	8001a96 <_ZSt14__copy_move_a2ILb1EPiS0_ET1_T0_S2_S1_>
 8001a44:	0003      	movs	r3, r0
 8001a46:	0018      	movs	r0, r3
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	b004      	add	sp, #16
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <_ZSt12__niter_wrapIPiET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	6078      	str	r0, [r7, #4]
 8001a56:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b002      	add	sp, #8
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b086      	sub	sp, #24
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	60f8      	str	r0, [r7, #12]
 8001a6a:	60b9      	str	r1, [r7, #8]
 8001a6c:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIcEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	68f9      	ldr	r1, [r7, #12]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	0018      	movs	r0, r3
 8001a84:	f005 fc8f 	bl	80073a6 <memmove>
	  return __result + _Num;
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	18d3      	adds	r3, r2, r3
	}
 8001a8e:	0018      	movs	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	b006      	add	sp, #24
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_ZSt14__copy_move_a2ILb1EPiS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b084      	sub	sp, #16
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	68b9      	ldr	r1, [r7, #8]
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f000 f805 	bl	8001ab8 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>
 8001aae:	0003      	movs	r3, r0
    }
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b004      	add	sp, #16
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001ac4:	68ba      	ldr	r2, [r7, #8]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	109b      	asrs	r3, r3, #2
 8001acc:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d006      	beq.n	8001ae2 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	009a      	lsls	r2, r3, #2
 8001ad8:	68f9      	ldr	r1, [r7, #12]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	0018      	movs	r0, r3
 8001ade:	f005 fc62 	bl	80073a6 <memmove>
	  return __result + _Num;
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	18d3      	adds	r3, r2, r3
	}
 8001aea:	0018      	movs	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	b006      	add	sp, #24
 8001af0:	bd80      	pop	{r7, pc}

08001af2 <_Z9recodeCyrPc>:
#include "lcd_i2c_lib.hpp"

uint8_t i2cLcdState { };

char *recodeCyr(char *charCyr) {
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b082      	sub	sp, #8
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
	if (*charCyr == 'А') {
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2bc0      	cmp	r3, #192	; 0xc0
 8001b00:	d103      	bne.n	8001b0a <_Z9recodeCyrPc+0x18>
		*charCyr = 'A';
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2241      	movs	r2, #65	; 0x41
 8001b06:	701a      	strb	r2, [r3, #0]
 8001b08:	e1de      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'а') {
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2be0      	cmp	r3, #224	; 0xe0
 8001b10:	d103      	bne.n	8001b1a <_Z9recodeCyrPc+0x28>
		*charCyr = 'a';
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2261      	movs	r2, #97	; 0x61
 8001b16:	701a      	strb	r2, [r3, #0]
 8001b18:	e1d6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Б') {
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2bc1      	cmp	r3, #193	; 0xc1
 8001b20:	d103      	bne.n	8001b2a <_Z9recodeCyrPc+0x38>
		*charCyr = 0b10100000;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	22a0      	movs	r2, #160	; 0xa0
 8001b26:	701a      	strb	r2, [r3, #0]
 8001b28:	e1ce      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'б') {
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2be1      	cmp	r3, #225	; 0xe1
 8001b30:	d103      	bne.n	8001b3a <_Z9recodeCyrPc+0x48>
		*charCyr = 0b10110010;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	22b2      	movs	r2, #178	; 0xb2
 8001b36:	701a      	strb	r2, [r3, #0]
 8001b38:	e1c6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'В') {
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2bc2      	cmp	r3, #194	; 0xc2
 8001b40:	d103      	bne.n	8001b4a <_Z9recodeCyrPc+0x58>
		*charCyr = 'B';
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2242      	movs	r2, #66	; 0x42
 8001b46:	701a      	strb	r2, [r3, #0]
 8001b48:	e1be      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'в') {
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2be2      	cmp	r3, #226	; 0xe2
 8001b50:	d103      	bne.n	8001b5a <_Z9recodeCyrPc+0x68>
		*charCyr = 0b10110011;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	22b3      	movs	r2, #179	; 0xb3
 8001b56:	701a      	strb	r2, [r3, #0]
 8001b58:	e1b6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Г') {
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2bc3      	cmp	r3, #195	; 0xc3
 8001b60:	d103      	bne.n	8001b6a <_Z9recodeCyrPc+0x78>
		*charCyr = 0b10100001;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	22a1      	movs	r2, #161	; 0xa1
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	e1ae      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'г') {
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	2be3      	cmp	r3, #227	; 0xe3
 8001b70:	d103      	bne.n	8001b7a <_Z9recodeCyrPc+0x88>
		*charCyr = 0b10110100;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	22b4      	movs	r2, #180	; 0xb4
 8001b76:	701a      	strb	r2, [r3, #0]
 8001b78:	e1a6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Д') {
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2bc4      	cmp	r3, #196	; 0xc4
 8001b80:	d103      	bne.n	8001b8a <_Z9recodeCyrPc+0x98>
		*charCyr = 0b11100000;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	22e0      	movs	r2, #224	; 0xe0
 8001b86:	701a      	strb	r2, [r3, #0]
 8001b88:	e19e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'д') {
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	2be4      	cmp	r3, #228	; 0xe4
 8001b90:	d103      	bne.n	8001b9a <_Z9recodeCyrPc+0xa8>
		*charCyr = 0b11100011;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	22e3      	movs	r2, #227	; 0xe3
 8001b96:	701a      	strb	r2, [r3, #0]
 8001b98:	e196      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Е') {
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2bc5      	cmp	r3, #197	; 0xc5
 8001ba0:	d103      	bne.n	8001baa <_Z9recodeCyrPc+0xb8>
		*charCyr = 'E';
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2245      	movs	r2, #69	; 0x45
 8001ba6:	701a      	strb	r2, [r3, #0]
 8001ba8:	e18e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'е') {
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	2be5      	cmp	r3, #229	; 0xe5
 8001bb0:	d103      	bne.n	8001bba <_Z9recodeCyrPc+0xc8>
		*charCyr = 'e';
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2265      	movs	r2, #101	; 0x65
 8001bb6:	701a      	strb	r2, [r3, #0]
 8001bb8:	e186      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ж') {
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2bc6      	cmp	r3, #198	; 0xc6
 8001bc0:	d103      	bne.n	8001bca <_Z9recodeCyrPc+0xd8>
		*charCyr = 0b10100011;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	22a3      	movs	r2, #163	; 0xa3
 8001bc6:	701a      	strb	r2, [r3, #0]
 8001bc8:	e17e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ж') {
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2be6      	cmp	r3, #230	; 0xe6
 8001bd0:	d103      	bne.n	8001bda <_Z9recodeCyrPc+0xe8>
		*charCyr = 0b10110110;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	22b6      	movs	r2, #182	; 0xb6
 8001bd6:	701a      	strb	r2, [r3, #0]
 8001bd8:	e176      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'З') {
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2bc7      	cmp	r3, #199	; 0xc7
 8001be0:	d103      	bne.n	8001bea <_Z9recodeCyrPc+0xf8>
		*charCyr = 0b10100100;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	22a4      	movs	r2, #164	; 0xa4
 8001be6:	701a      	strb	r2, [r3, #0]
 8001be8:	e16e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'з') {
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2be7      	cmp	r3, #231	; 0xe7
 8001bf0:	d103      	bne.n	8001bfa <_Z9recodeCyrPc+0x108>
		*charCyr = 0b10110111;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	22b7      	movs	r2, #183	; 0xb7
 8001bf6:	701a      	strb	r2, [r3, #0]
 8001bf8:	e166      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'И') {
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2bc8      	cmp	r3, #200	; 0xc8
 8001c00:	d103      	bne.n	8001c0a <_Z9recodeCyrPc+0x118>
		*charCyr = 0b10100101;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	22a5      	movs	r2, #165	; 0xa5
 8001c06:	701a      	strb	r2, [r3, #0]
 8001c08:	e15e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'и') {
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2be8      	cmp	r3, #232	; 0xe8
 8001c10:	d103      	bne.n	8001c1a <_Z9recodeCyrPc+0x128>
		*charCyr = 0b10111000;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	22b8      	movs	r2, #184	; 0xb8
 8001c16:	701a      	strb	r2, [r3, #0]
 8001c18:	e156      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Й') {
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	2bc9      	cmp	r3, #201	; 0xc9
 8001c20:	d103      	bne.n	8001c2a <_Z9recodeCyrPc+0x138>
		*charCyr = 0b10100110;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	22a6      	movs	r2, #166	; 0xa6
 8001c26:	701a      	strb	r2, [r3, #0]
 8001c28:	e14e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'й') {
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2be9      	cmp	r3, #233	; 0xe9
 8001c30:	d103      	bne.n	8001c3a <_Z9recodeCyrPc+0x148>
		*charCyr = 0b10111001;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	22b9      	movs	r2, #185	; 0xb9
 8001c36:	701a      	strb	r2, [r3, #0]
 8001c38:	e146      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'К') {
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2bca      	cmp	r3, #202	; 0xca
 8001c40:	d103      	bne.n	8001c4a <_Z9recodeCyrPc+0x158>
		*charCyr = 'K';
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	224b      	movs	r2, #75	; 0x4b
 8001c46:	701a      	strb	r2, [r3, #0]
 8001c48:	e13e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'к') {
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2bea      	cmp	r3, #234	; 0xea
 8001c50:	d103      	bne.n	8001c5a <_Z9recodeCyrPc+0x168>
		*charCyr = 0b10111010;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	22ba      	movs	r2, #186	; 0xba
 8001c56:	701a      	strb	r2, [r3, #0]
 8001c58:	e136      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Л') {
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2bcb      	cmp	r3, #203	; 0xcb
 8001c60:	d103      	bne.n	8001c6a <_Z9recodeCyrPc+0x178>
		*charCyr = 0b10100111;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	22a7      	movs	r2, #167	; 0xa7
 8001c66:	701a      	strb	r2, [r3, #0]
 8001c68:	e12e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'л') {
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2beb      	cmp	r3, #235	; 0xeb
 8001c70:	d103      	bne.n	8001c7a <_Z9recodeCyrPc+0x188>
		*charCyr = 0b10111011;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	22bb      	movs	r2, #187	; 0xbb
 8001c76:	701a      	strb	r2, [r3, #0]
 8001c78:	e126      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'М') {
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2bcc      	cmp	r3, #204	; 0xcc
 8001c80:	d103      	bne.n	8001c8a <_Z9recodeCyrPc+0x198>
		*charCyr = 'M';
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	224d      	movs	r2, #77	; 0x4d
 8001c86:	701a      	strb	r2, [r3, #0]
 8001c88:	e11e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'м') {
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	2bec      	cmp	r3, #236	; 0xec
 8001c90:	d103      	bne.n	8001c9a <_Z9recodeCyrPc+0x1a8>
		*charCyr = 0b10111100;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	22bc      	movs	r2, #188	; 0xbc
 8001c96:	701a      	strb	r2, [r3, #0]
 8001c98:	e116      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Н') {
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2bcd      	cmp	r3, #205	; 0xcd
 8001ca0:	d103      	bne.n	8001caa <_Z9recodeCyrPc+0x1b8>
		*charCyr = 'H';
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2248      	movs	r2, #72	; 0x48
 8001ca6:	701a      	strb	r2, [r3, #0]
 8001ca8:	e10e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'н') {
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	2bed      	cmp	r3, #237	; 0xed
 8001cb0:	d103      	bne.n	8001cba <_Z9recodeCyrPc+0x1c8>
		*charCyr = 0b10111101;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	22bd      	movs	r2, #189	; 0xbd
 8001cb6:	701a      	strb	r2, [r3, #0]
 8001cb8:	e106      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'О') {
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2bce      	cmp	r3, #206	; 0xce
 8001cc0:	d103      	bne.n	8001cca <_Z9recodeCyrPc+0x1d8>
		*charCyr = 'O';
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	224f      	movs	r2, #79	; 0x4f
 8001cc6:	701a      	strb	r2, [r3, #0]
 8001cc8:	e0fe      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'о') {
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	2bee      	cmp	r3, #238	; 0xee
 8001cd0:	d103      	bne.n	8001cda <_Z9recodeCyrPc+0x1e8>
		*charCyr = 'o';
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	226f      	movs	r2, #111	; 0x6f
 8001cd6:	701a      	strb	r2, [r3, #0]
 8001cd8:	e0f6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'П') {
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2bcf      	cmp	r3, #207	; 0xcf
 8001ce0:	d103      	bne.n	8001cea <_Z9recodeCyrPc+0x1f8>
		*charCyr = 0b10101000;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	22a8      	movs	r2, #168	; 0xa8
 8001ce6:	701a      	strb	r2, [r3, #0]
 8001ce8:	e0ee      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'п') {
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2bef      	cmp	r3, #239	; 0xef
 8001cf0:	d103      	bne.n	8001cfa <_Z9recodeCyrPc+0x208>
		*charCyr = 0b10111110;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	22be      	movs	r2, #190	; 0xbe
 8001cf6:	701a      	strb	r2, [r3, #0]
 8001cf8:	e0e6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Р') {
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2bd0      	cmp	r3, #208	; 0xd0
 8001d00:	d103      	bne.n	8001d0a <_Z9recodeCyrPc+0x218>
		*charCyr = 'P';
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2250      	movs	r2, #80	; 0x50
 8001d06:	701a      	strb	r2, [r3, #0]
 8001d08:	e0de      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'р') {
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2bf0      	cmp	r3, #240	; 0xf0
 8001d10:	d103      	bne.n	8001d1a <_Z9recodeCyrPc+0x228>
		*charCyr = 'p';
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2270      	movs	r2, #112	; 0x70
 8001d16:	701a      	strb	r2, [r3, #0]
 8001d18:	e0d6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'С') {
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2bd1      	cmp	r3, #209	; 0xd1
 8001d20:	d103      	bne.n	8001d2a <_Z9recodeCyrPc+0x238>
		*charCyr = 'C';
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2243      	movs	r2, #67	; 0x43
 8001d26:	701a      	strb	r2, [r3, #0]
 8001d28:	e0ce      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'с') {
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	2bf1      	cmp	r3, #241	; 0xf1
 8001d30:	d103      	bne.n	8001d3a <_Z9recodeCyrPc+0x248>
		*charCyr = 'c';
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2263      	movs	r2, #99	; 0x63
 8001d36:	701a      	strb	r2, [r3, #0]
 8001d38:	e0c6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Т') {
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2bd2      	cmp	r3, #210	; 0xd2
 8001d40:	d103      	bne.n	8001d4a <_Z9recodeCyrPc+0x258>
		*charCyr = 'T';
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2254      	movs	r2, #84	; 0x54
 8001d46:	701a      	strb	r2, [r3, #0]
 8001d48:	e0be      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'т') {
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2bf2      	cmp	r3, #242	; 0xf2
 8001d50:	d103      	bne.n	8001d5a <_Z9recodeCyrPc+0x268>
		*charCyr = 0b10111111;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	22bf      	movs	r2, #191	; 0xbf
 8001d56:	701a      	strb	r2, [r3, #0]
 8001d58:	e0b6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'У') {
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2bd3      	cmp	r3, #211	; 0xd3
 8001d60:	d103      	bne.n	8001d6a <_Z9recodeCyrPc+0x278>
		*charCyr = 0b10101001;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	22a9      	movs	r2, #169	; 0xa9
 8001d66:	701a      	strb	r2, [r3, #0]
 8001d68:	e0ae      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'у') {
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2bf3      	cmp	r3, #243	; 0xf3
 8001d70:	d103      	bne.n	8001d7a <_Z9recodeCyrPc+0x288>
		*charCyr = 'y';
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2279      	movs	r2, #121	; 0x79
 8001d76:	701a      	strb	r2, [r3, #0]
 8001d78:	e0a6      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ф') {
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2bd4      	cmp	r3, #212	; 0xd4
 8001d80:	d103      	bne.n	8001d8a <_Z9recodeCyrPc+0x298>
		*charCyr = 0b10101010;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	22aa      	movs	r2, #170	; 0xaa
 8001d86:	701a      	strb	r2, [r3, #0]
 8001d88:	e09e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ф') {
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2bf4      	cmp	r3, #244	; 0xf4
 8001d90:	d103      	bne.n	8001d9a <_Z9recodeCyrPc+0x2a8>
		*charCyr = 0b11100100;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	22e4      	movs	r2, #228	; 0xe4
 8001d96:	701a      	strb	r2, [r3, #0]
 8001d98:	e096      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Х') {
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	2bd5      	cmp	r3, #213	; 0xd5
 8001da0:	d103      	bne.n	8001daa <_Z9recodeCyrPc+0x2b8>
		*charCyr = 'X';
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2258      	movs	r2, #88	; 0x58
 8001da6:	701a      	strb	r2, [r3, #0]
 8001da8:	e08e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'х') {
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2bf5      	cmp	r3, #245	; 0xf5
 8001db0:	d103      	bne.n	8001dba <_Z9recodeCyrPc+0x2c8>
		*charCyr = 'x';
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2278      	movs	r2, #120	; 0x78
 8001db6:	701a      	strb	r2, [r3, #0]
 8001db8:	e086      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ц') {
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	2bd6      	cmp	r3, #214	; 0xd6
 8001dc0:	d103      	bne.n	8001dca <_Z9recodeCyrPc+0x2d8>
		*charCyr = 0b11100001;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	22e1      	movs	r2, #225	; 0xe1
 8001dc6:	701a      	strb	r2, [r3, #0]
 8001dc8:	e07e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ц') {
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2bf6      	cmp	r3, #246	; 0xf6
 8001dd0:	d103      	bne.n	8001dda <_Z9recodeCyrPc+0x2e8>
		*charCyr = 0b11100101;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	22e5      	movs	r2, #229	; 0xe5
 8001dd6:	701a      	strb	r2, [r3, #0]
 8001dd8:	e076      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ч') {
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	2bd7      	cmp	r3, #215	; 0xd7
 8001de0:	d103      	bne.n	8001dea <_Z9recodeCyrPc+0x2f8>
		*charCyr = 0b10101011;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	22ab      	movs	r2, #171	; 0xab
 8001de6:	701a      	strb	r2, [r3, #0]
 8001de8:	e06e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ч') {
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	2bf7      	cmp	r3, #247	; 0xf7
 8001df0:	d103      	bne.n	8001dfa <_Z9recodeCyrPc+0x308>
		*charCyr = 0b11000000;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	22c0      	movs	r2, #192	; 0xc0
 8001df6:	701a      	strb	r2, [r3, #0]
 8001df8:	e066      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ш') {
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2bd8      	cmp	r3, #216	; 0xd8
 8001e00:	d103      	bne.n	8001e0a <_Z9recodeCyrPc+0x318>
		*charCyr = 0b10101100;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	22ac      	movs	r2, #172	; 0xac
 8001e06:	701a      	strb	r2, [r3, #0]
 8001e08:	e05e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ш') {
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	2bf8      	cmp	r3, #248	; 0xf8
 8001e10:	d103      	bne.n	8001e1a <_Z9recodeCyrPc+0x328>
		*charCyr = 0b11000001;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	22c1      	movs	r2, #193	; 0xc1
 8001e16:	701a      	strb	r2, [r3, #0]
 8001e18:	e056      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Щ') {
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2bd9      	cmp	r3, #217	; 0xd9
 8001e20:	d103      	bne.n	8001e2a <_Z9recodeCyrPc+0x338>
		*charCyr = 0b11100010;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	22e2      	movs	r2, #226	; 0xe2
 8001e26:	701a      	strb	r2, [r3, #0]
 8001e28:	e04e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'щ') {
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2bf9      	cmp	r3, #249	; 0xf9
 8001e30:	d103      	bne.n	8001e3a <_Z9recodeCyrPc+0x348>
		*charCyr = 0b11100110;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	22e6      	movs	r2, #230	; 0xe6
 8001e36:	701a      	strb	r2, [r3, #0]
 8001e38:	e046      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ъ') {
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2bfa      	cmp	r3, #250	; 0xfa
 8001e40:	d103      	bne.n	8001e4a <_Z9recodeCyrPc+0x358>
		*charCyr = 0b11000010;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	22c2      	movs	r2, #194	; 0xc2
 8001e46:	701a      	strb	r2, [r3, #0]
 8001e48:	e03e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ы') {
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	2bfb      	cmp	r3, #251	; 0xfb
 8001e50:	d103      	bne.n	8001e5a <_Z9recodeCyrPc+0x368>
		*charCyr = 0b11000011;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	22c3      	movs	r2, #195	; 0xc3
 8001e56:	701a      	strb	r2, [r3, #0]
 8001e58:	e036      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ь') {
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	2bfc      	cmp	r3, #252	; 0xfc
 8001e60:	d103      	bne.n	8001e6a <_Z9recodeCyrPc+0x378>
		*charCyr = 0b11000100;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	22c4      	movs	r2, #196	; 0xc4
 8001e66:	701a      	strb	r2, [r3, #0]
 8001e68:	e02e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Э') {
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2bdd      	cmp	r3, #221	; 0xdd
 8001e70:	d103      	bne.n	8001e7a <_Z9recodeCyrPc+0x388>
		*charCyr = 0b10101111;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	22af      	movs	r2, #175	; 0xaf
 8001e76:	701a      	strb	r2, [r3, #0]
 8001e78:	e026      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'э') {
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2bfd      	cmp	r3, #253	; 0xfd
 8001e80:	d103      	bne.n	8001e8a <_Z9recodeCyrPc+0x398>
		*charCyr = 0b11000101;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	22c5      	movs	r2, #197	; 0xc5
 8001e86:	701a      	strb	r2, [r3, #0]
 8001e88:	e01e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Ю') {
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2bde      	cmp	r3, #222	; 0xde
 8001e90:	d103      	bne.n	8001e9a <_Z9recodeCyrPc+0x3a8>
		*charCyr = 0b10110000;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	22b0      	movs	r2, #176	; 0xb0
 8001e96:	701a      	strb	r2, [r3, #0]
 8001e98:	e016      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'ю') {
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2bfe      	cmp	r3, #254	; 0xfe
 8001ea0:	d103      	bne.n	8001eaa <_Z9recodeCyrPc+0x3b8>
		*charCyr = 0b11000110;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	22c6      	movs	r2, #198	; 0xc6
 8001ea6:	701a      	strb	r2, [r3, #0]
 8001ea8:	e00e      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'Я') {
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2bdf      	cmp	r3, #223	; 0xdf
 8001eb0:	d103      	bne.n	8001eba <_Z9recodeCyrPc+0x3c8>
		*charCyr = 0b10110001;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	22b1      	movs	r2, #177	; 0xb1
 8001eb6:	701a      	strb	r2, [r3, #0]
 8001eb8:	e006      	b.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
	} else if (*charCyr == 'я') {
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	2bff      	cmp	r3, #255	; 0xff
 8001ec0:	d102      	bne.n	8001ec8 <_Z9recodeCyrPc+0x3d6>
		*charCyr = 0b11000111;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	22c7      	movs	r2, #199	; 0xc7
 8001ec6:	701a      	strb	r2, [r3, #0]
	}

	return charCyr;
 8001ec8:	687b      	ldr	r3, [r7, #4]
}
 8001eca:	0018      	movs	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	b002      	add	sp, #8
 8001ed0:	bd80      	pop	{r7, pc}
	...

08001ed4 <_Z11sendLcdBytehh11I2CSettings>:
		}
	}
}
*/

void sendLcdByte(uint8_t bite, uint8_t rs, I2CSettings settings) {
 8001ed4:	b5b0      	push	{r4, r5, r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	0004      	movs	r4, r0
 8001edc:	0008      	movs	r0, r1
 8001ede:	1d39      	adds	r1, r7, #4
 8001ee0:	600a      	str	r2, [r1, #0]
 8001ee2:	604b      	str	r3, [r1, #4]
 8001ee4:	210f      	movs	r1, #15
 8001ee6:	187b      	adds	r3, r7, r1
 8001ee8:	1c22      	adds	r2, r4, #0
 8001eea:	701a      	strb	r2, [r3, #0]
 8001eec:	240e      	movs	r4, #14
 8001eee:	193b      	adds	r3, r7, r4
 8001ef0:	1c02      	adds	r2, r0, #0
 8001ef2:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = bite & 0xF0;
 8001ef4:	2517      	movs	r5, #23
 8001ef6:	197b      	adds	r3, r7, r5
 8001ef8:	0008      	movs	r0, r1
 8001efa:	187a      	adds	r2, r7, r1
 8001efc:	7812      	ldrb	r2, [r2, #0]
 8001efe:	210f      	movs	r1, #15
 8001f00:	438a      	bics	r2, r1
 8001f02:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (bite << 4) & 0xF0;
 8001f04:	183b      	adds	r3, r7, r0
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	011a      	lsls	r2, r3, #4
 8001f0a:	2016      	movs	r0, #22
 8001f0c:	183b      	adds	r3, r7, r0
 8001f0e:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4] {};
 8001f10:	2110      	movs	r1, #16
 8001f12:	187b      	adds	r3, r7, r1
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | rs | LED | EN;
 8001f18:	197a      	adds	r2, r7, r5
 8001f1a:	193b      	adds	r3, r7, r4
 8001f1c:	7812      	ldrb	r2, [r2, #0]
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	220c      	movs	r2, #12
 8001f26:	4313      	orrs	r3, r2
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	187b      	adds	r3, r7, r1
 8001f2c:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8001f2e:	187b      	adds	r3, r7, r1
 8001f30:	2200      	movs	r2, #0
 8001f32:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | rs | LED | EN;
 8001f34:	183a      	adds	r2, r7, r0
 8001f36:	193b      	adds	r3, r7, r4
 8001f38:	7812      	ldrb	r2, [r2, #0]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	220c      	movs	r2, #12
 8001f42:	4313      	orrs	r3, r2
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	187b      	adds	r3, r7, r1
 8001f48:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 8001f4a:	000c      	movs	r4, r1
 8001f4c:	187b      	adds	r3, r7, r1
 8001f4e:	2200      	movs	r2, #0
 8001f50:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8001f52:	4b0a      	ldr	r3, [pc, #40]	; (8001f7c <_Z11sendLcdBytehh11I2CSettings+0xa8>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8001f58:	1d3b      	adds	r3, r7, #4
 8001f5a:	6818      	ldr	r0, [r3, #0]
 8001f5c:	1d3b      	adds	r3, r7, #4
 8001f5e:	791b      	ldrb	r3, [r3, #4]
 8001f60:	b299      	uxth	r1, r3
 8001f62:	193a      	adds	r2, r7, r4
 8001f64:	2304      	movs	r3, #4
 8001f66:	f001 fc91 	bl	800388c <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8001f6a:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <_Z11sendLcdBytehh11I2CSettings+0xa8>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d100      	bne.n	8001f74 <_Z11sendLcdBytehh11I2CSettings+0xa0>
 8001f72:	e7fa      	b.n	8001f6a <_Z11sendLcdBytehh11I2CSettings+0x96>
	}
}
 8001f74:	46c0      	nop			; (mov r8, r8)
 8001f76:	46bd      	mov	sp, r7
 8001f78:	b006      	add	sp, #24
 8001f7a:	bdb0      	pop	{r4, r5, r7, pc}
 8001f7c:	2000008c 	.word	0x2000008c

08001f80 <_Z10sendLcdStrPc11I2CSettings>:

void sendLcdStr(char *string, I2CSettings settings) {
 8001f80:	b590      	push	{r4, r7, lr}
 8001f82:	b087      	sub	sp, #28
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	60f8      	str	r0, [r7, #12]
 8001f88:	1d3b      	adds	r3, r7, #4
 8001f8a:	6019      	str	r1, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
	while (*string) {
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d018      	beq.n	8001fc8 <_Z10sendLcdStrPc11I2CSettings+0x48>
		char stringCopy = *string;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	781a      	ldrb	r2, [r3, #0]
 8001f9a:	2417      	movs	r4, #23
 8001f9c:	193b      	adds	r3, r7, r4
 8001f9e:	701a      	strb	r2, [r3, #0]
		stringCopy = *recodeCyr(&stringCopy);
 8001fa0:	193b      	adds	r3, r7, r4
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	f7ff fda5 	bl	8001af2 <_Z9recodeCyrPc>
 8001fa8:	0003      	movs	r3, r0
 8001faa:	781a      	ldrb	r2, [r3, #0]
 8001fac:	193b      	adds	r3, r7, r4
 8001fae:	701a      	strb	r2, [r3, #0]
		sendLcdByte(uint8_t(stringCopy), 1, settings);
 8001fb0:	193b      	adds	r3, r7, r4
 8001fb2:	7818      	ldrb	r0, [r3, #0]
 8001fb4:	1d3b      	adds	r3, r7, #4
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	2101      	movs	r1, #1
 8001fbc:	f7ff ff8a 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
		++string;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
	while (*string) {
 8001fc6:	e7e2      	b.n	8001f8e <_Z10sendLcdStrPc11I2CSettings+0xe>
	}
}
 8001fc8:	46c0      	nop			; (mov r8, r8)
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	b007      	add	sp, #28
 8001fce:	bd90      	pop	{r4, r7, pc}

08001fd0 <_Z8clearLcd11I2CSettings>:

void clearLcd(I2CSettings settings) {
 8001fd0:	b590      	push	{r4, r7, lr}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	003b      	movs	r3, r7
 8001fd8:	6018      	str	r0, [r3, #0]
 8001fda:	6059      	str	r1, [r3, #4]
	uint8_t ByteArr[4] { 4, 0, 20, 0 };
 8001fdc:	240c      	movs	r4, #12
 8001fde:	193b      	adds	r3, r7, r4
 8001fe0:	4a0b      	ldr	r2, [pc, #44]	; (8002010 <_Z8clearLcd11I2CSettings+0x40>)
 8001fe2:	601a      	str	r2, [r3, #0]

	i2cLcdState = 1;
 8001fe4:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <_Z8clearLcd11I2CSettings+0x44>)
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8001fea:	003b      	movs	r3, r7
 8001fec:	6818      	ldr	r0, [r3, #0]
 8001fee:	003b      	movs	r3, r7
 8001ff0:	791b      	ldrb	r3, [r3, #4]
 8001ff2:	b299      	uxth	r1, r3
 8001ff4:	193a      	adds	r2, r7, r4
 8001ff6:	2304      	movs	r3, #4
 8001ff8:	f001 fc48 	bl	800388c <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8001ffc:	4b05      	ldr	r3, [pc, #20]	; (8002014 <_Z8clearLcd11I2CSettings+0x44>)
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d100      	bne.n	8002006 <_Z8clearLcd11I2CSettings+0x36>
 8002004:	e7fa      	b.n	8001ffc <_Z8clearLcd11I2CSettings+0x2c>
	}
}
 8002006:	46c0      	nop			; (mov r8, r8)
 8002008:	46bd      	mov	sp, r7
 800200a:	b005      	add	sp, #20
 800200c:	bd90      	pop	{r4, r7, pc}
 800200e:	46c0      	nop			; (mov r8, r8)
 8002010:	00140004 	.word	0x00140004
 8002014:	2000008c 	.word	0x2000008c

08002018 <_Z12setDdramAddrh11I2CSettings>:

void setDdramAddr(uint8_t ddramAddr, I2CSettings settings) {
 8002018:	b5b0      	push	{r4, r5, r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	1d3b      	adds	r3, r7, #4
 8002020:	6019      	str	r1, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]
 8002024:	210f      	movs	r1, #15
 8002026:	187b      	adds	r3, r7, r1
 8002028:	1c02      	adds	r2, r0, #0
 800202a:	701a      	strb	r2, [r3, #0]
	uint8_t upperBite = (ddramAddr | 0x80) & 0xF0;
 800202c:	0008      	movs	r0, r1
 800202e:	187b      	adds	r3, r7, r1
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	2270      	movs	r2, #112	; 0x70
 8002034:	4013      	ands	r3, r2
 8002036:	b2da      	uxtb	r2, r3
 8002038:	2517      	movs	r5, #23
 800203a:	197b      	adds	r3, r7, r5
 800203c:	2180      	movs	r1, #128	; 0x80
 800203e:	4249      	negs	r1, r1
 8002040:	430a      	orrs	r2, r1
 8002042:	701a      	strb	r2, [r3, #0]
	uint8_t lowerBite = (ddramAddr << 4) & 0xF0;
 8002044:	183b      	adds	r3, r7, r0
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	011a      	lsls	r2, r3, #4
 800204a:	2116      	movs	r1, #22
 800204c:	187b      	adds	r3, r7, r1
 800204e:	701a      	strb	r2, [r3, #0]

	uint8_t ByteArr[4]{};
 8002050:	2410      	movs	r4, #16
 8002052:	193b      	adds	r3, r7, r4
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]

	ByteArr[0] = upperBite | EN;
 8002058:	197b      	adds	r3, r7, r5
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2204      	movs	r2, #4
 800205e:	4313      	orrs	r3, r2
 8002060:	b2da      	uxtb	r2, r3
 8002062:	193b      	adds	r3, r7, r4
 8002064:	701a      	strb	r2, [r3, #0]
	ByteArr[1] = 0;
 8002066:	193b      	adds	r3, r7, r4
 8002068:	2200      	movs	r2, #0
 800206a:	705a      	strb	r2, [r3, #1]
	ByteArr[2] = lowerBite | EN;
 800206c:	187b      	adds	r3, r7, r1
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2204      	movs	r2, #4
 8002072:	4313      	orrs	r3, r2
 8002074:	b2da      	uxtb	r2, r3
 8002076:	193b      	adds	r3, r7, r4
 8002078:	709a      	strb	r2, [r3, #2]
	ByteArr[3] = 0;
 800207a:	193b      	adds	r3, r7, r4
 800207c:	2200      	movs	r2, #0
 800207e:	70da      	strb	r2, [r3, #3]

	i2cLcdState = 1;
 8002080:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <_Z12setDdramAddrh11I2CSettings+0x94>)
 8002082:	2201      	movs	r2, #1
 8002084:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit_DMA(settings.hi2c, settings.i2cAddr, ByteArr, 4);
 8002086:	1d3b      	adds	r3, r7, #4
 8002088:	6818      	ldr	r0, [r3, #0]
 800208a:	1d3b      	adds	r3, r7, #4
 800208c:	791b      	ldrb	r3, [r3, #4]
 800208e:	b299      	uxth	r1, r3
 8002090:	193a      	adds	r2, r7, r4
 8002092:	2304      	movs	r3, #4
 8002094:	f001 fbfa 	bl	800388c <HAL_I2C_Master_Transmit_DMA>
	while (i2cLcdState == 1) {
 8002098:	4b04      	ldr	r3, [pc, #16]	; (80020ac <_Z12setDdramAddrh11I2CSettings+0x94>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b01      	cmp	r3, #1
 800209e:	d100      	bne.n	80020a2 <_Z12setDdramAddrh11I2CSettings+0x8a>
 80020a0:	e7fa      	b.n	8002098 <_Z12setDdramAddrh11I2CSettings+0x80>
	}
}
 80020a2:	46c0      	nop			; (mov r8, r8)
 80020a4:	46bd      	mov	sp, r7
 80020a6:	b006      	add	sp, #24
 80020a8:	bdb0      	pop	{r4, r5, r7, pc}
 80020aa:	46c0      	nop			; (mov r8, r8)
 80020ac:	2000008c 	.word	0x2000008c

080020b0 <_Z7initLcd11I2CSettings>:

void initLcd(I2CSettings settings) {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	003b      	movs	r3, r7
 80020b8:	6018      	str	r0, [r3, #0]
 80020ba:	6059      	str	r1, [r3, #4]
	HAL_Delay(50);
 80020bc:	2032      	movs	r0, #50	; 0x32
 80020be:	f000 fe9d 	bl	8002dfc <HAL_Delay>

	sendLcdByte(0b00110000, 0, settings);   // 8ми битный интерфейс
 80020c2:	003b      	movs	r3, r7
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	2100      	movs	r1, #0
 80020ca:	2030      	movs	r0, #48	; 0x30
 80020cc:	f7ff ff02 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(40);
 80020d0:	2028      	movs	r0, #40	; 0x28
 80020d2:	f000 fe93 	bl	8002dfc <HAL_Delay>

	sendLcdByte(0b00000010, 0, settings);   // установка курсора в начале строки
 80020d6:	003b      	movs	r3, r7
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2100      	movs	r1, #0
 80020de:	2002      	movs	r0, #2
 80020e0:	f7ff fef8 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(40);
 80020e4:	2028      	movs	r0, #40	; 0x28
 80020e6:	f000 fe89 	bl	8002dfc <HAL_Delay>

	sendLcdByte(0b00001100, 0, settings);   // нормальный режим работы, выкл курсор
 80020ea:	003b      	movs	r3, r7
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2100      	movs	r1, #0
 80020f2:	200c      	movs	r0, #12
 80020f4:	f7ff feee 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(40);
 80020f8:	2028      	movs	r0, #40	; 0x28
 80020fa:	f000 fe7f 	bl	8002dfc <HAL_Delay>

	sendLcdByte(0b00000100, 0, settings);
 80020fe:	003b      	movs	r3, r7
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2100      	movs	r1, #0
 8002106:	2004      	movs	r0, #4
 8002108:	f7ff fee4 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(40);
 800210c:	2028      	movs	r0, #40	; 0x28
 800210e:	f000 fe75 	bl	8002dfc <HAL_Delay>

	sendLcdByte(0b00000001, 0, settings);   // очистка дисплея
 8002112:	003b      	movs	r3, r7
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	2100      	movs	r1, #0
 800211a:	2001      	movs	r0, #1
 800211c:	f7ff feda 	bl	8001ed4 <_Z11sendLcdBytehh11I2CSettings>
	HAL_Delay(2);
 8002120:	2002      	movs	r0, #2
 8002122:	f000 fe6b 	bl	8002dfc <HAL_Delay>
}
 8002126:	46c0      	nop			; (mov r8, r8)
 8002128:	46bd      	mov	sp, r7
 800212a:	b002      	add	sp, #8
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002136:	f000 fdfd 	bl	8002d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800213a:	f000 f85b 	bl	80021f4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800213e:	f000 f993 	bl	8002468 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002142:	f000 f96b 	bl	800241c <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8002146:	f000 f8c3 	bl	80022d0 <_ZL12MX_I2C1_Initv>
  MX_TIM6_Init();
 800214a:	f000 f90d 	bl	8002368 <_ZL12MX_TIM6_Initv>
  MX_USART2_UART_Init();
 800214e:	f000 f931 	bl	80023b4 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  I2CSettings i2cSettings { &hi2c1, 0x4E };
 8002152:	003b      	movs	r3, r7
 8002154:	4a23      	ldr	r2, [pc, #140]	; (80021e4 <main+0xb4>)
 8002156:	ca03      	ldmia	r2!, {r0, r1}
 8002158:	c303      	stmia	r3!, {r0, r1}
  initLcd(i2cSettings);
 800215a:	003b      	movs	r3, r7
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	6859      	ldr	r1, [r3, #4]
 8002160:	f7ff ffa6 	bl	80020b0 <_Z7initLcd11I2CSettings>
  main_screen.display();
 8002164:	4b20      	ldr	r3, [pc, #128]	; (80021e8 <main+0xb8>)
 8002166:	0018      	movs	r0, r3
 8002168:	f7fe fab0 	bl	80006cc <_ZN6Screen7displayEv>
  main_screen.setLine("1234");
 800216c:	4a1f      	ldr	r2, [pc, #124]	; (80021ec <main+0xbc>)
 800216e:	4b1e      	ldr	r3, [pc, #120]	; (80021e8 <main+0xb8>)
 8002170:	0011      	movs	r1, r2
 8002172:	0018      	movs	r0, r3
 8002174:	f7fe fafd 	bl	8000772 <_ZN6Screen7setLineEPc>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 8002178:	4b1d      	ldr	r3, [pc, #116]	; (80021f0 <main+0xc0>)
 800217a:	0018      	movs	r0, r3
 800217c:	f7fe f882 	bl	8000284 <_ZN6Button7clickedEv>
 8002180:	1e03      	subs	r3, r0, #0
 8002182:	d007      	beq.n	8002194 <main+0x64>
 8002184:	4b1a      	ldr	r3, [pc, #104]	; (80021f0 <main+0xc0>)
 8002186:	0018      	movs	r0, r3
 8002188:	f7fe f863 	bl	8000252 <_ZN6Button9getPrevStEv>
 800218c:	1e03      	subs	r3, r0, #0
 800218e:	d101      	bne.n	8002194 <main+0x64>
 8002190:	2301      	movs	r3, #1
 8002192:	e000      	b.n	8002196 <main+0x66>
 8002194:	2300      	movs	r3, #0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d008      	beq.n	80021ac <main+0x7c>
			button_down.setPrevSt(1);
 800219a:	4b15      	ldr	r3, [pc, #84]	; (80021f0 <main+0xc0>)
 800219c:	2101      	movs	r1, #1
 800219e:	0018      	movs	r0, r3
 80021a0:	f7fe f861 	bl	8000266 <_ZN6Button9setPrevStEh>
			main_screen.cursorDown();
 80021a4:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <main+0xb8>)
 80021a6:	0018      	movs	r0, r3
 80021a8:	f7fe f9a8 	bl	80004fc <_ZN6Screen10cursorDownEv>
		}

		if (button_down.getPrevSt() == 1) {
 80021ac:	4b10      	ldr	r3, [pc, #64]	; (80021f0 <main+0xc0>)
 80021ae:	0018      	movs	r0, r3
 80021b0:	f7fe f84f 	bl	8000252 <_ZN6Button9getPrevStEv>
 80021b4:	0003      	movs	r3, r0
 80021b6:	3b01      	subs	r3, #1
 80021b8:	425a      	negs	r2, r3
 80021ba:	4153      	adcs	r3, r2
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0da      	beq.n	8002178 <main+0x48>
			if (button_down.unclicked()) {
 80021c2:	4b0b      	ldr	r3, [pc, #44]	; (80021f0 <main+0xc0>)
 80021c4:	0018      	movs	r0, r3
 80021c6:	f7fe f8a1 	bl	800030c <_ZN6Button9unclickedEv>
 80021ca:	0003      	movs	r3, r0
 80021cc:	1e5a      	subs	r2, r3, #1
 80021ce:	4193      	sbcs	r3, r2
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d0d0      	beq.n	8002178 <main+0x48>
				button_down.setPrevSt(0);
 80021d6:	4b06      	ldr	r3, [pc, #24]	; (80021f0 <main+0xc0>)
 80021d8:	2100      	movs	r1, #0
 80021da:	0018      	movs	r0, r3
 80021dc:	f7fe f843 	bl	8000266 <_ZN6Button9setPrevStEh>
		if (button_down.clicked() && button_down.getPrevSt() == 0) {
 80021e0:	e7ca      	b.n	8002178 <main+0x48>
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	080076f8 	.word	0x080076f8
 80021e8:	200002d0 	.word	0x200002d0
 80021ec:	080076f0 	.word	0x080076f0
 80021f0:	200002c8 	.word	0x200002c8

080021f4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b095      	sub	sp, #84	; 0x54
 80021f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021fa:	2420      	movs	r4, #32
 80021fc:	193b      	adds	r3, r7, r4
 80021fe:	0018      	movs	r0, r3
 8002200:	2330      	movs	r3, #48	; 0x30
 8002202:	001a      	movs	r2, r3
 8002204:	2100      	movs	r1, #0
 8002206:	f005 f8e1 	bl	80073cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800220a:	2310      	movs	r3, #16
 800220c:	18fb      	adds	r3, r7, r3
 800220e:	0018      	movs	r0, r3
 8002210:	2310      	movs	r3, #16
 8002212:	001a      	movs	r2, r3
 8002214:	2100      	movs	r1, #0
 8002216:	f005 f8d9 	bl	80073cc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800221a:	003b      	movs	r3, r7
 800221c:	0018      	movs	r0, r3
 800221e:	2310      	movs	r3, #16
 8002220:	001a      	movs	r2, r3
 8002222:	2100      	movs	r1, #0
 8002224:	f005 f8d2 	bl	80073cc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002228:	0021      	movs	r1, r4
 800222a:	187b      	adds	r3, r7, r1
 800222c:	2202      	movs	r2, #2
 800222e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002230:	187b      	adds	r3, r7, r1
 8002232:	2201      	movs	r2, #1
 8002234:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002236:	187b      	adds	r3, r7, r1
 8002238:	2210      	movs	r2, #16
 800223a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800223c:	187b      	adds	r3, r7, r1
 800223e:	2202      	movs	r2, #2
 8002240:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002242:	187b      	adds	r3, r7, r1
 8002244:	2200      	movs	r2, #0
 8002246:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002248:	187b      	adds	r3, r7, r1
 800224a:	22a0      	movs	r2, #160	; 0xa0
 800224c:	0392      	lsls	r2, r2, #14
 800224e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002250:	187b      	adds	r3, r7, r1
 8002252:	2200      	movs	r2, #0
 8002254:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002256:	187b      	adds	r3, r7, r1
 8002258:	0018      	movs	r0, r3
 800225a:	f003 f99f 	bl	800559c <HAL_RCC_OscConfig>
 800225e:	0003      	movs	r3, r0
 8002260:	1e5a      	subs	r2, r3, #1
 8002262:	4193      	sbcs	r3, r2
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <_Z18SystemClock_Configv+0x7a>
  {
    Error_Handler();
 800226a:	f000 f9d7 	bl	800261c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800226e:	2110      	movs	r1, #16
 8002270:	187b      	adds	r3, r7, r1
 8002272:	2207      	movs	r2, #7
 8002274:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002276:	187b      	adds	r3, r7, r1
 8002278:	2202      	movs	r2, #2
 800227a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800227c:	187b      	adds	r3, r7, r1
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002282:	187b      	adds	r3, r7, r1
 8002284:	2200      	movs	r2, #0
 8002286:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002288:	187b      	adds	r3, r7, r1
 800228a:	2101      	movs	r1, #1
 800228c:	0018      	movs	r0, r3
 800228e:	f003 fc9f 	bl	8005bd0 <HAL_RCC_ClockConfig>
 8002292:	0003      	movs	r3, r0
 8002294:	1e5a      	subs	r2, r3, #1
 8002296:	4193      	sbcs	r3, r2
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d001      	beq.n	80022a2 <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 800229e:	f000 f9bd 	bl	800261c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022a2:	003b      	movs	r3, r7
 80022a4:	2220      	movs	r2, #32
 80022a6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80022a8:	003b      	movs	r3, r7
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022ae:	003b      	movs	r3, r7
 80022b0:	0018      	movs	r0, r3
 80022b2:	f003 fdd1 	bl	8005e58 <HAL_RCCEx_PeriphCLKConfig>
 80022b6:	0003      	movs	r3, r0
 80022b8:	1e5a      	subs	r2, r3, #1
 80022ba:	4193      	sbcs	r3, r2
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 80022c2:	f000 f9ab 	bl	800261c <Error_Handler>
  }
}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	46bd      	mov	sp, r7
 80022ca:	b015      	add	sp, #84	; 0x54
 80022cc:	bd90      	pop	{r4, r7, pc}
	...

080022d0 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80022d4:	4b21      	ldr	r3, [pc, #132]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 80022d6:	4a22      	ldr	r2, [pc, #136]	; (8002360 <_ZL12MX_I2C1_Initv+0x90>)
 80022d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80022da:	4b20      	ldr	r3, [pc, #128]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 80022dc:	4a21      	ldr	r2, [pc, #132]	; (8002364 <_ZL12MX_I2C1_Initv+0x94>)
 80022de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80022e0:	4b1e      	ldr	r3, [pc, #120]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022e6:	4b1d      	ldr	r3, [pc, #116]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 80022e8:	2201      	movs	r2, #1
 80022ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022ec:	4b1b      	ldr	r3, [pc, #108]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80022f2:	4b1a      	ldr	r3, [pc, #104]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022f8:	4b18      	ldr	r3, [pc, #96]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022fe:	4b17      	ldr	r3, [pc, #92]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 8002300:	2200      	movs	r2, #0
 8002302:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002304:	4b15      	ldr	r3, [pc, #84]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 8002306:	2200      	movs	r2, #0
 8002308:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800230a:	4b14      	ldr	r3, [pc, #80]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 800230c:	0018      	movs	r0, r3
 800230e:	f001 fa27 	bl	8003760 <HAL_I2C_Init>
 8002312:	0003      	movs	r3, r0
 8002314:	1e5a      	subs	r2, r3, #1
 8002316:	4193      	sbcs	r3, r2
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <_ZL12MX_I2C1_Initv+0x52>
  {
    Error_Handler();
 800231e:	f000 f97d 	bl	800261c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002322:	4b0e      	ldr	r3, [pc, #56]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 8002324:	2100      	movs	r1, #0
 8002326:	0018      	movs	r0, r3
 8002328:	f003 f8a0 	bl	800546c <HAL_I2CEx_ConfigAnalogFilter>
 800232c:	0003      	movs	r3, r0
 800232e:	1e5a      	subs	r2, r3, #1
 8002330:	4193      	sbcs	r3, r2
 8002332:	b2db      	uxtb	r3, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <_ZL12MX_I2C1_Initv+0x6c>
  {
    Error_Handler();
 8002338:	f000 f970 	bl	800261c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800233c:	4b07      	ldr	r3, [pc, #28]	; (800235c <_ZL12MX_I2C1_Initv+0x8c>)
 800233e:	2100      	movs	r1, #0
 8002340:	0018      	movs	r0, r3
 8002342:	f003 f8df 	bl	8005504 <HAL_I2CEx_ConfigDigitalFilter>
 8002346:	0003      	movs	r3, r0
 8002348:	1e5a      	subs	r2, r3, #1
 800234a:	4193      	sbcs	r3, r2
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <_ZL12MX_I2C1_Initv+0x86>
  {
    Error_Handler();
 8002352:	f000 f963 	bl	800261c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002356:	46c0      	nop			; (mov r8, r8)
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20000090 	.word	0x20000090
 8002360:	40005400 	.word	0x40005400
 8002364:	2000090e 	.word	0x2000090e

08002368 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800236c:	4b0e      	ldr	r3, [pc, #56]	; (80023a8 <_ZL12MX_TIM6_Initv+0x40>)
 800236e:	4a0f      	ldr	r2, [pc, #60]	; (80023ac <_ZL12MX_TIM6_Initv+0x44>)
 8002370:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 23999;
 8002372:	4b0d      	ldr	r3, [pc, #52]	; (80023a8 <_ZL12MX_TIM6_Initv+0x40>)
 8002374:	4a0e      	ldr	r2, [pc, #56]	; (80023b0 <_ZL12MX_TIM6_Initv+0x48>)
 8002376:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	4b0b      	ldr	r3, [pc, #44]	; (80023a8 <_ZL12MX_TIM6_Initv+0x40>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1;
 800237e:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <_ZL12MX_TIM6_Initv+0x40>)
 8002380:	2201      	movs	r2, #1
 8002382:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002384:	4b08      	ldr	r3, [pc, #32]	; (80023a8 <_ZL12MX_TIM6_Initv+0x40>)
 8002386:	2200      	movs	r2, #0
 8002388:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800238a:	4b07      	ldr	r3, [pc, #28]	; (80023a8 <_ZL12MX_TIM6_Initv+0x40>)
 800238c:	0018      	movs	r0, r3
 800238e:	f003 fe31 	bl	8005ff4 <HAL_TIM_Base_Init>
 8002392:	0003      	movs	r3, r0
 8002394:	1e5a      	subs	r2, r3, #1
 8002396:	4193      	sbcs	r3, r2
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <_ZL12MX_TIM6_Initv+0x3a>
  {
    Error_Handler();
 800239e:	f000 f93d 	bl	800261c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	2000016c 	.word	0x2000016c
 80023ac:	40001000 	.word	0x40001000
 80023b0:	00005dbf 	.word	0x00005dbf

080023b4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023b8:	4b16      	ldr	r3, [pc, #88]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023ba:	4a17      	ldr	r2, [pc, #92]	; (8002418 <_ZL19MX_USART2_UART_Initv+0x64>)
 80023bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80023be:	4b15      	ldr	r3, [pc, #84]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023c0:	2296      	movs	r2, #150	; 0x96
 80023c2:	0212      	lsls	r2, r2, #8
 80023c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023c6:	4b13      	ldr	r3, [pc, #76]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023cc:	4b11      	ldr	r3, [pc, #68]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023d2:	4b10      	ldr	r3, [pc, #64]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023d8:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023da:	220c      	movs	r2, #12
 80023dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023de:	4b0d      	ldr	r3, [pc, #52]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023ea:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023ec:	2200      	movs	r2, #0
 80023ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023f0:	4b08      	ldr	r3, [pc, #32]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023f6:	4b07      	ldr	r3, [pc, #28]	; (8002414 <_ZL19MX_USART2_UART_Initv+0x60>)
 80023f8:	0018      	movs	r0, r3
 80023fa:	f004 f881 	bl	8006500 <HAL_UART_Init>
 80023fe:	0003      	movs	r3, r0
 8002400:	1e5a      	subs	r2, r3, #1
 8002402:	4193      	sbcs	r3, r2
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 800240a:	f000 f907 	bl	800261c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800240e:	46c0      	nop			; (mov r8, r8)
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	200001b4 	.word	0x200001b4
 8002418:	40004400 	.word	0x40004400

0800241c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002422:	4b10      	ldr	r3, [pc, #64]	; (8002464 <_ZL11MX_DMA_Initv+0x48>)
 8002424:	695a      	ldr	r2, [r3, #20]
 8002426:	4b0f      	ldr	r3, [pc, #60]	; (8002464 <_ZL11MX_DMA_Initv+0x48>)
 8002428:	2101      	movs	r1, #1
 800242a:	430a      	orrs	r2, r1
 800242c:	615a      	str	r2, [r3, #20]
 800242e:	4b0d      	ldr	r3, [pc, #52]	; (8002464 <_ZL11MX_DMA_Initv+0x48>)
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	2201      	movs	r2, #1
 8002434:	4013      	ands	r3, r2
 8002436:	607b      	str	r3, [r7, #4]
 8002438:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800243a:	2200      	movs	r2, #0
 800243c:	2100      	movs	r1, #0
 800243e:	200a      	movs	r0, #10
 8002440:	f000 fdac 	bl	8002f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002444:	200a      	movs	r0, #10
 8002446:	f000 fdbe 	bl	8002fc6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800244a:	2200      	movs	r2, #0
 800244c:	2100      	movs	r1, #0
 800244e:	200b      	movs	r0, #11
 8002450:	f000 fda4 	bl	8002f9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002454:	200b      	movs	r0, #11
 8002456:	f000 fdb6 	bl	8002fc6 <HAL_NVIC_EnableIRQ>

}
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	46bd      	mov	sp, r7
 800245e:	b002      	add	sp, #8
 8002460:	bd80      	pop	{r7, pc}
 8002462:	46c0      	nop			; (mov r8, r8)
 8002464:	40021000 	.word	0x40021000

08002468 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b089      	sub	sp, #36	; 0x24
 800246c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800246e:	240c      	movs	r4, #12
 8002470:	193b      	adds	r3, r7, r4
 8002472:	0018      	movs	r0, r3
 8002474:	2314      	movs	r3, #20
 8002476:	001a      	movs	r2, r3
 8002478:	2100      	movs	r1, #0
 800247a:	f004 ffa7 	bl	80073cc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800247e:	4b49      	ldr	r3, [pc, #292]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 8002480:	695a      	ldr	r2, [r3, #20]
 8002482:	4b48      	ldr	r3, [pc, #288]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 8002484:	2180      	movs	r1, #128	; 0x80
 8002486:	0289      	lsls	r1, r1, #10
 8002488:	430a      	orrs	r2, r1
 800248a:	615a      	str	r2, [r3, #20]
 800248c:	4b45      	ldr	r3, [pc, #276]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 800248e:	695a      	ldr	r2, [r3, #20]
 8002490:	2380      	movs	r3, #128	; 0x80
 8002492:	029b      	lsls	r3, r3, #10
 8002494:	4013      	ands	r3, r2
 8002496:	60bb      	str	r3, [r7, #8]
 8002498:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800249a:	4b42      	ldr	r3, [pc, #264]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 800249c:	695a      	ldr	r2, [r3, #20]
 800249e:	4b41      	ldr	r3, [pc, #260]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024a0:	2180      	movs	r1, #128	; 0x80
 80024a2:	02c9      	lsls	r1, r1, #11
 80024a4:	430a      	orrs	r2, r1
 80024a6:	615a      	str	r2, [r3, #20]
 80024a8:	4b3e      	ldr	r3, [pc, #248]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024aa:	695a      	ldr	r2, [r3, #20]
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	02db      	lsls	r3, r3, #11
 80024b0:	4013      	ands	r3, r2
 80024b2:	607b      	str	r3, [r7, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b6:	4b3b      	ldr	r3, [pc, #236]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024b8:	695a      	ldr	r2, [r3, #20]
 80024ba:	4b3a      	ldr	r3, [pc, #232]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024bc:	2180      	movs	r1, #128	; 0x80
 80024be:	0309      	lsls	r1, r1, #12
 80024c0:	430a      	orrs	r2, r1
 80024c2:	615a      	str	r2, [r3, #20]
 80024c4:	4b37      	ldr	r3, [pc, #220]	; (80025a4 <_ZL12MX_GPIO_Initv+0x13c>)
 80024c6:	695a      	ldr	r2, [r3, #20]
 80024c8:	2380      	movs	r3, #128	; 0x80
 80024ca:	031b      	lsls	r3, r3, #12
 80024cc:	4013      	ands	r3, r2
 80024ce:	603b      	str	r3, [r7, #0]
 80024d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80024d2:	23f0      	movs	r3, #240	; 0xf0
 80024d4:	021b      	lsls	r3, r3, #8
 80024d6:	4834      	ldr	r0, [pc, #208]	; (80025a8 <_ZL12MX_GPIO_Initv+0x140>)
 80024d8:	2200      	movs	r2, #0
 80024da:	0019      	movs	r1, r3
 80024dc:	f001 f922 	bl	8003724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80024e0:	23f0      	movs	r3, #240	; 0xf0
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	4831      	ldr	r0, [pc, #196]	; (80025ac <_ZL12MX_GPIO_Initv+0x144>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	0019      	movs	r1, r3
 80024ea:	f001 f91b 	bl	8003724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80024ee:	23d8      	movs	r3, #216	; 0xd8
 80024f0:	0159      	lsls	r1, r3, #5
 80024f2:	2390      	movs	r3, #144	; 0x90
 80024f4:	05db      	lsls	r3, r3, #23
 80024f6:	2200      	movs	r2, #0
 80024f8:	0018      	movs	r0, r3
 80024fa:	f001 f913 	bl	8003724 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10;
 80024fe:	193b      	adds	r3, r7, r4
 8002500:	4a2b      	ldr	r2, [pc, #172]	; (80025b0 <_ZL12MX_GPIO_Initv+0x148>)
 8002502:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002504:	193b      	adds	r3, r7, r4
 8002506:	2200      	movs	r2, #0
 8002508:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	193b      	adds	r3, r7, r4
 800250c:	2200      	movs	r2, #0
 800250e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002510:	193a      	adds	r2, r7, r4
 8002512:	2390      	movs	r3, #144	; 0x90
 8002514:	05db      	lsls	r3, r3, #23
 8002516:	0011      	movs	r1, r2
 8002518:	0018      	movs	r0, r3
 800251a:	f000 ff93 	bl	8003444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800251e:	0021      	movs	r1, r4
 8002520:	187b      	adds	r3, r7, r1
 8002522:	22f0      	movs	r2, #240	; 0xf0
 8002524:	0212      	lsls	r2, r2, #8
 8002526:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002528:	000c      	movs	r4, r1
 800252a:	193b      	adds	r3, r7, r4
 800252c:	2201      	movs	r2, #1
 800252e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	193b      	adds	r3, r7, r4
 8002532:	2200      	movs	r2, #0
 8002534:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002536:	193b      	adds	r3, r7, r4
 8002538:	2200      	movs	r2, #0
 800253a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800253c:	193b      	adds	r3, r7, r4
 800253e:	4a1a      	ldr	r2, [pc, #104]	; (80025a8 <_ZL12MX_GPIO_Initv+0x140>)
 8002540:	0019      	movs	r1, r3
 8002542:	0010      	movs	r0, r2
 8002544:	f000 ff7e 	bl	8003444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002548:	0021      	movs	r1, r4
 800254a:	187b      	adds	r3, r7, r1
 800254c:	22f0      	movs	r2, #240	; 0xf0
 800254e:	0092      	lsls	r2, r2, #2
 8002550:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002552:	000c      	movs	r4, r1
 8002554:	193b      	adds	r3, r7, r4
 8002556:	2201      	movs	r2, #1
 8002558:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255a:	193b      	adds	r3, r7, r4
 800255c:	2200      	movs	r2, #0
 800255e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002560:	193b      	adds	r3, r7, r4
 8002562:	2200      	movs	r2, #0
 8002564:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002566:	193b      	adds	r3, r7, r4
 8002568:	4a10      	ldr	r2, [pc, #64]	; (80025ac <_ZL12MX_GPIO_Initv+0x144>)
 800256a:	0019      	movs	r1, r3
 800256c:	0010      	movs	r0, r2
 800256e:	f000 ff69 	bl	8003444 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 8002572:	0021      	movs	r1, r4
 8002574:	187b      	adds	r3, r7, r1
 8002576:	22d8      	movs	r2, #216	; 0xd8
 8002578:	0152      	lsls	r2, r2, #5
 800257a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800257c:	187b      	adds	r3, r7, r1
 800257e:	2201      	movs	r2, #1
 8002580:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002582:	187b      	adds	r3, r7, r1
 8002584:	2200      	movs	r2, #0
 8002586:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002588:	187b      	adds	r3, r7, r1
 800258a:	2200      	movs	r2, #0
 800258c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800258e:	187a      	adds	r2, r7, r1
 8002590:	2390      	movs	r3, #144	; 0x90
 8002592:	05db      	lsls	r3, r3, #23
 8002594:	0011      	movs	r1, r2
 8002596:	0018      	movs	r0, r3
 8002598:	f000 ff54 	bl	8003444 <HAL_GPIO_Init>

}
 800259c:	46c0      	nop			; (mov r8, r8)
 800259e:	46bd      	mov	sp, r7
 80025a0:	b009      	add	sp, #36	; 0x24
 80025a2:	bd90      	pop	{r4, r7, pc}
 80025a4:	40021000 	.word	0x40021000
 80025a8:	48000400 	.word	0x48000400
 80025ac:	48000800 	.word	0x48000800
 80025b0:	00000401 	.word	0x00000401

080025b4 <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
	i2cLcdState = 0;
 80025bc:	4b03      	ldr	r3, [pc, #12]	; (80025cc <HAL_I2C_MasterTxCpltCallback+0x18>)
 80025be:	2200      	movs	r2, #0
 80025c0:	701a      	strb	r2, [r3, #0]
}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	46bd      	mov	sp, r7
 80025c6:	b002      	add	sp, #8
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	46c0      	nop			; (mov r8, r8)
 80025cc:	2000008c 	.word	0x2000008c

080025d0 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]

}
 80025d8:	46c0      	nop			; (mov r8, r8)
 80025da:	46bd      	mov	sp, r7
 80025dc:	b002      	add	sp, #8
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]

}
 80025e8:	46c0      	nop			; (mov r8, r8)
 80025ea:	46bd      	mov	sp, r7
 80025ec:	b002      	add	sp, #8
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	button_down.interrupt();
 80025f8:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80025fa:	0018      	movs	r0, r3
 80025fc:	f7fd fec8 	bl	8000390 <_ZN6Button9interruptEv>
	++flag;
 8002600:	4b05      	ldr	r3, [pc, #20]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	3301      	adds	r3, #1
 8002606:	b2da      	uxtb	r2, r3
 8002608:	4b03      	ldr	r3, [pc, #12]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800260a:	701a      	strb	r2, [r3, #0]
}
 800260c:	46c0      	nop			; (mov r8, r8)
 800260e:	46bd      	mov	sp, r7
 8002610:	b002      	add	sp, #8
 8002612:	bd80      	pop	{r7, pc}
 8002614:	200002c8 	.word	0x200002c8
 8002618:	200002c4 	.word	0x200002c4

0800261c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002620:	b672      	cpsid	i
}
 8002622:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002624:	e7fe      	b.n	8002624 <Error_Handler+0x8>

08002626 <_ZN6ScreenD1Ev>:
#ifndef SRC_SCREEN_HPP_
#define SRC_SCREEN_HPP_

extern I2C_HandleTypeDef hi2c1;

class Screen {
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	331c      	adds	r3, #28
 8002632:	0018      	movs	r0, r3
 8002634:	f000 f855 	bl	80026e2 <_ZNSt6vectorIiSaIiEED1Ev>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3310      	adds	r3, #16
 800263c:	0018      	movs	r0, r3
 800263e:	f000 f835 	bl	80026ac <_ZNSt6vectorIcSaIcEED1Ev>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	0018      	movs	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	b002      	add	sp, #8
 800264a:	bd80      	pop	{r7, pc}

0800264c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d110      	bne.n	800267e <_Z41__static_initialization_and_destruction_0ii+0x32>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	4a0f      	ldr	r2, [pc, #60]	; (800269c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d10c      	bne.n	800267e <_Z41__static_initialization_and_destruction_0ii+0x32>
Button button_down(GPIOA, 0);
 8002664:	2390      	movs	r3, #144	; 0x90
 8002666:	05d9      	lsls	r1, r3, #23
 8002668:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800266a:	2200      	movs	r2, #0
 800266c:	0018      	movs	r0, r3
 800266e:	f7fd fdd7 	bl	8000220 <_ZN6ButtonC1EP12GPIO_TypeDefh>
Screen main_screen(&hi2c1, 0x4E);
 8002672:	490c      	ldr	r1, [pc, #48]	; (80026a4 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8002674:	4b0c      	ldr	r3, [pc, #48]	; (80026a8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8002676:	224e      	movs	r2, #78	; 0x4e
 8002678:	0018      	movs	r0, r3
 800267a:	f7fd fedd 	bl	8000438 <_ZN6ScreenC1EP19__I2C_HandleTypeDefh>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d107      	bne.n	8002694 <_Z41__static_initialization_and_destruction_0ii+0x48>
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	4a05      	ldr	r2, [pc, #20]	; (800269c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d103      	bne.n	8002694 <_Z41__static_initialization_and_destruction_0ii+0x48>
 800268c:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800268e:	0018      	movs	r0, r3
 8002690:	f7ff ffc9 	bl	8002626 <_ZN6ScreenD1Ev>
}
 8002694:	46c0      	nop			; (mov r8, r8)
 8002696:	46bd      	mov	sp, r7
 8002698:	b002      	add	sp, #8
 800269a:	bd80      	pop	{r7, pc}
 800269c:	0000ffff 	.word	0x0000ffff
 80026a0:	200002c8 	.word	0x200002c8
 80026a4:	20000090 	.word	0x20000090
 80026a8:	200002d0 	.word	0x200002d0

080026ac <_ZNSt6vectorIcSaIcEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 80026ac:	b5b0      	push	{r4, r5, r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681c      	ldr	r4, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	0018      	movs	r0, r3
 80026c0:	f7fe f906 	bl	80008d0 <_ZNSt12_Vector_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 80026c4:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80026c6:	001a      	movs	r2, r3
 80026c8:	0029      	movs	r1, r5
 80026ca:	0020      	movs	r0, r4
 80026cc:	f7fe f909 	bl	80008e2 <_ZSt8_DestroyIPccEvT_S1_RSaIT0_E>
      }
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	0018      	movs	r0, r3
 80026d4:	f000 f82d 	bl	8002732 <_ZNSt12_Vector_baseIcSaIcEED1Ev>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	0018      	movs	r0, r3
 80026dc:	46bd      	mov	sp, r7
 80026de:	b002      	add	sp, #8
 80026e0:	bdb0      	pop	{r4, r5, r7, pc}

080026e2 <_ZNSt6vectorIiSaIiEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 80026e2:	b5b0      	push	{r4, r5, r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681c      	ldr	r4, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	0018      	movs	r0, r3
 80026f6:	f7fe f936 	bl	8000966 <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80026fa:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80026fc:	001a      	movs	r2, r3
 80026fe:	0029      	movs	r1, r5
 8002700:	0020      	movs	r0, r4
 8002702:	f7fe f939 	bl	8000978 <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
      }
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	0018      	movs	r0, r3
 800270a:	f000 f838 	bl	800277e <_ZNSt12_Vector_baseIiSaIiEED1Ev>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	0018      	movs	r0, r3
 8002712:	46bd      	mov	sp, r7
 8002714:	b002      	add	sp, #8
 8002716:	bdb0      	pop	{r4, r5, r7, pc}

08002718 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	0018      	movs	r0, r3
 8002724:	f004 fddf 	bl	80072e6 <_ZNSaIcED1Ev>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	0018      	movs	r0, r3
 800272c:	46bd      	mov	sp, r7
 800272e:	b002      	add	sp, #8
 8002730:	bd80      	pop	{r7, pc}

08002732 <_ZNSt12_Vector_baseIcSaIcEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8002748:	001a      	movs	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	0018      	movs	r0, r3
 800274e:	f7fe f8ac 	bl	80008aa <_ZNSt12_Vector_baseIcSaIcEE13_M_deallocateEPcj>
      }
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	0018      	movs	r0, r3
 8002756:	f7ff ffdf 	bl	8002718 <_ZNSt12_Vector_baseIcSaIcEE12_Vector_implD1Ev>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	0018      	movs	r0, r3
 800275e:	46bd      	mov	sp, r7
 8002760:	b002      	add	sp, #8
 8002762:	bd80      	pop	{r7, pc}

08002764 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>:
      struct _Vector_impl
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	0018      	movs	r0, r3
 8002770:	f000 f81f 	bl	80027b2 <_ZNSaIiED1Ev>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	0018      	movs	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	b002      	add	sp, #8
 800277c:	bd80      	pop	{r7, pc}

0800277e <_ZNSt12_Vector_baseIiSaIiEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8002796:	001a      	movs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	0018      	movs	r0, r3
 800279c:	f7fe f8d0 	bl	8000940 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
      }
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	0018      	movs	r0, r3
 80027a4:	f7ff ffde 	bl	8002764 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	0018      	movs	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b002      	add	sp, #8
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <_ZNSaIiED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	0018      	movs	r0, r3
 80027be:	f000 f805 	bl	80027cc <_ZN9__gnu_cxx13new_allocatorIiED1Ev>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	0018      	movs	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b002      	add	sp, #8
 80027ca:	bd80      	pop	{r7, pc}

080027cc <_ZN9__gnu_cxx13new_allocatorIiED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	0018      	movs	r0, r3
 80027d8:	46bd      	mov	sp, r7
 80027da:	b002      	add	sp, #8
 80027dc:	bd80      	pop	{r7, pc}
	...

080027e0 <_GLOBAL__sub_I_hi2c1>:
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <_GLOBAL__sub_I_hi2c1+0x14>)
 80027e6:	0019      	movs	r1, r3
 80027e8:	2001      	movs	r0, #1
 80027ea:	f7ff ff2f 	bl	800264c <_Z41__static_initialization_and_destruction_0ii>
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	46c0      	nop			; (mov r8, r8)
 80027f4:	0000ffff 	.word	0x0000ffff

080027f8 <_GLOBAL__sub_D_hi2c1>:
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	4b03      	ldr	r3, [pc, #12]	; (800280c <_GLOBAL__sub_D_hi2c1+0x14>)
 80027fe:	0019      	movs	r1, r3
 8002800:	2000      	movs	r0, #0
 8002802:	f7ff ff23 	bl	800264c <_Z41__static_initialization_and_destruction_0ii>
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	46c0      	nop			; (mov r8, r8)
 800280c:	0000ffff 	.word	0x0000ffff

08002810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002816:	4b0f      	ldr	r3, [pc, #60]	; (8002854 <HAL_MspInit+0x44>)
 8002818:	699a      	ldr	r2, [r3, #24]
 800281a:	4b0e      	ldr	r3, [pc, #56]	; (8002854 <HAL_MspInit+0x44>)
 800281c:	2101      	movs	r1, #1
 800281e:	430a      	orrs	r2, r1
 8002820:	619a      	str	r2, [r3, #24]
 8002822:	4b0c      	ldr	r3, [pc, #48]	; (8002854 <HAL_MspInit+0x44>)
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	2201      	movs	r2, #1
 8002828:	4013      	ands	r3, r2
 800282a:	607b      	str	r3, [r7, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800282e:	4b09      	ldr	r3, [pc, #36]	; (8002854 <HAL_MspInit+0x44>)
 8002830:	69da      	ldr	r2, [r3, #28]
 8002832:	4b08      	ldr	r3, [pc, #32]	; (8002854 <HAL_MspInit+0x44>)
 8002834:	2180      	movs	r1, #128	; 0x80
 8002836:	0549      	lsls	r1, r1, #21
 8002838:	430a      	orrs	r2, r1
 800283a:	61da      	str	r2, [r3, #28]
 800283c:	4b05      	ldr	r3, [pc, #20]	; (8002854 <HAL_MspInit+0x44>)
 800283e:	69da      	ldr	r2, [r3, #28]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	055b      	lsls	r3, r3, #21
 8002844:	4013      	ands	r3, r2
 8002846:	603b      	str	r3, [r7, #0]
 8002848:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	46bd      	mov	sp, r7
 800284e:	b002      	add	sp, #8
 8002850:	bd80      	pop	{r7, pc}
 8002852:	46c0      	nop			; (mov r8, r8)
 8002854:	40021000 	.word	0x40021000

08002858 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002858:	b590      	push	{r4, r7, lr}
 800285a:	b08b      	sub	sp, #44	; 0x2c
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002860:	2414      	movs	r4, #20
 8002862:	193b      	adds	r3, r7, r4
 8002864:	0018      	movs	r0, r3
 8002866:	2314      	movs	r3, #20
 8002868:	001a      	movs	r2, r3
 800286a:	2100      	movs	r1, #0
 800286c:	f004 fdae 	bl	80073cc <memset>
  if(hi2c->Instance==I2C1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a46      	ldr	r2, [pc, #280]	; (8002990 <HAL_I2C_MspInit+0x138>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d000      	beq.n	800287c <HAL_I2C_MspInit+0x24>
 800287a:	e085      	b.n	8002988 <HAL_I2C_MspInit+0x130>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800287c:	4b45      	ldr	r3, [pc, #276]	; (8002994 <HAL_I2C_MspInit+0x13c>)
 800287e:	695a      	ldr	r2, [r3, #20]
 8002880:	4b44      	ldr	r3, [pc, #272]	; (8002994 <HAL_I2C_MspInit+0x13c>)
 8002882:	2180      	movs	r1, #128	; 0x80
 8002884:	02c9      	lsls	r1, r1, #11
 8002886:	430a      	orrs	r2, r1
 8002888:	615a      	str	r2, [r3, #20]
 800288a:	4b42      	ldr	r3, [pc, #264]	; (8002994 <HAL_I2C_MspInit+0x13c>)
 800288c:	695a      	ldr	r2, [r3, #20]
 800288e:	2380      	movs	r3, #128	; 0x80
 8002890:	02db      	lsls	r3, r3, #11
 8002892:	4013      	ands	r3, r2
 8002894:	613b      	str	r3, [r7, #16]
 8002896:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002898:	0021      	movs	r1, r4
 800289a:	187b      	adds	r3, r7, r1
 800289c:	22c0      	movs	r2, #192	; 0xc0
 800289e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028a0:	187b      	adds	r3, r7, r1
 80028a2:	2212      	movs	r2, #18
 80028a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	187b      	adds	r3, r7, r1
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ac:	187b      	adds	r3, r7, r1
 80028ae:	2203      	movs	r2, #3
 80028b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80028b2:	187b      	adds	r3, r7, r1
 80028b4:	2201      	movs	r2, #1
 80028b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028b8:	187b      	adds	r3, r7, r1
 80028ba:	4a37      	ldr	r2, [pc, #220]	; (8002998 <HAL_I2C_MspInit+0x140>)
 80028bc:	0019      	movs	r1, r3
 80028be:	0010      	movs	r0, r2
 80028c0:	f000 fdc0 	bl	8003444 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028c4:	4b33      	ldr	r3, [pc, #204]	; (8002994 <HAL_I2C_MspInit+0x13c>)
 80028c6:	69da      	ldr	r2, [r3, #28]
 80028c8:	4b32      	ldr	r3, [pc, #200]	; (8002994 <HAL_I2C_MspInit+0x13c>)
 80028ca:	2180      	movs	r1, #128	; 0x80
 80028cc:	0389      	lsls	r1, r1, #14
 80028ce:	430a      	orrs	r2, r1
 80028d0:	61da      	str	r2, [r3, #28]
 80028d2:	4b30      	ldr	r3, [pc, #192]	; (8002994 <HAL_I2C_MspInit+0x13c>)
 80028d4:	69da      	ldr	r2, [r3, #28]
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	039b      	lsls	r3, r3, #14
 80028da:	4013      	ands	r3, r2
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 80028e0:	4b2e      	ldr	r3, [pc, #184]	; (800299c <HAL_I2C_MspInit+0x144>)
 80028e2:	4a2f      	ldr	r2, [pc, #188]	; (80029a0 <HAL_I2C_MspInit+0x148>)
 80028e4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028e6:	4b2d      	ldr	r3, [pc, #180]	; (800299c <HAL_I2C_MspInit+0x144>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028ec:	4b2b      	ldr	r3, [pc, #172]	; (800299c <HAL_I2C_MspInit+0x144>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028f2:	4b2a      	ldr	r3, [pc, #168]	; (800299c <HAL_I2C_MspInit+0x144>)
 80028f4:	2280      	movs	r2, #128	; 0x80
 80028f6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028f8:	4b28      	ldr	r3, [pc, #160]	; (800299c <HAL_I2C_MspInit+0x144>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028fe:	4b27      	ldr	r3, [pc, #156]	; (800299c <HAL_I2C_MspInit+0x144>)
 8002900:	2200      	movs	r2, #0
 8002902:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002904:	4b25      	ldr	r3, [pc, #148]	; (800299c <HAL_I2C_MspInit+0x144>)
 8002906:	2200      	movs	r2, #0
 8002908:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800290a:	4b24      	ldr	r3, [pc, #144]	; (800299c <HAL_I2C_MspInit+0x144>)
 800290c:	2200      	movs	r2, #0
 800290e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002910:	4b22      	ldr	r3, [pc, #136]	; (800299c <HAL_I2C_MspInit+0x144>)
 8002912:	0018      	movs	r0, r3
 8002914:	f000 fb74 	bl	8003000 <HAL_DMA_Init>
 8002918:	1e03      	subs	r3, r0, #0
 800291a:	d001      	beq.n	8002920 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 800291c:	f7ff fe7e 	bl	800261c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a1e      	ldr	r2, [pc, #120]	; (800299c <HAL_I2C_MspInit+0x144>)
 8002924:	63da      	str	r2, [r3, #60]	; 0x3c
 8002926:	4b1d      	ldr	r3, [pc, #116]	; (800299c <HAL_I2C_MspInit+0x144>)
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 800292c:	4b1d      	ldr	r3, [pc, #116]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 800292e:	4a1e      	ldr	r2, [pc, #120]	; (80029a8 <HAL_I2C_MspInit+0x150>)
 8002930:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002932:	4b1c      	ldr	r3, [pc, #112]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 8002934:	2210      	movs	r2, #16
 8002936:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002938:	4b1a      	ldr	r3, [pc, #104]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 800293a:	2200      	movs	r2, #0
 800293c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800293e:	4b19      	ldr	r3, [pc, #100]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 8002940:	2280      	movs	r2, #128	; 0x80
 8002942:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002944:	4b17      	ldr	r3, [pc, #92]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 8002946:	2200      	movs	r2, #0
 8002948:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800294a:	4b16      	ldr	r3, [pc, #88]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 800294c:	2200      	movs	r2, #0
 800294e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002950:	4b14      	ldr	r3, [pc, #80]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 8002952:	2200      	movs	r2, #0
 8002954:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002956:	4b13      	ldr	r3, [pc, #76]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 8002958:	2200      	movs	r2, #0
 800295a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800295c:	4b11      	ldr	r3, [pc, #68]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 800295e:	0018      	movs	r0, r3
 8002960:	f000 fb4e 	bl	8003000 <HAL_DMA_Init>
 8002964:	1e03      	subs	r3, r0, #0
 8002966:	d001      	beq.n	800296c <HAL_I2C_MspInit+0x114>
    {
      Error_Handler();
 8002968:	f7ff fe58 	bl	800261c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a0d      	ldr	r2, [pc, #52]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 8002970:	639a      	str	r2, [r3, #56]	; 0x38
 8002972:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <HAL_I2C_MspInit+0x14c>)
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	625a      	str	r2, [r3, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8002978:	2200      	movs	r2, #0
 800297a:	2100      	movs	r1, #0
 800297c:	2017      	movs	r0, #23
 800297e:	f000 fb0d 	bl	8002f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8002982:	2017      	movs	r0, #23
 8002984:	f000 fb1f 	bl	8002fc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002988:	46c0      	nop			; (mov r8, r8)
 800298a:	46bd      	mov	sp, r7
 800298c:	b00b      	add	sp, #44	; 0x2c
 800298e:	bd90      	pop	{r4, r7, pc}
 8002990:	40005400 	.word	0x40005400
 8002994:	40021000 	.word	0x40021000
 8002998:	48000400 	.word	0x48000400
 800299c:	200000e4 	.word	0x200000e4
 80029a0:	40020030 	.word	0x40020030
 80029a4:	20000128 	.word	0x20000128
 80029a8:	4002001c 	.word	0x4002001c

080029ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a0d      	ldr	r2, [pc, #52]	; (80029f0 <HAL_TIM_Base_MspInit+0x44>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d113      	bne.n	80029e6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029be:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <HAL_TIM_Base_MspInit+0x48>)
 80029c0:	69da      	ldr	r2, [r3, #28]
 80029c2:	4b0c      	ldr	r3, [pc, #48]	; (80029f4 <HAL_TIM_Base_MspInit+0x48>)
 80029c4:	2110      	movs	r1, #16
 80029c6:	430a      	orrs	r2, r1
 80029c8:	61da      	str	r2, [r3, #28]
 80029ca:	4b0a      	ldr	r3, [pc, #40]	; (80029f4 <HAL_TIM_Base_MspInit+0x48>)
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	2210      	movs	r2, #16
 80029d0:	4013      	ands	r3, r2
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80029d6:	2200      	movs	r2, #0
 80029d8:	2100      	movs	r1, #0
 80029da:	2011      	movs	r0, #17
 80029dc:	f000 fade 	bl	8002f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80029e0:	2011      	movs	r0, #17
 80029e2:	f000 faf0 	bl	8002fc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	46bd      	mov	sp, r7
 80029ea:	b004      	add	sp, #16
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	40001000 	.word	0x40001000
 80029f4:	40021000 	.word	0x40021000

080029f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029f8:	b590      	push	{r4, r7, lr}
 80029fa:	b08b      	sub	sp, #44	; 0x2c
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	2414      	movs	r4, #20
 8002a02:	193b      	adds	r3, r7, r4
 8002a04:	0018      	movs	r0, r3
 8002a06:	2314      	movs	r3, #20
 8002a08:	001a      	movs	r2, r3
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	f004 fcde 	bl	80073cc <memset>
  if(huart->Instance==USART2)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a47      	ldr	r2, [pc, #284]	; (8002b34 <HAL_UART_MspInit+0x13c>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d000      	beq.n	8002a1c <HAL_UART_MspInit+0x24>
 8002a1a:	e086      	b.n	8002b2a <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a1c:	4b46      	ldr	r3, [pc, #280]	; (8002b38 <HAL_UART_MspInit+0x140>)
 8002a1e:	69da      	ldr	r2, [r3, #28]
 8002a20:	4b45      	ldr	r3, [pc, #276]	; (8002b38 <HAL_UART_MspInit+0x140>)
 8002a22:	2180      	movs	r1, #128	; 0x80
 8002a24:	0289      	lsls	r1, r1, #10
 8002a26:	430a      	orrs	r2, r1
 8002a28:	61da      	str	r2, [r3, #28]
 8002a2a:	4b43      	ldr	r3, [pc, #268]	; (8002b38 <HAL_UART_MspInit+0x140>)
 8002a2c:	69da      	ldr	r2, [r3, #28]
 8002a2e:	2380      	movs	r3, #128	; 0x80
 8002a30:	029b      	lsls	r3, r3, #10
 8002a32:	4013      	ands	r3, r2
 8002a34:	613b      	str	r3, [r7, #16]
 8002a36:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a38:	4b3f      	ldr	r3, [pc, #252]	; (8002b38 <HAL_UART_MspInit+0x140>)
 8002a3a:	695a      	ldr	r2, [r3, #20]
 8002a3c:	4b3e      	ldr	r3, [pc, #248]	; (8002b38 <HAL_UART_MspInit+0x140>)
 8002a3e:	2180      	movs	r1, #128	; 0x80
 8002a40:	0289      	lsls	r1, r1, #10
 8002a42:	430a      	orrs	r2, r1
 8002a44:	615a      	str	r2, [r3, #20]
 8002a46:	4b3c      	ldr	r3, [pc, #240]	; (8002b38 <HAL_UART_MspInit+0x140>)
 8002a48:	695a      	ldr	r2, [r3, #20]
 8002a4a:	2380      	movs	r3, #128	; 0x80
 8002a4c:	029b      	lsls	r3, r3, #10
 8002a4e:	4013      	ands	r3, r2
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a54:	0021      	movs	r1, r4
 8002a56:	187b      	adds	r3, r7, r1
 8002a58:	220c      	movs	r2, #12
 8002a5a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5c:	187b      	adds	r3, r7, r1
 8002a5e:	2202      	movs	r2, #2
 8002a60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	187b      	adds	r3, r7, r1
 8002a64:	2200      	movs	r2, #0
 8002a66:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a68:	187b      	adds	r3, r7, r1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002a6e:	187b      	adds	r3, r7, r1
 8002a70:	2201      	movs	r2, #1
 8002a72:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a74:	187a      	adds	r2, r7, r1
 8002a76:	2390      	movs	r3, #144	; 0x90
 8002a78:	05db      	lsls	r3, r3, #23
 8002a7a:	0011      	movs	r1, r2
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f000 fce1 	bl	8003444 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8002a82:	4b2e      	ldr	r3, [pc, #184]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002a84:	4a2e      	ldr	r2, [pc, #184]	; (8002b40 <HAL_UART_MspInit+0x148>)
 8002a86:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a88:	4b2c      	ldr	r3, [pc, #176]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a8e:	4b2b      	ldr	r3, [pc, #172]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a94:	4b29      	ldr	r3, [pc, #164]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002a96:	2280      	movs	r2, #128	; 0x80
 8002a98:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a9a:	4b28      	ldr	r3, [pc, #160]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002aa0:	4b26      	ldr	r3, [pc, #152]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002aa6:	4b25      	ldr	r3, [pc, #148]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002aac:	4b23      	ldr	r3, [pc, #140]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002ab2:	4b22      	ldr	r3, [pc, #136]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002ab4:	0018      	movs	r0, r3
 8002ab6:	f000 faa3 	bl	8003000 <HAL_DMA_Init>
 8002aba:	1e03      	subs	r3, r0, #0
 8002abc:	d001      	beq.n	8002ac2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002abe:	f7ff fdad 	bl	800261c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a1d      	ldr	r2, [pc, #116]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002ac6:	675a      	str	r2, [r3, #116]	; 0x74
 8002ac8:	4b1c      	ldr	r3, [pc, #112]	; (8002b3c <HAL_UART_MspInit+0x144>)
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8002ace:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002ad0:	4a1d      	ldr	r2, [pc, #116]	; (8002b48 <HAL_UART_MspInit+0x150>)
 8002ad2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ad4:	4b1b      	ldr	r3, [pc, #108]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002ad6:	2210      	movs	r2, #16
 8002ad8:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ada:	4b1a      	ldr	r3, [pc, #104]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ae0:	4b18      	ldr	r3, [pc, #96]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002ae2:	2280      	movs	r2, #128	; 0x80
 8002ae4:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ae6:	4b17      	ldr	r3, [pc, #92]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002aec:	4b15      	ldr	r3, [pc, #84]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002af2:	4b14      	ldr	r3, [pc, #80]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002af8:	4b12      	ldr	r3, [pc, #72]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002b00:	0018      	movs	r0, r3
 8002b02:	f000 fa7d 	bl	8003000 <HAL_DMA_Init>
 8002b06:	1e03      	subs	r3, r0, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8002b0a:	f7ff fd87 	bl	800261c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a0c      	ldr	r2, [pc, #48]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002b12:	671a      	str	r2, [r3, #112]	; 0x70
 8002b14:	4b0b      	ldr	r3, [pc, #44]	; (8002b44 <HAL_UART_MspInit+0x14c>)
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	201c      	movs	r0, #28
 8002b20:	f000 fa3c 	bl	8002f9c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b24:	201c      	movs	r0, #28
 8002b26:	f000 fa4e 	bl	8002fc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b2a:	46c0      	nop			; (mov r8, r8)
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	b00b      	add	sp, #44	; 0x2c
 8002b30:	bd90      	pop	{r4, r7, pc}
 8002b32:	46c0      	nop			; (mov r8, r8)
 8002b34:	40004400 	.word	0x40004400
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	2000023c 	.word	0x2000023c
 8002b40:	40020058 	.word	0x40020058
 8002b44:	20000280 	.word	0x20000280
 8002b48:	40020044 	.word	0x40020044

08002b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b50:	e7fe      	b.n	8002b50 <NMI_Handler+0x4>

08002b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b56:	e7fe      	b.n	8002b56 <HardFault_Handler+0x4>

08002b58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002b5c:	46c0      	nop			; (mov r8, r8)
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b70:	f000 f928 	bl	8002dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b74:	46c0      	nop			; (mov r8, r8)
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
	...

08002b7c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002b80:	4b05      	ldr	r3, [pc, #20]	; (8002b98 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8002b82:	0018      	movs	r0, r3
 8002b84:	f000 fb67 	bl	8003256 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002b88:	4b04      	ldr	r3, [pc, #16]	; (8002b9c <DMA1_Channel2_3_IRQHandler+0x20>)
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f000 fb63 	bl	8003256 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002b90:	46c0      	nop			; (mov r8, r8)
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	46c0      	nop			; (mov r8, r8)
 8002b98:	20000128 	.word	0x20000128
 8002b9c:	200000e4 	.word	0x200000e4

08002ba0 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002ba4:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <DMA1_Channel4_5_IRQHandler+0x1c>)
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f000 fb55 	bl	8003256 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002bac:	4b04      	ldr	r3, [pc, #16]	; (8002bc0 <DMA1_Channel4_5_IRQHandler+0x20>)
 8002bae:	0018      	movs	r0, r3
 8002bb0:	f000 fb51 	bl	8003256 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8002bb4:	46c0      	nop			; (mov r8, r8)
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	20000280 	.word	0x20000280
 8002bc0:	2000023c 	.word	0x2000023c

08002bc4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002bc8:	4b03      	ldr	r3, [pc, #12]	; (8002bd8 <TIM6_IRQHandler+0x14>)
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f003 fadc 	bl	8006188 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002bd0:	46c0      	nop			; (mov r8, r8)
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	46c0      	nop			; (mov r8, r8)
 8002bd8:	2000016c 	.word	0x2000016c

08002bdc <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 global interrupt.
  */
void I2C1_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002be0:	4b09      	ldr	r3, [pc, #36]	; (8002c08 <I2C1_IRQHandler+0x2c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	699a      	ldr	r2, [r3, #24]
 8002be6:	23e0      	movs	r3, #224	; 0xe0
 8002be8:	00db      	lsls	r3, r3, #3
 8002bea:	4013      	ands	r3, r2
 8002bec:	d004      	beq.n	8002bf8 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8002bee:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <I2C1_IRQHandler+0x2c>)
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	f000 ff6b 	bl	8003acc <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8002bf6:	e003      	b.n	8002c00 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8002bf8:	4b03      	ldr	r3, [pc, #12]	; (8002c08 <I2C1_IRQHandler+0x2c>)
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	f000 ff4c 	bl	8003a98 <HAL_I2C_EV_IRQHandler>
}
 8002c00:	46c0      	nop			; (mov r8, r8)
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	46c0      	nop			; (mov r8, r8)
 8002c08:	20000090 	.word	0x20000090

08002c0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c10:	4b03      	ldr	r3, [pc, #12]	; (8002c20 <USART2_IRQHandler+0x14>)
 8002c12:	0018      	movs	r0, r3
 8002c14:	f003 fcc8 	bl	80065a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c18:	46c0      	nop			; (mov r8, r8)
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	46c0      	nop			; (mov r8, r8)
 8002c20:	200001b4 	.word	0x200001b4

08002c24 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
	return 1;
 8002c28:	2301      	movs	r3, #1
}
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <_kill>:

int _kill(int pid, int sig)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c3a:	f004 fb6d 	bl	8007318 <__errno>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	2216      	movs	r2, #22
 8002c42:	601a      	str	r2, [r3, #0]
	return -1;
 8002c44:	2301      	movs	r3, #1
 8002c46:	425b      	negs	r3, r3
}
 8002c48:	0018      	movs	r0, r3
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	b002      	add	sp, #8
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <_exit>:

void _exit (int status)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c58:	2301      	movs	r3, #1
 8002c5a:	425a      	negs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	0011      	movs	r1, r2
 8002c60:	0018      	movs	r0, r3
 8002c62:	f7ff ffe5 	bl	8002c30 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c66:	e7fe      	b.n	8002c66 <_exit+0x16>

08002c68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b086      	sub	sp, #24
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c70:	4a14      	ldr	r2, [pc, #80]	; (8002cc4 <_sbrk+0x5c>)
 8002c72:	4b15      	ldr	r3, [pc, #84]	; (8002cc8 <_sbrk+0x60>)
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c7c:	4b13      	ldr	r3, [pc, #76]	; (8002ccc <_sbrk+0x64>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d102      	bne.n	8002c8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c84:	4b11      	ldr	r3, [pc, #68]	; (8002ccc <_sbrk+0x64>)
 8002c86:	4a12      	ldr	r2, [pc, #72]	; (8002cd0 <_sbrk+0x68>)
 8002c88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c8a:	4b10      	ldr	r3, [pc, #64]	; (8002ccc <_sbrk+0x64>)
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	18d3      	adds	r3, r2, r3
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d207      	bcs.n	8002ca8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c98:	f004 fb3e 	bl	8007318 <__errno>
 8002c9c:	0003      	movs	r3, r0
 8002c9e:	220c      	movs	r2, #12
 8002ca0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	425b      	negs	r3, r3
 8002ca6:	e009      	b.n	8002cbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ca8:	4b08      	ldr	r3, [pc, #32]	; (8002ccc <_sbrk+0x64>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cae:	4b07      	ldr	r3, [pc, #28]	; (8002ccc <_sbrk+0x64>)
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	18d2      	adds	r2, r2, r3
 8002cb6:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <_sbrk+0x64>)
 8002cb8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002cba:	68fb      	ldr	r3, [r7, #12]
}
 8002cbc:	0018      	movs	r0, r3
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	b006      	add	sp, #24
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	20002000 	.word	0x20002000
 8002cc8:	00000400 	.word	0x00000400
 8002ccc:	20000330 	.word	0x20000330
 8002cd0:	20000350 	.word	0x20000350

08002cd4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002cd8:	46c0      	nop			; (mov r8, r8)
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
	...

08002ce0 <Reset_Handler>:
 8002ce0:	480d      	ldr	r0, [pc, #52]	; (8002d18 <LoopForever+0x2>)
 8002ce2:	4685      	mov	sp, r0
 8002ce4:	f7ff fff6 	bl	8002cd4 <SystemInit>
 8002ce8:	480c      	ldr	r0, [pc, #48]	; (8002d1c <LoopForever+0x6>)
 8002cea:	490d      	ldr	r1, [pc, #52]	; (8002d20 <LoopForever+0xa>)
 8002cec:	4a0d      	ldr	r2, [pc, #52]	; (8002d24 <LoopForever+0xe>)
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e002      	b.n	8002cf8 <LoopCopyDataInit>

08002cf2 <CopyDataInit>:
 8002cf2:	58d4      	ldr	r4, [r2, r3]
 8002cf4:	50c4      	str	r4, [r0, r3]
 8002cf6:	3304      	adds	r3, #4

08002cf8 <LoopCopyDataInit>:
 8002cf8:	18c4      	adds	r4, r0, r3
 8002cfa:	428c      	cmp	r4, r1
 8002cfc:	d3f9      	bcc.n	8002cf2 <CopyDataInit>
 8002cfe:	4a0a      	ldr	r2, [pc, #40]	; (8002d28 <LoopForever+0x12>)
 8002d00:	4c0a      	ldr	r4, [pc, #40]	; (8002d2c <LoopForever+0x16>)
 8002d02:	2300      	movs	r3, #0
 8002d04:	e001      	b.n	8002d0a <LoopFillZerobss>

08002d06 <FillZerobss>:
 8002d06:	6013      	str	r3, [r2, #0]
 8002d08:	3204      	adds	r2, #4

08002d0a <LoopFillZerobss>:
 8002d0a:	42a2      	cmp	r2, r4
 8002d0c:	d3fb      	bcc.n	8002d06 <FillZerobss>
 8002d0e:	f004 fb09 	bl	8007324 <__libc_init_array>
 8002d12:	f7ff fa0d 	bl	8002130 <main>

08002d16 <LoopForever>:
 8002d16:	e7fe      	b.n	8002d16 <LoopForever>
 8002d18:	20002000 	.word	0x20002000
 8002d1c:	20000000 	.word	0x20000000
 8002d20:	20000070 	.word	0x20000070
 8002d24:	08007748 	.word	0x08007748
 8002d28:	20000070 	.word	0x20000070
 8002d2c:	2000034c 	.word	0x2000034c

08002d30 <ADC1_IRQHandler>:
 8002d30:	e7fe      	b.n	8002d30 <ADC1_IRQHandler>
	...

08002d34 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d38:	4b07      	ldr	r3, [pc, #28]	; (8002d58 <HAL_Init+0x24>)
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	4b06      	ldr	r3, [pc, #24]	; (8002d58 <HAL_Init+0x24>)
 8002d3e:	2110      	movs	r1, #16
 8002d40:	430a      	orrs	r2, r1
 8002d42:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002d44:	2000      	movs	r0, #0
 8002d46:	f000 f809 	bl	8002d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d4a:	f7ff fd61 	bl	8002810 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	0018      	movs	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	46c0      	nop			; (mov r8, r8)
 8002d58:	40022000 	.word	0x40022000

08002d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d64:	4b14      	ldr	r3, [pc, #80]	; (8002db8 <HAL_InitTick+0x5c>)
 8002d66:	681c      	ldr	r4, [r3, #0]
 8002d68:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <HAL_InitTick+0x60>)
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	23fa      	movs	r3, #250	; 0xfa
 8002d70:	0098      	lsls	r0, r3, #2
 8002d72:	f7fd f9c9 	bl	8000108 <__udivsi3>
 8002d76:	0003      	movs	r3, r0
 8002d78:	0019      	movs	r1, r3
 8002d7a:	0020      	movs	r0, r4
 8002d7c:	f7fd f9c4 	bl	8000108 <__udivsi3>
 8002d80:	0003      	movs	r3, r0
 8002d82:	0018      	movs	r0, r3
 8002d84:	f000 f92f 	bl	8002fe6 <HAL_SYSTICK_Config>
 8002d88:	1e03      	subs	r3, r0, #0
 8002d8a:	d001      	beq.n	8002d90 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e00f      	b.n	8002db0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b03      	cmp	r3, #3
 8002d94:	d80b      	bhi.n	8002dae <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d96:	6879      	ldr	r1, [r7, #4]
 8002d98:	2301      	movs	r3, #1
 8002d9a:	425b      	negs	r3, r3
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f000 f8fc 	bl	8002f9c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002da4:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <HAL_InitTick+0x64>)
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002daa:	2300      	movs	r3, #0
 8002dac:	e000      	b.n	8002db0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
}
 8002db0:	0018      	movs	r0, r3
 8002db2:	46bd      	mov	sp, r7
 8002db4:	b003      	add	sp, #12
 8002db6:	bd90      	pop	{r4, r7, pc}
 8002db8:	20000000 	.word	0x20000000
 8002dbc:	20000008 	.word	0x20000008
 8002dc0:	20000004 	.word	0x20000004

08002dc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dc8:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <HAL_IncTick+0x1c>)
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	001a      	movs	r2, r3
 8002dce:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <HAL_IncTick+0x20>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	18d2      	adds	r2, r2, r3
 8002dd4:	4b03      	ldr	r3, [pc, #12]	; (8002de4 <HAL_IncTick+0x20>)
 8002dd6:	601a      	str	r2, [r3, #0]
}
 8002dd8:	46c0      	nop			; (mov r8, r8)
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	20000008 	.word	0x20000008
 8002de4:	20000334 	.word	0x20000334

08002de8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  return uwTick;
 8002dec:	4b02      	ldr	r3, [pc, #8]	; (8002df8 <HAL_GetTick+0x10>)
 8002dee:	681b      	ldr	r3, [r3, #0]
}
 8002df0:	0018      	movs	r0, r3
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	46c0      	nop			; (mov r8, r8)
 8002df8:	20000334 	.word	0x20000334

08002dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e04:	f7ff fff0 	bl	8002de8 <HAL_GetTick>
 8002e08:	0003      	movs	r3, r0
 8002e0a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	3301      	adds	r3, #1
 8002e14:	d005      	beq.n	8002e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e16:	4b0a      	ldr	r3, [pc, #40]	; (8002e40 <HAL_Delay+0x44>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	001a      	movs	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	189b      	adds	r3, r3, r2
 8002e20:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	f7ff ffe0 	bl	8002de8 <HAL_GetTick>
 8002e28:	0002      	movs	r2, r0
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d8f7      	bhi.n	8002e24 <HAL_Delay+0x28>
  {
  }
}
 8002e34:	46c0      	nop			; (mov r8, r8)
 8002e36:	46c0      	nop			; (mov r8, r8)
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	b004      	add	sp, #16
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	46c0      	nop			; (mov r8, r8)
 8002e40:	20000008 	.word	0x20000008

08002e44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	0002      	movs	r2, r0
 8002e4c:	1dfb      	adds	r3, r7, #7
 8002e4e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002e50:	1dfb      	adds	r3, r7, #7
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	2b7f      	cmp	r3, #127	; 0x7f
 8002e56:	d809      	bhi.n	8002e6c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e58:	1dfb      	adds	r3, r7, #7
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	001a      	movs	r2, r3
 8002e5e:	231f      	movs	r3, #31
 8002e60:	401a      	ands	r2, r3
 8002e62:	4b04      	ldr	r3, [pc, #16]	; (8002e74 <__NVIC_EnableIRQ+0x30>)
 8002e64:	2101      	movs	r1, #1
 8002e66:	4091      	lsls	r1, r2
 8002e68:	000a      	movs	r2, r1
 8002e6a:	601a      	str	r2, [r3, #0]
  }
}
 8002e6c:	46c0      	nop			; (mov r8, r8)
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b002      	add	sp, #8
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	e000e100 	.word	0xe000e100

08002e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e78:	b590      	push	{r4, r7, lr}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	0002      	movs	r2, r0
 8002e80:	6039      	str	r1, [r7, #0]
 8002e82:	1dfb      	adds	r3, r7, #7
 8002e84:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002e86:	1dfb      	adds	r3, r7, #7
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	2b7f      	cmp	r3, #127	; 0x7f
 8002e8c:	d828      	bhi.n	8002ee0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e8e:	4a2f      	ldr	r2, [pc, #188]	; (8002f4c <__NVIC_SetPriority+0xd4>)
 8002e90:	1dfb      	adds	r3, r7, #7
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	b25b      	sxtb	r3, r3
 8002e96:	089b      	lsrs	r3, r3, #2
 8002e98:	33c0      	adds	r3, #192	; 0xc0
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	589b      	ldr	r3, [r3, r2]
 8002e9e:	1dfa      	adds	r2, r7, #7
 8002ea0:	7812      	ldrb	r2, [r2, #0]
 8002ea2:	0011      	movs	r1, r2
 8002ea4:	2203      	movs	r2, #3
 8002ea6:	400a      	ands	r2, r1
 8002ea8:	00d2      	lsls	r2, r2, #3
 8002eaa:	21ff      	movs	r1, #255	; 0xff
 8002eac:	4091      	lsls	r1, r2
 8002eae:	000a      	movs	r2, r1
 8002eb0:	43d2      	mvns	r2, r2
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	019b      	lsls	r3, r3, #6
 8002eba:	22ff      	movs	r2, #255	; 0xff
 8002ebc:	401a      	ands	r2, r3
 8002ebe:	1dfb      	adds	r3, r7, #7
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	0018      	movs	r0, r3
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	4003      	ands	r3, r0
 8002ec8:	00db      	lsls	r3, r3, #3
 8002eca:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ecc:	481f      	ldr	r0, [pc, #124]	; (8002f4c <__NVIC_SetPriority+0xd4>)
 8002ece:	1dfb      	adds	r3, r7, #7
 8002ed0:	781b      	ldrb	r3, [r3, #0]
 8002ed2:	b25b      	sxtb	r3, r3
 8002ed4:	089b      	lsrs	r3, r3, #2
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	33c0      	adds	r3, #192	; 0xc0
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002ede:	e031      	b.n	8002f44 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ee0:	4a1b      	ldr	r2, [pc, #108]	; (8002f50 <__NVIC_SetPriority+0xd8>)
 8002ee2:	1dfb      	adds	r3, r7, #7
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	0019      	movs	r1, r3
 8002ee8:	230f      	movs	r3, #15
 8002eea:	400b      	ands	r3, r1
 8002eec:	3b08      	subs	r3, #8
 8002eee:	089b      	lsrs	r3, r3, #2
 8002ef0:	3306      	adds	r3, #6
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	18d3      	adds	r3, r2, r3
 8002ef6:	3304      	adds	r3, #4
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	1dfa      	adds	r2, r7, #7
 8002efc:	7812      	ldrb	r2, [r2, #0]
 8002efe:	0011      	movs	r1, r2
 8002f00:	2203      	movs	r2, #3
 8002f02:	400a      	ands	r2, r1
 8002f04:	00d2      	lsls	r2, r2, #3
 8002f06:	21ff      	movs	r1, #255	; 0xff
 8002f08:	4091      	lsls	r1, r2
 8002f0a:	000a      	movs	r2, r1
 8002f0c:	43d2      	mvns	r2, r2
 8002f0e:	401a      	ands	r2, r3
 8002f10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	019b      	lsls	r3, r3, #6
 8002f16:	22ff      	movs	r2, #255	; 0xff
 8002f18:	401a      	ands	r2, r3
 8002f1a:	1dfb      	adds	r3, r7, #7
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	0018      	movs	r0, r3
 8002f20:	2303      	movs	r3, #3
 8002f22:	4003      	ands	r3, r0
 8002f24:	00db      	lsls	r3, r3, #3
 8002f26:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f28:	4809      	ldr	r0, [pc, #36]	; (8002f50 <__NVIC_SetPriority+0xd8>)
 8002f2a:	1dfb      	adds	r3, r7, #7
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	001c      	movs	r4, r3
 8002f30:	230f      	movs	r3, #15
 8002f32:	4023      	ands	r3, r4
 8002f34:	3b08      	subs	r3, #8
 8002f36:	089b      	lsrs	r3, r3, #2
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	3306      	adds	r3, #6
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	18c3      	adds	r3, r0, r3
 8002f40:	3304      	adds	r3, #4
 8002f42:	601a      	str	r2, [r3, #0]
}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	46bd      	mov	sp, r7
 8002f48:	b003      	add	sp, #12
 8002f4a:	bd90      	pop	{r4, r7, pc}
 8002f4c:	e000e100 	.word	0xe000e100
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	1e5a      	subs	r2, r3, #1
 8002f60:	2380      	movs	r3, #128	; 0x80
 8002f62:	045b      	lsls	r3, r3, #17
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d301      	bcc.n	8002f6c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e010      	b.n	8002f8e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f6c:	4b0a      	ldr	r3, [pc, #40]	; (8002f98 <SysTick_Config+0x44>)
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	3a01      	subs	r2, #1
 8002f72:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f74:	2301      	movs	r3, #1
 8002f76:	425b      	negs	r3, r3
 8002f78:	2103      	movs	r1, #3
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f7ff ff7c 	bl	8002e78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f80:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <SysTick_Config+0x44>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f86:	4b04      	ldr	r3, [pc, #16]	; (8002f98 <SysTick_Config+0x44>)
 8002f88:	2207      	movs	r2, #7
 8002f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	0018      	movs	r0, r3
 8002f90:	46bd      	mov	sp, r7
 8002f92:	b002      	add	sp, #8
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	e000e010 	.word	0xe000e010

08002f9c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60b9      	str	r1, [r7, #8]
 8002fa4:	607a      	str	r2, [r7, #4]
 8002fa6:	210f      	movs	r1, #15
 8002fa8:	187b      	adds	r3, r7, r1
 8002faa:	1c02      	adds	r2, r0, #0
 8002fac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	187b      	adds	r3, r7, r1
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	b25b      	sxtb	r3, r3
 8002fb6:	0011      	movs	r1, r2
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f7ff ff5d 	bl	8002e78 <__NVIC_SetPriority>
}
 8002fbe:	46c0      	nop			; (mov r8, r8)
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	b004      	add	sp, #16
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b082      	sub	sp, #8
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	0002      	movs	r2, r0
 8002fce:	1dfb      	adds	r3, r7, #7
 8002fd0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fd2:	1dfb      	adds	r3, r7, #7
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	b25b      	sxtb	r3, r3
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f7ff ff33 	bl	8002e44 <__NVIC_EnableIRQ>
}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	b002      	add	sp, #8
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b082      	sub	sp, #8
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f7ff ffaf 	bl	8002f54 <SysTick_Config>
 8002ff6:	0003      	movs	r3, r0
}
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b002      	add	sp, #8
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003008:	2300      	movs	r3, #0
 800300a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e036      	b.n	8003084 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2221      	movs	r2, #33	; 0x21
 800301a:	2102      	movs	r1, #2
 800301c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4a18      	ldr	r2, [pc, #96]	; (800308c <HAL_DMA_Init+0x8c>)
 800302a:	4013      	ands	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003036:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003042:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800304e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	69db      	ldr	r3, [r3, #28]
 8003054:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	4313      	orrs	r3, r2
 800305a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	0018      	movs	r0, r3
 8003068:	f000 f9d0 	bl	800340c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2221      	movs	r2, #33	; 0x21
 8003076:	2101      	movs	r1, #1
 8003078:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2220      	movs	r2, #32
 800307e:	2100      	movs	r1, #0
 8003080:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	0018      	movs	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	b004      	add	sp, #16
 800308a:	bd80      	pop	{r7, pc}
 800308c:	ffffc00f 	.word	0xffffc00f

08003090 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
 800309c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800309e:	2317      	movs	r3, #23
 80030a0:	18fb      	adds	r3, r7, r3
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2220      	movs	r2, #32
 80030aa:	5c9b      	ldrb	r3, [r3, r2]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d101      	bne.n	80030b4 <HAL_DMA_Start_IT+0x24>
 80030b0:	2302      	movs	r3, #2
 80030b2:	e04f      	b.n	8003154 <HAL_DMA_Start_IT+0xc4>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2220      	movs	r2, #32
 80030b8:	2101      	movs	r1, #1
 80030ba:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2221      	movs	r2, #33	; 0x21
 80030c0:	5c9b      	ldrb	r3, [r3, r2]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d13a      	bne.n	800313e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2221      	movs	r2, #33	; 0x21
 80030cc:	2102      	movs	r1, #2
 80030ce:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2101      	movs	r1, #1
 80030e2:	438a      	bics	r2, r1
 80030e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	68b9      	ldr	r1, [r7, #8]
 80030ec:	68f8      	ldr	r0, [r7, #12]
 80030ee:	f000 f960 	bl	80033b2 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d008      	beq.n	800310c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	210e      	movs	r1, #14
 8003106:	430a      	orrs	r2, r1
 8003108:	601a      	str	r2, [r3, #0]
 800310a:	e00f      	b.n	800312c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	210a      	movs	r1, #10
 8003118:	430a      	orrs	r2, r1
 800311a:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2104      	movs	r1, #4
 8003128:	438a      	bics	r2, r1
 800312a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2101      	movs	r1, #1
 8003138:	430a      	orrs	r2, r1
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	e007      	b.n	800314e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2220      	movs	r2, #32
 8003142:	2100      	movs	r1, #0
 8003144:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003146:	2317      	movs	r3, #23
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	2202      	movs	r2, #2
 800314c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800314e:	2317      	movs	r3, #23
 8003150:	18fb      	adds	r3, r7, r3
 8003152:	781b      	ldrb	r3, [r3, #0]
}
 8003154:	0018      	movs	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	b006      	add	sp, #24
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2221      	movs	r2, #33	; 0x21
 8003168:	5c9b      	ldrb	r3, [r3, r2]
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b02      	cmp	r3, #2
 800316e:	d008      	beq.n	8003182 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2204      	movs	r2, #4
 8003174:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2220      	movs	r2, #32
 800317a:	2100      	movs	r1, #0
 800317c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e020      	b.n	80031c4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	210e      	movs	r1, #14
 800318e:	438a      	bics	r2, r1
 8003190:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2101      	movs	r1, #1
 800319e:	438a      	bics	r2, r1
 80031a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031aa:	2101      	movs	r1, #1
 80031ac:	4091      	lsls	r1, r2
 80031ae:	000a      	movs	r2, r1
 80031b0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2221      	movs	r2, #33	; 0x21
 80031b6:	2101      	movs	r1, #1
 80031b8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2220      	movs	r2, #32
 80031be:	2100      	movs	r1, #0
 80031c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	0018      	movs	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b002      	add	sp, #8
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031d4:	210f      	movs	r1, #15
 80031d6:	187b      	adds	r3, r7, r1
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2221      	movs	r2, #33	; 0x21
 80031e0:	5c9b      	ldrb	r3, [r3, r2]
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d006      	beq.n	80031f6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2204      	movs	r2, #4
 80031ec:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	2201      	movs	r2, #1
 80031f2:	701a      	strb	r2, [r3, #0]
 80031f4:	e028      	b.n	8003248 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	210e      	movs	r1, #14
 8003202:	438a      	bics	r2, r1
 8003204:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2101      	movs	r1, #1
 8003212:	438a      	bics	r2, r1
 8003214:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800321e:	2101      	movs	r1, #1
 8003220:	4091      	lsls	r1, r2
 8003222:	000a      	movs	r2, r1
 8003224:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2221      	movs	r2, #33	; 0x21
 800322a:	2101      	movs	r1, #1
 800322c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2220      	movs	r2, #32
 8003232:	2100      	movs	r1, #0
 8003234:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800323a:	2b00      	cmp	r3, #0
 800323c:	d004      	beq.n	8003248 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003242:	687a      	ldr	r2, [r7, #4]
 8003244:	0010      	movs	r0, r2
 8003246:	4798      	blx	r3
    }
  }
  return status;
 8003248:	230f      	movs	r3, #15
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	781b      	ldrb	r3, [r3, #0]
}
 800324e:	0018      	movs	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	b004      	add	sp, #16
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b084      	sub	sp, #16
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	2204      	movs	r2, #4
 8003274:	409a      	lsls	r2, r3
 8003276:	0013      	movs	r3, r2
 8003278:	68fa      	ldr	r2, [r7, #12]
 800327a:	4013      	ands	r3, r2
 800327c:	d024      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x72>
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	2204      	movs	r2, #4
 8003282:	4013      	ands	r3, r2
 8003284:	d020      	beq.n	80032c8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2220      	movs	r2, #32
 800328e:	4013      	ands	r3, r2
 8003290:	d107      	bne.n	80032a2 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2104      	movs	r1, #4
 800329e:	438a      	bics	r2, r1
 80032a0:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032aa:	2104      	movs	r1, #4
 80032ac:	4091      	lsls	r1, r2
 80032ae:	000a      	movs	r2, r1
 80032b0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d100      	bne.n	80032bc <HAL_DMA_IRQHandler+0x66>
 80032ba:	e06a      	b.n	8003392 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	0010      	movs	r0, r2
 80032c4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80032c6:	e064      	b.n	8003392 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	2202      	movs	r2, #2
 80032ce:	409a      	lsls	r2, r3
 80032d0:	0013      	movs	r3, r2
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	4013      	ands	r3, r2
 80032d6:	d02b      	beq.n	8003330 <HAL_DMA_IRQHandler+0xda>
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2202      	movs	r2, #2
 80032dc:	4013      	ands	r3, r2
 80032de:	d027      	beq.n	8003330 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2220      	movs	r2, #32
 80032e8:	4013      	ands	r3, r2
 80032ea:	d10b      	bne.n	8003304 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	210a      	movs	r1, #10
 80032f8:	438a      	bics	r2, r1
 80032fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2221      	movs	r2, #33	; 0x21
 8003300:	2101      	movs	r1, #1
 8003302:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800330c:	2102      	movs	r1, #2
 800330e:	4091      	lsls	r1, r2
 8003310:	000a      	movs	r2, r1
 8003312:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2220      	movs	r2, #32
 8003318:	2100      	movs	r1, #0
 800331a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003320:	2b00      	cmp	r3, #0
 8003322:	d036      	beq.n	8003392 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	0010      	movs	r0, r2
 800332c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800332e:	e030      	b.n	8003392 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	2208      	movs	r2, #8
 8003336:	409a      	lsls	r2, r3
 8003338:	0013      	movs	r3, r2
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	4013      	ands	r3, r2
 800333e:	d028      	beq.n	8003392 <HAL_DMA_IRQHandler+0x13c>
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2208      	movs	r2, #8
 8003344:	4013      	ands	r3, r2
 8003346:	d024      	beq.n	8003392 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	210e      	movs	r1, #14
 8003354:	438a      	bics	r2, r1
 8003356:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003360:	2101      	movs	r1, #1
 8003362:	4091      	lsls	r1, r2
 8003364:	000a      	movs	r2, r1
 8003366:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2201      	movs	r2, #1
 800336c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2221      	movs	r2, #33	; 0x21
 8003372:	2101      	movs	r1, #1
 8003374:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2220      	movs	r2, #32
 800337a:	2100      	movs	r1, #0
 800337c:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003382:	2b00      	cmp	r3, #0
 8003384:	d005      	beq.n	8003392 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	0010      	movs	r0, r2
 800338e:	4798      	blx	r3
    }
  }
}
 8003390:	e7ff      	b.n	8003392 <HAL_DMA_IRQHandler+0x13c>
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	b004      	add	sp, #16
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2221      	movs	r2, #33	; 0x21
 80033a6:	5c9b      	ldrb	r3, [r3, r2]
 80033a8:	b2db      	uxtb	r3, r3
}
 80033aa:	0018      	movs	r0, r3
 80033ac:	46bd      	mov	sp, r7
 80033ae:	b002      	add	sp, #8
 80033b0:	bd80      	pop	{r7, pc}

080033b2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033b2:	b580      	push	{r7, lr}
 80033b4:	b084      	sub	sp, #16
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	60f8      	str	r0, [r7, #12]
 80033ba:	60b9      	str	r1, [r7, #8]
 80033bc:	607a      	str	r2, [r7, #4]
 80033be:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c8:	2101      	movs	r1, #1
 80033ca:	4091      	lsls	r1, r2
 80033cc:	000a      	movs	r2, r1
 80033ce:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	2b10      	cmp	r3, #16
 80033de:	d108      	bne.n	80033f2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68ba      	ldr	r2, [r7, #8]
 80033ee:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033f0:	e007      	b.n	8003402 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68ba      	ldr	r2, [r7, #8]
 80033f8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	687a      	ldr	r2, [r7, #4]
 8003400:	60da      	str	r2, [r3, #12]
}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	46bd      	mov	sp, r7
 8003406:	b004      	add	sp, #16
 8003408:	bd80      	pop	{r7, pc}
	...

0800340c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b082      	sub	sp, #8
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a08      	ldr	r2, [pc, #32]	; (800343c <DMA_CalcBaseAndBitshift+0x30>)
 800341a:	4694      	mov	ip, r2
 800341c:	4463      	add	r3, ip
 800341e:	2114      	movs	r1, #20
 8003420:	0018      	movs	r0, r3
 8003422:	f7fc fe71 	bl	8000108 <__udivsi3>
 8003426:	0003      	movs	r3, r0
 8003428:	009a      	lsls	r2, r3, #2
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a03      	ldr	r2, [pc, #12]	; (8003440 <DMA_CalcBaseAndBitshift+0x34>)
 8003432:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003434:	46c0      	nop			; (mov r8, r8)
 8003436:	46bd      	mov	sp, r7
 8003438:	b002      	add	sp, #8
 800343a:	bd80      	pop	{r7, pc}
 800343c:	bffdfff8 	.word	0xbffdfff8
 8003440:	40020000 	.word	0x40020000

08003444 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800344e:	2300      	movs	r3, #0
 8003450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003452:	e14f      	b.n	80036f4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2101      	movs	r1, #1
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	4091      	lsls	r1, r2
 800345e:	000a      	movs	r2, r1
 8003460:	4013      	ands	r3, r2
 8003462:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d100      	bne.n	800346c <HAL_GPIO_Init+0x28>
 800346a:	e140      	b.n	80036ee <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	2203      	movs	r2, #3
 8003472:	4013      	ands	r3, r2
 8003474:	2b01      	cmp	r3, #1
 8003476:	d005      	beq.n	8003484 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	2203      	movs	r2, #3
 800347e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003480:	2b02      	cmp	r3, #2
 8003482:	d130      	bne.n	80034e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	2203      	movs	r2, #3
 8003490:	409a      	lsls	r2, r3
 8003492:	0013      	movs	r3, r2
 8003494:	43da      	mvns	r2, r3
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4013      	ands	r3, r2
 800349a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	68da      	ldr	r2, [r3, #12]
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	409a      	lsls	r2, r3
 80034a6:	0013      	movs	r3, r2
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034ba:	2201      	movs	r2, #1
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	409a      	lsls	r2, r3
 80034c0:	0013      	movs	r3, r2
 80034c2:	43da      	mvns	r2, r3
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	4013      	ands	r3, r2
 80034c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	091b      	lsrs	r3, r3, #4
 80034d0:	2201      	movs	r2, #1
 80034d2:	401a      	ands	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	409a      	lsls	r2, r3
 80034d8:	0013      	movs	r3, r2
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2203      	movs	r2, #3
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b03      	cmp	r3, #3
 80034f0:	d017      	beq.n	8003522 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	2203      	movs	r2, #3
 80034fe:	409a      	lsls	r2, r3
 8003500:	0013      	movs	r3, r2
 8003502:	43da      	mvns	r2, r3
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4013      	ands	r3, r2
 8003508:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	409a      	lsls	r2, r3
 8003514:	0013      	movs	r3, r2
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	4313      	orrs	r3, r2
 800351a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2203      	movs	r2, #3
 8003528:	4013      	ands	r3, r2
 800352a:	2b02      	cmp	r3, #2
 800352c:	d123      	bne.n	8003576 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	08da      	lsrs	r2, r3, #3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	3208      	adds	r2, #8
 8003536:	0092      	lsls	r2, r2, #2
 8003538:	58d3      	ldr	r3, [r2, r3]
 800353a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	2207      	movs	r2, #7
 8003540:	4013      	ands	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	220f      	movs	r2, #15
 8003546:	409a      	lsls	r2, r3
 8003548:	0013      	movs	r3, r2
 800354a:	43da      	mvns	r2, r3
 800354c:	693b      	ldr	r3, [r7, #16]
 800354e:	4013      	ands	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2107      	movs	r1, #7
 800355a:	400b      	ands	r3, r1
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	409a      	lsls	r2, r3
 8003560:	0013      	movs	r3, r2
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	08da      	lsrs	r2, r3, #3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3208      	adds	r2, #8
 8003570:	0092      	lsls	r2, r2, #2
 8003572:	6939      	ldr	r1, [r7, #16]
 8003574:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	2203      	movs	r2, #3
 8003582:	409a      	lsls	r2, r3
 8003584:	0013      	movs	r3, r2
 8003586:	43da      	mvns	r2, r3
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	4013      	ands	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	2203      	movs	r2, #3
 8003594:	401a      	ands	r2, r3
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	409a      	lsls	r2, r3
 800359c:	0013      	movs	r3, r2
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	23c0      	movs	r3, #192	; 0xc0
 80035b0:	029b      	lsls	r3, r3, #10
 80035b2:	4013      	ands	r3, r2
 80035b4:	d100      	bne.n	80035b8 <HAL_GPIO_Init+0x174>
 80035b6:	e09a      	b.n	80036ee <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035b8:	4b54      	ldr	r3, [pc, #336]	; (800370c <HAL_GPIO_Init+0x2c8>)
 80035ba:	699a      	ldr	r2, [r3, #24]
 80035bc:	4b53      	ldr	r3, [pc, #332]	; (800370c <HAL_GPIO_Init+0x2c8>)
 80035be:	2101      	movs	r1, #1
 80035c0:	430a      	orrs	r2, r1
 80035c2:	619a      	str	r2, [r3, #24]
 80035c4:	4b51      	ldr	r3, [pc, #324]	; (800370c <HAL_GPIO_Init+0x2c8>)
 80035c6:	699b      	ldr	r3, [r3, #24]
 80035c8:	2201      	movs	r2, #1
 80035ca:	4013      	ands	r3, r2
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035d0:	4a4f      	ldr	r2, [pc, #316]	; (8003710 <HAL_GPIO_Init+0x2cc>)
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	089b      	lsrs	r3, r3, #2
 80035d6:	3302      	adds	r3, #2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	589b      	ldr	r3, [r3, r2]
 80035dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2203      	movs	r2, #3
 80035e2:	4013      	ands	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	220f      	movs	r2, #15
 80035e8:	409a      	lsls	r2, r3
 80035ea:	0013      	movs	r3, r2
 80035ec:	43da      	mvns	r2, r3
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	4013      	ands	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	2390      	movs	r3, #144	; 0x90
 80035f8:	05db      	lsls	r3, r3, #23
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d013      	beq.n	8003626 <HAL_GPIO_Init+0x1e2>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	4a44      	ldr	r2, [pc, #272]	; (8003714 <HAL_GPIO_Init+0x2d0>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d00d      	beq.n	8003622 <HAL_GPIO_Init+0x1de>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4a43      	ldr	r2, [pc, #268]	; (8003718 <HAL_GPIO_Init+0x2d4>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d007      	beq.n	800361e <HAL_GPIO_Init+0x1da>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a42      	ldr	r2, [pc, #264]	; (800371c <HAL_GPIO_Init+0x2d8>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d101      	bne.n	800361a <HAL_GPIO_Init+0x1d6>
 8003616:	2303      	movs	r3, #3
 8003618:	e006      	b.n	8003628 <HAL_GPIO_Init+0x1e4>
 800361a:	2305      	movs	r3, #5
 800361c:	e004      	b.n	8003628 <HAL_GPIO_Init+0x1e4>
 800361e:	2302      	movs	r3, #2
 8003620:	e002      	b.n	8003628 <HAL_GPIO_Init+0x1e4>
 8003622:	2301      	movs	r3, #1
 8003624:	e000      	b.n	8003628 <HAL_GPIO_Init+0x1e4>
 8003626:	2300      	movs	r3, #0
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	2103      	movs	r1, #3
 800362c:	400a      	ands	r2, r1
 800362e:	0092      	lsls	r2, r2, #2
 8003630:	4093      	lsls	r3, r2
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	4313      	orrs	r3, r2
 8003636:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003638:	4935      	ldr	r1, [pc, #212]	; (8003710 <HAL_GPIO_Init+0x2cc>)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	089b      	lsrs	r3, r3, #2
 800363e:	3302      	adds	r3, #2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	693a      	ldr	r2, [r7, #16]
 8003644:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003646:	4b36      	ldr	r3, [pc, #216]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	43da      	mvns	r2, r3
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	4013      	ands	r3, r2
 8003654:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	2380      	movs	r3, #128	; 0x80
 800365c:	035b      	lsls	r3, r3, #13
 800365e:	4013      	ands	r3, r2
 8003660:	d003      	beq.n	800366a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4313      	orrs	r3, r2
 8003668:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800366a:	4b2d      	ldr	r3, [pc, #180]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003670:	4b2b      	ldr	r3, [pc, #172]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	43da      	mvns	r2, r3
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	4013      	ands	r3, r2
 800367e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	2380      	movs	r3, #128	; 0x80
 8003686:	039b      	lsls	r3, r3, #14
 8003688:	4013      	ands	r3, r2
 800368a:	d003      	beq.n	8003694 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003694:	4b22      	ldr	r3, [pc, #136]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800369a:	4b21      	ldr	r3, [pc, #132]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	43da      	mvns	r2, r3
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4013      	ands	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	2380      	movs	r3, #128	; 0x80
 80036b0:	029b      	lsls	r3, r3, #10
 80036b2:	4013      	ands	r3, r2
 80036b4:	d003      	beq.n	80036be <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80036b6:	693a      	ldr	r2, [r7, #16]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80036be:	4b18      	ldr	r3, [pc, #96]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80036c4:	4b16      	ldr	r3, [pc, #88]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	43da      	mvns	r2, r3
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	4013      	ands	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685a      	ldr	r2, [r3, #4]
 80036d8:	2380      	movs	r3, #128	; 0x80
 80036da:	025b      	lsls	r3, r3, #9
 80036dc:	4013      	ands	r3, r2
 80036de:	d003      	beq.n	80036e8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80036e0:	693a      	ldr	r2, [r7, #16]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80036e8:	4b0d      	ldr	r3, [pc, #52]	; (8003720 <HAL_GPIO_Init+0x2dc>)
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	3301      	adds	r3, #1
 80036f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	40da      	lsrs	r2, r3
 80036fc:	1e13      	subs	r3, r2, #0
 80036fe:	d000      	beq.n	8003702 <HAL_GPIO_Init+0x2be>
 8003700:	e6a8      	b.n	8003454 <HAL_GPIO_Init+0x10>
  } 
}
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	46c0      	nop			; (mov r8, r8)
 8003706:	46bd      	mov	sp, r7
 8003708:	b006      	add	sp, #24
 800370a:	bd80      	pop	{r7, pc}
 800370c:	40021000 	.word	0x40021000
 8003710:	40010000 	.word	0x40010000
 8003714:	48000400 	.word	0x48000400
 8003718:	48000800 	.word	0x48000800
 800371c:	48000c00 	.word	0x48000c00
 8003720:	40010400 	.word	0x40010400

08003724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	0008      	movs	r0, r1
 800372e:	0011      	movs	r1, r2
 8003730:	1cbb      	adds	r3, r7, #2
 8003732:	1c02      	adds	r2, r0, #0
 8003734:	801a      	strh	r2, [r3, #0]
 8003736:	1c7b      	adds	r3, r7, #1
 8003738:	1c0a      	adds	r2, r1, #0
 800373a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800373c:	1c7b      	adds	r3, r7, #1
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d004      	beq.n	800374e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003744:	1cbb      	adds	r3, r7, #2
 8003746:	881a      	ldrh	r2, [r3, #0]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800374c:	e003      	b.n	8003756 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800374e:	1cbb      	adds	r3, r7, #2
 8003750:	881a      	ldrh	r2, [r3, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003756:	46c0      	nop			; (mov r8, r8)
 8003758:	46bd      	mov	sp, r7
 800375a:	b002      	add	sp, #8
 800375c:	bd80      	pop	{r7, pc}
	...

08003760 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d101      	bne.n	8003772 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e082      	b.n	8003878 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2241      	movs	r2, #65	; 0x41
 8003776:	5c9b      	ldrb	r3, [r3, r2]
 8003778:	b2db      	uxtb	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d107      	bne.n	800378e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2240      	movs	r2, #64	; 0x40
 8003782:	2100      	movs	r1, #0
 8003784:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	0018      	movs	r0, r3
 800378a:	f7ff f865 	bl	8002858 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2241      	movs	r2, #65	; 0x41
 8003792:	2124      	movs	r1, #36	; 0x24
 8003794:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681a      	ldr	r2, [r3, #0]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2101      	movs	r1, #1
 80037a2:	438a      	bics	r2, r1
 80037a4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4934      	ldr	r1, [pc, #208]	; (8003880 <HAL_I2C_Init+0x120>)
 80037b0:	400a      	ands	r2, r1
 80037b2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	689a      	ldr	r2, [r3, #8]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4931      	ldr	r1, [pc, #196]	; (8003884 <HAL_I2C_Init+0x124>)
 80037c0:	400a      	ands	r2, r1
 80037c2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	68db      	ldr	r3, [r3, #12]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d108      	bne.n	80037de <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	2180      	movs	r1, #128	; 0x80
 80037d6:	0209      	lsls	r1, r1, #8
 80037d8:	430a      	orrs	r2, r1
 80037da:	609a      	str	r2, [r3, #8]
 80037dc:	e007      	b.n	80037ee <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689a      	ldr	r2, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2184      	movs	r1, #132	; 0x84
 80037e8:	0209      	lsls	r1, r1, #8
 80037ea:	430a      	orrs	r2, r1
 80037ec:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d104      	bne.n	8003800 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2280      	movs	r2, #128	; 0x80
 80037fc:	0112      	lsls	r2, r2, #4
 80037fe:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	685a      	ldr	r2, [r3, #4]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	491f      	ldr	r1, [pc, #124]	; (8003888 <HAL_I2C_Init+0x128>)
 800380c:	430a      	orrs	r2, r1
 800380e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	491a      	ldr	r1, [pc, #104]	; (8003884 <HAL_I2C_Init+0x124>)
 800381c:	400a      	ands	r2, r1
 800381e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	691a      	ldr	r2, [r3, #16]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	695b      	ldr	r3, [r3, #20]
 8003828:	431a      	orrs	r2, r3
 800382a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69d9      	ldr	r1, [r3, #28]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a1a      	ldr	r2, [r3, #32]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	430a      	orrs	r2, r1
 8003848:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2101      	movs	r1, #1
 8003856:	430a      	orrs	r2, r1
 8003858:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2200      	movs	r2, #0
 800385e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2241      	movs	r2, #65	; 0x41
 8003864:	2120      	movs	r1, #32
 8003866:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2200      	movs	r2, #0
 800386c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2242      	movs	r2, #66	; 0x42
 8003872:	2100      	movs	r1, #0
 8003874:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	0018      	movs	r0, r3
 800387a:	46bd      	mov	sp, r7
 800387c:	b002      	add	sp, #8
 800387e:	bd80      	pop	{r7, pc}
 8003880:	f0ffffff 	.word	0xf0ffffff
 8003884:	ffff7fff 	.word	0xffff7fff
 8003888:	02008000 	.word	0x02008000

0800388c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 800388c:	b5b0      	push	{r4, r5, r7, lr}
 800388e:	b088      	sub	sp, #32
 8003890:	af02      	add	r7, sp, #8
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	0008      	movs	r0, r1
 8003896:	607a      	str	r2, [r7, #4]
 8003898:	0019      	movs	r1, r3
 800389a:	230a      	movs	r3, #10
 800389c:	18fb      	adds	r3, r7, r3
 800389e:	1c02      	adds	r2, r0, #0
 80038a0:	801a      	strh	r2, [r3, #0]
 80038a2:	2308      	movs	r3, #8
 80038a4:	18fb      	adds	r3, r7, r3
 80038a6:	1c0a      	adds	r2, r1, #0
 80038a8:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2241      	movs	r2, #65	; 0x41
 80038ae:	5c9b      	ldrb	r3, [r3, r2]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b20      	cmp	r3, #32
 80038b4:	d000      	beq.n	80038b8 <HAL_I2C_Master_Transmit_DMA+0x2c>
 80038b6:	e0dd      	b.n	8003a74 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	699a      	ldr	r2, [r3, #24]
 80038be:	2380      	movs	r3, #128	; 0x80
 80038c0:	021b      	lsls	r3, r3, #8
 80038c2:	401a      	ands	r2, r3
 80038c4:	2380      	movs	r3, #128	; 0x80
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d101      	bne.n	80038d0 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 80038cc:	2302      	movs	r3, #2
 80038ce:	e0d2      	b.n	8003a76 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2240      	movs	r2, #64	; 0x40
 80038d4:	5c9b      	ldrb	r3, [r3, r2]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d101      	bne.n	80038de <HAL_I2C_Master_Transmit_DMA+0x52>
 80038da:	2302      	movs	r3, #2
 80038dc:	e0cb      	b.n	8003a76 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2240      	movs	r2, #64	; 0x40
 80038e2:	2101      	movs	r1, #1
 80038e4:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2241      	movs	r2, #65	; 0x41
 80038ea:	2121      	movs	r1, #33	; 0x21
 80038ec:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2242      	movs	r2, #66	; 0x42
 80038f2:	2110      	movs	r1, #16
 80038f4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2208      	movs	r2, #8
 8003906:	18ba      	adds	r2, r7, r2
 8003908:	8812      	ldrh	r2, [r2, #0]
 800390a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4a5c      	ldr	r2, [pc, #368]	; (8003a80 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8003910:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	4a5b      	ldr	r2, [pc, #364]	; (8003a84 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8003916:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800391c:	b29b      	uxth	r3, r3
 800391e:	2bff      	cmp	r3, #255	; 0xff
 8003920:	d906      	bls.n	8003930 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	22ff      	movs	r2, #255	; 0xff
 8003926:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003928:	2380      	movs	r3, #128	; 0x80
 800392a:	045b      	lsls	r3, r3, #17
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	e007      	b.n	8003940 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800393a:	2380      	movs	r3, #128	; 0x80
 800393c:	049b      	lsls	r3, r3, #18
 800393e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003944:	2b00      	cmp	r3, #0
 8003946:	d100      	bne.n	800394a <HAL_I2C_Master_Transmit_DMA+0xbe>
 8003948:	e078      	b.n	8003a3c <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800394e:	2b00      	cmp	r3, #0
 8003950:	d023      	beq.n	800399a <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003956:	4a4c      	ldr	r2, [pc, #304]	; (8003a88 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8003958:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800395e:	4a4b      	ldr	r2, [pc, #300]	; (8003a8c <HAL_I2C_Master_Transmit_DMA+0x200>)
 8003960:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003966:	2200      	movs	r2, #0
 8003968:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800396e:	2200      	movs	r2, #0
 8003970:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003976:	6879      	ldr	r1, [r7, #4]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	3328      	adds	r3, #40	; 0x28
 800397e:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003984:	2513      	movs	r5, #19
 8003986:	197c      	adds	r4, r7, r5
 8003988:	f7ff fb82 	bl	8003090 <HAL_DMA_Start_IT>
 800398c:	0003      	movs	r3, r0
 800398e:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003990:	197b      	adds	r3, r7, r5
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d13d      	bne.n	8003a14 <HAL_I2C_Master_Transmit_DMA+0x188>
 8003998:	e013      	b.n	80039c2 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2241      	movs	r2, #65	; 0x41
 800399e:	2120      	movs	r1, #32
 80039a0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2242      	movs	r2, #66	; 0x42
 80039a6:	2100      	movs	r1, #0
 80039a8:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ae:	2280      	movs	r2, #128	; 0x80
 80039b0:	431a      	orrs	r2, r3
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2240      	movs	r2, #64	; 0x40
 80039ba:	2100      	movs	r1, #0
 80039bc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e059      	b.n	8003a76 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039c6:	b2da      	uxtb	r2, r3
 80039c8:	697c      	ldr	r4, [r7, #20]
 80039ca:	230a      	movs	r3, #10
 80039cc:	18fb      	adds	r3, r7, r3
 80039ce:	8819      	ldrh	r1, [r3, #0]
 80039d0:	68f8      	ldr	r0, [r7, #12]
 80039d2:	4b2f      	ldr	r3, [pc, #188]	; (8003a90 <HAL_I2C_Master_Transmit_DMA+0x204>)
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	0023      	movs	r3, r4
 80039d8:	f001 fc1c 	bl	8005214 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	b29a      	uxth	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2240      	movs	r2, #64	; 0x40
 80039f2:	2100      	movs	r1, #0
 80039f4:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2110      	movs	r1, #16
 80039fa:	0018      	movs	r0, r3
 80039fc:	f001 fc44 	bl	8005288 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2180      	movs	r1, #128	; 0x80
 8003a0c:	01c9      	lsls	r1, r1, #7
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	e02d      	b.n	8003a70 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2241      	movs	r2, #65	; 0x41
 8003a18:	2120      	movs	r1, #32
 8003a1a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2242      	movs	r2, #66	; 0x42
 8003a20:	2100      	movs	r1, #0
 8003a22:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a28:	2210      	movs	r2, #16
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2240      	movs	r2, #64	; 0x40
 8003a34:	2100      	movs	r1, #0
 8003a36:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e01c      	b.n	8003a76 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	4a15      	ldr	r2, [pc, #84]	; (8003a94 <HAL_I2C_Master_Transmit_DMA+0x208>)
 8003a40:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	2380      	movs	r3, #128	; 0x80
 8003a4a:	049c      	lsls	r4, r3, #18
 8003a4c:	230a      	movs	r3, #10
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	8819      	ldrh	r1, [r3, #0]
 8003a52:	68f8      	ldr	r0, [r7, #12]
 8003a54:	4b0e      	ldr	r3, [pc, #56]	; (8003a90 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	0023      	movs	r3, r4
 8003a5a:	f001 fbdb 	bl	8005214 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2240      	movs	r2, #64	; 0x40
 8003a62:	2100      	movs	r1, #0
 8003a64:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2101      	movs	r1, #1
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f001 fc0c 	bl	8005288 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	e000      	b.n	8003a76 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a74:	2302      	movs	r3, #2
  }
}
 8003a76:	0018      	movs	r0, r3
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	b006      	add	sp, #24
 8003a7c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a7e:	46c0      	nop			; (mov r8, r8)
 8003a80:	ffff0000 	.word	0xffff0000
 8003a84:	080040cd 	.word	0x080040cd
 8003a88:	08005105 	.word	0x08005105
 8003a8c:	080051a5 	.word	0x080051a5
 8003a90:	80002000 	.word	0x80002000
 8003a94:	08003c21 	.word	0x08003c21

08003a98 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	699b      	ldr	r3, [r3, #24]
 8003aa6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d005      	beq.n	8003ac4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003abc:	68ba      	ldr	r2, [r7, #8]
 8003abe:	68f9      	ldr	r1, [r7, #12]
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	4798      	blx	r3
  }
}
 8003ac4:	46c0      	nop			; (mov r8, r8)
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	b004      	add	sp, #16
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	0a1b      	lsrs	r3, r3, #8
 8003ae8:	001a      	movs	r2, r3
 8003aea:	2301      	movs	r3, #1
 8003aec:	4013      	ands	r3, r2
 8003aee:	d010      	beq.n	8003b12 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	09db      	lsrs	r3, r3, #7
 8003af4:	001a      	movs	r2, r3
 8003af6:	2301      	movs	r3, #1
 8003af8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003afa:	d00a      	beq.n	8003b12 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b00:	2201      	movs	r2, #1
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2280      	movs	r2, #128	; 0x80
 8003b0e:	0052      	lsls	r2, r2, #1
 8003b10:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	0a9b      	lsrs	r3, r3, #10
 8003b16:	001a      	movs	r2, r3
 8003b18:	2301      	movs	r3, #1
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	d010      	beq.n	8003b40 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	09db      	lsrs	r3, r3, #7
 8003b22:	001a      	movs	r2, r3
 8003b24:	2301      	movs	r3, #1
 8003b26:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003b28:	d00a      	beq.n	8003b40 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2e:	2208      	movs	r2, #8
 8003b30:	431a      	orrs	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2280      	movs	r2, #128	; 0x80
 8003b3c:	00d2      	lsls	r2, r2, #3
 8003b3e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	0a5b      	lsrs	r3, r3, #9
 8003b44:	001a      	movs	r2, r3
 8003b46:	2301      	movs	r3, #1
 8003b48:	4013      	ands	r3, r2
 8003b4a:	d010      	beq.n	8003b6e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	09db      	lsrs	r3, r3, #7
 8003b50:	001a      	movs	r2, r3
 8003b52:	2301      	movs	r3, #1
 8003b54:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003b56:	d00a      	beq.n	8003b6e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5c:	2202      	movs	r2, #2
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2280      	movs	r2, #128	; 0x80
 8003b6a:	0092      	lsls	r2, r2, #2
 8003b6c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	220b      	movs	r2, #11
 8003b78:	4013      	ands	r3, r2
 8003b7a:	d005      	beq.n	8003b88 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8003b7c:	68fa      	ldr	r2, [r7, #12]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	0011      	movs	r1, r2
 8003b82:	0018      	movs	r0, r3
 8003b84:	f001 f970 	bl	8004e68 <I2C_ITError>
  }
}
 8003b88:	46c0      	nop			; (mov r8, r8)
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	b006      	add	sp, #24
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003b98:	46c0      	nop			; (mov r8, r8)
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	b002      	add	sp, #8
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003ba8:	46c0      	nop			; (mov r8, r8)
 8003baa:	46bd      	mov	sp, r7
 8003bac:	b002      	add	sp, #8
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003bb8:	46c0      	nop			; (mov r8, r8)
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	b002      	add	sp, #8
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	0008      	movs	r0, r1
 8003bca:	0011      	movs	r1, r2
 8003bcc:	1cfb      	adds	r3, r7, #3
 8003bce:	1c02      	adds	r2, r0, #0
 8003bd0:	701a      	strb	r2, [r3, #0]
 8003bd2:	003b      	movs	r3, r7
 8003bd4:	1c0a      	adds	r2, r1, #0
 8003bd6:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003bd8:	46c0      	nop			; (mov r8, r8)
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	b002      	add	sp, #8
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003be8:	46c0      	nop			; (mov r8, r8)
 8003bea:	46bd      	mov	sp, r7
 8003bec:	b002      	add	sp, #8
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003bf8:	46c0      	nop			; (mov r8, r8)
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	b002      	add	sp, #8
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003c08:	46c0      	nop			; (mov r8, r8)
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	b002      	add	sp, #8
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003c18:	46c0      	nop			; (mov r8, r8)
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	b002      	add	sp, #8
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003c20:	b590      	push	{r4, r7, lr}
 8003c22:	b089      	sub	sp, #36	; 0x24
 8003c24:	af02      	add	r7, sp, #8
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2240      	movs	r2, #64	; 0x40
 8003c34:	5c9b      	ldrb	r3, [r3, r2]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d101      	bne.n	8003c3e <I2C_Master_ISR_IT+0x1e>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	e12b      	b.n	8003e96 <I2C_Master_ISR_IT+0x276>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2240      	movs	r2, #64	; 0x40
 8003c42:	2101      	movs	r1, #1
 8003c44:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	091b      	lsrs	r3, r3, #4
 8003c4a:	001a      	movs	r2, r3
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	4013      	ands	r3, r2
 8003c50:	d014      	beq.n	8003c7c <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	091b      	lsrs	r3, r3, #4
 8003c56:	001a      	movs	r2, r3
 8003c58:	2301      	movs	r3, #1
 8003c5a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003c5c:	d00e      	beq.n	8003c7c <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2210      	movs	r2, #16
 8003c64:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6a:	2204      	movs	r2, #4
 8003c6c:	431a      	orrs	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	0018      	movs	r0, r3
 8003c76:	f001 fa22 	bl	80050be <I2C_Flush_TXDR>
 8003c7a:	e0f5      	b.n	8003e68 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	089b      	lsrs	r3, r3, #2
 8003c80:	001a      	movs	r2, r3
 8003c82:	2301      	movs	r3, #1
 8003c84:	4013      	ands	r3, r2
 8003c86:	d023      	beq.n	8003cd0 <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	089b      	lsrs	r3, r3, #2
 8003c8c:	001a      	movs	r2, r3
 8003c8e:	2301      	movs	r3, #1
 8003c90:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003c92:	d01d      	beq.n	8003cd0 <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	2204      	movs	r2, #4
 8003c98:	4393      	bics	r3, r2
 8003c9a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	b29a      	uxth	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cce:	e0cb      	b.n	8003e68 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	085b      	lsrs	r3, r3, #1
 8003cd4:	001a      	movs	r2, r3
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	4013      	ands	r3, r2
 8003cda:	d01e      	beq.n	8003d1a <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	085b      	lsrs	r3, r3, #1
 8003ce0:	001a      	movs	r2, r3
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ce6:	d018      	beq.n	8003d1a <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cec:	781a      	ldrb	r2, [r3, #0]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d02:	3b01      	subs	r3, #1
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	3b01      	subs	r3, #1
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d18:	e0a6      	b.n	8003e68 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	09db      	lsrs	r3, r3, #7
 8003d1e:	001a      	movs	r2, r3
 8003d20:	2301      	movs	r3, #1
 8003d22:	4013      	ands	r3, r2
 8003d24:	d100      	bne.n	8003d28 <I2C_Master_ISR_IT+0x108>
 8003d26:	e06b      	b.n	8003e00 <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	099b      	lsrs	r3, r3, #6
 8003d2c:	001a      	movs	r2, r3
 8003d2e:	2301      	movs	r3, #1
 8003d30:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003d32:	d065      	beq.n	8003e00 <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d04a      	beq.n	8003dd4 <I2C_Master_ISR_IT+0x1b4>
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d146      	bne.n	8003dd4 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	2112      	movs	r1, #18
 8003d50:	187b      	adds	r3, r7, r1
 8003d52:	0592      	lsls	r2, r2, #22
 8003d54:	0d92      	lsrs	r2, r2, #22
 8003d56:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2bff      	cmp	r3, #255	; 0xff
 8003d60:	d910      	bls.n	8003d84 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	22ff      	movs	r2, #255	; 0xff
 8003d66:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	2380      	movs	r3, #128	; 0x80
 8003d70:	045c      	lsls	r4, r3, #17
 8003d72:	187b      	adds	r3, r7, r1
 8003d74:	8819      	ldrh	r1, [r3, #0]
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	9300      	str	r3, [sp, #0]
 8003d7c:	0023      	movs	r3, r4
 8003d7e:	f001 fa49 	bl	8005214 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d82:	e03c      	b.n	8003dfe <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d92:	4a43      	ldr	r2, [pc, #268]	; (8003ea0 <I2C_Master_ISR_IT+0x280>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d00e      	beq.n	8003db6 <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d9c:	b2da      	uxtb	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8003da2:	2312      	movs	r3, #18
 8003da4:	18fb      	adds	r3, r7, r3
 8003da6:	8819      	ldrh	r1, [r3, #0]
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	2300      	movs	r3, #0
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	0023      	movs	r3, r4
 8003db0:	f001 fa30 	bl	8005214 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003db4:	e023      	b.n	8003dfe <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	2380      	movs	r3, #128	; 0x80
 8003dbe:	049c      	lsls	r4, r3, #18
 8003dc0:	2312      	movs	r3, #18
 8003dc2:	18fb      	adds	r3, r7, r3
 8003dc4:	8819      	ldrh	r1, [r3, #0]
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	2300      	movs	r3, #0
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	0023      	movs	r3, r4
 8003dce:	f001 fa21 	bl	8005214 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dd2:	e014      	b.n	8003dfe <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	2380      	movs	r3, #128	; 0x80
 8003ddc:	049b      	lsls	r3, r3, #18
 8003dde:	401a      	ands	r2, r3
 8003de0:	2380      	movs	r3, #128	; 0x80
 8003de2:	049b      	lsls	r3, r3, #18
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d004      	beq.n	8003df2 <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	0018      	movs	r0, r3
 8003dec:	f000 fd44 	bl	8004878 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003df0:	e03a      	b.n	8003e68 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2140      	movs	r1, #64	; 0x40
 8003df6:	0018      	movs	r0, r3
 8003df8:	f001 f836 	bl	8004e68 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003dfc:	e034      	b.n	8003e68 <I2C_Master_ISR_IT+0x248>
 8003dfe:	e033      	b.n	8003e68 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	099b      	lsrs	r3, r3, #6
 8003e04:	001a      	movs	r2, r3
 8003e06:	2301      	movs	r3, #1
 8003e08:	4013      	ands	r3, r2
 8003e0a:	d02d      	beq.n	8003e68 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	099b      	lsrs	r3, r3, #6
 8003e10:	001a      	movs	r2, r3
 8003e12:	2301      	movs	r3, #1
 8003e14:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003e16:	d027      	beq.n	8003e68 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d11d      	bne.n	8003e5e <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	2380      	movs	r3, #128	; 0x80
 8003e2a:	049b      	lsls	r3, r3, #18
 8003e2c:	401a      	ands	r2, r3
 8003e2e:	2380      	movs	r3, #128	; 0x80
 8003e30:	049b      	lsls	r3, r3, #18
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d018      	beq.n	8003e68 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3a:	4a19      	ldr	r2, [pc, #100]	; (8003ea0 <I2C_Master_ISR_IT+0x280>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d109      	bne.n	8003e54 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685a      	ldr	r2, [r3, #4]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2180      	movs	r1, #128	; 0x80
 8003e4c:	01c9      	lsls	r1, r1, #7
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	605a      	str	r2, [r3, #4]
 8003e52:	e009      	b.n	8003e68 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	0018      	movs	r0, r3
 8003e58:	f000 fd0e 	bl	8004878 <I2C_ITMasterSeqCplt>
 8003e5c:	e004      	b.n	8003e68 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2140      	movs	r1, #64	; 0x40
 8003e62:	0018      	movs	r0, r3
 8003e64:	f001 f800 	bl	8004e68 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	001a      	movs	r2, r3
 8003e6e:	2301      	movs	r3, #1
 8003e70:	4013      	ands	r3, r2
 8003e72:	d00b      	beq.n	8003e8c <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	095b      	lsrs	r3, r3, #5
 8003e78:	001a      	movs	r2, r3
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e7e:	d005      	beq.n	8003e8c <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	0011      	movs	r1, r2
 8003e86:	0018      	movs	r0, r3
 8003e88:	f000 fd9e 	bl	80049c8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2240      	movs	r2, #64	; 0x40
 8003e90:	2100      	movs	r1, #0
 8003e92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e94:	2300      	movs	r3, #0
}
 8003e96:	0018      	movs	r0, r3
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	b007      	add	sp, #28
 8003e9c:	bd90      	pop	{r4, r7, pc}
 8003e9e:	46c0      	nop			; (mov r8, r8)
 8003ea0:	ffff0000 	.word	0xffff0000

08003ea4 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2240      	movs	r2, #64	; 0x40
 8003ebe:	5c9b      	ldrb	r3, [r3, r2]
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <I2C_Slave_ISR_IT+0x24>
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e0fa      	b.n	80040be <I2C_Slave_ISR_IT+0x21a>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2240      	movs	r2, #64	; 0x40
 8003ecc:	2101      	movs	r1, #1
 8003ece:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	095b      	lsrs	r3, r3, #5
 8003ed4:	001a      	movs	r2, r3
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	4013      	ands	r3, r2
 8003eda:	d00b      	beq.n	8003ef4 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	095b      	lsrs	r3, r3, #5
 8003ee0:	001a      	movs	r2, r3
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ee6:	d005      	beq.n	8003ef4 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	0011      	movs	r1, r2
 8003eee:	0018      	movs	r0, r3
 8003ef0:	f000 fe3c 	bl	8004b6c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	091b      	lsrs	r3, r3, #4
 8003ef8:	001a      	movs	r2, r3
 8003efa:	2301      	movs	r3, #1
 8003efc:	4013      	ands	r3, r2
 8003efe:	d054      	beq.n	8003faa <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	091b      	lsrs	r3, r3, #4
 8003f04:	001a      	movs	r2, r3
 8003f06:	2301      	movs	r3, #1
 8003f08:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003f0a:	d04e      	beq.n	8003faa <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d12d      	bne.n	8003f72 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2241      	movs	r2, #65	; 0x41
 8003f1a:	5c9b      	ldrb	r3, [r3, r2]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b28      	cmp	r3, #40	; 0x28
 8003f20:	d10b      	bne.n	8003f3a <I2C_Slave_ISR_IT+0x96>
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	049b      	lsls	r3, r3, #18
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d106      	bne.n	8003f3a <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	0011      	movs	r1, r2
 8003f32:	0018      	movs	r0, r3
 8003f34:	f000 ff3e 	bl	8004db4 <I2C_ITListenCplt>
 8003f38:	e036      	b.n	8003fa8 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2241      	movs	r2, #65	; 0x41
 8003f3e:	5c9b      	ldrb	r3, [r3, r2]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b29      	cmp	r3, #41	; 0x29
 8003f44:	d110      	bne.n	8003f68 <I2C_Slave_ISR_IT+0xc4>
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	4a5f      	ldr	r2, [pc, #380]	; (80040c8 <I2C_Slave_ISR_IT+0x224>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d00c      	beq.n	8003f68 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2210      	movs	r2, #16
 8003f54:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	0018      	movs	r0, r3
 8003f5a:	f001 f8b0 	bl	80050be <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	0018      	movs	r0, r3
 8003f62:	f000 fccb 	bl	80048fc <I2C_ITSlaveSeqCplt>
 8003f66:	e01f      	b.n	8003fa8 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2210      	movs	r2, #16
 8003f6e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003f70:	e09d      	b.n	80040ae <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2210      	movs	r2, #16
 8003f78:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7e:	2204      	movs	r2, #4
 8003f80:	431a      	orrs	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d005      	beq.n	8003f98 <I2C_Slave_ISR_IT+0xf4>
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	2380      	movs	r3, #128	; 0x80
 8003f90:	045b      	lsls	r3, r3, #17
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d000      	beq.n	8003f98 <I2C_Slave_ISR_IT+0xf4>
 8003f96:	e08a      	b.n	80040ae <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	0011      	movs	r1, r2
 8003fa0:	0018      	movs	r0, r3
 8003fa2:	f000 ff61 	bl	8004e68 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003fa6:	e082      	b.n	80040ae <I2C_Slave_ISR_IT+0x20a>
 8003fa8:	e081      	b.n	80040ae <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	089b      	lsrs	r3, r3, #2
 8003fae:	001a      	movs	r2, r3
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	d031      	beq.n	800401a <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	089b      	lsrs	r3, r3, #2
 8003fba:	001a      	movs	r2, r3
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003fc0:	d02b      	beq.n	800401a <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d018      	beq.n	8003ffe <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	1c5a      	adds	r2, r3, #1
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004002:	b29b      	uxth	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d154      	bne.n	80040b2 <I2C_Slave_ISR_IT+0x20e>
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	4a2f      	ldr	r2, [pc, #188]	; (80040c8 <I2C_Slave_ISR_IT+0x224>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d050      	beq.n	80040b2 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	0018      	movs	r0, r3
 8004014:	f000 fc72 	bl	80048fc <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004018:	e04b      	b.n	80040b2 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	08db      	lsrs	r3, r3, #3
 800401e:	001a      	movs	r2, r3
 8004020:	2301      	movs	r3, #1
 8004022:	4013      	ands	r3, r2
 8004024:	d00c      	beq.n	8004040 <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	08db      	lsrs	r3, r3, #3
 800402a:	001a      	movs	r2, r3
 800402c:	2301      	movs	r3, #1
 800402e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004030:	d006      	beq.n	8004040 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	0011      	movs	r1, r2
 8004038:	0018      	movs	r0, r3
 800403a:	f000 fb79 	bl	8004730 <I2C_ITAddrCplt>
 800403e:	e039      	b.n	80040b4 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	085b      	lsrs	r3, r3, #1
 8004044:	001a      	movs	r2, r3
 8004046:	2301      	movs	r3, #1
 8004048:	4013      	ands	r3, r2
 800404a:	d033      	beq.n	80040b4 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	085b      	lsrs	r3, r3, #1
 8004050:	001a      	movs	r2, r3
 8004052:	2301      	movs	r3, #1
 8004054:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004056:	d02d      	beq.n	80040b4 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800405c:	b29b      	uxth	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d018      	beq.n	8004094 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004066:	781a      	ldrb	r2, [r3, #0]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004072:	1c5a      	adds	r2, r3, #1
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800407c:	b29b      	uxth	r3, r3
 800407e:	3b01      	subs	r3, #1
 8004080:	b29a      	uxth	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	851a      	strh	r2, [r3, #40]	; 0x28
 8004092:	e00f      	b.n	80040b4 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004094:	697a      	ldr	r2, [r7, #20]
 8004096:	2380      	movs	r3, #128	; 0x80
 8004098:	045b      	lsls	r3, r3, #17
 800409a:	429a      	cmp	r2, r3
 800409c:	d002      	beq.n	80040a4 <I2C_Slave_ISR_IT+0x200>
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d107      	bne.n	80040b4 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	0018      	movs	r0, r3
 80040a8:	f000 fc28 	bl	80048fc <I2C_ITSlaveSeqCplt>
 80040ac:	e002      	b.n	80040b4 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	e000      	b.n	80040b4 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 80040b2:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2240      	movs	r2, #64	; 0x40
 80040b8:	2100      	movs	r1, #0
 80040ba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	0018      	movs	r0, r3
 80040c0:	46bd      	mov	sp, r7
 80040c2:	b006      	add	sp, #24
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	46c0      	nop			; (mov r8, r8)
 80040c8:	ffff0000 	.word	0xffff0000

080040cc <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80040cc:	b590      	push	{r4, r7, lr}
 80040ce:	b089      	sub	sp, #36	; 0x24
 80040d0:	af02      	add	r7, sp, #8
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2240      	movs	r2, #64	; 0x40
 80040dc:	5c9b      	ldrb	r3, [r3, r2]
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d101      	bne.n	80040e6 <I2C_Master_ISR_DMA+0x1a>
 80040e2:	2302      	movs	r3, #2
 80040e4:	e0f7      	b.n	80042d6 <I2C_Master_ISR_DMA+0x20a>
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2240      	movs	r2, #64	; 0x40
 80040ea:	2101      	movs	r1, #1
 80040ec:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	091b      	lsrs	r3, r3, #4
 80040f2:	001a      	movs	r2, r3
 80040f4:	2301      	movs	r3, #1
 80040f6:	4013      	ands	r3, r2
 80040f8:	d019      	beq.n	800412e <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	091b      	lsrs	r3, r3, #4
 80040fe:	001a      	movs	r2, r3
 8004100:	2301      	movs	r3, #1
 8004102:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004104:	d013      	beq.n	800412e <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2210      	movs	r2, #16
 800410c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004112:	2204      	movs	r2, #4
 8004114:	431a      	orrs	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2120      	movs	r1, #32
 800411e:	0018      	movs	r0, r3
 8004120:	f001 f8b2 	bl	8005288 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	0018      	movs	r0, r3
 8004128:	f000 ffc9 	bl	80050be <I2C_Flush_TXDR>
 800412c:	e0ce      	b.n	80042cc <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	09db      	lsrs	r3, r3, #7
 8004132:	001a      	movs	r2, r3
 8004134:	2301      	movs	r3, #1
 8004136:	4013      	ands	r3, r2
 8004138:	d100      	bne.n	800413c <I2C_Master_ISR_DMA+0x70>
 800413a:	e07e      	b.n	800423a <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	099b      	lsrs	r3, r3, #6
 8004140:	001a      	movs	r2, r3
 8004142:	2301      	movs	r3, #1
 8004144:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004146:	d100      	bne.n	800414a <I2C_Master_ISR_DMA+0x7e>
 8004148:	e077      	b.n	800423a <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2140      	movs	r1, #64	; 0x40
 8004156:	438a      	bics	r2, r1
 8004158:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d055      	beq.n	8004210 <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	b29a      	uxth	r2, r3
 800416c:	2312      	movs	r3, #18
 800416e:	18fb      	adds	r3, r7, r3
 8004170:	0592      	lsls	r2, r2, #22
 8004172:	0d92      	lsrs	r2, r2, #22
 8004174:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417a:	b29b      	uxth	r3, r3
 800417c:	2bff      	cmp	r3, #255	; 0xff
 800417e:	d906      	bls.n	800418e <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	22ff      	movs	r2, #255	; 0xff
 8004184:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8004186:	2380      	movs	r3, #128	; 0x80
 8004188:	045b      	lsls	r3, r3, #17
 800418a:	617b      	str	r3, [r7, #20]
 800418c:	e010      	b.n	80041b0 <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004192:	b29a      	uxth	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419c:	4a50      	ldr	r2, [pc, #320]	; (80042e0 <I2C_Master_ISR_DMA+0x214>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d003      	beq.n	80041aa <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a6:	617b      	str	r3, [r7, #20]
 80041a8:	e002      	b.n	80041b0 <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80041aa:	2380      	movs	r3, #128	; 0x80
 80041ac:	049b      	lsls	r3, r3, #18
 80041ae:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	697c      	ldr	r4, [r7, #20]
 80041b8:	2312      	movs	r3, #18
 80041ba:	18fb      	adds	r3, r7, r3
 80041bc:	8819      	ldrh	r1, [r3, #0]
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	2300      	movs	r3, #0
 80041c2:	9300      	str	r3, [sp, #0]
 80041c4:	0023      	movs	r3, r4
 80041c6:	f001 f825 	bl	8005214 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2241      	movs	r2, #65	; 0x41
 80041e0:	5c9b      	ldrb	r3, [r3, r2]
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	2b22      	cmp	r3, #34	; 0x22
 80041e6:	d109      	bne.n	80041fc <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	2180      	movs	r1, #128	; 0x80
 80041f4:	0209      	lsls	r1, r1, #8
 80041f6:	430a      	orrs	r2, r1
 80041f8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80041fa:	e067      	b.n	80042cc <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2180      	movs	r1, #128	; 0x80
 8004208:	01c9      	lsls	r1, r1, #7
 800420a:	430a      	orrs	r2, r1
 800420c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800420e:	e05d      	b.n	80042cc <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	685a      	ldr	r2, [r3, #4]
 8004216:	2380      	movs	r3, #128	; 0x80
 8004218:	049b      	lsls	r3, r3, #18
 800421a:	401a      	ands	r2, r3
 800421c:	2380      	movs	r3, #128	; 0x80
 800421e:	049b      	lsls	r3, r3, #18
 8004220:	429a      	cmp	r2, r3
 8004222:	d004      	beq.n	800422e <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	0018      	movs	r0, r3
 8004228:	f000 fb26 	bl	8004878 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800422c:	e04e      	b.n	80042cc <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2140      	movs	r1, #64	; 0x40
 8004232:	0018      	movs	r0, r3
 8004234:	f000 fe18 	bl	8004e68 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004238:	e048      	b.n	80042cc <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	099b      	lsrs	r3, r3, #6
 800423e:	001a      	movs	r2, r3
 8004240:	2301      	movs	r3, #1
 8004242:	4013      	ands	r3, r2
 8004244:	d02e      	beq.n	80042a4 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	099b      	lsrs	r3, r3, #6
 800424a:	001a      	movs	r2, r3
 800424c:	2301      	movs	r3, #1
 800424e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004250:	d028      	beq.n	80042a4 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004256:	b29b      	uxth	r3, r3
 8004258:	2b00      	cmp	r3, #0
 800425a:	d11d      	bne.n	8004298 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	2380      	movs	r3, #128	; 0x80
 8004264:	049b      	lsls	r3, r3, #18
 8004266:	401a      	ands	r2, r3
 8004268:	2380      	movs	r3, #128	; 0x80
 800426a:	049b      	lsls	r3, r3, #18
 800426c:	429a      	cmp	r2, r3
 800426e:	d02c      	beq.n	80042ca <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004274:	4a1a      	ldr	r2, [pc, #104]	; (80042e0 <I2C_Master_ISR_DMA+0x214>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d109      	bne.n	800428e <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2180      	movs	r1, #128	; 0x80
 8004286:	01c9      	lsls	r1, r1, #7
 8004288:	430a      	orrs	r2, r1
 800428a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800428c:	e01d      	b.n	80042ca <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	0018      	movs	r0, r3
 8004292:	f000 faf1 	bl	8004878 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8004296:	e018      	b.n	80042ca <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2140      	movs	r1, #64	; 0x40
 800429c:	0018      	movs	r0, r3
 800429e:	f000 fde3 	bl	8004e68 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80042a2:	e012      	b.n	80042ca <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	095b      	lsrs	r3, r3, #5
 80042a8:	001a      	movs	r2, r3
 80042aa:	2301      	movs	r3, #1
 80042ac:	4013      	ands	r3, r2
 80042ae:	d00d      	beq.n	80042cc <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	001a      	movs	r2, r3
 80042b6:	2301      	movs	r3, #1
 80042b8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80042ba:	d007      	beq.n	80042cc <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80042bc:	68ba      	ldr	r2, [r7, #8]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	0011      	movs	r1, r2
 80042c2:	0018      	movs	r0, r3
 80042c4:	f000 fb80 	bl	80049c8 <I2C_ITMasterCplt>
 80042c8:	e000      	b.n	80042cc <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 80042ca:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2240      	movs	r2, #64	; 0x40
 80042d0:	2100      	movs	r1, #0
 80042d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	0018      	movs	r0, r3
 80042d8:	46bd      	mov	sp, r7
 80042da:	b007      	add	sp, #28
 80042dc:	bd90      	pop	{r4, r7, pc}
 80042de:	46c0      	nop			; (mov r8, r8)
 80042e0:	ffff0000 	.word	0xffff0000

080042e4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80042e4:	b590      	push	{r4, r7, lr}
 80042e6:	b089      	sub	sp, #36	; 0x24
 80042e8:	af02      	add	r7, sp, #8
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80042f0:	4b92      	ldr	r3, [pc, #584]	; (800453c <I2C_Mem_ISR_DMA+0x258>)
 80042f2:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2240      	movs	r2, #64	; 0x40
 80042f8:	5c9b      	ldrb	r3, [r3, r2]
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d101      	bne.n	8004302 <I2C_Mem_ISR_DMA+0x1e>
 80042fe:	2302      	movs	r3, #2
 8004300:	e118      	b.n	8004534 <I2C_Mem_ISR_DMA+0x250>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2240      	movs	r2, #64	; 0x40
 8004306:	2101      	movs	r1, #1
 8004308:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	091b      	lsrs	r3, r3, #4
 800430e:	001a      	movs	r2, r3
 8004310:	2301      	movs	r3, #1
 8004312:	4013      	ands	r3, r2
 8004314:	d019      	beq.n	800434a <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	091b      	lsrs	r3, r3, #4
 800431a:	001a      	movs	r2, r3
 800431c:	2301      	movs	r3, #1
 800431e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004320:	d013      	beq.n	800434a <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2210      	movs	r2, #16
 8004328:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	2204      	movs	r2, #4
 8004330:	431a      	orrs	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2120      	movs	r1, #32
 800433a:	0018      	movs	r0, r3
 800433c:	f000 ffa4 	bl	8005288 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	0018      	movs	r0, r3
 8004344:	f000 febb 	bl	80050be <I2C_Flush_TXDR>
 8004348:	e0ef      	b.n	800452a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	085b      	lsrs	r3, r3, #1
 800434e:	001a      	movs	r2, r3
 8004350:	2301      	movs	r3, #1
 8004352:	4013      	ands	r3, r2
 8004354:	d00f      	beq.n	8004376 <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	085b      	lsrs	r3, r3, #1
 800435a:	001a      	movs	r2, r3
 800435c:	2301      	movs	r3, #1
 800435e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004360:	d009      	beq.n	8004376 <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800436a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2201      	movs	r2, #1
 8004370:	4252      	negs	r2, r2
 8004372:	651a      	str	r2, [r3, #80]	; 0x50
 8004374:	e0d9      	b.n	800452a <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	09db      	lsrs	r3, r3, #7
 800437a:	001a      	movs	r2, r3
 800437c:	2301      	movs	r3, #1
 800437e:	4013      	ands	r3, r2
 8004380:	d060      	beq.n	8004444 <I2C_Mem_ISR_DMA+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	099b      	lsrs	r3, r3, #6
 8004386:	001a      	movs	r2, r3
 8004388:	2301      	movs	r3, #1
 800438a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800438c:	d05a      	beq.n	8004444 <I2C_Mem_ISR_DMA+0x160>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2110      	movs	r1, #16
 8004392:	0018      	movs	r0, r3
 8004394:	f000 ff78 	bl	8005288 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800439c:	b29b      	uxth	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d04a      	beq.n	8004438 <I2C_Mem_ISR_DMA+0x154>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	2bff      	cmp	r3, #255	; 0xff
 80043aa:	d910      	bls.n	80043ce <I2C_Mem_ISR_DMA+0xea>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	22ff      	movs	r2, #255	; 0xff
 80043b0:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b6:	b299      	uxth	r1, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	2380      	movs	r3, #128	; 0x80
 80043c0:	045b      	lsls	r3, r3, #17
 80043c2:	68f8      	ldr	r0, [r7, #12]
 80043c4:	2400      	movs	r4, #0
 80043c6:	9400      	str	r4, [sp, #0]
 80043c8:	f000 ff24 	bl	8005214 <I2C_TransferConfig>
 80043cc:	e011      	b.n	80043f2 <I2C_Mem_ISR_DMA+0x10e>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043dc:	b299      	uxth	r1, r3
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	2380      	movs	r3, #128	; 0x80
 80043e6:	049b      	lsls	r3, r3, #18
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	2400      	movs	r4, #0
 80043ec:	9400      	str	r4, [sp, #0]
 80043ee:	f000 ff11 	bl	8005214 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	b29a      	uxth	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2241      	movs	r2, #65	; 0x41
 8004408:	5c9b      	ldrb	r3, [r3, r2]
 800440a:	b2db      	uxtb	r3, r3
 800440c:	2b22      	cmp	r3, #34	; 0x22
 800440e:	d109      	bne.n	8004424 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2180      	movs	r1, #128	; 0x80
 800441c:	0209      	lsls	r1, r1, #8
 800441e:	430a      	orrs	r2, r1
 8004420:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004422:	e082      	b.n	800452a <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2180      	movs	r1, #128	; 0x80
 8004430:	01c9      	lsls	r1, r1, #7
 8004432:	430a      	orrs	r2, r1
 8004434:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004436:	e078      	b.n	800452a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2140      	movs	r1, #64	; 0x40
 800443c:	0018      	movs	r0, r3
 800443e:	f000 fd13 	bl	8004e68 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004442:	e072      	b.n	800452a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	099b      	lsrs	r3, r3, #6
 8004448:	001a      	movs	r2, r3
 800444a:	2301      	movs	r3, #1
 800444c:	4013      	ands	r3, r2
 800444e:	d05a      	beq.n	8004506 <I2C_Mem_ISR_DMA+0x222>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	099b      	lsrs	r3, r3, #6
 8004454:	001a      	movs	r2, r3
 8004456:	2301      	movs	r3, #1
 8004458:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800445a:	d054      	beq.n	8004506 <I2C_Mem_ISR_DMA+0x222>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2241      	movs	r2, #65	; 0x41
 8004460:	5c9b      	ldrb	r3, [r3, r2]
 8004462:	b2db      	uxtb	r3, r3
 8004464:	2b22      	cmp	r3, #34	; 0x22
 8004466:	d101      	bne.n	800446c <I2C_Mem_ISR_DMA+0x188>
    {
      direction = I2C_GENERATE_START_READ;
 8004468:	4b35      	ldr	r3, [pc, #212]	; (8004540 <I2C_Mem_ISR_DMA+0x25c>)
 800446a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004470:	b29b      	uxth	r3, r3
 8004472:	2bff      	cmp	r3, #255	; 0xff
 8004474:	d911      	bls.n	800449a <I2C_Mem_ISR_DMA+0x1b6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	22ff      	movs	r2, #255	; 0xff
 800447a:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004480:	b299      	uxth	r1, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004486:	b2da      	uxtb	r2, r3
 8004488:	2380      	movs	r3, #128	; 0x80
 800448a:	045c      	lsls	r4, r3, #17
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	0023      	movs	r3, r4
 8004494:	f000 febe 	bl	8005214 <I2C_TransferConfig>
 8004498:	e012      	b.n	80044c0 <I2C_Mem_ISR_DMA+0x1dc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800449e:	b29a      	uxth	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044a8:	b299      	uxth	r1, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ae:	b2da      	uxtb	r2, r3
 80044b0:	2380      	movs	r3, #128	; 0x80
 80044b2:	049c      	lsls	r4, r3, #18
 80044b4:	68f8      	ldr	r0, [r7, #12]
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	9300      	str	r3, [sp, #0]
 80044ba:	0023      	movs	r3, r4
 80044bc:	f000 feaa 	bl	8005214 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2241      	movs	r2, #65	; 0x41
 80044d6:	5c9b      	ldrb	r3, [r3, r2]
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b22      	cmp	r3, #34	; 0x22
 80044dc:	d109      	bne.n	80044f2 <I2C_Mem_ISR_DMA+0x20e>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	2180      	movs	r1, #128	; 0x80
 80044ea:	0209      	lsls	r1, r1, #8
 80044ec:	430a      	orrs	r2, r1
 80044ee:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044f0:	e01b      	b.n	800452a <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2180      	movs	r1, #128	; 0x80
 80044fe:	01c9      	lsls	r1, r1, #7
 8004500:	430a      	orrs	r2, r1
 8004502:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004504:	e011      	b.n	800452a <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	095b      	lsrs	r3, r3, #5
 800450a:	001a      	movs	r2, r3
 800450c:	2301      	movs	r3, #1
 800450e:	4013      	ands	r3, r2
 8004510:	d00b      	beq.n	800452a <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	095b      	lsrs	r3, r3, #5
 8004516:	001a      	movs	r2, r3
 8004518:	2301      	movs	r3, #1
 800451a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800451c:	d005      	beq.n	800452a <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	0011      	movs	r1, r2
 8004524:	0018      	movs	r0, r3
 8004526:	f000 fa4f 	bl	80049c8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2240      	movs	r2, #64	; 0x40
 800452e:	2100      	movs	r1, #0
 8004530:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	0018      	movs	r0, r3
 8004536:	46bd      	mov	sp, r7
 8004538:	b007      	add	sp, #28
 800453a:	bd90      	pop	{r4, r7, pc}
 800453c:	80002000 	.word	0x80002000
 8004540:	80002400 	.word	0x80002400

08004544 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004554:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2240      	movs	r2, #64	; 0x40
 800455e:	5c9b      	ldrb	r3, [r3, r2]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d101      	bne.n	8004568 <I2C_Slave_ISR_DMA+0x24>
 8004564:	2302      	movs	r3, #2
 8004566:	e0dd      	b.n	8004724 <I2C_Slave_ISR_DMA+0x1e0>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2240      	movs	r2, #64	; 0x40
 800456c:	2101      	movs	r1, #1
 800456e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	095b      	lsrs	r3, r3, #5
 8004574:	001a      	movs	r2, r3
 8004576:	2301      	movs	r3, #1
 8004578:	4013      	ands	r3, r2
 800457a:	d00b      	beq.n	8004594 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	095b      	lsrs	r3, r3, #5
 8004580:	001a      	movs	r2, r3
 8004582:	2301      	movs	r3, #1
 8004584:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004586:	d005      	beq.n	8004594 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004588:	68ba      	ldr	r2, [r7, #8]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	0011      	movs	r1, r2
 800458e:	0018      	movs	r0, r3
 8004590:	f000 faec 	bl	8004b6c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	091b      	lsrs	r3, r3, #4
 8004598:	001a      	movs	r2, r3
 800459a:	2301      	movs	r3, #1
 800459c:	4013      	ands	r3, r2
 800459e:	d100      	bne.n	80045a2 <I2C_Slave_ISR_DMA+0x5e>
 80045a0:	e0a9      	b.n	80046f6 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	091b      	lsrs	r3, r3, #4
 80045a6:	001a      	movs	r2, r3
 80045a8:	2301      	movs	r3, #1
 80045aa:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80045ac:	d100      	bne.n	80045b0 <I2C_Slave_ISR_DMA+0x6c>
 80045ae:	e0a2      	b.n	80046f6 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	0b9b      	lsrs	r3, r3, #14
 80045b4:	001a      	movs	r2, r3
 80045b6:	2301      	movs	r3, #1
 80045b8:	4013      	ands	r3, r2
 80045ba:	d106      	bne.n	80045ca <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	0bdb      	lsrs	r3, r3, #15
 80045c0:	001a      	movs	r2, r3
 80045c2:	2301      	movs	r3, #1
 80045c4:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80045c6:	d100      	bne.n	80045ca <I2C_Slave_ISR_DMA+0x86>
 80045c8:	e08e      	b.n	80046e8 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00d      	beq.n	80045ee <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	0bdb      	lsrs	r3, r3, #15
 80045d6:	001a      	movs	r2, r3
 80045d8:	2301      	movs	r3, #1
 80045da:	4013      	ands	r3, r2
 80045dc:	d007      	beq.n	80045ee <I2C_Slave_ISR_DMA+0xaa>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 80045ea:	2301      	movs	r3, #1
 80045ec:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00d      	beq.n	8004612 <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	0b9b      	lsrs	r3, r3, #14
 80045fa:	001a      	movs	r2, r3
 80045fc:	2301      	movs	r3, #1
 80045fe:	4013      	ands	r3, r2
 8004600:	d007      	beq.n	8004612 <I2C_Slave_ISR_DMA+0xce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d101      	bne.n	8004612 <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 800460e:	2301      	movs	r3, #1
 8004610:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d12d      	bne.n	8004674 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2241      	movs	r2, #65	; 0x41
 800461c:	5c9b      	ldrb	r3, [r3, r2]
 800461e:	b2db      	uxtb	r3, r3
 8004620:	2b28      	cmp	r3, #40	; 0x28
 8004622:	d10b      	bne.n	800463c <I2C_Slave_ISR_DMA+0xf8>
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	2380      	movs	r3, #128	; 0x80
 8004628:	049b      	lsls	r3, r3, #18
 800462a:	429a      	cmp	r2, r3
 800462c:	d106      	bne.n	800463c <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800462e:	68ba      	ldr	r2, [r7, #8]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	0011      	movs	r1, r2
 8004634:	0018      	movs	r0, r3
 8004636:	f000 fbbd 	bl	8004db4 <I2C_ITListenCplt>
 800463a:	e054      	b.n	80046e6 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2241      	movs	r2, #65	; 0x41
 8004640:	5c9b      	ldrb	r3, [r3, r2]
 8004642:	b2db      	uxtb	r3, r3
 8004644:	2b29      	cmp	r3, #41	; 0x29
 8004646:	d110      	bne.n	800466a <I2C_Slave_ISR_DMA+0x126>
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	4a38      	ldr	r2, [pc, #224]	; (800472c <I2C_Slave_ISR_DMA+0x1e8>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d00c      	beq.n	800466a <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2210      	movs	r2, #16
 8004656:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	0018      	movs	r0, r3
 800465c:	f000 fd2f 	bl	80050be <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	0018      	movs	r0, r3
 8004664:	f000 f94a 	bl	80048fc <I2C_ITSlaveSeqCplt>
 8004668:	e03d      	b.n	80046e6 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2210      	movs	r2, #16
 8004670:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004672:	e03e      	b.n	80046f2 <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2210      	movs	r2, #16
 800467a:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004680:	2204      	movs	r2, #4
 8004682:	431a      	orrs	r2, r3
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004688:	2317      	movs	r3, #23
 800468a:	18fb      	adds	r3, r7, r3
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	2141      	movs	r1, #65	; 0x41
 8004690:	5c52      	ldrb	r2, [r2, r1]
 8004692:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d004      	beq.n	80046a4 <I2C_Slave_ISR_DMA+0x160>
 800469a:	69ba      	ldr	r2, [r7, #24]
 800469c:	2380      	movs	r3, #128	; 0x80
 800469e:	045b      	lsls	r3, r3, #17
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d126      	bne.n	80046f2 <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80046a4:	2217      	movs	r2, #23
 80046a6:	18bb      	adds	r3, r7, r2
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	2b21      	cmp	r3, #33	; 0x21
 80046ac:	d003      	beq.n	80046b6 <I2C_Slave_ISR_DMA+0x172>
 80046ae:	18bb      	adds	r3, r7, r2
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	2b29      	cmp	r3, #41	; 0x29
 80046b4:	d103      	bne.n	80046be <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2221      	movs	r2, #33	; 0x21
 80046ba:	631a      	str	r2, [r3, #48]	; 0x30
 80046bc:	e00b      	b.n	80046d6 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80046be:	2217      	movs	r2, #23
 80046c0:	18bb      	adds	r3, r7, r2
 80046c2:	781b      	ldrb	r3, [r3, #0]
 80046c4:	2b22      	cmp	r3, #34	; 0x22
 80046c6:	d003      	beq.n	80046d0 <I2C_Slave_ISR_DMA+0x18c>
 80046c8:	18bb      	adds	r3, r7, r2
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	2b2a      	cmp	r3, #42	; 0x2a
 80046ce:	d102      	bne.n	80046d6 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2222      	movs	r2, #34	; 0x22
 80046d4:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	0011      	movs	r1, r2
 80046de:	0018      	movs	r0, r3
 80046e0:	f000 fbc2 	bl	8004e68 <I2C_ITError>
      if (treatdmanack == 1U)
 80046e4:	e005      	b.n	80046f2 <I2C_Slave_ISR_DMA+0x1ae>
 80046e6:	e004      	b.n	80046f2 <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2210      	movs	r2, #16
 80046ee:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046f0:	e013      	b.n	800471a <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 80046f2:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046f4:	e011      	b.n	800471a <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	08db      	lsrs	r3, r3, #3
 80046fa:	001a      	movs	r2, r3
 80046fc:	2301      	movs	r3, #1
 80046fe:	4013      	ands	r3, r2
 8004700:	d00b      	beq.n	800471a <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	08db      	lsrs	r3, r3, #3
 8004706:	001a      	movs	r2, r3
 8004708:	2301      	movs	r3, #1
 800470a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800470c:	d005      	beq.n	800471a <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	0011      	movs	r1, r2
 8004714:	0018      	movs	r0, r3
 8004716:	f000 f80b 	bl	8004730 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2240      	movs	r2, #64	; 0x40
 800471e:	2100      	movs	r1, #0
 8004720:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	0018      	movs	r0, r3
 8004726:	46bd      	mov	sp, r7
 8004728:	b008      	add	sp, #32
 800472a:	bd80      	pop	{r7, pc}
 800472c:	ffff0000 	.word	0xffff0000

08004730 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004730:	b5b0      	push	{r4, r5, r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2241      	movs	r2, #65	; 0x41
 800473e:	5c9b      	ldrb	r3, [r3, r2]
 8004740:	b2db      	uxtb	r3, r3
 8004742:	001a      	movs	r2, r3
 8004744:	2328      	movs	r3, #40	; 0x28
 8004746:	4013      	ands	r3, r2
 8004748:	2b28      	cmp	r3, #40	; 0x28
 800474a:	d000      	beq.n	800474e <I2C_ITAddrCplt+0x1e>
 800474c:	e088      	b.n	8004860 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	0c1b      	lsrs	r3, r3, #16
 8004756:	b2da      	uxtb	r2, r3
 8004758:	250f      	movs	r5, #15
 800475a:	197b      	adds	r3, r7, r5
 800475c:	2101      	movs	r1, #1
 800475e:	400a      	ands	r2, r1
 8004760:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	0c1b      	lsrs	r3, r3, #16
 800476a:	b29a      	uxth	r2, r3
 800476c:	200c      	movs	r0, #12
 800476e:	183b      	adds	r3, r7, r0
 8004770:	21fe      	movs	r1, #254	; 0xfe
 8004772:	400a      	ands	r2, r1
 8004774:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	b29a      	uxth	r2, r3
 800477e:	240a      	movs	r4, #10
 8004780:	193b      	adds	r3, r7, r4
 8004782:	0592      	lsls	r2, r2, #22
 8004784:	0d92      	lsrs	r2, r2, #22
 8004786:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	b29a      	uxth	r2, r3
 8004790:	2308      	movs	r3, #8
 8004792:	18fb      	adds	r3, r7, r3
 8004794:	21fe      	movs	r1, #254	; 0xfe
 8004796:	400a      	ands	r2, r1
 8004798:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d148      	bne.n	8004834 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80047a2:	0021      	movs	r1, r4
 80047a4:	187b      	adds	r3, r7, r1
 80047a6:	881b      	ldrh	r3, [r3, #0]
 80047a8:	09db      	lsrs	r3, r3, #7
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	183b      	adds	r3, r7, r0
 80047ae:	881b      	ldrh	r3, [r3, #0]
 80047b0:	4053      	eors	r3, r2
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	001a      	movs	r2, r3
 80047b6:	2306      	movs	r3, #6
 80047b8:	4013      	ands	r3, r2
 80047ba:	d120      	bne.n	80047fe <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80047bc:	183b      	adds	r3, r7, r0
 80047be:	187a      	adds	r2, r7, r1
 80047c0:	8812      	ldrh	r2, [r2, #0]
 80047c2:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d14c      	bne.n	8004870 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2200      	movs	r2, #0
 80047da:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2208      	movs	r2, #8
 80047e2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2240      	movs	r2, #64	; 0x40
 80047e8:	2100      	movs	r1, #0
 80047ea:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80047ec:	183b      	adds	r3, r7, r0
 80047ee:	881a      	ldrh	r2, [r3, #0]
 80047f0:	197b      	adds	r3, r7, r5
 80047f2:	7819      	ldrb	r1, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	0018      	movs	r0, r3
 80047f8:	f7ff f9e2 	bl	8003bc0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80047fc:	e038      	b.n	8004870 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80047fe:	240c      	movs	r4, #12
 8004800:	193b      	adds	r3, r7, r4
 8004802:	2208      	movs	r2, #8
 8004804:	18ba      	adds	r2, r7, r2
 8004806:	8812      	ldrh	r2, [r2, #0]
 8004808:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800480a:	2380      	movs	r3, #128	; 0x80
 800480c:	021a      	lsls	r2, r3, #8
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	0011      	movs	r1, r2
 8004812:	0018      	movs	r0, r3
 8004814:	f000 fdc6 	bl	80053a4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2240      	movs	r2, #64	; 0x40
 800481c:	2100      	movs	r1, #0
 800481e:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004820:	193b      	adds	r3, r7, r4
 8004822:	881a      	ldrh	r2, [r3, #0]
 8004824:	230f      	movs	r3, #15
 8004826:	18fb      	adds	r3, r7, r3
 8004828:	7819      	ldrb	r1, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	0018      	movs	r0, r3
 800482e:	f7ff f9c7 	bl	8003bc0 <HAL_I2C_AddrCallback>
}
 8004832:	e01d      	b.n	8004870 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004834:	2380      	movs	r3, #128	; 0x80
 8004836:	021a      	lsls	r2, r3, #8
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	0011      	movs	r1, r2
 800483c:	0018      	movs	r0, r3
 800483e:	f000 fdb1 	bl	80053a4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2240      	movs	r2, #64	; 0x40
 8004846:	2100      	movs	r1, #0
 8004848:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800484a:	230c      	movs	r3, #12
 800484c:	18fb      	adds	r3, r7, r3
 800484e:	881a      	ldrh	r2, [r3, #0]
 8004850:	230f      	movs	r3, #15
 8004852:	18fb      	adds	r3, r7, r3
 8004854:	7819      	ldrb	r1, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	0018      	movs	r0, r3
 800485a:	f7ff f9b1 	bl	8003bc0 <HAL_I2C_AddrCallback>
}
 800485e:	e007      	b.n	8004870 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2208      	movs	r2, #8
 8004866:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2240      	movs	r2, #64	; 0x40
 800486c:	2100      	movs	r1, #0
 800486e:	5499      	strb	r1, [r3, r2]
}
 8004870:	46c0      	nop			; (mov r8, r8)
 8004872:	46bd      	mov	sp, r7
 8004874:	b004      	add	sp, #16
 8004876:	bdb0      	pop	{r4, r5, r7, pc}

08004878 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2242      	movs	r2, #66	; 0x42
 8004884:	2100      	movs	r1, #0
 8004886:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2241      	movs	r2, #65	; 0x41
 800488c:	5c9b      	ldrb	r3, [r3, r2]
 800488e:	b2db      	uxtb	r3, r3
 8004890:	2b21      	cmp	r3, #33	; 0x21
 8004892:	d117      	bne.n	80048c4 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2241      	movs	r2, #65	; 0x41
 8004898:	2120      	movs	r1, #32
 800489a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2211      	movs	r2, #17
 80048a0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2101      	movs	r1, #1
 80048ac:	0018      	movs	r0, r3
 80048ae:	f000 fd79 	bl	80053a4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2240      	movs	r2, #64	; 0x40
 80048b6:	2100      	movs	r1, #0
 80048b8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	0018      	movs	r0, r3
 80048be:	f7fd fe79 	bl	80025b4 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048c2:	e016      	b.n	80048f2 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2241      	movs	r2, #65	; 0x41
 80048c8:	2120      	movs	r1, #32
 80048ca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2212      	movs	r2, #18
 80048d0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2102      	movs	r1, #2
 80048dc:	0018      	movs	r0, r3
 80048de:	f000 fd61 	bl	80053a4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2240      	movs	r2, #64	; 0x40
 80048e6:	2100      	movs	r1, #0
 80048e8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	0018      	movs	r0, r3
 80048ee:	f7ff f94f 	bl	8003b90 <HAL_I2C_MasterRxCpltCallback>
}
 80048f2:	46c0      	nop			; (mov r8, r8)
 80048f4:	46bd      	mov	sp, r7
 80048f6:	b002      	add	sp, #8
 80048f8:	bd80      	pop	{r7, pc}
	...

080048fc <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2242      	movs	r2, #66	; 0x42
 8004910:	2100      	movs	r1, #0
 8004912:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	0b9b      	lsrs	r3, r3, #14
 8004918:	001a      	movs	r2, r3
 800491a:	2301      	movs	r3, #1
 800491c:	4013      	ands	r3, r2
 800491e:	d008      	beq.n	8004932 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4925      	ldr	r1, [pc, #148]	; (80049c0 <I2C_ITSlaveSeqCplt+0xc4>)
 800492c:	400a      	ands	r2, r1
 800492e:	601a      	str	r2, [r3, #0]
 8004930:	e00d      	b.n	800494e <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	0bdb      	lsrs	r3, r3, #15
 8004936:	001a      	movs	r2, r3
 8004938:	2301      	movs	r3, #1
 800493a:	4013      	ands	r3, r2
 800493c:	d007      	beq.n	800494e <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	491e      	ldr	r1, [pc, #120]	; (80049c4 <I2C_ITSlaveSeqCplt+0xc8>)
 800494a:	400a      	ands	r2, r1
 800494c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2241      	movs	r2, #65	; 0x41
 8004952:	5c9b      	ldrb	r3, [r3, r2]
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b29      	cmp	r3, #41	; 0x29
 8004958:	d114      	bne.n	8004984 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2241      	movs	r2, #65	; 0x41
 800495e:	2128      	movs	r1, #40	; 0x28
 8004960:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2221      	movs	r2, #33	; 0x21
 8004966:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2101      	movs	r1, #1
 800496c:	0018      	movs	r0, r3
 800496e:	f000 fd19 	bl	80053a4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2240      	movs	r2, #64	; 0x40
 8004976:	2100      	movs	r1, #0
 8004978:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	0018      	movs	r0, r3
 800497e:	f7ff f90f 	bl	8003ba0 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004982:	e019      	b.n	80049b8 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2241      	movs	r2, #65	; 0x41
 8004988:	5c9b      	ldrb	r3, [r3, r2]
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b2a      	cmp	r3, #42	; 0x2a
 800498e:	d113      	bne.n	80049b8 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2241      	movs	r2, #65	; 0x41
 8004994:	2128      	movs	r1, #40	; 0x28
 8004996:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2222      	movs	r2, #34	; 0x22
 800499c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2102      	movs	r1, #2
 80049a2:	0018      	movs	r0, r3
 80049a4:	f000 fcfe 	bl	80053a4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2240      	movs	r2, #64	; 0x40
 80049ac:	2100      	movs	r1, #0
 80049ae:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	0018      	movs	r0, r3
 80049b4:	f7ff f8fc 	bl	8003bb0 <HAL_I2C_SlaveRxCpltCallback>
}
 80049b8:	46c0      	nop			; (mov r8, r8)
 80049ba:	46bd      	mov	sp, r7
 80049bc:	b004      	add	sp, #16
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	ffffbfff 	.word	0xffffbfff
 80049c4:	ffff7fff 	.word	0xffff7fff

080049c8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b086      	sub	sp, #24
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2220      	movs	r2, #32
 80049dc:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2241      	movs	r2, #65	; 0x41
 80049e2:	5c9b      	ldrb	r3, [r3, r2]
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b21      	cmp	r3, #33	; 0x21
 80049e8:	d108      	bne.n	80049fc <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2101      	movs	r1, #1
 80049ee:	0018      	movs	r0, r3
 80049f0:	f000 fcd8 	bl	80053a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2211      	movs	r2, #17
 80049f8:	631a      	str	r2, [r3, #48]	; 0x30
 80049fa:	e00d      	b.n	8004a18 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2241      	movs	r2, #65	; 0x41
 8004a00:	5c9b      	ldrb	r3, [r3, r2]
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b22      	cmp	r3, #34	; 0x22
 8004a06:	d107      	bne.n	8004a18 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2102      	movs	r1, #2
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	f000 fcc9 	bl	80053a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2212      	movs	r2, #18
 8004a16:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4950      	ldr	r1, [pc, #320]	; (8004b64 <I2C_ITMasterCplt+0x19c>)
 8004a24:	400a      	ands	r2, r1
 8004a26:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a4d      	ldr	r2, [pc, #308]	; (8004b68 <I2C_ITMasterCplt+0x1a0>)
 8004a32:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	091b      	lsrs	r3, r3, #4
 8004a38:	001a      	movs	r2, r3
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	d009      	beq.n	8004a54 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2210      	movs	r2, #16
 8004a46:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4c:	2204      	movs	r2, #4
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2241      	movs	r2, #65	; 0x41
 8004a58:	5c9b      	ldrb	r3, [r3, r2]
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	2b60      	cmp	r3, #96	; 0x60
 8004a5e:	d10b      	bne.n	8004a78 <I2C_ITMasterCplt+0xb0>
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	089b      	lsrs	r3, r3, #2
 8004a64:	001a      	movs	r2, r3
 8004a66:	2301      	movs	r3, #1
 8004a68:	4013      	ands	r3, r2
 8004a6a:	d005      	beq.n	8004a78 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004a76:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	f000 fb1f 	bl	80050be <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a84:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2241      	movs	r2, #65	; 0x41
 8004a8a:	5c9b      	ldrb	r3, [r3, r2]
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b60      	cmp	r3, #96	; 0x60
 8004a90:	d002      	beq.n	8004a98 <I2C_ITMasterCplt+0xd0>
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d007      	beq.n	8004aa8 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	0011      	movs	r1, r2
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	f000 f9e1 	bl	8004e68 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004aa6:	e058      	b.n	8004b5a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2241      	movs	r2, #65	; 0x41
 8004aac:	5c9b      	ldrb	r3, [r3, r2]
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	2b21      	cmp	r3, #33	; 0x21
 8004ab2:	d126      	bne.n	8004b02 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2241      	movs	r2, #65	; 0x41
 8004ab8:	2120      	movs	r1, #32
 8004aba:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2242      	movs	r2, #66	; 0x42
 8004ac6:	5c9b      	ldrb	r3, [r3, r2]
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b40      	cmp	r3, #64	; 0x40
 8004acc:	d10c      	bne.n	8004ae8 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2242      	movs	r2, #66	; 0x42
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2240      	movs	r2, #64	; 0x40
 8004ada:	2100      	movs	r1, #0
 8004adc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	f7ff f885 	bl	8003bf0 <HAL_I2C_MemTxCpltCallback>
}
 8004ae6:	e038      	b.n	8004b5a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2242      	movs	r2, #66	; 0x42
 8004aec:	2100      	movs	r1, #0
 8004aee:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2240      	movs	r2, #64	; 0x40
 8004af4:	2100      	movs	r1, #0
 8004af6:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	0018      	movs	r0, r3
 8004afc:	f7fd fd5a 	bl	80025b4 <HAL_I2C_MasterTxCpltCallback>
}
 8004b00:	e02b      	b.n	8004b5a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2241      	movs	r2, #65	; 0x41
 8004b06:	5c9b      	ldrb	r3, [r3, r2]
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	2b22      	cmp	r3, #34	; 0x22
 8004b0c:	d125      	bne.n	8004b5a <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2241      	movs	r2, #65	; 0x41
 8004b12:	2120      	movs	r1, #32
 8004b14:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2242      	movs	r2, #66	; 0x42
 8004b20:	5c9b      	ldrb	r3, [r3, r2]
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b40      	cmp	r3, #64	; 0x40
 8004b26:	d10c      	bne.n	8004b42 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2242      	movs	r2, #66	; 0x42
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2240      	movs	r2, #64	; 0x40
 8004b34:	2100      	movs	r1, #0
 8004b36:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	0018      	movs	r0, r3
 8004b3c:	f7ff f860 	bl	8003c00 <HAL_I2C_MemRxCpltCallback>
}
 8004b40:	e00b      	b.n	8004b5a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2242      	movs	r2, #66	; 0x42
 8004b46:	2100      	movs	r1, #0
 8004b48:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2240      	movs	r2, #64	; 0x40
 8004b4e:	2100      	movs	r1, #0
 8004b50:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	0018      	movs	r0, r3
 8004b56:	f7ff f81b 	bl	8003b90 <HAL_I2C_MasterRxCpltCallback>
}
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	b006      	add	sp, #24
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	46c0      	nop			; (mov r8, r8)
 8004b64:	fe00e800 	.word	0xfe00e800
 8004b68:	ffff0000 	.word	0xffff0000

08004b6c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b086      	sub	sp, #24
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004b82:	200f      	movs	r0, #15
 8004b84:	183b      	adds	r3, r7, r0
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	2141      	movs	r1, #65	; 0x41
 8004b8a:	5c52      	ldrb	r2, [r2, r1]
 8004b8c:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2220      	movs	r2, #32
 8004b94:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b96:	183b      	adds	r3, r7, r0
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	2b21      	cmp	r3, #33	; 0x21
 8004b9c:	d003      	beq.n	8004ba6 <I2C_ITSlaveCplt+0x3a>
 8004b9e:	183b      	adds	r3, r7, r0
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	2b29      	cmp	r3, #41	; 0x29
 8004ba4:	d109      	bne.n	8004bba <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004ba6:	4a7d      	ldr	r2, [pc, #500]	; (8004d9c <I2C_ITSlaveCplt+0x230>)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	0011      	movs	r1, r2
 8004bac:	0018      	movs	r0, r3
 8004bae:	f000 fbf9 	bl	80053a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2221      	movs	r2, #33	; 0x21
 8004bb6:	631a      	str	r2, [r3, #48]	; 0x30
 8004bb8:	e011      	b.n	8004bde <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004bba:	220f      	movs	r2, #15
 8004bbc:	18bb      	adds	r3, r7, r2
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b22      	cmp	r3, #34	; 0x22
 8004bc2:	d003      	beq.n	8004bcc <I2C_ITSlaveCplt+0x60>
 8004bc4:	18bb      	adds	r3, r7, r2
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	2b2a      	cmp	r3, #42	; 0x2a
 8004bca:	d108      	bne.n	8004bde <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004bcc:	4a74      	ldr	r2, [pc, #464]	; (8004da0 <I2C_ITSlaveCplt+0x234>)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	0011      	movs	r1, r2
 8004bd2:	0018      	movs	r0, r3
 8004bd4:	f000 fbe6 	bl	80053a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2222      	movs	r2, #34	; 0x22
 8004bdc:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	685a      	ldr	r2, [r3, #4]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2180      	movs	r1, #128	; 0x80
 8004bea:	0209      	lsls	r1, r1, #8
 8004bec:	430a      	orrs	r2, r1
 8004bee:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	496a      	ldr	r1, [pc, #424]	; (8004da4 <I2C_ITSlaveCplt+0x238>)
 8004bfc:	400a      	ands	r2, r1
 8004bfe:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	0018      	movs	r0, r3
 8004c04:	f000 fa5b 	bl	80050be <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	0b9b      	lsrs	r3, r3, #14
 8004c0c:	001a      	movs	r2, r3
 8004c0e:	2301      	movs	r3, #1
 8004c10:	4013      	ands	r3, r2
 8004c12:	d013      	beq.n	8004c3c <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4962      	ldr	r1, [pc, #392]	; (8004da8 <I2C_ITSlaveCplt+0x23c>)
 8004c20:	400a      	ands	r2, r1
 8004c22:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d020      	beq.n	8004c6e <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	b29a      	uxth	r2, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c3a:	e018      	b.n	8004c6e <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	0bdb      	lsrs	r3, r3, #15
 8004c40:	001a      	movs	r2, r3
 8004c42:	2301      	movs	r3, #1
 8004c44:	4013      	ands	r3, r2
 8004c46:	d012      	beq.n	8004c6e <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4956      	ldr	r1, [pc, #344]	; (8004dac <I2C_ITSlaveCplt+0x240>)
 8004c54:	400a      	ands	r2, r1
 8004c56:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d006      	beq.n	8004c6e <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	089b      	lsrs	r3, r3, #2
 8004c72:	001a      	movs	r2, r3
 8004c74:	2301      	movs	r3, #1
 8004c76:	4013      	ands	r3, r2
 8004c78:	d020      	beq.n	8004cbc <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	2204      	movs	r2, #4
 8004c7e:	4393      	bics	r3, r2
 8004c80:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8c:	b2d2      	uxtb	r2, r2
 8004c8e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c94:	1c5a      	adds	r2, r3, #1
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00c      	beq.n	8004cbc <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ca6:	3b01      	subs	r3, #1
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d005      	beq.n	8004cd2 <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cca:	2204      	movs	r2, #4
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2242      	movs	r2, #66	; 0x42
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d013      	beq.n	8004d10 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	0011      	movs	r1, r2
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f000 f8b9 	bl	8004e68 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2241      	movs	r2, #65	; 0x41
 8004cfa:	5c9b      	ldrb	r3, [r3, r2]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	2b28      	cmp	r3, #40	; 0x28
 8004d00:	d147      	bne.n	8004d92 <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	0011      	movs	r1, r2
 8004d08:	0018      	movs	r0, r3
 8004d0a:	f000 f853 	bl	8004db4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004d0e:	e040      	b.n	8004d92 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d14:	4a26      	ldr	r2, [pc, #152]	; (8004db0 <I2C_ITSlaveCplt+0x244>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d016      	beq.n	8004d48 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	f7ff fded 	bl	80048fc <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a22      	ldr	r2, [pc, #136]	; (8004db0 <I2C_ITSlaveCplt+0x244>)
 8004d26:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2241      	movs	r2, #65	; 0x41
 8004d2c:	2120      	movs	r1, #32
 8004d2e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2240      	movs	r2, #64	; 0x40
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	0018      	movs	r0, r3
 8004d42:	f7fe ff4d 	bl	8003be0 <HAL_I2C_ListenCpltCallback>
}
 8004d46:	e024      	b.n	8004d92 <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2241      	movs	r2, #65	; 0x41
 8004d4c:	5c9b      	ldrb	r3, [r3, r2]
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b22      	cmp	r3, #34	; 0x22
 8004d52:	d10f      	bne.n	8004d74 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2241      	movs	r2, #65	; 0x41
 8004d58:	2120      	movs	r1, #32
 8004d5a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2240      	movs	r2, #64	; 0x40
 8004d66:	2100      	movs	r1, #0
 8004d68:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	0018      	movs	r0, r3
 8004d6e:	f7fe ff1f 	bl	8003bb0 <HAL_I2C_SlaveRxCpltCallback>
}
 8004d72:	e00e      	b.n	8004d92 <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2241      	movs	r2, #65	; 0x41
 8004d78:	2120      	movs	r1, #32
 8004d7a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2240      	movs	r2, #64	; 0x40
 8004d86:	2100      	movs	r1, #0
 8004d88:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	0018      	movs	r0, r3
 8004d8e:	f7fe ff07 	bl	8003ba0 <HAL_I2C_SlaveTxCpltCallback>
}
 8004d92:	46c0      	nop			; (mov r8, r8)
 8004d94:	46bd      	mov	sp, r7
 8004d96:	b006      	add	sp, #24
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	46c0      	nop			; (mov r8, r8)
 8004d9c:	00008001 	.word	0x00008001
 8004da0:	00008002 	.word	0x00008002
 8004da4:	fe00e800 	.word	0xfe00e800
 8004da8:	ffffbfff 	.word	0xffffbfff
 8004dac:	ffff7fff 	.word	0xffff7fff
 8004db0:	ffff0000 	.word	0xffff0000

08004db4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a27      	ldr	r2, [pc, #156]	; (8004e60 <I2C_ITListenCplt+0xac>)
 8004dc2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2241      	movs	r2, #65	; 0x41
 8004dce:	2120      	movs	r1, #32
 8004dd0:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2242      	movs	r2, #66	; 0x42
 8004dd6:	2100      	movs	r1, #0
 8004dd8:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	089b      	lsrs	r3, r3, #2
 8004de4:	001a      	movs	r2, r3
 8004de6:	2301      	movs	r3, #1
 8004de8:	4013      	ands	r3, r2
 8004dea:	d022      	beq.n	8004e32 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df6:	b2d2      	uxtb	r2, r2
 8004df8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfe:	1c5a      	adds	r2, r3, #1
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d012      	beq.n	8004e32 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e10:	3b01      	subs	r3, #1
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e2a:	2204      	movs	r2, #4
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004e32:	4a0c      	ldr	r2, [pc, #48]	; (8004e64 <I2C_ITListenCplt+0xb0>)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	0011      	movs	r1, r2
 8004e38:	0018      	movs	r0, r3
 8004e3a:	f000 fab3 	bl	80053a4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	2210      	movs	r2, #16
 8004e44:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2240      	movs	r2, #64	; 0x40
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	0018      	movs	r0, r3
 8004e52:	f7fe fec5 	bl	8003be0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004e56:	46c0      	nop			; (mov r8, r8)
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	b002      	add	sp, #8
 8004e5c:	bd80      	pop	{r7, pc}
 8004e5e:	46c0      	nop			; (mov r8, r8)
 8004e60:	ffff0000 	.word	0xffff0000
 8004e64:	00008003 	.word	0x00008003

08004e68 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b084      	sub	sp, #16
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e72:	200f      	movs	r0, #15
 8004e74:	183b      	adds	r3, r7, r0
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	2141      	movs	r1, #65	; 0x41
 8004e7a:	5c52      	ldrb	r2, [r2, r1]
 8004e7c:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2242      	movs	r2, #66	; 0x42
 8004e82:	2100      	movs	r1, #0
 8004e84:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a72      	ldr	r2, [pc, #456]	; (8005054 <I2C_ITError+0x1ec>)
 8004e8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	431a      	orrs	r2, r3
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004e9e:	183b      	adds	r3, r7, r0
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	2b28      	cmp	r3, #40	; 0x28
 8004ea4:	d007      	beq.n	8004eb6 <I2C_ITError+0x4e>
 8004ea6:	183b      	adds	r3, r7, r0
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	2b29      	cmp	r3, #41	; 0x29
 8004eac:	d003      	beq.n	8004eb6 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004eae:	183b      	adds	r3, r7, r0
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	2b2a      	cmp	r3, #42	; 0x2a
 8004eb4:	d10c      	bne.n	8004ed0 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2103      	movs	r1, #3
 8004eba:	0018      	movs	r0, r3
 8004ebc:	f000 fa72 	bl	80053a4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2241      	movs	r2, #65	; 0x41
 8004ec4:	2128      	movs	r1, #40	; 0x28
 8004ec6:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a63      	ldr	r2, [pc, #396]	; (8005058 <I2C_ITError+0x1f0>)
 8004ecc:	635a      	str	r2, [r3, #52]	; 0x34
 8004ece:	e032      	b.n	8004f36 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004ed0:	4a62      	ldr	r2, [pc, #392]	; (800505c <I2C_ITError+0x1f4>)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	0011      	movs	r1, r2
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f000 fa64 	bl	80053a4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	0018      	movs	r0, r3
 8004ee0:	f000 f8ed 	bl	80050be <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2241      	movs	r2, #65	; 0x41
 8004ee8:	5c9b      	ldrb	r3, [r3, r2]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b60      	cmp	r3, #96	; 0x60
 8004eee:	d01f      	beq.n	8004f30 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2241      	movs	r2, #65	; 0x41
 8004ef4:	2120      	movs	r1, #32
 8004ef6:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	2220      	movs	r2, #32
 8004f00:	4013      	ands	r3, r2
 8004f02:	2b20      	cmp	r3, #32
 8004f04:	d114      	bne.n	8004f30 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	2210      	movs	r2, #16
 8004f0e:	4013      	ands	r3, r2
 8004f10:	2b10      	cmp	r3, #16
 8004f12:	d109      	bne.n	8004f28 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2210      	movs	r2, #16
 8004f1a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f20:	2204      	movs	r2, #4
 8004f22:	431a      	orrs	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2220      	movs	r2, #32
 8004f2e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d03b      	beq.n	8004fbc <I2C_ITError+0x154>
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	2b11      	cmp	r3, #17
 8004f48:	d002      	beq.n	8004f50 <I2C_ITError+0xe8>
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	2b21      	cmp	r3, #33	; 0x21
 8004f4e:	d135      	bne.n	8004fbc <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	2380      	movs	r3, #128	; 0x80
 8004f58:	01db      	lsls	r3, r3, #7
 8004f5a:	401a      	ands	r2, r3
 8004f5c:	2380      	movs	r3, #128	; 0x80
 8004f5e:	01db      	lsls	r3, r3, #7
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d107      	bne.n	8004f74 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	493c      	ldr	r1, [pc, #240]	; (8005060 <I2C_ITError+0x1f8>)
 8004f70:	400a      	ands	r2, r1
 8004f72:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f7fe fa0e 	bl	800339a <HAL_DMA_GetState>
 8004f7e:	0003      	movs	r3, r0
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d016      	beq.n	8004fb2 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f88:	4a36      	ldr	r2, [pc, #216]	; (8005064 <I2C_ITError+0x1fc>)
 8004f8a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2240      	movs	r2, #64	; 0x40
 8004f90:	2100      	movs	r1, #0
 8004f92:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f98:	0018      	movs	r0, r3
 8004f9a:	f7fe f917 	bl	80031cc <HAL_DMA_Abort_IT>
 8004f9e:	1e03      	subs	r3, r0, #0
 8004fa0:	d051      	beq.n	8005046 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fac:	0018      	movs	r0, r3
 8004fae:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004fb0:	e049      	b.n	8005046 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	0018      	movs	r0, r3
 8004fb6:	f000 f859 	bl	800506c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004fba:	e044      	b.n	8005046 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d03b      	beq.n	800503c <I2C_ITError+0x1d4>
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	2b12      	cmp	r3, #18
 8004fc8:	d002      	beq.n	8004fd0 <I2C_ITError+0x168>
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	2b22      	cmp	r3, #34	; 0x22
 8004fce:	d135      	bne.n	800503c <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	2380      	movs	r3, #128	; 0x80
 8004fd8:	021b      	lsls	r3, r3, #8
 8004fda:	401a      	ands	r2, r3
 8004fdc:	2380      	movs	r3, #128	; 0x80
 8004fde:	021b      	lsls	r3, r3, #8
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d107      	bne.n	8004ff4 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	491e      	ldr	r1, [pc, #120]	; (8005068 <I2C_ITError+0x200>)
 8004ff0:	400a      	ands	r2, r1
 8004ff2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	f7fe f9ce 	bl	800339a <HAL_DMA_GetState>
 8004ffe:	0003      	movs	r3, r0
 8005000:	2b01      	cmp	r3, #1
 8005002:	d016      	beq.n	8005032 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005008:	4a16      	ldr	r2, [pc, #88]	; (8005064 <I2C_ITError+0x1fc>)
 800500a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2240      	movs	r2, #64	; 0x40
 8005010:	2100      	movs	r1, #0
 8005012:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005018:	0018      	movs	r0, r3
 800501a:	f7fe f8d7 	bl	80031cc <HAL_DMA_Abort_IT>
 800501e:	1e03      	subs	r3, r0, #0
 8005020:	d013      	beq.n	800504a <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005026:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800502c:	0018      	movs	r0, r3
 800502e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005030:	e00b      	b.n	800504a <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	0018      	movs	r0, r3
 8005036:	f000 f819 	bl	800506c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800503a:	e006      	b.n	800504a <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	0018      	movs	r0, r3
 8005040:	f000 f814 	bl	800506c <I2C_TreatErrorCallback>
  }
}
 8005044:	e002      	b.n	800504c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005046:	46c0      	nop			; (mov r8, r8)
 8005048:	e000      	b.n	800504c <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800504a:	46c0      	nop			; (mov r8, r8)
}
 800504c:	46c0      	nop			; (mov r8, r8)
 800504e:	46bd      	mov	sp, r7
 8005050:	b004      	add	sp, #16
 8005052:	bd80      	pop	{r7, pc}
 8005054:	ffff0000 	.word	0xffff0000
 8005058:	08003ea5 	.word	0x08003ea5
 800505c:	00008003 	.word	0x00008003
 8005060:	ffffbfff 	.word	0xffffbfff
 8005064:	080051d7 	.word	0x080051d7
 8005068:	ffff7fff 	.word	0xffff7fff

0800506c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2241      	movs	r2, #65	; 0x41
 8005078:	5c9b      	ldrb	r3, [r3, r2]
 800507a:	b2db      	uxtb	r3, r3
 800507c:	2b60      	cmp	r3, #96	; 0x60
 800507e:	d10f      	bne.n	80050a0 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2241      	movs	r2, #65	; 0x41
 8005084:	2120      	movs	r1, #32
 8005086:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2240      	movs	r2, #64	; 0x40
 8005092:	2100      	movs	r1, #0
 8005094:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	0018      	movs	r0, r3
 800509a:	f7fe fdb9 	bl	8003c10 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800509e:	e00a      	b.n	80050b6 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2240      	movs	r2, #64	; 0x40
 80050aa:	2100      	movs	r1, #0
 80050ac:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	0018      	movs	r0, r3
 80050b2:	f7fd fa8d 	bl	80025d0 <HAL_I2C_ErrorCallback>
}
 80050b6:	46c0      	nop			; (mov r8, r8)
 80050b8:	46bd      	mov	sp, r7
 80050ba:	b002      	add	sp, #8
 80050bc:	bd80      	pop	{r7, pc}

080050be <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b082      	sub	sp, #8
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	2202      	movs	r2, #2
 80050ce:	4013      	ands	r3, r2
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d103      	bne.n	80050dc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2200      	movs	r2, #0
 80050da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	2201      	movs	r2, #1
 80050e4:	4013      	ands	r3, r2
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d007      	beq.n	80050fa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	699a      	ldr	r2, [r3, #24]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2101      	movs	r1, #1
 80050f6:	430a      	orrs	r2, r1
 80050f8:	619a      	str	r2, [r3, #24]
  }
}
 80050fa:	46c0      	nop			; (mov r8, r8)
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b002      	add	sp, #8
 8005100:	bd80      	pop	{r7, pc}
	...

08005104 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005110:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4920      	ldr	r1, [pc, #128]	; (80051a0 <I2C_DMAMasterTransmitCplt+0x9c>)
 800511e:	400a      	ands	r2, r1
 8005120:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005126:	b29b      	uxth	r3, r3
 8005128:	2b00      	cmp	r3, #0
 800512a:	d105      	bne.n	8005138 <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2120      	movs	r1, #32
 8005130:	0018      	movs	r0, r3
 8005132:	f000 f8a9 	bl	8005288 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005136:	e02e      	b.n	8005196 <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513c:	68fa      	ldr	r2, [r7, #12]
 800513e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8005140:	189a      	adds	r2, r3, r2
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800514a:	b29b      	uxth	r3, r3
 800514c:	2bff      	cmp	r3, #255	; 0xff
 800514e:	d903      	bls.n	8005158 <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	22ff      	movs	r2, #255	; 0xff
 8005154:	851a      	strh	r2, [r3, #40]	; 0x28
 8005156:	e004      	b.n	8005162 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800515c:	b29a      	uxth	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516a:	0019      	movs	r1, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	3328      	adds	r3, #40	; 0x28
 8005172:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005178:	f7fd ff8a 	bl	8003090 <HAL_DMA_Start_IT>
 800517c:	1e03      	subs	r3, r0, #0
 800517e:	d005      	beq.n	800518c <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2110      	movs	r1, #16
 8005184:	0018      	movs	r0, r3
 8005186:	f7ff fe6f 	bl	8004e68 <I2C_ITError>
}
 800518a:	e004      	b.n	8005196 <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2140      	movs	r1, #64	; 0x40
 8005190:	0018      	movs	r0, r3
 8005192:	f000 f879 	bl	8005288 <I2C_Enable_IRQ>
}
 8005196:	46c0      	nop			; (mov r8, r8)
 8005198:	46bd      	mov	sp, r7
 800519a:	b004      	add	sp, #16
 800519c:	bd80      	pop	{r7, pc}
 800519e:	46c0      	nop			; (mov r8, r8)
 80051a0:	ffffbfff 	.word	0xffffbfff

080051a4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b0:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2180      	movs	r1, #128	; 0x80
 80051be:	0209      	lsls	r1, r1, #8
 80051c0:	430a      	orrs	r2, r1
 80051c2:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2110      	movs	r1, #16
 80051c8:	0018      	movs	r0, r3
 80051ca:	f7ff fe4d 	bl	8004e68 <I2C_ITError>
}
 80051ce:	46c0      	nop			; (mov r8, r8)
 80051d0:	46bd      	mov	sp, r7
 80051d2:	b004      	add	sp, #16
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b084      	sub	sp, #16
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d003      	beq.n	80051f4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f0:	2200      	movs	r2, #0
 80051f2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d003      	beq.n	8005204 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005200:	2200      	movs	r2, #0
 8005202:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	0018      	movs	r0, r3
 8005208:	f7ff ff30 	bl	800506c <I2C_TreatErrorCallback>
}
 800520c:	46c0      	nop			; (mov r8, r8)
 800520e:	46bd      	mov	sp, r7
 8005210:	b004      	add	sp, #16
 8005212:	bd80      	pop	{r7, pc}

08005214 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005214:	b590      	push	{r4, r7, lr}
 8005216:	b087      	sub	sp, #28
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	0008      	movs	r0, r1
 800521e:	0011      	movs	r1, r2
 8005220:	607b      	str	r3, [r7, #4]
 8005222:	240a      	movs	r4, #10
 8005224:	193b      	adds	r3, r7, r4
 8005226:	1c02      	adds	r2, r0, #0
 8005228:	801a      	strh	r2, [r3, #0]
 800522a:	2009      	movs	r0, #9
 800522c:	183b      	adds	r3, r7, r0
 800522e:	1c0a      	adds	r2, r1, #0
 8005230:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005232:	193b      	adds	r3, r7, r4
 8005234:	881b      	ldrh	r3, [r3, #0]
 8005236:	059b      	lsls	r3, r3, #22
 8005238:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800523a:	183b      	adds	r3, r7, r0
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	0419      	lsls	r1, r3, #16
 8005240:	23ff      	movs	r3, #255	; 0xff
 8005242:	041b      	lsls	r3, r3, #16
 8005244:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005246:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800524c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800524e:	4313      	orrs	r3, r2
 8005250:	005b      	lsls	r3, r3, #1
 8005252:	085b      	lsrs	r3, r3, #1
 8005254:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800525e:	0d51      	lsrs	r1, r2, #21
 8005260:	2280      	movs	r2, #128	; 0x80
 8005262:	00d2      	lsls	r2, r2, #3
 8005264:	400a      	ands	r2, r1
 8005266:	4907      	ldr	r1, [pc, #28]	; (8005284 <I2C_TransferConfig+0x70>)
 8005268:	430a      	orrs	r2, r1
 800526a:	43d2      	mvns	r2, r2
 800526c:	401a      	ands	r2, r3
 800526e:	0011      	movs	r1, r2
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	430a      	orrs	r2, r1
 8005278:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800527a:	46c0      	nop			; (mov r8, r8)
 800527c:	46bd      	mov	sp, r7
 800527e:	b007      	add	sp, #28
 8005280:	bd90      	pop	{r4, r7, pc}
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	03ff63ff 	.word	0x03ff63ff

08005288 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	000a      	movs	r2, r1
 8005292:	1cbb      	adds	r3, r7, #2
 8005294:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8005296:	2300      	movs	r3, #0
 8005298:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800529e:	4b3e      	ldr	r3, [pc, #248]	; (8005398 <I2C_Enable_IRQ+0x110>)
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d035      	beq.n	8005310 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80052a8:	4b3c      	ldr	r3, [pc, #240]	; (800539c <I2C_Enable_IRQ+0x114>)
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d030      	beq.n	8005310 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80052b2:	4b3b      	ldr	r3, [pc, #236]	; (80053a0 <I2C_Enable_IRQ+0x118>)
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d02b      	beq.n	8005310 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80052b8:	1cbb      	adds	r3, r7, #2
 80052ba:	2200      	movs	r2, #0
 80052bc:	5e9b      	ldrsh	r3, [r3, r2]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	da03      	bge.n	80052ca <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	22b8      	movs	r2, #184	; 0xb8
 80052c6:	4313      	orrs	r3, r2
 80052c8:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80052ca:	1cbb      	adds	r3, r7, #2
 80052cc:	881b      	ldrh	r3, [r3, #0]
 80052ce:	2201      	movs	r2, #1
 80052d0:	4013      	ands	r3, r2
 80052d2:	d003      	beq.n	80052dc <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	22f2      	movs	r2, #242	; 0xf2
 80052d8:	4313      	orrs	r3, r2
 80052da:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80052dc:	1cbb      	adds	r3, r7, #2
 80052de:	881b      	ldrh	r3, [r3, #0]
 80052e0:	2202      	movs	r2, #2
 80052e2:	4013      	ands	r3, r2
 80052e4:	d003      	beq.n	80052ee <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	22f4      	movs	r2, #244	; 0xf4
 80052ea:	4313      	orrs	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80052ee:	1cbb      	adds	r3, r7, #2
 80052f0:	881b      	ldrh	r3, [r3, #0]
 80052f2:	2b10      	cmp	r3, #16
 80052f4:	d103      	bne.n	80052fe <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2290      	movs	r2, #144	; 0x90
 80052fa:	4313      	orrs	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80052fe:	1cbb      	adds	r3, r7, #2
 8005300:	881b      	ldrh	r3, [r3, #0]
 8005302:	2b20      	cmp	r3, #32
 8005304:	d13c      	bne.n	8005380 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2220      	movs	r2, #32
 800530a:	4313      	orrs	r3, r2
 800530c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800530e:	e037      	b.n	8005380 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005310:	1cbb      	adds	r3, r7, #2
 8005312:	2200      	movs	r2, #0
 8005314:	5e9b      	ldrsh	r3, [r3, r2]
 8005316:	2b00      	cmp	r3, #0
 8005318:	da03      	bge.n	8005322 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	22b8      	movs	r2, #184	; 0xb8
 800531e:	4313      	orrs	r3, r2
 8005320:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005322:	1cbb      	adds	r3, r7, #2
 8005324:	881b      	ldrh	r3, [r3, #0]
 8005326:	2201      	movs	r2, #1
 8005328:	4013      	ands	r3, r2
 800532a:	d003      	beq.n	8005334 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	22f2      	movs	r2, #242	; 0xf2
 8005330:	4313      	orrs	r3, r2
 8005332:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005334:	1cbb      	adds	r3, r7, #2
 8005336:	881b      	ldrh	r3, [r3, #0]
 8005338:	2202      	movs	r2, #2
 800533a:	4013      	ands	r3, r2
 800533c:	d003      	beq.n	8005346 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	22f4      	movs	r2, #244	; 0xf4
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005346:	1cbb      	adds	r3, r7, #2
 8005348:	881b      	ldrh	r3, [r3, #0]
 800534a:	2b10      	cmp	r3, #16
 800534c:	d103      	bne.n	8005356 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2290      	movs	r2, #144	; 0x90
 8005352:	4313      	orrs	r3, r2
 8005354:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005356:	1cbb      	adds	r3, r7, #2
 8005358:	881b      	ldrh	r3, [r3, #0]
 800535a:	2b20      	cmp	r3, #32
 800535c:	d103      	bne.n	8005366 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2260      	movs	r2, #96	; 0x60
 8005362:	4313      	orrs	r3, r2
 8005364:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800536a:	4b0d      	ldr	r3, [pc, #52]	; (80053a0 <I2C_Enable_IRQ+0x118>)
 800536c:	429a      	cmp	r2, r3
 800536e:	d007      	beq.n	8005380 <I2C_Enable_IRQ+0xf8>
 8005370:	1cbb      	adds	r3, r7, #2
 8005372:	881b      	ldrh	r3, [r3, #0]
 8005374:	2b40      	cmp	r3, #64	; 0x40
 8005376:	d103      	bne.n	8005380 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2240      	movs	r2, #64	; 0x40
 800537c:	4313      	orrs	r3, r2
 800537e:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	6819      	ldr	r1, [r3, #0]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	430a      	orrs	r2, r1
 800538e:	601a      	str	r2, [r3, #0]
}
 8005390:	46c0      	nop			; (mov r8, r8)
 8005392:	46bd      	mov	sp, r7
 8005394:	b004      	add	sp, #16
 8005396:	bd80      	pop	{r7, pc}
 8005398:	080040cd 	.word	0x080040cd
 800539c:	08004545 	.word	0x08004545
 80053a0:	080042e5 	.word	0x080042e5

080053a4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b084      	sub	sp, #16
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	000a      	movs	r2, r1
 80053ae:	1cbb      	adds	r3, r7, #2
 80053b0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80053b2:	2300      	movs	r3, #0
 80053b4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80053b6:	1cbb      	adds	r3, r7, #2
 80053b8:	881b      	ldrh	r3, [r3, #0]
 80053ba:	2201      	movs	r2, #1
 80053bc:	4013      	ands	r3, r2
 80053be:	d010      	beq.n	80053e2 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2242      	movs	r2, #66	; 0x42
 80053c4:	4313      	orrs	r3, r2
 80053c6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2241      	movs	r2, #65	; 0x41
 80053cc:	5c9b      	ldrb	r3, [r3, r2]
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	001a      	movs	r2, r3
 80053d2:	2328      	movs	r3, #40	; 0x28
 80053d4:	4013      	ands	r3, r2
 80053d6:	2b28      	cmp	r3, #40	; 0x28
 80053d8:	d003      	beq.n	80053e2 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	22b0      	movs	r2, #176	; 0xb0
 80053de:	4313      	orrs	r3, r2
 80053e0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80053e2:	1cbb      	adds	r3, r7, #2
 80053e4:	881b      	ldrh	r3, [r3, #0]
 80053e6:	2202      	movs	r2, #2
 80053e8:	4013      	ands	r3, r2
 80053ea:	d010      	beq.n	800540e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2244      	movs	r2, #68	; 0x44
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2241      	movs	r2, #65	; 0x41
 80053f8:	5c9b      	ldrb	r3, [r3, r2]
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	001a      	movs	r2, r3
 80053fe:	2328      	movs	r3, #40	; 0x28
 8005400:	4013      	ands	r3, r2
 8005402:	2b28      	cmp	r3, #40	; 0x28
 8005404:	d003      	beq.n	800540e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	22b0      	movs	r2, #176	; 0xb0
 800540a:	4313      	orrs	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800540e:	1cbb      	adds	r3, r7, #2
 8005410:	2200      	movs	r2, #0
 8005412:	5e9b      	ldrsh	r3, [r3, r2]
 8005414:	2b00      	cmp	r3, #0
 8005416:	da03      	bge.n	8005420 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	22b8      	movs	r2, #184	; 0xb8
 800541c:	4313      	orrs	r3, r2
 800541e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005420:	1cbb      	adds	r3, r7, #2
 8005422:	881b      	ldrh	r3, [r3, #0]
 8005424:	2b10      	cmp	r3, #16
 8005426:	d103      	bne.n	8005430 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2290      	movs	r2, #144	; 0x90
 800542c:	4313      	orrs	r3, r2
 800542e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005430:	1cbb      	adds	r3, r7, #2
 8005432:	881b      	ldrh	r3, [r3, #0]
 8005434:	2b20      	cmp	r3, #32
 8005436:	d103      	bne.n	8005440 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2220      	movs	r2, #32
 800543c:	4313      	orrs	r3, r2
 800543e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005440:	1cbb      	adds	r3, r7, #2
 8005442:	881b      	ldrh	r3, [r3, #0]
 8005444:	2b40      	cmp	r3, #64	; 0x40
 8005446:	d103      	bne.n	8005450 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2240      	movs	r2, #64	; 0x40
 800544c:	4313      	orrs	r3, r2
 800544e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	43d9      	mvns	r1, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	400a      	ands	r2, r1
 8005460:	601a      	str	r2, [r3, #0]
}
 8005462:	46c0      	nop			; (mov r8, r8)
 8005464:	46bd      	mov	sp, r7
 8005466:	b004      	add	sp, #16
 8005468:	bd80      	pop	{r7, pc}
	...

0800546c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2241      	movs	r2, #65	; 0x41
 800547a:	5c9b      	ldrb	r3, [r3, r2]
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b20      	cmp	r3, #32
 8005480:	d138      	bne.n	80054f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2240      	movs	r2, #64	; 0x40
 8005486:	5c9b      	ldrb	r3, [r3, r2]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d101      	bne.n	8005490 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800548c:	2302      	movs	r3, #2
 800548e:	e032      	b.n	80054f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2240      	movs	r2, #64	; 0x40
 8005494:	2101      	movs	r1, #1
 8005496:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2241      	movs	r2, #65	; 0x41
 800549c:	2124      	movs	r1, #36	; 0x24
 800549e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2101      	movs	r1, #1
 80054ac:	438a      	bics	r2, r1
 80054ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4911      	ldr	r1, [pc, #68]	; (8005500 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80054bc:	400a      	ands	r2, r1
 80054be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	6819      	ldr	r1, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2101      	movs	r1, #1
 80054dc:	430a      	orrs	r2, r1
 80054de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2241      	movs	r2, #65	; 0x41
 80054e4:	2120      	movs	r1, #32
 80054e6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2240      	movs	r2, #64	; 0x40
 80054ec:	2100      	movs	r1, #0
 80054ee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80054f0:	2300      	movs	r3, #0
 80054f2:	e000      	b.n	80054f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80054f4:	2302      	movs	r3, #2
  }
}
 80054f6:	0018      	movs	r0, r3
 80054f8:	46bd      	mov	sp, r7
 80054fa:	b002      	add	sp, #8
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	46c0      	nop			; (mov r8, r8)
 8005500:	ffffefff 	.word	0xffffefff

08005504 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2241      	movs	r2, #65	; 0x41
 8005512:	5c9b      	ldrb	r3, [r3, r2]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b20      	cmp	r3, #32
 8005518:	d139      	bne.n	800558e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2240      	movs	r2, #64	; 0x40
 800551e:	5c9b      	ldrb	r3, [r3, r2]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d101      	bne.n	8005528 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005524:	2302      	movs	r3, #2
 8005526:	e033      	b.n	8005590 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2240      	movs	r2, #64	; 0x40
 800552c:	2101      	movs	r1, #1
 800552e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2241      	movs	r2, #65	; 0x41
 8005534:	2124      	movs	r1, #36	; 0x24
 8005536:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681a      	ldr	r2, [r3, #0]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2101      	movs	r1, #1
 8005544:	438a      	bics	r2, r1
 8005546:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	4a11      	ldr	r2, [pc, #68]	; (8005598 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005554:	4013      	ands	r3, r2
 8005556:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	021b      	lsls	r3, r3, #8
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2101      	movs	r1, #1
 8005576:	430a      	orrs	r2, r1
 8005578:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2241      	movs	r2, #65	; 0x41
 800557e:	2120      	movs	r1, #32
 8005580:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2240      	movs	r2, #64	; 0x40
 8005586:	2100      	movs	r1, #0
 8005588:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800558a:	2300      	movs	r3, #0
 800558c:	e000      	b.n	8005590 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800558e:	2302      	movs	r3, #2
  }
}
 8005590:	0018      	movs	r0, r3
 8005592:	46bd      	mov	sp, r7
 8005594:	b004      	add	sp, #16
 8005596:	bd80      	pop	{r7, pc}
 8005598:	fffff0ff 	.word	0xfffff0ff

0800559c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b088      	sub	sp, #32
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e301      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2201      	movs	r2, #1
 80055b4:	4013      	ands	r3, r2
 80055b6:	d100      	bne.n	80055ba <HAL_RCC_OscConfig+0x1e>
 80055b8:	e08d      	b.n	80056d6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80055ba:	4bc3      	ldr	r3, [pc, #780]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	220c      	movs	r2, #12
 80055c0:	4013      	ands	r3, r2
 80055c2:	2b04      	cmp	r3, #4
 80055c4:	d00e      	beq.n	80055e4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80055c6:	4bc0      	ldr	r3, [pc, #768]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	220c      	movs	r2, #12
 80055cc:	4013      	ands	r3, r2
 80055ce:	2b08      	cmp	r3, #8
 80055d0:	d116      	bne.n	8005600 <HAL_RCC_OscConfig+0x64>
 80055d2:	4bbd      	ldr	r3, [pc, #756]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	2380      	movs	r3, #128	; 0x80
 80055d8:	025b      	lsls	r3, r3, #9
 80055da:	401a      	ands	r2, r3
 80055dc:	2380      	movs	r3, #128	; 0x80
 80055de:	025b      	lsls	r3, r3, #9
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d10d      	bne.n	8005600 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055e4:	4bb8      	ldr	r3, [pc, #736]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	2380      	movs	r3, #128	; 0x80
 80055ea:	029b      	lsls	r3, r3, #10
 80055ec:	4013      	ands	r3, r2
 80055ee:	d100      	bne.n	80055f2 <HAL_RCC_OscConfig+0x56>
 80055f0:	e070      	b.n	80056d4 <HAL_RCC_OscConfig+0x138>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d000      	beq.n	80055fc <HAL_RCC_OscConfig+0x60>
 80055fa:	e06b      	b.n	80056d4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e2d8      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d107      	bne.n	8005618 <HAL_RCC_OscConfig+0x7c>
 8005608:	4baf      	ldr	r3, [pc, #700]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	4bae      	ldr	r3, [pc, #696]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800560e:	2180      	movs	r1, #128	; 0x80
 8005610:	0249      	lsls	r1, r1, #9
 8005612:	430a      	orrs	r2, r1
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	e02f      	b.n	8005678 <HAL_RCC_OscConfig+0xdc>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d10c      	bne.n	800563a <HAL_RCC_OscConfig+0x9e>
 8005620:	4ba9      	ldr	r3, [pc, #676]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	4ba8      	ldr	r3, [pc, #672]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005626:	49a9      	ldr	r1, [pc, #676]	; (80058cc <HAL_RCC_OscConfig+0x330>)
 8005628:	400a      	ands	r2, r1
 800562a:	601a      	str	r2, [r3, #0]
 800562c:	4ba6      	ldr	r3, [pc, #664]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	4ba5      	ldr	r3, [pc, #660]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005632:	49a7      	ldr	r1, [pc, #668]	; (80058d0 <HAL_RCC_OscConfig+0x334>)
 8005634:	400a      	ands	r2, r1
 8005636:	601a      	str	r2, [r3, #0]
 8005638:	e01e      	b.n	8005678 <HAL_RCC_OscConfig+0xdc>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2b05      	cmp	r3, #5
 8005640:	d10e      	bne.n	8005660 <HAL_RCC_OscConfig+0xc4>
 8005642:	4ba1      	ldr	r3, [pc, #644]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	4ba0      	ldr	r3, [pc, #640]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005648:	2180      	movs	r1, #128	; 0x80
 800564a:	02c9      	lsls	r1, r1, #11
 800564c:	430a      	orrs	r2, r1
 800564e:	601a      	str	r2, [r3, #0]
 8005650:	4b9d      	ldr	r3, [pc, #628]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	4b9c      	ldr	r3, [pc, #624]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005656:	2180      	movs	r1, #128	; 0x80
 8005658:	0249      	lsls	r1, r1, #9
 800565a:	430a      	orrs	r2, r1
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	e00b      	b.n	8005678 <HAL_RCC_OscConfig+0xdc>
 8005660:	4b99      	ldr	r3, [pc, #612]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	4b98      	ldr	r3, [pc, #608]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005666:	4999      	ldr	r1, [pc, #612]	; (80058cc <HAL_RCC_OscConfig+0x330>)
 8005668:	400a      	ands	r2, r1
 800566a:	601a      	str	r2, [r3, #0]
 800566c:	4b96      	ldr	r3, [pc, #600]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	4b95      	ldr	r3, [pc, #596]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005672:	4997      	ldr	r1, [pc, #604]	; (80058d0 <HAL_RCC_OscConfig+0x334>)
 8005674:	400a      	ands	r2, r1
 8005676:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d014      	beq.n	80056aa <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005680:	f7fd fbb2 	bl	8002de8 <HAL_GetTick>
 8005684:	0003      	movs	r3, r0
 8005686:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005688:	e008      	b.n	800569c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800568a:	f7fd fbad 	bl	8002de8 <HAL_GetTick>
 800568e:	0002      	movs	r2, r0
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	1ad3      	subs	r3, r2, r3
 8005694:	2b64      	cmp	r3, #100	; 0x64
 8005696:	d901      	bls.n	800569c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e28a      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800569c:	4b8a      	ldr	r3, [pc, #552]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	2380      	movs	r3, #128	; 0x80
 80056a2:	029b      	lsls	r3, r3, #10
 80056a4:	4013      	ands	r3, r2
 80056a6:	d0f0      	beq.n	800568a <HAL_RCC_OscConfig+0xee>
 80056a8:	e015      	b.n	80056d6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056aa:	f7fd fb9d 	bl	8002de8 <HAL_GetTick>
 80056ae:	0003      	movs	r3, r0
 80056b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056b2:	e008      	b.n	80056c6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80056b4:	f7fd fb98 	bl	8002de8 <HAL_GetTick>
 80056b8:	0002      	movs	r2, r0
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	2b64      	cmp	r3, #100	; 0x64
 80056c0:	d901      	bls.n	80056c6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e275      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80056c6:	4b80      	ldr	r3, [pc, #512]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80056c8:	681a      	ldr	r2, [r3, #0]
 80056ca:	2380      	movs	r3, #128	; 0x80
 80056cc:	029b      	lsls	r3, r3, #10
 80056ce:	4013      	ands	r3, r2
 80056d0:	d1f0      	bne.n	80056b4 <HAL_RCC_OscConfig+0x118>
 80056d2:	e000      	b.n	80056d6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2202      	movs	r2, #2
 80056dc:	4013      	ands	r3, r2
 80056de:	d100      	bne.n	80056e2 <HAL_RCC_OscConfig+0x146>
 80056e0:	e069      	b.n	80057b6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80056e2:	4b79      	ldr	r3, [pc, #484]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	220c      	movs	r2, #12
 80056e8:	4013      	ands	r3, r2
 80056ea:	d00b      	beq.n	8005704 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80056ec:	4b76      	ldr	r3, [pc, #472]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	220c      	movs	r2, #12
 80056f2:	4013      	ands	r3, r2
 80056f4:	2b08      	cmp	r3, #8
 80056f6:	d11c      	bne.n	8005732 <HAL_RCC_OscConfig+0x196>
 80056f8:	4b73      	ldr	r3, [pc, #460]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80056fa:	685a      	ldr	r2, [r3, #4]
 80056fc:	2380      	movs	r3, #128	; 0x80
 80056fe:	025b      	lsls	r3, r3, #9
 8005700:	4013      	ands	r3, r2
 8005702:	d116      	bne.n	8005732 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005704:	4b70      	ldr	r3, [pc, #448]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2202      	movs	r2, #2
 800570a:	4013      	ands	r3, r2
 800570c:	d005      	beq.n	800571a <HAL_RCC_OscConfig+0x17e>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	2b01      	cmp	r3, #1
 8005714:	d001      	beq.n	800571a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e24b      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800571a:	4b6b      	ldr	r3, [pc, #428]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	22f8      	movs	r2, #248	; 0xf8
 8005720:	4393      	bics	r3, r2
 8005722:	0019      	movs	r1, r3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	00da      	lsls	r2, r3, #3
 800572a:	4b67      	ldr	r3, [pc, #412]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800572c:	430a      	orrs	r2, r1
 800572e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005730:	e041      	b.n	80057b6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d024      	beq.n	8005784 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800573a:	4b63      	ldr	r3, [pc, #396]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	4b62      	ldr	r3, [pc, #392]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005740:	2101      	movs	r1, #1
 8005742:	430a      	orrs	r2, r1
 8005744:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005746:	f7fd fb4f 	bl	8002de8 <HAL_GetTick>
 800574a:	0003      	movs	r3, r0
 800574c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800574e:	e008      	b.n	8005762 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005750:	f7fd fb4a 	bl	8002de8 <HAL_GetTick>
 8005754:	0002      	movs	r2, r0
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b02      	cmp	r3, #2
 800575c:	d901      	bls.n	8005762 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e227      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005762:	4b59      	ldr	r3, [pc, #356]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2202      	movs	r2, #2
 8005768:	4013      	ands	r3, r2
 800576a:	d0f1      	beq.n	8005750 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800576c:	4b56      	ldr	r3, [pc, #344]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	22f8      	movs	r2, #248	; 0xf8
 8005772:	4393      	bics	r3, r2
 8005774:	0019      	movs	r1, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	00da      	lsls	r2, r3, #3
 800577c:	4b52      	ldr	r3, [pc, #328]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800577e:	430a      	orrs	r2, r1
 8005780:	601a      	str	r2, [r3, #0]
 8005782:	e018      	b.n	80057b6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005784:	4b50      	ldr	r3, [pc, #320]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	4b4f      	ldr	r3, [pc, #316]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800578a:	2101      	movs	r1, #1
 800578c:	438a      	bics	r2, r1
 800578e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005790:	f7fd fb2a 	bl	8002de8 <HAL_GetTick>
 8005794:	0003      	movs	r3, r0
 8005796:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005798:	e008      	b.n	80057ac <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800579a:	f7fd fb25 	bl	8002de8 <HAL_GetTick>
 800579e:	0002      	movs	r2, r0
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	d901      	bls.n	80057ac <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e202      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80057ac:	4b46      	ldr	r3, [pc, #280]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2202      	movs	r2, #2
 80057b2:	4013      	ands	r3, r2
 80057b4:	d1f1      	bne.n	800579a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	2208      	movs	r2, #8
 80057bc:	4013      	ands	r3, r2
 80057be:	d036      	beq.n	800582e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	69db      	ldr	r3, [r3, #28]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d019      	beq.n	80057fc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057c8:	4b3f      	ldr	r3, [pc, #252]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80057ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057cc:	4b3e      	ldr	r3, [pc, #248]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80057ce:	2101      	movs	r1, #1
 80057d0:	430a      	orrs	r2, r1
 80057d2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057d4:	f7fd fb08 	bl	8002de8 <HAL_GetTick>
 80057d8:	0003      	movs	r3, r0
 80057da:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057dc:	e008      	b.n	80057f0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057de:	f7fd fb03 	bl	8002de8 <HAL_GetTick>
 80057e2:	0002      	movs	r2, r0
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d901      	bls.n	80057f0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e1e0      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80057f0:	4b35      	ldr	r3, [pc, #212]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80057f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f4:	2202      	movs	r2, #2
 80057f6:	4013      	ands	r3, r2
 80057f8:	d0f1      	beq.n	80057de <HAL_RCC_OscConfig+0x242>
 80057fa:	e018      	b.n	800582e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057fc:	4b32      	ldr	r3, [pc, #200]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80057fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005800:	4b31      	ldr	r3, [pc, #196]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005802:	2101      	movs	r1, #1
 8005804:	438a      	bics	r2, r1
 8005806:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005808:	f7fd faee 	bl	8002de8 <HAL_GetTick>
 800580c:	0003      	movs	r3, r0
 800580e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005810:	e008      	b.n	8005824 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005812:	f7fd fae9 	bl	8002de8 <HAL_GetTick>
 8005816:	0002      	movs	r2, r0
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	2b02      	cmp	r3, #2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e1c6      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005824:	4b28      	ldr	r3, [pc, #160]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005828:	2202      	movs	r2, #2
 800582a:	4013      	ands	r3, r2
 800582c:	d1f1      	bne.n	8005812 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	2204      	movs	r2, #4
 8005834:	4013      	ands	r3, r2
 8005836:	d100      	bne.n	800583a <HAL_RCC_OscConfig+0x29e>
 8005838:	e0b4      	b.n	80059a4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800583a:	201f      	movs	r0, #31
 800583c:	183b      	adds	r3, r7, r0
 800583e:	2200      	movs	r2, #0
 8005840:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005842:	4b21      	ldr	r3, [pc, #132]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005844:	69da      	ldr	r2, [r3, #28]
 8005846:	2380      	movs	r3, #128	; 0x80
 8005848:	055b      	lsls	r3, r3, #21
 800584a:	4013      	ands	r3, r2
 800584c:	d110      	bne.n	8005870 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800584e:	4b1e      	ldr	r3, [pc, #120]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005850:	69da      	ldr	r2, [r3, #28]
 8005852:	4b1d      	ldr	r3, [pc, #116]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 8005854:	2180      	movs	r1, #128	; 0x80
 8005856:	0549      	lsls	r1, r1, #21
 8005858:	430a      	orrs	r2, r1
 800585a:	61da      	str	r2, [r3, #28]
 800585c:	4b1a      	ldr	r3, [pc, #104]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 800585e:	69da      	ldr	r2, [r3, #28]
 8005860:	2380      	movs	r3, #128	; 0x80
 8005862:	055b      	lsls	r3, r3, #21
 8005864:	4013      	ands	r3, r2
 8005866:	60fb      	str	r3, [r7, #12]
 8005868:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800586a:	183b      	adds	r3, r7, r0
 800586c:	2201      	movs	r2, #1
 800586e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005870:	4b18      	ldr	r3, [pc, #96]	; (80058d4 <HAL_RCC_OscConfig+0x338>)
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	2380      	movs	r3, #128	; 0x80
 8005876:	005b      	lsls	r3, r3, #1
 8005878:	4013      	ands	r3, r2
 800587a:	d11a      	bne.n	80058b2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800587c:	4b15      	ldr	r3, [pc, #84]	; (80058d4 <HAL_RCC_OscConfig+0x338>)
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	4b14      	ldr	r3, [pc, #80]	; (80058d4 <HAL_RCC_OscConfig+0x338>)
 8005882:	2180      	movs	r1, #128	; 0x80
 8005884:	0049      	lsls	r1, r1, #1
 8005886:	430a      	orrs	r2, r1
 8005888:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800588a:	f7fd faad 	bl	8002de8 <HAL_GetTick>
 800588e:	0003      	movs	r3, r0
 8005890:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005894:	f7fd faa8 	bl	8002de8 <HAL_GetTick>
 8005898:	0002      	movs	r2, r0
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b64      	cmp	r3, #100	; 0x64
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e185      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058a6:	4b0b      	ldr	r3, [pc, #44]	; (80058d4 <HAL_RCC_OscConfig+0x338>)
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	2380      	movs	r3, #128	; 0x80
 80058ac:	005b      	lsls	r3, r3, #1
 80058ae:	4013      	ands	r3, r2
 80058b0:	d0f0      	beq.n	8005894 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d10e      	bne.n	80058d8 <HAL_RCC_OscConfig+0x33c>
 80058ba:	4b03      	ldr	r3, [pc, #12]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80058bc:	6a1a      	ldr	r2, [r3, #32]
 80058be:	4b02      	ldr	r3, [pc, #8]	; (80058c8 <HAL_RCC_OscConfig+0x32c>)
 80058c0:	2101      	movs	r1, #1
 80058c2:	430a      	orrs	r2, r1
 80058c4:	621a      	str	r2, [r3, #32]
 80058c6:	e035      	b.n	8005934 <HAL_RCC_OscConfig+0x398>
 80058c8:	40021000 	.word	0x40021000
 80058cc:	fffeffff 	.word	0xfffeffff
 80058d0:	fffbffff 	.word	0xfffbffff
 80058d4:	40007000 	.word	0x40007000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d10c      	bne.n	80058fa <HAL_RCC_OscConfig+0x35e>
 80058e0:	4bb6      	ldr	r3, [pc, #728]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80058e2:	6a1a      	ldr	r2, [r3, #32]
 80058e4:	4bb5      	ldr	r3, [pc, #724]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80058e6:	2101      	movs	r1, #1
 80058e8:	438a      	bics	r2, r1
 80058ea:	621a      	str	r2, [r3, #32]
 80058ec:	4bb3      	ldr	r3, [pc, #716]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80058ee:	6a1a      	ldr	r2, [r3, #32]
 80058f0:	4bb2      	ldr	r3, [pc, #712]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80058f2:	2104      	movs	r1, #4
 80058f4:	438a      	bics	r2, r1
 80058f6:	621a      	str	r2, [r3, #32]
 80058f8:	e01c      	b.n	8005934 <HAL_RCC_OscConfig+0x398>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	689b      	ldr	r3, [r3, #8]
 80058fe:	2b05      	cmp	r3, #5
 8005900:	d10c      	bne.n	800591c <HAL_RCC_OscConfig+0x380>
 8005902:	4bae      	ldr	r3, [pc, #696]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005904:	6a1a      	ldr	r2, [r3, #32]
 8005906:	4bad      	ldr	r3, [pc, #692]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005908:	2104      	movs	r1, #4
 800590a:	430a      	orrs	r2, r1
 800590c:	621a      	str	r2, [r3, #32]
 800590e:	4bab      	ldr	r3, [pc, #684]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005910:	6a1a      	ldr	r2, [r3, #32]
 8005912:	4baa      	ldr	r3, [pc, #680]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005914:	2101      	movs	r1, #1
 8005916:	430a      	orrs	r2, r1
 8005918:	621a      	str	r2, [r3, #32]
 800591a:	e00b      	b.n	8005934 <HAL_RCC_OscConfig+0x398>
 800591c:	4ba7      	ldr	r3, [pc, #668]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 800591e:	6a1a      	ldr	r2, [r3, #32]
 8005920:	4ba6      	ldr	r3, [pc, #664]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005922:	2101      	movs	r1, #1
 8005924:	438a      	bics	r2, r1
 8005926:	621a      	str	r2, [r3, #32]
 8005928:	4ba4      	ldr	r3, [pc, #656]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 800592a:	6a1a      	ldr	r2, [r3, #32]
 800592c:	4ba3      	ldr	r3, [pc, #652]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 800592e:	2104      	movs	r1, #4
 8005930:	438a      	bics	r2, r1
 8005932:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d014      	beq.n	8005966 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800593c:	f7fd fa54 	bl	8002de8 <HAL_GetTick>
 8005940:	0003      	movs	r3, r0
 8005942:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005944:	e009      	b.n	800595a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005946:	f7fd fa4f 	bl	8002de8 <HAL_GetTick>
 800594a:	0002      	movs	r2, r0
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	4a9b      	ldr	r2, [pc, #620]	; (8005bc0 <HAL_RCC_OscConfig+0x624>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e12b      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800595a:	4b98      	ldr	r3, [pc, #608]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 800595c:	6a1b      	ldr	r3, [r3, #32]
 800595e:	2202      	movs	r2, #2
 8005960:	4013      	ands	r3, r2
 8005962:	d0f0      	beq.n	8005946 <HAL_RCC_OscConfig+0x3aa>
 8005964:	e013      	b.n	800598e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005966:	f7fd fa3f 	bl	8002de8 <HAL_GetTick>
 800596a:	0003      	movs	r3, r0
 800596c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800596e:	e009      	b.n	8005984 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005970:	f7fd fa3a 	bl	8002de8 <HAL_GetTick>
 8005974:	0002      	movs	r2, r0
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	4a91      	ldr	r2, [pc, #580]	; (8005bc0 <HAL_RCC_OscConfig+0x624>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d901      	bls.n	8005984 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e116      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005984:	4b8d      	ldr	r3, [pc, #564]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005986:	6a1b      	ldr	r3, [r3, #32]
 8005988:	2202      	movs	r2, #2
 800598a:	4013      	ands	r3, r2
 800598c:	d1f0      	bne.n	8005970 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800598e:	231f      	movs	r3, #31
 8005990:	18fb      	adds	r3, r7, r3
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d105      	bne.n	80059a4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005998:	4b88      	ldr	r3, [pc, #544]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 800599a:	69da      	ldr	r2, [r3, #28]
 800599c:	4b87      	ldr	r3, [pc, #540]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 800599e:	4989      	ldr	r1, [pc, #548]	; (8005bc4 <HAL_RCC_OscConfig+0x628>)
 80059a0:	400a      	ands	r2, r1
 80059a2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2210      	movs	r2, #16
 80059aa:	4013      	ands	r3, r2
 80059ac:	d063      	beq.n	8005a76 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d12a      	bne.n	8005a0c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80059b6:	4b81      	ldr	r3, [pc, #516]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80059b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059ba:	4b80      	ldr	r3, [pc, #512]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80059bc:	2104      	movs	r1, #4
 80059be:	430a      	orrs	r2, r1
 80059c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80059c2:	4b7e      	ldr	r3, [pc, #504]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80059c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059c6:	4b7d      	ldr	r3, [pc, #500]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80059c8:	2101      	movs	r1, #1
 80059ca:	430a      	orrs	r2, r1
 80059cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059ce:	f7fd fa0b 	bl	8002de8 <HAL_GetTick>
 80059d2:	0003      	movs	r3, r0
 80059d4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80059d8:	f7fd fa06 	bl	8002de8 <HAL_GetTick>
 80059dc:	0002      	movs	r2, r0
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e0e3      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80059ea:	4b74      	ldr	r3, [pc, #464]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80059ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059ee:	2202      	movs	r2, #2
 80059f0:	4013      	ands	r3, r2
 80059f2:	d0f1      	beq.n	80059d8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80059f4:	4b71      	ldr	r3, [pc, #452]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 80059f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059f8:	22f8      	movs	r2, #248	; 0xf8
 80059fa:	4393      	bics	r3, r2
 80059fc:	0019      	movs	r1, r3
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	00da      	lsls	r2, r3, #3
 8005a04:	4b6d      	ldr	r3, [pc, #436]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a06:	430a      	orrs	r2, r1
 8005a08:	635a      	str	r2, [r3, #52]	; 0x34
 8005a0a:	e034      	b.n	8005a76 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	695b      	ldr	r3, [r3, #20]
 8005a10:	3305      	adds	r3, #5
 8005a12:	d111      	bne.n	8005a38 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005a14:	4b69      	ldr	r3, [pc, #420]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a18:	4b68      	ldr	r3, [pc, #416]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a1a:	2104      	movs	r1, #4
 8005a1c:	438a      	bics	r2, r1
 8005a1e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005a20:	4b66      	ldr	r3, [pc, #408]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a24:	22f8      	movs	r2, #248	; 0xf8
 8005a26:	4393      	bics	r3, r2
 8005a28:	0019      	movs	r1, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	00da      	lsls	r2, r3, #3
 8005a30:	4b62      	ldr	r3, [pc, #392]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a32:	430a      	orrs	r2, r1
 8005a34:	635a      	str	r2, [r3, #52]	; 0x34
 8005a36:	e01e      	b.n	8005a76 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005a38:	4b60      	ldr	r3, [pc, #384]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a3c:	4b5f      	ldr	r3, [pc, #380]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a3e:	2104      	movs	r1, #4
 8005a40:	430a      	orrs	r2, r1
 8005a42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005a44:	4b5d      	ldr	r3, [pc, #372]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a48:	4b5c      	ldr	r3, [pc, #368]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	438a      	bics	r2, r1
 8005a4e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a50:	f7fd f9ca 	bl	8002de8 <HAL_GetTick>
 8005a54:	0003      	movs	r3, r0
 8005a56:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005a5a:	f7fd f9c5 	bl	8002de8 <HAL_GetTick>
 8005a5e:	0002      	movs	r2, r0
 8005a60:	69bb      	ldr	r3, [r7, #24]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e0a2      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005a6c:	4b53      	ldr	r3, [pc, #332]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a70:	2202      	movs	r2, #2
 8005a72:	4013      	ands	r3, r2
 8005a74:	d1f1      	bne.n	8005a5a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a1b      	ldr	r3, [r3, #32]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d100      	bne.n	8005a80 <HAL_RCC_OscConfig+0x4e4>
 8005a7e:	e097      	b.n	8005bb0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a80:	4b4e      	ldr	r3, [pc, #312]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	220c      	movs	r2, #12
 8005a86:	4013      	ands	r3, r2
 8005a88:	2b08      	cmp	r3, #8
 8005a8a:	d100      	bne.n	8005a8e <HAL_RCC_OscConfig+0x4f2>
 8005a8c:	e06b      	b.n	8005b66 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d14c      	bne.n	8005b30 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a96:	4b49      	ldr	r3, [pc, #292]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	4b48      	ldr	r3, [pc, #288]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005a9c:	494a      	ldr	r1, [pc, #296]	; (8005bc8 <HAL_RCC_OscConfig+0x62c>)
 8005a9e:	400a      	ands	r2, r1
 8005aa0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa2:	f7fd f9a1 	bl	8002de8 <HAL_GetTick>
 8005aa6:	0003      	movs	r3, r0
 8005aa8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aac:	f7fd f99c 	bl	8002de8 <HAL_GetTick>
 8005ab0:	0002      	movs	r2, r0
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e079      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005abe:	4b3f      	ldr	r3, [pc, #252]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	2380      	movs	r3, #128	; 0x80
 8005ac4:	049b      	lsls	r3, r3, #18
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	d1f0      	bne.n	8005aac <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005aca:	4b3c      	ldr	r3, [pc, #240]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ace:	220f      	movs	r2, #15
 8005ad0:	4393      	bics	r3, r2
 8005ad2:	0019      	movs	r1, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ad8:	4b38      	ldr	r3, [pc, #224]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005ada:	430a      	orrs	r2, r1
 8005adc:	62da      	str	r2, [r3, #44]	; 0x2c
 8005ade:	4b37      	ldr	r3, [pc, #220]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	4a3a      	ldr	r2, [pc, #232]	; (8005bcc <HAL_RCC_OscConfig+0x630>)
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	0019      	movs	r1, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af0:	431a      	orrs	r2, r3
 8005af2:	4b32      	ldr	r3, [pc, #200]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005af4:	430a      	orrs	r2, r1
 8005af6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005af8:	4b30      	ldr	r3, [pc, #192]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	4b2f      	ldr	r3, [pc, #188]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005afe:	2180      	movs	r1, #128	; 0x80
 8005b00:	0449      	lsls	r1, r1, #17
 8005b02:	430a      	orrs	r2, r1
 8005b04:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b06:	f7fd f96f 	bl	8002de8 <HAL_GetTick>
 8005b0a:	0003      	movs	r3, r0
 8005b0c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b0e:	e008      	b.n	8005b22 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b10:	f7fd f96a 	bl	8002de8 <HAL_GetTick>
 8005b14:	0002      	movs	r2, r0
 8005b16:	69bb      	ldr	r3, [r7, #24]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e047      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b22:	4b26      	ldr	r3, [pc, #152]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005b24:	681a      	ldr	r2, [r3, #0]
 8005b26:	2380      	movs	r3, #128	; 0x80
 8005b28:	049b      	lsls	r3, r3, #18
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	d0f0      	beq.n	8005b10 <HAL_RCC_OscConfig+0x574>
 8005b2e:	e03f      	b.n	8005bb0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b30:	4b22      	ldr	r3, [pc, #136]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	4b21      	ldr	r3, [pc, #132]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005b36:	4924      	ldr	r1, [pc, #144]	; (8005bc8 <HAL_RCC_OscConfig+0x62c>)
 8005b38:	400a      	ands	r2, r1
 8005b3a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b3c:	f7fd f954 	bl	8002de8 <HAL_GetTick>
 8005b40:	0003      	movs	r3, r0
 8005b42:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b44:	e008      	b.n	8005b58 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b46:	f7fd f94f 	bl	8002de8 <HAL_GetTick>
 8005b4a:	0002      	movs	r2, r0
 8005b4c:	69bb      	ldr	r3, [r7, #24]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d901      	bls.n	8005b58 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e02c      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b58:	4b18      	ldr	r3, [pc, #96]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	2380      	movs	r3, #128	; 0x80
 8005b5e:	049b      	lsls	r3, r3, #18
 8005b60:	4013      	ands	r3, r2
 8005b62:	d1f0      	bne.n	8005b46 <HAL_RCC_OscConfig+0x5aa>
 8005b64:	e024      	b.n	8005bb0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	d101      	bne.n	8005b72 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e01f      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005b72:	4b12      	ldr	r3, [pc, #72]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005b78:	4b10      	ldr	r3, [pc, #64]	; (8005bbc <HAL_RCC_OscConfig+0x620>)
 8005b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	2380      	movs	r3, #128	; 0x80
 8005b82:	025b      	lsls	r3, r3, #9
 8005b84:	401a      	ands	r2, r3
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d10e      	bne.n	8005bac <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	220f      	movs	r2, #15
 8005b92:	401a      	ands	r2, r3
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d107      	bne.n	8005bac <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005b9c:	697a      	ldr	r2, [r7, #20]
 8005b9e:	23f0      	movs	r3, #240	; 0xf0
 8005ba0:	039b      	lsls	r3, r3, #14
 8005ba2:	401a      	ands	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d001      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e000      	b.n	8005bb2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	0018      	movs	r0, r3
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	b008      	add	sp, #32
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	46c0      	nop			; (mov r8, r8)
 8005bbc:	40021000 	.word	0x40021000
 8005bc0:	00001388 	.word	0x00001388
 8005bc4:	efffffff 	.word	0xefffffff
 8005bc8:	feffffff 	.word	0xfeffffff
 8005bcc:	ffc2ffff 	.word	0xffc2ffff

08005bd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e0b3      	b.n	8005d4c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005be4:	4b5b      	ldr	r3, [pc, #364]	; (8005d54 <HAL_RCC_ClockConfig+0x184>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2201      	movs	r2, #1
 8005bea:	4013      	ands	r3, r2
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d911      	bls.n	8005c16 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bf2:	4b58      	ldr	r3, [pc, #352]	; (8005d54 <HAL_RCC_ClockConfig+0x184>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	4393      	bics	r3, r2
 8005bfa:	0019      	movs	r1, r3
 8005bfc:	4b55      	ldr	r3, [pc, #340]	; (8005d54 <HAL_RCC_ClockConfig+0x184>)
 8005bfe:	683a      	ldr	r2, [r7, #0]
 8005c00:	430a      	orrs	r2, r1
 8005c02:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c04:	4b53      	ldr	r3, [pc, #332]	; (8005d54 <HAL_RCC_ClockConfig+0x184>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2201      	movs	r2, #1
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d001      	beq.n	8005c16 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e09a      	b.n	8005d4c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2202      	movs	r2, #2
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	d015      	beq.n	8005c4c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2204      	movs	r2, #4
 8005c26:	4013      	ands	r3, r2
 8005c28:	d006      	beq.n	8005c38 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005c2a:	4b4b      	ldr	r3, [pc, #300]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	4b4a      	ldr	r3, [pc, #296]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005c30:	21e0      	movs	r1, #224	; 0xe0
 8005c32:	00c9      	lsls	r1, r1, #3
 8005c34:	430a      	orrs	r2, r1
 8005c36:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c38:	4b47      	ldr	r3, [pc, #284]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	22f0      	movs	r2, #240	; 0xf0
 8005c3e:	4393      	bics	r3, r2
 8005c40:	0019      	movs	r1, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	689a      	ldr	r2, [r3, #8]
 8005c46:	4b44      	ldr	r3, [pc, #272]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2201      	movs	r2, #1
 8005c52:	4013      	ands	r3, r2
 8005c54:	d040      	beq.n	8005cd8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d107      	bne.n	8005c6e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c5e:	4b3e      	ldr	r3, [pc, #248]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	2380      	movs	r3, #128	; 0x80
 8005c64:	029b      	lsls	r3, r3, #10
 8005c66:	4013      	ands	r3, r2
 8005c68:	d114      	bne.n	8005c94 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e06e      	b.n	8005d4c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d107      	bne.n	8005c86 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c76:	4b38      	ldr	r3, [pc, #224]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	2380      	movs	r3, #128	; 0x80
 8005c7c:	049b      	lsls	r3, r3, #18
 8005c7e:	4013      	ands	r3, r2
 8005c80:	d108      	bne.n	8005c94 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e062      	b.n	8005d4c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c86:	4b34      	ldr	r3, [pc, #208]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	d101      	bne.n	8005c94 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e05b      	b.n	8005d4c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c94:	4b30      	ldr	r3, [pc, #192]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	2203      	movs	r2, #3
 8005c9a:	4393      	bics	r3, r2
 8005c9c:	0019      	movs	r1, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685a      	ldr	r2, [r3, #4]
 8005ca2:	4b2d      	ldr	r3, [pc, #180]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ca8:	f7fd f89e 	bl	8002de8 <HAL_GetTick>
 8005cac:	0003      	movs	r3, r0
 8005cae:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb0:	e009      	b.n	8005cc6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cb2:	f7fd f899 	bl	8002de8 <HAL_GetTick>
 8005cb6:	0002      	movs	r2, r0
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	4a27      	ldr	r2, [pc, #156]	; (8005d5c <HAL_RCC_ClockConfig+0x18c>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d901      	bls.n	8005cc6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e042      	b.n	8005d4c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cc6:	4b24      	ldr	r3, [pc, #144]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	220c      	movs	r2, #12
 8005ccc:	401a      	ands	r2, r3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d1ec      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cd8:	4b1e      	ldr	r3, [pc, #120]	; (8005d54 <HAL_RCC_ClockConfig+0x184>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	4013      	ands	r3, r2
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d211      	bcs.n	8005d0a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce6:	4b1b      	ldr	r3, [pc, #108]	; (8005d54 <HAL_RCC_ClockConfig+0x184>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2201      	movs	r2, #1
 8005cec:	4393      	bics	r3, r2
 8005cee:	0019      	movs	r1, r3
 8005cf0:	4b18      	ldr	r3, [pc, #96]	; (8005d54 <HAL_RCC_ClockConfig+0x184>)
 8005cf2:	683a      	ldr	r2, [r7, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cf8:	4b16      	ldr	r3, [pc, #88]	; (8005d54 <HAL_RCC_ClockConfig+0x184>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	4013      	ands	r3, r2
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d001      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e020      	b.n	8005d4c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2204      	movs	r2, #4
 8005d10:	4013      	ands	r3, r2
 8005d12:	d009      	beq.n	8005d28 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005d14:	4b10      	ldr	r3, [pc, #64]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	4a11      	ldr	r2, [pc, #68]	; (8005d60 <HAL_RCC_ClockConfig+0x190>)
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	0019      	movs	r1, r3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	68da      	ldr	r2, [r3, #12]
 8005d22:	4b0d      	ldr	r3, [pc, #52]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005d24:	430a      	orrs	r2, r1
 8005d26:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005d28:	f000 f820 	bl	8005d6c <HAL_RCC_GetSysClockFreq>
 8005d2c:	0001      	movs	r1, r0
 8005d2e:	4b0a      	ldr	r3, [pc, #40]	; (8005d58 <HAL_RCC_ClockConfig+0x188>)
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	091b      	lsrs	r3, r3, #4
 8005d34:	220f      	movs	r2, #15
 8005d36:	4013      	ands	r3, r2
 8005d38:	4a0a      	ldr	r2, [pc, #40]	; (8005d64 <HAL_RCC_ClockConfig+0x194>)
 8005d3a:	5cd3      	ldrb	r3, [r2, r3]
 8005d3c:	000a      	movs	r2, r1
 8005d3e:	40da      	lsrs	r2, r3
 8005d40:	4b09      	ldr	r3, [pc, #36]	; (8005d68 <HAL_RCC_ClockConfig+0x198>)
 8005d42:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005d44:	2000      	movs	r0, #0
 8005d46:	f7fd f809 	bl	8002d5c <HAL_InitTick>
  
  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	0018      	movs	r0, r3
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	b004      	add	sp, #16
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	40022000 	.word	0x40022000
 8005d58:	40021000 	.word	0x40021000
 8005d5c:	00001388 	.word	0x00001388
 8005d60:	fffff8ff 	.word	0xfffff8ff
 8005d64:	08007700 	.word	0x08007700
 8005d68:	20000000 	.word	0x20000000

08005d6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	2300      	movs	r3, #0
 8005d78:	60bb      	str	r3, [r7, #8]
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	617b      	str	r3, [r7, #20]
 8005d7e:	2300      	movs	r3, #0
 8005d80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005d82:	2300      	movs	r3, #0
 8005d84:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005d86:	4b20      	ldr	r3, [pc, #128]	; (8005e08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	220c      	movs	r2, #12
 8005d90:	4013      	ands	r3, r2
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	d002      	beq.n	8005d9c <HAL_RCC_GetSysClockFreq+0x30>
 8005d96:	2b08      	cmp	r3, #8
 8005d98:	d003      	beq.n	8005da2 <HAL_RCC_GetSysClockFreq+0x36>
 8005d9a:	e02c      	b.n	8005df6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d9c:	4b1b      	ldr	r3, [pc, #108]	; (8005e0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005d9e:	613b      	str	r3, [r7, #16]
      break;
 8005da0:	e02c      	b.n	8005dfc <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	0c9b      	lsrs	r3, r3, #18
 8005da6:	220f      	movs	r2, #15
 8005da8:	4013      	ands	r3, r2
 8005daa:	4a19      	ldr	r2, [pc, #100]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005dac:	5cd3      	ldrb	r3, [r2, r3]
 8005dae:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005db0:	4b15      	ldr	r3, [pc, #84]	; (8005e08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db4:	220f      	movs	r2, #15
 8005db6:	4013      	ands	r3, r2
 8005db8:	4a16      	ldr	r2, [pc, #88]	; (8005e14 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005dba:	5cd3      	ldrb	r3, [r2, r3]
 8005dbc:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	2380      	movs	r3, #128	; 0x80
 8005dc2:	025b      	lsls	r3, r3, #9
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	d009      	beq.n	8005ddc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005dc8:	68b9      	ldr	r1, [r7, #8]
 8005dca:	4810      	ldr	r0, [pc, #64]	; (8005e0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005dcc:	f7fa f99c 	bl	8000108 <__udivsi3>
 8005dd0:	0003      	movs	r3, r0
 8005dd2:	001a      	movs	r2, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4353      	muls	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]
 8005dda:	e009      	b.n	8005df0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005ddc:	6879      	ldr	r1, [r7, #4]
 8005dde:	000a      	movs	r2, r1
 8005de0:	0152      	lsls	r2, r2, #5
 8005de2:	1a52      	subs	r2, r2, r1
 8005de4:	0193      	lsls	r3, r2, #6
 8005de6:	1a9b      	subs	r3, r3, r2
 8005de8:	00db      	lsls	r3, r3, #3
 8005dea:	185b      	adds	r3, r3, r1
 8005dec:	021b      	lsls	r3, r3, #8
 8005dee:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	613b      	str	r3, [r7, #16]
      break;
 8005df4:	e002      	b.n	8005dfc <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005df6:	4b05      	ldr	r3, [pc, #20]	; (8005e0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005df8:	613b      	str	r3, [r7, #16]
      break;
 8005dfa:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005dfc:	693b      	ldr	r3, [r7, #16]
}
 8005dfe:	0018      	movs	r0, r3
 8005e00:	46bd      	mov	sp, r7
 8005e02:	b006      	add	sp, #24
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	46c0      	nop			; (mov r8, r8)
 8005e08:	40021000 	.word	0x40021000
 8005e0c:	007a1200 	.word	0x007a1200
 8005e10:	08007718 	.word	0x08007718
 8005e14:	08007728 	.word	0x08007728

08005e18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e1c:	4b02      	ldr	r3, [pc, #8]	; (8005e28 <HAL_RCC_GetHCLKFreq+0x10>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
}
 8005e20:	0018      	movs	r0, r3
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	46c0      	nop			; (mov r8, r8)
 8005e28:	20000000 	.word	0x20000000

08005e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005e30:	f7ff fff2 	bl	8005e18 <HAL_RCC_GetHCLKFreq>
 8005e34:	0001      	movs	r1, r0
 8005e36:	4b06      	ldr	r3, [pc, #24]	; (8005e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	0a1b      	lsrs	r3, r3, #8
 8005e3c:	2207      	movs	r2, #7
 8005e3e:	4013      	ands	r3, r2
 8005e40:	4a04      	ldr	r2, [pc, #16]	; (8005e54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e42:	5cd3      	ldrb	r3, [r2, r3]
 8005e44:	40d9      	lsrs	r1, r3
 8005e46:	000b      	movs	r3, r1
}    
 8005e48:	0018      	movs	r0, r3
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	46c0      	nop			; (mov r8, r8)
 8005e50:	40021000 	.word	0x40021000
 8005e54:	08007710 	.word	0x08007710

08005e58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b086      	sub	sp, #24
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8005e64:	2300      	movs	r3, #0
 8005e66:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	2380      	movs	r3, #128	; 0x80
 8005e6e:	025b      	lsls	r3, r3, #9
 8005e70:	4013      	ands	r3, r2
 8005e72:	d100      	bne.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005e74:	e08e      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005e76:	2017      	movs	r0, #23
 8005e78:	183b      	adds	r3, r7, r0
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e7e:	4b57      	ldr	r3, [pc, #348]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005e80:	69da      	ldr	r2, [r3, #28]
 8005e82:	2380      	movs	r3, #128	; 0x80
 8005e84:	055b      	lsls	r3, r3, #21
 8005e86:	4013      	ands	r3, r2
 8005e88:	d110      	bne.n	8005eac <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e8a:	4b54      	ldr	r3, [pc, #336]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005e8c:	69da      	ldr	r2, [r3, #28]
 8005e8e:	4b53      	ldr	r3, [pc, #332]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005e90:	2180      	movs	r1, #128	; 0x80
 8005e92:	0549      	lsls	r1, r1, #21
 8005e94:	430a      	orrs	r2, r1
 8005e96:	61da      	str	r2, [r3, #28]
 8005e98:	4b50      	ldr	r3, [pc, #320]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005e9a:	69da      	ldr	r2, [r3, #28]
 8005e9c:	2380      	movs	r3, #128	; 0x80
 8005e9e:	055b      	lsls	r3, r3, #21
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	60bb      	str	r3, [r7, #8]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ea6:	183b      	adds	r3, r7, r0
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eac:	4b4c      	ldr	r3, [pc, #304]	; (8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	2380      	movs	r3, #128	; 0x80
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	d11a      	bne.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005eb8:	4b49      	ldr	r3, [pc, #292]	; (8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	4b48      	ldr	r3, [pc, #288]	; (8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005ebe:	2180      	movs	r1, #128	; 0x80
 8005ec0:	0049      	lsls	r1, r1, #1
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ec6:	f7fc ff8f 	bl	8002de8 <HAL_GetTick>
 8005eca:	0003      	movs	r3, r0
 8005ecc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ece:	e008      	b.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ed0:	f7fc ff8a 	bl	8002de8 <HAL_GetTick>
 8005ed4:	0002      	movs	r2, r0
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	1ad3      	subs	r3, r2, r3
 8005eda:	2b64      	cmp	r3, #100	; 0x64
 8005edc:	d901      	bls.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e077      	b.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee2:	4b3f      	ldr	r3, [pc, #252]	; (8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	2380      	movs	r3, #128	; 0x80
 8005ee8:	005b      	lsls	r3, r3, #1
 8005eea:	4013      	ands	r3, r2
 8005eec:	d0f0      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005eee:	4b3b      	ldr	r3, [pc, #236]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005ef0:	6a1a      	ldr	r2, [r3, #32]
 8005ef2:	23c0      	movs	r3, #192	; 0xc0
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d034      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685a      	ldr	r2, [r3, #4]
 8005f04:	23c0      	movs	r3, #192	; 0xc0
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4013      	ands	r3, r2
 8005f0a:	68fa      	ldr	r2, [r7, #12]
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d02c      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f10:	4b32      	ldr	r3, [pc, #200]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	4a33      	ldr	r2, [pc, #204]	; (8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005f16:	4013      	ands	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f1a:	4b30      	ldr	r3, [pc, #192]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f1c:	6a1a      	ldr	r2, [r3, #32]
 8005f1e:	4b2f      	ldr	r3, [pc, #188]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f20:	2180      	movs	r1, #128	; 0x80
 8005f22:	0249      	lsls	r1, r1, #9
 8005f24:	430a      	orrs	r2, r1
 8005f26:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f28:	4b2c      	ldr	r3, [pc, #176]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f2a:	6a1a      	ldr	r2, [r3, #32]
 8005f2c:	4b2b      	ldr	r3, [pc, #172]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f2e:	492e      	ldr	r1, [pc, #184]	; (8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8005f30:	400a      	ands	r2, r1
 8005f32:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005f34:	4b29      	ldr	r3, [pc, #164]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	4013      	ands	r3, r2
 8005f40:	d013      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f42:	f7fc ff51 	bl	8002de8 <HAL_GetTick>
 8005f46:	0003      	movs	r3, r0
 8005f48:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f4a:	e009      	b.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f4c:	f7fc ff4c 	bl	8002de8 <HAL_GetTick>
 8005f50:	0002      	movs	r2, r0
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	4a25      	ldr	r2, [pc, #148]	; (8005fec <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d901      	bls.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e038      	b.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f60:	4b1e      	ldr	r3, [pc, #120]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f62:	6a1b      	ldr	r3, [r3, #32]
 8005f64:	2202      	movs	r2, #2
 8005f66:	4013      	ands	r3, r2
 8005f68:	d0f0      	beq.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f6a:	4b1c      	ldr	r3, [pc, #112]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	4a1d      	ldr	r2, [pc, #116]	; (8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005f70:	4013      	ands	r3, r2
 8005f72:	0019      	movs	r1, r3
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	4b18      	ldr	r3, [pc, #96]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005f7e:	2317      	movs	r3, #23
 8005f80:	18fb      	adds	r3, r7, r3
 8005f82:	781b      	ldrb	r3, [r3, #0]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d105      	bne.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f88:	4b14      	ldr	r3, [pc, #80]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f8a:	69da      	ldr	r2, [r3, #28]
 8005f8c:	4b13      	ldr	r3, [pc, #76]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f8e:	4918      	ldr	r1, [pc, #96]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8005f90:	400a      	ands	r2, r1
 8005f92:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2201      	movs	r2, #1
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	d009      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f9e:	4b0f      	ldr	r3, [pc, #60]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa2:	2203      	movs	r2, #3
 8005fa4:	4393      	bics	r3, r2
 8005fa6:	0019      	movs	r1, r3
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689a      	ldr	r2, [r3, #8]
 8005fac:	4b0b      	ldr	r3, [pc, #44]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fae:	430a      	orrs	r2, r1
 8005fb0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2220      	movs	r2, #32
 8005fb8:	4013      	ands	r3, r2
 8005fba:	d009      	beq.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005fbc:	4b07      	ldr	r3, [pc, #28]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc0:	2210      	movs	r2, #16
 8005fc2:	4393      	bics	r3, r2
 8005fc4:	0019      	movs	r1, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	68da      	ldr	r2, [r3, #12]
 8005fca:	4b04      	ldr	r3, [pc, #16]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	0018      	movs	r0, r3
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	b006      	add	sp, #24
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	46c0      	nop			; (mov r8, r8)
 8005fdc:	40021000 	.word	0x40021000
 8005fe0:	40007000 	.word	0x40007000
 8005fe4:	fffffcff 	.word	0xfffffcff
 8005fe8:	fffeffff 	.word	0xfffeffff
 8005fec:	00001388 	.word	0x00001388
 8005ff0:	efffffff 	.word	0xefffffff

08005ff4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e042      	b.n	800608c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	223d      	movs	r2, #61	; 0x3d
 800600a:	5c9b      	ldrb	r3, [r3, r2]
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d107      	bne.n	8006022 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	223c      	movs	r2, #60	; 0x3c
 8006016:	2100      	movs	r1, #0
 8006018:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	0018      	movs	r0, r3
 800601e:	f7fc fcc5 	bl	80029ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	223d      	movs	r2, #61	; 0x3d
 8006026:	2102      	movs	r1, #2
 8006028:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	3304      	adds	r3, #4
 8006032:	0019      	movs	r1, r3
 8006034:	0010      	movs	r0, r2
 8006036:	f000 f9dd 	bl	80063f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2246      	movs	r2, #70	; 0x46
 800603e:	2101      	movs	r1, #1
 8006040:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	223e      	movs	r2, #62	; 0x3e
 8006046:	2101      	movs	r1, #1
 8006048:	5499      	strb	r1, [r3, r2]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	223f      	movs	r2, #63	; 0x3f
 800604e:	2101      	movs	r1, #1
 8006050:	5499      	strb	r1, [r3, r2]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2240      	movs	r2, #64	; 0x40
 8006056:	2101      	movs	r1, #1
 8006058:	5499      	strb	r1, [r3, r2]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2241      	movs	r2, #65	; 0x41
 800605e:	2101      	movs	r1, #1
 8006060:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2242      	movs	r2, #66	; 0x42
 8006066:	2101      	movs	r1, #1
 8006068:	5499      	strb	r1, [r3, r2]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2243      	movs	r2, #67	; 0x43
 800606e:	2101      	movs	r1, #1
 8006070:	5499      	strb	r1, [r3, r2]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2244      	movs	r2, #68	; 0x44
 8006076:	2101      	movs	r1, #1
 8006078:	5499      	strb	r1, [r3, r2]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2245      	movs	r2, #69	; 0x45
 800607e:	2101      	movs	r1, #1
 8006080:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	223d      	movs	r2, #61	; 0x3d
 8006086:	2101      	movs	r1, #1
 8006088:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800608a:	2300      	movs	r3, #0
}
 800608c:	0018      	movs	r0, r3
 800608e:	46bd      	mov	sp, r7
 8006090:	b002      	add	sp, #8
 8006092:	bd80      	pop	{r7, pc}

08006094 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b084      	sub	sp, #16
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	223d      	movs	r2, #61	; 0x3d
 80060a0:	5c9b      	ldrb	r3, [r3, r2]
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d001      	beq.n	80060ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	e035      	b.n	8006118 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	223d      	movs	r2, #61	; 0x3d
 80060b0:	2102      	movs	r1, #2
 80060b2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68da      	ldr	r2, [r3, #12]
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2101      	movs	r1, #1
 80060c0:	430a      	orrs	r2, r1
 80060c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a15      	ldr	r2, [pc, #84]	; (8006120 <HAL_TIM_Base_Start_IT+0x8c>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d009      	beq.n	80060e2 <HAL_TIM_Base_Start_IT+0x4e>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a14      	ldr	r2, [pc, #80]	; (8006124 <HAL_TIM_Base_Start_IT+0x90>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d004      	beq.n	80060e2 <HAL_TIM_Base_Start_IT+0x4e>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a12      	ldr	r2, [pc, #72]	; (8006128 <HAL_TIM_Base_Start_IT+0x94>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d111      	bne.n	8006106 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	2207      	movs	r2, #7
 80060ea:	4013      	ands	r3, r2
 80060ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	2b06      	cmp	r3, #6
 80060f2:	d010      	beq.n	8006116 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2101      	movs	r1, #1
 8006100:	430a      	orrs	r2, r1
 8006102:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006104:	e007      	b.n	8006116 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2101      	movs	r1, #1
 8006112:	430a      	orrs	r2, r1
 8006114:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006116:	2300      	movs	r3, #0
}
 8006118:	0018      	movs	r0, r3
 800611a:	46bd      	mov	sp, r7
 800611c:	b004      	add	sp, #16
 800611e:	bd80      	pop	{r7, pc}
 8006120:	40012c00 	.word	0x40012c00
 8006124:	40000400 	.word	0x40000400
 8006128:	40014000 	.word	0x40014000

0800612c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2101      	movs	r1, #1
 8006140:	438a      	bics	r2, r1
 8006142:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	6a1b      	ldr	r3, [r3, #32]
 800614a:	4a0d      	ldr	r2, [pc, #52]	; (8006180 <HAL_TIM_Base_Stop_IT+0x54>)
 800614c:	4013      	ands	r3, r2
 800614e:	d10d      	bne.n	800616c <HAL_TIM_Base_Stop_IT+0x40>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	6a1b      	ldr	r3, [r3, #32]
 8006156:	4a0b      	ldr	r2, [pc, #44]	; (8006184 <HAL_TIM_Base_Stop_IT+0x58>)
 8006158:	4013      	ands	r3, r2
 800615a:	d107      	bne.n	800616c <HAL_TIM_Base_Stop_IT+0x40>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	2101      	movs	r1, #1
 8006168:	438a      	bics	r2, r1
 800616a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	223d      	movs	r2, #61	; 0x3d
 8006170:	2101      	movs	r1, #1
 8006172:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	0018      	movs	r0, r3
 8006178:	46bd      	mov	sp, r7
 800617a:	b002      	add	sp, #8
 800617c:	bd80      	pop	{r7, pc}
 800617e:	46c0      	nop			; (mov r8, r8)
 8006180:	00001111 	.word	0x00001111
 8006184:	00000444 	.word	0x00000444

08006188 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b082      	sub	sp, #8
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	2202      	movs	r2, #2
 8006198:	4013      	ands	r3, r2
 800619a:	2b02      	cmp	r3, #2
 800619c:	d124      	bne.n	80061e8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	2202      	movs	r2, #2
 80061a6:	4013      	ands	r3, r2
 80061a8:	2b02      	cmp	r3, #2
 80061aa:	d11d      	bne.n	80061e8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	2203      	movs	r2, #3
 80061b2:	4252      	negs	r2, r2
 80061b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	2203      	movs	r2, #3
 80061c4:	4013      	ands	r3, r2
 80061c6:	d004      	beq.n	80061d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	0018      	movs	r0, r3
 80061cc:	f000 f8fa 	bl	80063c4 <HAL_TIM_IC_CaptureCallback>
 80061d0:	e007      	b.n	80061e2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	0018      	movs	r0, r3
 80061d6:	f000 f8ed 	bl	80063b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	0018      	movs	r0, r3
 80061de:	f000 f8f9 	bl	80063d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2204      	movs	r2, #4
 80061f0:	4013      	ands	r3, r2
 80061f2:	2b04      	cmp	r3, #4
 80061f4:	d125      	bne.n	8006242 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	68db      	ldr	r3, [r3, #12]
 80061fc:	2204      	movs	r2, #4
 80061fe:	4013      	ands	r3, r2
 8006200:	2b04      	cmp	r3, #4
 8006202:	d11e      	bne.n	8006242 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2205      	movs	r2, #5
 800620a:	4252      	negs	r2, r2
 800620c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2202      	movs	r2, #2
 8006212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	23c0      	movs	r3, #192	; 0xc0
 800621c:	009b      	lsls	r3, r3, #2
 800621e:	4013      	ands	r3, r2
 8006220:	d004      	beq.n	800622c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	0018      	movs	r0, r3
 8006226:	f000 f8cd 	bl	80063c4 <HAL_TIM_IC_CaptureCallback>
 800622a:	e007      	b.n	800623c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	0018      	movs	r0, r3
 8006230:	f000 f8c0 	bl	80063b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	0018      	movs	r0, r3
 8006238:	f000 f8cc 	bl	80063d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	2208      	movs	r2, #8
 800624a:	4013      	ands	r3, r2
 800624c:	2b08      	cmp	r3, #8
 800624e:	d124      	bne.n	800629a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68db      	ldr	r3, [r3, #12]
 8006256:	2208      	movs	r2, #8
 8006258:	4013      	ands	r3, r2
 800625a:	2b08      	cmp	r3, #8
 800625c:	d11d      	bne.n	800629a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2209      	movs	r2, #9
 8006264:	4252      	negs	r2, r2
 8006266:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2204      	movs	r2, #4
 800626c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	2203      	movs	r2, #3
 8006276:	4013      	ands	r3, r2
 8006278:	d004      	beq.n	8006284 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	0018      	movs	r0, r3
 800627e:	f000 f8a1 	bl	80063c4 <HAL_TIM_IC_CaptureCallback>
 8006282:	e007      	b.n	8006294 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	0018      	movs	r0, r3
 8006288:	f000 f894 	bl	80063b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	0018      	movs	r0, r3
 8006290:	f000 f8a0 	bl	80063d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	2210      	movs	r2, #16
 80062a2:	4013      	ands	r3, r2
 80062a4:	2b10      	cmp	r3, #16
 80062a6:	d125      	bne.n	80062f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	2210      	movs	r2, #16
 80062b0:	4013      	ands	r3, r2
 80062b2:	2b10      	cmp	r3, #16
 80062b4:	d11e      	bne.n	80062f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2211      	movs	r2, #17
 80062bc:	4252      	negs	r2, r2
 80062be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2208      	movs	r2, #8
 80062c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	69da      	ldr	r2, [r3, #28]
 80062cc:	23c0      	movs	r3, #192	; 0xc0
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	4013      	ands	r3, r2
 80062d2:	d004      	beq.n	80062de <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	0018      	movs	r0, r3
 80062d8:	f000 f874 	bl	80063c4 <HAL_TIM_IC_CaptureCallback>
 80062dc:	e007      	b.n	80062ee <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	0018      	movs	r0, r3
 80062e2:	f000 f867 	bl	80063b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	0018      	movs	r0, r3
 80062ea:	f000 f873 	bl	80063d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	2201      	movs	r2, #1
 80062fc:	4013      	ands	r3, r2
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d10f      	bne.n	8006322 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	2201      	movs	r2, #1
 800630a:	4013      	ands	r3, r2
 800630c:	2b01      	cmp	r3, #1
 800630e:	d108      	bne.n	8006322 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2202      	movs	r2, #2
 8006316:	4252      	negs	r2, r2
 8006318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	0018      	movs	r0, r3
 800631e:	f7fc f967 	bl	80025f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2280      	movs	r2, #128	; 0x80
 800632a:	4013      	ands	r3, r2
 800632c:	2b80      	cmp	r3, #128	; 0x80
 800632e:	d10f      	bne.n	8006350 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	2280      	movs	r2, #128	; 0x80
 8006338:	4013      	ands	r3, r2
 800633a:	2b80      	cmp	r3, #128	; 0x80
 800633c:	d108      	bne.n	8006350 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2281      	movs	r2, #129	; 0x81
 8006344:	4252      	negs	r2, r2
 8006346:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	0018      	movs	r0, r3
 800634c:	f000 f8d0 	bl	80064f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	2240      	movs	r2, #64	; 0x40
 8006358:	4013      	ands	r3, r2
 800635a:	2b40      	cmp	r3, #64	; 0x40
 800635c:	d10f      	bne.n	800637e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	2240      	movs	r2, #64	; 0x40
 8006366:	4013      	ands	r3, r2
 8006368:	2b40      	cmp	r3, #64	; 0x40
 800636a:	d108      	bne.n	800637e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2241      	movs	r2, #65	; 0x41
 8006372:	4252      	negs	r2, r2
 8006374:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	0018      	movs	r0, r3
 800637a:	f000 f833 	bl	80063e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	2220      	movs	r2, #32
 8006386:	4013      	ands	r3, r2
 8006388:	2b20      	cmp	r3, #32
 800638a:	d10f      	bne.n	80063ac <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	2220      	movs	r2, #32
 8006394:	4013      	ands	r3, r2
 8006396:	2b20      	cmp	r3, #32
 8006398:	d108      	bne.n	80063ac <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2221      	movs	r2, #33	; 0x21
 80063a0:	4252      	negs	r2, r2
 80063a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	0018      	movs	r0, r3
 80063a8:	f000 f89a 	bl	80064e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063ac:	46c0      	nop			; (mov r8, r8)
 80063ae:	46bd      	mov	sp, r7
 80063b0:	b002      	add	sp, #8
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063bc:	46c0      	nop			; (mov r8, r8)
 80063be:	46bd      	mov	sp, r7
 80063c0:	b002      	add	sp, #8
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80063cc:	46c0      	nop			; (mov r8, r8)
 80063ce:	46bd      	mov	sp, r7
 80063d0:	b002      	add	sp, #8
 80063d2:	bd80      	pop	{r7, pc}

080063d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063dc:	46c0      	nop			; (mov r8, r8)
 80063de:	46bd      	mov	sp, r7
 80063e0:	b002      	add	sp, #8
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b082      	sub	sp, #8
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063ec:	46c0      	nop			; (mov r8, r8)
 80063ee:	46bd      	mov	sp, r7
 80063f0:	b002      	add	sp, #8
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a2f      	ldr	r2, [pc, #188]	; (80064c4 <TIM_Base_SetConfig+0xd0>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d003      	beq.n	8006414 <TIM_Base_SetConfig+0x20>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a2e      	ldr	r2, [pc, #184]	; (80064c8 <TIM_Base_SetConfig+0xd4>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d108      	bne.n	8006426 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2270      	movs	r2, #112	; 0x70
 8006418:	4393      	bics	r3, r2
 800641a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	4313      	orrs	r3, r2
 8006424:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a26      	ldr	r2, [pc, #152]	; (80064c4 <TIM_Base_SetConfig+0xd0>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d013      	beq.n	8006456 <TIM_Base_SetConfig+0x62>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a25      	ldr	r2, [pc, #148]	; (80064c8 <TIM_Base_SetConfig+0xd4>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d00f      	beq.n	8006456 <TIM_Base_SetConfig+0x62>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a24      	ldr	r2, [pc, #144]	; (80064cc <TIM_Base_SetConfig+0xd8>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d00b      	beq.n	8006456 <TIM_Base_SetConfig+0x62>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a23      	ldr	r2, [pc, #140]	; (80064d0 <TIM_Base_SetConfig+0xdc>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d007      	beq.n	8006456 <TIM_Base_SetConfig+0x62>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a22      	ldr	r2, [pc, #136]	; (80064d4 <TIM_Base_SetConfig+0xe0>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d003      	beq.n	8006456 <TIM_Base_SetConfig+0x62>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a21      	ldr	r2, [pc, #132]	; (80064d8 <TIM_Base_SetConfig+0xe4>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d108      	bne.n	8006468 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	4a20      	ldr	r2, [pc, #128]	; (80064dc <TIM_Base_SetConfig+0xe8>)
 800645a:	4013      	ands	r3, r2
 800645c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	4313      	orrs	r3, r2
 8006466:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2280      	movs	r2, #128	; 0x80
 800646c:	4393      	bics	r3, r2
 800646e:	001a      	movs	r2, r3
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	4313      	orrs	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	689a      	ldr	r2, [r3, #8]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a0c      	ldr	r2, [pc, #48]	; (80064c4 <TIM_Base_SetConfig+0xd0>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d00b      	beq.n	80064ae <TIM_Base_SetConfig+0xba>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a0d      	ldr	r2, [pc, #52]	; (80064d0 <TIM_Base_SetConfig+0xdc>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d007      	beq.n	80064ae <TIM_Base_SetConfig+0xba>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a0c      	ldr	r2, [pc, #48]	; (80064d4 <TIM_Base_SetConfig+0xe0>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d003      	beq.n	80064ae <TIM_Base_SetConfig+0xba>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a0b      	ldr	r2, [pc, #44]	; (80064d8 <TIM_Base_SetConfig+0xe4>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d103      	bne.n	80064b6 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	691a      	ldr	r2, [r3, #16]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	615a      	str	r2, [r3, #20]
}
 80064bc:	46c0      	nop			; (mov r8, r8)
 80064be:	46bd      	mov	sp, r7
 80064c0:	b004      	add	sp, #16
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	40012c00 	.word	0x40012c00
 80064c8:	40000400 	.word	0x40000400
 80064cc:	40002000 	.word	0x40002000
 80064d0:	40014000 	.word	0x40014000
 80064d4:	40014400 	.word	0x40014400
 80064d8:	40014800 	.word	0x40014800
 80064dc:	fffffcff 	.word	0xfffffcff

080064e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b082      	sub	sp, #8
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064e8:	46c0      	nop			; (mov r8, r8)
 80064ea:	46bd      	mov	sp, r7
 80064ec:	b002      	add	sp, #8
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064f8:	46c0      	nop			; (mov r8, r8)
 80064fa:	46bd      	mov	sp, r7
 80064fc:	b002      	add	sp, #8
 80064fe:	bd80      	pop	{r7, pc}

08006500 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d101      	bne.n	8006512 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	e044      	b.n	800659c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006516:	2b00      	cmp	r3, #0
 8006518:	d107      	bne.n	800652a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2278      	movs	r2, #120	; 0x78
 800651e:	2100      	movs	r1, #0
 8006520:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	0018      	movs	r0, r3
 8006526:	f7fc fa67 	bl	80029f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2224      	movs	r2, #36	; 0x24
 800652e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	2101      	movs	r1, #1
 800653c:	438a      	bics	r2, r1
 800653e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	0018      	movs	r0, r3
 8006544:	f000 fb0c 	bl	8006b60 <UART_SetConfig>
 8006548:	0003      	movs	r3, r0
 800654a:	2b01      	cmp	r3, #1
 800654c:	d101      	bne.n	8006552 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e024      	b.n	800659c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006556:	2b00      	cmp	r3, #0
 8006558:	d003      	beq.n	8006562 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	0018      	movs	r0, r3
 800655e:	f000 fc3f 	bl	8006de0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	685a      	ldr	r2, [r3, #4]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	490d      	ldr	r1, [pc, #52]	; (80065a4 <HAL_UART_Init+0xa4>)
 800656e:	400a      	ands	r2, r1
 8006570:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	689a      	ldr	r2, [r3, #8]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2108      	movs	r1, #8
 800657e:	438a      	bics	r2, r1
 8006580:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2101      	movs	r1, #1
 800658e:	430a      	orrs	r2, r1
 8006590:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	0018      	movs	r0, r3
 8006596:	f000 fcd7 	bl	8006f48 <UART_CheckIdleState>
 800659a:	0003      	movs	r3, r0
}
 800659c:	0018      	movs	r0, r3
 800659e:	46bd      	mov	sp, r7
 80065a0:	b002      	add	sp, #8
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	fffff7ff 	.word	0xfffff7ff

080065a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065a8:	b590      	push	{r4, r7, lr}
 80065aa:	b0ab      	sub	sp, #172	; 0xac
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	22a4      	movs	r2, #164	; 0xa4
 80065b8:	18b9      	adds	r1, r7, r2
 80065ba:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	20a0      	movs	r0, #160	; 0xa0
 80065c4:	1839      	adds	r1, r7, r0
 80065c6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	219c      	movs	r1, #156	; 0x9c
 80065d0:	1879      	adds	r1, r7, r1
 80065d2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065d4:	0011      	movs	r1, r2
 80065d6:	18bb      	adds	r3, r7, r2
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a99      	ldr	r2, [pc, #612]	; (8006840 <HAL_UART_IRQHandler+0x298>)
 80065dc:	4013      	ands	r3, r2
 80065de:	2298      	movs	r2, #152	; 0x98
 80065e0:	18bc      	adds	r4, r7, r2
 80065e2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80065e4:	18bb      	adds	r3, r7, r2
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d114      	bne.n	8006616 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80065ec:	187b      	adds	r3, r7, r1
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2220      	movs	r2, #32
 80065f2:	4013      	ands	r3, r2
 80065f4:	d00f      	beq.n	8006616 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065f6:	183b      	adds	r3, r7, r0
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2220      	movs	r2, #32
 80065fc:	4013      	ands	r3, r2
 80065fe:	d00a      	beq.n	8006616 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006604:	2b00      	cmp	r3, #0
 8006606:	d100      	bne.n	800660a <HAL_UART_IRQHandler+0x62>
 8006608:	e286      	b.n	8006b18 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	0010      	movs	r0, r2
 8006612:	4798      	blx	r3
      }
      return;
 8006614:	e280      	b.n	8006b18 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006616:	2398      	movs	r3, #152	; 0x98
 8006618:	18fb      	adds	r3, r7, r3
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d100      	bne.n	8006622 <HAL_UART_IRQHandler+0x7a>
 8006620:	e114      	b.n	800684c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006622:	239c      	movs	r3, #156	; 0x9c
 8006624:	18fb      	adds	r3, r7, r3
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2201      	movs	r2, #1
 800662a:	4013      	ands	r3, r2
 800662c:	d106      	bne.n	800663c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800662e:	23a0      	movs	r3, #160	; 0xa0
 8006630:	18fb      	adds	r3, r7, r3
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a83      	ldr	r2, [pc, #524]	; (8006844 <HAL_UART_IRQHandler+0x29c>)
 8006636:	4013      	ands	r3, r2
 8006638:	d100      	bne.n	800663c <HAL_UART_IRQHandler+0x94>
 800663a:	e107      	b.n	800684c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800663c:	23a4      	movs	r3, #164	; 0xa4
 800663e:	18fb      	adds	r3, r7, r3
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	2201      	movs	r2, #1
 8006644:	4013      	ands	r3, r2
 8006646:	d012      	beq.n	800666e <HAL_UART_IRQHandler+0xc6>
 8006648:	23a0      	movs	r3, #160	; 0xa0
 800664a:	18fb      	adds	r3, r7, r3
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	2380      	movs	r3, #128	; 0x80
 8006650:	005b      	lsls	r3, r3, #1
 8006652:	4013      	ands	r3, r2
 8006654:	d00b      	beq.n	800666e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2201      	movs	r2, #1
 800665c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2284      	movs	r2, #132	; 0x84
 8006662:	589b      	ldr	r3, [r3, r2]
 8006664:	2201      	movs	r2, #1
 8006666:	431a      	orrs	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2184      	movs	r1, #132	; 0x84
 800666c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800666e:	23a4      	movs	r3, #164	; 0xa4
 8006670:	18fb      	adds	r3, r7, r3
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2202      	movs	r2, #2
 8006676:	4013      	ands	r3, r2
 8006678:	d011      	beq.n	800669e <HAL_UART_IRQHandler+0xf6>
 800667a:	239c      	movs	r3, #156	; 0x9c
 800667c:	18fb      	adds	r3, r7, r3
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2201      	movs	r2, #1
 8006682:	4013      	ands	r3, r2
 8006684:	d00b      	beq.n	800669e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	2202      	movs	r2, #2
 800668c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2284      	movs	r2, #132	; 0x84
 8006692:	589b      	ldr	r3, [r3, r2]
 8006694:	2204      	movs	r2, #4
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2184      	movs	r1, #132	; 0x84
 800669c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800669e:	23a4      	movs	r3, #164	; 0xa4
 80066a0:	18fb      	adds	r3, r7, r3
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2204      	movs	r2, #4
 80066a6:	4013      	ands	r3, r2
 80066a8:	d011      	beq.n	80066ce <HAL_UART_IRQHandler+0x126>
 80066aa:	239c      	movs	r3, #156	; 0x9c
 80066ac:	18fb      	adds	r3, r7, r3
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2201      	movs	r2, #1
 80066b2:	4013      	ands	r3, r2
 80066b4:	d00b      	beq.n	80066ce <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2204      	movs	r2, #4
 80066bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2284      	movs	r2, #132	; 0x84
 80066c2:	589b      	ldr	r3, [r3, r2]
 80066c4:	2202      	movs	r2, #2
 80066c6:	431a      	orrs	r2, r3
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2184      	movs	r1, #132	; 0x84
 80066cc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066ce:	23a4      	movs	r3, #164	; 0xa4
 80066d0:	18fb      	adds	r3, r7, r3
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	2208      	movs	r2, #8
 80066d6:	4013      	ands	r3, r2
 80066d8:	d017      	beq.n	800670a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066da:	23a0      	movs	r3, #160	; 0xa0
 80066dc:	18fb      	adds	r3, r7, r3
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2220      	movs	r2, #32
 80066e2:	4013      	ands	r3, r2
 80066e4:	d105      	bne.n	80066f2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80066e6:	239c      	movs	r3, #156	; 0x9c
 80066e8:	18fb      	adds	r3, r7, r3
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2201      	movs	r2, #1
 80066ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066f0:	d00b      	beq.n	800670a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	2208      	movs	r2, #8
 80066f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2284      	movs	r2, #132	; 0x84
 80066fe:	589b      	ldr	r3, [r3, r2]
 8006700:	2208      	movs	r2, #8
 8006702:	431a      	orrs	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2184      	movs	r1, #132	; 0x84
 8006708:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800670a:	23a4      	movs	r3, #164	; 0xa4
 800670c:	18fb      	adds	r3, r7, r3
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	2380      	movs	r3, #128	; 0x80
 8006712:	011b      	lsls	r3, r3, #4
 8006714:	4013      	ands	r3, r2
 8006716:	d013      	beq.n	8006740 <HAL_UART_IRQHandler+0x198>
 8006718:	23a0      	movs	r3, #160	; 0xa0
 800671a:	18fb      	adds	r3, r7, r3
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	2380      	movs	r3, #128	; 0x80
 8006720:	04db      	lsls	r3, r3, #19
 8006722:	4013      	ands	r3, r2
 8006724:	d00c      	beq.n	8006740 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2280      	movs	r2, #128	; 0x80
 800672c:	0112      	lsls	r2, r2, #4
 800672e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2284      	movs	r2, #132	; 0x84
 8006734:	589b      	ldr	r3, [r3, r2]
 8006736:	2220      	movs	r2, #32
 8006738:	431a      	orrs	r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2184      	movs	r1, #132	; 0x84
 800673e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2284      	movs	r2, #132	; 0x84
 8006744:	589b      	ldr	r3, [r3, r2]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d100      	bne.n	800674c <HAL_UART_IRQHandler+0x1a4>
 800674a:	e1e7      	b.n	8006b1c <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800674c:	23a4      	movs	r3, #164	; 0xa4
 800674e:	18fb      	adds	r3, r7, r3
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2220      	movs	r2, #32
 8006754:	4013      	ands	r3, r2
 8006756:	d00e      	beq.n	8006776 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006758:	23a0      	movs	r3, #160	; 0xa0
 800675a:	18fb      	adds	r3, r7, r3
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2220      	movs	r2, #32
 8006760:	4013      	ands	r3, r2
 8006762:	d008      	beq.n	8006776 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006768:	2b00      	cmp	r3, #0
 800676a:	d004      	beq.n	8006776 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	0010      	movs	r0, r2
 8006774:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2284      	movs	r2, #132	; 0x84
 800677a:	589b      	ldr	r3, [r3, r2]
 800677c:	2194      	movs	r1, #148	; 0x94
 800677e:	187a      	adds	r2, r7, r1
 8006780:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	2240      	movs	r2, #64	; 0x40
 800678a:	4013      	ands	r3, r2
 800678c:	2b40      	cmp	r3, #64	; 0x40
 800678e:	d004      	beq.n	800679a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006790:	187b      	adds	r3, r7, r1
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2228      	movs	r2, #40	; 0x28
 8006796:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006798:	d047      	beq.n	800682a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	0018      	movs	r0, r3
 800679e:	f000 fce5 	bl	800716c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	2240      	movs	r2, #64	; 0x40
 80067aa:	4013      	ands	r3, r2
 80067ac:	2b40      	cmp	r3, #64	; 0x40
 80067ae:	d137      	bne.n	8006820 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067b0:	f3ef 8310 	mrs	r3, PRIMASK
 80067b4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80067b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067b8:	2090      	movs	r0, #144	; 0x90
 80067ba:	183a      	adds	r2, r7, r0
 80067bc:	6013      	str	r3, [r2, #0]
 80067be:	2301      	movs	r3, #1
 80067c0:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067c4:	f383 8810 	msr	PRIMASK, r3
}
 80067c8:	46c0      	nop			; (mov r8, r8)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	689a      	ldr	r2, [r3, #8]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2140      	movs	r1, #64	; 0x40
 80067d6:	438a      	bics	r2, r1
 80067d8:	609a      	str	r2, [r3, #8]
 80067da:	183b      	adds	r3, r7, r0
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80067e2:	f383 8810 	msr	PRIMASK, r3
}
 80067e6:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d012      	beq.n	8006816 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067f4:	4a14      	ldr	r2, [pc, #80]	; (8006848 <HAL_UART_IRQHandler+0x2a0>)
 80067f6:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067fc:	0018      	movs	r0, r3
 80067fe:	f7fc fce5 	bl	80031cc <HAL_DMA_Abort_IT>
 8006802:	1e03      	subs	r3, r0, #0
 8006804:	d01a      	beq.n	800683c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800680a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006810:	0018      	movs	r0, r3
 8006812:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006814:	e012      	b.n	800683c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	0018      	movs	r0, r3
 800681a:	f000 f98d 	bl	8006b38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681e:	e00d      	b.n	800683c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	0018      	movs	r0, r3
 8006824:	f000 f988 	bl	8006b38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006828:	e008      	b.n	800683c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	0018      	movs	r0, r3
 800682e:	f000 f983 	bl	8006b38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2284      	movs	r2, #132	; 0x84
 8006836:	2100      	movs	r1, #0
 8006838:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800683a:	e16f      	b.n	8006b1c <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800683c:	46c0      	nop			; (mov r8, r8)
    return;
 800683e:	e16d      	b.n	8006b1c <HAL_UART_IRQHandler+0x574>
 8006840:	0000080f 	.word	0x0000080f
 8006844:	04000120 	.word	0x04000120
 8006848:	08007235 	.word	0x08007235

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006850:	2b01      	cmp	r3, #1
 8006852:	d000      	beq.n	8006856 <HAL_UART_IRQHandler+0x2ae>
 8006854:	e139      	b.n	8006aca <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006856:	23a4      	movs	r3, #164	; 0xa4
 8006858:	18fb      	adds	r3, r7, r3
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2210      	movs	r2, #16
 800685e:	4013      	ands	r3, r2
 8006860:	d100      	bne.n	8006864 <HAL_UART_IRQHandler+0x2bc>
 8006862:	e132      	b.n	8006aca <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006864:	23a0      	movs	r3, #160	; 0xa0
 8006866:	18fb      	adds	r3, r7, r3
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2210      	movs	r2, #16
 800686c:	4013      	ands	r3, r2
 800686e:	d100      	bne.n	8006872 <HAL_UART_IRQHandler+0x2ca>
 8006870:	e12b      	b.n	8006aca <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2210      	movs	r2, #16
 8006878:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	2240      	movs	r2, #64	; 0x40
 8006882:	4013      	ands	r3, r2
 8006884:	2b40      	cmp	r3, #64	; 0x40
 8006886:	d000      	beq.n	800688a <HAL_UART_IRQHandler+0x2e2>
 8006888:	e09f      	b.n	80069ca <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	685a      	ldr	r2, [r3, #4]
 8006892:	217e      	movs	r1, #126	; 0x7e
 8006894:	187b      	adds	r3, r7, r1
 8006896:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8006898:	187b      	adds	r3, r7, r1
 800689a:	881b      	ldrh	r3, [r3, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d100      	bne.n	80068a2 <HAL_UART_IRQHandler+0x2fa>
 80068a0:	e13e      	b.n	8006b20 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2258      	movs	r2, #88	; 0x58
 80068a6:	5a9b      	ldrh	r3, [r3, r2]
 80068a8:	187a      	adds	r2, r7, r1
 80068aa:	8812      	ldrh	r2, [r2, #0]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d300      	bcc.n	80068b2 <HAL_UART_IRQHandler+0x30a>
 80068b0:	e136      	b.n	8006b20 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	187a      	adds	r2, r7, r1
 80068b6:	215a      	movs	r1, #90	; 0x5a
 80068b8:	8812      	ldrh	r2, [r2, #0]
 80068ba:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068c0:	699b      	ldr	r3, [r3, #24]
 80068c2:	2b20      	cmp	r3, #32
 80068c4:	d06f      	beq.n	80069a6 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068c6:	f3ef 8310 	mrs	r3, PRIMASK
 80068ca:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80068cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068ce:	67bb      	str	r3, [r7, #120]	; 0x78
 80068d0:	2301      	movs	r3, #1
 80068d2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068d6:	f383 8810 	msr	PRIMASK, r3
}
 80068da:	46c0      	nop			; (mov r8, r8)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4992      	ldr	r1, [pc, #584]	; (8006b30 <HAL_UART_IRQHandler+0x588>)
 80068e8:	400a      	ands	r2, r1
 80068ea:	601a      	str	r2, [r3, #0]
 80068ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80068ee:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f2:	f383 8810 	msr	PRIMASK, r3
}
 80068f6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068f8:	f3ef 8310 	mrs	r3, PRIMASK
 80068fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80068fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006900:	677b      	str	r3, [r7, #116]	; 0x74
 8006902:	2301      	movs	r3, #1
 8006904:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006906:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006908:	f383 8810 	msr	PRIMASK, r3
}
 800690c:	46c0      	nop			; (mov r8, r8)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689a      	ldr	r2, [r3, #8]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2101      	movs	r1, #1
 800691a:	438a      	bics	r2, r1
 800691c:	609a      	str	r2, [r3, #8]
 800691e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006920:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006922:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006924:	f383 8810 	msr	PRIMASK, r3
}
 8006928:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800692a:	f3ef 8310 	mrs	r3, PRIMASK
 800692e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006930:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006932:	673b      	str	r3, [r7, #112]	; 0x70
 8006934:	2301      	movs	r3, #1
 8006936:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006938:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800693a:	f383 8810 	msr	PRIMASK, r3
}
 800693e:	46c0      	nop			; (mov r8, r8)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	689a      	ldr	r2, [r3, #8]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2140      	movs	r1, #64	; 0x40
 800694c:	438a      	bics	r2, r1
 800694e:	609a      	str	r2, [r3, #8]
 8006950:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006952:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006954:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006956:	f383 8810 	msr	PRIMASK, r3
}
 800695a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2280      	movs	r2, #128	; 0x80
 8006960:	2120      	movs	r1, #32
 8006962:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800696a:	f3ef 8310 	mrs	r3, PRIMASK
 800696e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006970:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006972:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006974:	2301      	movs	r3, #1
 8006976:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006978:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800697a:	f383 8810 	msr	PRIMASK, r3
}
 800697e:	46c0      	nop			; (mov r8, r8)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2110      	movs	r1, #16
 800698c:	438a      	bics	r2, r1
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006992:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006994:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006996:	f383 8810 	msr	PRIMASK, r3
}
 800699a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069a0:	0018      	movs	r0, r3
 80069a2:	f7fc fbdb 	bl	800315c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2202      	movs	r2, #2
 80069aa:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2258      	movs	r2, #88	; 0x58
 80069b0:	5a9a      	ldrh	r2, [r3, r2]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	215a      	movs	r1, #90	; 0x5a
 80069b6:	5a5b      	ldrh	r3, [r3, r1]
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	b29a      	uxth	r2, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	0011      	movs	r1, r2
 80069c2:	0018      	movs	r0, r3
 80069c4:	f000 f8c0 	bl	8006b48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069c8:	e0aa      	b.n	8006b20 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2258      	movs	r2, #88	; 0x58
 80069ce:	5a99      	ldrh	r1, [r3, r2]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	225a      	movs	r2, #90	; 0x5a
 80069d4:	5a9b      	ldrh	r3, [r3, r2]
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	208e      	movs	r0, #142	; 0x8e
 80069da:	183b      	adds	r3, r7, r0
 80069dc:	1a8a      	subs	r2, r1, r2
 80069de:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	225a      	movs	r2, #90	; 0x5a
 80069e4:	5a9b      	ldrh	r3, [r3, r2]
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d100      	bne.n	80069ee <HAL_UART_IRQHandler+0x446>
 80069ec:	e09a      	b.n	8006b24 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 80069ee:	183b      	adds	r3, r7, r0
 80069f0:	881b      	ldrh	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d100      	bne.n	80069f8 <HAL_UART_IRQHandler+0x450>
 80069f6:	e095      	b.n	8006b24 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069f8:	f3ef 8310 	mrs	r3, PRIMASK
 80069fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80069fe:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a00:	2488      	movs	r4, #136	; 0x88
 8006a02:	193a      	adds	r2, r7, r4
 8006a04:	6013      	str	r3, [r2, #0]
 8006a06:	2301      	movs	r3, #1
 8006a08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	f383 8810 	msr	PRIMASK, r3
}
 8006a10:	46c0      	nop			; (mov r8, r8)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4945      	ldr	r1, [pc, #276]	; (8006b34 <HAL_UART_IRQHandler+0x58c>)
 8006a1e:	400a      	ands	r2, r1
 8006a20:	601a      	str	r2, [r3, #0]
 8006a22:	193b      	adds	r3, r7, r4
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	f383 8810 	msr	PRIMASK, r3
}
 8006a2e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a30:	f3ef 8310 	mrs	r3, PRIMASK
 8006a34:	61bb      	str	r3, [r7, #24]
  return(result);
 8006a36:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a38:	2484      	movs	r4, #132	; 0x84
 8006a3a:	193a      	adds	r2, r7, r4
 8006a3c:	6013      	str	r3, [r2, #0]
 8006a3e:	2301      	movs	r3, #1
 8006a40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a42:	69fb      	ldr	r3, [r7, #28]
 8006a44:	f383 8810 	msr	PRIMASK, r3
}
 8006a48:	46c0      	nop			; (mov r8, r8)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	689a      	ldr	r2, [r3, #8]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	2101      	movs	r1, #1
 8006a56:	438a      	bics	r2, r1
 8006a58:	609a      	str	r2, [r3, #8]
 8006a5a:	193b      	adds	r3, r7, r4
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	f383 8810 	msr	PRIMASK, r3
}
 8006a66:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2280      	movs	r2, #128	; 0x80
 8006a6c:	2120      	movs	r1, #32
 8006a6e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a7c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a80:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a84:	2480      	movs	r4, #128	; 0x80
 8006a86:	193a      	adds	r2, r7, r4
 8006a88:	6013      	str	r3, [r2, #0]
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a90:	f383 8810 	msr	PRIMASK, r3
}
 8006a94:	46c0      	nop			; (mov r8, r8)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2110      	movs	r1, #16
 8006aa2:	438a      	bics	r2, r1
 8006aa4:	601a      	str	r2, [r3, #0]
 8006aa6:	193b      	adds	r3, r7, r4
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aae:	f383 8810 	msr	PRIMASK, r3
}
 8006ab2:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006aba:	183b      	adds	r3, r7, r0
 8006abc:	881a      	ldrh	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	0011      	movs	r1, r2
 8006ac2:	0018      	movs	r0, r3
 8006ac4:	f000 f840 	bl	8006b48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ac8:	e02c      	b.n	8006b24 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006aca:	23a4      	movs	r3, #164	; 0xa4
 8006acc:	18fb      	adds	r3, r7, r3
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2280      	movs	r2, #128	; 0x80
 8006ad2:	4013      	ands	r3, r2
 8006ad4:	d00f      	beq.n	8006af6 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006ad6:	23a0      	movs	r3, #160	; 0xa0
 8006ad8:	18fb      	adds	r3, r7, r3
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2280      	movs	r2, #128	; 0x80
 8006ade:	4013      	ands	r3, r2
 8006ae0:	d009      	beq.n	8006af6 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d01e      	beq.n	8006b28 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	0010      	movs	r0, r2
 8006af2:	4798      	blx	r3
    }
    return;
 8006af4:	e018      	b.n	8006b28 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006af6:	23a4      	movs	r3, #164	; 0xa4
 8006af8:	18fb      	adds	r3, r7, r3
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2240      	movs	r2, #64	; 0x40
 8006afe:	4013      	ands	r3, r2
 8006b00:	d013      	beq.n	8006b2a <HAL_UART_IRQHandler+0x582>
 8006b02:	23a0      	movs	r3, #160	; 0xa0
 8006b04:	18fb      	adds	r3, r7, r3
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2240      	movs	r2, #64	; 0x40
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	d00d      	beq.n	8006b2a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	0018      	movs	r0, r3
 8006b12:	f000 fba6 	bl	8007262 <UART_EndTransmit_IT>
    return;
 8006b16:	e008      	b.n	8006b2a <HAL_UART_IRQHandler+0x582>
      return;
 8006b18:	46c0      	nop			; (mov r8, r8)
 8006b1a:	e006      	b.n	8006b2a <HAL_UART_IRQHandler+0x582>
    return;
 8006b1c:	46c0      	nop			; (mov r8, r8)
 8006b1e:	e004      	b.n	8006b2a <HAL_UART_IRQHandler+0x582>
      return;
 8006b20:	46c0      	nop			; (mov r8, r8)
 8006b22:	e002      	b.n	8006b2a <HAL_UART_IRQHandler+0x582>
      return;
 8006b24:	46c0      	nop			; (mov r8, r8)
 8006b26:	e000      	b.n	8006b2a <HAL_UART_IRQHandler+0x582>
    return;
 8006b28:	46c0      	nop			; (mov r8, r8)
  }

}
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	b02b      	add	sp, #172	; 0xac
 8006b2e:	bd90      	pop	{r4, r7, pc}
 8006b30:	fffffeff 	.word	0xfffffeff
 8006b34:	fffffedf 	.word	0xfffffedf

08006b38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b082      	sub	sp, #8
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b40:	46c0      	nop			; (mov r8, r8)
 8006b42:	46bd      	mov	sp, r7
 8006b44:	b002      	add	sp, #8
 8006b46:	bd80      	pop	{r7, pc}

08006b48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b082      	sub	sp, #8
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
 8006b50:	000a      	movs	r2, r1
 8006b52:	1cbb      	adds	r3, r7, #2
 8006b54:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b56:	46c0      	nop			; (mov r8, r8)
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	b002      	add	sp, #8
 8006b5c:	bd80      	pop	{r7, pc}
	...

08006b60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b088      	sub	sp, #32
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b68:	231e      	movs	r3, #30
 8006b6a:	18fb      	adds	r3, r7, r3
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689a      	ldr	r2, [r3, #8]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	691b      	ldr	r3, [r3, #16]
 8006b78:	431a      	orrs	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	431a      	orrs	r2, r3
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a8d      	ldr	r2, [pc, #564]	; (8006dc4 <UART_SetConfig+0x264>)
 8006b90:	4013      	ands	r3, r2
 8006b92:	0019      	movs	r1, r3
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	697a      	ldr	r2, [r7, #20]
 8006b9a:	430a      	orrs	r2, r1
 8006b9c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	4a88      	ldr	r2, [pc, #544]	; (8006dc8 <UART_SetConfig+0x268>)
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	0019      	movs	r1, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68da      	ldr	r2, [r3, #12]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a1b      	ldr	r3, [r3, #32]
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	4a7f      	ldr	r2, [pc, #508]	; (8006dcc <UART_SetConfig+0x26c>)
 8006bce:	4013      	ands	r3, r2
 8006bd0:	0019      	movs	r1, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a7b      	ldr	r2, [pc, #492]	; (8006dd0 <UART_SetConfig+0x270>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d127      	bne.n	8006c36 <UART_SetConfig+0xd6>
 8006be6:	4b7b      	ldr	r3, [pc, #492]	; (8006dd4 <UART_SetConfig+0x274>)
 8006be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bea:	2203      	movs	r2, #3
 8006bec:	4013      	ands	r3, r2
 8006bee:	2b03      	cmp	r3, #3
 8006bf0:	d00d      	beq.n	8006c0e <UART_SetConfig+0xae>
 8006bf2:	d81b      	bhi.n	8006c2c <UART_SetConfig+0xcc>
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d014      	beq.n	8006c22 <UART_SetConfig+0xc2>
 8006bf8:	d818      	bhi.n	8006c2c <UART_SetConfig+0xcc>
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d002      	beq.n	8006c04 <UART_SetConfig+0xa4>
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d00a      	beq.n	8006c18 <UART_SetConfig+0xb8>
 8006c02:	e013      	b.n	8006c2c <UART_SetConfig+0xcc>
 8006c04:	231f      	movs	r3, #31
 8006c06:	18fb      	adds	r3, r7, r3
 8006c08:	2200      	movs	r2, #0
 8006c0a:	701a      	strb	r2, [r3, #0]
 8006c0c:	e021      	b.n	8006c52 <UART_SetConfig+0xf2>
 8006c0e:	231f      	movs	r3, #31
 8006c10:	18fb      	adds	r3, r7, r3
 8006c12:	2202      	movs	r2, #2
 8006c14:	701a      	strb	r2, [r3, #0]
 8006c16:	e01c      	b.n	8006c52 <UART_SetConfig+0xf2>
 8006c18:	231f      	movs	r3, #31
 8006c1a:	18fb      	adds	r3, r7, r3
 8006c1c:	2204      	movs	r2, #4
 8006c1e:	701a      	strb	r2, [r3, #0]
 8006c20:	e017      	b.n	8006c52 <UART_SetConfig+0xf2>
 8006c22:	231f      	movs	r3, #31
 8006c24:	18fb      	adds	r3, r7, r3
 8006c26:	2208      	movs	r2, #8
 8006c28:	701a      	strb	r2, [r3, #0]
 8006c2a:	e012      	b.n	8006c52 <UART_SetConfig+0xf2>
 8006c2c:	231f      	movs	r3, #31
 8006c2e:	18fb      	adds	r3, r7, r3
 8006c30:	2210      	movs	r2, #16
 8006c32:	701a      	strb	r2, [r3, #0]
 8006c34:	e00d      	b.n	8006c52 <UART_SetConfig+0xf2>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a67      	ldr	r2, [pc, #412]	; (8006dd8 <UART_SetConfig+0x278>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d104      	bne.n	8006c4a <UART_SetConfig+0xea>
 8006c40:	231f      	movs	r3, #31
 8006c42:	18fb      	adds	r3, r7, r3
 8006c44:	2200      	movs	r2, #0
 8006c46:	701a      	strb	r2, [r3, #0]
 8006c48:	e003      	b.n	8006c52 <UART_SetConfig+0xf2>
 8006c4a:	231f      	movs	r3, #31
 8006c4c:	18fb      	adds	r3, r7, r3
 8006c4e:	2210      	movs	r2, #16
 8006c50:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	69da      	ldr	r2, [r3, #28]
 8006c56:	2380      	movs	r3, #128	; 0x80
 8006c58:	021b      	lsls	r3, r3, #8
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d15c      	bne.n	8006d18 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8006c5e:	231f      	movs	r3, #31
 8006c60:	18fb      	adds	r3, r7, r3
 8006c62:	781b      	ldrb	r3, [r3, #0]
 8006c64:	2b08      	cmp	r3, #8
 8006c66:	d015      	beq.n	8006c94 <UART_SetConfig+0x134>
 8006c68:	dc18      	bgt.n	8006c9c <UART_SetConfig+0x13c>
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	d00d      	beq.n	8006c8a <UART_SetConfig+0x12a>
 8006c6e:	dc15      	bgt.n	8006c9c <UART_SetConfig+0x13c>
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d002      	beq.n	8006c7a <UART_SetConfig+0x11a>
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d005      	beq.n	8006c84 <UART_SetConfig+0x124>
 8006c78:	e010      	b.n	8006c9c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c7a:	f7ff f8d7 	bl	8005e2c <HAL_RCC_GetPCLK1Freq>
 8006c7e:	0003      	movs	r3, r0
 8006c80:	61bb      	str	r3, [r7, #24]
        break;
 8006c82:	e012      	b.n	8006caa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c84:	4b55      	ldr	r3, [pc, #340]	; (8006ddc <UART_SetConfig+0x27c>)
 8006c86:	61bb      	str	r3, [r7, #24]
        break;
 8006c88:	e00f      	b.n	8006caa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c8a:	f7ff f86f 	bl	8005d6c <HAL_RCC_GetSysClockFreq>
 8006c8e:	0003      	movs	r3, r0
 8006c90:	61bb      	str	r3, [r7, #24]
        break;
 8006c92:	e00a      	b.n	8006caa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c94:	2380      	movs	r3, #128	; 0x80
 8006c96:	021b      	lsls	r3, r3, #8
 8006c98:	61bb      	str	r3, [r7, #24]
        break;
 8006c9a:	e006      	b.n	8006caa <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006ca0:	231e      	movs	r3, #30
 8006ca2:	18fb      	adds	r3, r7, r3
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	701a      	strb	r2, [r3, #0]
        break;
 8006ca8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d100      	bne.n	8006cb2 <UART_SetConfig+0x152>
 8006cb0:	e07a      	b.n	8006da8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	005a      	lsls	r2, r3, #1
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	085b      	lsrs	r3, r3, #1
 8006cbc:	18d2      	adds	r2, r2, r3
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	0019      	movs	r1, r3
 8006cc4:	0010      	movs	r0, r2
 8006cc6:	f7f9 fa1f 	bl	8000108 <__udivsi3>
 8006cca:	0003      	movs	r3, r0
 8006ccc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	2b0f      	cmp	r3, #15
 8006cd2:	d91c      	bls.n	8006d0e <UART_SetConfig+0x1ae>
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	2380      	movs	r3, #128	; 0x80
 8006cd8:	025b      	lsls	r3, r3, #9
 8006cda:	429a      	cmp	r2, r3
 8006cdc:	d217      	bcs.n	8006d0e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	b29a      	uxth	r2, r3
 8006ce2:	200e      	movs	r0, #14
 8006ce4:	183b      	adds	r3, r7, r0
 8006ce6:	210f      	movs	r1, #15
 8006ce8:	438a      	bics	r2, r1
 8006cea:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	085b      	lsrs	r3, r3, #1
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	2207      	movs	r2, #7
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	b299      	uxth	r1, r3
 8006cf8:	183b      	adds	r3, r7, r0
 8006cfa:	183a      	adds	r2, r7, r0
 8006cfc:	8812      	ldrh	r2, [r2, #0]
 8006cfe:	430a      	orrs	r2, r1
 8006d00:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	183a      	adds	r2, r7, r0
 8006d08:	8812      	ldrh	r2, [r2, #0]
 8006d0a:	60da      	str	r2, [r3, #12]
 8006d0c:	e04c      	b.n	8006da8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8006d0e:	231e      	movs	r3, #30
 8006d10:	18fb      	adds	r3, r7, r3
 8006d12:	2201      	movs	r2, #1
 8006d14:	701a      	strb	r2, [r3, #0]
 8006d16:	e047      	b.n	8006da8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006d18:	231f      	movs	r3, #31
 8006d1a:	18fb      	adds	r3, r7, r3
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	2b08      	cmp	r3, #8
 8006d20:	d015      	beq.n	8006d4e <UART_SetConfig+0x1ee>
 8006d22:	dc18      	bgt.n	8006d56 <UART_SetConfig+0x1f6>
 8006d24:	2b04      	cmp	r3, #4
 8006d26:	d00d      	beq.n	8006d44 <UART_SetConfig+0x1e4>
 8006d28:	dc15      	bgt.n	8006d56 <UART_SetConfig+0x1f6>
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d002      	beq.n	8006d34 <UART_SetConfig+0x1d4>
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	d005      	beq.n	8006d3e <UART_SetConfig+0x1de>
 8006d32:	e010      	b.n	8006d56 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d34:	f7ff f87a 	bl	8005e2c <HAL_RCC_GetPCLK1Freq>
 8006d38:	0003      	movs	r3, r0
 8006d3a:	61bb      	str	r3, [r7, #24]
        break;
 8006d3c:	e012      	b.n	8006d64 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d3e:	4b27      	ldr	r3, [pc, #156]	; (8006ddc <UART_SetConfig+0x27c>)
 8006d40:	61bb      	str	r3, [r7, #24]
        break;
 8006d42:	e00f      	b.n	8006d64 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d44:	f7ff f812 	bl	8005d6c <HAL_RCC_GetSysClockFreq>
 8006d48:	0003      	movs	r3, r0
 8006d4a:	61bb      	str	r3, [r7, #24]
        break;
 8006d4c:	e00a      	b.n	8006d64 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d4e:	2380      	movs	r3, #128	; 0x80
 8006d50:	021b      	lsls	r3, r3, #8
 8006d52:	61bb      	str	r3, [r7, #24]
        break;
 8006d54:	e006      	b.n	8006d64 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006d56:	2300      	movs	r3, #0
 8006d58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006d5a:	231e      	movs	r3, #30
 8006d5c:	18fb      	adds	r3, r7, r3
 8006d5e:	2201      	movs	r2, #1
 8006d60:	701a      	strb	r2, [r3, #0]
        break;
 8006d62:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d01e      	beq.n	8006da8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	085a      	lsrs	r2, r3, #1
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	18d2      	adds	r2, r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	0019      	movs	r1, r3
 8006d7a:	0010      	movs	r0, r2
 8006d7c:	f7f9 f9c4 	bl	8000108 <__udivsi3>
 8006d80:	0003      	movs	r3, r0
 8006d82:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	2b0f      	cmp	r3, #15
 8006d88:	d90a      	bls.n	8006da0 <UART_SetConfig+0x240>
 8006d8a:	693a      	ldr	r2, [r7, #16]
 8006d8c:	2380      	movs	r3, #128	; 0x80
 8006d8e:	025b      	lsls	r3, r3, #9
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d205      	bcs.n	8006da0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	b29a      	uxth	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	60da      	str	r2, [r3, #12]
 8006d9e:	e003      	b.n	8006da8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8006da0:	231e      	movs	r3, #30
 8006da2:	18fb      	adds	r3, r7, r3
 8006da4:	2201      	movs	r2, #1
 8006da6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006db4:	231e      	movs	r3, #30
 8006db6:	18fb      	adds	r3, r7, r3
 8006db8:	781b      	ldrb	r3, [r3, #0]
}
 8006dba:	0018      	movs	r0, r3
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	b008      	add	sp, #32
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	46c0      	nop			; (mov r8, r8)
 8006dc4:	ffff69f3 	.word	0xffff69f3
 8006dc8:	ffffcfff 	.word	0xffffcfff
 8006dcc:	fffff4ff 	.word	0xfffff4ff
 8006dd0:	40013800 	.word	0x40013800
 8006dd4:	40021000 	.word	0x40021000
 8006dd8:	40004400 	.word	0x40004400
 8006ddc:	007a1200 	.word	0x007a1200

08006de0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b082      	sub	sp, #8
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dec:	2201      	movs	r2, #1
 8006dee:	4013      	ands	r3, r2
 8006df0:	d00b      	beq.n	8006e0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	4a4a      	ldr	r2, [pc, #296]	; (8006f24 <UART_AdvFeatureConfig+0x144>)
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	0019      	movs	r1, r3
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	430a      	orrs	r2, r1
 8006e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e0e:	2202      	movs	r2, #2
 8006e10:	4013      	ands	r3, r2
 8006e12:	d00b      	beq.n	8006e2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	4a43      	ldr	r2, [pc, #268]	; (8006f28 <UART_AdvFeatureConfig+0x148>)
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	0019      	movs	r1, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	430a      	orrs	r2, r1
 8006e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e30:	2204      	movs	r2, #4
 8006e32:	4013      	ands	r3, r2
 8006e34:	d00b      	beq.n	8006e4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	4a3b      	ldr	r2, [pc, #236]	; (8006f2c <UART_AdvFeatureConfig+0x14c>)
 8006e3e:	4013      	ands	r3, r2
 8006e40:	0019      	movs	r1, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e52:	2208      	movs	r2, #8
 8006e54:	4013      	ands	r3, r2
 8006e56:	d00b      	beq.n	8006e70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	4a34      	ldr	r2, [pc, #208]	; (8006f30 <UART_AdvFeatureConfig+0x150>)
 8006e60:	4013      	ands	r3, r2
 8006e62:	0019      	movs	r1, r3
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	430a      	orrs	r2, r1
 8006e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e74:	2210      	movs	r2, #16
 8006e76:	4013      	ands	r3, r2
 8006e78:	d00b      	beq.n	8006e92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	4a2c      	ldr	r2, [pc, #176]	; (8006f34 <UART_AdvFeatureConfig+0x154>)
 8006e82:	4013      	ands	r3, r2
 8006e84:	0019      	movs	r1, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	430a      	orrs	r2, r1
 8006e90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e96:	2220      	movs	r2, #32
 8006e98:	4013      	ands	r3, r2
 8006e9a:	d00b      	beq.n	8006eb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	4a25      	ldr	r2, [pc, #148]	; (8006f38 <UART_AdvFeatureConfig+0x158>)
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	0019      	movs	r1, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb8:	2240      	movs	r2, #64	; 0x40
 8006eba:	4013      	ands	r3, r2
 8006ebc:	d01d      	beq.n	8006efa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	4a1d      	ldr	r2, [pc, #116]	; (8006f3c <UART_AdvFeatureConfig+0x15c>)
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	0019      	movs	r1, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	430a      	orrs	r2, r1
 8006ed4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006eda:	2380      	movs	r3, #128	; 0x80
 8006edc:	035b      	lsls	r3, r3, #13
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d10b      	bne.n	8006efa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	4a15      	ldr	r2, [pc, #84]	; (8006f40 <UART_AdvFeatureConfig+0x160>)
 8006eea:	4013      	ands	r3, r2
 8006eec:	0019      	movs	r1, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efe:	2280      	movs	r2, #128	; 0x80
 8006f00:	4013      	ands	r3, r2
 8006f02:	d00b      	beq.n	8006f1c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	4a0e      	ldr	r2, [pc, #56]	; (8006f44 <UART_AdvFeatureConfig+0x164>)
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	0019      	movs	r1, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	430a      	orrs	r2, r1
 8006f1a:	605a      	str	r2, [r3, #4]
  }
}
 8006f1c:	46c0      	nop			; (mov r8, r8)
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	b002      	add	sp, #8
 8006f22:	bd80      	pop	{r7, pc}
 8006f24:	fffdffff 	.word	0xfffdffff
 8006f28:	fffeffff 	.word	0xfffeffff
 8006f2c:	fffbffff 	.word	0xfffbffff
 8006f30:	ffff7fff 	.word	0xffff7fff
 8006f34:	ffffefff 	.word	0xffffefff
 8006f38:	ffffdfff 	.word	0xffffdfff
 8006f3c:	ffefffff 	.word	0xffefffff
 8006f40:	ff9fffff 	.word	0xff9fffff
 8006f44:	fff7ffff 	.word	0xfff7ffff

08006f48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b092      	sub	sp, #72	; 0x48
 8006f4c:	af02      	add	r7, sp, #8
 8006f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2284      	movs	r2, #132	; 0x84
 8006f54:	2100      	movs	r1, #0
 8006f56:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f58:	f7fb ff46 	bl	8002de8 <HAL_GetTick>
 8006f5c:	0003      	movs	r3, r0
 8006f5e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2208      	movs	r2, #8
 8006f68:	4013      	ands	r3, r2
 8006f6a:	2b08      	cmp	r3, #8
 8006f6c:	d12c      	bne.n	8006fc8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f70:	2280      	movs	r2, #128	; 0x80
 8006f72:	0391      	lsls	r1, r2, #14
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	4a46      	ldr	r2, [pc, #280]	; (8007090 <UART_CheckIdleState+0x148>)
 8006f78:	9200      	str	r2, [sp, #0]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	f000 f88c 	bl	8007098 <UART_WaitOnFlagUntilTimeout>
 8006f80:	1e03      	subs	r3, r0, #0
 8006f82:	d021      	beq.n	8006fc8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f84:	f3ef 8310 	mrs	r3, PRIMASK
 8006f88:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006f8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8006f8e:	2301      	movs	r3, #1
 8006f90:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f94:	f383 8810 	msr	PRIMASK, r3
}
 8006f98:	46c0      	nop			; (mov r8, r8)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	2180      	movs	r1, #128	; 0x80
 8006fa6:	438a      	bics	r2, r1
 8006fa8:	601a      	str	r2, [r3, #0]
 8006faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fac:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb0:	f383 8810 	msr	PRIMASK, r3
}
 8006fb4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2220      	movs	r2, #32
 8006fba:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2278      	movs	r2, #120	; 0x78
 8006fc0:	2100      	movs	r1, #0
 8006fc2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	e05f      	b.n	8007088 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	2204      	movs	r2, #4
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	2b04      	cmp	r3, #4
 8006fd4:	d146      	bne.n	8007064 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fd8:	2280      	movs	r2, #128	; 0x80
 8006fda:	03d1      	lsls	r1, r2, #15
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	4a2c      	ldr	r2, [pc, #176]	; (8007090 <UART_CheckIdleState+0x148>)
 8006fe0:	9200      	str	r2, [sp, #0]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f000 f858 	bl	8007098 <UART_WaitOnFlagUntilTimeout>
 8006fe8:	1e03      	subs	r3, r0, #0
 8006fea:	d03b      	beq.n	8007064 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fec:	f3ef 8310 	mrs	r3, PRIMASK
 8006ff0:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ff4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	f383 8810 	msr	PRIMASK, r3
}
 8007000:	46c0      	nop			; (mov r8, r8)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4921      	ldr	r1, [pc, #132]	; (8007094 <UART_CheckIdleState+0x14c>)
 800700e:	400a      	ands	r2, r1
 8007010:	601a      	str	r2, [r3, #0]
 8007012:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007014:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	f383 8810 	msr	PRIMASK, r3
}
 800701c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800701e:	f3ef 8310 	mrs	r3, PRIMASK
 8007022:	61bb      	str	r3, [r7, #24]
  return(result);
 8007024:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007026:	633b      	str	r3, [r7, #48]	; 0x30
 8007028:	2301      	movs	r3, #1
 800702a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	f383 8810 	msr	PRIMASK, r3
}
 8007032:	46c0      	nop			; (mov r8, r8)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	689a      	ldr	r2, [r3, #8]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2101      	movs	r1, #1
 8007040:	438a      	bics	r2, r1
 8007042:	609a      	str	r2, [r3, #8]
 8007044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007046:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007048:	6a3b      	ldr	r3, [r7, #32]
 800704a:	f383 8810 	msr	PRIMASK, r3
}
 800704e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2280      	movs	r2, #128	; 0x80
 8007054:	2120      	movs	r1, #32
 8007056:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2278      	movs	r2, #120	; 0x78
 800705c:	2100      	movs	r1, #0
 800705e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007060:	2303      	movs	r3, #3
 8007062:	e011      	b.n	8007088 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2220      	movs	r2, #32
 8007068:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2280      	movs	r2, #128	; 0x80
 800706e:	2120      	movs	r1, #32
 8007070:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2278      	movs	r2, #120	; 0x78
 8007082:	2100      	movs	r1, #0
 8007084:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	0018      	movs	r0, r3
 800708a:	46bd      	mov	sp, r7
 800708c:	b010      	add	sp, #64	; 0x40
 800708e:	bd80      	pop	{r7, pc}
 8007090:	01ffffff 	.word	0x01ffffff
 8007094:	fffffedf 	.word	0xfffffedf

08007098 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b084      	sub	sp, #16
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	603b      	str	r3, [r7, #0]
 80070a4:	1dfb      	adds	r3, r7, #7
 80070a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070a8:	e04b      	b.n	8007142 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	3301      	adds	r3, #1
 80070ae:	d048      	beq.n	8007142 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070b0:	f7fb fe9a 	bl	8002de8 <HAL_GetTick>
 80070b4:	0002      	movs	r2, r0
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	69ba      	ldr	r2, [r7, #24]
 80070bc:	429a      	cmp	r2, r3
 80070be:	d302      	bcc.n	80070c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80070c6:	2303      	movs	r3, #3
 80070c8:	e04b      	b.n	8007162 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2204      	movs	r2, #4
 80070d2:	4013      	ands	r3, r2
 80070d4:	d035      	beq.n	8007142 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	69db      	ldr	r3, [r3, #28]
 80070dc:	2208      	movs	r2, #8
 80070de:	4013      	ands	r3, r2
 80070e0:	2b08      	cmp	r3, #8
 80070e2:	d111      	bne.n	8007108 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2208      	movs	r2, #8
 80070ea:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	0018      	movs	r0, r3
 80070f0:	f000 f83c 	bl	800716c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2284      	movs	r2, #132	; 0x84
 80070f8:	2108      	movs	r1, #8
 80070fa:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2278      	movs	r2, #120	; 0x78
 8007100:	2100      	movs	r1, #0
 8007102:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e02c      	b.n	8007162 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	69da      	ldr	r2, [r3, #28]
 800710e:	2380      	movs	r3, #128	; 0x80
 8007110:	011b      	lsls	r3, r3, #4
 8007112:	401a      	ands	r2, r3
 8007114:	2380      	movs	r3, #128	; 0x80
 8007116:	011b      	lsls	r3, r3, #4
 8007118:	429a      	cmp	r2, r3
 800711a:	d112      	bne.n	8007142 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	2280      	movs	r2, #128	; 0x80
 8007122:	0112      	lsls	r2, r2, #4
 8007124:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	0018      	movs	r0, r3
 800712a:	f000 f81f 	bl	800716c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2284      	movs	r2, #132	; 0x84
 8007132:	2120      	movs	r1, #32
 8007134:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2278      	movs	r2, #120	; 0x78
 800713a:	2100      	movs	r1, #0
 800713c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e00f      	b.n	8007162 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	69db      	ldr	r3, [r3, #28]
 8007148:	68ba      	ldr	r2, [r7, #8]
 800714a:	4013      	ands	r3, r2
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	1ad3      	subs	r3, r2, r3
 8007150:	425a      	negs	r2, r3
 8007152:	4153      	adcs	r3, r2
 8007154:	b2db      	uxtb	r3, r3
 8007156:	001a      	movs	r2, r3
 8007158:	1dfb      	adds	r3, r7, #7
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	429a      	cmp	r2, r3
 800715e:	d0a4      	beq.n	80070aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	0018      	movs	r0, r3
 8007164:	46bd      	mov	sp, r7
 8007166:	b004      	add	sp, #16
 8007168:	bd80      	pop	{r7, pc}
	...

0800716c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b08e      	sub	sp, #56	; 0x38
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007174:	f3ef 8310 	mrs	r3, PRIMASK
 8007178:	617b      	str	r3, [r7, #20]
  return(result);
 800717a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800717c:	637b      	str	r3, [r7, #52]	; 0x34
 800717e:	2301      	movs	r3, #1
 8007180:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	f383 8810 	msr	PRIMASK, r3
}
 8007188:	46c0      	nop			; (mov r8, r8)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4926      	ldr	r1, [pc, #152]	; (8007230 <UART_EndRxTransfer+0xc4>)
 8007196:	400a      	ands	r2, r1
 8007198:	601a      	str	r2, [r3, #0]
 800719a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800719c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	f383 8810 	msr	PRIMASK, r3
}
 80071a4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071a6:	f3ef 8310 	mrs	r3, PRIMASK
 80071aa:	623b      	str	r3, [r7, #32]
  return(result);
 80071ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ae:	633b      	str	r3, [r7, #48]	; 0x30
 80071b0:	2301      	movs	r3, #1
 80071b2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b6:	f383 8810 	msr	PRIMASK, r3
}
 80071ba:	46c0      	nop			; (mov r8, r8)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	689a      	ldr	r2, [r3, #8]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2101      	movs	r1, #1
 80071c8:	438a      	bics	r2, r1
 80071ca:	609a      	str	r2, [r3, #8]
 80071cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ce:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d2:	f383 8810 	msr	PRIMASK, r3
}
 80071d6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d118      	bne.n	8007212 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071e0:	f3ef 8310 	mrs	r3, PRIMASK
 80071e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80071e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071ea:	2301      	movs	r3, #1
 80071ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f383 8810 	msr	PRIMASK, r3
}
 80071f4:	46c0      	nop			; (mov r8, r8)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2110      	movs	r1, #16
 8007202:	438a      	bics	r2, r1
 8007204:	601a      	str	r2, [r3, #0]
 8007206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007208:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	f383 8810 	msr	PRIMASK, r3
}
 8007210:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2280      	movs	r2, #128	; 0x80
 8007216:	2120      	movs	r1, #32
 8007218:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007226:	46c0      	nop			; (mov r8, r8)
 8007228:	46bd      	mov	sp, r7
 800722a:	b00e      	add	sp, #56	; 0x38
 800722c:	bd80      	pop	{r7, pc}
 800722e:	46c0      	nop			; (mov r8, r8)
 8007230:	fffffedf 	.word	0xfffffedf

08007234 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b084      	sub	sp, #16
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007240:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	225a      	movs	r2, #90	; 0x5a
 8007246:	2100      	movs	r1, #0
 8007248:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2252      	movs	r2, #82	; 0x52
 800724e:	2100      	movs	r1, #0
 8007250:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	0018      	movs	r0, r3
 8007256:	f7ff fc6f 	bl	8006b38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800725a:	46c0      	nop			; (mov r8, r8)
 800725c:	46bd      	mov	sp, r7
 800725e:	b004      	add	sp, #16
 8007260:	bd80      	pop	{r7, pc}

08007262 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007262:	b580      	push	{r7, lr}
 8007264:	b086      	sub	sp, #24
 8007266:	af00      	add	r7, sp, #0
 8007268:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800726a:	f3ef 8310 	mrs	r3, PRIMASK
 800726e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007270:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007272:	617b      	str	r3, [r7, #20]
 8007274:	2301      	movs	r3, #1
 8007276:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f383 8810 	msr	PRIMASK, r3
}
 800727e:	46c0      	nop			; (mov r8, r8)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2140      	movs	r1, #64	; 0x40
 800728c:	438a      	bics	r2, r1
 800728e:	601a      	str	r2, [r3, #0]
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	f383 8810 	msr	PRIMASK, r3
}
 800729a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2220      	movs	r2, #32
 80072a0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	0018      	movs	r0, r3
 80072ac:	f7fb f998 	bl	80025e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072b0:	46c0      	nop			; (mov r8, r8)
 80072b2:	46bd      	mov	sp, r7
 80072b4:	b006      	add	sp, #24
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <_ZdlPvj>:
 80072b8:	b510      	push	{r4, lr}
 80072ba:	f000 f81b 	bl	80072f4 <_ZdlPv>
 80072be:	bd10      	pop	{r4, pc}

080072c0 <_Znwj>:
 80072c0:	b510      	push	{r4, lr}
 80072c2:	1e04      	subs	r4, r0, #0
 80072c4:	d100      	bne.n	80072c8 <_Znwj+0x8>
 80072c6:	3401      	adds	r4, #1
 80072c8:	0020      	movs	r0, r4
 80072ca:	f000 f84f 	bl	800736c <malloc>
 80072ce:	2800      	cmp	r0, #0
 80072d0:	d107      	bne.n	80072e2 <_Znwj+0x22>
 80072d2:	f000 f813 	bl	80072fc <_ZSt15get_new_handlerv>
 80072d6:	2800      	cmp	r0, #0
 80072d8:	d101      	bne.n	80072de <_Znwj+0x1e>
 80072da:	f000 f815 	bl	8007308 <abort>
 80072de:	4780      	blx	r0
 80072e0:	e7f2      	b.n	80072c8 <_Znwj+0x8>
 80072e2:	bd10      	pop	{r4, pc}

080072e4 <_ZNSaIcEC1Ev>:
 80072e4:	4770      	bx	lr

080072e6 <_ZNSaIcED1Ev>:
 80072e6:	4770      	bx	lr

080072e8 <_ZSt17__throw_bad_allocv>:
 80072e8:	b510      	push	{r4, lr}
 80072ea:	f000 f80d 	bl	8007308 <abort>

080072ee <_ZSt20__throw_length_errorPKc>:
 80072ee:	b510      	push	{r4, lr}
 80072f0:	f000 f80a 	bl	8007308 <abort>

080072f4 <_ZdlPv>:
 80072f4:	b510      	push	{r4, lr}
 80072f6:	f000 f843 	bl	8007380 <free>
 80072fa:	bd10      	pop	{r4, pc}

080072fc <_ZSt15get_new_handlerv>:
 80072fc:	4b01      	ldr	r3, [pc, #4]	; (8007304 <_ZSt15get_new_handlerv+0x8>)
 80072fe:	6818      	ldr	r0, [r3, #0]
 8007300:	4770      	bx	lr
 8007302:	46c0      	nop			; (mov r8, r8)
 8007304:	20000338 	.word	0x20000338

08007308 <abort>:
 8007308:	2006      	movs	r0, #6
 800730a:	b510      	push	{r4, lr}
 800730c:	f000 f984 	bl	8007618 <raise>
 8007310:	2001      	movs	r0, #1
 8007312:	f7fb fc9d 	bl	8002c50 <_exit>
	...

08007318 <__errno>:
 8007318:	4b01      	ldr	r3, [pc, #4]	; (8007320 <__errno+0x8>)
 800731a:	6818      	ldr	r0, [r3, #0]
 800731c:	4770      	bx	lr
 800731e:	46c0      	nop			; (mov r8, r8)
 8007320:	2000000c 	.word	0x2000000c

08007324 <__libc_init_array>:
 8007324:	b570      	push	{r4, r5, r6, lr}
 8007326:	2600      	movs	r6, #0
 8007328:	4d0c      	ldr	r5, [pc, #48]	; (800735c <__libc_init_array+0x38>)
 800732a:	4c0d      	ldr	r4, [pc, #52]	; (8007360 <__libc_init_array+0x3c>)
 800732c:	1b64      	subs	r4, r4, r5
 800732e:	10a4      	asrs	r4, r4, #2
 8007330:	42a6      	cmp	r6, r4
 8007332:	d109      	bne.n	8007348 <__libc_init_array+0x24>
 8007334:	2600      	movs	r6, #0
 8007336:	f000 f9a1 	bl	800767c <_init>
 800733a:	4d0a      	ldr	r5, [pc, #40]	; (8007364 <__libc_init_array+0x40>)
 800733c:	4c0a      	ldr	r4, [pc, #40]	; (8007368 <__libc_init_array+0x44>)
 800733e:	1b64      	subs	r4, r4, r5
 8007340:	10a4      	asrs	r4, r4, #2
 8007342:	42a6      	cmp	r6, r4
 8007344:	d105      	bne.n	8007352 <__libc_init_array+0x2e>
 8007346:	bd70      	pop	{r4, r5, r6, pc}
 8007348:	00b3      	lsls	r3, r6, #2
 800734a:	58eb      	ldr	r3, [r5, r3]
 800734c:	4798      	blx	r3
 800734e:	3601      	adds	r6, #1
 8007350:	e7ee      	b.n	8007330 <__libc_init_array+0xc>
 8007352:	00b3      	lsls	r3, r6, #2
 8007354:	58eb      	ldr	r3, [r5, r3]
 8007356:	4798      	blx	r3
 8007358:	3601      	adds	r6, #1
 800735a:	e7f2      	b.n	8007342 <__libc_init_array+0x1e>
 800735c:	08007738 	.word	0x08007738
 8007360:	08007738 	.word	0x08007738
 8007364:	08007738 	.word	0x08007738
 8007368:	08007740 	.word	0x08007740

0800736c <malloc>:
 800736c:	b510      	push	{r4, lr}
 800736e:	4b03      	ldr	r3, [pc, #12]	; (800737c <malloc+0x10>)
 8007370:	0001      	movs	r1, r0
 8007372:	6818      	ldr	r0, [r3, #0]
 8007374:	f000 f89e 	bl	80074b4 <_malloc_r>
 8007378:	bd10      	pop	{r4, pc}
 800737a:	46c0      	nop			; (mov r8, r8)
 800737c:	2000000c 	.word	0x2000000c

08007380 <free>:
 8007380:	b510      	push	{r4, lr}
 8007382:	4b03      	ldr	r3, [pc, #12]	; (8007390 <free+0x10>)
 8007384:	0001      	movs	r1, r0
 8007386:	6818      	ldr	r0, [r3, #0]
 8007388:	f000 f828 	bl	80073dc <_free_r>
 800738c:	bd10      	pop	{r4, pc}
 800738e:	46c0      	nop			; (mov r8, r8)
 8007390:	2000000c 	.word	0x2000000c

08007394 <memcpy>:
 8007394:	2300      	movs	r3, #0
 8007396:	b510      	push	{r4, lr}
 8007398:	429a      	cmp	r2, r3
 800739a:	d100      	bne.n	800739e <memcpy+0xa>
 800739c:	bd10      	pop	{r4, pc}
 800739e:	5ccc      	ldrb	r4, [r1, r3]
 80073a0:	54c4      	strb	r4, [r0, r3]
 80073a2:	3301      	adds	r3, #1
 80073a4:	e7f8      	b.n	8007398 <memcpy+0x4>

080073a6 <memmove>:
 80073a6:	b510      	push	{r4, lr}
 80073a8:	4288      	cmp	r0, r1
 80073aa:	d902      	bls.n	80073b2 <memmove+0xc>
 80073ac:	188b      	adds	r3, r1, r2
 80073ae:	4298      	cmp	r0, r3
 80073b0:	d303      	bcc.n	80073ba <memmove+0x14>
 80073b2:	2300      	movs	r3, #0
 80073b4:	e007      	b.n	80073c6 <memmove+0x20>
 80073b6:	5c8b      	ldrb	r3, [r1, r2]
 80073b8:	5483      	strb	r3, [r0, r2]
 80073ba:	3a01      	subs	r2, #1
 80073bc:	d2fb      	bcs.n	80073b6 <memmove+0x10>
 80073be:	bd10      	pop	{r4, pc}
 80073c0:	5ccc      	ldrb	r4, [r1, r3]
 80073c2:	54c4      	strb	r4, [r0, r3]
 80073c4:	3301      	adds	r3, #1
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d1fa      	bne.n	80073c0 <memmove+0x1a>
 80073ca:	e7f8      	b.n	80073be <memmove+0x18>

080073cc <memset>:
 80073cc:	0003      	movs	r3, r0
 80073ce:	1882      	adds	r2, r0, r2
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d100      	bne.n	80073d6 <memset+0xa>
 80073d4:	4770      	bx	lr
 80073d6:	7019      	strb	r1, [r3, #0]
 80073d8:	3301      	adds	r3, #1
 80073da:	e7f9      	b.n	80073d0 <memset+0x4>

080073dc <_free_r>:
 80073dc:	b570      	push	{r4, r5, r6, lr}
 80073de:	0005      	movs	r5, r0
 80073e0:	2900      	cmp	r1, #0
 80073e2:	d010      	beq.n	8007406 <_free_r+0x2a>
 80073e4:	1f0c      	subs	r4, r1, #4
 80073e6:	6823      	ldr	r3, [r4, #0]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	da00      	bge.n	80073ee <_free_r+0x12>
 80073ec:	18e4      	adds	r4, r4, r3
 80073ee:	0028      	movs	r0, r5
 80073f0:	f000 f932 	bl	8007658 <__malloc_lock>
 80073f4:	4a1d      	ldr	r2, [pc, #116]	; (800746c <_free_r+0x90>)
 80073f6:	6813      	ldr	r3, [r2, #0]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d105      	bne.n	8007408 <_free_r+0x2c>
 80073fc:	6063      	str	r3, [r4, #4]
 80073fe:	6014      	str	r4, [r2, #0]
 8007400:	0028      	movs	r0, r5
 8007402:	f000 f931 	bl	8007668 <__malloc_unlock>
 8007406:	bd70      	pop	{r4, r5, r6, pc}
 8007408:	42a3      	cmp	r3, r4
 800740a:	d908      	bls.n	800741e <_free_r+0x42>
 800740c:	6821      	ldr	r1, [r4, #0]
 800740e:	1860      	adds	r0, r4, r1
 8007410:	4283      	cmp	r3, r0
 8007412:	d1f3      	bne.n	80073fc <_free_r+0x20>
 8007414:	6818      	ldr	r0, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	1841      	adds	r1, r0, r1
 800741a:	6021      	str	r1, [r4, #0]
 800741c:	e7ee      	b.n	80073fc <_free_r+0x20>
 800741e:	001a      	movs	r2, r3
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d001      	beq.n	800742a <_free_r+0x4e>
 8007426:	42a3      	cmp	r3, r4
 8007428:	d9f9      	bls.n	800741e <_free_r+0x42>
 800742a:	6811      	ldr	r1, [r2, #0]
 800742c:	1850      	adds	r0, r2, r1
 800742e:	42a0      	cmp	r0, r4
 8007430:	d10b      	bne.n	800744a <_free_r+0x6e>
 8007432:	6820      	ldr	r0, [r4, #0]
 8007434:	1809      	adds	r1, r1, r0
 8007436:	1850      	adds	r0, r2, r1
 8007438:	6011      	str	r1, [r2, #0]
 800743a:	4283      	cmp	r3, r0
 800743c:	d1e0      	bne.n	8007400 <_free_r+0x24>
 800743e:	6818      	ldr	r0, [r3, #0]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	1841      	adds	r1, r0, r1
 8007444:	6011      	str	r1, [r2, #0]
 8007446:	6053      	str	r3, [r2, #4]
 8007448:	e7da      	b.n	8007400 <_free_r+0x24>
 800744a:	42a0      	cmp	r0, r4
 800744c:	d902      	bls.n	8007454 <_free_r+0x78>
 800744e:	230c      	movs	r3, #12
 8007450:	602b      	str	r3, [r5, #0]
 8007452:	e7d5      	b.n	8007400 <_free_r+0x24>
 8007454:	6821      	ldr	r1, [r4, #0]
 8007456:	1860      	adds	r0, r4, r1
 8007458:	4283      	cmp	r3, r0
 800745a:	d103      	bne.n	8007464 <_free_r+0x88>
 800745c:	6818      	ldr	r0, [r3, #0]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	1841      	adds	r1, r0, r1
 8007462:	6021      	str	r1, [r4, #0]
 8007464:	6063      	str	r3, [r4, #4]
 8007466:	6054      	str	r4, [r2, #4]
 8007468:	e7ca      	b.n	8007400 <_free_r+0x24>
 800746a:	46c0      	nop			; (mov r8, r8)
 800746c:	2000033c 	.word	0x2000033c

08007470 <sbrk_aligned>:
 8007470:	b570      	push	{r4, r5, r6, lr}
 8007472:	4e0f      	ldr	r6, [pc, #60]	; (80074b0 <sbrk_aligned+0x40>)
 8007474:	000d      	movs	r5, r1
 8007476:	6831      	ldr	r1, [r6, #0]
 8007478:	0004      	movs	r4, r0
 800747a:	2900      	cmp	r1, #0
 800747c:	d102      	bne.n	8007484 <sbrk_aligned+0x14>
 800747e:	f000 f88f 	bl	80075a0 <_sbrk_r>
 8007482:	6030      	str	r0, [r6, #0]
 8007484:	0029      	movs	r1, r5
 8007486:	0020      	movs	r0, r4
 8007488:	f000 f88a 	bl	80075a0 <_sbrk_r>
 800748c:	1c43      	adds	r3, r0, #1
 800748e:	d00a      	beq.n	80074a6 <sbrk_aligned+0x36>
 8007490:	2303      	movs	r3, #3
 8007492:	1cc5      	adds	r5, r0, #3
 8007494:	439d      	bics	r5, r3
 8007496:	42a8      	cmp	r0, r5
 8007498:	d007      	beq.n	80074aa <sbrk_aligned+0x3a>
 800749a:	1a29      	subs	r1, r5, r0
 800749c:	0020      	movs	r0, r4
 800749e:	f000 f87f 	bl	80075a0 <_sbrk_r>
 80074a2:	1c43      	adds	r3, r0, #1
 80074a4:	d101      	bne.n	80074aa <sbrk_aligned+0x3a>
 80074a6:	2501      	movs	r5, #1
 80074a8:	426d      	negs	r5, r5
 80074aa:	0028      	movs	r0, r5
 80074ac:	bd70      	pop	{r4, r5, r6, pc}
 80074ae:	46c0      	nop			; (mov r8, r8)
 80074b0:	20000340 	.word	0x20000340

080074b4 <_malloc_r>:
 80074b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074b6:	2203      	movs	r2, #3
 80074b8:	1ccb      	adds	r3, r1, #3
 80074ba:	4393      	bics	r3, r2
 80074bc:	3308      	adds	r3, #8
 80074be:	0006      	movs	r6, r0
 80074c0:	001f      	movs	r7, r3
 80074c2:	2b0c      	cmp	r3, #12
 80074c4:	d232      	bcs.n	800752c <_malloc_r+0x78>
 80074c6:	270c      	movs	r7, #12
 80074c8:	42b9      	cmp	r1, r7
 80074ca:	d831      	bhi.n	8007530 <_malloc_r+0x7c>
 80074cc:	0030      	movs	r0, r6
 80074ce:	f000 f8c3 	bl	8007658 <__malloc_lock>
 80074d2:	4d32      	ldr	r5, [pc, #200]	; (800759c <_malloc_r+0xe8>)
 80074d4:	682b      	ldr	r3, [r5, #0]
 80074d6:	001c      	movs	r4, r3
 80074d8:	2c00      	cmp	r4, #0
 80074da:	d12e      	bne.n	800753a <_malloc_r+0x86>
 80074dc:	0039      	movs	r1, r7
 80074de:	0030      	movs	r0, r6
 80074e0:	f7ff ffc6 	bl	8007470 <sbrk_aligned>
 80074e4:	0004      	movs	r4, r0
 80074e6:	1c43      	adds	r3, r0, #1
 80074e8:	d11e      	bne.n	8007528 <_malloc_r+0x74>
 80074ea:	682c      	ldr	r4, [r5, #0]
 80074ec:	0025      	movs	r5, r4
 80074ee:	2d00      	cmp	r5, #0
 80074f0:	d14a      	bne.n	8007588 <_malloc_r+0xd4>
 80074f2:	6823      	ldr	r3, [r4, #0]
 80074f4:	0029      	movs	r1, r5
 80074f6:	18e3      	adds	r3, r4, r3
 80074f8:	0030      	movs	r0, r6
 80074fa:	9301      	str	r3, [sp, #4]
 80074fc:	f000 f850 	bl	80075a0 <_sbrk_r>
 8007500:	9b01      	ldr	r3, [sp, #4]
 8007502:	4283      	cmp	r3, r0
 8007504:	d143      	bne.n	800758e <_malloc_r+0xda>
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	3703      	adds	r7, #3
 800750a:	1aff      	subs	r7, r7, r3
 800750c:	2303      	movs	r3, #3
 800750e:	439f      	bics	r7, r3
 8007510:	3708      	adds	r7, #8
 8007512:	2f0c      	cmp	r7, #12
 8007514:	d200      	bcs.n	8007518 <_malloc_r+0x64>
 8007516:	270c      	movs	r7, #12
 8007518:	0039      	movs	r1, r7
 800751a:	0030      	movs	r0, r6
 800751c:	f7ff ffa8 	bl	8007470 <sbrk_aligned>
 8007520:	1c43      	adds	r3, r0, #1
 8007522:	d034      	beq.n	800758e <_malloc_r+0xda>
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	19df      	adds	r7, r3, r7
 8007528:	6027      	str	r7, [r4, #0]
 800752a:	e013      	b.n	8007554 <_malloc_r+0xa0>
 800752c:	2b00      	cmp	r3, #0
 800752e:	dacb      	bge.n	80074c8 <_malloc_r+0x14>
 8007530:	230c      	movs	r3, #12
 8007532:	2500      	movs	r5, #0
 8007534:	6033      	str	r3, [r6, #0]
 8007536:	0028      	movs	r0, r5
 8007538:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800753a:	6822      	ldr	r2, [r4, #0]
 800753c:	1bd1      	subs	r1, r2, r7
 800753e:	d420      	bmi.n	8007582 <_malloc_r+0xce>
 8007540:	290b      	cmp	r1, #11
 8007542:	d917      	bls.n	8007574 <_malloc_r+0xc0>
 8007544:	19e2      	adds	r2, r4, r7
 8007546:	6027      	str	r7, [r4, #0]
 8007548:	42a3      	cmp	r3, r4
 800754a:	d111      	bne.n	8007570 <_malloc_r+0xbc>
 800754c:	602a      	str	r2, [r5, #0]
 800754e:	6863      	ldr	r3, [r4, #4]
 8007550:	6011      	str	r1, [r2, #0]
 8007552:	6053      	str	r3, [r2, #4]
 8007554:	0030      	movs	r0, r6
 8007556:	0025      	movs	r5, r4
 8007558:	f000 f886 	bl	8007668 <__malloc_unlock>
 800755c:	2207      	movs	r2, #7
 800755e:	350b      	adds	r5, #11
 8007560:	1d23      	adds	r3, r4, #4
 8007562:	4395      	bics	r5, r2
 8007564:	1aea      	subs	r2, r5, r3
 8007566:	429d      	cmp	r5, r3
 8007568:	d0e5      	beq.n	8007536 <_malloc_r+0x82>
 800756a:	1b5b      	subs	r3, r3, r5
 800756c:	50a3      	str	r3, [r4, r2]
 800756e:	e7e2      	b.n	8007536 <_malloc_r+0x82>
 8007570:	605a      	str	r2, [r3, #4]
 8007572:	e7ec      	b.n	800754e <_malloc_r+0x9a>
 8007574:	6862      	ldr	r2, [r4, #4]
 8007576:	42a3      	cmp	r3, r4
 8007578:	d101      	bne.n	800757e <_malloc_r+0xca>
 800757a:	602a      	str	r2, [r5, #0]
 800757c:	e7ea      	b.n	8007554 <_malloc_r+0xa0>
 800757e:	605a      	str	r2, [r3, #4]
 8007580:	e7e8      	b.n	8007554 <_malloc_r+0xa0>
 8007582:	0023      	movs	r3, r4
 8007584:	6864      	ldr	r4, [r4, #4]
 8007586:	e7a7      	b.n	80074d8 <_malloc_r+0x24>
 8007588:	002c      	movs	r4, r5
 800758a:	686d      	ldr	r5, [r5, #4]
 800758c:	e7af      	b.n	80074ee <_malloc_r+0x3a>
 800758e:	230c      	movs	r3, #12
 8007590:	0030      	movs	r0, r6
 8007592:	6033      	str	r3, [r6, #0]
 8007594:	f000 f868 	bl	8007668 <__malloc_unlock>
 8007598:	e7cd      	b.n	8007536 <_malloc_r+0x82>
 800759a:	46c0      	nop			; (mov r8, r8)
 800759c:	2000033c 	.word	0x2000033c

080075a0 <_sbrk_r>:
 80075a0:	2300      	movs	r3, #0
 80075a2:	b570      	push	{r4, r5, r6, lr}
 80075a4:	4d06      	ldr	r5, [pc, #24]	; (80075c0 <_sbrk_r+0x20>)
 80075a6:	0004      	movs	r4, r0
 80075a8:	0008      	movs	r0, r1
 80075aa:	602b      	str	r3, [r5, #0]
 80075ac:	f7fb fb5c 	bl	8002c68 <_sbrk>
 80075b0:	1c43      	adds	r3, r0, #1
 80075b2:	d103      	bne.n	80075bc <_sbrk_r+0x1c>
 80075b4:	682b      	ldr	r3, [r5, #0]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d000      	beq.n	80075bc <_sbrk_r+0x1c>
 80075ba:	6023      	str	r3, [r4, #0]
 80075bc:	bd70      	pop	{r4, r5, r6, pc}
 80075be:	46c0      	nop			; (mov r8, r8)
 80075c0:	20000344 	.word	0x20000344

080075c4 <_raise_r>:
 80075c4:	b570      	push	{r4, r5, r6, lr}
 80075c6:	0004      	movs	r4, r0
 80075c8:	000d      	movs	r5, r1
 80075ca:	291f      	cmp	r1, #31
 80075cc:	d904      	bls.n	80075d8 <_raise_r+0x14>
 80075ce:	2316      	movs	r3, #22
 80075d0:	6003      	str	r3, [r0, #0]
 80075d2:	2001      	movs	r0, #1
 80075d4:	4240      	negs	r0, r0
 80075d6:	bd70      	pop	{r4, r5, r6, pc}
 80075d8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d004      	beq.n	80075e8 <_raise_r+0x24>
 80075de:	008a      	lsls	r2, r1, #2
 80075e0:	189b      	adds	r3, r3, r2
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	2a00      	cmp	r2, #0
 80075e6:	d108      	bne.n	80075fa <_raise_r+0x36>
 80075e8:	0020      	movs	r0, r4
 80075ea:	f000 f831 	bl	8007650 <_getpid_r>
 80075ee:	002a      	movs	r2, r5
 80075f0:	0001      	movs	r1, r0
 80075f2:	0020      	movs	r0, r4
 80075f4:	f000 f81a 	bl	800762c <_kill_r>
 80075f8:	e7ed      	b.n	80075d6 <_raise_r+0x12>
 80075fa:	2000      	movs	r0, #0
 80075fc:	2a01      	cmp	r2, #1
 80075fe:	d0ea      	beq.n	80075d6 <_raise_r+0x12>
 8007600:	1c51      	adds	r1, r2, #1
 8007602:	d103      	bne.n	800760c <_raise_r+0x48>
 8007604:	2316      	movs	r3, #22
 8007606:	3001      	adds	r0, #1
 8007608:	6023      	str	r3, [r4, #0]
 800760a:	e7e4      	b.n	80075d6 <_raise_r+0x12>
 800760c:	2400      	movs	r4, #0
 800760e:	0028      	movs	r0, r5
 8007610:	601c      	str	r4, [r3, #0]
 8007612:	4790      	blx	r2
 8007614:	0020      	movs	r0, r4
 8007616:	e7de      	b.n	80075d6 <_raise_r+0x12>

08007618 <raise>:
 8007618:	b510      	push	{r4, lr}
 800761a:	4b03      	ldr	r3, [pc, #12]	; (8007628 <raise+0x10>)
 800761c:	0001      	movs	r1, r0
 800761e:	6818      	ldr	r0, [r3, #0]
 8007620:	f7ff ffd0 	bl	80075c4 <_raise_r>
 8007624:	bd10      	pop	{r4, pc}
 8007626:	46c0      	nop			; (mov r8, r8)
 8007628:	2000000c 	.word	0x2000000c

0800762c <_kill_r>:
 800762c:	2300      	movs	r3, #0
 800762e:	b570      	push	{r4, r5, r6, lr}
 8007630:	4d06      	ldr	r5, [pc, #24]	; (800764c <_kill_r+0x20>)
 8007632:	0004      	movs	r4, r0
 8007634:	0008      	movs	r0, r1
 8007636:	0011      	movs	r1, r2
 8007638:	602b      	str	r3, [r5, #0]
 800763a:	f7fb faf9 	bl	8002c30 <_kill>
 800763e:	1c43      	adds	r3, r0, #1
 8007640:	d103      	bne.n	800764a <_kill_r+0x1e>
 8007642:	682b      	ldr	r3, [r5, #0]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d000      	beq.n	800764a <_kill_r+0x1e>
 8007648:	6023      	str	r3, [r4, #0]
 800764a:	bd70      	pop	{r4, r5, r6, pc}
 800764c:	20000344 	.word	0x20000344

08007650 <_getpid_r>:
 8007650:	b510      	push	{r4, lr}
 8007652:	f7fb fae7 	bl	8002c24 <_getpid>
 8007656:	bd10      	pop	{r4, pc}

08007658 <__malloc_lock>:
 8007658:	b510      	push	{r4, lr}
 800765a:	4802      	ldr	r0, [pc, #8]	; (8007664 <__malloc_lock+0xc>)
 800765c:	f000 f80c 	bl	8007678 <__retarget_lock_acquire_recursive>
 8007660:	bd10      	pop	{r4, pc}
 8007662:	46c0      	nop			; (mov r8, r8)
 8007664:	20000348 	.word	0x20000348

08007668 <__malloc_unlock>:
 8007668:	b510      	push	{r4, lr}
 800766a:	4802      	ldr	r0, [pc, #8]	; (8007674 <__malloc_unlock+0xc>)
 800766c:	f000 f805 	bl	800767a <__retarget_lock_release_recursive>
 8007670:	bd10      	pop	{r4, pc}
 8007672:	46c0      	nop			; (mov r8, r8)
 8007674:	20000348 	.word	0x20000348

08007678 <__retarget_lock_acquire_recursive>:
 8007678:	4770      	bx	lr

0800767a <__retarget_lock_release_recursive>:
 800767a:	4770      	bx	lr

0800767c <_init>:
 800767c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800767e:	46c0      	nop			; (mov r8, r8)
 8007680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007682:	bc08      	pop	{r3}
 8007684:	469e      	mov	lr, r3
 8007686:	4770      	bx	lr

08007688 <_fini>:
 8007688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768a:	46c0      	nop			; (mov r8, r8)
 800768c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800768e:	bc08      	pop	{r3}
 8007690:	469e      	mov	lr, r3
 8007692:	4770      	bx	lr
