// Seed: 3189021672
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3 = id_1;
  parameter id_4 = 1 + 1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wire id_6,
    input supply1 id_7,
    output wand id_8,
    input wor id_9,
    input supply0 id_10,
    output uwire id_11,
    output logic id_12,
    input supply0 id_13,
    input tri id_14,
    input uwire id_15
);
  id_17 :
  assert property (@(posedge -1) -1'b0) begin : LABEL_0
    id_12 <= -1;
  end
  parameter id_18 = 1;
  module_0 modCall_1 (
      id_18,
      id_17
  );
endmodule
