# Reading pref.tcl
# do top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/code/miha/soc/1ps_5/circular_shifter_left.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:00 on Jan 26,2022
# vcom -reportprogress 300 -93 -work work C:/code/miha/soc/1ps_5/circular_shifter_left.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity circular_shifter_left
# -- Compiling architecture behav of circular_shifter_left
# End time: 14:44:00 on Jan 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/code/miha/soc/1ps_5/circular_shifter_left.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:00 on Jan 26,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_5/circular_shifter_left.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity circular_shifter_left
# -- Compiling architecture behav of circular_shifter_left
# End time: 14:44:00 on Jan 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/code/miha/soc/1ps_5/circular_shifter_left_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:44:00 on Jan 26,2022
# vcom -reportprogress 300 -2008 -work work C:/code/miha/soc/1ps_5/circular_shifter_left_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity circular_shifter_left_tb
# -- Compiling architecture sim of circular_shifter_left_tb
# -- Loading entity circular_shifter_left
# End time: 14:44:01 on Jan 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  circular_shifter_left_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" circular_shifter_left_tb 
# Start time: 14:44:01 on Jan 26,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.circular_shifter_left_tb(sim)
# Loading work.circular_shifter_left(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 ms
# ** Note: TEST SUCCESSFUL
#    Time: 10 us  Iteration: 0  Instance: /circular_shifter_left_tb
# End time: 16:37:56 on Jan 26,2022, Elapsed time: 1:53:55
# Errors: 0, Warnings: 0
