-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bd_3a92_hcr_0_v_hcresampler_core is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    srcYUV_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    srcYUV_empty_n : IN STD_LOGIC;
    srcYUV_read : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    input_video_format : IN STD_LOGIC_VECTOR (7 downto 0);
    output_video_format : IN STD_LOGIC_VECTOR (7 downto 0);
    coefs_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    coefs_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    coefs_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    coefs_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    coefs_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    coefs_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    coefs_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    coefs_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    outYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    outYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    outYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    outYUV_full_n : IN STD_LOGIC;
    outYUV_write : OUT STD_LOGIC );
end;


architecture behav of bd_3a92_hcr_0_v_hcresampler_core is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal empty_fu_289_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln145_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp56_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_37_fu_351_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal pixbuf_y_val_V_load_reg_595 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln157_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixbuf_y_val_V_2_load_reg_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_3_load_reg_605 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_4_load_reg_610 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_idle : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_ready : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_srcYUV_read : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_write : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_loopWidth : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_conv285_cast_cast_cast_cast : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_not_icmp_ln145 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp394_not : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp425 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_select_ln156 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o_ap_vld : STD_LOGIC;
    signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal pixbuf_y_val_V_4_fu_164 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_3_fu_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_2_fu_156 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_1_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixbuf_y_val_V_fu_148 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0_2465_lcssa510_fu_144 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0185_2461_lcssa507_fu_140 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0_1458_lcssa504_fu_136 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0185_1455_lcssa501_fu_132 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0451454_lcssa498_fu_128 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0449_lcssa495_fu_124 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0185445448_lcssa492_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0185443_lcssa489_fu_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0441_lcssa486_fu_112 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0437_lcssa483_fu_108 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_2_0_0_0432_lcssa477_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_1_0_0_0430_lcssa474_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0_0_0193428_lcssa471_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal filt_res1_fu_88 : STD_LOGIC_VECTOR (63 downto 0);
    signal filt_res0_fu_84 : STD_LOGIC_VECTOR (63 downto 0);
    signal y_fu_92 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_2_fu_368_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal select_ln156_1_fu_307_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        srcYUV_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        srcYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        srcYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        srcYUV_empty_n : IN STD_LOGIC;
        srcYUV_read : OUT STD_LOGIC;
        outYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        outYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        outYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        outYUV_full_n : IN STD_LOGIC;
        outYUV_write : OUT STD_LOGIC;
        pixbuf_y_val_V_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V : IN STD_LOGIC_VECTOR (7 downto 0);
        loopWidth : IN STD_LOGIC_VECTOR (10 downto 0);
        cmp56 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv285_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (0 downto 0);
        not_icmp_ln145 : IN STD_LOGIC_VECTOR (0 downto 0);
        coefs_0_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        coefs_1_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
        coefs_0_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        coefs_1_0_load : IN STD_LOGIC_VECTOR (15 downto 0);
        coefs_0_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        coefs_1_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
        coefs_0_3_load : IN STD_LOGIC_VECTOR (15 downto 0);
        coefs_1_3_load : IN STD_LOGIC_VECTOR (15 downto 0);
        icmp_ln145 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp394_not : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp425 : IN STD_LOGIC_VECTOR (0 downto 0);
        select_ln156 : IN STD_LOGIC_VECTOR (2 downto 0);
        width_cast2_cast : IN STD_LOGIC_VECTOR (10 downto 0);
        pixbuf_y_val_V_9_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_9_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_val_V_8_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_8_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_val_V_7_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_7_out_ap_vld : OUT STD_LOGIC;
        pixbuf_y_val_V_6_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_6_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_6_out_o_ap_vld : OUT STD_LOGIC;
        pixbuf_y_val_V_5_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        pixbuf_y_val_V_5_out_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0_2467_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0_2467_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0_2467_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0185_2463_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0185_2463_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0185_2463_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0_1460_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0_1460_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0_1460_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0185_1457_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0185_1457_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0185_1457_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0451453_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0451453_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0451453_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0451_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0451_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0451_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0185445447_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0185445447_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0185445447_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0185445_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0185445_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0185445_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0440_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0440_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0440_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0436_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0436_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0436_out_o_ap_vld : OUT STD_LOGIC;
        p_0_2_0_0_0431_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_0431_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_2_0_0_0431_out_o_ap_vld : OUT STD_LOGIC;
        p_0_1_0_0_0429_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0429_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_1_0_0_0429_out_o_ap_vld : OUT STD_LOGIC;
        p_0_0_0_0_0193427_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0193427_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_0_0_0193427_out_o_ap_vld : OUT STD_LOGIC;
        filt_res1_1_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
        filt_res1_1_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        filt_res1_1_out_o_ap_vld : OUT STD_LOGIC;
        filt_res0_1_out_i : IN STD_LOGIC_VECTOR (63 downto 0);
        filt_res0_1_out_o : OUT STD_LOGIC_VECTOR (63 downto 0);
        filt_res0_1_out_o_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240 : component bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start,
        ap_done => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done,
        ap_idle => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_idle,
        ap_ready => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_ready,
        srcYUV_dout => srcYUV_dout,
        srcYUV_num_data_valid => ap_const_lv5_0,
        srcYUV_fifo_cap => ap_const_lv5_0,
        srcYUV_empty_n => srcYUV_empty_n,
        srcYUV_read => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_srcYUV_read,
        outYUV_din => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_din,
        outYUV_num_data_valid => ap_const_lv5_0,
        outYUV_fifo_cap => ap_const_lv5_0,
        outYUV_full_n => outYUV_full_n,
        outYUV_write => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_write,
        pixbuf_y_val_V_4 => pixbuf_y_val_V_4_load_reg_610,
        pixbuf_y_val_V_3 => pixbuf_y_val_V_3_load_reg_605,
        pixbuf_y_val_V_2 => pixbuf_y_val_V_2_load_reg_600,
        pixbuf_y_val_V => pixbuf_y_val_V_load_reg_595,
        loopWidth => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_loopWidth,
        cmp56 => cmp56_fu_321_p2,
        conv285_cast_cast_cast_cast => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_conv285_cast_cast_cast_cast,
        not_icmp_ln145 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_not_icmp_ln145,
        coefs_0_2_load => coefs_0_2,
        coefs_1_2_load => coefs_1_2,
        coefs_0_0_load => coefs_0_0,
        coefs_1_0_load => coefs_1_0,
        coefs_0_1_load => coefs_0_1,
        coefs_1_1_load => coefs_1_1,
        coefs_0_3_load => coefs_0_3,
        coefs_1_3_load => coefs_1_3,
        icmp_ln145 => icmp_ln145_fu_293_p2,
        cmp394_not => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp394_not,
        cmp425 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp425,
        select_ln156 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_select_ln156,
        width_cast2_cast => empty_fu_289_p1,
        pixbuf_y_val_V_9_out => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out,
        pixbuf_y_val_V_9_out_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out_ap_vld,
        pixbuf_y_val_V_8_out => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out,
        pixbuf_y_val_V_8_out_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out_ap_vld,
        pixbuf_y_val_V_7_out => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out,
        pixbuf_y_val_V_7_out_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out_ap_vld,
        pixbuf_y_val_V_6_out_i => pixbuf_y_val_V_1_fu_152,
        pixbuf_y_val_V_6_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o,
        pixbuf_y_val_V_6_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o_ap_vld,
        pixbuf_y_val_V_5_out => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out,
        pixbuf_y_val_V_5_out_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out_ap_vld,
        p_0_0_0_0_0_2467_out_i => p_0_0_0_0_0_2465_lcssa510_fu_144,
        p_0_0_0_0_0_2467_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o,
        p_0_0_0_0_0_2467_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o_ap_vld,
        p_0_0_0_0_0185_2463_out_i => p_0_0_0_0_0185_2461_lcssa507_fu_140,
        p_0_0_0_0_0185_2463_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o,
        p_0_0_0_0_0185_2463_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o_ap_vld,
        p_0_0_0_0_0_1460_out_i => p_0_0_0_0_0_1458_lcssa504_fu_136,
        p_0_0_0_0_0_1460_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o,
        p_0_0_0_0_0_1460_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o_ap_vld,
        p_0_0_0_0_0185_1457_out_i => p_0_0_0_0_0185_1455_lcssa501_fu_132,
        p_0_0_0_0_0185_1457_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o,
        p_0_0_0_0_0185_1457_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o_ap_vld,
        p_0_0_0_0_0451453_out_i => p_0_0_0_0_0451454_lcssa498_fu_128,
        p_0_0_0_0_0451453_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o,
        p_0_0_0_0_0451453_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o_ap_vld,
        p_0_0_0_0_0451_out_i => p_0_0_0_0_0449_lcssa495_fu_124,
        p_0_0_0_0_0451_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o,
        p_0_0_0_0_0451_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o_ap_vld,
        p_0_0_0_0_0185445447_out_i => p_0_0_0_0_0185445448_lcssa492_fu_120,
        p_0_0_0_0_0185445447_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o,
        p_0_0_0_0_0185445447_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o_ap_vld,
        p_0_0_0_0_0185445_out_i => p_0_0_0_0_0185443_lcssa489_fu_116,
        p_0_0_0_0_0185445_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o,
        p_0_0_0_0_0185445_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o_ap_vld,
        p_0_1_0_0_0440_out_i => p_0_1_0_0_0441_lcssa486_fu_112,
        p_0_1_0_0_0440_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o,
        p_0_1_0_0_0440_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o_ap_vld,
        p_0_1_0_0_0436_out_i => p_0_1_0_0_0437_lcssa483_fu_108,
        p_0_1_0_0_0436_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o,
        p_0_1_0_0_0436_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o_ap_vld,
        p_0_2_0_0_0431_out_i => p_0_2_0_0_0432_lcssa477_fu_104,
        p_0_2_0_0_0431_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o,
        p_0_2_0_0_0431_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o_ap_vld,
        p_0_1_0_0_0429_out_i => p_0_1_0_0_0430_lcssa474_fu_100,
        p_0_1_0_0_0429_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o,
        p_0_1_0_0_0429_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o_ap_vld,
        p_0_0_0_0_0193427_out_i => p_0_0_0_0_0193428_lcssa471_fu_96,
        p_0_0_0_0_0193427_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o,
        p_0_0_0_0_0193427_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o_ap_vld,
        filt_res1_1_out_i => filt_res1_fu_88,
        filt_res1_1_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o,
        filt_res1_1_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o_ap_vld,
        filt_res0_1_out_i => filt_res0_fu_84,
        filt_res0_1_out_o => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o,
        filt_res0_1_out_o_ap_vld => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln157_fu_363_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_ready = ap_const_logic_1)) then 
                    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_92 <= ap_const_lv11_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln157_fu_363_p2 = ap_const_lv1_0))) then 
                y_fu_92 <= y_2_fu_368_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                filt_res0_fu_84 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                filt_res1_fu_88 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0185443_lcssa489_fu_116 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0185445448_lcssa492_fu_120 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0185_1455_lcssa501_fu_132 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0185_2461_lcssa507_fu_140 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_0_0_0_0_0193428_lcssa471_fu_96 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0449_lcssa495_fu_124 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0451454_lcssa498_fu_128 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0_1458_lcssa504_fu_136 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o_ap_vld = ap_const_logic_1))) then
                p_0_0_0_0_0_2465_lcssa510_fu_144 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_0_1_0_0_0430_lcssa474_fu_100 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_0437_lcssa483_fu_108 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o_ap_vld = ap_const_logic_1))) then
                p_0_1_0_0_0441_lcssa486_fu_112 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o_ap_vld = ap_const_logic_1))) then
                p_0_2_0_0_0432_lcssa477_fu_104 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_1_fu_152 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_2_fu_156 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln157_fu_363_p2 = ap_const_lv1_0))) then
                pixbuf_y_val_V_2_load_reg_600 <= pixbuf_y_val_V_2_fu_156;
                pixbuf_y_val_V_3_load_reg_605 <= pixbuf_y_val_V_3_fu_160;
                pixbuf_y_val_V_4_load_reg_610 <= pixbuf_y_val_V_4_fu_164;
                pixbuf_y_val_V_load_reg_595 <= pixbuf_y_val_V_fu_148;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_3_fu_160 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_4_fu_164 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out_ap_vld = ap_const_logic_1))) then
                pixbuf_y_val_V_fu_148 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln157_fu_363_p2, grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln157_fu_363_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done)
    begin
        if ((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln157_fu_363_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln157_fu_363_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    cmp56_fu_321_p2 <= "1" when (input_video_format = ap_const_lv8_1) else "0";
    empty_37_fu_351_p1 <= height(11 - 1 downto 0);
    empty_fu_289_p1 <= width(11 - 1 downto 0);
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg;
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp394_not <= (cmp56_fu_321_p2 xor ap_const_lv1_1);
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp425 <= "1" when (input_video_format = output_video_format) else "0";
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_conv285_cast_cast_cast_cast <= (icmp_ln145_fu_293_p2 xor ap_const_lv1_1);
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_loopWidth <= std_logic_vector(unsigned(select_ln156_1_fu_307_p3) + unsigned(empty_fu_289_p1));
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_not_icmp_ln145 <= (icmp_ln145_fu_293_p2 xor ap_const_lv1_1);
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_select_ln156 <= 
        ap_const_lv3_5 when (icmp_ln145_fu_293_p2(0) = '1') else 
        ap_const_lv3_2;
    icmp_ln145_fu_293_p2 <= "1" when (input_video_format = ap_const_lv8_2) else "0";
    icmp_ln157_fu_363_p2 <= "1" when (y_fu_92 = empty_37_fu_351_p1) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln157_fu_363_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln157_fu_363_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    outYUV_din <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_din;

    outYUV_write_assign_proc : process(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            outYUV_write <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_write;
        else 
            outYUV_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln156_1_fu_307_p3 <= 
        ap_const_lv11_5 when (icmp_ln145_fu_293_p2(0) = '1') else 
        ap_const_lv11_2;

    srcYUV_read_assign_proc : process(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_srcYUV_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            srcYUV_read <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_srcYUV_read;
        else 
            srcYUV_read <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    y_2_fu_368_p2 <= std_logic_vector(unsigned(y_fu_92) + unsigned(ap_const_lv11_1));
end behav;
