DSCH 2.6h
VERSION 3/7/2003 3:32:57 PM
BB(587,-437,870,-190)
SYM  #Arrow
BB(637,-200,643,-190)
TITLE 635 -197  #BL[0]
MODEL 935
PROP                                                                                                                                                                                                           
REC(445,-840,0,0,)
VIS 4
PIN(640,-200,0.000,0.000)in
LIG(640,-200,640,-190)
LIG(642,-192,640,-190)
LIG(638,-192,640,-190)
FSYM
SYM  #Arrow
BB(677,-200,683,-190)
TITLE 675 -197  #~BL[0]
MODEL 935
PROP                                                                                                                                                                                                           
REC(485,-840,0,0,)
VIS 4
PIN(680,-200,0.000,0.000)in
LIG(680,-200,680,-190)
LIG(682,-192,680,-190)
LIG(678,-192,680,-190)
FSYM
SYM  #Arrow
BB(737,-200,743,-190)
TITLE 735 -197  #~BL[1]
MODEL 935
PROP                                                                                                                                                                                                           
REC(545,-840,0,0,)
VIS 4
PIN(740,-200,0.000,0.000)in
LIG(740,-200,740,-190)
LIG(742,-192,740,-190)
LIG(738,-192,740,-190)
FSYM
SYM  #Arrow
BB(697,-200,703,-190)
TITLE 695 -197  #BL[1]
MODEL 935
PROP                                                                                                                                                                                                           
REC(505,-840,0,0,)
VIS 4
PIN(700,-200,0.000,0.000)in
LIG(700,-200,700,-190)
LIG(702,-192,700,-190)
LIG(698,-192,700,-190)
FSYM
SYM  #Arrow
BB(817,-200,823,-190)
TITLE 815 -197  #BL[3]
MODEL 935
PROP                                                                                                                                                                                                           
REC(625,-840,0,0,)
VIS 4
PIN(820,-200,0.000,0.000)in
LIG(820,-200,820,-190)
LIG(822,-192,820,-190)
LIG(818,-192,820,-190)
FSYM
SYM  #Arrow
BB(857,-200,863,-190)
TITLE 855 -197  #~BL[3]
MODEL 935
PROP                                                                                                                                                                                                           
REC(665,-840,0,0,)
VIS 4
PIN(860,-200,0.000,0.000)in
LIG(860,-200,860,-190)
LIG(862,-192,860,-190)
LIG(858,-192,860,-190)
FSYM
SYM  #Arrow
BB(797,-200,803,-190)
TITLE 795 -197  #~BL[2]
MODEL 935
PROP                                                                                                                                                                                                           
REC(605,-840,0,0,)
VIS 4
PIN(800,-200,0.000,0.000)in
LIG(800,-200,800,-190)
LIG(802,-192,800,-190)
LIG(798,-192,800,-190)
FSYM
SYM  #Arrow
BB(757,-200,763,-190)
TITLE 755 -197  #BL[2]
MODEL 935
PROP                                                                                                                                                                                                           
REC(565,-840,0,0,)
VIS 4
PIN(760,-200,0.000,0.000)in
LIG(760,-200,760,-190)
LIG(762,-192,760,-190)
LIG(758,-192,760,-190)
FSYM
SYM  #button13
BB(606,-214,615,-206)
TITLE 610 -210  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(607,-213,6,6,r)
VIS 1
PIN(615,-210,0.000,0.000)WL[0]
LIG(614,-210,615,-210)
LIG(606,-206,606,-214)
LIG(614,-206,606,-206)
LIG(614,-214,614,-206)
LIG(606,-214,614,-214)
LIG(607,-207,607,-213)
LIG(613,-207,607,-207)
LIG(613,-213,613,-207)
LIG(607,-213,613,-213)
FSYM
SYM  #button12
BB(606,-244,615,-236)
TITLE 610 -240  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(607,-243,6,6,r)
VIS 1
PIN(615,-240,0.000,0.000)WL[1]
LIG(614,-240,615,-240)
LIG(606,-236,606,-244)
LIG(614,-236,606,-236)
LIG(614,-244,614,-236)
LIG(606,-244,614,-244)
LIG(607,-237,607,-243)
LIG(613,-237,607,-237)
LIG(613,-243,613,-237)
LIG(607,-243,613,-243)
FSYM
SYM  #button11
BB(606,-274,615,-266)
TITLE 610 -270  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(607,-273,6,6,r)
VIS 1
PIN(615,-270,0.000,0.000)WL2
LIG(614,-270,615,-270)
LIG(606,-266,606,-274)
LIG(614,-266,606,-266)
LIG(614,-274,614,-266)
LIG(606,-274,614,-274)
LIG(607,-267,607,-273)
LIG(613,-267,607,-267)
LIG(613,-273,613,-267)
LIG(607,-273,613,-273)
FSYM
SYM  #button10
BB(606,-304,615,-296)
TITLE 610 -300  #button
MODEL 59
PROP                                                                                                                                                                                                           
REC(607,-303,6,6,r)
VIS 1
PIN(615,-300,0.000,0.000)WL[3]
LIG(614,-300,615,-300)
LIG(606,-296,606,-304)
LIG(614,-296,606,-296)
LIG(614,-304,614,-296)
LIG(606,-304,614,-304)
LIG(607,-297,607,-303)
LIG(613,-297,607,-297)
LIG(613,-303,613,-297)
LIG(607,-303,613,-303)
FSYM
SYM  #nmos
BB(780,-380,800,-360)
TITLE 795 -365  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(781,-375,19,15,r)
VIS 0
PIN(800,-360,0.000,0.000)s
PIN(780,-370,0.000,0.000)g
PIN(800,-380,0.030,0.560)d
LIG(790,-370,780,-370)
LIG(790,-364,790,-376)
LIG(792,-364,792,-376)
LIG(800,-376,792,-376)
LIG(800,-380,800,-376)
LIG(800,-364,792,-364)
LIG(800,-360,800,-364)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #sym6
BB(640,-300,680,-270)
TITLE 650 -290  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(645,-295,30,20,r)
VIS 4
PIN(640,-290,0.000,0.000)Data
PIN(655,-270,0.000,0.000)En
PIN(680,-290,0.060,0.140)~Data
LIG(640,-290,645,-290)
LIG(655,-275,655,-270)
LIG(675,-290,680,-290)
LIG(645,-295,645,-275)
LIG(645,-295,675,-295)
LIG(675,-295,675,-275)
LIG(675,-275,645,-275)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(640,-240,680,-210)
TITLE 650 -230  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(645,-235,30,20,r)
VIS 4
PIN(640,-230,0.000,0.000)Data
PIN(655,-210,0.000,0.000)En
PIN(680,-230,0.060,0.140)~Data
LIG(640,-230,645,-230)
LIG(655,-215,655,-210)
LIG(675,-230,680,-230)
LIG(645,-235,645,-215)
LIG(645,-235,675,-235)
LIG(675,-235,675,-215)
LIG(675,-215,645,-215)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #nmos
BB(660,-380,680,-360)
TITLE 675 -365  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(661,-375,19,15,r)
VIS 0
PIN(680,-360,0.000,0.000)s
PIN(660,-370,0.000,0.000)g
PIN(680,-380,0.030,0.560)d
LIG(670,-370,660,-370)
LIG(670,-364,670,-376)
LIG(672,-364,672,-376)
LIG(680,-376,672,-376)
LIG(680,-380,680,-376)
LIG(680,-364,672,-364)
LIG(680,-360,680,-364)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #sym6
BB(640,-270,680,-240)
TITLE 650 -260  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(645,-265,30,20,r)
VIS 4
PIN(640,-260,0.000,0.000)Data
PIN(655,-240,0.000,0.000)En
PIN(680,-260,0.060,0.140)~Data
LIG(640,-260,645,-260)
LIG(655,-245,655,-240)
LIG(675,-260,680,-260)
LIG(645,-265,645,-245)
LIG(645,-265,675,-265)
LIG(675,-265,675,-245)
LIG(675,-245,645,-245)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #nmos
BB(680,-380,700,-360)
TITLE 695 -365  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(681,-375,19,15,r)
VIS 0
PIN(700,-360,0.000,0.000)s
PIN(680,-370,0.000,0.000)g
PIN(700,-380,0.030,0.560)d
LIG(690,-370,680,-370)
LIG(690,-364,690,-376)
LIG(692,-364,692,-376)
LIG(700,-376,692,-376)
LIG(700,-380,700,-376)
LIG(700,-364,692,-364)
LIG(700,-360,700,-364)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #sym6
BB(700,-270,740,-240)
TITLE 710 -260  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(705,-265,30,20,r)
VIS 4
PIN(700,-260,0.000,0.000)Data
PIN(715,-240,0.000,0.000)En
PIN(740,-260,0.060,0.140)~Data
LIG(700,-260,705,-260)
LIG(715,-245,715,-240)
LIG(735,-260,740,-260)
LIG(705,-265,705,-245)
LIG(705,-265,735,-265)
LIG(735,-265,735,-245)
LIG(735,-245,705,-245)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(640,-330,680,-300)
TITLE 650 -320  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(645,-325,30,20,r)
VIS 4
PIN(640,-320,0.000,0.000)Data
PIN(655,-300,0.000,0.000)En
PIN(680,-320,0.060,0.140)~Data
LIG(640,-320,645,-320)
LIG(655,-305,655,-300)
LIG(675,-320,680,-320)
LIG(645,-325,645,-305)
LIG(645,-325,675,-325)
LIG(675,-325,675,-305)
LIG(675,-305,645,-305)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #nmos
BB(720,-380,740,-360)
TITLE 735 -365  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(721,-375,19,15,r)
VIS 0
PIN(740,-360,0.000,0.000)s
PIN(720,-370,0.000,0.000)g
PIN(740,-380,0.030,0.560)d
LIG(730,-370,720,-370)
LIG(730,-364,730,-376)
LIG(732,-364,732,-376)
LIG(740,-376,732,-376)
LIG(740,-380,740,-376)
LIG(740,-364,732,-364)
LIG(740,-360,740,-364)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #sym6
BB(700,-240,740,-210)
TITLE 710 -230  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(705,-235,30,20,r)
VIS 4
PIN(700,-230,0.000,0.000)Data
PIN(715,-210,0.000,0.000)En
PIN(740,-230,0.060,0.140)~Data
LIG(700,-230,705,-230)
LIG(715,-215,715,-210)
LIG(735,-230,740,-230)
LIG(705,-235,705,-215)
LIG(705,-235,735,-235)
LIG(735,-235,735,-215)
LIG(735,-215,705,-215)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(700,-300,740,-270)
TITLE 710 -290  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(705,-295,30,20,r)
VIS 4
PIN(700,-290,0.000,0.000)Data
PIN(715,-270,0.000,0.000)En
PIN(740,-290,0.060,0.140)~Data
LIG(700,-290,705,-290)
LIG(715,-275,715,-270)
LIG(735,-290,740,-290)
LIG(705,-295,705,-275)
LIG(705,-295,735,-295)
LIG(735,-295,735,-275)
LIG(735,-275,705,-275)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(700,-330,740,-300)
TITLE 710 -320  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(705,-325,30,20,r)
VIS 4
PIN(700,-320,0.000,0.000)Data
PIN(715,-300,0.000,0.000)En
PIN(740,-320,0.060,0.140)~Data
LIG(700,-320,705,-320)
LIG(715,-305,715,-300)
LIG(735,-320,740,-320)
LIG(705,-325,705,-305)
LIG(705,-325,735,-325)
LIG(735,-325,735,-305)
LIG(735,-305,705,-305)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(820,-330,860,-300)
TITLE 830 -320  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(825,-325,30,20,r)
VIS 4
PIN(820,-320,0.000,0.000)Data
PIN(835,-300,0.000,0.000)En
PIN(860,-320,0.060,0.140)~Data
LIG(820,-320,825,-320)
LIG(835,-305,835,-300)
LIG(855,-320,860,-320)
LIG(825,-325,825,-305)
LIG(825,-325,855,-325)
LIG(855,-325,855,-305)
LIG(855,-305,825,-305)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(820,-300,860,-270)
TITLE 830 -290  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(825,-295,30,20,r)
VIS 4
PIN(820,-290,0.000,0.000)Data
PIN(835,-270,0.000,0.000)En
PIN(860,-290,0.060,0.140)~Data
LIG(820,-290,825,-290)
LIG(835,-275,835,-270)
LIG(855,-290,860,-290)
LIG(825,-295,825,-275)
LIG(825,-295,855,-295)
LIG(855,-295,855,-275)
LIG(855,-275,825,-275)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(820,-240,860,-210)
TITLE 830 -230  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(825,-235,30,20,r)
VIS 4
PIN(820,-230,0.000,0.000)Data
PIN(835,-210,0.000,0.000)En
PIN(860,-230,0.060,0.140)~Data
LIG(820,-230,825,-230)
LIG(835,-215,835,-210)
LIG(855,-230,860,-230)
LIG(825,-235,825,-215)
LIG(825,-235,855,-235)
LIG(855,-235,855,-215)
LIG(855,-215,825,-215)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #Arrow
BB(615,-403,625,-397)
TITLE 618 -395  #Out
MODEL 935
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 0
PIN(615,-400,0.000,0.000)in
LIG(615,-400,625,-400)
LIG(623,-402,625,-400)
LIG(623,-398,625,-400)
FSYM
SYM  #nmos
BB(840,-380,860,-360)
TITLE 855 -365  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(841,-375,19,15,r)
VIS 0
PIN(860,-360,0.000,0.000)s
PIN(840,-370,0.000,0.000)g
PIN(860,-380,0.030,0.560)d
LIG(850,-370,840,-370)
LIG(850,-364,850,-376)
LIG(852,-364,852,-376)
LIG(860,-376,852,-376)
LIG(860,-380,860,-376)
LIG(860,-364,852,-364)
LIG(860,-360,860,-364)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(620,-380,640,-360)
TITLE 635 -365  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(621,-375,19,15,r)
VIS 0
PIN(640,-360,0.000,0.000)s
PIN(620,-370,0.000,0.000)g
PIN(640,-380,0.030,0.560)d
LIG(630,-370,620,-370)
LIG(630,-364,630,-376)
LIG(632,-364,632,-376)
LIG(640,-376,632,-376)
LIG(640,-380,640,-376)
LIG(640,-364,632,-364)
LIG(640,-360,640,-364)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #sym6
BB(760,-330,800,-300)
TITLE 770 -320  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(765,-325,30,20,r)
VIS 4
PIN(760,-320,0.000,0.000)Data
PIN(775,-300,0.000,0.000)En
PIN(800,-320,0.060,0.140)~Data
LIG(760,-320,765,-320)
LIG(775,-305,775,-300)
LIG(795,-320,800,-320)
LIG(765,-325,765,-305)
LIG(765,-325,795,-325)
LIG(795,-325,795,-305)
LIG(795,-305,765,-305)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(820,-270,860,-240)
TITLE 830 -260  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(825,-265,30,20,r)
VIS 4
PIN(820,-260,0.000,0.000)Data
PIN(835,-240,0.000,0.000)En
PIN(860,-260,0.060,0.140)~Data
LIG(820,-260,825,-260)
LIG(835,-245,835,-240)
LIG(855,-260,860,-260)
LIG(825,-265,825,-245)
LIG(825,-265,855,-265)
LIG(855,-265,855,-245)
LIG(855,-245,825,-245)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #nmos
BB(800,-380,820,-360)
TITLE 815 -365  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(801,-375,19,15,r)
VIS 0
PIN(820,-360,0.000,0.000)s
PIN(800,-370,0.000,0.000)g
PIN(820,-380,0.030,0.560)d
LIG(810,-370,800,-370)
LIG(810,-364,810,-376)
LIG(812,-364,812,-376)
LIG(820,-376,812,-376)
LIG(820,-380,820,-376)
LIG(820,-364,812,-364)
LIG(820,-360,820,-364)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #sym6
BB(760,-270,800,-240)
TITLE 770 -260  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(765,-265,30,20,r)
VIS 4
PIN(760,-260,0.000,0.000)Data
PIN(775,-240,0.000,0.000)En
PIN(800,-260,0.060,0.140)~Data
LIG(760,-260,765,-260)
LIG(775,-245,775,-240)
LIG(795,-260,800,-260)
LIG(765,-265,765,-245)
LIG(765,-265,795,-265)
LIG(795,-265,795,-245)
LIG(795,-245,765,-245)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #nmos
BB(740,-380,760,-360)
TITLE 755 -365  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(741,-375,19,15,r)
VIS 0
PIN(760,-360,0.000,0.000)s
PIN(740,-370,0.000,0.000)g
PIN(760,-380,0.030,0.560)d
LIG(750,-370,740,-370)
LIG(750,-364,750,-376)
LIG(752,-364,752,-376)
LIG(760,-376,752,-376)
LIG(760,-380,760,-376)
LIG(760,-364,752,-364)
LIG(760,-360,760,-364)
VLG   nmos nmos(drain,source,gate);
FSYM
SYM  #button9
BB(591,-374,600,-366)
TITLE 595 -370  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(592,-373,6,6,r)
VIS 1
PIN(600,-370,0.000,0.000)Prech
LIG(599,-370,600,-370)
LIG(591,-366,591,-374)
LIG(599,-366,591,-366)
LIG(599,-374,599,-366)
LIG(591,-374,599,-374)
LIG(592,-367,592,-373)
LIG(598,-367,592,-367)
LIG(598,-373,598,-367)
LIG(592,-373,598,-373)
FSYM
SYM  #sym6
BB(760,-240,800,-210)
TITLE 770 -230  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(765,-235,30,20,r)
VIS 4
PIN(760,-230,0.000,0.000)Data
PIN(775,-210,0.000,0.000)En
PIN(800,-230,0.060,0.140)~Data
LIG(760,-230,765,-230)
LIG(775,-215,775,-210)
LIG(795,-230,800,-230)
LIG(765,-235,765,-215)
LIG(765,-235,795,-235)
LIG(795,-235,795,-215)
LIG(795,-215,765,-215)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
SYM  #sym6
BB(760,-300,800,-270)
TITLE 770 -290  #ram
MODEL 6000
PROP                                                                                                                                                                                                           
REC(765,-295,30,20,r)
VIS 4
PIN(760,-290,0.000,0.000)Data
PIN(775,-270,0.000,0.000)En
PIN(800,-290,0.060,0.140)~Data
LIG(760,-290,765,-290)
LIG(775,-275,775,-270)
LIG(795,-290,800,-290)
LIG(765,-295,765,-275)
LIG(765,-295,795,-295)
LIG(795,-295,795,-275)
LIG(795,-275,765,-275)
VLG module sym6( Data,En,~Data);
VLG  input Data,En;
VLG  output ~Data;
VLG endmodule
FSYM
CNC(760 -400)
CNC(820 -400)
CNC(680 -400)
CNC(640 -400)
CNC(700 -400)
CNC(800 -400)
CNC(740 -400)
CNC(760 -400)
LIG(615,-210,870,-210)
LIG(615,-240,870,-240)
LIG(760,-360,760,-200)
LIG(800,-360,800,-200)
LIG(725,-370,840,-370)
LIG(820,-400,820,-380)
LIG(680,-400,680,-380)
LIG(640,-400,680,-400)
LIG(640,-400,640,-380)
LIG(680,-400,700,-400)
LIG(740,-380,740,-400)
LIG(740,-400,700,-400)
LIG(700,-400,700,-380)
LIG(860,-400,820,-400)
LIG(860,-380,860,-400)
LIG(800,-400,820,-400)
LIG(640,-400,615,-400)
LIG(760,-400,760,-380)
LIG(680,-360,680,-200)
LIG(860,-360,860,-200)
LIG(615,-270,870,-270)
LIG(820,-360,820,-200)
LIG(615,-300,870,-300)
LIG(740,-360,740,-200)
LIG(760,-400,800,-400)
LIG(640,-360,640,-200)
LIG(800,-400,800,-380)
LIG(740,-400,760,-400)
LIG(600,-370,720,-370)
LIG(700,-360,700,-200)
TEXT 587 -437  #Precharge Circuit at VDD/2
TEXT 613 -410  #VDD/2
FFIG C:\Documents and Settings\Administrator\My Documents\Dsch2\Book on CMOS\RamPrech.sch
