Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 21:01:56 2024
| Host         : LHeysemK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sixteen_bit_gray_upcount_timing_summary_routed.rpt -pb sixteen_bit_gray_upcount_timing_summary_routed.pb -rpx sixteen_bit_gray_upcount_timing_summary_routed.rpx -warn_on_violation
| Design       : sixteen_bit_gray_upcount
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     82          
LUTAR-1    Warning           LUT drives async reset alert    32          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (174)
5. checking no_input_delay (18)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: load[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: parallelLoad (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line19/slow_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line20/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (174)
--------------------------------------------------
 There are 174 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  185          inf        0.000                      0                  185           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binaryCount_reg[15]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentDisplay[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.279ns  (logic 4.731ns (50.990%)  route 4.548ns (49.010%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         LDCE                         0.000     0.000 r  binaryCount_reg[15]_LDC/G
    SLICE_X60Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  binaryCount_reg[15]_LDC/Q
                         net (fo=3, routed)           1.108     1.733    binaryCount_reg[15]_LDC_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     1.857 r  segmentDisplay_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.800     2.657    grayCode[14]
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.781 r  segmentDisplay_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.962     3.743    sel0[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I1_O)        0.152     3.895 r  segmentDisplay_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.678     5.573    segmentDisplay_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.279 r  segmentDisplay_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.279    segmentDisplay[5]
    V5                                                                r  segmentDisplay[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binaryCount_reg[12]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentDisplay[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 4.662ns (51.020%)  route 4.475ns (48.980%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  binaryCount_reg[12]_C/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  binaryCount_reg[12]_C/Q
                         net (fo=3, routed)           0.967     1.485    binaryCount_reg[12]_C_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.609 r  segmentDisplay_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.021     2.630    grayCode[12]
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.754 r  segmentDisplay_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.821     3.575    sel0[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.152     3.727 r  segmentDisplay_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.393    segmentDisplay_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.137 r  segmentDisplay_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.137    segmentDisplay[3]
    V8                                                                r  segmentDisplay[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binaryCount_reg[15]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentDisplay[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.051ns  (logic 4.517ns (49.904%)  route 4.534ns (50.096%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         LDCE                         0.000     0.000 r  binaryCount_reg[15]_LDC/G
    SLICE_X60Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  binaryCount_reg[15]_LDC/Q
                         net (fo=3, routed)           1.108     1.733    binaryCount_reg[15]_LDC_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     1.857 r  segmentDisplay_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.800     2.657    grayCode[14]
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.781 r  segmentDisplay_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.962     3.743    sel0[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     3.867 r  segmentDisplay_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.531    segmentDisplay_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.051 r  segmentDisplay_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.051    segmentDisplay[4]
    U5                                                                r  segmentDisplay[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binaryCount_reg[15]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentDisplay[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 4.528ns (50.341%)  route 4.467ns (49.659%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         LDCE                         0.000     0.000 r  binaryCount_reg[15]_LDC/G
    SLICE_X60Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  binaryCount_reg[15]_LDC/Q
                         net (fo=3, routed)           0.798     1.423    binaryCount_reg[15]_LDC_n_0
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.124     1.547 r  segmentDisplay_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.969     2.516    binaryCount[15]
    SLICE_X64Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.640 r  segmentDisplay_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.970     3.610    sel0[3]
    SLICE_X65Y18         LUT4 (Prop_lut4_I0_O)        0.124     3.734 r  segmentDisplay_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.730     5.464    segmentDisplay_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.996 r  segmentDisplay_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.996    segmentDisplay[6]
    U7                                                                r  segmentDisplay[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binaryCount_reg[15]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentDisplay[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.947ns  (logic 4.736ns (52.933%)  route 4.211ns (47.067%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         LDCE                         0.000     0.000 r  binaryCount_reg[15]_LDC/G
    SLICE_X60Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  binaryCount_reg[15]_LDC/Q
                         net (fo=3, routed)           1.108     1.733    binaryCount_reg[15]_LDC_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     1.857 r  segmentDisplay_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.800     2.657    grayCode[14]
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.781 r  segmentDisplay_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.586     3.367    sel0[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.150     3.517 r  segmentDisplay_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     5.234    segmentDisplay_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     8.947 r  segmentDisplay_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.947    segmentDisplay[0]
    W7                                                                r  segmentDisplay[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binaryCount_reg[12]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentDisplay[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 4.425ns (49.712%)  route 4.476ns (50.288%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE                         0.000     0.000 r  binaryCount_reg[12]_C/C
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  binaryCount_reg[12]_C/Q
                         net (fo=3, routed)           0.967     1.485    binaryCount_reg[12]_C_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.609 f  segmentDisplay_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.021     2.630    grayCode[12]
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.754 f  segmentDisplay_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.821     3.575    sel0[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.699 r  segmentDisplay_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.366    segmentDisplay_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.902 r  segmentDisplay_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.902    segmentDisplay[2]
    U8                                                                r  segmentDisplay[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binaryCount_reg[15]_LDC/G
                            (positive level-sensitive latch)
  Destination:            segmentDisplay[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.526ns (51.018%)  route 4.345ns (48.982%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         LDCE                         0.000     0.000 r  binaryCount_reg[15]_LDC/G
    SLICE_X60Y23         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  binaryCount_reg[15]_LDC/Q
                         net (fo=3, routed)           1.108     1.733    binaryCount_reg[15]_LDC_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     1.857 r  segmentDisplay_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.800     2.657    grayCode[14]
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.781 r  segmentDisplay_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.586     3.367    sel0[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.491 r  segmentDisplay_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     5.342    segmentDisplay_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.872 r  segmentDisplay_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.872    segmentDisplay[1]
    W6                                                                r  segmentDisplay[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digitSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 4.451ns (59.196%)  route 3.068ns (40.804%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  digitSelect_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digitSelect_reg[1]/Q
                         net (fo=9, routed)           1.203     1.622    digitSelect[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.327     1.949 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.814    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.519 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.519    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digitSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.464ns (60.915%)  route 2.864ns (39.085%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  digitSelect_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  digitSelect_reg[1]/Q
                         net (fo=9, routed)           1.202     1.621    digitSelect[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.327     1.948 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     3.610    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.329 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.329    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digitSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 4.217ns (58.000%)  route 3.054ns (42.000%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  digitSelect_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  digitSelect_reg[1]/Q
                         net (fo=9, routed)           1.203     1.622    digitSelect[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.299     1.921 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     3.772    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.271 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.271    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line19/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line19/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  nolabel_line19/counter_reg[0]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line19/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    nolabel_line19/counter[0]
    SLICE_X65Y26         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  nolabel_line19/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    nolabel_line19/counter_0[0]
    SLICE_X65Y26         FDRE                                         r  nolabel_line19/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line20/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  nolabel_line20/counter_reg[0]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line20/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    nolabel_line20/counter_reg_n_0_[0]
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line20/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line20/counter[0]
    SLICE_X37Y46         FDRE                                         r  nolabel_line20/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digitSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digitSelect_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  digitSelect_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digitSelect_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    digitSelect[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.042     0.363 r  digitSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    digitSelect[1]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  digitSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digitSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digitSelect_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  digitSelect_reg[0]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  digitSelect_reg[0]/Q
                         net (fo=10, routed)          0.180     0.321    digitSelect[0]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  digitSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    digitSelect[0]_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  digitSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binaryCount_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            binaryCount_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDPE                         0.000     0.000 r  binaryCount_reg[0]_P/C
    SLICE_X62Y16         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  binaryCount_reg[0]_P/Q
                         net (fo=3, routed)           0.185     0.326    binaryCount_reg[0]_P_n_0
    SLICE_X62Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.371 r  binaryCount[0]_C_i_1/O
                         net (fo=2, routed)           0.000     0.371    p_2_in[0]
    SLICE_X62Y16         FDPE                                         r  binaryCount_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line20/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  nolabel_line20/counter_reg[11]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line20/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     0.274    nolabel_line20/counter_reg_n_0_[11]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  nolabel_line20/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     0.385    nolabel_line20/counter0_carry__1_n_5
    SLICE_X36Y46         FDRE                                         r  nolabel_line20/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line20/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE                         0.000     0.000 r  nolabel_line20/counter_reg[15]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line20/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     0.274    nolabel_line20/counter_reg_n_0_[15]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  nolabel_line20/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.385    nolabel_line20/counter0_carry__2_n_5
    SLICE_X36Y47         FDRE                                         r  nolabel_line20/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line20/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE                         0.000     0.000 r  nolabel_line20/counter_reg[23]/C
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line20/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     0.274    nolabel_line20/counter_reg_n_0_[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  nolabel_line20/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.385    nolabel_line20/counter0_carry__4_n_5
    SLICE_X36Y49         FDRE                                         r  nolabel_line20/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line20/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  nolabel_line20/counter_reg[7]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line20/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     0.274    nolabel_line20/counter_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  nolabel_line20/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.385    nolabel_line20/counter0_carry__0_n_5
    SLICE_X36Y45         FDRE                                         r  nolabel_line20/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line20/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line20/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  nolabel_line20/counter_reg[3]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line20/counter_reg[3]/Q
                         net (fo=2, routed)           0.134     0.275    nolabel_line20/counter_reg_n_0_[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  nolabel_line20/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     0.386    nolabel_line20/counter0_carry_n_5
    SLICE_X36Y44         FDRE                                         r  nolabel_line20/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





