$date
	Sat Jul 26 15:35:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module booth_tb $end
$var wire 8 ! product [7:0] $end
$var wire 1 " done $end
$var reg 1 # clk $end
$var reg 4 $ multiplicand [3:0] $end
$var reg 4 % multiplier [3:0] $end
$var reg 1 & rst $end
$var reg 1 ' start $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 ( multiplicand [3:0] $end
$var wire 4 ) multiplier [3:0] $end
$var wire 1 & rst $end
$var wire 1 ' start $end
$var parameter 32 * N $end
$var reg 5 + A [4:0] $end
$var reg 9 , P [8:0] $end
$var reg 5 - S [4:0] $end
$var reg 5 . count [4:0] $end
$var reg 1 " done $end
$var reg 8 / product [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 *
$end
#0
$dumpvars
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 )
b0 (
0'
1&
b0 %
b0 $
0#
0"
b0 !
$end
#5
1#
#10
0#
1'
b101 %
b101 )
b1101 $
b1101 (
0&
#15
b100 .
b1010 ,
b100 -
b100 +
1#
#20
0#
0'
#25
b11 .
b101 ,
1#
#30
0#
#35
b10 .
b10 ,
1#
#40
0#
#45
b1 .
b1 ,
1#
#50
0#
#55
1"
b1 !
b1 /
b0 .
b0 ,
1#
#60
0#
#65
0"
b100 .
b11100 ,
1#
1'
b1110 %
b1110 )
b1100 $
b1100 (
#70
0#
#75
b11 .
b1110 ,
1#
0'
#80
0#
#85
b10 .
b111 ,
1#
#90
0#
#95
b1 .
b11 ,
1#
#100
0#
#105
1"
b11 !
b11 /
b0 .
b1 ,
1#
#110
0#
#115
0"
b100 .
b110 ,
1#
1'
b11 %
b11 )
b111 $
b111 (
#120
0#
#125
b11 .
b11 ,
1#
0'
#130
0#
#135
b10 .
b1 ,
1#
#140
0#
#145
b1 .
b0 ,
1#
#150
0#
#155
1"
b0 !
b0 /
b0 .
1#
