
CAN_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004894  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08004954  08004954  00005954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a08  08004a08  00006070  2**0
                  CONTENTS
  4 .ARM          00000000  08004a08  08004a08  00006070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004a08  08004a08  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a08  08004a08  00005a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a0c  08004a0c  00005a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004a10  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000070  08004a80  00006070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  08004a80  000062d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b582  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002234  00000000  00000000  0001161a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000990  00000000  00000000  00013850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000073b  00000000  00000000  000141e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af1b  00000000  00000000  0001491b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dfe4  00000000  00000000  0002f836  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094d3d  00000000  00000000  0003d81a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d2557  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000276c  00000000  00000000  000d259c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000d4d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800493c 	.word	0x0800493c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800493c 	.word	0x0800493c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <CAN_Filter_Config>:
/* Includes ------------------------------------------------------------------*/
#include "can.h"

/* USER CODE BEGIN 0 */
void CAN_Filter_Config(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b08a      	sub	sp, #40	@ 0x28
 8000238:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 800023a:	003b      	movs	r3, r7
 800023c:	2200      	movs	r2, #0
 800023e:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000240:	003b      	movs	r3, r7
 8000242:	2200      	movs	r2, #0
 8000244:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000246:	003b      	movs	r3, r7
 8000248:	2201      	movs	r2, #1
 800024a:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = ((((uint32_t)0x1314 << 3) | CAN_ID_EXT | CAN_RTR_DATA) & 0xffff0000) >> 16;
 800024c:	003b      	movs	r3, r7
 800024e:	2200      	movs	r2, #0
 8000250:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = ((((uint32_t)0x1314 << 3) | CAN_ID_EXT | CAN_RTR_DATA) & 0x0000FFFF);
 8000252:	003b      	movs	r3, r7
 8000254:	4a0f      	ldr	r2, [pc, #60]	@ (8000294 <CAN_Filter_Config+0x60>)
 8000256:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0XFFFF;
 8000258:	003b      	movs	r3, r7
 800025a:	4a0f      	ldr	r2, [pc, #60]	@ (8000298 <CAN_Filter_Config+0x64>)
 800025c:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0XFFFF;
 800025e:	003b      	movs	r3, r7
 8000260:	4a0d      	ldr	r2, [pc, #52]	@ (8000298 <CAN_Filter_Config+0x64>)
 8000262:	60da      	str	r2, [r3, #12]
//	sFilterConfig.FilterIdHigh = 0x12<< 5;
//	sFilterConfig.FilterIdLow =  0x0000 |CAN_ID_STD |CAN_RTR_DATA;//0x1314<<3;
//	sFilterConfig.FilterMaskIdHigh = 0X0000;
//	sFilterConfig.FilterMaskIdLow = 0X0000;
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000264:	003b      	movs	r3, r7
 8000266:	2200      	movs	r2, #0
 8000268:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800026a:	003b      	movs	r3, r7
 800026c:	2201      	movs	r2, #1
 800026e:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8000270:	003b      	movs	r3, r7
 8000272:	220e      	movs	r2, #14
 8000274:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000276:	003a      	movs	r2, r7
 8000278:	4b08      	ldr	r3, [pc, #32]	@ (800029c <CAN_Filter_Config+0x68>)
 800027a:	0011      	movs	r1, r2
 800027c:	0018      	movs	r0, r3
 800027e:	f000 fd71 	bl	8000d64 <HAL_CAN_ConfigFilter>
 8000282:	1e03      	subs	r3, r0, #0
 8000284:	d001      	beq.n	800028a <CAN_Filter_Config+0x56>
	{
		Error_Handler();
 8000286:	f000 fa2f 	bl	80006e8 <Error_Handler>
	}
}
 800028a:	46c0      	nop			@ (mov r8, r8)
 800028c:	46bd      	mov	sp, r7
 800028e:	b00a      	add	sp, #40	@ 0x28
 8000290:	bd80      	pop	{r7, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)
 8000294:	000098a4 	.word	0x000098a4
 8000298:	0000ffff 	.word	0x0000ffff
 800029c:	2000008c 	.word	0x2000008c

080002a0 <Can_SetTxMsg>:

void Can_SetTxMsg(CAN_TxHeaderTypeDef* TxHeader)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	TxHeader->ExtId = 0x1314;
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	4a07      	ldr	r2, [pc, #28]	@ (80002c8 <Can_SetTxMsg+0x28>)
 80002ac:	605a      	str	r2, [r3, #4]
	TxHeader->IDE = CAN_ID_EXT;
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	2204      	movs	r2, #4
 80002b2:	609a      	str	r2, [r3, #8]
	TxHeader->RTR = CAN_RTR_DATA;
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	2200      	movs	r2, #0
 80002b8:	60da      	str	r2, [r3, #12]
	TxHeader->DLC = 8;
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	2208      	movs	r2, #8
 80002be:	611a      	str	r2, [r3, #16]
}
 80002c0:	46c0      	nop			@ (mov r8, r8)
 80002c2:	46bd      	mov	sp, r7
 80002c4:	b002      	add	sp, #8
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	00001314 	.word	0x00001314

080002cc <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80002d0:	4b1e      	ldr	r3, [pc, #120]	@ (800034c <MX_CAN_Init+0x80>)
 80002d2:	4a1f      	ldr	r2, [pc, #124]	@ (8000350 <MX_CAN_Init+0x84>)
 80002d4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80002d6:	4b1d      	ldr	r3, [pc, #116]	@ (800034c <MX_CAN_Init+0x80>)
 80002d8:	2204      	movs	r2, #4
 80002da:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_LOOPBACK;
 80002dc:	4b1b      	ldr	r3, [pc, #108]	@ (800034c <MX_CAN_Init+0x80>)
 80002de:	2280      	movs	r2, #128	@ 0x80
 80002e0:	05d2      	lsls	r2, r2, #23
 80002e2:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80002e4:	4b19      	ldr	r3, [pc, #100]	@ (800034c <MX_CAN_Init+0x80>)
 80002e6:	2280      	movs	r2, #128	@ 0x80
 80002e8:	0452      	lsls	r2, r2, #17
 80002ea:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 80002ec:	4b17      	ldr	r3, [pc, #92]	@ (800034c <MX_CAN_Init+0x80>)
 80002ee:	22a0      	movs	r2, #160	@ 0xa0
 80002f0:	02d2      	lsls	r2, r2, #11
 80002f2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 80002f4:	4b15      	ldr	r3, [pc, #84]	@ (800034c <MX_CAN_Init+0x80>)
 80002f6:	2280      	movs	r2, #128	@ 0x80
 80002f8:	03d2      	lsls	r2, r2, #15
 80002fa:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80002fc:	4b13      	ldr	r3, [pc, #76]	@ (800034c <MX_CAN_Init+0x80>)
 80002fe:	2200      	movs	r2, #0
 8000300:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8000302:	4b12      	ldr	r3, [pc, #72]	@ (800034c <MX_CAN_Init+0x80>)
 8000304:	2201      	movs	r2, #1
 8000306:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8000308:	4b10      	ldr	r3, [pc, #64]	@ (800034c <MX_CAN_Init+0x80>)
 800030a:	2201      	movs	r2, #1
 800030c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 800030e:	4b0f      	ldr	r3, [pc, #60]	@ (800034c <MX_CAN_Init+0x80>)
 8000310:	2201      	movs	r2, #1
 8000312:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = ENABLE;
 8000314:	4b0d      	ldr	r3, [pc, #52]	@ (800034c <MX_CAN_Init+0x80>)
 8000316:	2201      	movs	r2, #1
 8000318:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800031a:	4b0c      	ldr	r3, [pc, #48]	@ (800034c <MX_CAN_Init+0x80>)
 800031c:	2200      	movs	r2, #0
 800031e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000320:	4b0a      	ldr	r3, [pc, #40]	@ (800034c <MX_CAN_Init+0x80>)
 8000322:	0018      	movs	r0, r3
 8000324:	f000 fc20 	bl	8000b68 <HAL_CAN_Init>
 8000328:	1e03      	subs	r3, r0, #0
 800032a:	d001      	beq.n	8000330 <MX_CAN_Init+0x64>
  {
    Error_Handler();
 800032c:	f000 f9dc 	bl	80006e8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  	CAN_Filter_Config();
 8000330:	f7ff ff80 	bl	8000234 <CAN_Filter_Config>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000334:	4b05      	ldr	r3, [pc, #20]	@ (800034c <MX_CAN_Init+0x80>)
 8000336:	2102      	movs	r1, #2
 8000338:	0018      	movs	r0, r3
 800033a:	f001 f848 	bl	80013ce <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan);
 800033e:	4b03      	ldr	r3, [pc, #12]	@ (800034c <MX_CAN_Init+0x80>)
 8000340:	0018      	movs	r0, r3
 8000342:	f000 fe01 	bl	8000f48 <HAL_CAN_Start>



  /* USER CODE END CAN_Init 2 */

}
 8000346:	46c0      	nop			@ (mov r8, r8)
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	2000008c 	.word	0x2000008c
 8000350:	40006400 	.word	0x40006400

08000354 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000354:	b590      	push	{r4, r7, lr}
 8000356:	b08b      	sub	sp, #44	@ 0x2c
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035c:	2414      	movs	r4, #20
 800035e:	193b      	adds	r3, r7, r4
 8000360:	0018      	movs	r0, r3
 8000362:	2314      	movs	r3, #20
 8000364:	001a      	movs	r2, r3
 8000366:	2100      	movs	r1, #0
 8000368:	f003 fd46 	bl	8003df8 <memset>
  if(canHandle->Instance==CAN)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	4a20      	ldr	r2, [pc, #128]	@ (80003f4 <HAL_CAN_MspInit+0xa0>)
 8000372:	4293      	cmp	r3, r2
 8000374:	d13a      	bne.n	80003ec <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000376:	4b20      	ldr	r3, [pc, #128]	@ (80003f8 <HAL_CAN_MspInit+0xa4>)
 8000378:	69da      	ldr	r2, [r3, #28]
 800037a:	4b1f      	ldr	r3, [pc, #124]	@ (80003f8 <HAL_CAN_MspInit+0xa4>)
 800037c:	2180      	movs	r1, #128	@ 0x80
 800037e:	0489      	lsls	r1, r1, #18
 8000380:	430a      	orrs	r2, r1
 8000382:	61da      	str	r2, [r3, #28]
 8000384:	4b1c      	ldr	r3, [pc, #112]	@ (80003f8 <HAL_CAN_MspInit+0xa4>)
 8000386:	69da      	ldr	r2, [r3, #28]
 8000388:	2380      	movs	r3, #128	@ 0x80
 800038a:	049b      	lsls	r3, r3, #18
 800038c:	4013      	ands	r3, r2
 800038e:	613b      	str	r3, [r7, #16]
 8000390:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000392:	4b19      	ldr	r3, [pc, #100]	@ (80003f8 <HAL_CAN_MspInit+0xa4>)
 8000394:	695a      	ldr	r2, [r3, #20]
 8000396:	4b18      	ldr	r3, [pc, #96]	@ (80003f8 <HAL_CAN_MspInit+0xa4>)
 8000398:	2180      	movs	r1, #128	@ 0x80
 800039a:	02c9      	lsls	r1, r1, #11
 800039c:	430a      	orrs	r2, r1
 800039e:	615a      	str	r2, [r3, #20]
 80003a0:	4b15      	ldr	r3, [pc, #84]	@ (80003f8 <HAL_CAN_MspInit+0xa4>)
 80003a2:	695a      	ldr	r2, [r3, #20]
 80003a4:	2380      	movs	r3, #128	@ 0x80
 80003a6:	02db      	lsls	r3, r3, #11
 80003a8:	4013      	ands	r3, r2
 80003aa:	60fb      	str	r3, [r7, #12]
 80003ac:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80003ae:	193b      	adds	r3, r7, r4
 80003b0:	22c0      	movs	r2, #192	@ 0xc0
 80003b2:	0092      	lsls	r2, r2, #2
 80003b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003b6:	0021      	movs	r1, r4
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	2202      	movs	r2, #2
 80003bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003be:	187b      	adds	r3, r7, r1
 80003c0:	2200      	movs	r2, #0
 80003c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003c4:	187b      	adds	r3, r7, r1
 80003c6:	2203      	movs	r2, #3
 80003c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80003ca:	187b      	adds	r3, r7, r1
 80003cc:	2204      	movs	r2, #4
 80003ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003d0:	187b      	adds	r3, r7, r1
 80003d2:	4a0a      	ldr	r2, [pc, #40]	@ (80003fc <HAL_CAN_MspInit+0xa8>)
 80003d4:	0019      	movs	r1, r3
 80003d6:	0010      	movs	r0, r2
 80003d8:	f001 fb94 	bl	8001b04 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 1, 0);
 80003dc:	2200      	movs	r2, #0
 80003de:	2101      	movs	r1, #1
 80003e0:	201e      	movs	r0, #30
 80003e2:	f001 fadf 	bl	80019a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 80003e6:	201e      	movs	r0, #30
 80003e8:	f001 faf1 	bl	80019ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80003ec:	46c0      	nop			@ (mov r8, r8)
 80003ee:	46bd      	mov	sp, r7
 80003f0:	b00b      	add	sp, #44	@ 0x2c
 80003f2:	bd90      	pop	{r4, r7, pc}
 80003f4:	40006400 	.word	0x40006400
 80003f8:	40021000 	.word	0x40021000
 80003fc:	48000400 	.word	0x48000400

08000400 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b084      	sub	sp, #16
 8000404:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000406:	4b17      	ldr	r3, [pc, #92]	@ (8000464 <MX_GPIO_Init+0x64>)
 8000408:	695a      	ldr	r2, [r3, #20]
 800040a:	4b16      	ldr	r3, [pc, #88]	@ (8000464 <MX_GPIO_Init+0x64>)
 800040c:	2180      	movs	r1, #128	@ 0x80
 800040e:	03c9      	lsls	r1, r1, #15
 8000410:	430a      	orrs	r2, r1
 8000412:	615a      	str	r2, [r3, #20]
 8000414:	4b13      	ldr	r3, [pc, #76]	@ (8000464 <MX_GPIO_Init+0x64>)
 8000416:	695a      	ldr	r2, [r3, #20]
 8000418:	2380      	movs	r3, #128	@ 0x80
 800041a:	03db      	lsls	r3, r3, #15
 800041c:	4013      	ands	r3, r2
 800041e:	60fb      	str	r3, [r7, #12]
 8000420:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000422:	4b10      	ldr	r3, [pc, #64]	@ (8000464 <MX_GPIO_Init+0x64>)
 8000424:	695a      	ldr	r2, [r3, #20]
 8000426:	4b0f      	ldr	r3, [pc, #60]	@ (8000464 <MX_GPIO_Init+0x64>)
 8000428:	2180      	movs	r1, #128	@ 0x80
 800042a:	0289      	lsls	r1, r1, #10
 800042c:	430a      	orrs	r2, r1
 800042e:	615a      	str	r2, [r3, #20]
 8000430:	4b0c      	ldr	r3, [pc, #48]	@ (8000464 <MX_GPIO_Init+0x64>)
 8000432:	695a      	ldr	r2, [r3, #20]
 8000434:	2380      	movs	r3, #128	@ 0x80
 8000436:	029b      	lsls	r3, r3, #10
 8000438:	4013      	ands	r3, r2
 800043a:	60bb      	str	r3, [r7, #8]
 800043c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800043e:	4b09      	ldr	r3, [pc, #36]	@ (8000464 <MX_GPIO_Init+0x64>)
 8000440:	695a      	ldr	r2, [r3, #20]
 8000442:	4b08      	ldr	r3, [pc, #32]	@ (8000464 <MX_GPIO_Init+0x64>)
 8000444:	2180      	movs	r1, #128	@ 0x80
 8000446:	02c9      	lsls	r1, r1, #11
 8000448:	430a      	orrs	r2, r1
 800044a:	615a      	str	r2, [r3, #20]
 800044c:	4b05      	ldr	r3, [pc, #20]	@ (8000464 <MX_GPIO_Init+0x64>)
 800044e:	695a      	ldr	r2, [r3, #20]
 8000450:	2380      	movs	r3, #128	@ 0x80
 8000452:	02db      	lsls	r3, r3, #11
 8000454:	4013      	ands	r3, r2
 8000456:	607b      	str	r3, [r7, #4]
 8000458:	687b      	ldr	r3, [r7, #4]

}
 800045a:	46c0      	nop			@ (mov r8, r8)
 800045c:	46bd      	mov	sp, r7
 800045e:	b004      	add	sp, #16
 8000460:	bd80      	pop	{r7, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)
 8000464:	40021000 	.word	0x40021000

08000468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800046e:	f000 faf3 	bl	8000a58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000472:	f000 f8b1 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000476:	f7ff ffc3 	bl	8000400 <MX_GPIO_Init>
  MX_CAN_Init();
 800047a:	f7ff ff27 	bl	80002cc <MX_CAN_Init>
  MX_USART1_UART_Init();
 800047e:	f000 fa15 	bl	80008ac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Can_SetTxMsg(&TxHeader);
 8000482:	4b4c      	ldr	r3, [pc, #304]	@ (80005b4 <main+0x14c>)
 8000484:	0018      	movs	r0, r3
 8000486:	f7ff ff0b 	bl	80002a0 <Can_SetTxMsg>
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800048a:	4b4b      	ldr	r3, [pc, #300]	@ (80005b8 <main+0x150>)
 800048c:	4a4b      	ldr	r2, [pc, #300]	@ (80005bc <main+0x154>)
 800048e:	4949      	ldr	r1, [pc, #292]	@ (80005b4 <main+0x14c>)
 8000490:	484b      	ldr	r0, [pc, #300]	@ (80005c0 <main+0x158>)
 8000492:	f000 fd9f 	bl	8000fd4 <HAL_CAN_AddTxMessage>
 8000496:	1e03      	subs	r3, r0, #0
 8000498:	d001      	beq.n	800049e <main+0x36>
	{
	  Error_Handler();
 800049a:	f000 f925 	bl	80006e8 <Error_Handler>
	}

	printf("\r\nCAN DATA transmit success:\r\n");
 800049e:	4b49      	ldr	r3, [pc, #292]	@ (80005c4 <main+0x15c>)
 80004a0:	0018      	movs	r0, r3
 80004a2:	f003 fbb3 	bl	8003c0c <puts>
	for(uint8_t i = 0; i < 8; i++)
 80004a6:	1dfb      	adds	r3, r7, #7
 80004a8:	2200      	movs	r2, #0
 80004aa:	701a      	strb	r2, [r3, #0]
 80004ac:	e00e      	b.n	80004cc <main+0x64>
	{
		printf("%2x ", TxData[i]);
 80004ae:	1dfb      	adds	r3, r7, #7
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	4a42      	ldr	r2, [pc, #264]	@ (80005bc <main+0x154>)
 80004b4:	5cd3      	ldrb	r3, [r2, r3]
 80004b6:	001a      	movs	r2, r3
 80004b8:	4b43      	ldr	r3, [pc, #268]	@ (80005c8 <main+0x160>)
 80004ba:	0011      	movs	r1, r2
 80004bc:	0018      	movs	r0, r3
 80004be:	f003 fb3f 	bl	8003b40 <iprintf>
	for(uint8_t i = 0; i < 8; i++)
 80004c2:	1dfb      	adds	r3, r7, #7
 80004c4:	781a      	ldrb	r2, [r3, #0]
 80004c6:	1dfb      	adds	r3, r7, #7
 80004c8:	3201      	adds	r2, #1
 80004ca:	701a      	strb	r2, [r3, #0]
 80004cc:	1dfb      	adds	r3, r7, #7
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	2b07      	cmp	r3, #7
 80004d2:	d9ec      	bls.n	80004ae <main+0x46>
	}
	printf("\r\nCAN DATA transmit success:\r\n");
 80004d4:	4b3b      	ldr	r3, [pc, #236]	@ (80005c4 <main+0x15c>)
 80004d6:	0018      	movs	r0, r3
 80004d8:	f003 fb98 	bl	8003c0c <puts>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  printf("\r\n hello mingda \r\n");

	  if(flag == 1)
 80004dc:	4b3b      	ldr	r3, [pc, #236]	@ (80005cc <main+0x164>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	2b01      	cmp	r3, #1
 80004e2:	d121      	bne.n	8000528 <main+0xc0>
	  {

		printf("\r\nCAN DATA Receive success:\r\n");
 80004e4:	4b3a      	ldr	r3, [pc, #232]	@ (80005d0 <main+0x168>)
 80004e6:	0018      	movs	r0, r3
 80004e8:	f003 fb90 	bl	8003c0c <puts>
		for(uint8_t i = 0; i < 8; i++)
 80004ec:	1dbb      	adds	r3, r7, #6
 80004ee:	2200      	movs	r2, #0
 80004f0:	701a      	strb	r2, [r3, #0]
 80004f2:	e00e      	b.n	8000512 <main+0xaa>
		{
			printf("%2x ", RxData[i]);
 80004f4:	1dbb      	adds	r3, r7, #6
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	4a36      	ldr	r2, [pc, #216]	@ (80005d4 <main+0x16c>)
 80004fa:	5cd3      	ldrb	r3, [r2, r3]
 80004fc:	001a      	movs	r2, r3
 80004fe:	4b32      	ldr	r3, [pc, #200]	@ (80005c8 <main+0x160>)
 8000500:	0011      	movs	r1, r2
 8000502:	0018      	movs	r0, r3
 8000504:	f003 fb1c 	bl	8003b40 <iprintf>
		for(uint8_t i = 0; i < 8; i++)
 8000508:	1dbb      	adds	r3, r7, #6
 800050a:	781a      	ldrb	r2, [r3, #0]
 800050c:	1dbb      	adds	r3, r7, #6
 800050e:	3201      	adds	r2, #1
 8000510:	701a      	strb	r2, [r3, #0]
 8000512:	1dbb      	adds	r3, r7, #6
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	2b07      	cmp	r3, #7
 8000518:	d9ec      	bls.n	80004f4 <main+0x8c>
		}
		printf("\r\nCAN DATA Receive success:\r\n");
 800051a:	4b2d      	ldr	r3, [pc, #180]	@ (80005d0 <main+0x168>)
 800051c:	0018      	movs	r0, r3
 800051e:	f003 fb75 	bl	8003c0c <puts>

		flag = 0;
 8000522:	4b2a      	ldr	r3, [pc, #168]	@ (80005cc <main+0x164>)
 8000524:	2200      	movs	r2, #0
 8000526:	701a      	strb	r2, [r3, #0]
	  }

		for(uint8_t i = 0; i < 8; i++)
 8000528:	1d7b      	adds	r3, r7, #5
 800052a:	2200      	movs	r2, #0
 800052c:	701a      	strb	r2, [r3, #0]
 800052e:	e00e      	b.n	800054e <main+0xe6>
		{
			TxData[i] = TxData[i] + 1;
 8000530:	1d7b      	adds	r3, r7, #5
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	4a21      	ldr	r2, [pc, #132]	@ (80005bc <main+0x154>)
 8000536:	5cd2      	ldrb	r2, [r2, r3]
 8000538:	1d7b      	adds	r3, r7, #5
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	3201      	adds	r2, #1
 800053e:	b2d1      	uxtb	r1, r2
 8000540:	4a1e      	ldr	r2, [pc, #120]	@ (80005bc <main+0x154>)
 8000542:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < 8; i++)
 8000544:	1d7b      	adds	r3, r7, #5
 8000546:	781a      	ldrb	r2, [r3, #0]
 8000548:	1d7b      	adds	r3, r7, #5
 800054a:	3201      	adds	r2, #1
 800054c:	701a      	strb	r2, [r3, #0]
 800054e:	1d7b      	adds	r3, r7, #5
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b07      	cmp	r3, #7
 8000554:	d9ec      	bls.n	8000530 <main+0xc8>
		}

		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 8000556:	4b18      	ldr	r3, [pc, #96]	@ (80005b8 <main+0x150>)
 8000558:	4a18      	ldr	r2, [pc, #96]	@ (80005bc <main+0x154>)
 800055a:	4916      	ldr	r1, [pc, #88]	@ (80005b4 <main+0x14c>)
 800055c:	4818      	ldr	r0, [pc, #96]	@ (80005c0 <main+0x158>)
 800055e:	f000 fd39 	bl	8000fd4 <HAL_CAN_AddTxMessage>
 8000562:	1e03      	subs	r3, r0, #0
 8000564:	d001      	beq.n	800056a <main+0x102>
		{
		  Error_Handler();
 8000566:	f000 f8bf 	bl	80006e8 <Error_Handler>
		}

		printf("\r\nCAN DATA transmit success:\r\n");
 800056a:	4b16      	ldr	r3, [pc, #88]	@ (80005c4 <main+0x15c>)
 800056c:	0018      	movs	r0, r3
 800056e:	f003 fb4d 	bl	8003c0c <puts>

		for(uint8_t i = 0; i < 8; i++)
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	2200      	movs	r2, #0
 8000576:	701a      	strb	r2, [r3, #0]
 8000578:	e00e      	b.n	8000598 <main+0x130>
		{
			printf("%2x ", TxData[i]);
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	4a0f      	ldr	r2, [pc, #60]	@ (80005bc <main+0x154>)
 8000580:	5cd3      	ldrb	r3, [r2, r3]
 8000582:	001a      	movs	r2, r3
 8000584:	4b10      	ldr	r3, [pc, #64]	@ (80005c8 <main+0x160>)
 8000586:	0011      	movs	r1, r2
 8000588:	0018      	movs	r0, r3
 800058a:	f003 fad9 	bl	8003b40 <iprintf>
		for(uint8_t i = 0; i < 8; i++)
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	781a      	ldrb	r2, [r3, #0]
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	3201      	adds	r2, #1
 8000596:	701a      	strb	r2, [r3, #0]
 8000598:	1d3b      	adds	r3, r7, #4
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b07      	cmp	r3, #7
 800059e:	d9ec      	bls.n	800057a <main+0x112>
		}
		printf("\r\nCAN DATA transmit success:\r\n");
 80005a0:	4b08      	ldr	r3, [pc, #32]	@ (80005c4 <main+0x15c>)
 80005a2:	0018      	movs	r0, r3
 80005a4:	f003 fb32 	bl	8003c0c <puts>
	  HAL_Delay(1000);
 80005a8:	23fa      	movs	r3, #250	@ 0xfa
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	0018      	movs	r0, r3
 80005ae:	f000 fab7 	bl	8000b20 <HAL_Delay>
	  if(flag == 1)
 80005b2:	e793      	b.n	80004dc <main+0x74>
 80005b4:	200000e0 	.word	0x200000e0
 80005b8:	200000b8 	.word	0x200000b8
 80005bc:	20000000 	.word	0x20000000
 80005c0:	2000008c 	.word	0x2000008c
 80005c4:	08004954 	.word	0x08004954
 80005c8:	08004974 	.word	0x08004974
 80005cc:	200000b4 	.word	0x200000b4
 80005d0:	0800497c 	.word	0x0800497c
 80005d4:	200000bc 	.word	0x200000bc

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b099      	sub	sp, #100	@ 0x64
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	242c      	movs	r4, #44	@ 0x2c
 80005e0:	193b      	adds	r3, r7, r4
 80005e2:	0018      	movs	r0, r3
 80005e4:	2334      	movs	r3, #52	@ 0x34
 80005e6:	001a      	movs	r2, r3
 80005e8:	2100      	movs	r1, #0
 80005ea:	f003 fc05 	bl	8003df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ee:	231c      	movs	r3, #28
 80005f0:	18fb      	adds	r3, r7, r3
 80005f2:	0018      	movs	r0, r3
 80005f4:	2310      	movs	r3, #16
 80005f6:	001a      	movs	r2, r3
 80005f8:	2100      	movs	r1, #0
 80005fa:	f003 fbfd 	bl	8003df8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005fe:	003b      	movs	r3, r7
 8000600:	0018      	movs	r0, r3
 8000602:	231c      	movs	r3, #28
 8000604:	001a      	movs	r2, r3
 8000606:	2100      	movs	r1, #0
 8000608:	f003 fbf6 	bl	8003df8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800060c:	0021      	movs	r1, r4
 800060e:	187b      	adds	r3, r7, r1
 8000610:	2202      	movs	r2, #2
 8000612:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000614:	187b      	adds	r3, r7, r1
 8000616:	2201      	movs	r2, #1
 8000618:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800061a:	187b      	adds	r3, r7, r1
 800061c:	2210      	movs	r2, #16
 800061e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000620:	187b      	adds	r3, r7, r1
 8000622:	2202      	movs	r2, #2
 8000624:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2280      	movs	r2, #128	@ 0x80
 800062a:	0212      	lsls	r2, r2, #8
 800062c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2280      	movs	r2, #128	@ 0x80
 8000632:	0352      	lsls	r2, r2, #13
 8000634:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	2200      	movs	r2, #0
 800063a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800063c:	187b      	adds	r3, r7, r1
 800063e:	0018      	movs	r0, r3
 8000640:	f001 fbd8 	bl	8001df4 <HAL_RCC_OscConfig>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000648:	f000 f84e 	bl	80006e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800064c:	211c      	movs	r1, #28
 800064e:	187b      	adds	r3, r7, r1
 8000650:	2207      	movs	r2, #7
 8000652:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2202      	movs	r2, #2
 8000658:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065a:	187b      	adds	r3, r7, r1
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000660:	187b      	adds	r3, r7, r1
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000666:	187b      	adds	r3, r7, r1
 8000668:	2101      	movs	r1, #1
 800066a:	0018      	movs	r0, r3
 800066c:	f001 ff48 	bl	8002500 <HAL_RCC_ClockConfig>
 8000670:	1e03      	subs	r3, r0, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000674:	f000 f838 	bl	80006e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000678:	003b      	movs	r3, r7
 800067a:	2201      	movs	r2, #1
 800067c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800067e:	003b      	movs	r3, r7
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000684:	003b      	movs	r3, r7
 8000686:	0018      	movs	r0, r3
 8000688:	f002 f8a6 	bl	80027d8 <HAL_RCCEx_PeriphCLKConfig>
 800068c:	1e03      	subs	r3, r0, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000690:	f000 f82a 	bl	80006e8 <Error_Handler>
  }
}
 8000694:	46c0      	nop			@ (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	b019      	add	sp, #100	@ 0x64
 800069a:	bd90      	pop	{r4, r7, pc}

0800069c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 80006a4:	4b0c      	ldr	r3, [pc, #48]	@ (80006d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80006a6:	4a0d      	ldr	r2, [pc, #52]	@ (80006dc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	2100      	movs	r1, #0
 80006ac:	f000 fd64 	bl	8001178 <HAL_CAN_GetRxMessage>

	if((RxHeader.ExtId == 0x1314) && (RxHeader.RTR == CAN_RTR_DATA) && (RxHeader.DLC == 8))
 80006b0:	4b0a      	ldr	r3, [pc, #40]	@ (80006dc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	4a0a      	ldr	r2, [pc, #40]	@ (80006e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d10a      	bne.n	80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
 80006ba:	4b08      	ldr	r3, [pc, #32]	@ (80006dc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80006bc:	68db      	ldr	r3, [r3, #12]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d106      	bne.n	80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
 80006c2:	4b06      	ldr	r3, [pc, #24]	@ (80006dc <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80006c4:	691b      	ldr	r3, [r3, #16]
 80006c6:	2b08      	cmp	r3, #8
 80006c8:	d102      	bne.n	80006d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	{
		flag = 1;
 80006ca:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
	}

}
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	46bd      	mov	sp, r7
 80006d4:	b002      	add	sp, #8
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	200000bc 	.word	0x200000bc
 80006dc:	200000c4 	.word	0x200000c4
 80006e0:	00001314 	.word	0x00001314
 80006e4:	200000b4 	.word	0x200000b4

080006e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ec:	b672      	cpsid	i
}
 80006ee:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006f0:	46c0      	nop			@ (mov r8, r8)
 80006f2:	e7fd      	b.n	80006f0 <Error_Handler+0x8>

080006f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000738 <HAL_MspInit+0x44>)
 80006fc:	699a      	ldr	r2, [r3, #24]
 80006fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <HAL_MspInit+0x44>)
 8000700:	2101      	movs	r1, #1
 8000702:	430a      	orrs	r2, r1
 8000704:	619a      	str	r2, [r3, #24]
 8000706:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <HAL_MspInit+0x44>)
 8000708:	699b      	ldr	r3, [r3, #24]
 800070a:	2201      	movs	r2, #1
 800070c:	4013      	ands	r3, r2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000712:	4b09      	ldr	r3, [pc, #36]	@ (8000738 <HAL_MspInit+0x44>)
 8000714:	69da      	ldr	r2, [r3, #28]
 8000716:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <HAL_MspInit+0x44>)
 8000718:	2180      	movs	r1, #128	@ 0x80
 800071a:	0549      	lsls	r1, r1, #21
 800071c:	430a      	orrs	r2, r1
 800071e:	61da      	str	r2, [r3, #28]
 8000720:	4b05      	ldr	r3, [pc, #20]	@ (8000738 <HAL_MspInit+0x44>)
 8000722:	69da      	ldr	r2, [r3, #28]
 8000724:	2380      	movs	r3, #128	@ 0x80
 8000726:	055b      	lsls	r3, r3, #21
 8000728:	4013      	ands	r3, r2
 800072a:	603b      	str	r3, [r7, #0]
 800072c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800072e:	46c0      	nop			@ (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	b002      	add	sp, #8
 8000734:	bd80      	pop	{r7, pc}
 8000736:	46c0      	nop			@ (mov r8, r8)
 8000738:	40021000 	.word	0x40021000

0800073c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000740:	46c0      	nop			@ (mov r8, r8)
 8000742:	e7fd      	b.n	8000740 <NMI_Handler+0x4>

08000744 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000748:	46c0      	nop			@ (mov r8, r8)
 800074a:	e7fd      	b.n	8000748 <HardFault_Handler+0x4>

0800074c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000750:	46c0      	nop			@ (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800075a:	46c0      	nop			@ (mov r8, r8)
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}

08000760 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000764:	f000 f9c0 	bl	8000ae8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000774:	4b03      	ldr	r3, [pc, #12]	@ (8000784 <USART1_IRQHandler+0x14>)
 8000776:	0018      	movs	r0, r3
 8000778:	f002 fa20 	bl	8002bbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800077c:	46c0      	nop			@ (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			@ (mov r8, r8)
 8000784:	200000fc 	.word	0x200000fc

08000788 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800078c:	4b03      	ldr	r3, [pc, #12]	@ (800079c <CEC_CAN_IRQHandler+0x14>)
 800078e:	0018      	movs	r0, r3
 8000790:	f000 fe47 	bl	8001422 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000794:	46c0      	nop			@ (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	46c0      	nop			@ (mov r8, r8)
 800079c:	2000008c 	.word	0x2000008c

080007a0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ac:	2300      	movs	r3, #0
 80007ae:	617b      	str	r3, [r7, #20]
 80007b0:	e00a      	b.n	80007c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007b2:	e000      	b.n	80007b6 <_read+0x16>
 80007b4:	bf00      	nop
 80007b6:	0001      	movs	r1, r0
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	1c5a      	adds	r2, r3, #1
 80007bc:	60ba      	str	r2, [r7, #8]
 80007be:	b2ca      	uxtb	r2, r1
 80007c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	3301      	adds	r3, #1
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	697a      	ldr	r2, [r7, #20]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	dbf0      	blt.n	80007b2 <_read+0x12>
  }

  return len;
 80007d0:	687b      	ldr	r3, [r7, #4]
}
 80007d2:	0018      	movs	r0, r3
 80007d4:	46bd      	mov	sp, r7
 80007d6:	b006      	add	sp, #24
 80007d8:	bd80      	pop	{r7, pc}

080007da <_close>:
  }
  return len;
}

int _close(int file)
{
 80007da:	b580      	push	{r7, lr}
 80007dc:	b082      	sub	sp, #8
 80007de:	af00      	add	r7, sp, #0
 80007e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80007e2:	2301      	movs	r3, #1
 80007e4:	425b      	negs	r3, r3
}
 80007e6:	0018      	movs	r0, r3
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b002      	add	sp, #8
 80007ec:	bd80      	pop	{r7, pc}

080007ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007ee:	b580      	push	{r7, lr}
 80007f0:	b082      	sub	sp, #8
 80007f2:	af00      	add	r7, sp, #0
 80007f4:	6078      	str	r0, [r7, #4]
 80007f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	2280      	movs	r2, #128	@ 0x80
 80007fc:	0192      	lsls	r2, r2, #6
 80007fe:	605a      	str	r2, [r3, #4]
  return 0;
 8000800:	2300      	movs	r3, #0
}
 8000802:	0018      	movs	r0, r3
 8000804:	46bd      	mov	sp, r7
 8000806:	b002      	add	sp, #8
 8000808:	bd80      	pop	{r7, pc}

0800080a <_isatty>:

int _isatty(int file)
{
 800080a:	b580      	push	{r7, lr}
 800080c:	b082      	sub	sp, #8
 800080e:	af00      	add	r7, sp, #0
 8000810:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000812:	2301      	movs	r3, #1
}
 8000814:	0018      	movs	r0, r3
 8000816:	46bd      	mov	sp, r7
 8000818:	b002      	add	sp, #8
 800081a:	bd80      	pop	{r7, pc}

0800081c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000828:	2300      	movs	r3, #0
}
 800082a:	0018      	movs	r0, r3
 800082c:	46bd      	mov	sp, r7
 800082e:	b004      	add	sp, #16
 8000830:	bd80      	pop	{r7, pc}
	...

08000834 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800083c:	4a14      	ldr	r2, [pc, #80]	@ (8000890 <_sbrk+0x5c>)
 800083e:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <_sbrk+0x60>)
 8000840:	1ad3      	subs	r3, r2, r3
 8000842:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000848:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <_sbrk+0x64>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	d102      	bne.n	8000856 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <_sbrk+0x64>)
 8000852:	4a12      	ldr	r2, [pc, #72]	@ (800089c <_sbrk+0x68>)
 8000854:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <_sbrk+0x64>)
 8000858:	681a      	ldr	r2, [r3, #0]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	18d3      	adds	r3, r2, r3
 800085e:	693a      	ldr	r2, [r7, #16]
 8000860:	429a      	cmp	r2, r3
 8000862:	d207      	bcs.n	8000874 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000864:	f003 fb1e 	bl	8003ea4 <__errno>
 8000868:	0003      	movs	r3, r0
 800086a:	220c      	movs	r2, #12
 800086c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800086e:	2301      	movs	r3, #1
 8000870:	425b      	negs	r3, r3
 8000872:	e009      	b.n	8000888 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000874:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <_sbrk+0x64>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800087a:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <_sbrk+0x64>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	18d2      	adds	r2, r2, r3
 8000882:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <_sbrk+0x64>)
 8000884:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000886:	68fb      	ldr	r3, [r7, #12]
}
 8000888:	0018      	movs	r0, r3
 800088a:	46bd      	mov	sp, r7
 800088c:	b006      	add	sp, #24
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20004000 	.word	0x20004000
 8000894:	00000400 	.word	0x00000400
 8000898:	200000f8 	.word	0x200000f8
 800089c:	200002d8 	.word	0x200002d8

080008a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008a4:	46c0      	nop			@ (mov r8, r8)
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008b2:	4a15      	ldr	r2, [pc, #84]	@ (8000908 <MX_USART1_UART_Init+0x5c>)
 80008b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008b8:	22e1      	movs	r2, #225	@ 0xe1
 80008ba:	0252      	lsls	r2, r2, #9
 80008bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008d2:	220c      	movs	r2, #12
 80008d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008e2:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ee:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <MX_USART1_UART_Init+0x58>)
 80008f0:	0018      	movs	r0, r3
 80008f2:	f002 f86f 	bl	80029d4 <HAL_UART_Init>
 80008f6:	1e03      	subs	r3, r0, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80008fa:	f7ff fef5 	bl	80006e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008fe:	46c0      	nop			@ (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	200000fc 	.word	0x200000fc
 8000908:	40013800 	.word	0x40013800

0800090c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b08b      	sub	sp, #44	@ 0x2c
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	2414      	movs	r4, #20
 8000916:	193b      	adds	r3, r7, r4
 8000918:	0018      	movs	r0, r3
 800091a:	2314      	movs	r3, #20
 800091c:	001a      	movs	r2, r3
 800091e:	2100      	movs	r1, #0
 8000920:	f003 fa6a 	bl	8003df8 <memset>
  if(uartHandle->Instance==USART1)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a21      	ldr	r2, [pc, #132]	@ (80009b0 <HAL_UART_MspInit+0xa4>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d13b      	bne.n	80009a6 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800092e:	4b21      	ldr	r3, [pc, #132]	@ (80009b4 <HAL_UART_MspInit+0xa8>)
 8000930:	699a      	ldr	r2, [r3, #24]
 8000932:	4b20      	ldr	r3, [pc, #128]	@ (80009b4 <HAL_UART_MspInit+0xa8>)
 8000934:	2180      	movs	r1, #128	@ 0x80
 8000936:	01c9      	lsls	r1, r1, #7
 8000938:	430a      	orrs	r2, r1
 800093a:	619a      	str	r2, [r3, #24]
 800093c:	4b1d      	ldr	r3, [pc, #116]	@ (80009b4 <HAL_UART_MspInit+0xa8>)
 800093e:	699a      	ldr	r2, [r3, #24]
 8000940:	2380      	movs	r3, #128	@ 0x80
 8000942:	01db      	lsls	r3, r3, #7
 8000944:	4013      	ands	r3, r2
 8000946:	613b      	str	r3, [r7, #16]
 8000948:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	4b1a      	ldr	r3, [pc, #104]	@ (80009b4 <HAL_UART_MspInit+0xa8>)
 800094c:	695a      	ldr	r2, [r3, #20]
 800094e:	4b19      	ldr	r3, [pc, #100]	@ (80009b4 <HAL_UART_MspInit+0xa8>)
 8000950:	2180      	movs	r1, #128	@ 0x80
 8000952:	0289      	lsls	r1, r1, #10
 8000954:	430a      	orrs	r2, r1
 8000956:	615a      	str	r2, [r3, #20]
 8000958:	4b16      	ldr	r3, [pc, #88]	@ (80009b4 <HAL_UART_MspInit+0xa8>)
 800095a:	695a      	ldr	r2, [r3, #20]
 800095c:	2380      	movs	r3, #128	@ 0x80
 800095e:	029b      	lsls	r3, r3, #10
 8000960:	4013      	ands	r3, r2
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000966:	193b      	adds	r3, r7, r4
 8000968:	22c0      	movs	r2, #192	@ 0xc0
 800096a:	00d2      	lsls	r2, r2, #3
 800096c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	0021      	movs	r1, r4
 8000970:	187b      	adds	r3, r7, r1
 8000972:	2202      	movs	r2, #2
 8000974:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	187b      	adds	r3, r7, r1
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800097c:	187b      	adds	r3, r7, r1
 800097e:	2203      	movs	r2, #3
 8000980:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000982:	187b      	adds	r3, r7, r1
 8000984:	2201      	movs	r2, #1
 8000986:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000988:	187a      	adds	r2, r7, r1
 800098a:	2390      	movs	r3, #144	@ 0x90
 800098c:	05db      	lsls	r3, r3, #23
 800098e:	0011      	movs	r1, r2
 8000990:	0018      	movs	r0, r3
 8000992:	f001 f8b7 	bl	8001b04 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8000996:	2200      	movs	r2, #0
 8000998:	2102      	movs	r1, #2
 800099a:	201b      	movs	r0, #27
 800099c:	f001 f802 	bl	80019a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009a0:	201b      	movs	r0, #27
 80009a2:	f001 f814 	bl	80019ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009a6:	46c0      	nop			@ (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b00b      	add	sp, #44	@ 0x2c
 80009ac:	bd90      	pop	{r4, r7, pc}
 80009ae:	46c0      	nop			@ (mov r8, r8)
 80009b0:	40013800 	.word	0x40013800
 80009b4:	40021000 	.word	0x40021000

080009b8 <_write>:
  }
}

/* USER CODE BEGIN 1 */
int _write(int file, char *ptr, int len)
{
 80009b8:	b5b0      	push	{r4, r5, r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;
    // stdoutfile?1?
    if (file == 1)
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d114      	bne.n	80009f4 <_write+0x3c>
    {
        // UARTUART1??
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	b29a      	uxth	r2, r3
 80009ce:	2517      	movs	r5, #23
 80009d0:	197c      	adds	r4, r7, r5
 80009d2:	2301      	movs	r3, #1
 80009d4:	425b      	negs	r3, r3
 80009d6:	68b9      	ldr	r1, [r7, #8]
 80009d8:	4809      	ldr	r0, [pc, #36]	@ (8000a00 <_write+0x48>)
 80009da:	f002 f84f 	bl	8002a7c <HAL_UART_Transmit>
 80009de:	0003      	movs	r3, r0
 80009e0:	7023      	strb	r3, [r4, #0]
        if (hstatus == HAL_OK)
 80009e2:	197b      	adds	r3, r7, r5
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d101      	bne.n	80009ee <_write+0x36>
        {
            return len;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	e004      	b.n	80009f8 <_write+0x40>
        }
        else
        {
            return -1;
 80009ee:	2301      	movs	r3, #1
 80009f0:	425b      	negs	r3, r3
 80009f2:	e001      	b.n	80009f8 <_write+0x40>
        }
    }
    // ?
    return -1;
 80009f4:	2301      	movs	r3, #1
 80009f6:	425b      	negs	r3, r3
}
 80009f8:	0018      	movs	r0, r3
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b006      	add	sp, #24
 80009fe:	bdb0      	pop	{r4, r5, r7, pc}
 8000a00:	200000fc 	.word	0x200000fc

08000a04 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a04:	480d      	ldr	r0, [pc, #52]	@ (8000a3c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a06:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a08:	f7ff ff4a 	bl	80008a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a0c:	480c      	ldr	r0, [pc, #48]	@ (8000a40 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a0e:	490d      	ldr	r1, [pc, #52]	@ (8000a44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a10:	4a0d      	ldr	r2, [pc, #52]	@ (8000a48 <LoopForever+0xe>)
  movs r3, #0
 8000a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a14:	e002      	b.n	8000a1c <LoopCopyDataInit>

08000a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a1a:	3304      	adds	r3, #4

08000a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a20:	d3f9      	bcc.n	8000a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a22:	4a0a      	ldr	r2, [pc, #40]	@ (8000a4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a24:	4c0a      	ldr	r4, [pc, #40]	@ (8000a50 <LoopForever+0x16>)
  movs r3, #0
 8000a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a28:	e001      	b.n	8000a2e <LoopFillZerobss>

08000a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a2c:	3204      	adds	r2, #4

08000a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a30:	d3fb      	bcc.n	8000a2a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a32:	f003 fa3d 	bl	8003eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a36:	f7ff fd17 	bl	8000468 <main>

08000a3a <LoopForever>:

LoopForever:
    b LoopForever
 8000a3a:	e7fe      	b.n	8000a3a <LoopForever>
  ldr   r0, =_estack
 8000a3c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a44:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a48:	08004a10 	.word	0x08004a10
  ldr r2, =_sbss
 8000a4c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a50:	200002d4 	.word	0x200002d4

08000a54 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a54:	e7fe      	b.n	8000a54 <ADC1_COMP_IRQHandler>
	...

08000a58 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a5c:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <HAL_Init+0x24>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_Init+0x24>)
 8000a62:	2110      	movs	r1, #16
 8000a64:	430a      	orrs	r2, r1
 8000a66:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a68:	2003      	movs	r0, #3
 8000a6a:	f000 f809 	bl	8000a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a6e:	f7ff fe41 	bl	80006f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a72:	2300      	movs	r3, #0
}
 8000a74:	0018      	movs	r0, r3
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	46c0      	nop			@ (mov r8, r8)
 8000a7c:	40022000 	.word	0x40022000

08000a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a80:	b590      	push	{r4, r7, lr}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a88:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <HAL_InitTick+0x5c>)
 8000a8a:	681c      	ldr	r4, [r3, #0]
 8000a8c:	4b14      	ldr	r3, [pc, #80]	@ (8000ae0 <HAL_InitTick+0x60>)
 8000a8e:	781b      	ldrb	r3, [r3, #0]
 8000a90:	0019      	movs	r1, r3
 8000a92:	23fa      	movs	r3, #250	@ 0xfa
 8000a94:	0098      	lsls	r0, r3, #2
 8000a96:	f7ff fb41 	bl	800011c <__udivsi3>
 8000a9a:	0003      	movs	r3, r0
 8000a9c:	0019      	movs	r1, r3
 8000a9e:	0020      	movs	r0, r4
 8000aa0:	f7ff fb3c 	bl	800011c <__udivsi3>
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f000 ffa1 	bl	80019ee <HAL_SYSTICK_Config>
 8000aac:	1e03      	subs	r3, r0, #0
 8000aae:	d001      	beq.n	8000ab4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	e00f      	b.n	8000ad4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2b03      	cmp	r3, #3
 8000ab8:	d80b      	bhi.n	8000ad2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aba:	6879      	ldr	r1, [r7, #4]
 8000abc:	2301      	movs	r3, #1
 8000abe:	425b      	negs	r3, r3
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f000 ff6e 	bl	80019a4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ac8:	4b06      	ldr	r3, [pc, #24]	@ (8000ae4 <HAL_InitTick+0x64>)
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e000      	b.n	8000ad4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
}
 8000ad4:	0018      	movs	r0, r3
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b003      	add	sp, #12
 8000ada:	bd90      	pop	{r4, r7, pc}
 8000adc:	20000008 	.word	0x20000008
 8000ae0:	20000010 	.word	0x20000010
 8000ae4:	2000000c 	.word	0x2000000c

08000ae8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aec:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <HAL_IncTick+0x1c>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	001a      	movs	r2, r3
 8000af2:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <HAL_IncTick+0x20>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	18d2      	adds	r2, r2, r3
 8000af8:	4b03      	ldr	r3, [pc, #12]	@ (8000b08 <HAL_IncTick+0x20>)
 8000afa:	601a      	str	r2, [r3, #0]
}
 8000afc:	46c0      	nop			@ (mov r8, r8)
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	20000010 	.word	0x20000010
 8000b08:	20000184 	.word	0x20000184

08000b0c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b10:	4b02      	ldr	r3, [pc, #8]	@ (8000b1c <HAL_GetTick+0x10>)
 8000b12:	681b      	ldr	r3, [r3, #0]
}
 8000b14:	0018      	movs	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	20000184 	.word	0x20000184

08000b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b28:	f7ff fff0 	bl	8000b0c <HAL_GetTick>
 8000b2c:	0003      	movs	r3, r0
 8000b2e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	3301      	adds	r3, #1
 8000b38:	d005      	beq.n	8000b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b64 <HAL_Delay+0x44>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	001a      	movs	r2, r3
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	189b      	adds	r3, r3, r2
 8000b44:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b46:	46c0      	nop			@ (mov r8, r8)
 8000b48:	f7ff ffe0 	bl	8000b0c <HAL_GetTick>
 8000b4c:	0002      	movs	r2, r0
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d8f7      	bhi.n	8000b48 <HAL_Delay+0x28>
  {
  }
}
 8000b58:	46c0      	nop			@ (mov r8, r8)
 8000b5a:	46c0      	nop			@ (mov r8, r8)
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	b004      	add	sp, #16
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	20000010 	.word	0x20000010

08000b68 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d101      	bne.n	8000b7a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e0f0      	b.n	8000d5c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2220      	movs	r2, #32
 8000b7e:	5c9b      	ldrb	r3, [r3, r2]
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d103      	bne.n	8000b8e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f7ff fbe3 	bl	8000354 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	681a      	ldr	r2, [r3, #0]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	2101      	movs	r1, #1
 8000b9a:	430a      	orrs	r2, r1
 8000b9c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b9e:	f7ff ffb5 	bl	8000b0c <HAL_GetTick>
 8000ba2:	0003      	movs	r3, r0
 8000ba4:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ba6:	e013      	b.n	8000bd0 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ba8:	f7ff ffb0 	bl	8000b0c <HAL_GetTick>
 8000bac:	0002      	movs	r2, r0
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	2b0a      	cmp	r3, #10
 8000bb4:	d90c      	bls.n	8000bd0 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bba:	2280      	movs	r2, #128	@ 0x80
 8000bbc:	0292      	lsls	r2, r2, #10
 8000bbe:	431a      	orrs	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2220      	movs	r2, #32
 8000bc8:	2105      	movs	r1, #5
 8000bca:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	e0c5      	b.n	8000d5c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	4013      	ands	r3, r2
 8000bda:	d0e5      	beq.n	8000ba8 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	2102      	movs	r1, #2
 8000be8:	438a      	bics	r2, r1
 8000bea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000bec:	f7ff ff8e 	bl	8000b0c <HAL_GetTick>
 8000bf0:	0003      	movs	r3, r0
 8000bf2:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000bf4:	e013      	b.n	8000c1e <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000bf6:	f7ff ff89 	bl	8000b0c <HAL_GetTick>
 8000bfa:	0002      	movs	r2, r0
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	2b0a      	cmp	r3, #10
 8000c02:	d90c      	bls.n	8000c1e <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c08:	2280      	movs	r2, #128	@ 0x80
 8000c0a:	0292      	lsls	r2, r2, #10
 8000c0c:	431a      	orrs	r2, r3
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2220      	movs	r2, #32
 8000c16:	2105      	movs	r1, #5
 8000c18:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e09e      	b.n	8000d5c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	2202      	movs	r2, #2
 8000c26:	4013      	ands	r3, r2
 8000c28:	d1e5      	bne.n	8000bf6 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	7e1b      	ldrb	r3, [r3, #24]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d108      	bne.n	8000c44 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2180      	movs	r1, #128	@ 0x80
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	e007      	b.n	8000c54 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2180      	movs	r1, #128	@ 0x80
 8000c50:	438a      	bics	r2, r1
 8000c52:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	7e5b      	ldrb	r3, [r3, #25]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	d108      	bne.n	8000c6e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2140      	movs	r1, #64	@ 0x40
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	601a      	str	r2, [r3, #0]
 8000c6c:	e007      	b.n	8000c7e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2140      	movs	r1, #64	@ 0x40
 8000c7a:	438a      	bics	r2, r1
 8000c7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	7e9b      	ldrb	r3, [r3, #26]
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d108      	bne.n	8000c98 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	681a      	ldr	r2, [r3, #0]
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2120      	movs	r1, #32
 8000c92:	430a      	orrs	r2, r1
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	e007      	b.n	8000ca8 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2120      	movs	r1, #32
 8000ca4:	438a      	bics	r2, r1
 8000ca6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	7edb      	ldrb	r3, [r3, #27]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d108      	bne.n	8000cc2 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2110      	movs	r1, #16
 8000cbc:	438a      	bics	r2, r1
 8000cbe:	601a      	str	r2, [r3, #0]
 8000cc0:	e007      	b.n	8000cd2 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	2110      	movs	r1, #16
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	7f1b      	ldrb	r3, [r3, #28]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d108      	bne.n	8000cec <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2108      	movs	r1, #8
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	e007      	b.n	8000cfc <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	2108      	movs	r1, #8
 8000cf8:	438a      	bics	r2, r1
 8000cfa:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	7f5b      	ldrb	r3, [r3, #29]
 8000d00:	2b01      	cmp	r3, #1
 8000d02:	d108      	bne.n	8000d16 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	2104      	movs	r1, #4
 8000d10:	430a      	orrs	r2, r1
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	e007      	b.n	8000d26 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2104      	movs	r1, #4
 8000d22:	438a      	bics	r2, r1
 8000d24:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	689a      	ldr	r2, [r3, #8]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	68db      	ldr	r3, [r3, #12]
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	691b      	ldr	r3, [r3, #16]
 8000d34:	431a      	orrs	r2, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	695b      	ldr	r3, [r3, #20]
 8000d3a:	431a      	orrs	r2, r3
 8000d3c:	0011      	movs	r1, r2
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	1e5a      	subs	r2, r3, #1
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2220      	movs	r2, #32
 8000d56:	2101      	movs	r1, #1
 8000d58:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8000d5a:	2300      	movs	r3, #0
}
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	b004      	add	sp, #16
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d74:	2013      	movs	r0, #19
 8000d76:	183b      	adds	r3, r7, r0
 8000d78:	687a      	ldr	r2, [r7, #4]
 8000d7a:	2120      	movs	r1, #32
 8000d7c:	5c52      	ldrb	r2, [r2, r1]
 8000d7e:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d80:	0002      	movs	r2, r0
 8000d82:	18bb      	adds	r3, r7, r2
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d004      	beq.n	8000d94 <HAL_CAN_ConfigFilter+0x30>
 8000d8a:	18bb      	adds	r3, r7, r2
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	d000      	beq.n	8000d94 <HAL_CAN_ConfigFilter+0x30>
 8000d92:	e0cd      	b.n	8000f30 <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d94:	697a      	ldr	r2, [r7, #20]
 8000d96:	2380      	movs	r3, #128	@ 0x80
 8000d98:	009b      	lsls	r3, r3, #2
 8000d9a:	58d3      	ldr	r3, [r2, r3]
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	431a      	orrs	r2, r3
 8000da0:	0011      	movs	r1, r2
 8000da2:	697a      	ldr	r2, [r7, #20]
 8000da4:	2380      	movs	r3, #128	@ 0x80
 8000da6:	009b      	lsls	r3, r3, #2
 8000da8:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	695b      	ldr	r3, [r3, #20]
 8000dae:	221f      	movs	r2, #31
 8000db0:	4013      	ands	r3, r2
 8000db2:	2201      	movs	r2, #1
 8000db4:	409a      	lsls	r2, r3
 8000db6:	0013      	movs	r3, r2
 8000db8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000dba:	697a      	ldr	r2, [r7, #20]
 8000dbc:	2387      	movs	r3, #135	@ 0x87
 8000dbe:	009b      	lsls	r3, r3, #2
 8000dc0:	58d3      	ldr	r3, [r2, r3]
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	43d2      	mvns	r2, r2
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	0011      	movs	r1, r2
 8000dca:	697a      	ldr	r2, [r7, #20]
 8000dcc:	2387      	movs	r3, #135	@ 0x87
 8000dce:	009b      	lsls	r3, r3, #2
 8000dd0:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d129      	bne.n	8000e2e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000dda:	697a      	ldr	r2, [r7, #20]
 8000ddc:	2383      	movs	r3, #131	@ 0x83
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	58d3      	ldr	r3, [r2, r3]
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	43d2      	mvns	r2, r2
 8000de6:	401a      	ands	r2, r3
 8000de8:	0011      	movs	r1, r2
 8000dea:	697a      	ldr	r2, [r7, #20]
 8000dec:	2383      	movs	r3, #131	@ 0x83
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	041b      	lsls	r3, r3, #16
 8000dfe:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000e04:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	3248      	adds	r2, #72	@ 0x48
 8000e0a:	00d2      	lsls	r2, r2, #3
 8000e0c:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000e14:	683b      	ldr	r3, [r7, #0]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	041b      	lsls	r3, r3, #16
 8000e1a:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e20:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e22:	6979      	ldr	r1, [r7, #20]
 8000e24:	3348      	adds	r3, #72	@ 0x48
 8000e26:	00db      	lsls	r3, r3, #3
 8000e28:	18cb      	adds	r3, r1, r3
 8000e2a:	3304      	adds	r3, #4
 8000e2c:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d128      	bne.n	8000e88 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000e36:	697a      	ldr	r2, [r7, #20]
 8000e38:	2383      	movs	r3, #131	@ 0x83
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	58d2      	ldr	r2, [r2, r3]
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	431a      	orrs	r2, r3
 8000e42:	0011      	movs	r1, r2
 8000e44:	697a      	ldr	r2, [r7, #20]
 8000e46:	2383      	movs	r3, #131	@ 0x83
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	041b      	lsls	r3, r3, #16
 8000e58:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e5e:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	3248      	adds	r2, #72	@ 0x48
 8000e64:	00d2      	lsls	r2, r2, #3
 8000e66:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	68db      	ldr	r3, [r3, #12]
 8000e72:	041b      	lsls	r3, r3, #16
 8000e74:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e7a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e7c:	6979      	ldr	r1, [r7, #20]
 8000e7e:	3348      	adds	r3, #72	@ 0x48
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	18cb      	adds	r3, r1, r3
 8000e84:	3304      	adds	r3, #4
 8000e86:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	699b      	ldr	r3, [r3, #24]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d10c      	bne.n	8000eaa <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000e90:	697a      	ldr	r2, [r7, #20]
 8000e92:	2381      	movs	r3, #129	@ 0x81
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	58d3      	ldr	r3, [r2, r3]
 8000e98:	68fa      	ldr	r2, [r7, #12]
 8000e9a:	43d2      	mvns	r2, r2
 8000e9c:	401a      	ands	r2, r3
 8000e9e:	0011      	movs	r1, r2
 8000ea0:	697a      	ldr	r2, [r7, #20]
 8000ea2:	2381      	movs	r3, #129	@ 0x81
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	50d1      	str	r1, [r2, r3]
 8000ea8:	e00a      	b.n	8000ec0 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000eaa:	697a      	ldr	r2, [r7, #20]
 8000eac:	2381      	movs	r3, #129	@ 0x81
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	58d2      	ldr	r2, [r2, r3]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	431a      	orrs	r2, r3
 8000eb6:	0011      	movs	r1, r2
 8000eb8:	697a      	ldr	r2, [r7, #20]
 8000eba:	2381      	movs	r3, #129	@ 0x81
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	691b      	ldr	r3, [r3, #16]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d10c      	bne.n	8000ee2 <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	2385      	movs	r3, #133	@ 0x85
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	58d3      	ldr	r3, [r2, r3]
 8000ed0:	68fa      	ldr	r2, [r7, #12]
 8000ed2:	43d2      	mvns	r2, r2
 8000ed4:	401a      	ands	r2, r3
 8000ed6:	0011      	movs	r1, r2
 8000ed8:	697a      	ldr	r2, [r7, #20]
 8000eda:	2385      	movs	r3, #133	@ 0x85
 8000edc:	009b      	lsls	r3, r3, #2
 8000ede:	50d1      	str	r1, [r2, r3]
 8000ee0:	e00a      	b.n	8000ef8 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	2385      	movs	r3, #133	@ 0x85
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	58d2      	ldr	r2, [r2, r3]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	431a      	orrs	r2, r3
 8000eee:	0011      	movs	r1, r2
 8000ef0:	697a      	ldr	r2, [r7, #20]
 8000ef2:	2385      	movs	r3, #133	@ 0x85
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	6a1b      	ldr	r3, [r3, #32]
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	d10a      	bne.n	8000f16 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000f00:	697a      	ldr	r2, [r7, #20]
 8000f02:	2387      	movs	r3, #135	@ 0x87
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	58d2      	ldr	r2, [r2, r3]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	431a      	orrs	r2, r3
 8000f0c:	0011      	movs	r1, r2
 8000f0e:	697a      	ldr	r2, [r7, #20]
 8000f10:	2387      	movs	r3, #135	@ 0x87
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	2380      	movs	r3, #128	@ 0x80
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	58d3      	ldr	r3, [r2, r3]
 8000f1e:	2201      	movs	r2, #1
 8000f20:	4393      	bics	r3, r2
 8000f22:	0019      	movs	r1, r3
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	2380      	movs	r3, #128	@ 0x80
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	e007      	b.n	8000f40 <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f34:	2280      	movs	r2, #128	@ 0x80
 8000f36:	02d2      	lsls	r2, r2, #11
 8000f38:	431a      	orrs	r2, r3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
  }
}
 8000f40:	0018      	movs	r0, r3
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b006      	add	sp, #24
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2220      	movs	r2, #32
 8000f54:	5c9b      	ldrb	r3, [r3, r2]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d12f      	bne.n	8000fbc <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2220      	movs	r2, #32
 8000f60:	2102      	movs	r1, #2
 8000f62:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2101      	movs	r1, #1
 8000f70:	438a      	bics	r2, r1
 8000f72:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000f74:	f7ff fdca 	bl	8000b0c <HAL_GetTick>
 8000f78:	0003      	movs	r3, r0
 8000f7a:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000f7c:	e013      	b.n	8000fa6 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f7e:	f7ff fdc5 	bl	8000b0c <HAL_GetTick>
 8000f82:	0002      	movs	r2, r0
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	2b0a      	cmp	r3, #10
 8000f8a:	d90c      	bls.n	8000fa6 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f90:	2280      	movs	r2, #128	@ 0x80
 8000f92:	0292      	lsls	r2, r2, #10
 8000f94:	431a      	orrs	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2220      	movs	r2, #32
 8000f9e:	2105      	movs	r1, #5
 8000fa0:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e012      	b.n	8000fcc <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2201      	movs	r2, #1
 8000fae:	4013      	ands	r3, r2
 8000fb0:	d1e5      	bne.n	8000f7e <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e007      	b.n	8000fcc <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc0:	2280      	movs	r2, #128	@ 0x80
 8000fc2:	0312      	lsls	r2, r2, #12
 8000fc4:	431a      	orrs	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
  }
}
 8000fcc:	0018      	movs	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b004      	add	sp, #16
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
 8000fe0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000fe2:	201f      	movs	r0, #31
 8000fe4:	183b      	adds	r3, r7, r0
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	2120      	movs	r1, #32
 8000fea:	5c52      	ldrb	r2, [r2, r1]
 8000fec:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ff6:	183b      	adds	r3, r7, r0
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d004      	beq.n	8001008 <HAL_CAN_AddTxMessage+0x34>
 8000ffe:	183b      	adds	r3, r7, r0
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2b02      	cmp	r3, #2
 8001004:	d000      	beq.n	8001008 <HAL_CAN_AddTxMessage+0x34>
 8001006:	e0ab      	b.n	8001160 <HAL_CAN_AddTxMessage+0x18c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	2380      	movs	r3, #128	@ 0x80
 800100c:	04db      	lsls	r3, r3, #19
 800100e:	4013      	ands	r3, r2
 8001010:	d10a      	bne.n	8001028 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	2380      	movs	r3, #128	@ 0x80
 8001016:	051b      	lsls	r3, r3, #20
 8001018:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800101a:	d105      	bne.n	8001028 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	2380      	movs	r3, #128	@ 0x80
 8001020:	055b      	lsls	r3, r3, #21
 8001022:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001024:	d100      	bne.n	8001028 <HAL_CAN_AddTxMessage+0x54>
 8001026:	e092      	b.n	800114e <HAL_CAN_AddTxMessage+0x17a>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	0e1b      	lsrs	r3, r3, #24
 800102c:	2203      	movs	r2, #3
 800102e:	4013      	ands	r3, r2
 8001030:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001032:	2201      	movs	r2, #1
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	409a      	lsls	r2, r3
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d10c      	bne.n	800105e <HAL_CAN_AddTxMessage+0x8a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4311      	orrs	r1, r2
 8001054:	697a      	ldr	r2, [r7, #20]
 8001056:	3218      	adds	r2, #24
 8001058:	0112      	lsls	r2, r2, #4
 800105a:	50d1      	str	r1, [r2, r3]
 800105c:	e00f      	b.n	800107e <HAL_CAN_AddTxMessage+0xaa>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001068:	431a      	orrs	r2, r3
 800106a:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8001074:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001076:	697a      	ldr	r2, [r7, #20]
 8001078:	3218      	adds	r2, #24
 800107a:	0112      	lsls	r2, r2, #4
 800107c:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	6819      	ldr	r1, [r3, #0]
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	691a      	ldr	r2, [r3, #16]
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	3318      	adds	r3, #24
 800108a:	011b      	lsls	r3, r3, #4
 800108c:	18cb      	adds	r3, r1, r3
 800108e:	3304      	adds	r3, #4
 8001090:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	7d1b      	ldrb	r3, [r3, #20]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d112      	bne.n	80010c0 <HAL_CAN_AddTxMessage+0xec>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	3318      	adds	r3, #24
 80010a2:	011b      	lsls	r3, r3, #4
 80010a4:	18d3      	adds	r3, r2, r3
 80010a6:	3304      	adds	r3, #4
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	6819      	ldr	r1, [r3, #0]
 80010ae:	2380      	movs	r3, #128	@ 0x80
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	431a      	orrs	r2, r3
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3318      	adds	r3, #24
 80010b8:	011b      	lsls	r3, r3, #4
 80010ba:	18cb      	adds	r3, r1, r3
 80010bc:	3304      	adds	r3, #4
 80010be:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3307      	adds	r3, #7
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	061a      	lsls	r2, r3, #24
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3306      	adds	r3, #6
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	041b      	lsls	r3, r3, #16
 80010d0:	431a      	orrs	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3305      	adds	r3, #5
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	021b      	lsls	r3, r3, #8
 80010da:	431a      	orrs	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3304      	adds	r3, #4
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	0019      	movs	r1, r3
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	6818      	ldr	r0, [r3, #0]
 80010e8:	430a      	orrs	r2, r1
 80010ea:	6979      	ldr	r1, [r7, #20]
 80010ec:	23c6      	movs	r3, #198	@ 0xc6
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	0109      	lsls	r1, r1, #4
 80010f2:	1841      	adds	r1, r0, r1
 80010f4:	18cb      	adds	r3, r1, r3
 80010f6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3303      	adds	r3, #3
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	061a      	lsls	r2, r3, #24
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	3302      	adds	r3, #2
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	041b      	lsls	r3, r3, #16
 8001108:	431a      	orrs	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3301      	adds	r3, #1
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	021b      	lsls	r3, r3, #8
 8001112:	431a      	orrs	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	0019      	movs	r1, r3
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6818      	ldr	r0, [r3, #0]
 800111e:	430a      	orrs	r2, r1
 8001120:	6979      	ldr	r1, [r7, #20]
 8001122:	23c4      	movs	r3, #196	@ 0xc4
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	0109      	lsls	r1, r1, #4
 8001128:	1841      	adds	r1, r0, r1
 800112a:	18cb      	adds	r3, r1, r3
 800112c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	697a      	ldr	r2, [r7, #20]
 8001134:	3218      	adds	r2, #24
 8001136:	0112      	lsls	r2, r2, #4
 8001138:	58d2      	ldr	r2, [r2, r3]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2101      	movs	r1, #1
 8001140:	4311      	orrs	r1, r2
 8001142:	697a      	ldr	r2, [r7, #20]
 8001144:	3218      	adds	r2, #24
 8001146:	0112      	lsls	r2, r2, #4
 8001148:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 800114a:	2300      	movs	r3, #0
 800114c:	e010      	b.n	8001170 <HAL_CAN_AddTxMessage+0x19c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001152:	2280      	movs	r2, #128	@ 0x80
 8001154:	0392      	lsls	r2, r2, #14
 8001156:	431a      	orrs	r2, r3
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800115c:	2301      	movs	r3, #1
 800115e:	e007      	b.n	8001170 <HAL_CAN_AddTxMessage+0x19c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001164:	2280      	movs	r2, #128	@ 0x80
 8001166:	02d2      	lsls	r2, r2, #11
 8001168:	431a      	orrs	r2, r3
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
  }
}
 8001170:	0018      	movs	r0, r3
 8001172:	46bd      	mov	sp, r7
 8001174:	b008      	add	sp, #32
 8001176:	bd80      	pop	{r7, pc}

08001178 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001186:	2017      	movs	r0, #23
 8001188:	183b      	adds	r3, r7, r0
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	2120      	movs	r1, #32
 800118e:	5c52      	ldrb	r2, [r2, r1]
 8001190:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001192:	0002      	movs	r2, r0
 8001194:	18bb      	adds	r3, r7, r2
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b01      	cmp	r3, #1
 800119a:	d004      	beq.n	80011a6 <HAL_CAN_GetRxMessage+0x2e>
 800119c:	18bb      	adds	r3, r7, r2
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d000      	beq.n	80011a6 <HAL_CAN_GetRxMessage+0x2e>
 80011a4:	e107      	b.n	80013b6 <HAL_CAN_GetRxMessage+0x23e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d10e      	bne.n	80011ca <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	2203      	movs	r2, #3
 80011b4:	4013      	ands	r3, r2
 80011b6:	d117      	bne.n	80011e8 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011bc:	2280      	movs	r2, #128	@ 0x80
 80011be:	0392      	lsls	r2, r2, #14
 80011c0:	431a      	orrs	r2, r3
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e0fd      	b.n	80013c6 <HAL_CAN_GetRxMessage+0x24e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	691b      	ldr	r3, [r3, #16]
 80011d0:	2203      	movs	r2, #3
 80011d2:	4013      	ands	r3, r2
 80011d4:	d108      	bne.n	80011e8 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011da:	2280      	movs	r2, #128	@ 0x80
 80011dc:	0392      	lsls	r2, r2, #14
 80011de:	431a      	orrs	r2, r3
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e0ee      	b.n	80013c6 <HAL_CAN_GetRxMessage+0x24e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	68ba      	ldr	r2, [r7, #8]
 80011ee:	321b      	adds	r2, #27
 80011f0:	0112      	lsls	r2, r2, #4
 80011f2:	58d3      	ldr	r3, [r2, r3]
 80011f4:	2204      	movs	r2, #4
 80011f6:	401a      	ands	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d10b      	bne.n	800121c <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	68ba      	ldr	r2, [r7, #8]
 800120a:	321b      	adds	r2, #27
 800120c:	0112      	lsls	r2, r2, #4
 800120e:	58d3      	ldr	r3, [r2, r3]
 8001210:	0d5b      	lsrs	r3, r3, #21
 8001212:	055b      	lsls	r3, r3, #21
 8001214:	0d5a      	lsrs	r2, r3, #21
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	e00a      	b.n	8001232 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68ba      	ldr	r2, [r7, #8]
 8001222:	321b      	adds	r2, #27
 8001224:	0112      	lsls	r2, r2, #4
 8001226:	58d3      	ldr	r3, [r2, r3]
 8001228:	08db      	lsrs	r3, r3, #3
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	08da      	lsrs	r2, r3, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68ba      	ldr	r2, [r7, #8]
 8001238:	321b      	adds	r2, #27
 800123a:	0112      	lsls	r2, r2, #4
 800123c:	58d3      	ldr	r3, [r2, r3]
 800123e:	2202      	movs	r2, #2
 8001240:	401a      	ands	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	331b      	adds	r3, #27
 800124e:	011b      	lsls	r3, r3, #4
 8001250:	18d3      	adds	r3, r2, r3
 8001252:	3304      	adds	r3, #4
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2208      	movs	r2, #8
 8001258:	4013      	ands	r3, r2
 800125a:	d003      	beq.n	8001264 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2208      	movs	r2, #8
 8001260:	611a      	str	r2, [r3, #16]
 8001262:	e00b      	b.n	800127c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	331b      	adds	r3, #27
 800126c:	011b      	lsls	r3, r3, #4
 800126e:	18d3      	adds	r3, r2, r3
 8001270:	3304      	adds	r3, #4
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	220f      	movs	r2, #15
 8001276:	401a      	ands	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	331b      	adds	r3, #27
 8001284:	011b      	lsls	r3, r3, #4
 8001286:	18d3      	adds	r3, r2, r3
 8001288:	3304      	adds	r3, #4
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	0a1b      	lsrs	r3, r3, #8
 800128e:	22ff      	movs	r2, #255	@ 0xff
 8001290:	401a      	ands	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	331b      	adds	r3, #27
 800129e:	011b      	lsls	r3, r3, #4
 80012a0:	18d3      	adds	r3, r2, r3
 80012a2:	3304      	adds	r3, #4
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	0c1b      	lsrs	r3, r3, #16
 80012a8:	041b      	lsls	r3, r3, #16
 80012aa:	0c1a      	lsrs	r2, r3, #16
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	6819      	ldr	r1, [r3, #0]
 80012b4:	68ba      	ldr	r2, [r7, #8]
 80012b6:	23dc      	movs	r3, #220	@ 0xdc
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	0112      	lsls	r2, r2, #4
 80012bc:	188a      	adds	r2, r1, r2
 80012be:	18d3      	adds	r3, r2, r3
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	6819      	ldr	r1, [r3, #0]
 80012cc:	68ba      	ldr	r2, [r7, #8]
 80012ce:	23dc      	movs	r3, #220	@ 0xdc
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	0112      	lsls	r2, r2, #4
 80012d4:	188a      	adds	r2, r1, r2
 80012d6:	18d3      	adds	r3, r2, r3
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	0a1a      	lsrs	r2, r3, #8
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	3301      	adds	r3, #1
 80012e0:	b2d2      	uxtb	r2, r2
 80012e2:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	6819      	ldr	r1, [r3, #0]
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	23dc      	movs	r3, #220	@ 0xdc
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	0112      	lsls	r2, r2, #4
 80012f0:	188a      	adds	r2, r1, r2
 80012f2:	18d3      	adds	r3, r2, r3
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	0c1a      	lsrs	r2, r3, #16
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	3302      	adds	r3, #2
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	6819      	ldr	r1, [r3, #0]
 8001304:	68ba      	ldr	r2, [r7, #8]
 8001306:	23dc      	movs	r3, #220	@ 0xdc
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	0112      	lsls	r2, r2, #4
 800130c:	188a      	adds	r2, r1, r2
 800130e:	18d3      	adds	r3, r2, r3
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	0e1a      	lsrs	r2, r3, #24
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	3303      	adds	r3, #3
 8001318:	b2d2      	uxtb	r2, r2
 800131a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	6819      	ldr	r1, [r3, #0]
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	23de      	movs	r3, #222	@ 0xde
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	0112      	lsls	r2, r2, #4
 8001328:	188a      	adds	r2, r1, r2
 800132a:	18d3      	adds	r3, r2, r3
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	3304      	adds	r3, #4
 8001332:	b2d2      	uxtb	r2, r2
 8001334:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	6819      	ldr	r1, [r3, #0]
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	23de      	movs	r3, #222	@ 0xde
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	0112      	lsls	r2, r2, #4
 8001342:	188a      	adds	r2, r1, r2
 8001344:	18d3      	adds	r3, r2, r3
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	0a1a      	lsrs	r2, r3, #8
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	3305      	adds	r3, #5
 800134e:	b2d2      	uxtb	r2, r2
 8001350:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	6819      	ldr	r1, [r3, #0]
 8001356:	68ba      	ldr	r2, [r7, #8]
 8001358:	23de      	movs	r3, #222	@ 0xde
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	0112      	lsls	r2, r2, #4
 800135e:	188a      	adds	r2, r1, r2
 8001360:	18d3      	adds	r3, r2, r3
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	0c1a      	lsrs	r2, r3, #16
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	3306      	adds	r3, #6
 800136a:	b2d2      	uxtb	r2, r2
 800136c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6819      	ldr	r1, [r3, #0]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	23de      	movs	r3, #222	@ 0xde
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	0112      	lsls	r2, r2, #4
 800137a:	188a      	adds	r2, r1, r2
 800137c:	18d3      	adds	r3, r2, r3
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	0e1a      	lsrs	r2, r3, #24
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	3307      	adds	r3, #7
 8001386:	b2d2      	uxtb	r2, r2
 8001388:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d108      	bne.n	80013a2 <HAL_CAN_GetRxMessage+0x22a>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	68da      	ldr	r2, [r3, #12]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2120      	movs	r1, #32
 800139c:	430a      	orrs	r2, r1
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	e007      	b.n	80013b2 <HAL_CAN_GetRxMessage+0x23a>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	691a      	ldr	r2, [r3, #16]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2120      	movs	r1, #32
 80013ae:	430a      	orrs	r2, r1
 80013b0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80013b2:	2300      	movs	r3, #0
 80013b4:	e007      	b.n	80013c6 <HAL_CAN_GetRxMessage+0x24e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ba:	2280      	movs	r2, #128	@ 0x80
 80013bc:	02d2      	lsls	r2, r2, #11
 80013be:	431a      	orrs	r2, r3
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
  }
}
 80013c6:	0018      	movs	r0, r3
 80013c8:	46bd      	mov	sp, r7
 80013ca:	b006      	add	sp, #24
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b084      	sub	sp, #16
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013d8:	200f      	movs	r0, #15
 80013da:	183b      	adds	r3, r7, r0
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	2120      	movs	r1, #32
 80013e0:	5c52      	ldrb	r2, [r2, r1]
 80013e2:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80013e4:	0002      	movs	r2, r0
 80013e6:	18bb      	adds	r3, r7, r2
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d003      	beq.n	80013f6 <HAL_CAN_ActivateNotification+0x28>
 80013ee:	18bb      	adds	r3, r7, r2
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d109      	bne.n	800140a <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6959      	ldr	r1, [r3, #20]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	683a      	ldr	r2, [r7, #0]
 8001402:	430a      	orrs	r2, r1
 8001404:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e007      	b.n	800141a <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800140e:	2280      	movs	r2, #128	@ 0x80
 8001410:	02d2      	lsls	r2, r2, #11
 8001412:	431a      	orrs	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
  }
}
 800141a:	0018      	movs	r0, r3
 800141c:	46bd      	mov	sp, r7
 800141e:	b004      	add	sp, #16
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b08a      	sub	sp, #40	@ 0x28
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800142a:	2300      	movs	r3, #0
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	695b      	ldr	r3, [r3, #20]
 8001434:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	691b      	ldr	r3, [r3, #16]
 8001454:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800145e:	6a3b      	ldr	r3, [r7, #32]
 8001460:	2201      	movs	r2, #1
 8001462:	4013      	ands	r3, r2
 8001464:	d100      	bne.n	8001468 <HAL_CAN_IRQHandler+0x46>
 8001466:	e084      	b.n	8001572 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	2201      	movs	r2, #1
 800146c:	4013      	ands	r3, r2
 800146e:	d024      	beq.n	80014ba <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2201      	movs	r2, #1
 8001476:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	2202      	movs	r2, #2
 800147c:	4013      	ands	r3, r2
 800147e:	d004      	beq.n	800148a <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	0018      	movs	r0, r3
 8001484:	f000 f981 	bl	800178a <HAL_CAN_TxMailbox0CompleteCallback>
 8001488:	e017      	b.n	80014ba <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	2204      	movs	r2, #4
 800148e:	4013      	ands	r3, r2
 8001490:	d005      	beq.n	800149e <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001494:	2280      	movs	r2, #128	@ 0x80
 8001496:	0112      	lsls	r2, r2, #4
 8001498:	4313      	orrs	r3, r2
 800149a:	627b      	str	r3, [r7, #36]	@ 0x24
 800149c:	e00d      	b.n	80014ba <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800149e:	69bb      	ldr	r3, [r7, #24]
 80014a0:	2208      	movs	r2, #8
 80014a2:	4013      	ands	r3, r2
 80014a4:	d005      	beq.n	80014b2 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80014a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a8:	2280      	movs	r2, #128	@ 0x80
 80014aa:	0152      	lsls	r2, r2, #5
 80014ac:	4313      	orrs	r3, r2
 80014ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80014b0:	e003      	b.n	80014ba <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	0018      	movs	r0, r3
 80014b6:	f000 f980 	bl	80017ba <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	2380      	movs	r3, #128	@ 0x80
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	4013      	ands	r3, r2
 80014c2:	d028      	beq.n	8001516 <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2280      	movs	r2, #128	@ 0x80
 80014ca:	0052      	lsls	r2, r2, #1
 80014cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	2380      	movs	r3, #128	@ 0x80
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4013      	ands	r3, r2
 80014d6:	d004      	beq.n	80014e2 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	0018      	movs	r0, r3
 80014dc:	f000 f95d 	bl	800179a <HAL_CAN_TxMailbox1CompleteCallback>
 80014e0:	e019      	b.n	8001516 <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	2380      	movs	r3, #128	@ 0x80
 80014e6:	00db      	lsls	r3, r3, #3
 80014e8:	4013      	ands	r3, r2
 80014ea:	d005      	beq.n	80014f8 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80014ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ee:	2280      	movs	r2, #128	@ 0x80
 80014f0:	0192      	lsls	r2, r2, #6
 80014f2:	4313      	orrs	r3, r2
 80014f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014f6:	e00e      	b.n	8001516 <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	2380      	movs	r3, #128	@ 0x80
 80014fc:	011b      	lsls	r3, r3, #4
 80014fe:	4013      	ands	r3, r2
 8001500:	d005      	beq.n	800150e <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001504:	2280      	movs	r2, #128	@ 0x80
 8001506:	01d2      	lsls	r2, r2, #7
 8001508:	4313      	orrs	r3, r2
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
 800150c:	e003      	b.n	8001516 <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	0018      	movs	r0, r3
 8001512:	f000 f95a 	bl	80017ca <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	2380      	movs	r3, #128	@ 0x80
 800151a:	025b      	lsls	r3, r3, #9
 800151c:	4013      	ands	r3, r2
 800151e:	d028      	beq.n	8001572 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2280      	movs	r2, #128	@ 0x80
 8001526:	0252      	lsls	r2, r2, #9
 8001528:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	2380      	movs	r3, #128	@ 0x80
 800152e:	029b      	lsls	r3, r3, #10
 8001530:	4013      	ands	r3, r2
 8001532:	d004      	beq.n	800153e <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	0018      	movs	r0, r3
 8001538:	f000 f937 	bl	80017aa <HAL_CAN_TxMailbox2CompleteCallback>
 800153c:	e019      	b.n	8001572 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	2380      	movs	r3, #128	@ 0x80
 8001542:	02db      	lsls	r3, r3, #11
 8001544:	4013      	ands	r3, r2
 8001546:	d005      	beq.n	8001554 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800154a:	2280      	movs	r2, #128	@ 0x80
 800154c:	0212      	lsls	r2, r2, #8
 800154e:	4313      	orrs	r3, r2
 8001550:	627b      	str	r3, [r7, #36]	@ 0x24
 8001552:	e00e      	b.n	8001572 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	2380      	movs	r3, #128	@ 0x80
 8001558:	031b      	lsls	r3, r3, #12
 800155a:	4013      	ands	r3, r2
 800155c:	d005      	beq.n	800156a <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001560:	2280      	movs	r2, #128	@ 0x80
 8001562:	0252      	lsls	r2, r2, #9
 8001564:	4313      	orrs	r3, r2
 8001566:	627b      	str	r3, [r7, #36]	@ 0x24
 8001568:	e003      	b.n	8001572 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	0018      	movs	r0, r3
 800156e:	f000 f934 	bl	80017da <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001572:	6a3b      	ldr	r3, [r7, #32]
 8001574:	2208      	movs	r2, #8
 8001576:	4013      	ands	r3, r2
 8001578:	d00c      	beq.n	8001594 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	2210      	movs	r2, #16
 800157e:	4013      	ands	r3, r2
 8001580:	d008      	beq.n	8001594 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001584:	2280      	movs	r2, #128	@ 0x80
 8001586:	0092      	lsls	r2, r2, #2
 8001588:	4313      	orrs	r3, r2
 800158a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2210      	movs	r2, #16
 8001592:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001594:	6a3b      	ldr	r3, [r7, #32]
 8001596:	2204      	movs	r2, #4
 8001598:	4013      	ands	r3, r2
 800159a:	d00b      	beq.n	80015b4 <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	2208      	movs	r2, #8
 80015a0:	4013      	ands	r3, r2
 80015a2:	d007      	beq.n	80015b4 <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2208      	movs	r2, #8
 80015aa:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	0018      	movs	r0, r3
 80015b0:	f000 f91b 	bl	80017ea <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80015b4:	6a3b      	ldr	r3, [r7, #32]
 80015b6:	2202      	movs	r2, #2
 80015b8:	4013      	ands	r3, r2
 80015ba:	d009      	beq.n	80015d0 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	2203      	movs	r2, #3
 80015c4:	4013      	ands	r3, r2
 80015c6:	d003      	beq.n	80015d0 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	0018      	movs	r0, r3
 80015cc:	f7ff f866 	bl	800069c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80015d0:	6a3b      	ldr	r3, [r7, #32]
 80015d2:	2240      	movs	r2, #64	@ 0x40
 80015d4:	4013      	ands	r3, r2
 80015d6:	d00c      	beq.n	80015f2 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	2210      	movs	r2, #16
 80015dc:	4013      	ands	r3, r2
 80015de:	d008      	beq.n	80015f2 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80015e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e2:	2280      	movs	r2, #128	@ 0x80
 80015e4:	00d2      	lsls	r2, r2, #3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2210      	movs	r2, #16
 80015f0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80015f2:	6a3b      	ldr	r3, [r7, #32]
 80015f4:	2220      	movs	r2, #32
 80015f6:	4013      	ands	r3, r2
 80015f8:	d00b      	beq.n	8001612 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	2208      	movs	r2, #8
 80015fe:	4013      	ands	r3, r2
 8001600:	d007      	beq.n	8001612 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2208      	movs	r2, #8
 8001608:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	0018      	movs	r0, r3
 800160e:	f000 f8fc 	bl	800180a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001612:	6a3b      	ldr	r3, [r7, #32]
 8001614:	2210      	movs	r2, #16
 8001616:	4013      	ands	r3, r2
 8001618:	d009      	beq.n	800162e <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	2203      	movs	r2, #3
 8001622:	4013      	ands	r3, r2
 8001624:	d003      	beq.n	800162e <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	0018      	movs	r0, r3
 800162a:	f000 f8e6 	bl	80017fa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800162e:	6a3a      	ldr	r2, [r7, #32]
 8001630:	2380      	movs	r3, #128	@ 0x80
 8001632:	029b      	lsls	r3, r3, #10
 8001634:	4013      	ands	r3, r2
 8001636:	d00b      	beq.n	8001650 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	2210      	movs	r2, #16
 800163c:	4013      	ands	r3, r2
 800163e:	d007      	beq.n	8001650 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2210      	movs	r2, #16
 8001646:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	0018      	movs	r0, r3
 800164c:	f000 f8e5 	bl	800181a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001650:	6a3a      	ldr	r2, [r7, #32]
 8001652:	2380      	movs	r3, #128	@ 0x80
 8001654:	025b      	lsls	r3, r3, #9
 8001656:	4013      	ands	r3, r2
 8001658:	d00b      	beq.n	8001672 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	2208      	movs	r2, #8
 800165e:	4013      	ands	r3, r2
 8001660:	d007      	beq.n	8001672 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2208      	movs	r2, #8
 8001668:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	0018      	movs	r0, r3
 800166e:	f000 f8dc 	bl	800182a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001672:	6a3a      	ldr	r2, [r7, #32]
 8001674:	2380      	movs	r3, #128	@ 0x80
 8001676:	021b      	lsls	r3, r3, #8
 8001678:	4013      	ands	r3, r2
 800167a:	d100      	bne.n	800167e <HAL_CAN_IRQHandler+0x25c>
 800167c:	e074      	b.n	8001768 <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	2204      	movs	r2, #4
 8001682:	4013      	ands	r3, r2
 8001684:	d100      	bne.n	8001688 <HAL_CAN_IRQHandler+0x266>
 8001686:	e06b      	b.n	8001760 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001688:	6a3a      	ldr	r2, [r7, #32]
 800168a:	2380      	movs	r3, #128	@ 0x80
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	4013      	ands	r3, r2
 8001690:	d007      	beq.n	80016a2 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	2201      	movs	r2, #1
 8001696:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001698:	d003      	beq.n	80016a2 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169c:	2201      	movs	r2, #1
 800169e:	4313      	orrs	r3, r2
 80016a0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80016a2:	6a3a      	ldr	r2, [r7, #32]
 80016a4:	2380      	movs	r3, #128	@ 0x80
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4013      	ands	r3, r2
 80016aa:	d007      	beq.n	80016bc <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2202      	movs	r2, #2
 80016b0:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80016b2:	d003      	beq.n	80016bc <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80016b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b6:	2202      	movs	r2, #2
 80016b8:	4313      	orrs	r3, r2
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016bc:	6a3a      	ldr	r2, [r7, #32]
 80016be:	2380      	movs	r3, #128	@ 0x80
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	4013      	ands	r3, r2
 80016c4:	d007      	beq.n	80016d6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2204      	movs	r2, #4
 80016ca:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016cc:	d003      	beq.n	80016d6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80016ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d0:	2204      	movs	r2, #4
 80016d2:	4313      	orrs	r3, r2
 80016d4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016d6:	6a3a      	ldr	r2, [r7, #32]
 80016d8:	2380      	movs	r3, #128	@ 0x80
 80016da:	011b      	lsls	r3, r3, #4
 80016dc:	4013      	ands	r3, r2
 80016de:	d03f      	beq.n	8001760 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2270      	movs	r2, #112	@ 0x70
 80016e4:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016e6:	d03b      	beq.n	8001760 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2270      	movs	r2, #112	@ 0x70
 80016ec:	4013      	ands	r3, r2
 80016ee:	2b60      	cmp	r3, #96	@ 0x60
 80016f0:	d027      	beq.n	8001742 <HAL_CAN_IRQHandler+0x320>
 80016f2:	d82c      	bhi.n	800174e <HAL_CAN_IRQHandler+0x32c>
 80016f4:	2b50      	cmp	r3, #80	@ 0x50
 80016f6:	d01f      	beq.n	8001738 <HAL_CAN_IRQHandler+0x316>
 80016f8:	d829      	bhi.n	800174e <HAL_CAN_IRQHandler+0x32c>
 80016fa:	2b40      	cmp	r3, #64	@ 0x40
 80016fc:	d017      	beq.n	800172e <HAL_CAN_IRQHandler+0x30c>
 80016fe:	d826      	bhi.n	800174e <HAL_CAN_IRQHandler+0x32c>
 8001700:	2b30      	cmp	r3, #48	@ 0x30
 8001702:	d00f      	beq.n	8001724 <HAL_CAN_IRQHandler+0x302>
 8001704:	d823      	bhi.n	800174e <HAL_CAN_IRQHandler+0x32c>
 8001706:	2b10      	cmp	r3, #16
 8001708:	d002      	beq.n	8001710 <HAL_CAN_IRQHandler+0x2ee>
 800170a:	2b20      	cmp	r3, #32
 800170c:	d005      	beq.n	800171a <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800170e:	e01e      	b.n	800174e <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001712:	2208      	movs	r2, #8
 8001714:	4313      	orrs	r3, r2
 8001716:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001718:	e01a      	b.n	8001750 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 800171a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171c:	2210      	movs	r2, #16
 800171e:	4313      	orrs	r3, r2
 8001720:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001722:	e015      	b.n	8001750 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001726:	2220      	movs	r2, #32
 8001728:	4313      	orrs	r3, r2
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800172c:	e010      	b.n	8001750 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 800172e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001730:	2240      	movs	r2, #64	@ 0x40
 8001732:	4313      	orrs	r3, r2
 8001734:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001736:	e00b      	b.n	8001750 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 8001738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800173a:	2280      	movs	r2, #128	@ 0x80
 800173c:	4313      	orrs	r3, r2
 800173e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001740:	e006      	b.n	8001750 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001744:	2280      	movs	r2, #128	@ 0x80
 8001746:	0052      	lsls	r2, r2, #1
 8001748:	4313      	orrs	r3, r2
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800174c:	e000      	b.n	8001750 <HAL_CAN_IRQHandler+0x32e>
            break;
 800174e:	46c0      	nop			@ (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	699a      	ldr	r2, [r3, #24]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2170      	movs	r1, #112	@ 0x70
 800175c:	438a      	bics	r2, r1
 800175e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2204      	movs	r2, #4
 8001766:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	2b00      	cmp	r3, #0
 800176c:	d009      	beq.n	8001782 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001774:	431a      	orrs	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	0018      	movs	r0, r3
 800177e:	f000 f85c 	bl	800183a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001782:	46c0      	nop			@ (mov r8, r8)
 8001784:	46bd      	mov	sp, r7
 8001786:	b00a      	add	sp, #40	@ 0x28
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001792:	46c0      	nop			@ (mov r8, r8)
 8001794:	46bd      	mov	sp, r7
 8001796:	b002      	add	sp, #8
 8001798:	bd80      	pop	{r7, pc}

0800179a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b082      	sub	sp, #8
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	46bd      	mov	sp, r7
 80017a6:	b002      	add	sp, #8
 80017a8:	bd80      	pop	{r7, pc}

080017aa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80017aa:	b580      	push	{r7, lr}
 80017ac:	b082      	sub	sp, #8
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80017b2:	46c0      	nop			@ (mov r8, r8)
 80017b4:	46bd      	mov	sp, r7
 80017b6:	b002      	add	sp, #8
 80017b8:	bd80      	pop	{r7, pc}

080017ba <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80017c2:	46c0      	nop			@ (mov r8, r8)
 80017c4:	46bd      	mov	sp, r7
 80017c6:	b002      	add	sp, #8
 80017c8:	bd80      	pop	{r7, pc}

080017ca <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b082      	sub	sp, #8
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80017d2:	46c0      	nop			@ (mov r8, r8)
 80017d4:	46bd      	mov	sp, r7
 80017d6:	b002      	add	sp, #8
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80017e2:	46c0      	nop			@ (mov r8, r8)
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b002      	add	sp, #8
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80017f2:	46c0      	nop			@ (mov r8, r8)
 80017f4:	46bd      	mov	sp, r7
 80017f6:	b002      	add	sp, #8
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001802:	46c0      	nop			@ (mov r8, r8)
 8001804:	46bd      	mov	sp, r7
 8001806:	b002      	add	sp, #8
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b082      	sub	sp, #8
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001812:	46c0      	nop			@ (mov r8, r8)
 8001814:	46bd      	mov	sp, r7
 8001816:	b002      	add	sp, #8
 8001818:	bd80      	pop	{r7, pc}

0800181a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b082      	sub	sp, #8
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001822:	46c0      	nop			@ (mov r8, r8)
 8001824:	46bd      	mov	sp, r7
 8001826:	b002      	add	sp, #8
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001832:	46c0      	nop			@ (mov r8, r8)
 8001834:	46bd      	mov	sp, r7
 8001836:	b002      	add	sp, #8
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001842:	46c0      	nop			@ (mov r8, r8)
 8001844:	46bd      	mov	sp, r7
 8001846:	b002      	add	sp, #8
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	0002      	movs	r2, r0
 8001854:	1dfb      	adds	r3, r7, #7
 8001856:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001858:	1dfb      	adds	r3, r7, #7
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b7f      	cmp	r3, #127	@ 0x7f
 800185e:	d809      	bhi.n	8001874 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001860:	1dfb      	adds	r3, r7, #7
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	001a      	movs	r2, r3
 8001866:	231f      	movs	r3, #31
 8001868:	401a      	ands	r2, r3
 800186a:	4b04      	ldr	r3, [pc, #16]	@ (800187c <__NVIC_EnableIRQ+0x30>)
 800186c:	2101      	movs	r1, #1
 800186e:	4091      	lsls	r1, r2
 8001870:	000a      	movs	r2, r1
 8001872:	601a      	str	r2, [r3, #0]
  }
}
 8001874:	46c0      	nop			@ (mov r8, r8)
 8001876:	46bd      	mov	sp, r7
 8001878:	b002      	add	sp, #8
 800187a:	bd80      	pop	{r7, pc}
 800187c:	e000e100 	.word	0xe000e100

08001880 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001880:	b590      	push	{r4, r7, lr}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	0002      	movs	r2, r0
 8001888:	6039      	str	r1, [r7, #0]
 800188a:	1dfb      	adds	r3, r7, #7
 800188c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800188e:	1dfb      	adds	r3, r7, #7
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b7f      	cmp	r3, #127	@ 0x7f
 8001894:	d828      	bhi.n	80018e8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001896:	4a2f      	ldr	r2, [pc, #188]	@ (8001954 <__NVIC_SetPriority+0xd4>)
 8001898:	1dfb      	adds	r3, r7, #7
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	b25b      	sxtb	r3, r3
 800189e:	089b      	lsrs	r3, r3, #2
 80018a0:	33c0      	adds	r3, #192	@ 0xc0
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	589b      	ldr	r3, [r3, r2]
 80018a6:	1dfa      	adds	r2, r7, #7
 80018a8:	7812      	ldrb	r2, [r2, #0]
 80018aa:	0011      	movs	r1, r2
 80018ac:	2203      	movs	r2, #3
 80018ae:	400a      	ands	r2, r1
 80018b0:	00d2      	lsls	r2, r2, #3
 80018b2:	21ff      	movs	r1, #255	@ 0xff
 80018b4:	4091      	lsls	r1, r2
 80018b6:	000a      	movs	r2, r1
 80018b8:	43d2      	mvns	r2, r2
 80018ba:	401a      	ands	r2, r3
 80018bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	019b      	lsls	r3, r3, #6
 80018c2:	22ff      	movs	r2, #255	@ 0xff
 80018c4:	401a      	ands	r2, r3
 80018c6:	1dfb      	adds	r3, r7, #7
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	0018      	movs	r0, r3
 80018cc:	2303      	movs	r3, #3
 80018ce:	4003      	ands	r3, r0
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018d4:	481f      	ldr	r0, [pc, #124]	@ (8001954 <__NVIC_SetPriority+0xd4>)
 80018d6:	1dfb      	adds	r3, r7, #7
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	b25b      	sxtb	r3, r3
 80018dc:	089b      	lsrs	r3, r3, #2
 80018de:	430a      	orrs	r2, r1
 80018e0:	33c0      	adds	r3, #192	@ 0xc0
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80018e6:	e031      	b.n	800194c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001958 <__NVIC_SetPriority+0xd8>)
 80018ea:	1dfb      	adds	r3, r7, #7
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	0019      	movs	r1, r3
 80018f0:	230f      	movs	r3, #15
 80018f2:	400b      	ands	r3, r1
 80018f4:	3b08      	subs	r3, #8
 80018f6:	089b      	lsrs	r3, r3, #2
 80018f8:	3306      	adds	r3, #6
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	18d3      	adds	r3, r2, r3
 80018fe:	3304      	adds	r3, #4
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	1dfa      	adds	r2, r7, #7
 8001904:	7812      	ldrb	r2, [r2, #0]
 8001906:	0011      	movs	r1, r2
 8001908:	2203      	movs	r2, #3
 800190a:	400a      	ands	r2, r1
 800190c:	00d2      	lsls	r2, r2, #3
 800190e:	21ff      	movs	r1, #255	@ 0xff
 8001910:	4091      	lsls	r1, r2
 8001912:	000a      	movs	r2, r1
 8001914:	43d2      	mvns	r2, r2
 8001916:	401a      	ands	r2, r3
 8001918:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	019b      	lsls	r3, r3, #6
 800191e:	22ff      	movs	r2, #255	@ 0xff
 8001920:	401a      	ands	r2, r3
 8001922:	1dfb      	adds	r3, r7, #7
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	0018      	movs	r0, r3
 8001928:	2303      	movs	r3, #3
 800192a:	4003      	ands	r3, r0
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001930:	4809      	ldr	r0, [pc, #36]	@ (8001958 <__NVIC_SetPriority+0xd8>)
 8001932:	1dfb      	adds	r3, r7, #7
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	001c      	movs	r4, r3
 8001938:	230f      	movs	r3, #15
 800193a:	4023      	ands	r3, r4
 800193c:	3b08      	subs	r3, #8
 800193e:	089b      	lsrs	r3, r3, #2
 8001940:	430a      	orrs	r2, r1
 8001942:	3306      	adds	r3, #6
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	18c3      	adds	r3, r0, r3
 8001948:	3304      	adds	r3, #4
 800194a:	601a      	str	r2, [r3, #0]
}
 800194c:	46c0      	nop			@ (mov r8, r8)
 800194e:	46bd      	mov	sp, r7
 8001950:	b003      	add	sp, #12
 8001952:	bd90      	pop	{r4, r7, pc}
 8001954:	e000e100 	.word	0xe000e100
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	1e5a      	subs	r2, r3, #1
 8001968:	2380      	movs	r3, #128	@ 0x80
 800196a:	045b      	lsls	r3, r3, #17
 800196c:	429a      	cmp	r2, r3
 800196e:	d301      	bcc.n	8001974 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001970:	2301      	movs	r3, #1
 8001972:	e010      	b.n	8001996 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001974:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <SysTick_Config+0x44>)
 8001976:	687a      	ldr	r2, [r7, #4]
 8001978:	3a01      	subs	r2, #1
 800197a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800197c:	2301      	movs	r3, #1
 800197e:	425b      	negs	r3, r3
 8001980:	2103      	movs	r1, #3
 8001982:	0018      	movs	r0, r3
 8001984:	f7ff ff7c 	bl	8001880 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001988:	4b05      	ldr	r3, [pc, #20]	@ (80019a0 <SysTick_Config+0x44>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800198e:	4b04      	ldr	r3, [pc, #16]	@ (80019a0 <SysTick_Config+0x44>)
 8001990:	2207      	movs	r2, #7
 8001992:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001994:	2300      	movs	r3, #0
}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b002      	add	sp, #8
 800199c:	bd80      	pop	{r7, pc}
 800199e:	46c0      	nop			@ (mov r8, r8)
 80019a0:	e000e010 	.word	0xe000e010

080019a4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60b9      	str	r1, [r7, #8]
 80019ac:	607a      	str	r2, [r7, #4]
 80019ae:	210f      	movs	r1, #15
 80019b0:	187b      	adds	r3, r7, r1
 80019b2:	1c02      	adds	r2, r0, #0
 80019b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80019b6:	68ba      	ldr	r2, [r7, #8]
 80019b8:	187b      	adds	r3, r7, r1
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	b25b      	sxtb	r3, r3
 80019be:	0011      	movs	r1, r2
 80019c0:	0018      	movs	r0, r3
 80019c2:	f7ff ff5d 	bl	8001880 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80019c6:	46c0      	nop			@ (mov r8, r8)
 80019c8:	46bd      	mov	sp, r7
 80019ca:	b004      	add	sp, #16
 80019cc:	bd80      	pop	{r7, pc}

080019ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	0002      	movs	r2, r0
 80019d6:	1dfb      	adds	r3, r7, #7
 80019d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019da:	1dfb      	adds	r3, r7, #7
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	0018      	movs	r0, r3
 80019e2:	f7ff ff33 	bl	800184c <__NVIC_EnableIRQ>
}
 80019e6:	46c0      	nop			@ (mov r8, r8)
 80019e8:	46bd      	mov	sp, r7
 80019ea:	b002      	add	sp, #8
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b082      	sub	sp, #8
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	0018      	movs	r0, r3
 80019fa:	f7ff ffaf 	bl	800195c <SysTick_Config>
 80019fe:	0003      	movs	r3, r0
}
 8001a00:	0018      	movs	r0, r3
 8001a02:	46bd      	mov	sp, r7
 8001a04:	b002      	add	sp, #8
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2221      	movs	r2, #33	@ 0x21
 8001a14:	5c9b      	ldrb	r3, [r3, r2]
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d008      	beq.n	8001a2e <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2204      	movs	r2, #4
 8001a20:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2220      	movs	r2, #32
 8001a26:	2100      	movs	r1, #0
 8001a28:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e020      	b.n	8001a70 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	210e      	movs	r1, #14
 8001a3a:	438a      	bics	r2, r1
 8001a3c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2101      	movs	r1, #1
 8001a4a:	438a      	bics	r2, r1
 8001a4c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a56:	2101      	movs	r1, #1
 8001a58:	4091      	lsls	r1, r2
 8001a5a:	000a      	movs	r2, r1
 8001a5c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2221      	movs	r2, #33	@ 0x21
 8001a62:	2101      	movs	r1, #1
 8001a64:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2220      	movs	r2, #32
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
}
 8001a70:	0018      	movs	r0, r3
 8001a72:	46bd      	mov	sp, r7
 8001a74:	b002      	add	sp, #8
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a80:	210f      	movs	r1, #15
 8001a82:	187b      	adds	r3, r7, r1
 8001a84:	2200      	movs	r2, #0
 8001a86:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2221      	movs	r2, #33	@ 0x21
 8001a8c:	5c9b      	ldrb	r3, [r3, r2]
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d006      	beq.n	8001aa2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2204      	movs	r2, #4
 8001a98:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001a9a:	187b      	adds	r3, r7, r1
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	701a      	strb	r2, [r3, #0]
 8001aa0:	e028      	b.n	8001af4 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	210e      	movs	r1, #14
 8001aae:	438a      	bics	r2, r1
 8001ab0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2101      	movs	r1, #1
 8001abe:	438a      	bics	r2, r1
 8001ac0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aca:	2101      	movs	r1, #1
 8001acc:	4091      	lsls	r1, r2
 8001ace:	000a      	movs	r2, r1
 8001ad0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2221      	movs	r2, #33	@ 0x21
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2220      	movs	r2, #32
 8001ade:	2100      	movs	r1, #0
 8001ae0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d004      	beq.n	8001af4 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001aee:	687a      	ldr	r2, [r7, #4]
 8001af0:	0010      	movs	r0, r2
 8001af2:	4798      	blx	r3
    }
  }
  return status;
 8001af4:	230f      	movs	r3, #15
 8001af6:	18fb      	adds	r3, r7, r3
 8001af8:	781b      	ldrb	r3, [r3, #0]
}
 8001afa:	0018      	movs	r0, r3
 8001afc:	46bd      	mov	sp, r7
 8001afe:	b004      	add	sp, #16
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b12:	e155      	b.n	8001dc0 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2101      	movs	r1, #1
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	4091      	lsls	r1, r2
 8001b1e:	000a      	movs	r2, r1
 8001b20:	4013      	ands	r3, r2
 8001b22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d100      	bne.n	8001b2c <HAL_GPIO_Init+0x28>
 8001b2a:	e146      	b.n	8001dba <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	2203      	movs	r2, #3
 8001b32:	4013      	ands	r3, r2
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d005      	beq.n	8001b44 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d130      	bne.n	8001ba6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	2203      	movs	r2, #3
 8001b50:	409a      	lsls	r2, r3
 8001b52:	0013      	movs	r3, r2
 8001b54:	43da      	mvns	r2, r3
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	68da      	ldr	r2, [r3, #12]
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	409a      	lsls	r2, r3
 8001b66:	0013      	movs	r3, r2
 8001b68:	693a      	ldr	r2, [r7, #16]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	409a      	lsls	r2, r3
 8001b80:	0013      	movs	r3, r2
 8001b82:	43da      	mvns	r2, r3
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	4013      	ands	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	091b      	lsrs	r3, r3, #4
 8001b90:	2201      	movs	r2, #1
 8001b92:	401a      	ands	r2, r3
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	409a      	lsls	r2, r3
 8001b98:	0013      	movs	r3, r2
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	2203      	movs	r2, #3
 8001bac:	4013      	ands	r3, r2
 8001bae:	2b03      	cmp	r3, #3
 8001bb0:	d017      	beq.n	8001be2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	2203      	movs	r2, #3
 8001bbe:	409a      	lsls	r2, r3
 8001bc0:	0013      	movs	r3, r2
 8001bc2:	43da      	mvns	r2, r3
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	689a      	ldr	r2, [r3, #8]
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	0013      	movs	r3, r2
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2203      	movs	r2, #3
 8001be8:	4013      	ands	r3, r2
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d123      	bne.n	8001c36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	08da      	lsrs	r2, r3, #3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	3208      	adds	r2, #8
 8001bf6:	0092      	lsls	r2, r2, #2
 8001bf8:	58d3      	ldr	r3, [r2, r3]
 8001bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	2207      	movs	r2, #7
 8001c00:	4013      	ands	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	220f      	movs	r2, #15
 8001c06:	409a      	lsls	r2, r3
 8001c08:	0013      	movs	r3, r2
 8001c0a:	43da      	mvns	r2, r3
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	691a      	ldr	r2, [r3, #16]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2107      	movs	r1, #7
 8001c1a:	400b      	ands	r3, r1
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	409a      	lsls	r2, r3
 8001c20:	0013      	movs	r3, r2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	08da      	lsrs	r2, r3, #3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3208      	adds	r2, #8
 8001c30:	0092      	lsls	r2, r2, #2
 8001c32:	6939      	ldr	r1, [r7, #16]
 8001c34:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	2203      	movs	r2, #3
 8001c42:	409a      	lsls	r2, r3
 8001c44:	0013      	movs	r3, r2
 8001c46:	43da      	mvns	r2, r3
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	2203      	movs	r2, #3
 8001c54:	401a      	ands	r2, r3
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	409a      	lsls	r2, r3
 8001c5c:	0013      	movs	r3, r2
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	23c0      	movs	r3, #192	@ 0xc0
 8001c70:	029b      	lsls	r3, r3, #10
 8001c72:	4013      	ands	r3, r2
 8001c74:	d100      	bne.n	8001c78 <HAL_GPIO_Init+0x174>
 8001c76:	e0a0      	b.n	8001dba <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c78:	4b57      	ldr	r3, [pc, #348]	@ (8001dd8 <HAL_GPIO_Init+0x2d4>)
 8001c7a:	699a      	ldr	r2, [r3, #24]
 8001c7c:	4b56      	ldr	r3, [pc, #344]	@ (8001dd8 <HAL_GPIO_Init+0x2d4>)
 8001c7e:	2101      	movs	r1, #1
 8001c80:	430a      	orrs	r2, r1
 8001c82:	619a      	str	r2, [r3, #24]
 8001c84:	4b54      	ldr	r3, [pc, #336]	@ (8001dd8 <HAL_GPIO_Init+0x2d4>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	60bb      	str	r3, [r7, #8]
 8001c8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c90:	4a52      	ldr	r2, [pc, #328]	@ (8001ddc <HAL_GPIO_Init+0x2d8>)
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	089b      	lsrs	r3, r3, #2
 8001c96:	3302      	adds	r3, #2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	589b      	ldr	r3, [r3, r2]
 8001c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	2203      	movs	r2, #3
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	220f      	movs	r2, #15
 8001ca8:	409a      	lsls	r2, r3
 8001caa:	0013      	movs	r3, r2
 8001cac:	43da      	mvns	r2, r3
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	2390      	movs	r3, #144	@ 0x90
 8001cb8:	05db      	lsls	r3, r3, #23
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d019      	beq.n	8001cf2 <HAL_GPIO_Init+0x1ee>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a47      	ldr	r2, [pc, #284]	@ (8001de0 <HAL_GPIO_Init+0x2dc>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d013      	beq.n	8001cee <HAL_GPIO_Init+0x1ea>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a46      	ldr	r2, [pc, #280]	@ (8001de4 <HAL_GPIO_Init+0x2e0>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d00d      	beq.n	8001cea <HAL_GPIO_Init+0x1e6>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a45      	ldr	r2, [pc, #276]	@ (8001de8 <HAL_GPIO_Init+0x2e4>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d007      	beq.n	8001ce6 <HAL_GPIO_Init+0x1e2>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a44      	ldr	r2, [pc, #272]	@ (8001dec <HAL_GPIO_Init+0x2e8>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d101      	bne.n	8001ce2 <HAL_GPIO_Init+0x1de>
 8001cde:	2304      	movs	r3, #4
 8001ce0:	e008      	b.n	8001cf4 <HAL_GPIO_Init+0x1f0>
 8001ce2:	2305      	movs	r3, #5
 8001ce4:	e006      	b.n	8001cf4 <HAL_GPIO_Init+0x1f0>
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e004      	b.n	8001cf4 <HAL_GPIO_Init+0x1f0>
 8001cea:	2302      	movs	r3, #2
 8001cec:	e002      	b.n	8001cf4 <HAL_GPIO_Init+0x1f0>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <HAL_GPIO_Init+0x1f0>
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	2103      	movs	r1, #3
 8001cf8:	400a      	ands	r2, r1
 8001cfa:	0092      	lsls	r2, r2, #2
 8001cfc:	4093      	lsls	r3, r2
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d04:	4935      	ldr	r1, [pc, #212]	@ (8001ddc <HAL_GPIO_Init+0x2d8>)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	089b      	lsrs	r3, r3, #2
 8001d0a:	3302      	adds	r3, #2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d12:	4b37      	ldr	r3, [pc, #220]	@ (8001df0 <HAL_GPIO_Init+0x2ec>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	43da      	mvns	r2, r3
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685a      	ldr	r2, [r3, #4]
 8001d26:	2380      	movs	r3, #128	@ 0x80
 8001d28:	035b      	lsls	r3, r3, #13
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001d36:	4b2e      	ldr	r3, [pc, #184]	@ (8001df0 <HAL_GPIO_Init+0x2ec>)
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001d3c:	4b2c      	ldr	r3, [pc, #176]	@ (8001df0 <HAL_GPIO_Init+0x2ec>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	43da      	mvns	r2, r3
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	2380      	movs	r3, #128	@ 0x80
 8001d52:	039b      	lsls	r3, r3, #14
 8001d54:	4013      	ands	r3, r2
 8001d56:	d003      	beq.n	8001d60 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d60:	4b23      	ldr	r3, [pc, #140]	@ (8001df0 <HAL_GPIO_Init+0x2ec>)
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001d66:	4b22      	ldr	r3, [pc, #136]	@ (8001df0 <HAL_GPIO_Init+0x2ec>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	43da      	mvns	r2, r3
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	4013      	ands	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	029b      	lsls	r3, r3, #10
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001d82:	693a      	ldr	r2, [r7, #16]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d8a:	4b19      	ldr	r3, [pc, #100]	@ (8001df0 <HAL_GPIO_Init+0x2ec>)
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001d90:	4b17      	ldr	r3, [pc, #92]	@ (8001df0 <HAL_GPIO_Init+0x2ec>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	43da      	mvns	r2, r3
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	2380      	movs	r3, #128	@ 0x80
 8001da6:	025b      	lsls	r3, r3, #9
 8001da8:	4013      	ands	r3, r2
 8001daa:	d003      	beq.n	8001db4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001db4:	4b0e      	ldr	r3, [pc, #56]	@ (8001df0 <HAL_GPIO_Init+0x2ec>)
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	40da      	lsrs	r2, r3
 8001dc8:	1e13      	subs	r3, r2, #0
 8001dca:	d000      	beq.n	8001dce <HAL_GPIO_Init+0x2ca>
 8001dcc:	e6a2      	b.n	8001b14 <HAL_GPIO_Init+0x10>
  } 
}
 8001dce:	46c0      	nop			@ (mov r8, r8)
 8001dd0:	46c0      	nop			@ (mov r8, r8)
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	b006      	add	sp, #24
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	40010000 	.word	0x40010000
 8001de0:	48000400 	.word	0x48000400
 8001de4:	48000800 	.word	0x48000800
 8001de8:	48000c00 	.word	0x48000c00
 8001dec:	48001000 	.word	0x48001000
 8001df0:	40010400 	.word	0x40010400

08001df4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b088      	sub	sp, #32
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d102      	bne.n	8001e08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	f000 fb76 	bl	80024f4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d100      	bne.n	8001e14 <HAL_RCC_OscConfig+0x20>
 8001e12:	e08e      	b.n	8001f32 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001e14:	4bc5      	ldr	r3, [pc, #788]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	220c      	movs	r2, #12
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	2b04      	cmp	r3, #4
 8001e1e:	d00e      	beq.n	8001e3e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e20:	4bc2      	ldr	r3, [pc, #776]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	220c      	movs	r2, #12
 8001e26:	4013      	ands	r3, r2
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d117      	bne.n	8001e5c <HAL_RCC_OscConfig+0x68>
 8001e2c:	4bbf      	ldr	r3, [pc, #764]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e2e:	685a      	ldr	r2, [r3, #4]
 8001e30:	23c0      	movs	r3, #192	@ 0xc0
 8001e32:	025b      	lsls	r3, r3, #9
 8001e34:	401a      	ands	r2, r3
 8001e36:	2380      	movs	r3, #128	@ 0x80
 8001e38:	025b      	lsls	r3, r3, #9
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d10e      	bne.n	8001e5c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e3e:	4bbb      	ldr	r3, [pc, #748]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	2380      	movs	r3, #128	@ 0x80
 8001e44:	029b      	lsls	r3, r3, #10
 8001e46:	4013      	ands	r3, r2
 8001e48:	d100      	bne.n	8001e4c <HAL_RCC_OscConfig+0x58>
 8001e4a:	e071      	b.n	8001f30 <HAL_RCC_OscConfig+0x13c>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d000      	beq.n	8001e56 <HAL_RCC_OscConfig+0x62>
 8001e54:	e06c      	b.n	8001f30 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	f000 fb4c 	bl	80024f4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d107      	bne.n	8001e74 <HAL_RCC_OscConfig+0x80>
 8001e64:	4bb1      	ldr	r3, [pc, #708]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4bb0      	ldr	r3, [pc, #704]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e6a:	2180      	movs	r1, #128	@ 0x80
 8001e6c:	0249      	lsls	r1, r1, #9
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	e02f      	b.n	8001ed4 <HAL_RCC_OscConfig+0xe0>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d10c      	bne.n	8001e96 <HAL_RCC_OscConfig+0xa2>
 8001e7c:	4bab      	ldr	r3, [pc, #684]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4baa      	ldr	r3, [pc, #680]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e82:	49ab      	ldr	r1, [pc, #684]	@ (8002130 <HAL_RCC_OscConfig+0x33c>)
 8001e84:	400a      	ands	r2, r1
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	4ba8      	ldr	r3, [pc, #672]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4ba7      	ldr	r3, [pc, #668]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001e8e:	49a9      	ldr	r1, [pc, #676]	@ (8002134 <HAL_RCC_OscConfig+0x340>)
 8001e90:	400a      	ands	r2, r1
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	e01e      	b.n	8001ed4 <HAL_RCC_OscConfig+0xe0>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b05      	cmp	r3, #5
 8001e9c:	d10e      	bne.n	8001ebc <HAL_RCC_OscConfig+0xc8>
 8001e9e:	4ba3      	ldr	r3, [pc, #652]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	4ba2      	ldr	r3, [pc, #648]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001ea4:	2180      	movs	r1, #128	@ 0x80
 8001ea6:	02c9      	lsls	r1, r1, #11
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	4b9f      	ldr	r3, [pc, #636]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4b9e      	ldr	r3, [pc, #632]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001eb2:	2180      	movs	r1, #128	@ 0x80
 8001eb4:	0249      	lsls	r1, r1, #9
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	e00b      	b.n	8001ed4 <HAL_RCC_OscConfig+0xe0>
 8001ebc:	4b9b      	ldr	r3, [pc, #620]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	4b9a      	ldr	r3, [pc, #616]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001ec2:	499b      	ldr	r1, [pc, #620]	@ (8002130 <HAL_RCC_OscConfig+0x33c>)
 8001ec4:	400a      	ands	r2, r1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	4b98      	ldr	r3, [pc, #608]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	4b97      	ldr	r3, [pc, #604]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001ece:	4999      	ldr	r1, [pc, #612]	@ (8002134 <HAL_RCC_OscConfig+0x340>)
 8001ed0:	400a      	ands	r2, r1
 8001ed2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d014      	beq.n	8001f06 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001edc:	f7fe fe16 	bl	8000b0c <HAL_GetTick>
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ee4:	e008      	b.n	8001ef8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ee6:	f7fe fe11 	bl	8000b0c <HAL_GetTick>
 8001eea:	0002      	movs	r2, r0
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b64      	cmp	r3, #100	@ 0x64
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e2fd      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef8:	4b8c      	ldr	r3, [pc, #560]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	2380      	movs	r3, #128	@ 0x80
 8001efe:	029b      	lsls	r3, r3, #10
 8001f00:	4013      	ands	r3, r2
 8001f02:	d0f0      	beq.n	8001ee6 <HAL_RCC_OscConfig+0xf2>
 8001f04:	e015      	b.n	8001f32 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f06:	f7fe fe01 	bl	8000b0c <HAL_GetTick>
 8001f0a:	0003      	movs	r3, r0
 8001f0c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f0e:	e008      	b.n	8001f22 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f10:	f7fe fdfc 	bl	8000b0c <HAL_GetTick>
 8001f14:	0002      	movs	r2, r0
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	1ad3      	subs	r3, r2, r3
 8001f1a:	2b64      	cmp	r3, #100	@ 0x64
 8001f1c:	d901      	bls.n	8001f22 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001f1e:	2303      	movs	r3, #3
 8001f20:	e2e8      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f22:	4b82      	ldr	r3, [pc, #520]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	2380      	movs	r3, #128	@ 0x80
 8001f28:	029b      	lsls	r3, r3, #10
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	d1f0      	bne.n	8001f10 <HAL_RCC_OscConfig+0x11c>
 8001f2e:	e000      	b.n	8001f32 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f30:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2202      	movs	r2, #2
 8001f38:	4013      	ands	r3, r2
 8001f3a:	d100      	bne.n	8001f3e <HAL_RCC_OscConfig+0x14a>
 8001f3c:	e06c      	b.n	8002018 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f3e:	4b7b      	ldr	r3, [pc, #492]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	220c      	movs	r2, #12
 8001f44:	4013      	ands	r3, r2
 8001f46:	d00e      	beq.n	8001f66 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001f48:	4b78      	ldr	r3, [pc, #480]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	220c      	movs	r2, #12
 8001f4e:	4013      	ands	r3, r2
 8001f50:	2b08      	cmp	r3, #8
 8001f52:	d11f      	bne.n	8001f94 <HAL_RCC_OscConfig+0x1a0>
 8001f54:	4b75      	ldr	r3, [pc, #468]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	23c0      	movs	r3, #192	@ 0xc0
 8001f5a:	025b      	lsls	r3, r3, #9
 8001f5c:	401a      	ands	r2, r3
 8001f5e:	2380      	movs	r3, #128	@ 0x80
 8001f60:	021b      	lsls	r3, r3, #8
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d116      	bne.n	8001f94 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f66:	4b71      	ldr	r3, [pc, #452]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	d005      	beq.n	8001f7c <HAL_RCC_OscConfig+0x188>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68db      	ldr	r3, [r3, #12]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d001      	beq.n	8001f7c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e2bb      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f7c:	4b6b      	ldr	r3, [pc, #428]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	22f8      	movs	r2, #248	@ 0xf8
 8001f82:	4393      	bics	r3, r2
 8001f84:	0019      	movs	r1, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	00da      	lsls	r2, r3, #3
 8001f8c:	4b67      	ldr	r3, [pc, #412]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f92:	e041      	b.n	8002018 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d024      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f9c:	4b63      	ldr	r3, [pc, #396]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b62      	ldr	r3, [pc, #392]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa8:	f7fe fdb0 	bl	8000b0c <HAL_GetTick>
 8001fac:	0003      	movs	r3, r0
 8001fae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fb2:	f7fe fdab 	bl	8000b0c <HAL_GetTick>
 8001fb6:	0002      	movs	r2, r0
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e297      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc4:	4b59      	ldr	r3, [pc, #356]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2202      	movs	r2, #2
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d0f1      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fce:	4b57      	ldr	r3, [pc, #348]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	22f8      	movs	r2, #248	@ 0xf8
 8001fd4:	4393      	bics	r3, r2
 8001fd6:	0019      	movs	r1, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	00da      	lsls	r2, r3, #3
 8001fde:	4b53      	ldr	r3, [pc, #332]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	e018      	b.n	8002018 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fe6:	4b51      	ldr	r3, [pc, #324]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	4b50      	ldr	r3, [pc, #320]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8001fec:	2101      	movs	r1, #1
 8001fee:	438a      	bics	r2, r1
 8001ff0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff2:	f7fe fd8b 	bl	8000b0c <HAL_GetTick>
 8001ff6:	0003      	movs	r3, r0
 8001ff8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ffc:	f7fe fd86 	bl	8000b0c <HAL_GetTick>
 8002000:	0002      	movs	r2, r0
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e272      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800200e:	4b47      	ldr	r3, [pc, #284]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2202      	movs	r2, #2
 8002014:	4013      	ands	r3, r2
 8002016:	d1f1      	bne.n	8001ffc <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2208      	movs	r2, #8
 800201e:	4013      	ands	r3, r2
 8002020:	d036      	beq.n	8002090 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	69db      	ldr	r3, [r3, #28]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d019      	beq.n	800205e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800202a:	4b40      	ldr	r3, [pc, #256]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 800202c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800202e:	4b3f      	ldr	r3, [pc, #252]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8002030:	2101      	movs	r1, #1
 8002032:	430a      	orrs	r2, r1
 8002034:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002036:	f7fe fd69 	bl	8000b0c <HAL_GetTick>
 800203a:	0003      	movs	r3, r0
 800203c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203e:	e008      	b.n	8002052 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002040:	f7fe fd64 	bl	8000b0c <HAL_GetTick>
 8002044:	0002      	movs	r2, r0
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e250      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002052:	4b36      	ldr	r3, [pc, #216]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8002054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002056:	2202      	movs	r2, #2
 8002058:	4013      	ands	r3, r2
 800205a:	d0f1      	beq.n	8002040 <HAL_RCC_OscConfig+0x24c>
 800205c:	e018      	b.n	8002090 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800205e:	4b33      	ldr	r3, [pc, #204]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8002060:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002062:	4b32      	ldr	r3, [pc, #200]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8002064:	2101      	movs	r1, #1
 8002066:	438a      	bics	r2, r1
 8002068:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800206a:	f7fe fd4f 	bl	8000b0c <HAL_GetTick>
 800206e:	0003      	movs	r3, r0
 8002070:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002074:	f7fe fd4a 	bl	8000b0c <HAL_GetTick>
 8002078:	0002      	movs	r2, r0
 800207a:	69bb      	ldr	r3, [r7, #24]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b02      	cmp	r3, #2
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e236      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002086:	4b29      	ldr	r3, [pc, #164]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8002088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800208a:	2202      	movs	r2, #2
 800208c:	4013      	ands	r3, r2
 800208e:	d1f1      	bne.n	8002074 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2204      	movs	r2, #4
 8002096:	4013      	ands	r3, r2
 8002098:	d100      	bne.n	800209c <HAL_RCC_OscConfig+0x2a8>
 800209a:	e0b5      	b.n	8002208 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800209c:	201f      	movs	r0, #31
 800209e:	183b      	adds	r3, r7, r0
 80020a0:	2200      	movs	r2, #0
 80020a2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020a4:	4b21      	ldr	r3, [pc, #132]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 80020a6:	69da      	ldr	r2, [r3, #28]
 80020a8:	2380      	movs	r3, #128	@ 0x80
 80020aa:	055b      	lsls	r3, r3, #21
 80020ac:	4013      	ands	r3, r2
 80020ae:	d110      	bne.n	80020d2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020b0:	4b1e      	ldr	r3, [pc, #120]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 80020b2:	69da      	ldr	r2, [r3, #28]
 80020b4:	4b1d      	ldr	r3, [pc, #116]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 80020b6:	2180      	movs	r1, #128	@ 0x80
 80020b8:	0549      	lsls	r1, r1, #21
 80020ba:	430a      	orrs	r2, r1
 80020bc:	61da      	str	r2, [r3, #28]
 80020be:	4b1b      	ldr	r3, [pc, #108]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 80020c0:	69da      	ldr	r2, [r3, #28]
 80020c2:	2380      	movs	r3, #128	@ 0x80
 80020c4:	055b      	lsls	r3, r3, #21
 80020c6:	4013      	ands	r3, r2
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80020cc:	183b      	adds	r3, r7, r0
 80020ce:	2201      	movs	r2, #1
 80020d0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d2:	4b19      	ldr	r3, [pc, #100]	@ (8002138 <HAL_RCC_OscConfig+0x344>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	2380      	movs	r3, #128	@ 0x80
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	4013      	ands	r3, r2
 80020dc:	d11a      	bne.n	8002114 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020de:	4b16      	ldr	r3, [pc, #88]	@ (8002138 <HAL_RCC_OscConfig+0x344>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	4b15      	ldr	r3, [pc, #84]	@ (8002138 <HAL_RCC_OscConfig+0x344>)
 80020e4:	2180      	movs	r1, #128	@ 0x80
 80020e6:	0049      	lsls	r1, r1, #1
 80020e8:	430a      	orrs	r2, r1
 80020ea:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ec:	f7fe fd0e 	bl	8000b0c <HAL_GetTick>
 80020f0:	0003      	movs	r3, r0
 80020f2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f4:	e008      	b.n	8002108 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f6:	f7fe fd09 	bl	8000b0c <HAL_GetTick>
 80020fa:	0002      	movs	r2, r0
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b64      	cmp	r3, #100	@ 0x64
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e1f5      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002108:	4b0b      	ldr	r3, [pc, #44]	@ (8002138 <HAL_RCC_OscConfig+0x344>)
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	2380      	movs	r3, #128	@ 0x80
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	4013      	ands	r3, r2
 8002112:	d0f0      	beq.n	80020f6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d10f      	bne.n	800213c <HAL_RCC_OscConfig+0x348>
 800211c:	4b03      	ldr	r3, [pc, #12]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 800211e:	6a1a      	ldr	r2, [r3, #32]
 8002120:	4b02      	ldr	r3, [pc, #8]	@ (800212c <HAL_RCC_OscConfig+0x338>)
 8002122:	2101      	movs	r1, #1
 8002124:	430a      	orrs	r2, r1
 8002126:	621a      	str	r2, [r3, #32]
 8002128:	e036      	b.n	8002198 <HAL_RCC_OscConfig+0x3a4>
 800212a:	46c0      	nop			@ (mov r8, r8)
 800212c:	40021000 	.word	0x40021000
 8002130:	fffeffff 	.word	0xfffeffff
 8002134:	fffbffff 	.word	0xfffbffff
 8002138:	40007000 	.word	0x40007000
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d10c      	bne.n	800215e <HAL_RCC_OscConfig+0x36a>
 8002144:	4bca      	ldr	r3, [pc, #808]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002146:	6a1a      	ldr	r2, [r3, #32]
 8002148:	4bc9      	ldr	r3, [pc, #804]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800214a:	2101      	movs	r1, #1
 800214c:	438a      	bics	r2, r1
 800214e:	621a      	str	r2, [r3, #32]
 8002150:	4bc7      	ldr	r3, [pc, #796]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002152:	6a1a      	ldr	r2, [r3, #32]
 8002154:	4bc6      	ldr	r3, [pc, #792]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002156:	2104      	movs	r1, #4
 8002158:	438a      	bics	r2, r1
 800215a:	621a      	str	r2, [r3, #32]
 800215c:	e01c      	b.n	8002198 <HAL_RCC_OscConfig+0x3a4>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	2b05      	cmp	r3, #5
 8002164:	d10c      	bne.n	8002180 <HAL_RCC_OscConfig+0x38c>
 8002166:	4bc2      	ldr	r3, [pc, #776]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002168:	6a1a      	ldr	r2, [r3, #32]
 800216a:	4bc1      	ldr	r3, [pc, #772]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800216c:	2104      	movs	r1, #4
 800216e:	430a      	orrs	r2, r1
 8002170:	621a      	str	r2, [r3, #32]
 8002172:	4bbf      	ldr	r3, [pc, #764]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002174:	6a1a      	ldr	r2, [r3, #32]
 8002176:	4bbe      	ldr	r3, [pc, #760]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002178:	2101      	movs	r1, #1
 800217a:	430a      	orrs	r2, r1
 800217c:	621a      	str	r2, [r3, #32]
 800217e:	e00b      	b.n	8002198 <HAL_RCC_OscConfig+0x3a4>
 8002180:	4bbb      	ldr	r3, [pc, #748]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002182:	6a1a      	ldr	r2, [r3, #32]
 8002184:	4bba      	ldr	r3, [pc, #744]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002186:	2101      	movs	r1, #1
 8002188:	438a      	bics	r2, r1
 800218a:	621a      	str	r2, [r3, #32]
 800218c:	4bb8      	ldr	r3, [pc, #736]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800218e:	6a1a      	ldr	r2, [r3, #32]
 8002190:	4bb7      	ldr	r3, [pc, #732]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002192:	2104      	movs	r1, #4
 8002194:	438a      	bics	r2, r1
 8002196:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d014      	beq.n	80021ca <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021a0:	f7fe fcb4 	bl	8000b0c <HAL_GetTick>
 80021a4:	0003      	movs	r3, r0
 80021a6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a8:	e009      	b.n	80021be <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021aa:	f7fe fcaf 	bl	8000b0c <HAL_GetTick>
 80021ae:	0002      	movs	r2, r0
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	4aaf      	ldr	r2, [pc, #700]	@ (8002474 <HAL_RCC_OscConfig+0x680>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e19a      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021be:	4bac      	ldr	r3, [pc, #688]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	2202      	movs	r2, #2
 80021c4:	4013      	ands	r3, r2
 80021c6:	d0f0      	beq.n	80021aa <HAL_RCC_OscConfig+0x3b6>
 80021c8:	e013      	b.n	80021f2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ca:	f7fe fc9f 	bl	8000b0c <HAL_GetTick>
 80021ce:	0003      	movs	r3, r0
 80021d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d2:	e009      	b.n	80021e8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021d4:	f7fe fc9a 	bl	8000b0c <HAL_GetTick>
 80021d8:	0002      	movs	r2, r0
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	4aa5      	ldr	r2, [pc, #660]	@ (8002474 <HAL_RCC_OscConfig+0x680>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d901      	bls.n	80021e8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e185      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021e8:	4ba1      	ldr	r3, [pc, #644]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80021ea:	6a1b      	ldr	r3, [r3, #32]
 80021ec:	2202      	movs	r2, #2
 80021ee:	4013      	ands	r3, r2
 80021f0:	d1f0      	bne.n	80021d4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021f2:	231f      	movs	r3, #31
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d105      	bne.n	8002208 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021fc:	4b9c      	ldr	r3, [pc, #624]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80021fe:	69da      	ldr	r2, [r3, #28]
 8002200:	4b9b      	ldr	r3, [pc, #620]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002202:	499d      	ldr	r1, [pc, #628]	@ (8002478 <HAL_RCC_OscConfig+0x684>)
 8002204:	400a      	ands	r2, r1
 8002206:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2210      	movs	r2, #16
 800220e:	4013      	ands	r3, r2
 8002210:	d063      	beq.n	80022da <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695b      	ldr	r3, [r3, #20]
 8002216:	2b01      	cmp	r3, #1
 8002218:	d12a      	bne.n	8002270 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800221a:	4b95      	ldr	r3, [pc, #596]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800221c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800221e:	4b94      	ldr	r3, [pc, #592]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002220:	2104      	movs	r1, #4
 8002222:	430a      	orrs	r2, r1
 8002224:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002226:	4b92      	ldr	r3, [pc, #584]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002228:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800222a:	4b91      	ldr	r3, [pc, #580]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800222c:	2101      	movs	r1, #1
 800222e:	430a      	orrs	r2, r1
 8002230:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002232:	f7fe fc6b 	bl	8000b0c <HAL_GetTick>
 8002236:	0003      	movs	r3, r0
 8002238:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800223c:	f7fe fc66 	bl	8000b0c <HAL_GetTick>
 8002240:	0002      	movs	r2, r0
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e152      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800224e:	4b88      	ldr	r3, [pc, #544]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002252:	2202      	movs	r2, #2
 8002254:	4013      	ands	r3, r2
 8002256:	d0f1      	beq.n	800223c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002258:	4b85      	ldr	r3, [pc, #532]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800225a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800225c:	22f8      	movs	r2, #248	@ 0xf8
 800225e:	4393      	bics	r3, r2
 8002260:	0019      	movs	r1, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	00da      	lsls	r2, r3, #3
 8002268:	4b81      	ldr	r3, [pc, #516]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800226a:	430a      	orrs	r2, r1
 800226c:	635a      	str	r2, [r3, #52]	@ 0x34
 800226e:	e034      	b.n	80022da <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	695b      	ldr	r3, [r3, #20]
 8002274:	3305      	adds	r3, #5
 8002276:	d111      	bne.n	800229c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002278:	4b7d      	ldr	r3, [pc, #500]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800227a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800227c:	4b7c      	ldr	r3, [pc, #496]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800227e:	2104      	movs	r1, #4
 8002280:	438a      	bics	r2, r1
 8002282:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002284:	4b7a      	ldr	r3, [pc, #488]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002288:	22f8      	movs	r2, #248	@ 0xf8
 800228a:	4393      	bics	r3, r2
 800228c:	0019      	movs	r1, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	00da      	lsls	r2, r3, #3
 8002294:	4b76      	ldr	r3, [pc, #472]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002296:	430a      	orrs	r2, r1
 8002298:	635a      	str	r2, [r3, #52]	@ 0x34
 800229a:	e01e      	b.n	80022da <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800229c:	4b74      	ldr	r3, [pc, #464]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800229e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022a0:	4b73      	ldr	r3, [pc, #460]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80022a2:	2104      	movs	r1, #4
 80022a4:	430a      	orrs	r2, r1
 80022a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80022a8:	4b71      	ldr	r3, [pc, #452]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80022aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022ac:	4b70      	ldr	r3, [pc, #448]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80022ae:	2101      	movs	r1, #1
 80022b0:	438a      	bics	r2, r1
 80022b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b4:	f7fe fc2a 	bl	8000b0c <HAL_GetTick>
 80022b8:	0003      	movs	r3, r0
 80022ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80022bc:	e008      	b.n	80022d0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80022be:	f7fe fc25 	bl	8000b0c <HAL_GetTick>
 80022c2:	0002      	movs	r2, r0
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e111      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80022d0:	4b67      	ldr	r3, [pc, #412]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80022d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022d4:	2202      	movs	r2, #2
 80022d6:	4013      	ands	r3, r2
 80022d8:	d1f1      	bne.n	80022be <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2220      	movs	r2, #32
 80022e0:	4013      	ands	r3, r2
 80022e2:	d05c      	beq.n	800239e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80022e4:	4b62      	ldr	r3, [pc, #392]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	220c      	movs	r2, #12
 80022ea:	4013      	ands	r3, r2
 80022ec:	2b0c      	cmp	r3, #12
 80022ee:	d00e      	beq.n	800230e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80022f0:	4b5f      	ldr	r3, [pc, #380]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	220c      	movs	r2, #12
 80022f6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d114      	bne.n	8002326 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80022fc:	4b5c      	ldr	r3, [pc, #368]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	23c0      	movs	r3, #192	@ 0xc0
 8002302:	025b      	lsls	r3, r3, #9
 8002304:	401a      	ands	r2, r3
 8002306:	23c0      	movs	r3, #192	@ 0xc0
 8002308:	025b      	lsls	r3, r3, #9
 800230a:	429a      	cmp	r2, r3
 800230c:	d10b      	bne.n	8002326 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800230e:	4b58      	ldr	r3, [pc, #352]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002310:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002312:	2380      	movs	r3, #128	@ 0x80
 8002314:	029b      	lsls	r3, r3, #10
 8002316:	4013      	ands	r3, r2
 8002318:	d040      	beq.n	800239c <HAL_RCC_OscConfig+0x5a8>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d03c      	beq.n	800239c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e0e6      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d01b      	beq.n	8002366 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800232e:	4b50      	ldr	r3, [pc, #320]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002330:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002332:	4b4f      	ldr	r3, [pc, #316]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002334:	2180      	movs	r1, #128	@ 0x80
 8002336:	0249      	lsls	r1, r1, #9
 8002338:	430a      	orrs	r2, r1
 800233a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233c:	f7fe fbe6 	bl	8000b0c <HAL_GetTick>
 8002340:	0003      	movs	r3, r0
 8002342:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002346:	f7fe fbe1 	bl	8000b0c <HAL_GetTick>
 800234a:	0002      	movs	r2, r0
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e0cd      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002358:	4b45      	ldr	r3, [pc, #276]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800235a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800235c:	2380      	movs	r3, #128	@ 0x80
 800235e:	029b      	lsls	r3, r3, #10
 8002360:	4013      	ands	r3, r2
 8002362:	d0f0      	beq.n	8002346 <HAL_RCC_OscConfig+0x552>
 8002364:	e01b      	b.n	800239e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002366:	4b42      	ldr	r3, [pc, #264]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002368:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800236a:	4b41      	ldr	r3, [pc, #260]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800236c:	4943      	ldr	r1, [pc, #268]	@ (800247c <HAL_RCC_OscConfig+0x688>)
 800236e:	400a      	ands	r2, r1
 8002370:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002372:	f7fe fbcb 	bl	8000b0c <HAL_GetTick>
 8002376:	0003      	movs	r3, r0
 8002378:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800237c:	f7fe fbc6 	bl	8000b0c <HAL_GetTick>
 8002380:	0002      	movs	r2, r0
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e0b2      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800238e:	4b38      	ldr	r3, [pc, #224]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002392:	2380      	movs	r3, #128	@ 0x80
 8002394:	029b      	lsls	r3, r3, #10
 8002396:	4013      	ands	r3, r2
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x588>
 800239a:	e000      	b.n	800239e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800239c:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d100      	bne.n	80023a8 <HAL_RCC_OscConfig+0x5b4>
 80023a6:	e0a4      	b.n	80024f2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023a8:	4b31      	ldr	r3, [pc, #196]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	220c      	movs	r2, #12
 80023ae:	4013      	ands	r3, r2
 80023b0:	2b08      	cmp	r3, #8
 80023b2:	d100      	bne.n	80023b6 <HAL_RCC_OscConfig+0x5c2>
 80023b4:	e078      	b.n	80024a8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d14c      	bne.n	8002458 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023be:	4b2c      	ldr	r3, [pc, #176]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80023c4:	492e      	ldr	r1, [pc, #184]	@ (8002480 <HAL_RCC_OscConfig+0x68c>)
 80023c6:	400a      	ands	r2, r1
 80023c8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ca:	f7fe fb9f 	bl	8000b0c <HAL_GetTick>
 80023ce:	0003      	movs	r3, r0
 80023d0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023d2:	e008      	b.n	80023e6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d4:	f7fe fb9a 	bl	8000b0c <HAL_GetTick>
 80023d8:	0002      	movs	r2, r0
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e086      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023e6:	4b22      	ldr	r3, [pc, #136]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	2380      	movs	r3, #128	@ 0x80
 80023ec:	049b      	lsls	r3, r3, #18
 80023ee:	4013      	ands	r3, r2
 80023f0:	d1f0      	bne.n	80023d4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 80023f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f6:	220f      	movs	r2, #15
 80023f8:	4393      	bics	r3, r2
 80023fa:	0019      	movs	r1, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002400:	4b1b      	ldr	r3, [pc, #108]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002402:	430a      	orrs	r2, r1
 8002404:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002406:	4b1a      	ldr	r3, [pc, #104]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	4a1e      	ldr	r2, [pc, #120]	@ (8002484 <HAL_RCC_OscConfig+0x690>)
 800240c:	4013      	ands	r3, r2
 800240e:	0019      	movs	r1, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002418:	431a      	orrs	r2, r3
 800241a:	4b15      	ldr	r3, [pc, #84]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800241c:	430a      	orrs	r2, r1
 800241e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002420:	4b13      	ldr	r3, [pc, #76]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b12      	ldr	r3, [pc, #72]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 8002426:	2180      	movs	r1, #128	@ 0x80
 8002428:	0449      	lsls	r1, r1, #17
 800242a:	430a      	orrs	r2, r1
 800242c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242e:	f7fe fb6d 	bl	8000b0c <HAL_GetTick>
 8002432:	0003      	movs	r3, r0
 8002434:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002438:	f7fe fb68 	bl	8000b0c <HAL_GetTick>
 800243c:	0002      	movs	r2, r0
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e054      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800244a:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	049b      	lsls	r3, r3, #18
 8002452:	4013      	ands	r3, r2
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0x644>
 8002456:	e04c      	b.n	80024f2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002458:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b04      	ldr	r3, [pc, #16]	@ (8002470 <HAL_RCC_OscConfig+0x67c>)
 800245e:	4908      	ldr	r1, [pc, #32]	@ (8002480 <HAL_RCC_OscConfig+0x68c>)
 8002460:	400a      	ands	r2, r1
 8002462:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002464:	f7fe fb52 	bl	8000b0c <HAL_GetTick>
 8002468:	0003      	movs	r3, r0
 800246a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800246c:	e015      	b.n	800249a <HAL_RCC_OscConfig+0x6a6>
 800246e:	46c0      	nop			@ (mov r8, r8)
 8002470:	40021000 	.word	0x40021000
 8002474:	00001388 	.word	0x00001388
 8002478:	efffffff 	.word	0xefffffff
 800247c:	fffeffff 	.word	0xfffeffff
 8002480:	feffffff 	.word	0xfeffffff
 8002484:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002488:	f7fe fb40 	bl	8000b0c <HAL_GetTick>
 800248c:	0002      	movs	r2, r0
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e02c      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800249a:	4b18      	ldr	r3, [pc, #96]	@ (80024fc <HAL_RCC_OscConfig+0x708>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	2380      	movs	r3, #128	@ 0x80
 80024a0:	049b      	lsls	r3, r3, #18
 80024a2:	4013      	ands	r3, r2
 80024a4:	d1f0      	bne.n	8002488 <HAL_RCC_OscConfig+0x694>
 80024a6:	e024      	b.n	80024f2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d101      	bne.n	80024b4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e01f      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80024b4:	4b11      	ldr	r3, [pc, #68]	@ (80024fc <HAL_RCC_OscConfig+0x708>)
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80024ba:	4b10      	ldr	r3, [pc, #64]	@ (80024fc <HAL_RCC_OscConfig+0x708>)
 80024bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024be:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	23c0      	movs	r3, #192	@ 0xc0
 80024c4:	025b      	lsls	r3, r3, #9
 80024c6:	401a      	ands	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d10e      	bne.n	80024ee <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	220f      	movs	r2, #15
 80024d4:	401a      	ands	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024da:	429a      	cmp	r2, r3
 80024dc:	d107      	bne.n	80024ee <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	23f0      	movs	r3, #240	@ 0xf0
 80024e2:	039b      	lsls	r3, r3, #14
 80024e4:	401a      	ands	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d001      	beq.n	80024f2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	0018      	movs	r0, r3
 80024f6:	46bd      	mov	sp, r7
 80024f8:	b008      	add	sp, #32
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40021000 	.word	0x40021000

08002500 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e0bf      	b.n	8002694 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002514:	4b61      	ldr	r3, [pc, #388]	@ (800269c <HAL_RCC_ClockConfig+0x19c>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2201      	movs	r2, #1
 800251a:	4013      	ands	r3, r2
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d911      	bls.n	8002546 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002522:	4b5e      	ldr	r3, [pc, #376]	@ (800269c <HAL_RCC_ClockConfig+0x19c>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2201      	movs	r2, #1
 8002528:	4393      	bics	r3, r2
 800252a:	0019      	movs	r1, r3
 800252c:	4b5b      	ldr	r3, [pc, #364]	@ (800269c <HAL_RCC_ClockConfig+0x19c>)
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	430a      	orrs	r2, r1
 8002532:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002534:	4b59      	ldr	r3, [pc, #356]	@ (800269c <HAL_RCC_ClockConfig+0x19c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2201      	movs	r2, #1
 800253a:	4013      	ands	r3, r2
 800253c:	683a      	ldr	r2, [r7, #0]
 800253e:	429a      	cmp	r2, r3
 8002540:	d001      	beq.n	8002546 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e0a6      	b.n	8002694 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2202      	movs	r2, #2
 800254c:	4013      	ands	r3, r2
 800254e:	d015      	beq.n	800257c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2204      	movs	r2, #4
 8002556:	4013      	ands	r3, r2
 8002558:	d006      	beq.n	8002568 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800255a:	4b51      	ldr	r3, [pc, #324]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	4b50      	ldr	r3, [pc, #320]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 8002560:	21e0      	movs	r1, #224	@ 0xe0
 8002562:	00c9      	lsls	r1, r1, #3
 8002564:	430a      	orrs	r2, r1
 8002566:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002568:	4b4d      	ldr	r3, [pc, #308]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	22f0      	movs	r2, #240	@ 0xf0
 800256e:	4393      	bics	r3, r2
 8002570:	0019      	movs	r1, r3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	4b4a      	ldr	r3, [pc, #296]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 8002578:	430a      	orrs	r2, r1
 800257a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2201      	movs	r2, #1
 8002582:	4013      	ands	r3, r2
 8002584:	d04c      	beq.n	8002620 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b01      	cmp	r3, #1
 800258c:	d107      	bne.n	800259e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258e:	4b44      	ldr	r3, [pc, #272]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	2380      	movs	r3, #128	@ 0x80
 8002594:	029b      	lsls	r3, r3, #10
 8002596:	4013      	ands	r3, r2
 8002598:	d120      	bne.n	80025dc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e07a      	b.n	8002694 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d107      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a6:	4b3e      	ldr	r3, [pc, #248]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	2380      	movs	r3, #128	@ 0x80
 80025ac:	049b      	lsls	r3, r3, #18
 80025ae:	4013      	ands	r3, r2
 80025b0:	d114      	bne.n	80025dc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e06e      	b.n	8002694 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d107      	bne.n	80025ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80025be:	4b38      	ldr	r3, [pc, #224]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 80025c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025c2:	2380      	movs	r3, #128	@ 0x80
 80025c4:	029b      	lsls	r3, r3, #10
 80025c6:	4013      	ands	r3, r2
 80025c8:	d108      	bne.n	80025dc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e062      	b.n	8002694 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ce:	4b34      	ldr	r3, [pc, #208]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2202      	movs	r2, #2
 80025d4:	4013      	ands	r3, r2
 80025d6:	d101      	bne.n	80025dc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e05b      	b.n	8002694 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025dc:	4b30      	ldr	r3, [pc, #192]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	2203      	movs	r2, #3
 80025e2:	4393      	bics	r3, r2
 80025e4:	0019      	movs	r1, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	4b2d      	ldr	r3, [pc, #180]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 80025ec:	430a      	orrs	r2, r1
 80025ee:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025f0:	f7fe fa8c 	bl	8000b0c <HAL_GetTick>
 80025f4:	0003      	movs	r3, r0
 80025f6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f8:	e009      	b.n	800260e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025fa:	f7fe fa87 	bl	8000b0c <HAL_GetTick>
 80025fe:	0002      	movs	r2, r0
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	4a27      	ldr	r2, [pc, #156]	@ (80026a4 <HAL_RCC_ClockConfig+0x1a4>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e042      	b.n	8002694 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260e:	4b24      	ldr	r3, [pc, #144]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	220c      	movs	r2, #12
 8002614:	401a      	ands	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	429a      	cmp	r2, r3
 800261e:	d1ec      	bne.n	80025fa <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002620:	4b1e      	ldr	r3, [pc, #120]	@ (800269c <HAL_RCC_ClockConfig+0x19c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2201      	movs	r2, #1
 8002626:	4013      	ands	r3, r2
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d211      	bcs.n	8002652 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b1b      	ldr	r3, [pc, #108]	@ (800269c <HAL_RCC_ClockConfig+0x19c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2201      	movs	r2, #1
 8002634:	4393      	bics	r3, r2
 8002636:	0019      	movs	r1, r3
 8002638:	4b18      	ldr	r3, [pc, #96]	@ (800269c <HAL_RCC_ClockConfig+0x19c>)
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002640:	4b16      	ldr	r3, [pc, #88]	@ (800269c <HAL_RCC_ClockConfig+0x19c>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2201      	movs	r2, #1
 8002646:	4013      	ands	r3, r2
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	d001      	beq.n	8002652 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e020      	b.n	8002694 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2204      	movs	r2, #4
 8002658:	4013      	ands	r3, r2
 800265a:	d009      	beq.n	8002670 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800265c:	4b10      	ldr	r3, [pc, #64]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	4a11      	ldr	r2, [pc, #68]	@ (80026a8 <HAL_RCC_ClockConfig+0x1a8>)
 8002662:	4013      	ands	r3, r2
 8002664:	0019      	movs	r1, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68da      	ldr	r2, [r3, #12]
 800266a:	4b0d      	ldr	r3, [pc, #52]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 800266c:	430a      	orrs	r2, r1
 800266e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002670:	f000 f820 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8002674:	0001      	movs	r1, r0
 8002676:	4b0a      	ldr	r3, [pc, #40]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a0>)
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	091b      	lsrs	r3, r3, #4
 800267c:	220f      	movs	r2, #15
 800267e:	4013      	ands	r3, r2
 8002680:	4a0a      	ldr	r2, [pc, #40]	@ (80026ac <HAL_RCC_ClockConfig+0x1ac>)
 8002682:	5cd3      	ldrb	r3, [r2, r3]
 8002684:	000a      	movs	r2, r1
 8002686:	40da      	lsrs	r2, r3
 8002688:	4b09      	ldr	r3, [pc, #36]	@ (80026b0 <HAL_RCC_ClockConfig+0x1b0>)
 800268a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800268c:	2003      	movs	r0, #3
 800268e:	f7fe f9f7 	bl	8000a80 <HAL_InitTick>
  
  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	0018      	movs	r0, r3
 8002696:	46bd      	mov	sp, r7
 8002698:	b004      	add	sp, #16
 800269a:	bd80      	pop	{r7, pc}
 800269c:	40022000 	.word	0x40022000
 80026a0:	40021000 	.word	0x40021000
 80026a4:	00001388 	.word	0x00001388
 80026a8:	fffff8ff 	.word	0xfffff8ff
 80026ac:	0800499c 	.word	0x0800499c
 80026b0:	20000008 	.word	0x20000008

080026b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026ba:	2300      	movs	r3, #0
 80026bc:	60fb      	str	r3, [r7, #12]
 80026be:	2300      	movs	r3, #0
 80026c0:	60bb      	str	r3, [r7, #8]
 80026c2:	2300      	movs	r3, #0
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	2300      	movs	r3, #0
 80026c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026ca:	2300      	movs	r3, #0
 80026cc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80026ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002784 <HAL_RCC_GetSysClockFreq+0xd0>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	220c      	movs	r2, #12
 80026d8:	4013      	ands	r3, r2
 80026da:	2b0c      	cmp	r3, #12
 80026dc:	d046      	beq.n	800276c <HAL_RCC_GetSysClockFreq+0xb8>
 80026de:	d848      	bhi.n	8002772 <HAL_RCC_GetSysClockFreq+0xbe>
 80026e0:	2b04      	cmp	r3, #4
 80026e2:	d002      	beq.n	80026ea <HAL_RCC_GetSysClockFreq+0x36>
 80026e4:	2b08      	cmp	r3, #8
 80026e6:	d003      	beq.n	80026f0 <HAL_RCC_GetSysClockFreq+0x3c>
 80026e8:	e043      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026ea:	4b27      	ldr	r3, [pc, #156]	@ (8002788 <HAL_RCC_GetSysClockFreq+0xd4>)
 80026ec:	613b      	str	r3, [r7, #16]
      break;
 80026ee:	e043      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	0c9b      	lsrs	r3, r3, #18
 80026f4:	220f      	movs	r2, #15
 80026f6:	4013      	ands	r3, r2
 80026f8:	4a24      	ldr	r2, [pc, #144]	@ (800278c <HAL_RCC_GetSysClockFreq+0xd8>)
 80026fa:	5cd3      	ldrb	r3, [r2, r3]
 80026fc:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80026fe:	4b21      	ldr	r3, [pc, #132]	@ (8002784 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002702:	220f      	movs	r2, #15
 8002704:	4013      	ands	r3, r2
 8002706:	4a22      	ldr	r2, [pc, #136]	@ (8002790 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002708:	5cd3      	ldrb	r3, [r2, r3]
 800270a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	23c0      	movs	r3, #192	@ 0xc0
 8002710:	025b      	lsls	r3, r3, #9
 8002712:	401a      	ands	r2, r3
 8002714:	2380      	movs	r3, #128	@ 0x80
 8002716:	025b      	lsls	r3, r3, #9
 8002718:	429a      	cmp	r2, r3
 800271a:	d109      	bne.n	8002730 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800271c:	68b9      	ldr	r1, [r7, #8]
 800271e:	481a      	ldr	r0, [pc, #104]	@ (8002788 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002720:	f7fd fcfc 	bl	800011c <__udivsi3>
 8002724:	0003      	movs	r3, r0
 8002726:	001a      	movs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	4353      	muls	r3, r2
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	e01a      	b.n	8002766 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	23c0      	movs	r3, #192	@ 0xc0
 8002734:	025b      	lsls	r3, r3, #9
 8002736:	401a      	ands	r2, r3
 8002738:	23c0      	movs	r3, #192	@ 0xc0
 800273a:	025b      	lsls	r3, r3, #9
 800273c:	429a      	cmp	r2, r3
 800273e:	d109      	bne.n	8002754 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002740:	68b9      	ldr	r1, [r7, #8]
 8002742:	4814      	ldr	r0, [pc, #80]	@ (8002794 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002744:	f7fd fcea 	bl	800011c <__udivsi3>
 8002748:	0003      	movs	r3, r0
 800274a:	001a      	movs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4353      	muls	r3, r2
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	e008      	b.n	8002766 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002754:	68b9      	ldr	r1, [r7, #8]
 8002756:	480c      	ldr	r0, [pc, #48]	@ (8002788 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002758:	f7fd fce0 	bl	800011c <__udivsi3>
 800275c:	0003      	movs	r3, r0
 800275e:	001a      	movs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4353      	muls	r3, r2
 8002764:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	613b      	str	r3, [r7, #16]
      break;
 800276a:	e005      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800276c:	4b09      	ldr	r3, [pc, #36]	@ (8002794 <HAL_RCC_GetSysClockFreq+0xe0>)
 800276e:	613b      	str	r3, [r7, #16]
      break;
 8002770:	e002      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002772:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002774:	613b      	str	r3, [r7, #16]
      break;
 8002776:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002778:	693b      	ldr	r3, [r7, #16]
}
 800277a:	0018      	movs	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	b006      	add	sp, #24
 8002780:	bd80      	pop	{r7, pc}
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	40021000 	.word	0x40021000
 8002788:	007a1200 	.word	0x007a1200
 800278c:	080049b4 	.word	0x080049b4
 8002790:	080049c4 	.word	0x080049c4
 8002794:	02dc6c00 	.word	0x02dc6c00

08002798 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800279c:	4b02      	ldr	r3, [pc, #8]	@ (80027a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800279e:	681b      	ldr	r3, [r3, #0]
}
 80027a0:	0018      	movs	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	46c0      	nop			@ (mov r8, r8)
 80027a8:	20000008 	.word	0x20000008

080027ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80027b0:	f7ff fff2 	bl	8002798 <HAL_RCC_GetHCLKFreq>
 80027b4:	0001      	movs	r1, r0
 80027b6:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	0a1b      	lsrs	r3, r3, #8
 80027bc:	2207      	movs	r2, #7
 80027be:	4013      	ands	r3, r2
 80027c0:	4a04      	ldr	r2, [pc, #16]	@ (80027d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027c2:	5cd3      	ldrb	r3, [r2, r3]
 80027c4:	40d9      	lsrs	r1, r3
 80027c6:	000b      	movs	r3, r1
}    
 80027c8:	0018      	movs	r0, r3
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	46c0      	nop			@ (mov r8, r8)
 80027d0:	40021000 	.word	0x40021000
 80027d4:	080049ac 	.word	0x080049ac

080027d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b086      	sub	sp, #24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	2380      	movs	r3, #128	@ 0x80
 80027ee:	025b      	lsls	r3, r3, #9
 80027f0:	4013      	ands	r3, r2
 80027f2:	d100      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80027f4:	e08e      	b.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80027f6:	2017      	movs	r0, #23
 80027f8:	183b      	adds	r3, r7, r0
 80027fa:	2200      	movs	r2, #0
 80027fc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027fe:	4b6e      	ldr	r3, [pc, #440]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002800:	69da      	ldr	r2, [r3, #28]
 8002802:	2380      	movs	r3, #128	@ 0x80
 8002804:	055b      	lsls	r3, r3, #21
 8002806:	4013      	ands	r3, r2
 8002808:	d110      	bne.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800280a:	4b6b      	ldr	r3, [pc, #428]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800280c:	69da      	ldr	r2, [r3, #28]
 800280e:	4b6a      	ldr	r3, [pc, #424]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002810:	2180      	movs	r1, #128	@ 0x80
 8002812:	0549      	lsls	r1, r1, #21
 8002814:	430a      	orrs	r2, r1
 8002816:	61da      	str	r2, [r3, #28]
 8002818:	4b67      	ldr	r3, [pc, #412]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800281a:	69da      	ldr	r2, [r3, #28]
 800281c:	2380      	movs	r3, #128	@ 0x80
 800281e:	055b      	lsls	r3, r3, #21
 8002820:	4013      	ands	r3, r2
 8002822:	60bb      	str	r3, [r7, #8]
 8002824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002826:	183b      	adds	r3, r7, r0
 8002828:	2201      	movs	r2, #1
 800282a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800282c:	4b63      	ldr	r3, [pc, #396]	@ (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	2380      	movs	r3, #128	@ 0x80
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	4013      	ands	r3, r2
 8002836:	d11a      	bne.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002838:	4b60      	ldr	r3, [pc, #384]	@ (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	4b5f      	ldr	r3, [pc, #380]	@ (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800283e:	2180      	movs	r1, #128	@ 0x80
 8002840:	0049      	lsls	r1, r1, #1
 8002842:	430a      	orrs	r2, r1
 8002844:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002846:	f7fe f961 	bl	8000b0c <HAL_GetTick>
 800284a:	0003      	movs	r3, r0
 800284c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800284e:	e008      	b.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002850:	f7fe f95c 	bl	8000b0c <HAL_GetTick>
 8002854:	0002      	movs	r2, r0
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b64      	cmp	r3, #100	@ 0x64
 800285c:	d901      	bls.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e0a6      	b.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002862:	4b56      	ldr	r3, [pc, #344]	@ (80029bc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	2380      	movs	r3, #128	@ 0x80
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	4013      	ands	r3, r2
 800286c:	d0f0      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800286e:	4b52      	ldr	r3, [pc, #328]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002870:	6a1a      	ldr	r2, [r3, #32]
 8002872:	23c0      	movs	r3, #192	@ 0xc0
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4013      	ands	r3, r2
 8002878:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d034      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	23c0      	movs	r3, #192	@ 0xc0
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4013      	ands	r3, r2
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	429a      	cmp	r2, r3
 800288e:	d02c      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002890:	4b49      	ldr	r3, [pc, #292]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002892:	6a1b      	ldr	r3, [r3, #32]
 8002894:	4a4a      	ldr	r2, [pc, #296]	@ (80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002896:	4013      	ands	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800289a:	4b47      	ldr	r3, [pc, #284]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800289c:	6a1a      	ldr	r2, [r3, #32]
 800289e:	4b46      	ldr	r3, [pc, #280]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028a0:	2180      	movs	r1, #128	@ 0x80
 80028a2:	0249      	lsls	r1, r1, #9
 80028a4:	430a      	orrs	r2, r1
 80028a6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028a8:	4b43      	ldr	r3, [pc, #268]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028aa:	6a1a      	ldr	r2, [r3, #32]
 80028ac:	4b42      	ldr	r3, [pc, #264]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028ae:	4945      	ldr	r1, [pc, #276]	@ (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80028b0:	400a      	ands	r2, r1
 80028b2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80028b4:	4b40      	ldr	r3, [pc, #256]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2201      	movs	r2, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	d013      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c2:	f7fe f923 	bl	8000b0c <HAL_GetTick>
 80028c6:	0003      	movs	r3, r0
 80028c8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028ca:	e009      	b.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028cc:	f7fe f91e 	bl	8000b0c <HAL_GetTick>
 80028d0:	0002      	movs	r2, r0
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	4a3c      	ldr	r2, [pc, #240]	@ (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d901      	bls.n	80028e0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e067      	b.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028e0:	4b35      	ldr	r3, [pc, #212]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028e2:	6a1b      	ldr	r3, [r3, #32]
 80028e4:	2202      	movs	r2, #2
 80028e6:	4013      	ands	r3, r2
 80028e8:	d0f0      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028ea:	4b33      	ldr	r3, [pc, #204]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	4a34      	ldr	r2, [pc, #208]	@ (80029c0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80028f0:	4013      	ands	r3, r2
 80028f2:	0019      	movs	r1, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	4b2f      	ldr	r3, [pc, #188]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80028fa:	430a      	orrs	r2, r1
 80028fc:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028fe:	2317      	movs	r3, #23
 8002900:	18fb      	adds	r3, r7, r3
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b01      	cmp	r3, #1
 8002906:	d105      	bne.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002908:	4b2b      	ldr	r3, [pc, #172]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800290a:	69da      	ldr	r2, [r3, #28]
 800290c:	4b2a      	ldr	r3, [pc, #168]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800290e:	492f      	ldr	r1, [pc, #188]	@ (80029cc <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002910:	400a      	ands	r2, r1
 8002912:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2201      	movs	r2, #1
 800291a:	4013      	ands	r3, r2
 800291c:	d009      	beq.n	8002932 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800291e:	4b26      	ldr	r3, [pc, #152]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	2203      	movs	r2, #3
 8002924:	4393      	bics	r3, r2
 8002926:	0019      	movs	r1, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	4b22      	ldr	r3, [pc, #136]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800292e:	430a      	orrs	r2, r1
 8002930:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2202      	movs	r2, #2
 8002938:	4013      	ands	r3, r2
 800293a:	d009      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800293c:	4b1e      	ldr	r3, [pc, #120]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800293e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002940:	4a23      	ldr	r2, [pc, #140]	@ (80029d0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002942:	4013      	ands	r3, r2
 8002944:	0019      	movs	r1, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	4b1b      	ldr	r3, [pc, #108]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800294c:	430a      	orrs	r2, r1
 800294e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2220      	movs	r2, #32
 8002956:	4013      	ands	r3, r2
 8002958:	d009      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800295a:	4b17      	ldr	r3, [pc, #92]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	2210      	movs	r2, #16
 8002960:	4393      	bics	r3, r2
 8002962:	0019      	movs	r1, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691a      	ldr	r2, [r3, #16]
 8002968:	4b13      	ldr	r3, [pc, #76]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800296a:	430a      	orrs	r2, r1
 800296c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	2380      	movs	r3, #128	@ 0x80
 8002974:	029b      	lsls	r3, r3, #10
 8002976:	4013      	ands	r3, r2
 8002978:	d009      	beq.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800297a:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	2280      	movs	r2, #128	@ 0x80
 8002980:	4393      	bics	r3, r2
 8002982:	0019      	movs	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699a      	ldr	r2, [r3, #24]
 8002988:	4b0b      	ldr	r3, [pc, #44]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800298a:	430a      	orrs	r2, r1
 800298c:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	2380      	movs	r3, #128	@ 0x80
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	4013      	ands	r3, r2
 8002998:	d009      	beq.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800299a:	4b07      	ldr	r3, [pc, #28]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	2240      	movs	r2, #64	@ 0x40
 80029a0:	4393      	bics	r3, r2
 80029a2:	0019      	movs	r1, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	695a      	ldr	r2, [r3, #20]
 80029a8:	4b03      	ldr	r3, [pc, #12]	@ (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80029aa:	430a      	orrs	r2, r1
 80029ac:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	0018      	movs	r0, r3
 80029b2:	46bd      	mov	sp, r7
 80029b4:	b006      	add	sp, #24
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40021000 	.word	0x40021000
 80029bc:	40007000 	.word	0x40007000
 80029c0:	fffffcff 	.word	0xfffffcff
 80029c4:	fffeffff 	.word	0xfffeffff
 80029c8:	00001388 	.word	0x00001388
 80029cc:	efffffff 	.word	0xefffffff
 80029d0:	fffcffff 	.word	0xfffcffff

080029d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d101      	bne.n	80029e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e044      	b.n	8002a70 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d107      	bne.n	80029fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2278      	movs	r2, #120	@ 0x78
 80029f2:	2100      	movs	r1, #0
 80029f4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	0018      	movs	r0, r3
 80029fa:	f7fd ff87 	bl	800090c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2224      	movs	r2, #36	@ 0x24
 8002a02:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2101      	movs	r1, #1
 8002a10:	438a      	bics	r2, r1
 8002a12:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d003      	beq.n	8002a24 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	0018      	movs	r0, r3
 8002a20:	f000 fd50 	bl	80034c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	0018      	movs	r0, r3
 8002a28:	f000 fbc4 	bl	80031b4 <UART_SetConfig>
 8002a2c:	0003      	movs	r3, r0
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d101      	bne.n	8002a36 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e01c      	b.n	8002a70 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685a      	ldr	r2, [r3, #4]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	490d      	ldr	r1, [pc, #52]	@ (8002a78 <HAL_UART_Init+0xa4>)
 8002a42:	400a      	ands	r2, r1
 8002a44:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	212a      	movs	r1, #42	@ 0x2a
 8002a52:	438a      	bics	r2, r1
 8002a54:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2101      	movs	r1, #1
 8002a62:	430a      	orrs	r2, r1
 8002a64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f000 fddf 	bl	800362c <UART_CheckIdleState>
 8002a6e:	0003      	movs	r3, r0
}
 8002a70:	0018      	movs	r0, r3
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b002      	add	sp, #8
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	ffffb7ff 	.word	0xffffb7ff

08002a7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08a      	sub	sp, #40	@ 0x28
 8002a80:	af02      	add	r7, sp, #8
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	1dbb      	adds	r3, r7, #6
 8002a8a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a90:	2b20      	cmp	r3, #32
 8002a92:	d000      	beq.n	8002a96 <HAL_UART_Transmit+0x1a>
 8002a94:	e08c      	b.n	8002bb0 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d003      	beq.n	8002aa4 <HAL_UART_Transmit+0x28>
 8002a9c:	1dbb      	adds	r3, r7, #6
 8002a9e:	881b      	ldrh	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d101      	bne.n	8002aa8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e084      	b.n	8002bb2 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	2380      	movs	r3, #128	@ 0x80
 8002aae:	015b      	lsls	r3, r3, #5
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d109      	bne.n	8002ac8 <HAL_UART_Transmit+0x4c>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d105      	bne.n	8002ac8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	d001      	beq.n	8002ac8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e074      	b.n	8002bb2 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2284      	movs	r2, #132	@ 0x84
 8002acc:	2100      	movs	r1, #0
 8002ace:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2221      	movs	r2, #33	@ 0x21
 8002ad4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ad6:	f7fe f819 	bl	8000b0c <HAL_GetTick>
 8002ada:	0003      	movs	r3, r0
 8002adc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	1dba      	adds	r2, r7, #6
 8002ae2:	2150      	movs	r1, #80	@ 0x50
 8002ae4:	8812      	ldrh	r2, [r2, #0]
 8002ae6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	1dba      	adds	r2, r7, #6
 8002aec:	2152      	movs	r1, #82	@ 0x52
 8002aee:	8812      	ldrh	r2, [r2, #0]
 8002af0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	689a      	ldr	r2, [r3, #8]
 8002af6:	2380      	movs	r3, #128	@ 0x80
 8002af8:	015b      	lsls	r3, r3, #5
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d108      	bne.n	8002b10 <HAL_UART_Transmit+0x94>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d104      	bne.n	8002b10 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	61bb      	str	r3, [r7, #24]
 8002b0e:	e003      	b.n	8002b18 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b18:	e02f      	b.n	8002b7a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	0013      	movs	r3, r2
 8002b24:	2200      	movs	r2, #0
 8002b26:	2180      	movs	r1, #128	@ 0x80
 8002b28:	f000 fe28 	bl	800377c <UART_WaitOnFlagUntilTimeout>
 8002b2c:	1e03      	subs	r3, r0, #0
 8002b2e:	d004      	beq.n	8002b3a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2220      	movs	r2, #32
 8002b34:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e03b      	b.n	8002bb2 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10b      	bne.n	8002b58 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	881a      	ldrh	r2, [r3, #0]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	05d2      	lsls	r2, r2, #23
 8002b4a:	0dd2      	lsrs	r2, r2, #23
 8002b4c:	b292      	uxth	r2, r2
 8002b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	3302      	adds	r3, #2
 8002b54:	61bb      	str	r3, [r7, #24]
 8002b56:	e007      	b.n	8002b68 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	781a      	ldrb	r2, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	3301      	adds	r3, #1
 8002b66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2252      	movs	r2, #82	@ 0x52
 8002b6c:	5a9b      	ldrh	r3, [r3, r2]
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	3b01      	subs	r3, #1
 8002b72:	b299      	uxth	r1, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2252      	movs	r2, #82	@ 0x52
 8002b78:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2252      	movs	r2, #82	@ 0x52
 8002b7e:	5a9b      	ldrh	r3, [r3, r2]
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1c9      	bne.n	8002b1a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	9300      	str	r3, [sp, #0]
 8002b8e:	0013      	movs	r3, r2
 8002b90:	2200      	movs	r2, #0
 8002b92:	2140      	movs	r1, #64	@ 0x40
 8002b94:	f000 fdf2 	bl	800377c <UART_WaitOnFlagUntilTimeout>
 8002b98:	1e03      	subs	r3, r0, #0
 8002b9a:	d004      	beq.n	8002ba6 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e005      	b.n	8002bb2 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e000      	b.n	8002bb2 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002bb0:	2302      	movs	r3, #2
  }
}
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	b008      	add	sp, #32
 8002bb8:	bd80      	pop	{r7, pc}
	...

08002bbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002bbc:	b590      	push	{r4, r7, lr}
 8002bbe:	b0ab      	sub	sp, #172	@ 0xac
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	69db      	ldr	r3, [r3, #28]
 8002bca:	22a4      	movs	r2, #164	@ 0xa4
 8002bcc:	18b9      	adds	r1, r7, r2
 8002bce:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	20a0      	movs	r0, #160	@ 0xa0
 8002bd8:	1839      	adds	r1, r7, r0
 8002bda:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	219c      	movs	r1, #156	@ 0x9c
 8002be4:	1879      	adds	r1, r7, r1
 8002be6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002be8:	0011      	movs	r1, r2
 8002bea:	18bb      	adds	r3, r7, r2
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a99      	ldr	r2, [pc, #612]	@ (8002e54 <HAL_UART_IRQHandler+0x298>)
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	2298      	movs	r2, #152	@ 0x98
 8002bf4:	18bc      	adds	r4, r7, r2
 8002bf6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002bf8:	18bb      	adds	r3, r7, r2
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d114      	bne.n	8002c2a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c00:	187b      	adds	r3, r7, r1
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2220      	movs	r2, #32
 8002c06:	4013      	ands	r3, r2
 8002c08:	d00f      	beq.n	8002c2a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c0a:	183b      	adds	r3, r7, r0
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	4013      	ands	r3, r2
 8002c12:	d00a      	beq.n	8002c2a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d100      	bne.n	8002c1e <HAL_UART_IRQHandler+0x62>
 8002c1c:	e29e      	b.n	800315c <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	0010      	movs	r0, r2
 8002c26:	4798      	blx	r3
      }
      return;
 8002c28:	e298      	b.n	800315c <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002c2a:	2398      	movs	r3, #152	@ 0x98
 8002c2c:	18fb      	adds	r3, r7, r3
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d100      	bne.n	8002c36 <HAL_UART_IRQHandler+0x7a>
 8002c34:	e114      	b.n	8002e60 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002c36:	239c      	movs	r3, #156	@ 0x9c
 8002c38:	18fb      	adds	r3, r7, r3
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	4013      	ands	r3, r2
 8002c40:	d106      	bne.n	8002c50 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002c42:	23a0      	movs	r3, #160	@ 0xa0
 8002c44:	18fb      	adds	r3, r7, r3
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a83      	ldr	r2, [pc, #524]	@ (8002e58 <HAL_UART_IRQHandler+0x29c>)
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	d100      	bne.n	8002c50 <HAL_UART_IRQHandler+0x94>
 8002c4e:	e107      	b.n	8002e60 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002c50:	23a4      	movs	r3, #164	@ 0xa4
 8002c52:	18fb      	adds	r3, r7, r3
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2201      	movs	r2, #1
 8002c58:	4013      	ands	r3, r2
 8002c5a:	d012      	beq.n	8002c82 <HAL_UART_IRQHandler+0xc6>
 8002c5c:	23a0      	movs	r3, #160	@ 0xa0
 8002c5e:	18fb      	adds	r3, r7, r3
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	2380      	movs	r3, #128	@ 0x80
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	4013      	ands	r3, r2
 8002c68:	d00b      	beq.n	8002c82 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2284      	movs	r2, #132	@ 0x84
 8002c76:	589b      	ldr	r3, [r3, r2]
 8002c78:	2201      	movs	r2, #1
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2184      	movs	r1, #132	@ 0x84
 8002c80:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002c82:	23a4      	movs	r3, #164	@ 0xa4
 8002c84:	18fb      	adds	r3, r7, r3
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2202      	movs	r2, #2
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d011      	beq.n	8002cb2 <HAL_UART_IRQHandler+0xf6>
 8002c8e:	239c      	movs	r3, #156	@ 0x9c
 8002c90:	18fb      	adds	r3, r7, r3
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2201      	movs	r2, #1
 8002c96:	4013      	ands	r3, r2
 8002c98:	d00b      	beq.n	8002cb2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2284      	movs	r2, #132	@ 0x84
 8002ca6:	589b      	ldr	r3, [r3, r2]
 8002ca8:	2204      	movs	r2, #4
 8002caa:	431a      	orrs	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2184      	movs	r1, #132	@ 0x84
 8002cb0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002cb2:	23a4      	movs	r3, #164	@ 0xa4
 8002cb4:	18fb      	adds	r3, r7, r3
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2204      	movs	r2, #4
 8002cba:	4013      	ands	r3, r2
 8002cbc:	d011      	beq.n	8002ce2 <HAL_UART_IRQHandler+0x126>
 8002cbe:	239c      	movs	r3, #156	@ 0x9c
 8002cc0:	18fb      	adds	r3, r7, r3
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	d00b      	beq.n	8002ce2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2204      	movs	r2, #4
 8002cd0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2284      	movs	r2, #132	@ 0x84
 8002cd6:	589b      	ldr	r3, [r3, r2]
 8002cd8:	2202      	movs	r2, #2
 8002cda:	431a      	orrs	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2184      	movs	r1, #132	@ 0x84
 8002ce0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002ce2:	23a4      	movs	r3, #164	@ 0xa4
 8002ce4:	18fb      	adds	r3, r7, r3
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2208      	movs	r2, #8
 8002cea:	4013      	ands	r3, r2
 8002cec:	d017      	beq.n	8002d1e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002cee:	23a0      	movs	r3, #160	@ 0xa0
 8002cf0:	18fb      	adds	r3, r7, r3
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d105      	bne.n	8002d06 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002cfa:	239c      	movs	r3, #156	@ 0x9c
 8002cfc:	18fb      	adds	r3, r7, r3
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2201      	movs	r2, #1
 8002d02:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002d04:	d00b      	beq.n	8002d1e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2208      	movs	r2, #8
 8002d0c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2284      	movs	r2, #132	@ 0x84
 8002d12:	589b      	ldr	r3, [r3, r2]
 8002d14:	2208      	movs	r2, #8
 8002d16:	431a      	orrs	r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2184      	movs	r1, #132	@ 0x84
 8002d1c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002d1e:	23a4      	movs	r3, #164	@ 0xa4
 8002d20:	18fb      	adds	r3, r7, r3
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	2380      	movs	r3, #128	@ 0x80
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d013      	beq.n	8002d54 <HAL_UART_IRQHandler+0x198>
 8002d2c:	23a0      	movs	r3, #160	@ 0xa0
 8002d2e:	18fb      	adds	r3, r7, r3
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	2380      	movs	r3, #128	@ 0x80
 8002d34:	04db      	lsls	r3, r3, #19
 8002d36:	4013      	ands	r3, r2
 8002d38:	d00c      	beq.n	8002d54 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2280      	movs	r2, #128	@ 0x80
 8002d40:	0112      	lsls	r2, r2, #4
 8002d42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2284      	movs	r2, #132	@ 0x84
 8002d48:	589b      	ldr	r3, [r3, r2]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	431a      	orrs	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2184      	movs	r1, #132	@ 0x84
 8002d52:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2284      	movs	r2, #132	@ 0x84
 8002d58:	589b      	ldr	r3, [r3, r2]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d100      	bne.n	8002d60 <HAL_UART_IRQHandler+0x1a4>
 8002d5e:	e1ff      	b.n	8003160 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002d60:	23a4      	movs	r3, #164	@ 0xa4
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	2220      	movs	r2, #32
 8002d68:	4013      	ands	r3, r2
 8002d6a:	d00e      	beq.n	8002d8a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002d6c:	23a0      	movs	r3, #160	@ 0xa0
 8002d6e:	18fb      	adds	r3, r7, r3
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	2220      	movs	r2, #32
 8002d74:	4013      	ands	r3, r2
 8002d76:	d008      	beq.n	8002d8a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d004      	beq.n	8002d8a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	0010      	movs	r0, r2
 8002d88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2284      	movs	r2, #132	@ 0x84
 8002d8e:	589b      	ldr	r3, [r3, r2]
 8002d90:	2194      	movs	r1, #148	@ 0x94
 8002d92:	187a      	adds	r2, r7, r1
 8002d94:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	2240      	movs	r2, #64	@ 0x40
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b40      	cmp	r3, #64	@ 0x40
 8002da2:	d004      	beq.n	8002dae <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002da4:	187b      	adds	r3, r7, r1
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2228      	movs	r2, #40	@ 0x28
 8002daa:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002dac:	d047      	beq.n	8002e3e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	0018      	movs	r0, r3
 8002db2:	f000 fd53 	bl	800385c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	2240      	movs	r2, #64	@ 0x40
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	2b40      	cmp	r3, #64	@ 0x40
 8002dc2:	d137      	bne.n	8002e34 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dc4:	f3ef 8310 	mrs	r3, PRIMASK
 8002dc8:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8002dca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002dcc:	2090      	movs	r0, #144	@ 0x90
 8002dce:	183a      	adds	r2, r7, r0
 8002dd0:	6013      	str	r3, [r2, #0]
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dd6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dd8:	f383 8810 	msr	PRIMASK, r3
}
 8002ddc:	46c0      	nop			@ (mov r8, r8)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689a      	ldr	r2, [r3, #8]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2140      	movs	r1, #64	@ 0x40
 8002dea:	438a      	bics	r2, r1
 8002dec:	609a      	str	r2, [r3, #8]
 8002dee:	183b      	adds	r3, r7, r0
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002df6:	f383 8810 	msr	PRIMASK, r3
}
 8002dfa:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d012      	beq.n	8002e2a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e08:	4a14      	ldr	r2, [pc, #80]	@ (8002e5c <HAL_UART_IRQHandler+0x2a0>)
 8002e0a:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e10:	0018      	movs	r0, r3
 8002e12:	f7fe fe31 	bl	8001a78 <HAL_DMA_Abort_IT>
 8002e16:	1e03      	subs	r3, r0, #0
 8002e18:	d01a      	beq.n	8002e50 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e24:	0018      	movs	r0, r3
 8002e26:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e28:	e012      	b.n	8002e50 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 f9ad 	bl	800318c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e32:	e00d      	b.n	8002e50 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	0018      	movs	r0, r3
 8002e38:	f000 f9a8 	bl	800318c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e3c:	e008      	b.n	8002e50 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	0018      	movs	r0, r3
 8002e42:	f000 f9a3 	bl	800318c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2284      	movs	r2, #132	@ 0x84
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002e4e:	e187      	b.n	8003160 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e50:	46c0      	nop			@ (mov r8, r8)
    return;
 8002e52:	e185      	b.n	8003160 <HAL_UART_IRQHandler+0x5a4>
 8002e54:	0000080f 	.word	0x0000080f
 8002e58:	04000120 	.word	0x04000120
 8002e5c:	08003925 	.word	0x08003925

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d000      	beq.n	8002e6a <HAL_UART_IRQHandler+0x2ae>
 8002e68:	e139      	b.n	80030de <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002e6a:	23a4      	movs	r3, #164	@ 0xa4
 8002e6c:	18fb      	adds	r3, r7, r3
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	2210      	movs	r2, #16
 8002e72:	4013      	ands	r3, r2
 8002e74:	d100      	bne.n	8002e78 <HAL_UART_IRQHandler+0x2bc>
 8002e76:	e132      	b.n	80030de <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002e78:	23a0      	movs	r3, #160	@ 0xa0
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2210      	movs	r2, #16
 8002e80:	4013      	ands	r3, r2
 8002e82:	d100      	bne.n	8002e86 <HAL_UART_IRQHandler+0x2ca>
 8002e84:	e12b      	b.n	80030de <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2210      	movs	r2, #16
 8002e8c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	2240      	movs	r2, #64	@ 0x40
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b40      	cmp	r3, #64	@ 0x40
 8002e9a:	d000      	beq.n	8002e9e <HAL_UART_IRQHandler+0x2e2>
 8002e9c:	e09f      	b.n	8002fde <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685a      	ldr	r2, [r3, #4]
 8002ea6:	217e      	movs	r1, #126	@ 0x7e
 8002ea8:	187b      	adds	r3, r7, r1
 8002eaa:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002eac:	187b      	adds	r3, r7, r1
 8002eae:	881b      	ldrh	r3, [r3, #0]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d100      	bne.n	8002eb6 <HAL_UART_IRQHandler+0x2fa>
 8002eb4:	e156      	b.n	8003164 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2258      	movs	r2, #88	@ 0x58
 8002eba:	5a9b      	ldrh	r3, [r3, r2]
 8002ebc:	187a      	adds	r2, r7, r1
 8002ebe:	8812      	ldrh	r2, [r2, #0]
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d300      	bcc.n	8002ec6 <HAL_UART_IRQHandler+0x30a>
 8002ec4:	e14e      	b.n	8003164 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	187a      	adds	r2, r7, r1
 8002eca:	215a      	movs	r1, #90	@ 0x5a
 8002ecc:	8812      	ldrh	r2, [r2, #0]
 8002ece:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ed4:	699b      	ldr	r3, [r3, #24]
 8002ed6:	2b20      	cmp	r3, #32
 8002ed8:	d06f      	beq.n	8002fba <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eda:	f3ef 8310 	mrs	r3, PRIMASK
 8002ede:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ee2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eea:	f383 8810 	msr	PRIMASK, r3
}
 8002eee:	46c0      	nop			@ (mov r8, r8)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	499e      	ldr	r1, [pc, #632]	@ (8003174 <HAL_UART_IRQHandler+0x5b8>)
 8002efc:	400a      	ands	r2, r1
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f02:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f06:	f383 8810 	msr	PRIMASK, r3
}
 8002f0a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f0c:	f3ef 8310 	mrs	r3, PRIMASK
 8002f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8002f12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f14:	677b      	str	r3, [r7, #116]	@ 0x74
 8002f16:	2301      	movs	r3, #1
 8002f18:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f1c:	f383 8810 	msr	PRIMASK, r3
}
 8002f20:	46c0      	nop			@ (mov r8, r8)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	438a      	bics	r2, r1
 8002f30:	609a      	str	r2, [r3, #8]
 8002f32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f34:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f38:	f383 8810 	msr	PRIMASK, r3
}
 8002f3c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f3e:	f3ef 8310 	mrs	r3, PRIMASK
 8002f42:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002f44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f46:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f48:	2301      	movs	r3, #1
 8002f4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f4e:	f383 8810 	msr	PRIMASK, r3
}
 8002f52:	46c0      	nop			@ (mov r8, r8)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	689a      	ldr	r2, [r3, #8]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2140      	movs	r1, #64	@ 0x40
 8002f60:	438a      	bics	r2, r1
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f66:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f6a:	f383 8810 	msr	PRIMASK, r3
}
 8002f6e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2280      	movs	r2, #128	@ 0x80
 8002f74:	2120      	movs	r1, #32
 8002f76:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f7e:	f3ef 8310 	mrs	r3, PRIMASK
 8002f82:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002f84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f86:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002f88:	2301      	movs	r3, #1
 8002f8a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f8e:	f383 8810 	msr	PRIMASK, r3
}
 8002f92:	46c0      	nop			@ (mov r8, r8)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2110      	movs	r1, #16
 8002fa0:	438a      	bics	r2, r1
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fa6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002faa:	f383 8810 	msr	PRIMASK, r3
}
 8002fae:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fb4:	0018      	movs	r0, r3
 8002fb6:	f7fe fd27 	bl	8001a08 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2202      	movs	r2, #2
 8002fbe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2258      	movs	r2, #88	@ 0x58
 8002fc4:	5a9a      	ldrh	r2, [r3, r2]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	215a      	movs	r1, #90	@ 0x5a
 8002fca:	5a5b      	ldrh	r3, [r3, r1]
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	0011      	movs	r1, r2
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	f000 f8e0 	bl	800319c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002fdc:	e0c2      	b.n	8003164 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2258      	movs	r2, #88	@ 0x58
 8002fe2:	5a99      	ldrh	r1, [r3, r2]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	225a      	movs	r2, #90	@ 0x5a
 8002fe8:	5a9b      	ldrh	r3, [r3, r2]
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	208e      	movs	r0, #142	@ 0x8e
 8002fee:	183b      	adds	r3, r7, r0
 8002ff0:	1a8a      	subs	r2, r1, r2
 8002ff2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	225a      	movs	r2, #90	@ 0x5a
 8002ff8:	5a9b      	ldrh	r3, [r3, r2]
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d100      	bne.n	8003002 <HAL_UART_IRQHandler+0x446>
 8003000:	e0b2      	b.n	8003168 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 8003002:	183b      	adds	r3, r7, r0
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d100      	bne.n	800300c <HAL_UART_IRQHandler+0x450>
 800300a:	e0ad      	b.n	8003168 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800300c:	f3ef 8310 	mrs	r3, PRIMASK
 8003010:	60fb      	str	r3, [r7, #12]
  return(result);
 8003012:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003014:	2488      	movs	r4, #136	@ 0x88
 8003016:	193a      	adds	r2, r7, r4
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	2301      	movs	r3, #1
 800301c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	f383 8810 	msr	PRIMASK, r3
}
 8003024:	46c0      	nop			@ (mov r8, r8)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4951      	ldr	r1, [pc, #324]	@ (8003178 <HAL_UART_IRQHandler+0x5bc>)
 8003032:	400a      	ands	r2, r1
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	193b      	adds	r3, r7, r4
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	f383 8810 	msr	PRIMASK, r3
}
 8003042:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003044:	f3ef 8310 	mrs	r3, PRIMASK
 8003048:	61bb      	str	r3, [r7, #24]
  return(result);
 800304a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800304c:	2484      	movs	r4, #132	@ 0x84
 800304e:	193a      	adds	r2, r7, r4
 8003050:	6013      	str	r3, [r2, #0]
 8003052:	2301      	movs	r3, #1
 8003054:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	f383 8810 	msr	PRIMASK, r3
}
 800305c:	46c0      	nop			@ (mov r8, r8)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2101      	movs	r1, #1
 800306a:	438a      	bics	r2, r1
 800306c:	609a      	str	r2, [r3, #8]
 800306e:	193b      	adds	r3, r7, r4
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003074:	6a3b      	ldr	r3, [r7, #32]
 8003076:	f383 8810 	msr	PRIMASK, r3
}
 800307a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2280      	movs	r2, #128	@ 0x80
 8003080:	2120      	movs	r1, #32
 8003082:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003090:	f3ef 8310 	mrs	r3, PRIMASK
 8003094:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003098:	2480      	movs	r4, #128	@ 0x80
 800309a:	193a      	adds	r2, r7, r4
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	2301      	movs	r3, #1
 80030a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030a4:	f383 8810 	msr	PRIMASK, r3
}
 80030a8:	46c0      	nop			@ (mov r8, r8)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2110      	movs	r1, #16
 80030b6:	438a      	bics	r2, r1
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	193b      	adds	r3, r7, r4
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030c2:	f383 8810 	msr	PRIMASK, r3
}
 80030c6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2202      	movs	r2, #2
 80030cc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030ce:	183b      	adds	r3, r7, r0
 80030d0:	881a      	ldrh	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	0011      	movs	r1, r2
 80030d6:	0018      	movs	r0, r3
 80030d8:	f000 f860 	bl	800319c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80030dc:	e044      	b.n	8003168 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80030de:	23a4      	movs	r3, #164	@ 0xa4
 80030e0:	18fb      	adds	r3, r7, r3
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	2380      	movs	r3, #128	@ 0x80
 80030e6:	035b      	lsls	r3, r3, #13
 80030e8:	4013      	ands	r3, r2
 80030ea:	d010      	beq.n	800310e <HAL_UART_IRQHandler+0x552>
 80030ec:	239c      	movs	r3, #156	@ 0x9c
 80030ee:	18fb      	adds	r3, r7, r3
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	2380      	movs	r3, #128	@ 0x80
 80030f4:	03db      	lsls	r3, r3, #15
 80030f6:	4013      	ands	r3, r2
 80030f8:	d009      	beq.n	800310e <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2280      	movs	r2, #128	@ 0x80
 8003100:	0352      	lsls	r2, r2, #13
 8003102:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	0018      	movs	r0, r3
 8003108:	f000 fc4e 	bl	80039a8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800310c:	e02f      	b.n	800316e <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800310e:	23a4      	movs	r3, #164	@ 0xa4
 8003110:	18fb      	adds	r3, r7, r3
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2280      	movs	r2, #128	@ 0x80
 8003116:	4013      	ands	r3, r2
 8003118:	d00f      	beq.n	800313a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800311a:	23a0      	movs	r3, #160	@ 0xa0
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2280      	movs	r2, #128	@ 0x80
 8003122:	4013      	ands	r3, r2
 8003124:	d009      	beq.n	800313a <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800312a:	2b00      	cmp	r3, #0
 800312c:	d01e      	beq.n	800316c <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003132:	687a      	ldr	r2, [r7, #4]
 8003134:	0010      	movs	r0, r2
 8003136:	4798      	blx	r3
    }
    return;
 8003138:	e018      	b.n	800316c <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800313a:	23a4      	movs	r3, #164	@ 0xa4
 800313c:	18fb      	adds	r3, r7, r3
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2240      	movs	r2, #64	@ 0x40
 8003142:	4013      	ands	r3, r2
 8003144:	d013      	beq.n	800316e <HAL_UART_IRQHandler+0x5b2>
 8003146:	23a0      	movs	r3, #160	@ 0xa0
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2240      	movs	r2, #64	@ 0x40
 800314e:	4013      	ands	r3, r2
 8003150:	d00d      	beq.n	800316e <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	0018      	movs	r0, r3
 8003156:	f000 fbfc 	bl	8003952 <UART_EndTransmit_IT>
    return;
 800315a:	e008      	b.n	800316e <HAL_UART_IRQHandler+0x5b2>
      return;
 800315c:	46c0      	nop			@ (mov r8, r8)
 800315e:	e006      	b.n	800316e <HAL_UART_IRQHandler+0x5b2>
    return;
 8003160:	46c0      	nop			@ (mov r8, r8)
 8003162:	e004      	b.n	800316e <HAL_UART_IRQHandler+0x5b2>
      return;
 8003164:	46c0      	nop			@ (mov r8, r8)
 8003166:	e002      	b.n	800316e <HAL_UART_IRQHandler+0x5b2>
      return;
 8003168:	46c0      	nop			@ (mov r8, r8)
 800316a:	e000      	b.n	800316e <HAL_UART_IRQHandler+0x5b2>
    return;
 800316c:	46c0      	nop			@ (mov r8, r8)
  }

}
 800316e:	46bd      	mov	sp, r7
 8003170:	b02b      	add	sp, #172	@ 0xac
 8003172:	bd90      	pop	{r4, r7, pc}
 8003174:	fffffeff 	.word	0xfffffeff
 8003178:	fffffedf 	.word	0xfffffedf

0800317c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003184:	46c0      	nop			@ (mov r8, r8)
 8003186:	46bd      	mov	sp, r7
 8003188:	b002      	add	sp, #8
 800318a:	bd80      	pop	{r7, pc}

0800318c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003194:	46c0      	nop			@ (mov r8, r8)
 8003196:	46bd      	mov	sp, r7
 8003198:	b002      	add	sp, #8
 800319a:	bd80      	pop	{r7, pc}

0800319c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	000a      	movs	r2, r1
 80031a6:	1cbb      	adds	r3, r7, #2
 80031a8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80031aa:	46c0      	nop			@ (mov r8, r8)
 80031ac:	46bd      	mov	sp, r7
 80031ae:	b002      	add	sp, #8
 80031b0:	bd80      	pop	{r7, pc}
	...

080031b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b088      	sub	sp, #32
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80031bc:	231e      	movs	r3, #30
 80031be:	18fb      	adds	r3, r7, r3
 80031c0:	2200      	movs	r2, #0
 80031c2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	691b      	ldr	r3, [r3, #16]
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	4313      	orrs	r3, r2
 80031da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4aaf      	ldr	r2, [pc, #700]	@ (80034a0 <UART_SetConfig+0x2ec>)
 80031e4:	4013      	ands	r3, r2
 80031e6:	0019      	movs	r1, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	4aaa      	ldr	r2, [pc, #680]	@ (80034a4 <UART_SetConfig+0x2f0>)
 80031fa:	4013      	ands	r3, r2
 80031fc:	0019      	movs	r1, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	68da      	ldr	r2, [r3, #12]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a1b      	ldr	r3, [r3, #32]
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	4313      	orrs	r3, r2
 8003218:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	4aa1      	ldr	r2, [pc, #644]	@ (80034a8 <UART_SetConfig+0x2f4>)
 8003222:	4013      	ands	r3, r2
 8003224:	0019      	movs	r1, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	430a      	orrs	r2, r1
 800322e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a9d      	ldr	r2, [pc, #628]	@ (80034ac <UART_SetConfig+0x2f8>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d127      	bne.n	800328a <UART_SetConfig+0xd6>
 800323a:	4b9d      	ldr	r3, [pc, #628]	@ (80034b0 <UART_SetConfig+0x2fc>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323e:	2203      	movs	r2, #3
 8003240:	4013      	ands	r3, r2
 8003242:	2b03      	cmp	r3, #3
 8003244:	d00d      	beq.n	8003262 <UART_SetConfig+0xae>
 8003246:	d81b      	bhi.n	8003280 <UART_SetConfig+0xcc>
 8003248:	2b02      	cmp	r3, #2
 800324a:	d014      	beq.n	8003276 <UART_SetConfig+0xc2>
 800324c:	d818      	bhi.n	8003280 <UART_SetConfig+0xcc>
 800324e:	2b00      	cmp	r3, #0
 8003250:	d002      	beq.n	8003258 <UART_SetConfig+0xa4>
 8003252:	2b01      	cmp	r3, #1
 8003254:	d00a      	beq.n	800326c <UART_SetConfig+0xb8>
 8003256:	e013      	b.n	8003280 <UART_SetConfig+0xcc>
 8003258:	231f      	movs	r3, #31
 800325a:	18fb      	adds	r3, r7, r3
 800325c:	2200      	movs	r2, #0
 800325e:	701a      	strb	r2, [r3, #0]
 8003260:	e065      	b.n	800332e <UART_SetConfig+0x17a>
 8003262:	231f      	movs	r3, #31
 8003264:	18fb      	adds	r3, r7, r3
 8003266:	2202      	movs	r2, #2
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	e060      	b.n	800332e <UART_SetConfig+0x17a>
 800326c:	231f      	movs	r3, #31
 800326e:	18fb      	adds	r3, r7, r3
 8003270:	2204      	movs	r2, #4
 8003272:	701a      	strb	r2, [r3, #0]
 8003274:	e05b      	b.n	800332e <UART_SetConfig+0x17a>
 8003276:	231f      	movs	r3, #31
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	2208      	movs	r2, #8
 800327c:	701a      	strb	r2, [r3, #0]
 800327e:	e056      	b.n	800332e <UART_SetConfig+0x17a>
 8003280:	231f      	movs	r3, #31
 8003282:	18fb      	adds	r3, r7, r3
 8003284:	2210      	movs	r2, #16
 8003286:	701a      	strb	r2, [r3, #0]
 8003288:	e051      	b.n	800332e <UART_SetConfig+0x17a>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a89      	ldr	r2, [pc, #548]	@ (80034b4 <UART_SetConfig+0x300>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d134      	bne.n	80032fe <UART_SetConfig+0x14a>
 8003294:	4b86      	ldr	r3, [pc, #536]	@ (80034b0 <UART_SetConfig+0x2fc>)
 8003296:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003298:	23c0      	movs	r3, #192	@ 0xc0
 800329a:	029b      	lsls	r3, r3, #10
 800329c:	4013      	ands	r3, r2
 800329e:	22c0      	movs	r2, #192	@ 0xc0
 80032a0:	0292      	lsls	r2, r2, #10
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d017      	beq.n	80032d6 <UART_SetConfig+0x122>
 80032a6:	22c0      	movs	r2, #192	@ 0xc0
 80032a8:	0292      	lsls	r2, r2, #10
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d822      	bhi.n	80032f4 <UART_SetConfig+0x140>
 80032ae:	2280      	movs	r2, #128	@ 0x80
 80032b0:	0292      	lsls	r2, r2, #10
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d019      	beq.n	80032ea <UART_SetConfig+0x136>
 80032b6:	2280      	movs	r2, #128	@ 0x80
 80032b8:	0292      	lsls	r2, r2, #10
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d81a      	bhi.n	80032f4 <UART_SetConfig+0x140>
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d004      	beq.n	80032cc <UART_SetConfig+0x118>
 80032c2:	2280      	movs	r2, #128	@ 0x80
 80032c4:	0252      	lsls	r2, r2, #9
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d00a      	beq.n	80032e0 <UART_SetConfig+0x12c>
 80032ca:	e013      	b.n	80032f4 <UART_SetConfig+0x140>
 80032cc:	231f      	movs	r3, #31
 80032ce:	18fb      	adds	r3, r7, r3
 80032d0:	2200      	movs	r2, #0
 80032d2:	701a      	strb	r2, [r3, #0]
 80032d4:	e02b      	b.n	800332e <UART_SetConfig+0x17a>
 80032d6:	231f      	movs	r3, #31
 80032d8:	18fb      	adds	r3, r7, r3
 80032da:	2202      	movs	r2, #2
 80032dc:	701a      	strb	r2, [r3, #0]
 80032de:	e026      	b.n	800332e <UART_SetConfig+0x17a>
 80032e0:	231f      	movs	r3, #31
 80032e2:	18fb      	adds	r3, r7, r3
 80032e4:	2204      	movs	r2, #4
 80032e6:	701a      	strb	r2, [r3, #0]
 80032e8:	e021      	b.n	800332e <UART_SetConfig+0x17a>
 80032ea:	231f      	movs	r3, #31
 80032ec:	18fb      	adds	r3, r7, r3
 80032ee:	2208      	movs	r2, #8
 80032f0:	701a      	strb	r2, [r3, #0]
 80032f2:	e01c      	b.n	800332e <UART_SetConfig+0x17a>
 80032f4:	231f      	movs	r3, #31
 80032f6:	18fb      	adds	r3, r7, r3
 80032f8:	2210      	movs	r2, #16
 80032fa:	701a      	strb	r2, [r3, #0]
 80032fc:	e017      	b.n	800332e <UART_SetConfig+0x17a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a6d      	ldr	r2, [pc, #436]	@ (80034b8 <UART_SetConfig+0x304>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d104      	bne.n	8003312 <UART_SetConfig+0x15e>
 8003308:	231f      	movs	r3, #31
 800330a:	18fb      	adds	r3, r7, r3
 800330c:	2200      	movs	r2, #0
 800330e:	701a      	strb	r2, [r3, #0]
 8003310:	e00d      	b.n	800332e <UART_SetConfig+0x17a>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a69      	ldr	r2, [pc, #420]	@ (80034bc <UART_SetConfig+0x308>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d104      	bne.n	8003326 <UART_SetConfig+0x172>
 800331c:	231f      	movs	r3, #31
 800331e:	18fb      	adds	r3, r7, r3
 8003320:	2200      	movs	r2, #0
 8003322:	701a      	strb	r2, [r3, #0]
 8003324:	e003      	b.n	800332e <UART_SetConfig+0x17a>
 8003326:	231f      	movs	r3, #31
 8003328:	18fb      	adds	r3, r7, r3
 800332a:	2210      	movs	r2, #16
 800332c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69da      	ldr	r2, [r3, #28]
 8003332:	2380      	movs	r3, #128	@ 0x80
 8003334:	021b      	lsls	r3, r3, #8
 8003336:	429a      	cmp	r2, r3
 8003338:	d15c      	bne.n	80033f4 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 800333a:	231f      	movs	r3, #31
 800333c:	18fb      	adds	r3, r7, r3
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	2b08      	cmp	r3, #8
 8003342:	d015      	beq.n	8003370 <UART_SetConfig+0x1bc>
 8003344:	dc18      	bgt.n	8003378 <UART_SetConfig+0x1c4>
 8003346:	2b04      	cmp	r3, #4
 8003348:	d00d      	beq.n	8003366 <UART_SetConfig+0x1b2>
 800334a:	dc15      	bgt.n	8003378 <UART_SetConfig+0x1c4>
 800334c:	2b00      	cmp	r3, #0
 800334e:	d002      	beq.n	8003356 <UART_SetConfig+0x1a2>
 8003350:	2b02      	cmp	r3, #2
 8003352:	d005      	beq.n	8003360 <UART_SetConfig+0x1ac>
 8003354:	e010      	b.n	8003378 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003356:	f7ff fa29 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 800335a:	0003      	movs	r3, r0
 800335c:	61bb      	str	r3, [r7, #24]
        break;
 800335e:	e012      	b.n	8003386 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003360:	4b57      	ldr	r3, [pc, #348]	@ (80034c0 <UART_SetConfig+0x30c>)
 8003362:	61bb      	str	r3, [r7, #24]
        break;
 8003364:	e00f      	b.n	8003386 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003366:	f7ff f9a5 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 800336a:	0003      	movs	r3, r0
 800336c:	61bb      	str	r3, [r7, #24]
        break;
 800336e:	e00a      	b.n	8003386 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003370:	2380      	movs	r3, #128	@ 0x80
 8003372:	021b      	lsls	r3, r3, #8
 8003374:	61bb      	str	r3, [r7, #24]
        break;
 8003376:	e006      	b.n	8003386 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003378:	2300      	movs	r3, #0
 800337a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800337c:	231e      	movs	r3, #30
 800337e:	18fb      	adds	r3, r7, r3
 8003380:	2201      	movs	r2, #1
 8003382:	701a      	strb	r2, [r3, #0]
        break;
 8003384:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003386:	69bb      	ldr	r3, [r7, #24]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d100      	bne.n	800338e <UART_SetConfig+0x1da>
 800338c:	e07a      	b.n	8003484 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800338e:	69bb      	ldr	r3, [r7, #24]
 8003390:	005a      	lsls	r2, r3, #1
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	085b      	lsrs	r3, r3, #1
 8003398:	18d2      	adds	r2, r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	0019      	movs	r1, r3
 80033a0:	0010      	movs	r0, r2
 80033a2:	f7fc febb 	bl	800011c <__udivsi3>
 80033a6:	0003      	movs	r3, r0
 80033a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	2b0f      	cmp	r3, #15
 80033ae:	d91c      	bls.n	80033ea <UART_SetConfig+0x236>
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	2380      	movs	r3, #128	@ 0x80
 80033b4:	025b      	lsls	r3, r3, #9
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d217      	bcs.n	80033ea <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	b29a      	uxth	r2, r3
 80033be:	200e      	movs	r0, #14
 80033c0:	183b      	adds	r3, r7, r0
 80033c2:	210f      	movs	r1, #15
 80033c4:	438a      	bics	r2, r1
 80033c6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	085b      	lsrs	r3, r3, #1
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	2207      	movs	r2, #7
 80033d0:	4013      	ands	r3, r2
 80033d2:	b299      	uxth	r1, r3
 80033d4:	183b      	adds	r3, r7, r0
 80033d6:	183a      	adds	r2, r7, r0
 80033d8:	8812      	ldrh	r2, [r2, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	183a      	adds	r2, r7, r0
 80033e4:	8812      	ldrh	r2, [r2, #0]
 80033e6:	60da      	str	r2, [r3, #12]
 80033e8:	e04c      	b.n	8003484 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 80033ea:	231e      	movs	r3, #30
 80033ec:	18fb      	adds	r3, r7, r3
 80033ee:	2201      	movs	r2, #1
 80033f0:	701a      	strb	r2, [r3, #0]
 80033f2:	e047      	b.n	8003484 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80033f4:	231f      	movs	r3, #31
 80033f6:	18fb      	adds	r3, r7, r3
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	2b08      	cmp	r3, #8
 80033fc:	d015      	beq.n	800342a <UART_SetConfig+0x276>
 80033fe:	dc18      	bgt.n	8003432 <UART_SetConfig+0x27e>
 8003400:	2b04      	cmp	r3, #4
 8003402:	d00d      	beq.n	8003420 <UART_SetConfig+0x26c>
 8003404:	dc15      	bgt.n	8003432 <UART_SetConfig+0x27e>
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <UART_SetConfig+0x25c>
 800340a:	2b02      	cmp	r3, #2
 800340c:	d005      	beq.n	800341a <UART_SetConfig+0x266>
 800340e:	e010      	b.n	8003432 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003410:	f7ff f9cc 	bl	80027ac <HAL_RCC_GetPCLK1Freq>
 8003414:	0003      	movs	r3, r0
 8003416:	61bb      	str	r3, [r7, #24]
        break;
 8003418:	e012      	b.n	8003440 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800341a:	4b29      	ldr	r3, [pc, #164]	@ (80034c0 <UART_SetConfig+0x30c>)
 800341c:	61bb      	str	r3, [r7, #24]
        break;
 800341e:	e00f      	b.n	8003440 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003420:	f7ff f948 	bl	80026b4 <HAL_RCC_GetSysClockFreq>
 8003424:	0003      	movs	r3, r0
 8003426:	61bb      	str	r3, [r7, #24]
        break;
 8003428:	e00a      	b.n	8003440 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800342a:	2380      	movs	r3, #128	@ 0x80
 800342c:	021b      	lsls	r3, r3, #8
 800342e:	61bb      	str	r3, [r7, #24]
        break;
 8003430:	e006      	b.n	8003440 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8003432:	2300      	movs	r3, #0
 8003434:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003436:	231e      	movs	r3, #30
 8003438:	18fb      	adds	r3, r7, r3
 800343a:	2201      	movs	r2, #1
 800343c:	701a      	strb	r2, [r3, #0]
        break;
 800343e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d01e      	beq.n	8003484 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	085a      	lsrs	r2, r3, #1
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	18d2      	adds	r2, r2, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	0019      	movs	r1, r3
 8003456:	0010      	movs	r0, r2
 8003458:	f7fc fe60 	bl	800011c <__udivsi3>
 800345c:	0003      	movs	r3, r0
 800345e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	2b0f      	cmp	r3, #15
 8003464:	d90a      	bls.n	800347c <UART_SetConfig+0x2c8>
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	2380      	movs	r3, #128	@ 0x80
 800346a:	025b      	lsls	r3, r3, #9
 800346c:	429a      	cmp	r2, r3
 800346e:	d205      	bcs.n	800347c <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	b29a      	uxth	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	60da      	str	r2, [r3, #12]
 800347a:	e003      	b.n	8003484 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800347c:	231e      	movs	r3, #30
 800347e:	18fb      	adds	r3, r7, r3
 8003480:	2201      	movs	r2, #1
 8003482:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003490:	231e      	movs	r3, #30
 8003492:	18fb      	adds	r3, r7, r3
 8003494:	781b      	ldrb	r3, [r3, #0]
}
 8003496:	0018      	movs	r0, r3
 8003498:	46bd      	mov	sp, r7
 800349a:	b008      	add	sp, #32
 800349c:	bd80      	pop	{r7, pc}
 800349e:	46c0      	nop			@ (mov r8, r8)
 80034a0:	efff69f3 	.word	0xefff69f3
 80034a4:	ffffcfff 	.word	0xffffcfff
 80034a8:	fffff4ff 	.word	0xfffff4ff
 80034ac:	40013800 	.word	0x40013800
 80034b0:	40021000 	.word	0x40021000
 80034b4:	40004400 	.word	0x40004400
 80034b8:	40004800 	.word	0x40004800
 80034bc:	40004c00 	.word	0x40004c00
 80034c0:	007a1200 	.word	0x007a1200

080034c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	2208      	movs	r2, #8
 80034d2:	4013      	ands	r3, r2
 80034d4:	d00b      	beq.n	80034ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	4a4a      	ldr	r2, [pc, #296]	@ (8003608 <UART_AdvFeatureConfig+0x144>)
 80034de:	4013      	ands	r3, r2
 80034e0:	0019      	movs	r1, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	430a      	orrs	r2, r1
 80034ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f2:	2201      	movs	r2, #1
 80034f4:	4013      	ands	r3, r2
 80034f6:	d00b      	beq.n	8003510 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	4a43      	ldr	r2, [pc, #268]	@ (800360c <UART_AdvFeatureConfig+0x148>)
 8003500:	4013      	ands	r3, r2
 8003502:	0019      	movs	r1, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	430a      	orrs	r2, r1
 800350e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003514:	2202      	movs	r2, #2
 8003516:	4013      	ands	r3, r2
 8003518:	d00b      	beq.n	8003532 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	4a3b      	ldr	r2, [pc, #236]	@ (8003610 <UART_AdvFeatureConfig+0x14c>)
 8003522:	4013      	ands	r3, r2
 8003524:	0019      	movs	r1, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	430a      	orrs	r2, r1
 8003530:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003536:	2204      	movs	r2, #4
 8003538:	4013      	ands	r3, r2
 800353a:	d00b      	beq.n	8003554 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	4a34      	ldr	r2, [pc, #208]	@ (8003614 <UART_AdvFeatureConfig+0x150>)
 8003544:	4013      	ands	r3, r2
 8003546:	0019      	movs	r1, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003558:	2210      	movs	r2, #16
 800355a:	4013      	ands	r3, r2
 800355c:	d00b      	beq.n	8003576 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	4a2c      	ldr	r2, [pc, #176]	@ (8003618 <UART_AdvFeatureConfig+0x154>)
 8003566:	4013      	ands	r3, r2
 8003568:	0019      	movs	r1, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357a:	2220      	movs	r2, #32
 800357c:	4013      	ands	r3, r2
 800357e:	d00b      	beq.n	8003598 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	4a25      	ldr	r2, [pc, #148]	@ (800361c <UART_AdvFeatureConfig+0x158>)
 8003588:	4013      	ands	r3, r2
 800358a:	0019      	movs	r1, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	2240      	movs	r2, #64	@ 0x40
 800359e:	4013      	ands	r3, r2
 80035a0:	d01d      	beq.n	80035de <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	4a1d      	ldr	r2, [pc, #116]	@ (8003620 <UART_AdvFeatureConfig+0x15c>)
 80035aa:	4013      	ands	r3, r2
 80035ac:	0019      	movs	r1, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035be:	2380      	movs	r3, #128	@ 0x80
 80035c0:	035b      	lsls	r3, r3, #13
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d10b      	bne.n	80035de <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	4a15      	ldr	r2, [pc, #84]	@ (8003624 <UART_AdvFeatureConfig+0x160>)
 80035ce:	4013      	ands	r3, r2
 80035d0:	0019      	movs	r1, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e2:	2280      	movs	r2, #128	@ 0x80
 80035e4:	4013      	ands	r3, r2
 80035e6:	d00b      	beq.n	8003600 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003628 <UART_AdvFeatureConfig+0x164>)
 80035f0:	4013      	ands	r3, r2
 80035f2:	0019      	movs	r1, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	605a      	str	r2, [r3, #4]
  }
}
 8003600:	46c0      	nop			@ (mov r8, r8)
 8003602:	46bd      	mov	sp, r7
 8003604:	b002      	add	sp, #8
 8003606:	bd80      	pop	{r7, pc}
 8003608:	ffff7fff 	.word	0xffff7fff
 800360c:	fffdffff 	.word	0xfffdffff
 8003610:	fffeffff 	.word	0xfffeffff
 8003614:	fffbffff 	.word	0xfffbffff
 8003618:	ffffefff 	.word	0xffffefff
 800361c:	ffffdfff 	.word	0xffffdfff
 8003620:	ffefffff 	.word	0xffefffff
 8003624:	ff9fffff 	.word	0xff9fffff
 8003628:	fff7ffff 	.word	0xfff7ffff

0800362c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b092      	sub	sp, #72	@ 0x48
 8003630:	af02      	add	r7, sp, #8
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2284      	movs	r2, #132	@ 0x84
 8003638:	2100      	movs	r1, #0
 800363a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800363c:	f7fd fa66 	bl	8000b0c <HAL_GetTick>
 8003640:	0003      	movs	r3, r0
 8003642:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2208      	movs	r2, #8
 800364c:	4013      	ands	r3, r2
 800364e:	2b08      	cmp	r3, #8
 8003650:	d12c      	bne.n	80036ac <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003652:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003654:	2280      	movs	r2, #128	@ 0x80
 8003656:	0391      	lsls	r1, r2, #14
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	4a46      	ldr	r2, [pc, #280]	@ (8003774 <UART_CheckIdleState+0x148>)
 800365c:	9200      	str	r2, [sp, #0]
 800365e:	2200      	movs	r2, #0
 8003660:	f000 f88c 	bl	800377c <UART_WaitOnFlagUntilTimeout>
 8003664:	1e03      	subs	r3, r0, #0
 8003666:	d021      	beq.n	80036ac <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003668:	f3ef 8310 	mrs	r3, PRIMASK
 800366c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800366e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003670:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003672:	2301      	movs	r3, #1
 8003674:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003678:	f383 8810 	msr	PRIMASK, r3
}
 800367c:	46c0      	nop			@ (mov r8, r8)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2180      	movs	r1, #128	@ 0x80
 800368a:	438a      	bics	r2, r1
 800368c:	601a      	str	r2, [r3, #0]
 800368e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003690:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003694:	f383 8810 	msr	PRIMASK, r3
}
 8003698:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2220      	movs	r2, #32
 800369e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2278      	movs	r2, #120	@ 0x78
 80036a4:	2100      	movs	r1, #0
 80036a6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e05f      	b.n	800376c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2204      	movs	r2, #4
 80036b4:	4013      	ands	r3, r2
 80036b6:	2b04      	cmp	r3, #4
 80036b8:	d146      	bne.n	8003748 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80036bc:	2280      	movs	r2, #128	@ 0x80
 80036be:	03d1      	lsls	r1, r2, #15
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003774 <UART_CheckIdleState+0x148>)
 80036c4:	9200      	str	r2, [sp, #0]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f000 f858 	bl	800377c <UART_WaitOnFlagUntilTimeout>
 80036cc:	1e03      	subs	r3, r0, #0
 80036ce:	d03b      	beq.n	8003748 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036d0:	f3ef 8310 	mrs	r3, PRIMASK
 80036d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80036d6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80036da:	2301      	movs	r3, #1
 80036dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	f383 8810 	msr	PRIMASK, r3
}
 80036e4:	46c0      	nop			@ (mov r8, r8)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4921      	ldr	r1, [pc, #132]	@ (8003778 <UART_CheckIdleState+0x14c>)
 80036f2:	400a      	ands	r2, r1
 80036f4:	601a      	str	r2, [r3, #0]
 80036f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f383 8810 	msr	PRIMASK, r3
}
 8003700:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003702:	f3ef 8310 	mrs	r3, PRIMASK
 8003706:	61bb      	str	r3, [r7, #24]
  return(result);
 8003708:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800370a:	633b      	str	r3, [r7, #48]	@ 0x30
 800370c:	2301      	movs	r3, #1
 800370e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	f383 8810 	msr	PRIMASK, r3
}
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689a      	ldr	r2, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2101      	movs	r1, #1
 8003724:	438a      	bics	r2, r1
 8003726:	609a      	str	r2, [r3, #8]
 8003728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800372a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	f383 8810 	msr	PRIMASK, r3
}
 8003732:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2280      	movs	r2, #128	@ 0x80
 8003738:	2120      	movs	r1, #32
 800373a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2278      	movs	r2, #120	@ 0x78
 8003740:	2100      	movs	r1, #0
 8003742:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003744:	2303      	movs	r3, #3
 8003746:	e011      	b.n	800376c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2220      	movs	r2, #32
 800374c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2280      	movs	r2, #128	@ 0x80
 8003752:	2120      	movs	r1, #32
 8003754:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2278      	movs	r2, #120	@ 0x78
 8003766:	2100      	movs	r1, #0
 8003768:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800376a:	2300      	movs	r3, #0
}
 800376c:	0018      	movs	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	b010      	add	sp, #64	@ 0x40
 8003772:	bd80      	pop	{r7, pc}
 8003774:	01ffffff 	.word	0x01ffffff
 8003778:	fffffedf 	.word	0xfffffedf

0800377c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	60b9      	str	r1, [r7, #8]
 8003786:	603b      	str	r3, [r7, #0]
 8003788:	1dfb      	adds	r3, r7, #7
 800378a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800378c:	e051      	b.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	3301      	adds	r3, #1
 8003792:	d04e      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003794:	f7fd f9ba 	bl	8000b0c <HAL_GetTick>
 8003798:	0002      	movs	r2, r0
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d302      	bcc.n	80037aa <UART_WaitOnFlagUntilTimeout+0x2e>
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e051      	b.n	8003852 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2204      	movs	r2, #4
 80037b6:	4013      	ands	r3, r2
 80037b8:	d03b      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb6>
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b80      	cmp	r3, #128	@ 0x80
 80037be:	d038      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb6>
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b40      	cmp	r3, #64	@ 0x40
 80037c4:	d035      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	2208      	movs	r2, #8
 80037ce:	4013      	ands	r3, r2
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d111      	bne.n	80037f8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2208      	movs	r2, #8
 80037da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	0018      	movs	r0, r3
 80037e0:	f000 f83c 	bl	800385c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2284      	movs	r2, #132	@ 0x84
 80037e8:	2108      	movs	r1, #8
 80037ea:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2278      	movs	r2, #120	@ 0x78
 80037f0:	2100      	movs	r1, #0
 80037f2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e02c      	b.n	8003852 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	69da      	ldr	r2, [r3, #28]
 80037fe:	2380      	movs	r3, #128	@ 0x80
 8003800:	011b      	lsls	r3, r3, #4
 8003802:	401a      	ands	r2, r3
 8003804:	2380      	movs	r3, #128	@ 0x80
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	429a      	cmp	r2, r3
 800380a:	d112      	bne.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2280      	movs	r2, #128	@ 0x80
 8003812:	0112      	lsls	r2, r2, #4
 8003814:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	0018      	movs	r0, r3
 800381a:	f000 f81f 	bl	800385c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2284      	movs	r2, #132	@ 0x84
 8003822:	2120      	movs	r1, #32
 8003824:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2278      	movs	r2, #120	@ 0x78
 800382a:	2100      	movs	r1, #0
 800382c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e00f      	b.n	8003852 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	68ba      	ldr	r2, [r7, #8]
 800383a:	4013      	ands	r3, r2
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	425a      	negs	r2, r3
 8003842:	4153      	adcs	r3, r2
 8003844:	b2db      	uxtb	r3, r3
 8003846:	001a      	movs	r2, r3
 8003848:	1dfb      	adds	r3, r7, #7
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	429a      	cmp	r2, r3
 800384e:	d09e      	beq.n	800378e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	0018      	movs	r0, r3
 8003854:	46bd      	mov	sp, r7
 8003856:	b004      	add	sp, #16
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b08e      	sub	sp, #56	@ 0x38
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003864:	f3ef 8310 	mrs	r3, PRIMASK
 8003868:	617b      	str	r3, [r7, #20]
  return(result);
 800386a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800386c:	637b      	str	r3, [r7, #52]	@ 0x34
 800386e:	2301      	movs	r3, #1
 8003870:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	f383 8810 	msr	PRIMASK, r3
}
 8003878:	46c0      	nop			@ (mov r8, r8)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4926      	ldr	r1, [pc, #152]	@ (8003920 <UART_EndRxTransfer+0xc4>)
 8003886:	400a      	ands	r2, r1
 8003888:	601a      	str	r2, [r3, #0]
 800388a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800388c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	f383 8810 	msr	PRIMASK, r3
}
 8003894:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003896:	f3ef 8310 	mrs	r3, PRIMASK
 800389a:	623b      	str	r3, [r7, #32]
  return(result);
 800389c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800389e:	633b      	str	r3, [r7, #48]	@ 0x30
 80038a0:	2301      	movs	r3, #1
 80038a2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a6:	f383 8810 	msr	PRIMASK, r3
}
 80038aa:	46c0      	nop			@ (mov r8, r8)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689a      	ldr	r2, [r3, #8]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	2101      	movs	r1, #1
 80038b8:	438a      	bics	r2, r1
 80038ba:	609a      	str	r2, [r3, #8]
 80038bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038be:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c2:	f383 8810 	msr	PRIMASK, r3
}
 80038c6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d118      	bne.n	8003902 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038d0:	f3ef 8310 	mrs	r3, PRIMASK
 80038d4:	60bb      	str	r3, [r7, #8]
  return(result);
 80038d6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038da:	2301      	movs	r3, #1
 80038dc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f383 8810 	msr	PRIMASK, r3
}
 80038e4:	46c0      	nop			@ (mov r8, r8)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2110      	movs	r1, #16
 80038f2:	438a      	bics	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	f383 8810 	msr	PRIMASK, r3
}
 8003900:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2280      	movs	r2, #128	@ 0x80
 8003906:	2120      	movs	r1, #32
 8003908:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003916:	46c0      	nop			@ (mov r8, r8)
 8003918:	46bd      	mov	sp, r7
 800391a:	b00e      	add	sp, #56	@ 0x38
 800391c:	bd80      	pop	{r7, pc}
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	fffffedf 	.word	0xfffffedf

08003924 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003930:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	225a      	movs	r2, #90	@ 0x5a
 8003936:	2100      	movs	r1, #0
 8003938:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2252      	movs	r2, #82	@ 0x52
 800393e:	2100      	movs	r1, #0
 8003940:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	0018      	movs	r0, r3
 8003946:	f7ff fc21 	bl	800318c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800394a:	46c0      	nop			@ (mov r8, r8)
 800394c:	46bd      	mov	sp, r7
 800394e:	b004      	add	sp, #16
 8003950:	bd80      	pop	{r7, pc}

08003952 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b086      	sub	sp, #24
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800395a:	f3ef 8310 	mrs	r3, PRIMASK
 800395e:	60bb      	str	r3, [r7, #8]
  return(result);
 8003960:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	2301      	movs	r3, #1
 8003966:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f383 8810 	msr	PRIMASK, r3
}
 800396e:	46c0      	nop			@ (mov r8, r8)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2140      	movs	r1, #64	@ 0x40
 800397c:	438a      	bics	r2, r1
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	f383 8810 	msr	PRIMASK, r3
}
 800398a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2220      	movs	r2, #32
 8003990:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	0018      	movs	r0, r3
 800399c:	f7ff fbee 	bl	800317c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039a0:	46c0      	nop			@ (mov r8, r8)
 80039a2:	46bd      	mov	sp, r7
 80039a4:	b006      	add	sp, #24
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80039b0:	46c0      	nop			@ (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b002      	add	sp, #8
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <std>:
 80039b8:	2300      	movs	r3, #0
 80039ba:	b510      	push	{r4, lr}
 80039bc:	0004      	movs	r4, r0
 80039be:	6003      	str	r3, [r0, #0]
 80039c0:	6043      	str	r3, [r0, #4]
 80039c2:	6083      	str	r3, [r0, #8]
 80039c4:	8181      	strh	r1, [r0, #12]
 80039c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80039c8:	81c2      	strh	r2, [r0, #14]
 80039ca:	6103      	str	r3, [r0, #16]
 80039cc:	6143      	str	r3, [r0, #20]
 80039ce:	6183      	str	r3, [r0, #24]
 80039d0:	0019      	movs	r1, r3
 80039d2:	2208      	movs	r2, #8
 80039d4:	305c      	adds	r0, #92	@ 0x5c
 80039d6:	f000 fa0f 	bl	8003df8 <memset>
 80039da:	4b0b      	ldr	r3, [pc, #44]	@ (8003a08 <std+0x50>)
 80039dc:	6224      	str	r4, [r4, #32]
 80039de:	6263      	str	r3, [r4, #36]	@ 0x24
 80039e0:	4b0a      	ldr	r3, [pc, #40]	@ (8003a0c <std+0x54>)
 80039e2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80039e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003a10 <std+0x58>)
 80039e6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80039e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003a14 <std+0x5c>)
 80039ea:	6323      	str	r3, [r4, #48]	@ 0x30
 80039ec:	4b0a      	ldr	r3, [pc, #40]	@ (8003a18 <std+0x60>)
 80039ee:	429c      	cmp	r4, r3
 80039f0:	d005      	beq.n	80039fe <std+0x46>
 80039f2:	4b0a      	ldr	r3, [pc, #40]	@ (8003a1c <std+0x64>)
 80039f4:	429c      	cmp	r4, r3
 80039f6:	d002      	beq.n	80039fe <std+0x46>
 80039f8:	4b09      	ldr	r3, [pc, #36]	@ (8003a20 <std+0x68>)
 80039fa:	429c      	cmp	r4, r3
 80039fc:	d103      	bne.n	8003a06 <std+0x4e>
 80039fe:	0020      	movs	r0, r4
 8003a00:	3058      	adds	r0, #88	@ 0x58
 8003a02:	f000 fa79 	bl	8003ef8 <__retarget_lock_init_recursive>
 8003a06:	bd10      	pop	{r4, pc}
 8003a08:	08003c21 	.word	0x08003c21
 8003a0c:	08003c49 	.word	0x08003c49
 8003a10:	08003c81 	.word	0x08003c81
 8003a14:	08003cad 	.word	0x08003cad
 8003a18:	20000188 	.word	0x20000188
 8003a1c:	200001f0 	.word	0x200001f0
 8003a20:	20000258 	.word	0x20000258

08003a24 <stdio_exit_handler>:
 8003a24:	b510      	push	{r4, lr}
 8003a26:	4a03      	ldr	r2, [pc, #12]	@ (8003a34 <stdio_exit_handler+0x10>)
 8003a28:	4903      	ldr	r1, [pc, #12]	@ (8003a38 <stdio_exit_handler+0x14>)
 8003a2a:	4804      	ldr	r0, [pc, #16]	@ (8003a3c <stdio_exit_handler+0x18>)
 8003a2c:	f000 f86c 	bl	8003b08 <_fwalk_sglue>
 8003a30:	bd10      	pop	{r4, pc}
 8003a32:	46c0      	nop			@ (mov r8, r8)
 8003a34:	20000014 	.word	0x20000014
 8003a38:	08004789 	.word	0x08004789
 8003a3c:	20000024 	.word	0x20000024

08003a40 <cleanup_stdio>:
 8003a40:	6841      	ldr	r1, [r0, #4]
 8003a42:	4b0b      	ldr	r3, [pc, #44]	@ (8003a70 <cleanup_stdio+0x30>)
 8003a44:	b510      	push	{r4, lr}
 8003a46:	0004      	movs	r4, r0
 8003a48:	4299      	cmp	r1, r3
 8003a4a:	d001      	beq.n	8003a50 <cleanup_stdio+0x10>
 8003a4c:	f000 fe9c 	bl	8004788 <_fflush_r>
 8003a50:	68a1      	ldr	r1, [r4, #8]
 8003a52:	4b08      	ldr	r3, [pc, #32]	@ (8003a74 <cleanup_stdio+0x34>)
 8003a54:	4299      	cmp	r1, r3
 8003a56:	d002      	beq.n	8003a5e <cleanup_stdio+0x1e>
 8003a58:	0020      	movs	r0, r4
 8003a5a:	f000 fe95 	bl	8004788 <_fflush_r>
 8003a5e:	68e1      	ldr	r1, [r4, #12]
 8003a60:	4b05      	ldr	r3, [pc, #20]	@ (8003a78 <cleanup_stdio+0x38>)
 8003a62:	4299      	cmp	r1, r3
 8003a64:	d002      	beq.n	8003a6c <cleanup_stdio+0x2c>
 8003a66:	0020      	movs	r0, r4
 8003a68:	f000 fe8e 	bl	8004788 <_fflush_r>
 8003a6c:	bd10      	pop	{r4, pc}
 8003a6e:	46c0      	nop			@ (mov r8, r8)
 8003a70:	20000188 	.word	0x20000188
 8003a74:	200001f0 	.word	0x200001f0
 8003a78:	20000258 	.word	0x20000258

08003a7c <global_stdio_init.part.0>:
 8003a7c:	b510      	push	{r4, lr}
 8003a7e:	4b09      	ldr	r3, [pc, #36]	@ (8003aa4 <global_stdio_init.part.0+0x28>)
 8003a80:	4a09      	ldr	r2, [pc, #36]	@ (8003aa8 <global_stdio_init.part.0+0x2c>)
 8003a82:	2104      	movs	r1, #4
 8003a84:	601a      	str	r2, [r3, #0]
 8003a86:	4809      	ldr	r0, [pc, #36]	@ (8003aac <global_stdio_init.part.0+0x30>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f7ff ff95 	bl	80039b8 <std>
 8003a8e:	2201      	movs	r2, #1
 8003a90:	2109      	movs	r1, #9
 8003a92:	4807      	ldr	r0, [pc, #28]	@ (8003ab0 <global_stdio_init.part.0+0x34>)
 8003a94:	f7ff ff90 	bl	80039b8 <std>
 8003a98:	2202      	movs	r2, #2
 8003a9a:	2112      	movs	r1, #18
 8003a9c:	4805      	ldr	r0, [pc, #20]	@ (8003ab4 <global_stdio_init.part.0+0x38>)
 8003a9e:	f7ff ff8b 	bl	80039b8 <std>
 8003aa2:	bd10      	pop	{r4, pc}
 8003aa4:	200002c0 	.word	0x200002c0
 8003aa8:	08003a25 	.word	0x08003a25
 8003aac:	20000188 	.word	0x20000188
 8003ab0:	200001f0 	.word	0x200001f0
 8003ab4:	20000258 	.word	0x20000258

08003ab8 <__sfp_lock_acquire>:
 8003ab8:	b510      	push	{r4, lr}
 8003aba:	4802      	ldr	r0, [pc, #8]	@ (8003ac4 <__sfp_lock_acquire+0xc>)
 8003abc:	f000 fa1d 	bl	8003efa <__retarget_lock_acquire_recursive>
 8003ac0:	bd10      	pop	{r4, pc}
 8003ac2:	46c0      	nop			@ (mov r8, r8)
 8003ac4:	200002c9 	.word	0x200002c9

08003ac8 <__sfp_lock_release>:
 8003ac8:	b510      	push	{r4, lr}
 8003aca:	4802      	ldr	r0, [pc, #8]	@ (8003ad4 <__sfp_lock_release+0xc>)
 8003acc:	f000 fa16 	bl	8003efc <__retarget_lock_release_recursive>
 8003ad0:	bd10      	pop	{r4, pc}
 8003ad2:	46c0      	nop			@ (mov r8, r8)
 8003ad4:	200002c9 	.word	0x200002c9

08003ad8 <__sinit>:
 8003ad8:	b510      	push	{r4, lr}
 8003ada:	0004      	movs	r4, r0
 8003adc:	f7ff ffec 	bl	8003ab8 <__sfp_lock_acquire>
 8003ae0:	6a23      	ldr	r3, [r4, #32]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <__sinit+0x14>
 8003ae6:	f7ff ffef 	bl	8003ac8 <__sfp_lock_release>
 8003aea:	bd10      	pop	{r4, pc}
 8003aec:	4b04      	ldr	r3, [pc, #16]	@ (8003b00 <__sinit+0x28>)
 8003aee:	6223      	str	r3, [r4, #32]
 8003af0:	4b04      	ldr	r3, [pc, #16]	@ (8003b04 <__sinit+0x2c>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1f6      	bne.n	8003ae6 <__sinit+0xe>
 8003af8:	f7ff ffc0 	bl	8003a7c <global_stdio_init.part.0>
 8003afc:	e7f3      	b.n	8003ae6 <__sinit+0xe>
 8003afe:	46c0      	nop			@ (mov r8, r8)
 8003b00:	08003a41 	.word	0x08003a41
 8003b04:	200002c0 	.word	0x200002c0

08003b08 <_fwalk_sglue>:
 8003b08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b0a:	0014      	movs	r4, r2
 8003b0c:	2600      	movs	r6, #0
 8003b0e:	9000      	str	r0, [sp, #0]
 8003b10:	9101      	str	r1, [sp, #4]
 8003b12:	68a5      	ldr	r5, [r4, #8]
 8003b14:	6867      	ldr	r7, [r4, #4]
 8003b16:	3f01      	subs	r7, #1
 8003b18:	d504      	bpl.n	8003b24 <_fwalk_sglue+0x1c>
 8003b1a:	6824      	ldr	r4, [r4, #0]
 8003b1c:	2c00      	cmp	r4, #0
 8003b1e:	d1f8      	bne.n	8003b12 <_fwalk_sglue+0xa>
 8003b20:	0030      	movs	r0, r6
 8003b22:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003b24:	89ab      	ldrh	r3, [r5, #12]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d908      	bls.n	8003b3c <_fwalk_sglue+0x34>
 8003b2a:	220e      	movs	r2, #14
 8003b2c:	5eab      	ldrsh	r3, [r5, r2]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	d004      	beq.n	8003b3c <_fwalk_sglue+0x34>
 8003b32:	0029      	movs	r1, r5
 8003b34:	9800      	ldr	r0, [sp, #0]
 8003b36:	9b01      	ldr	r3, [sp, #4]
 8003b38:	4798      	blx	r3
 8003b3a:	4306      	orrs	r6, r0
 8003b3c:	3568      	adds	r5, #104	@ 0x68
 8003b3e:	e7ea      	b.n	8003b16 <_fwalk_sglue+0xe>

08003b40 <iprintf>:
 8003b40:	b40f      	push	{r0, r1, r2, r3}
 8003b42:	b507      	push	{r0, r1, r2, lr}
 8003b44:	4905      	ldr	r1, [pc, #20]	@ (8003b5c <iprintf+0x1c>)
 8003b46:	ab04      	add	r3, sp, #16
 8003b48:	6808      	ldr	r0, [r1, #0]
 8003b4a:	cb04      	ldmia	r3!, {r2}
 8003b4c:	6881      	ldr	r1, [r0, #8]
 8003b4e:	9301      	str	r3, [sp, #4]
 8003b50:	f000 fafa 	bl	8004148 <_vfiprintf_r>
 8003b54:	b003      	add	sp, #12
 8003b56:	bc08      	pop	{r3}
 8003b58:	b004      	add	sp, #16
 8003b5a:	4718      	bx	r3
 8003b5c:	20000020 	.word	0x20000020

08003b60 <_puts_r>:
 8003b60:	6a03      	ldr	r3, [r0, #32]
 8003b62:	b570      	push	{r4, r5, r6, lr}
 8003b64:	0005      	movs	r5, r0
 8003b66:	000e      	movs	r6, r1
 8003b68:	6884      	ldr	r4, [r0, #8]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <_puts_r+0x12>
 8003b6e:	f7ff ffb3 	bl	8003ad8 <__sinit>
 8003b72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b74:	07db      	lsls	r3, r3, #31
 8003b76:	d405      	bmi.n	8003b84 <_puts_r+0x24>
 8003b78:	89a3      	ldrh	r3, [r4, #12]
 8003b7a:	059b      	lsls	r3, r3, #22
 8003b7c:	d402      	bmi.n	8003b84 <_puts_r+0x24>
 8003b7e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b80:	f000 f9bb 	bl	8003efa <__retarget_lock_acquire_recursive>
 8003b84:	89a3      	ldrh	r3, [r4, #12]
 8003b86:	071b      	lsls	r3, r3, #28
 8003b88:	d502      	bpl.n	8003b90 <_puts_r+0x30>
 8003b8a:	6923      	ldr	r3, [r4, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d11f      	bne.n	8003bd0 <_puts_r+0x70>
 8003b90:	0021      	movs	r1, r4
 8003b92:	0028      	movs	r0, r5
 8003b94:	f000 f8d2 	bl	8003d3c <__swsetup_r>
 8003b98:	2800      	cmp	r0, #0
 8003b9a:	d019      	beq.n	8003bd0 <_puts_r+0x70>
 8003b9c:	2501      	movs	r5, #1
 8003b9e:	426d      	negs	r5, r5
 8003ba0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ba2:	07db      	lsls	r3, r3, #31
 8003ba4:	d405      	bmi.n	8003bb2 <_puts_r+0x52>
 8003ba6:	89a3      	ldrh	r3, [r4, #12]
 8003ba8:	059b      	lsls	r3, r3, #22
 8003baa:	d402      	bmi.n	8003bb2 <_puts_r+0x52>
 8003bac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bae:	f000 f9a5 	bl	8003efc <__retarget_lock_release_recursive>
 8003bb2:	0028      	movs	r0, r5
 8003bb4:	bd70      	pop	{r4, r5, r6, pc}
 8003bb6:	3601      	adds	r6, #1
 8003bb8:	60a3      	str	r3, [r4, #8]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	da04      	bge.n	8003bc8 <_puts_r+0x68>
 8003bbe:	69a2      	ldr	r2, [r4, #24]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	dc16      	bgt.n	8003bf2 <_puts_r+0x92>
 8003bc4:	290a      	cmp	r1, #10
 8003bc6:	d014      	beq.n	8003bf2 <_puts_r+0x92>
 8003bc8:	6823      	ldr	r3, [r4, #0]
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	6022      	str	r2, [r4, #0]
 8003bce:	7019      	strb	r1, [r3, #0]
 8003bd0:	68a3      	ldr	r3, [r4, #8]
 8003bd2:	7831      	ldrb	r1, [r6, #0]
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	2900      	cmp	r1, #0
 8003bd8:	d1ed      	bne.n	8003bb6 <_puts_r+0x56>
 8003bda:	60a3      	str	r3, [r4, #8]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	da0f      	bge.n	8003c00 <_puts_r+0xa0>
 8003be0:	0022      	movs	r2, r4
 8003be2:	0028      	movs	r0, r5
 8003be4:	310a      	adds	r1, #10
 8003be6:	f000 f867 	bl	8003cb8 <__swbuf_r>
 8003bea:	3001      	adds	r0, #1
 8003bec:	d0d6      	beq.n	8003b9c <_puts_r+0x3c>
 8003bee:	250a      	movs	r5, #10
 8003bf0:	e7d6      	b.n	8003ba0 <_puts_r+0x40>
 8003bf2:	0022      	movs	r2, r4
 8003bf4:	0028      	movs	r0, r5
 8003bf6:	f000 f85f 	bl	8003cb8 <__swbuf_r>
 8003bfa:	3001      	adds	r0, #1
 8003bfc:	d1e8      	bne.n	8003bd0 <_puts_r+0x70>
 8003bfe:	e7cd      	b.n	8003b9c <_puts_r+0x3c>
 8003c00:	6823      	ldr	r3, [r4, #0]
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	6022      	str	r2, [r4, #0]
 8003c06:	220a      	movs	r2, #10
 8003c08:	701a      	strb	r2, [r3, #0]
 8003c0a:	e7f0      	b.n	8003bee <_puts_r+0x8e>

08003c0c <puts>:
 8003c0c:	b510      	push	{r4, lr}
 8003c0e:	4b03      	ldr	r3, [pc, #12]	@ (8003c1c <puts+0x10>)
 8003c10:	0001      	movs	r1, r0
 8003c12:	6818      	ldr	r0, [r3, #0]
 8003c14:	f7ff ffa4 	bl	8003b60 <_puts_r>
 8003c18:	bd10      	pop	{r4, pc}
 8003c1a:	46c0      	nop			@ (mov r8, r8)
 8003c1c:	20000020 	.word	0x20000020

08003c20 <__sread>:
 8003c20:	b570      	push	{r4, r5, r6, lr}
 8003c22:	000c      	movs	r4, r1
 8003c24:	250e      	movs	r5, #14
 8003c26:	5f49      	ldrsh	r1, [r1, r5]
 8003c28:	f000 f914 	bl	8003e54 <_read_r>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	db03      	blt.n	8003c38 <__sread+0x18>
 8003c30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003c32:	181b      	adds	r3, r3, r0
 8003c34:	6563      	str	r3, [r4, #84]	@ 0x54
 8003c36:	bd70      	pop	{r4, r5, r6, pc}
 8003c38:	89a3      	ldrh	r3, [r4, #12]
 8003c3a:	4a02      	ldr	r2, [pc, #8]	@ (8003c44 <__sread+0x24>)
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	81a3      	strh	r3, [r4, #12]
 8003c40:	e7f9      	b.n	8003c36 <__sread+0x16>
 8003c42:	46c0      	nop			@ (mov r8, r8)
 8003c44:	ffffefff 	.word	0xffffefff

08003c48 <__swrite>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	001f      	movs	r7, r3
 8003c4c:	898b      	ldrh	r3, [r1, #12]
 8003c4e:	0005      	movs	r5, r0
 8003c50:	000c      	movs	r4, r1
 8003c52:	0016      	movs	r6, r2
 8003c54:	05db      	lsls	r3, r3, #23
 8003c56:	d505      	bpl.n	8003c64 <__swrite+0x1c>
 8003c58:	230e      	movs	r3, #14
 8003c5a:	5ec9      	ldrsh	r1, [r1, r3]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	2302      	movs	r3, #2
 8003c60:	f000 f8e4 	bl	8003e2c <_lseek_r>
 8003c64:	89a3      	ldrh	r3, [r4, #12]
 8003c66:	4a05      	ldr	r2, [pc, #20]	@ (8003c7c <__swrite+0x34>)
 8003c68:	0028      	movs	r0, r5
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	81a3      	strh	r3, [r4, #12]
 8003c6e:	0032      	movs	r2, r6
 8003c70:	230e      	movs	r3, #14
 8003c72:	5ee1      	ldrsh	r1, [r4, r3]
 8003c74:	003b      	movs	r3, r7
 8003c76:	f000 f901 	bl	8003e7c <_write_r>
 8003c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c7c:	ffffefff 	.word	0xffffefff

08003c80 <__sseek>:
 8003c80:	b570      	push	{r4, r5, r6, lr}
 8003c82:	000c      	movs	r4, r1
 8003c84:	250e      	movs	r5, #14
 8003c86:	5f49      	ldrsh	r1, [r1, r5]
 8003c88:	f000 f8d0 	bl	8003e2c <_lseek_r>
 8003c8c:	89a3      	ldrh	r3, [r4, #12]
 8003c8e:	1c42      	adds	r2, r0, #1
 8003c90:	d103      	bne.n	8003c9a <__sseek+0x1a>
 8003c92:	4a05      	ldr	r2, [pc, #20]	@ (8003ca8 <__sseek+0x28>)
 8003c94:	4013      	ands	r3, r2
 8003c96:	81a3      	strh	r3, [r4, #12]
 8003c98:	bd70      	pop	{r4, r5, r6, pc}
 8003c9a:	2280      	movs	r2, #128	@ 0x80
 8003c9c:	0152      	lsls	r2, r2, #5
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	81a3      	strh	r3, [r4, #12]
 8003ca2:	6560      	str	r0, [r4, #84]	@ 0x54
 8003ca4:	e7f8      	b.n	8003c98 <__sseek+0x18>
 8003ca6:	46c0      	nop			@ (mov r8, r8)
 8003ca8:	ffffefff 	.word	0xffffefff

08003cac <__sclose>:
 8003cac:	b510      	push	{r4, lr}
 8003cae:	230e      	movs	r3, #14
 8003cb0:	5ec9      	ldrsh	r1, [r1, r3]
 8003cb2:	f000 f8a9 	bl	8003e08 <_close_r>
 8003cb6:	bd10      	pop	{r4, pc}

08003cb8 <__swbuf_r>:
 8003cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cba:	0006      	movs	r6, r0
 8003cbc:	000d      	movs	r5, r1
 8003cbe:	0014      	movs	r4, r2
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	d004      	beq.n	8003cce <__swbuf_r+0x16>
 8003cc4:	6a03      	ldr	r3, [r0, #32]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <__swbuf_r+0x16>
 8003cca:	f7ff ff05 	bl	8003ad8 <__sinit>
 8003cce:	69a3      	ldr	r3, [r4, #24]
 8003cd0:	60a3      	str	r3, [r4, #8]
 8003cd2:	89a3      	ldrh	r3, [r4, #12]
 8003cd4:	071b      	lsls	r3, r3, #28
 8003cd6:	d502      	bpl.n	8003cde <__swbuf_r+0x26>
 8003cd8:	6923      	ldr	r3, [r4, #16]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d109      	bne.n	8003cf2 <__swbuf_r+0x3a>
 8003cde:	0021      	movs	r1, r4
 8003ce0:	0030      	movs	r0, r6
 8003ce2:	f000 f82b 	bl	8003d3c <__swsetup_r>
 8003ce6:	2800      	cmp	r0, #0
 8003ce8:	d003      	beq.n	8003cf2 <__swbuf_r+0x3a>
 8003cea:	2501      	movs	r5, #1
 8003cec:	426d      	negs	r5, r5
 8003cee:	0028      	movs	r0, r5
 8003cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cf2:	6923      	ldr	r3, [r4, #16]
 8003cf4:	6820      	ldr	r0, [r4, #0]
 8003cf6:	b2ef      	uxtb	r7, r5
 8003cf8:	1ac0      	subs	r0, r0, r3
 8003cfa:	6963      	ldr	r3, [r4, #20]
 8003cfc:	b2ed      	uxtb	r5, r5
 8003cfe:	4283      	cmp	r3, r0
 8003d00:	dc05      	bgt.n	8003d0e <__swbuf_r+0x56>
 8003d02:	0021      	movs	r1, r4
 8003d04:	0030      	movs	r0, r6
 8003d06:	f000 fd3f 	bl	8004788 <_fflush_r>
 8003d0a:	2800      	cmp	r0, #0
 8003d0c:	d1ed      	bne.n	8003cea <__swbuf_r+0x32>
 8003d0e:	68a3      	ldr	r3, [r4, #8]
 8003d10:	3001      	adds	r0, #1
 8003d12:	3b01      	subs	r3, #1
 8003d14:	60a3      	str	r3, [r4, #8]
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	1c5a      	adds	r2, r3, #1
 8003d1a:	6022      	str	r2, [r4, #0]
 8003d1c:	701f      	strb	r7, [r3, #0]
 8003d1e:	6963      	ldr	r3, [r4, #20]
 8003d20:	4283      	cmp	r3, r0
 8003d22:	d004      	beq.n	8003d2e <__swbuf_r+0x76>
 8003d24:	89a3      	ldrh	r3, [r4, #12]
 8003d26:	07db      	lsls	r3, r3, #31
 8003d28:	d5e1      	bpl.n	8003cee <__swbuf_r+0x36>
 8003d2a:	2d0a      	cmp	r5, #10
 8003d2c:	d1df      	bne.n	8003cee <__swbuf_r+0x36>
 8003d2e:	0021      	movs	r1, r4
 8003d30:	0030      	movs	r0, r6
 8003d32:	f000 fd29 	bl	8004788 <_fflush_r>
 8003d36:	2800      	cmp	r0, #0
 8003d38:	d0d9      	beq.n	8003cee <__swbuf_r+0x36>
 8003d3a:	e7d6      	b.n	8003cea <__swbuf_r+0x32>

08003d3c <__swsetup_r>:
 8003d3c:	4b2d      	ldr	r3, [pc, #180]	@ (8003df4 <__swsetup_r+0xb8>)
 8003d3e:	b570      	push	{r4, r5, r6, lr}
 8003d40:	0005      	movs	r5, r0
 8003d42:	6818      	ldr	r0, [r3, #0]
 8003d44:	000c      	movs	r4, r1
 8003d46:	2800      	cmp	r0, #0
 8003d48:	d004      	beq.n	8003d54 <__swsetup_r+0x18>
 8003d4a:	6a03      	ldr	r3, [r0, #32]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d101      	bne.n	8003d54 <__swsetup_r+0x18>
 8003d50:	f7ff fec2 	bl	8003ad8 <__sinit>
 8003d54:	230c      	movs	r3, #12
 8003d56:	5ee2      	ldrsh	r2, [r4, r3]
 8003d58:	0713      	lsls	r3, r2, #28
 8003d5a:	d423      	bmi.n	8003da4 <__swsetup_r+0x68>
 8003d5c:	06d3      	lsls	r3, r2, #27
 8003d5e:	d407      	bmi.n	8003d70 <__swsetup_r+0x34>
 8003d60:	2309      	movs	r3, #9
 8003d62:	602b      	str	r3, [r5, #0]
 8003d64:	2340      	movs	r3, #64	@ 0x40
 8003d66:	2001      	movs	r0, #1
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	81a3      	strh	r3, [r4, #12]
 8003d6c:	4240      	negs	r0, r0
 8003d6e:	e03a      	b.n	8003de6 <__swsetup_r+0xaa>
 8003d70:	0752      	lsls	r2, r2, #29
 8003d72:	d513      	bpl.n	8003d9c <__swsetup_r+0x60>
 8003d74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d76:	2900      	cmp	r1, #0
 8003d78:	d008      	beq.n	8003d8c <__swsetup_r+0x50>
 8003d7a:	0023      	movs	r3, r4
 8003d7c:	3344      	adds	r3, #68	@ 0x44
 8003d7e:	4299      	cmp	r1, r3
 8003d80:	d002      	beq.n	8003d88 <__swsetup_r+0x4c>
 8003d82:	0028      	movs	r0, r5
 8003d84:	f000 f8bc 	bl	8003f00 <_free_r>
 8003d88:	2300      	movs	r3, #0
 8003d8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d8c:	2224      	movs	r2, #36	@ 0x24
 8003d8e:	89a3      	ldrh	r3, [r4, #12]
 8003d90:	4393      	bics	r3, r2
 8003d92:	81a3      	strh	r3, [r4, #12]
 8003d94:	2300      	movs	r3, #0
 8003d96:	6063      	str	r3, [r4, #4]
 8003d98:	6923      	ldr	r3, [r4, #16]
 8003d9a:	6023      	str	r3, [r4, #0]
 8003d9c:	2308      	movs	r3, #8
 8003d9e:	89a2      	ldrh	r2, [r4, #12]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	81a3      	strh	r3, [r4, #12]
 8003da4:	6923      	ldr	r3, [r4, #16]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10b      	bne.n	8003dc2 <__swsetup_r+0x86>
 8003daa:	21a0      	movs	r1, #160	@ 0xa0
 8003dac:	2280      	movs	r2, #128	@ 0x80
 8003dae:	89a3      	ldrh	r3, [r4, #12]
 8003db0:	0089      	lsls	r1, r1, #2
 8003db2:	0092      	lsls	r2, r2, #2
 8003db4:	400b      	ands	r3, r1
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d003      	beq.n	8003dc2 <__swsetup_r+0x86>
 8003dba:	0021      	movs	r1, r4
 8003dbc:	0028      	movs	r0, r5
 8003dbe:	f000 fd39 	bl	8004834 <__smakebuf_r>
 8003dc2:	230c      	movs	r3, #12
 8003dc4:	5ee2      	ldrsh	r2, [r4, r3]
 8003dc6:	2101      	movs	r1, #1
 8003dc8:	0013      	movs	r3, r2
 8003dca:	400b      	ands	r3, r1
 8003dcc:	420a      	tst	r2, r1
 8003dce:	d00b      	beq.n	8003de8 <__swsetup_r+0xac>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	60a3      	str	r3, [r4, #8]
 8003dd4:	6963      	ldr	r3, [r4, #20]
 8003dd6:	425b      	negs	r3, r3
 8003dd8:	61a3      	str	r3, [r4, #24]
 8003dda:	2000      	movs	r0, #0
 8003ddc:	6923      	ldr	r3, [r4, #16]
 8003dde:	4283      	cmp	r3, r0
 8003de0:	d101      	bne.n	8003de6 <__swsetup_r+0xaa>
 8003de2:	0613      	lsls	r3, r2, #24
 8003de4:	d4be      	bmi.n	8003d64 <__swsetup_r+0x28>
 8003de6:	bd70      	pop	{r4, r5, r6, pc}
 8003de8:	0791      	lsls	r1, r2, #30
 8003dea:	d400      	bmi.n	8003dee <__swsetup_r+0xb2>
 8003dec:	6963      	ldr	r3, [r4, #20]
 8003dee:	60a3      	str	r3, [r4, #8]
 8003df0:	e7f3      	b.n	8003dda <__swsetup_r+0x9e>
 8003df2:	46c0      	nop			@ (mov r8, r8)
 8003df4:	20000020 	.word	0x20000020

08003df8 <memset>:
 8003df8:	0003      	movs	r3, r0
 8003dfa:	1882      	adds	r2, r0, r2
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d100      	bne.n	8003e02 <memset+0xa>
 8003e00:	4770      	bx	lr
 8003e02:	7019      	strb	r1, [r3, #0]
 8003e04:	3301      	adds	r3, #1
 8003e06:	e7f9      	b.n	8003dfc <memset+0x4>

08003e08 <_close_r>:
 8003e08:	2300      	movs	r3, #0
 8003e0a:	b570      	push	{r4, r5, r6, lr}
 8003e0c:	4d06      	ldr	r5, [pc, #24]	@ (8003e28 <_close_r+0x20>)
 8003e0e:	0004      	movs	r4, r0
 8003e10:	0008      	movs	r0, r1
 8003e12:	602b      	str	r3, [r5, #0]
 8003e14:	f7fc fce1 	bl	80007da <_close>
 8003e18:	1c43      	adds	r3, r0, #1
 8003e1a:	d103      	bne.n	8003e24 <_close_r+0x1c>
 8003e1c:	682b      	ldr	r3, [r5, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d000      	beq.n	8003e24 <_close_r+0x1c>
 8003e22:	6023      	str	r3, [r4, #0]
 8003e24:	bd70      	pop	{r4, r5, r6, pc}
 8003e26:	46c0      	nop			@ (mov r8, r8)
 8003e28:	200002c4 	.word	0x200002c4

08003e2c <_lseek_r>:
 8003e2c:	b570      	push	{r4, r5, r6, lr}
 8003e2e:	0004      	movs	r4, r0
 8003e30:	0008      	movs	r0, r1
 8003e32:	0011      	movs	r1, r2
 8003e34:	001a      	movs	r2, r3
 8003e36:	2300      	movs	r3, #0
 8003e38:	4d05      	ldr	r5, [pc, #20]	@ (8003e50 <_lseek_r+0x24>)
 8003e3a:	602b      	str	r3, [r5, #0]
 8003e3c:	f7fc fcee 	bl	800081c <_lseek>
 8003e40:	1c43      	adds	r3, r0, #1
 8003e42:	d103      	bne.n	8003e4c <_lseek_r+0x20>
 8003e44:	682b      	ldr	r3, [r5, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d000      	beq.n	8003e4c <_lseek_r+0x20>
 8003e4a:	6023      	str	r3, [r4, #0]
 8003e4c:	bd70      	pop	{r4, r5, r6, pc}
 8003e4e:	46c0      	nop			@ (mov r8, r8)
 8003e50:	200002c4 	.word	0x200002c4

08003e54 <_read_r>:
 8003e54:	b570      	push	{r4, r5, r6, lr}
 8003e56:	0004      	movs	r4, r0
 8003e58:	0008      	movs	r0, r1
 8003e5a:	0011      	movs	r1, r2
 8003e5c:	001a      	movs	r2, r3
 8003e5e:	2300      	movs	r3, #0
 8003e60:	4d05      	ldr	r5, [pc, #20]	@ (8003e78 <_read_r+0x24>)
 8003e62:	602b      	str	r3, [r5, #0]
 8003e64:	f7fc fc9c 	bl	80007a0 <_read>
 8003e68:	1c43      	adds	r3, r0, #1
 8003e6a:	d103      	bne.n	8003e74 <_read_r+0x20>
 8003e6c:	682b      	ldr	r3, [r5, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d000      	beq.n	8003e74 <_read_r+0x20>
 8003e72:	6023      	str	r3, [r4, #0]
 8003e74:	bd70      	pop	{r4, r5, r6, pc}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	200002c4 	.word	0x200002c4

08003e7c <_write_r>:
 8003e7c:	b570      	push	{r4, r5, r6, lr}
 8003e7e:	0004      	movs	r4, r0
 8003e80:	0008      	movs	r0, r1
 8003e82:	0011      	movs	r1, r2
 8003e84:	001a      	movs	r2, r3
 8003e86:	2300      	movs	r3, #0
 8003e88:	4d05      	ldr	r5, [pc, #20]	@ (8003ea0 <_write_r+0x24>)
 8003e8a:	602b      	str	r3, [r5, #0]
 8003e8c:	f7fc fd94 	bl	80009b8 <_write>
 8003e90:	1c43      	adds	r3, r0, #1
 8003e92:	d103      	bne.n	8003e9c <_write_r+0x20>
 8003e94:	682b      	ldr	r3, [r5, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d000      	beq.n	8003e9c <_write_r+0x20>
 8003e9a:	6023      	str	r3, [r4, #0]
 8003e9c:	bd70      	pop	{r4, r5, r6, pc}
 8003e9e:	46c0      	nop			@ (mov r8, r8)
 8003ea0:	200002c4 	.word	0x200002c4

08003ea4 <__errno>:
 8003ea4:	4b01      	ldr	r3, [pc, #4]	@ (8003eac <__errno+0x8>)
 8003ea6:	6818      	ldr	r0, [r3, #0]
 8003ea8:	4770      	bx	lr
 8003eaa:	46c0      	nop			@ (mov r8, r8)
 8003eac:	20000020 	.word	0x20000020

08003eb0 <__libc_init_array>:
 8003eb0:	b570      	push	{r4, r5, r6, lr}
 8003eb2:	2600      	movs	r6, #0
 8003eb4:	4c0c      	ldr	r4, [pc, #48]	@ (8003ee8 <__libc_init_array+0x38>)
 8003eb6:	4d0d      	ldr	r5, [pc, #52]	@ (8003eec <__libc_init_array+0x3c>)
 8003eb8:	1b64      	subs	r4, r4, r5
 8003eba:	10a4      	asrs	r4, r4, #2
 8003ebc:	42a6      	cmp	r6, r4
 8003ebe:	d109      	bne.n	8003ed4 <__libc_init_array+0x24>
 8003ec0:	2600      	movs	r6, #0
 8003ec2:	f000 fd3b 	bl	800493c <_init>
 8003ec6:	4c0a      	ldr	r4, [pc, #40]	@ (8003ef0 <__libc_init_array+0x40>)
 8003ec8:	4d0a      	ldr	r5, [pc, #40]	@ (8003ef4 <__libc_init_array+0x44>)
 8003eca:	1b64      	subs	r4, r4, r5
 8003ecc:	10a4      	asrs	r4, r4, #2
 8003ece:	42a6      	cmp	r6, r4
 8003ed0:	d105      	bne.n	8003ede <__libc_init_array+0x2e>
 8003ed2:	bd70      	pop	{r4, r5, r6, pc}
 8003ed4:	00b3      	lsls	r3, r6, #2
 8003ed6:	58eb      	ldr	r3, [r5, r3]
 8003ed8:	4798      	blx	r3
 8003eda:	3601      	adds	r6, #1
 8003edc:	e7ee      	b.n	8003ebc <__libc_init_array+0xc>
 8003ede:	00b3      	lsls	r3, r6, #2
 8003ee0:	58eb      	ldr	r3, [r5, r3]
 8003ee2:	4798      	blx	r3
 8003ee4:	3601      	adds	r6, #1
 8003ee6:	e7f2      	b.n	8003ece <__libc_init_array+0x1e>
 8003ee8:	08004a08 	.word	0x08004a08
 8003eec:	08004a08 	.word	0x08004a08
 8003ef0:	08004a0c 	.word	0x08004a0c
 8003ef4:	08004a08 	.word	0x08004a08

08003ef8 <__retarget_lock_init_recursive>:
 8003ef8:	4770      	bx	lr

08003efa <__retarget_lock_acquire_recursive>:
 8003efa:	4770      	bx	lr

08003efc <__retarget_lock_release_recursive>:
 8003efc:	4770      	bx	lr
	...

08003f00 <_free_r>:
 8003f00:	b570      	push	{r4, r5, r6, lr}
 8003f02:	0005      	movs	r5, r0
 8003f04:	1e0c      	subs	r4, r1, #0
 8003f06:	d010      	beq.n	8003f2a <_free_r+0x2a>
 8003f08:	3c04      	subs	r4, #4
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	da00      	bge.n	8003f12 <_free_r+0x12>
 8003f10:	18e4      	adds	r4, r4, r3
 8003f12:	0028      	movs	r0, r5
 8003f14:	f000 f8e0 	bl	80040d8 <__malloc_lock>
 8003f18:	4a1d      	ldr	r2, [pc, #116]	@ (8003f90 <_free_r+0x90>)
 8003f1a:	6813      	ldr	r3, [r2, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d105      	bne.n	8003f2c <_free_r+0x2c>
 8003f20:	6063      	str	r3, [r4, #4]
 8003f22:	6014      	str	r4, [r2, #0]
 8003f24:	0028      	movs	r0, r5
 8003f26:	f000 f8df 	bl	80040e8 <__malloc_unlock>
 8003f2a:	bd70      	pop	{r4, r5, r6, pc}
 8003f2c:	42a3      	cmp	r3, r4
 8003f2e:	d908      	bls.n	8003f42 <_free_r+0x42>
 8003f30:	6820      	ldr	r0, [r4, #0]
 8003f32:	1821      	adds	r1, r4, r0
 8003f34:	428b      	cmp	r3, r1
 8003f36:	d1f3      	bne.n	8003f20 <_free_r+0x20>
 8003f38:	6819      	ldr	r1, [r3, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	1809      	adds	r1, r1, r0
 8003f3e:	6021      	str	r1, [r4, #0]
 8003f40:	e7ee      	b.n	8003f20 <_free_r+0x20>
 8003f42:	001a      	movs	r2, r3
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <_free_r+0x4e>
 8003f4a:	42a3      	cmp	r3, r4
 8003f4c:	d9f9      	bls.n	8003f42 <_free_r+0x42>
 8003f4e:	6811      	ldr	r1, [r2, #0]
 8003f50:	1850      	adds	r0, r2, r1
 8003f52:	42a0      	cmp	r0, r4
 8003f54:	d10b      	bne.n	8003f6e <_free_r+0x6e>
 8003f56:	6820      	ldr	r0, [r4, #0]
 8003f58:	1809      	adds	r1, r1, r0
 8003f5a:	1850      	adds	r0, r2, r1
 8003f5c:	6011      	str	r1, [r2, #0]
 8003f5e:	4283      	cmp	r3, r0
 8003f60:	d1e0      	bne.n	8003f24 <_free_r+0x24>
 8003f62:	6818      	ldr	r0, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	1841      	adds	r1, r0, r1
 8003f68:	6011      	str	r1, [r2, #0]
 8003f6a:	6053      	str	r3, [r2, #4]
 8003f6c:	e7da      	b.n	8003f24 <_free_r+0x24>
 8003f6e:	42a0      	cmp	r0, r4
 8003f70:	d902      	bls.n	8003f78 <_free_r+0x78>
 8003f72:	230c      	movs	r3, #12
 8003f74:	602b      	str	r3, [r5, #0]
 8003f76:	e7d5      	b.n	8003f24 <_free_r+0x24>
 8003f78:	6820      	ldr	r0, [r4, #0]
 8003f7a:	1821      	adds	r1, r4, r0
 8003f7c:	428b      	cmp	r3, r1
 8003f7e:	d103      	bne.n	8003f88 <_free_r+0x88>
 8003f80:	6819      	ldr	r1, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	1809      	adds	r1, r1, r0
 8003f86:	6021      	str	r1, [r4, #0]
 8003f88:	6063      	str	r3, [r4, #4]
 8003f8a:	6054      	str	r4, [r2, #4]
 8003f8c:	e7ca      	b.n	8003f24 <_free_r+0x24>
 8003f8e:	46c0      	nop			@ (mov r8, r8)
 8003f90:	200002d0 	.word	0x200002d0

08003f94 <sbrk_aligned>:
 8003f94:	b570      	push	{r4, r5, r6, lr}
 8003f96:	4e0f      	ldr	r6, [pc, #60]	@ (8003fd4 <sbrk_aligned+0x40>)
 8003f98:	000d      	movs	r5, r1
 8003f9a:	6831      	ldr	r1, [r6, #0]
 8003f9c:	0004      	movs	r4, r0
 8003f9e:	2900      	cmp	r1, #0
 8003fa0:	d102      	bne.n	8003fa8 <sbrk_aligned+0x14>
 8003fa2:	f000 fcad 	bl	8004900 <_sbrk_r>
 8003fa6:	6030      	str	r0, [r6, #0]
 8003fa8:	0029      	movs	r1, r5
 8003faa:	0020      	movs	r0, r4
 8003fac:	f000 fca8 	bl	8004900 <_sbrk_r>
 8003fb0:	1c43      	adds	r3, r0, #1
 8003fb2:	d103      	bne.n	8003fbc <sbrk_aligned+0x28>
 8003fb4:	2501      	movs	r5, #1
 8003fb6:	426d      	negs	r5, r5
 8003fb8:	0028      	movs	r0, r5
 8003fba:	bd70      	pop	{r4, r5, r6, pc}
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	1cc5      	adds	r5, r0, #3
 8003fc0:	439d      	bics	r5, r3
 8003fc2:	42a8      	cmp	r0, r5
 8003fc4:	d0f8      	beq.n	8003fb8 <sbrk_aligned+0x24>
 8003fc6:	1a29      	subs	r1, r5, r0
 8003fc8:	0020      	movs	r0, r4
 8003fca:	f000 fc99 	bl	8004900 <_sbrk_r>
 8003fce:	3001      	adds	r0, #1
 8003fd0:	d1f2      	bne.n	8003fb8 <sbrk_aligned+0x24>
 8003fd2:	e7ef      	b.n	8003fb4 <sbrk_aligned+0x20>
 8003fd4:	200002cc 	.word	0x200002cc

08003fd8 <_malloc_r>:
 8003fd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003fda:	2203      	movs	r2, #3
 8003fdc:	1ccb      	adds	r3, r1, #3
 8003fde:	4393      	bics	r3, r2
 8003fe0:	3308      	adds	r3, #8
 8003fe2:	0005      	movs	r5, r0
 8003fe4:	001f      	movs	r7, r3
 8003fe6:	2b0c      	cmp	r3, #12
 8003fe8:	d234      	bcs.n	8004054 <_malloc_r+0x7c>
 8003fea:	270c      	movs	r7, #12
 8003fec:	42b9      	cmp	r1, r7
 8003fee:	d833      	bhi.n	8004058 <_malloc_r+0x80>
 8003ff0:	0028      	movs	r0, r5
 8003ff2:	f000 f871 	bl	80040d8 <__malloc_lock>
 8003ff6:	4e37      	ldr	r6, [pc, #220]	@ (80040d4 <_malloc_r+0xfc>)
 8003ff8:	6833      	ldr	r3, [r6, #0]
 8003ffa:	001c      	movs	r4, r3
 8003ffc:	2c00      	cmp	r4, #0
 8003ffe:	d12f      	bne.n	8004060 <_malloc_r+0x88>
 8004000:	0039      	movs	r1, r7
 8004002:	0028      	movs	r0, r5
 8004004:	f7ff ffc6 	bl	8003f94 <sbrk_aligned>
 8004008:	0004      	movs	r4, r0
 800400a:	1c43      	adds	r3, r0, #1
 800400c:	d15f      	bne.n	80040ce <_malloc_r+0xf6>
 800400e:	6834      	ldr	r4, [r6, #0]
 8004010:	9400      	str	r4, [sp, #0]
 8004012:	9b00      	ldr	r3, [sp, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d14a      	bne.n	80040ae <_malloc_r+0xd6>
 8004018:	2c00      	cmp	r4, #0
 800401a:	d052      	beq.n	80040c2 <_malloc_r+0xea>
 800401c:	6823      	ldr	r3, [r4, #0]
 800401e:	0028      	movs	r0, r5
 8004020:	18e3      	adds	r3, r4, r3
 8004022:	9900      	ldr	r1, [sp, #0]
 8004024:	9301      	str	r3, [sp, #4]
 8004026:	f000 fc6b 	bl	8004900 <_sbrk_r>
 800402a:	9b01      	ldr	r3, [sp, #4]
 800402c:	4283      	cmp	r3, r0
 800402e:	d148      	bne.n	80040c2 <_malloc_r+0xea>
 8004030:	6823      	ldr	r3, [r4, #0]
 8004032:	0028      	movs	r0, r5
 8004034:	1aff      	subs	r7, r7, r3
 8004036:	0039      	movs	r1, r7
 8004038:	f7ff ffac 	bl	8003f94 <sbrk_aligned>
 800403c:	3001      	adds	r0, #1
 800403e:	d040      	beq.n	80040c2 <_malloc_r+0xea>
 8004040:	6823      	ldr	r3, [r4, #0]
 8004042:	19db      	adds	r3, r3, r7
 8004044:	6023      	str	r3, [r4, #0]
 8004046:	6833      	ldr	r3, [r6, #0]
 8004048:	685a      	ldr	r2, [r3, #4]
 800404a:	2a00      	cmp	r2, #0
 800404c:	d133      	bne.n	80040b6 <_malloc_r+0xde>
 800404e:	9b00      	ldr	r3, [sp, #0]
 8004050:	6033      	str	r3, [r6, #0]
 8004052:	e019      	b.n	8004088 <_malloc_r+0xb0>
 8004054:	2b00      	cmp	r3, #0
 8004056:	dac9      	bge.n	8003fec <_malloc_r+0x14>
 8004058:	230c      	movs	r3, #12
 800405a:	602b      	str	r3, [r5, #0]
 800405c:	2000      	movs	r0, #0
 800405e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004060:	6821      	ldr	r1, [r4, #0]
 8004062:	1bc9      	subs	r1, r1, r7
 8004064:	d420      	bmi.n	80040a8 <_malloc_r+0xd0>
 8004066:	290b      	cmp	r1, #11
 8004068:	d90a      	bls.n	8004080 <_malloc_r+0xa8>
 800406a:	19e2      	adds	r2, r4, r7
 800406c:	6027      	str	r7, [r4, #0]
 800406e:	42a3      	cmp	r3, r4
 8004070:	d104      	bne.n	800407c <_malloc_r+0xa4>
 8004072:	6032      	str	r2, [r6, #0]
 8004074:	6863      	ldr	r3, [r4, #4]
 8004076:	6011      	str	r1, [r2, #0]
 8004078:	6053      	str	r3, [r2, #4]
 800407a:	e005      	b.n	8004088 <_malloc_r+0xb0>
 800407c:	605a      	str	r2, [r3, #4]
 800407e:	e7f9      	b.n	8004074 <_malloc_r+0x9c>
 8004080:	6862      	ldr	r2, [r4, #4]
 8004082:	42a3      	cmp	r3, r4
 8004084:	d10e      	bne.n	80040a4 <_malloc_r+0xcc>
 8004086:	6032      	str	r2, [r6, #0]
 8004088:	0028      	movs	r0, r5
 800408a:	f000 f82d 	bl	80040e8 <__malloc_unlock>
 800408e:	0020      	movs	r0, r4
 8004090:	2207      	movs	r2, #7
 8004092:	300b      	adds	r0, #11
 8004094:	1d23      	adds	r3, r4, #4
 8004096:	4390      	bics	r0, r2
 8004098:	1ac2      	subs	r2, r0, r3
 800409a:	4298      	cmp	r0, r3
 800409c:	d0df      	beq.n	800405e <_malloc_r+0x86>
 800409e:	1a1b      	subs	r3, r3, r0
 80040a0:	50a3      	str	r3, [r4, r2]
 80040a2:	e7dc      	b.n	800405e <_malloc_r+0x86>
 80040a4:	605a      	str	r2, [r3, #4]
 80040a6:	e7ef      	b.n	8004088 <_malloc_r+0xb0>
 80040a8:	0023      	movs	r3, r4
 80040aa:	6864      	ldr	r4, [r4, #4]
 80040ac:	e7a6      	b.n	8003ffc <_malloc_r+0x24>
 80040ae:	9c00      	ldr	r4, [sp, #0]
 80040b0:	6863      	ldr	r3, [r4, #4]
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	e7ad      	b.n	8004012 <_malloc_r+0x3a>
 80040b6:	001a      	movs	r2, r3
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	42a3      	cmp	r3, r4
 80040bc:	d1fb      	bne.n	80040b6 <_malloc_r+0xde>
 80040be:	2300      	movs	r3, #0
 80040c0:	e7da      	b.n	8004078 <_malloc_r+0xa0>
 80040c2:	230c      	movs	r3, #12
 80040c4:	0028      	movs	r0, r5
 80040c6:	602b      	str	r3, [r5, #0]
 80040c8:	f000 f80e 	bl	80040e8 <__malloc_unlock>
 80040cc:	e7c6      	b.n	800405c <_malloc_r+0x84>
 80040ce:	6007      	str	r7, [r0, #0]
 80040d0:	e7da      	b.n	8004088 <_malloc_r+0xb0>
 80040d2:	46c0      	nop			@ (mov r8, r8)
 80040d4:	200002d0 	.word	0x200002d0

080040d8 <__malloc_lock>:
 80040d8:	b510      	push	{r4, lr}
 80040da:	4802      	ldr	r0, [pc, #8]	@ (80040e4 <__malloc_lock+0xc>)
 80040dc:	f7ff ff0d 	bl	8003efa <__retarget_lock_acquire_recursive>
 80040e0:	bd10      	pop	{r4, pc}
 80040e2:	46c0      	nop			@ (mov r8, r8)
 80040e4:	200002c8 	.word	0x200002c8

080040e8 <__malloc_unlock>:
 80040e8:	b510      	push	{r4, lr}
 80040ea:	4802      	ldr	r0, [pc, #8]	@ (80040f4 <__malloc_unlock+0xc>)
 80040ec:	f7ff ff06 	bl	8003efc <__retarget_lock_release_recursive>
 80040f0:	bd10      	pop	{r4, pc}
 80040f2:	46c0      	nop			@ (mov r8, r8)
 80040f4:	200002c8 	.word	0x200002c8

080040f8 <__sfputc_r>:
 80040f8:	6893      	ldr	r3, [r2, #8]
 80040fa:	b510      	push	{r4, lr}
 80040fc:	3b01      	subs	r3, #1
 80040fe:	6093      	str	r3, [r2, #8]
 8004100:	2b00      	cmp	r3, #0
 8004102:	da04      	bge.n	800410e <__sfputc_r+0x16>
 8004104:	6994      	ldr	r4, [r2, #24]
 8004106:	42a3      	cmp	r3, r4
 8004108:	db07      	blt.n	800411a <__sfputc_r+0x22>
 800410a:	290a      	cmp	r1, #10
 800410c:	d005      	beq.n	800411a <__sfputc_r+0x22>
 800410e:	6813      	ldr	r3, [r2, #0]
 8004110:	1c58      	adds	r0, r3, #1
 8004112:	6010      	str	r0, [r2, #0]
 8004114:	7019      	strb	r1, [r3, #0]
 8004116:	0008      	movs	r0, r1
 8004118:	bd10      	pop	{r4, pc}
 800411a:	f7ff fdcd 	bl	8003cb8 <__swbuf_r>
 800411e:	0001      	movs	r1, r0
 8004120:	e7f9      	b.n	8004116 <__sfputc_r+0x1e>

08004122 <__sfputs_r>:
 8004122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004124:	0006      	movs	r6, r0
 8004126:	000f      	movs	r7, r1
 8004128:	0014      	movs	r4, r2
 800412a:	18d5      	adds	r5, r2, r3
 800412c:	42ac      	cmp	r4, r5
 800412e:	d101      	bne.n	8004134 <__sfputs_r+0x12>
 8004130:	2000      	movs	r0, #0
 8004132:	e007      	b.n	8004144 <__sfputs_r+0x22>
 8004134:	7821      	ldrb	r1, [r4, #0]
 8004136:	003a      	movs	r2, r7
 8004138:	0030      	movs	r0, r6
 800413a:	f7ff ffdd 	bl	80040f8 <__sfputc_r>
 800413e:	3401      	adds	r4, #1
 8004140:	1c43      	adds	r3, r0, #1
 8004142:	d1f3      	bne.n	800412c <__sfputs_r+0xa>
 8004144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004148 <_vfiprintf_r>:
 8004148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800414a:	b0a1      	sub	sp, #132	@ 0x84
 800414c:	000f      	movs	r7, r1
 800414e:	0015      	movs	r5, r2
 8004150:	001e      	movs	r6, r3
 8004152:	9003      	str	r0, [sp, #12]
 8004154:	2800      	cmp	r0, #0
 8004156:	d004      	beq.n	8004162 <_vfiprintf_r+0x1a>
 8004158:	6a03      	ldr	r3, [r0, #32]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d101      	bne.n	8004162 <_vfiprintf_r+0x1a>
 800415e:	f7ff fcbb 	bl	8003ad8 <__sinit>
 8004162:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004164:	07db      	lsls	r3, r3, #31
 8004166:	d405      	bmi.n	8004174 <_vfiprintf_r+0x2c>
 8004168:	89bb      	ldrh	r3, [r7, #12]
 800416a:	059b      	lsls	r3, r3, #22
 800416c:	d402      	bmi.n	8004174 <_vfiprintf_r+0x2c>
 800416e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004170:	f7ff fec3 	bl	8003efa <__retarget_lock_acquire_recursive>
 8004174:	89bb      	ldrh	r3, [r7, #12]
 8004176:	071b      	lsls	r3, r3, #28
 8004178:	d502      	bpl.n	8004180 <_vfiprintf_r+0x38>
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d113      	bne.n	80041a8 <_vfiprintf_r+0x60>
 8004180:	0039      	movs	r1, r7
 8004182:	9803      	ldr	r0, [sp, #12]
 8004184:	f7ff fdda 	bl	8003d3c <__swsetup_r>
 8004188:	2800      	cmp	r0, #0
 800418a:	d00d      	beq.n	80041a8 <_vfiprintf_r+0x60>
 800418c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800418e:	07db      	lsls	r3, r3, #31
 8004190:	d503      	bpl.n	800419a <_vfiprintf_r+0x52>
 8004192:	2001      	movs	r0, #1
 8004194:	4240      	negs	r0, r0
 8004196:	b021      	add	sp, #132	@ 0x84
 8004198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800419a:	89bb      	ldrh	r3, [r7, #12]
 800419c:	059b      	lsls	r3, r3, #22
 800419e:	d4f8      	bmi.n	8004192 <_vfiprintf_r+0x4a>
 80041a0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80041a2:	f7ff feab 	bl	8003efc <__retarget_lock_release_recursive>
 80041a6:	e7f4      	b.n	8004192 <_vfiprintf_r+0x4a>
 80041a8:	2300      	movs	r3, #0
 80041aa:	ac08      	add	r4, sp, #32
 80041ac:	6163      	str	r3, [r4, #20]
 80041ae:	3320      	adds	r3, #32
 80041b0:	7663      	strb	r3, [r4, #25]
 80041b2:	3310      	adds	r3, #16
 80041b4:	76a3      	strb	r3, [r4, #26]
 80041b6:	9607      	str	r6, [sp, #28]
 80041b8:	002e      	movs	r6, r5
 80041ba:	7833      	ldrb	r3, [r6, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <_vfiprintf_r+0x7c>
 80041c0:	2b25      	cmp	r3, #37	@ 0x25
 80041c2:	d148      	bne.n	8004256 <_vfiprintf_r+0x10e>
 80041c4:	1b73      	subs	r3, r6, r5
 80041c6:	9305      	str	r3, [sp, #20]
 80041c8:	42ae      	cmp	r6, r5
 80041ca:	d00b      	beq.n	80041e4 <_vfiprintf_r+0x9c>
 80041cc:	002a      	movs	r2, r5
 80041ce:	0039      	movs	r1, r7
 80041d0:	9803      	ldr	r0, [sp, #12]
 80041d2:	f7ff ffa6 	bl	8004122 <__sfputs_r>
 80041d6:	3001      	adds	r0, #1
 80041d8:	d100      	bne.n	80041dc <_vfiprintf_r+0x94>
 80041da:	e0ae      	b.n	800433a <_vfiprintf_r+0x1f2>
 80041dc:	6963      	ldr	r3, [r4, #20]
 80041de:	9a05      	ldr	r2, [sp, #20]
 80041e0:	189b      	adds	r3, r3, r2
 80041e2:	6163      	str	r3, [r4, #20]
 80041e4:	7833      	ldrb	r3, [r6, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d100      	bne.n	80041ec <_vfiprintf_r+0xa4>
 80041ea:	e0a6      	b.n	800433a <_vfiprintf_r+0x1f2>
 80041ec:	2201      	movs	r2, #1
 80041ee:	2300      	movs	r3, #0
 80041f0:	4252      	negs	r2, r2
 80041f2:	6062      	str	r2, [r4, #4]
 80041f4:	a904      	add	r1, sp, #16
 80041f6:	3254      	adds	r2, #84	@ 0x54
 80041f8:	1852      	adds	r2, r2, r1
 80041fa:	1c75      	adds	r5, r6, #1
 80041fc:	6023      	str	r3, [r4, #0]
 80041fe:	60e3      	str	r3, [r4, #12]
 8004200:	60a3      	str	r3, [r4, #8]
 8004202:	7013      	strb	r3, [r2, #0]
 8004204:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004206:	4b59      	ldr	r3, [pc, #356]	@ (800436c <_vfiprintf_r+0x224>)
 8004208:	2205      	movs	r2, #5
 800420a:	0018      	movs	r0, r3
 800420c:	7829      	ldrb	r1, [r5, #0]
 800420e:	9305      	str	r3, [sp, #20]
 8004210:	f000 fb88 	bl	8004924 <memchr>
 8004214:	1c6e      	adds	r6, r5, #1
 8004216:	2800      	cmp	r0, #0
 8004218:	d11f      	bne.n	800425a <_vfiprintf_r+0x112>
 800421a:	6822      	ldr	r2, [r4, #0]
 800421c:	06d3      	lsls	r3, r2, #27
 800421e:	d504      	bpl.n	800422a <_vfiprintf_r+0xe2>
 8004220:	2353      	movs	r3, #83	@ 0x53
 8004222:	a904      	add	r1, sp, #16
 8004224:	185b      	adds	r3, r3, r1
 8004226:	2120      	movs	r1, #32
 8004228:	7019      	strb	r1, [r3, #0]
 800422a:	0713      	lsls	r3, r2, #28
 800422c:	d504      	bpl.n	8004238 <_vfiprintf_r+0xf0>
 800422e:	2353      	movs	r3, #83	@ 0x53
 8004230:	a904      	add	r1, sp, #16
 8004232:	185b      	adds	r3, r3, r1
 8004234:	212b      	movs	r1, #43	@ 0x2b
 8004236:	7019      	strb	r1, [r3, #0]
 8004238:	782b      	ldrb	r3, [r5, #0]
 800423a:	2b2a      	cmp	r3, #42	@ 0x2a
 800423c:	d016      	beq.n	800426c <_vfiprintf_r+0x124>
 800423e:	002e      	movs	r6, r5
 8004240:	2100      	movs	r1, #0
 8004242:	200a      	movs	r0, #10
 8004244:	68e3      	ldr	r3, [r4, #12]
 8004246:	7832      	ldrb	r2, [r6, #0]
 8004248:	1c75      	adds	r5, r6, #1
 800424a:	3a30      	subs	r2, #48	@ 0x30
 800424c:	2a09      	cmp	r2, #9
 800424e:	d950      	bls.n	80042f2 <_vfiprintf_r+0x1aa>
 8004250:	2900      	cmp	r1, #0
 8004252:	d111      	bne.n	8004278 <_vfiprintf_r+0x130>
 8004254:	e017      	b.n	8004286 <_vfiprintf_r+0x13e>
 8004256:	3601      	adds	r6, #1
 8004258:	e7af      	b.n	80041ba <_vfiprintf_r+0x72>
 800425a:	9b05      	ldr	r3, [sp, #20]
 800425c:	6822      	ldr	r2, [r4, #0]
 800425e:	1ac0      	subs	r0, r0, r3
 8004260:	2301      	movs	r3, #1
 8004262:	4083      	lsls	r3, r0
 8004264:	4313      	orrs	r3, r2
 8004266:	0035      	movs	r5, r6
 8004268:	6023      	str	r3, [r4, #0]
 800426a:	e7cc      	b.n	8004206 <_vfiprintf_r+0xbe>
 800426c:	9b07      	ldr	r3, [sp, #28]
 800426e:	1d19      	adds	r1, r3, #4
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	9107      	str	r1, [sp, #28]
 8004274:	2b00      	cmp	r3, #0
 8004276:	db01      	blt.n	800427c <_vfiprintf_r+0x134>
 8004278:	930b      	str	r3, [sp, #44]	@ 0x2c
 800427a:	e004      	b.n	8004286 <_vfiprintf_r+0x13e>
 800427c:	425b      	negs	r3, r3
 800427e:	60e3      	str	r3, [r4, #12]
 8004280:	2302      	movs	r3, #2
 8004282:	4313      	orrs	r3, r2
 8004284:	6023      	str	r3, [r4, #0]
 8004286:	7833      	ldrb	r3, [r6, #0]
 8004288:	2b2e      	cmp	r3, #46	@ 0x2e
 800428a:	d10c      	bne.n	80042a6 <_vfiprintf_r+0x15e>
 800428c:	7873      	ldrb	r3, [r6, #1]
 800428e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004290:	d134      	bne.n	80042fc <_vfiprintf_r+0x1b4>
 8004292:	9b07      	ldr	r3, [sp, #28]
 8004294:	3602      	adds	r6, #2
 8004296:	1d1a      	adds	r2, r3, #4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	9207      	str	r2, [sp, #28]
 800429c:	2b00      	cmp	r3, #0
 800429e:	da01      	bge.n	80042a4 <_vfiprintf_r+0x15c>
 80042a0:	2301      	movs	r3, #1
 80042a2:	425b      	negs	r3, r3
 80042a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80042a6:	4d32      	ldr	r5, [pc, #200]	@ (8004370 <_vfiprintf_r+0x228>)
 80042a8:	2203      	movs	r2, #3
 80042aa:	0028      	movs	r0, r5
 80042ac:	7831      	ldrb	r1, [r6, #0]
 80042ae:	f000 fb39 	bl	8004924 <memchr>
 80042b2:	2800      	cmp	r0, #0
 80042b4:	d006      	beq.n	80042c4 <_vfiprintf_r+0x17c>
 80042b6:	2340      	movs	r3, #64	@ 0x40
 80042b8:	1b40      	subs	r0, r0, r5
 80042ba:	4083      	lsls	r3, r0
 80042bc:	6822      	ldr	r2, [r4, #0]
 80042be:	3601      	adds	r6, #1
 80042c0:	4313      	orrs	r3, r2
 80042c2:	6023      	str	r3, [r4, #0]
 80042c4:	7831      	ldrb	r1, [r6, #0]
 80042c6:	2206      	movs	r2, #6
 80042c8:	482a      	ldr	r0, [pc, #168]	@ (8004374 <_vfiprintf_r+0x22c>)
 80042ca:	1c75      	adds	r5, r6, #1
 80042cc:	7621      	strb	r1, [r4, #24]
 80042ce:	f000 fb29 	bl	8004924 <memchr>
 80042d2:	2800      	cmp	r0, #0
 80042d4:	d040      	beq.n	8004358 <_vfiprintf_r+0x210>
 80042d6:	4b28      	ldr	r3, [pc, #160]	@ (8004378 <_vfiprintf_r+0x230>)
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d122      	bne.n	8004322 <_vfiprintf_r+0x1da>
 80042dc:	2207      	movs	r2, #7
 80042de:	9b07      	ldr	r3, [sp, #28]
 80042e0:	3307      	adds	r3, #7
 80042e2:	4393      	bics	r3, r2
 80042e4:	3308      	adds	r3, #8
 80042e6:	9307      	str	r3, [sp, #28]
 80042e8:	6963      	ldr	r3, [r4, #20]
 80042ea:	9a04      	ldr	r2, [sp, #16]
 80042ec:	189b      	adds	r3, r3, r2
 80042ee:	6163      	str	r3, [r4, #20]
 80042f0:	e762      	b.n	80041b8 <_vfiprintf_r+0x70>
 80042f2:	4343      	muls	r3, r0
 80042f4:	002e      	movs	r6, r5
 80042f6:	2101      	movs	r1, #1
 80042f8:	189b      	adds	r3, r3, r2
 80042fa:	e7a4      	b.n	8004246 <_vfiprintf_r+0xfe>
 80042fc:	2300      	movs	r3, #0
 80042fe:	200a      	movs	r0, #10
 8004300:	0019      	movs	r1, r3
 8004302:	3601      	adds	r6, #1
 8004304:	6063      	str	r3, [r4, #4]
 8004306:	7832      	ldrb	r2, [r6, #0]
 8004308:	1c75      	adds	r5, r6, #1
 800430a:	3a30      	subs	r2, #48	@ 0x30
 800430c:	2a09      	cmp	r2, #9
 800430e:	d903      	bls.n	8004318 <_vfiprintf_r+0x1d0>
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0c8      	beq.n	80042a6 <_vfiprintf_r+0x15e>
 8004314:	9109      	str	r1, [sp, #36]	@ 0x24
 8004316:	e7c6      	b.n	80042a6 <_vfiprintf_r+0x15e>
 8004318:	4341      	muls	r1, r0
 800431a:	002e      	movs	r6, r5
 800431c:	2301      	movs	r3, #1
 800431e:	1889      	adds	r1, r1, r2
 8004320:	e7f1      	b.n	8004306 <_vfiprintf_r+0x1be>
 8004322:	aa07      	add	r2, sp, #28
 8004324:	9200      	str	r2, [sp, #0]
 8004326:	0021      	movs	r1, r4
 8004328:	003a      	movs	r2, r7
 800432a:	4b14      	ldr	r3, [pc, #80]	@ (800437c <_vfiprintf_r+0x234>)
 800432c:	9803      	ldr	r0, [sp, #12]
 800432e:	e000      	b.n	8004332 <_vfiprintf_r+0x1ea>
 8004330:	bf00      	nop
 8004332:	9004      	str	r0, [sp, #16]
 8004334:	9b04      	ldr	r3, [sp, #16]
 8004336:	3301      	adds	r3, #1
 8004338:	d1d6      	bne.n	80042e8 <_vfiprintf_r+0x1a0>
 800433a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800433c:	07db      	lsls	r3, r3, #31
 800433e:	d405      	bmi.n	800434c <_vfiprintf_r+0x204>
 8004340:	89bb      	ldrh	r3, [r7, #12]
 8004342:	059b      	lsls	r3, r3, #22
 8004344:	d402      	bmi.n	800434c <_vfiprintf_r+0x204>
 8004346:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8004348:	f7ff fdd8 	bl	8003efc <__retarget_lock_release_recursive>
 800434c:	89bb      	ldrh	r3, [r7, #12]
 800434e:	065b      	lsls	r3, r3, #25
 8004350:	d500      	bpl.n	8004354 <_vfiprintf_r+0x20c>
 8004352:	e71e      	b.n	8004192 <_vfiprintf_r+0x4a>
 8004354:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004356:	e71e      	b.n	8004196 <_vfiprintf_r+0x4e>
 8004358:	aa07      	add	r2, sp, #28
 800435a:	9200      	str	r2, [sp, #0]
 800435c:	0021      	movs	r1, r4
 800435e:	003a      	movs	r2, r7
 8004360:	4b06      	ldr	r3, [pc, #24]	@ (800437c <_vfiprintf_r+0x234>)
 8004362:	9803      	ldr	r0, [sp, #12]
 8004364:	f000 f87c 	bl	8004460 <_printf_i>
 8004368:	e7e3      	b.n	8004332 <_vfiprintf_r+0x1ea>
 800436a:	46c0      	nop			@ (mov r8, r8)
 800436c:	080049d4 	.word	0x080049d4
 8004370:	080049da 	.word	0x080049da
 8004374:	080049de 	.word	0x080049de
 8004378:	00000000 	.word	0x00000000
 800437c:	08004123 	.word	0x08004123

08004380 <_printf_common>:
 8004380:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004382:	0016      	movs	r6, r2
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	688a      	ldr	r2, [r1, #8]
 8004388:	690b      	ldr	r3, [r1, #16]
 800438a:	000c      	movs	r4, r1
 800438c:	9000      	str	r0, [sp, #0]
 800438e:	4293      	cmp	r3, r2
 8004390:	da00      	bge.n	8004394 <_printf_common+0x14>
 8004392:	0013      	movs	r3, r2
 8004394:	0022      	movs	r2, r4
 8004396:	6033      	str	r3, [r6, #0]
 8004398:	3243      	adds	r2, #67	@ 0x43
 800439a:	7812      	ldrb	r2, [r2, #0]
 800439c:	2a00      	cmp	r2, #0
 800439e:	d001      	beq.n	80043a4 <_printf_common+0x24>
 80043a0:	3301      	adds	r3, #1
 80043a2:	6033      	str	r3, [r6, #0]
 80043a4:	6823      	ldr	r3, [r4, #0]
 80043a6:	069b      	lsls	r3, r3, #26
 80043a8:	d502      	bpl.n	80043b0 <_printf_common+0x30>
 80043aa:	6833      	ldr	r3, [r6, #0]
 80043ac:	3302      	adds	r3, #2
 80043ae:	6033      	str	r3, [r6, #0]
 80043b0:	6822      	ldr	r2, [r4, #0]
 80043b2:	2306      	movs	r3, #6
 80043b4:	0015      	movs	r5, r2
 80043b6:	401d      	ands	r5, r3
 80043b8:	421a      	tst	r2, r3
 80043ba:	d027      	beq.n	800440c <_printf_common+0x8c>
 80043bc:	0023      	movs	r3, r4
 80043be:	3343      	adds	r3, #67	@ 0x43
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	1e5a      	subs	r2, r3, #1
 80043c4:	4193      	sbcs	r3, r2
 80043c6:	6822      	ldr	r2, [r4, #0]
 80043c8:	0692      	lsls	r2, r2, #26
 80043ca:	d430      	bmi.n	800442e <_printf_common+0xae>
 80043cc:	0022      	movs	r2, r4
 80043ce:	9901      	ldr	r1, [sp, #4]
 80043d0:	9800      	ldr	r0, [sp, #0]
 80043d2:	9d08      	ldr	r5, [sp, #32]
 80043d4:	3243      	adds	r2, #67	@ 0x43
 80043d6:	47a8      	blx	r5
 80043d8:	3001      	adds	r0, #1
 80043da:	d025      	beq.n	8004428 <_printf_common+0xa8>
 80043dc:	2206      	movs	r2, #6
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	2500      	movs	r5, #0
 80043e2:	4013      	ands	r3, r2
 80043e4:	2b04      	cmp	r3, #4
 80043e6:	d105      	bne.n	80043f4 <_printf_common+0x74>
 80043e8:	6833      	ldr	r3, [r6, #0]
 80043ea:	68e5      	ldr	r5, [r4, #12]
 80043ec:	1aed      	subs	r5, r5, r3
 80043ee:	43eb      	mvns	r3, r5
 80043f0:	17db      	asrs	r3, r3, #31
 80043f2:	401d      	ands	r5, r3
 80043f4:	68a3      	ldr	r3, [r4, #8]
 80043f6:	6922      	ldr	r2, [r4, #16]
 80043f8:	4293      	cmp	r3, r2
 80043fa:	dd01      	ble.n	8004400 <_printf_common+0x80>
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	18ed      	adds	r5, r5, r3
 8004400:	2600      	movs	r6, #0
 8004402:	42b5      	cmp	r5, r6
 8004404:	d120      	bne.n	8004448 <_printf_common+0xc8>
 8004406:	2000      	movs	r0, #0
 8004408:	e010      	b.n	800442c <_printf_common+0xac>
 800440a:	3501      	adds	r5, #1
 800440c:	68e3      	ldr	r3, [r4, #12]
 800440e:	6832      	ldr	r2, [r6, #0]
 8004410:	1a9b      	subs	r3, r3, r2
 8004412:	42ab      	cmp	r3, r5
 8004414:	ddd2      	ble.n	80043bc <_printf_common+0x3c>
 8004416:	0022      	movs	r2, r4
 8004418:	2301      	movs	r3, #1
 800441a:	9901      	ldr	r1, [sp, #4]
 800441c:	9800      	ldr	r0, [sp, #0]
 800441e:	9f08      	ldr	r7, [sp, #32]
 8004420:	3219      	adds	r2, #25
 8004422:	47b8      	blx	r7
 8004424:	3001      	adds	r0, #1
 8004426:	d1f0      	bne.n	800440a <_printf_common+0x8a>
 8004428:	2001      	movs	r0, #1
 800442a:	4240      	negs	r0, r0
 800442c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800442e:	2030      	movs	r0, #48	@ 0x30
 8004430:	18e1      	adds	r1, r4, r3
 8004432:	3143      	adds	r1, #67	@ 0x43
 8004434:	7008      	strb	r0, [r1, #0]
 8004436:	0021      	movs	r1, r4
 8004438:	1c5a      	adds	r2, r3, #1
 800443a:	3145      	adds	r1, #69	@ 0x45
 800443c:	7809      	ldrb	r1, [r1, #0]
 800443e:	18a2      	adds	r2, r4, r2
 8004440:	3243      	adds	r2, #67	@ 0x43
 8004442:	3302      	adds	r3, #2
 8004444:	7011      	strb	r1, [r2, #0]
 8004446:	e7c1      	b.n	80043cc <_printf_common+0x4c>
 8004448:	0022      	movs	r2, r4
 800444a:	2301      	movs	r3, #1
 800444c:	9901      	ldr	r1, [sp, #4]
 800444e:	9800      	ldr	r0, [sp, #0]
 8004450:	9f08      	ldr	r7, [sp, #32]
 8004452:	321a      	adds	r2, #26
 8004454:	47b8      	blx	r7
 8004456:	3001      	adds	r0, #1
 8004458:	d0e6      	beq.n	8004428 <_printf_common+0xa8>
 800445a:	3601      	adds	r6, #1
 800445c:	e7d1      	b.n	8004402 <_printf_common+0x82>
	...

08004460 <_printf_i>:
 8004460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004462:	b08b      	sub	sp, #44	@ 0x2c
 8004464:	9206      	str	r2, [sp, #24]
 8004466:	000a      	movs	r2, r1
 8004468:	3243      	adds	r2, #67	@ 0x43
 800446a:	9307      	str	r3, [sp, #28]
 800446c:	9005      	str	r0, [sp, #20]
 800446e:	9203      	str	r2, [sp, #12]
 8004470:	7e0a      	ldrb	r2, [r1, #24]
 8004472:	000c      	movs	r4, r1
 8004474:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004476:	2a78      	cmp	r2, #120	@ 0x78
 8004478:	d809      	bhi.n	800448e <_printf_i+0x2e>
 800447a:	2a62      	cmp	r2, #98	@ 0x62
 800447c:	d80b      	bhi.n	8004496 <_printf_i+0x36>
 800447e:	2a00      	cmp	r2, #0
 8004480:	d100      	bne.n	8004484 <_printf_i+0x24>
 8004482:	e0bc      	b.n	80045fe <_printf_i+0x19e>
 8004484:	497b      	ldr	r1, [pc, #492]	@ (8004674 <_printf_i+0x214>)
 8004486:	9104      	str	r1, [sp, #16]
 8004488:	2a58      	cmp	r2, #88	@ 0x58
 800448a:	d100      	bne.n	800448e <_printf_i+0x2e>
 800448c:	e090      	b.n	80045b0 <_printf_i+0x150>
 800448e:	0025      	movs	r5, r4
 8004490:	3542      	adds	r5, #66	@ 0x42
 8004492:	702a      	strb	r2, [r5, #0]
 8004494:	e022      	b.n	80044dc <_printf_i+0x7c>
 8004496:	0010      	movs	r0, r2
 8004498:	3863      	subs	r0, #99	@ 0x63
 800449a:	2815      	cmp	r0, #21
 800449c:	d8f7      	bhi.n	800448e <_printf_i+0x2e>
 800449e:	f7fb fe33 	bl	8000108 <__gnu_thumb1_case_shi>
 80044a2:	0016      	.short	0x0016
 80044a4:	fff6001f 	.word	0xfff6001f
 80044a8:	fff6fff6 	.word	0xfff6fff6
 80044ac:	001ffff6 	.word	0x001ffff6
 80044b0:	fff6fff6 	.word	0xfff6fff6
 80044b4:	fff6fff6 	.word	0xfff6fff6
 80044b8:	003600a1 	.word	0x003600a1
 80044bc:	fff60080 	.word	0xfff60080
 80044c0:	00b2fff6 	.word	0x00b2fff6
 80044c4:	0036fff6 	.word	0x0036fff6
 80044c8:	fff6fff6 	.word	0xfff6fff6
 80044cc:	0084      	.short	0x0084
 80044ce:	0025      	movs	r5, r4
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	3542      	adds	r5, #66	@ 0x42
 80044d4:	1d11      	adds	r1, r2, #4
 80044d6:	6019      	str	r1, [r3, #0]
 80044d8:	6813      	ldr	r3, [r2, #0]
 80044da:	702b      	strb	r3, [r5, #0]
 80044dc:	2301      	movs	r3, #1
 80044de:	e0a0      	b.n	8004622 <_printf_i+0x1c2>
 80044e0:	6818      	ldr	r0, [r3, #0]
 80044e2:	6809      	ldr	r1, [r1, #0]
 80044e4:	1d02      	adds	r2, r0, #4
 80044e6:	060d      	lsls	r5, r1, #24
 80044e8:	d50b      	bpl.n	8004502 <_printf_i+0xa2>
 80044ea:	6806      	ldr	r6, [r0, #0]
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	2e00      	cmp	r6, #0
 80044f0:	da03      	bge.n	80044fa <_printf_i+0x9a>
 80044f2:	232d      	movs	r3, #45	@ 0x2d
 80044f4:	9a03      	ldr	r2, [sp, #12]
 80044f6:	4276      	negs	r6, r6
 80044f8:	7013      	strb	r3, [r2, #0]
 80044fa:	4b5e      	ldr	r3, [pc, #376]	@ (8004674 <_printf_i+0x214>)
 80044fc:	270a      	movs	r7, #10
 80044fe:	9304      	str	r3, [sp, #16]
 8004500:	e018      	b.n	8004534 <_printf_i+0xd4>
 8004502:	6806      	ldr	r6, [r0, #0]
 8004504:	601a      	str	r2, [r3, #0]
 8004506:	0649      	lsls	r1, r1, #25
 8004508:	d5f1      	bpl.n	80044ee <_printf_i+0x8e>
 800450a:	b236      	sxth	r6, r6
 800450c:	e7ef      	b.n	80044ee <_printf_i+0x8e>
 800450e:	6808      	ldr	r0, [r1, #0]
 8004510:	6819      	ldr	r1, [r3, #0]
 8004512:	c940      	ldmia	r1!, {r6}
 8004514:	0605      	lsls	r5, r0, #24
 8004516:	d402      	bmi.n	800451e <_printf_i+0xbe>
 8004518:	0640      	lsls	r0, r0, #25
 800451a:	d500      	bpl.n	800451e <_printf_i+0xbe>
 800451c:	b2b6      	uxth	r6, r6
 800451e:	6019      	str	r1, [r3, #0]
 8004520:	4b54      	ldr	r3, [pc, #336]	@ (8004674 <_printf_i+0x214>)
 8004522:	270a      	movs	r7, #10
 8004524:	9304      	str	r3, [sp, #16]
 8004526:	2a6f      	cmp	r2, #111	@ 0x6f
 8004528:	d100      	bne.n	800452c <_printf_i+0xcc>
 800452a:	3f02      	subs	r7, #2
 800452c:	0023      	movs	r3, r4
 800452e:	2200      	movs	r2, #0
 8004530:	3343      	adds	r3, #67	@ 0x43
 8004532:	701a      	strb	r2, [r3, #0]
 8004534:	6863      	ldr	r3, [r4, #4]
 8004536:	60a3      	str	r3, [r4, #8]
 8004538:	2b00      	cmp	r3, #0
 800453a:	db03      	blt.n	8004544 <_printf_i+0xe4>
 800453c:	2104      	movs	r1, #4
 800453e:	6822      	ldr	r2, [r4, #0]
 8004540:	438a      	bics	r2, r1
 8004542:	6022      	str	r2, [r4, #0]
 8004544:	2e00      	cmp	r6, #0
 8004546:	d102      	bne.n	800454e <_printf_i+0xee>
 8004548:	9d03      	ldr	r5, [sp, #12]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00c      	beq.n	8004568 <_printf_i+0x108>
 800454e:	9d03      	ldr	r5, [sp, #12]
 8004550:	0030      	movs	r0, r6
 8004552:	0039      	movs	r1, r7
 8004554:	f7fb fe68 	bl	8000228 <__aeabi_uidivmod>
 8004558:	9b04      	ldr	r3, [sp, #16]
 800455a:	3d01      	subs	r5, #1
 800455c:	5c5b      	ldrb	r3, [r3, r1]
 800455e:	702b      	strb	r3, [r5, #0]
 8004560:	0033      	movs	r3, r6
 8004562:	0006      	movs	r6, r0
 8004564:	429f      	cmp	r7, r3
 8004566:	d9f3      	bls.n	8004550 <_printf_i+0xf0>
 8004568:	2f08      	cmp	r7, #8
 800456a:	d109      	bne.n	8004580 <_printf_i+0x120>
 800456c:	6823      	ldr	r3, [r4, #0]
 800456e:	07db      	lsls	r3, r3, #31
 8004570:	d506      	bpl.n	8004580 <_printf_i+0x120>
 8004572:	6862      	ldr	r2, [r4, #4]
 8004574:	6923      	ldr	r3, [r4, #16]
 8004576:	429a      	cmp	r2, r3
 8004578:	dc02      	bgt.n	8004580 <_printf_i+0x120>
 800457a:	2330      	movs	r3, #48	@ 0x30
 800457c:	3d01      	subs	r5, #1
 800457e:	702b      	strb	r3, [r5, #0]
 8004580:	9b03      	ldr	r3, [sp, #12]
 8004582:	1b5b      	subs	r3, r3, r5
 8004584:	6123      	str	r3, [r4, #16]
 8004586:	9b07      	ldr	r3, [sp, #28]
 8004588:	0021      	movs	r1, r4
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	9805      	ldr	r0, [sp, #20]
 800458e:	9b06      	ldr	r3, [sp, #24]
 8004590:	aa09      	add	r2, sp, #36	@ 0x24
 8004592:	f7ff fef5 	bl	8004380 <_printf_common>
 8004596:	3001      	adds	r0, #1
 8004598:	d148      	bne.n	800462c <_printf_i+0x1cc>
 800459a:	2001      	movs	r0, #1
 800459c:	4240      	negs	r0, r0
 800459e:	b00b      	add	sp, #44	@ 0x2c
 80045a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045a2:	2220      	movs	r2, #32
 80045a4:	6809      	ldr	r1, [r1, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	6022      	str	r2, [r4, #0]
 80045aa:	2278      	movs	r2, #120	@ 0x78
 80045ac:	4932      	ldr	r1, [pc, #200]	@ (8004678 <_printf_i+0x218>)
 80045ae:	9104      	str	r1, [sp, #16]
 80045b0:	0021      	movs	r1, r4
 80045b2:	3145      	adds	r1, #69	@ 0x45
 80045b4:	700a      	strb	r2, [r1, #0]
 80045b6:	6819      	ldr	r1, [r3, #0]
 80045b8:	6822      	ldr	r2, [r4, #0]
 80045ba:	c940      	ldmia	r1!, {r6}
 80045bc:	0610      	lsls	r0, r2, #24
 80045be:	d402      	bmi.n	80045c6 <_printf_i+0x166>
 80045c0:	0650      	lsls	r0, r2, #25
 80045c2:	d500      	bpl.n	80045c6 <_printf_i+0x166>
 80045c4:	b2b6      	uxth	r6, r6
 80045c6:	6019      	str	r1, [r3, #0]
 80045c8:	07d3      	lsls	r3, r2, #31
 80045ca:	d502      	bpl.n	80045d2 <_printf_i+0x172>
 80045cc:	2320      	movs	r3, #32
 80045ce:	4313      	orrs	r3, r2
 80045d0:	6023      	str	r3, [r4, #0]
 80045d2:	2e00      	cmp	r6, #0
 80045d4:	d001      	beq.n	80045da <_printf_i+0x17a>
 80045d6:	2710      	movs	r7, #16
 80045d8:	e7a8      	b.n	800452c <_printf_i+0xcc>
 80045da:	2220      	movs	r2, #32
 80045dc:	6823      	ldr	r3, [r4, #0]
 80045de:	4393      	bics	r3, r2
 80045e0:	6023      	str	r3, [r4, #0]
 80045e2:	e7f8      	b.n	80045d6 <_printf_i+0x176>
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	680d      	ldr	r5, [r1, #0]
 80045e8:	1d10      	adds	r0, r2, #4
 80045ea:	6949      	ldr	r1, [r1, #20]
 80045ec:	6018      	str	r0, [r3, #0]
 80045ee:	6813      	ldr	r3, [r2, #0]
 80045f0:	062e      	lsls	r6, r5, #24
 80045f2:	d501      	bpl.n	80045f8 <_printf_i+0x198>
 80045f4:	6019      	str	r1, [r3, #0]
 80045f6:	e002      	b.n	80045fe <_printf_i+0x19e>
 80045f8:	066d      	lsls	r5, r5, #25
 80045fa:	d5fb      	bpl.n	80045f4 <_printf_i+0x194>
 80045fc:	8019      	strh	r1, [r3, #0]
 80045fe:	2300      	movs	r3, #0
 8004600:	9d03      	ldr	r5, [sp, #12]
 8004602:	6123      	str	r3, [r4, #16]
 8004604:	e7bf      	b.n	8004586 <_printf_i+0x126>
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	1d11      	adds	r1, r2, #4
 800460a:	6019      	str	r1, [r3, #0]
 800460c:	6815      	ldr	r5, [r2, #0]
 800460e:	2100      	movs	r1, #0
 8004610:	0028      	movs	r0, r5
 8004612:	6862      	ldr	r2, [r4, #4]
 8004614:	f000 f986 	bl	8004924 <memchr>
 8004618:	2800      	cmp	r0, #0
 800461a:	d001      	beq.n	8004620 <_printf_i+0x1c0>
 800461c:	1b40      	subs	r0, r0, r5
 800461e:	6060      	str	r0, [r4, #4]
 8004620:	6863      	ldr	r3, [r4, #4]
 8004622:	6123      	str	r3, [r4, #16]
 8004624:	2300      	movs	r3, #0
 8004626:	9a03      	ldr	r2, [sp, #12]
 8004628:	7013      	strb	r3, [r2, #0]
 800462a:	e7ac      	b.n	8004586 <_printf_i+0x126>
 800462c:	002a      	movs	r2, r5
 800462e:	6923      	ldr	r3, [r4, #16]
 8004630:	9906      	ldr	r1, [sp, #24]
 8004632:	9805      	ldr	r0, [sp, #20]
 8004634:	9d07      	ldr	r5, [sp, #28]
 8004636:	47a8      	blx	r5
 8004638:	3001      	adds	r0, #1
 800463a:	d0ae      	beq.n	800459a <_printf_i+0x13a>
 800463c:	6823      	ldr	r3, [r4, #0]
 800463e:	079b      	lsls	r3, r3, #30
 8004640:	d415      	bmi.n	800466e <_printf_i+0x20e>
 8004642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004644:	68e0      	ldr	r0, [r4, #12]
 8004646:	4298      	cmp	r0, r3
 8004648:	daa9      	bge.n	800459e <_printf_i+0x13e>
 800464a:	0018      	movs	r0, r3
 800464c:	e7a7      	b.n	800459e <_printf_i+0x13e>
 800464e:	0022      	movs	r2, r4
 8004650:	2301      	movs	r3, #1
 8004652:	9906      	ldr	r1, [sp, #24]
 8004654:	9805      	ldr	r0, [sp, #20]
 8004656:	9e07      	ldr	r6, [sp, #28]
 8004658:	3219      	adds	r2, #25
 800465a:	47b0      	blx	r6
 800465c:	3001      	adds	r0, #1
 800465e:	d09c      	beq.n	800459a <_printf_i+0x13a>
 8004660:	3501      	adds	r5, #1
 8004662:	68e3      	ldr	r3, [r4, #12]
 8004664:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004666:	1a9b      	subs	r3, r3, r2
 8004668:	42ab      	cmp	r3, r5
 800466a:	dcf0      	bgt.n	800464e <_printf_i+0x1ee>
 800466c:	e7e9      	b.n	8004642 <_printf_i+0x1e2>
 800466e:	2500      	movs	r5, #0
 8004670:	e7f7      	b.n	8004662 <_printf_i+0x202>
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	080049e5 	.word	0x080049e5
 8004678:	080049f6 	.word	0x080049f6

0800467c <__sflush_r>:
 800467c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800467e:	220c      	movs	r2, #12
 8004680:	5e8b      	ldrsh	r3, [r1, r2]
 8004682:	0005      	movs	r5, r0
 8004684:	000c      	movs	r4, r1
 8004686:	071a      	lsls	r2, r3, #28
 8004688:	d456      	bmi.n	8004738 <__sflush_r+0xbc>
 800468a:	684a      	ldr	r2, [r1, #4]
 800468c:	2a00      	cmp	r2, #0
 800468e:	dc02      	bgt.n	8004696 <__sflush_r+0x1a>
 8004690:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8004692:	2a00      	cmp	r2, #0
 8004694:	dd4e      	ble.n	8004734 <__sflush_r+0xb8>
 8004696:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004698:	2f00      	cmp	r7, #0
 800469a:	d04b      	beq.n	8004734 <__sflush_r+0xb8>
 800469c:	2200      	movs	r2, #0
 800469e:	2080      	movs	r0, #128	@ 0x80
 80046a0:	682e      	ldr	r6, [r5, #0]
 80046a2:	602a      	str	r2, [r5, #0]
 80046a4:	001a      	movs	r2, r3
 80046a6:	0140      	lsls	r0, r0, #5
 80046a8:	6a21      	ldr	r1, [r4, #32]
 80046aa:	4002      	ands	r2, r0
 80046ac:	4203      	tst	r3, r0
 80046ae:	d033      	beq.n	8004718 <__sflush_r+0x9c>
 80046b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80046b2:	89a3      	ldrh	r3, [r4, #12]
 80046b4:	075b      	lsls	r3, r3, #29
 80046b6:	d506      	bpl.n	80046c6 <__sflush_r+0x4a>
 80046b8:	6863      	ldr	r3, [r4, #4]
 80046ba:	1ad2      	subs	r2, r2, r3
 80046bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <__sflush_r+0x4a>
 80046c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80046c4:	1ad2      	subs	r2, r2, r3
 80046c6:	2300      	movs	r3, #0
 80046c8:	0028      	movs	r0, r5
 80046ca:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80046cc:	6a21      	ldr	r1, [r4, #32]
 80046ce:	47b8      	blx	r7
 80046d0:	89a2      	ldrh	r2, [r4, #12]
 80046d2:	1c43      	adds	r3, r0, #1
 80046d4:	d106      	bne.n	80046e4 <__sflush_r+0x68>
 80046d6:	6829      	ldr	r1, [r5, #0]
 80046d8:	291d      	cmp	r1, #29
 80046da:	d846      	bhi.n	800476a <__sflush_r+0xee>
 80046dc:	4b29      	ldr	r3, [pc, #164]	@ (8004784 <__sflush_r+0x108>)
 80046de:	410b      	asrs	r3, r1
 80046e0:	07db      	lsls	r3, r3, #31
 80046e2:	d442      	bmi.n	800476a <__sflush_r+0xee>
 80046e4:	2300      	movs	r3, #0
 80046e6:	6063      	str	r3, [r4, #4]
 80046e8:	6923      	ldr	r3, [r4, #16]
 80046ea:	6023      	str	r3, [r4, #0]
 80046ec:	04d2      	lsls	r2, r2, #19
 80046ee:	d505      	bpl.n	80046fc <__sflush_r+0x80>
 80046f0:	1c43      	adds	r3, r0, #1
 80046f2:	d102      	bne.n	80046fa <__sflush_r+0x7e>
 80046f4:	682b      	ldr	r3, [r5, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d100      	bne.n	80046fc <__sflush_r+0x80>
 80046fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80046fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046fe:	602e      	str	r6, [r5, #0]
 8004700:	2900      	cmp	r1, #0
 8004702:	d017      	beq.n	8004734 <__sflush_r+0xb8>
 8004704:	0023      	movs	r3, r4
 8004706:	3344      	adds	r3, #68	@ 0x44
 8004708:	4299      	cmp	r1, r3
 800470a:	d002      	beq.n	8004712 <__sflush_r+0x96>
 800470c:	0028      	movs	r0, r5
 800470e:	f7ff fbf7 	bl	8003f00 <_free_r>
 8004712:	2300      	movs	r3, #0
 8004714:	6363      	str	r3, [r4, #52]	@ 0x34
 8004716:	e00d      	b.n	8004734 <__sflush_r+0xb8>
 8004718:	2301      	movs	r3, #1
 800471a:	0028      	movs	r0, r5
 800471c:	47b8      	blx	r7
 800471e:	0002      	movs	r2, r0
 8004720:	1c43      	adds	r3, r0, #1
 8004722:	d1c6      	bne.n	80046b2 <__sflush_r+0x36>
 8004724:	682b      	ldr	r3, [r5, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d0c3      	beq.n	80046b2 <__sflush_r+0x36>
 800472a:	2b1d      	cmp	r3, #29
 800472c:	d001      	beq.n	8004732 <__sflush_r+0xb6>
 800472e:	2b16      	cmp	r3, #22
 8004730:	d11a      	bne.n	8004768 <__sflush_r+0xec>
 8004732:	602e      	str	r6, [r5, #0]
 8004734:	2000      	movs	r0, #0
 8004736:	e01e      	b.n	8004776 <__sflush_r+0xfa>
 8004738:	690e      	ldr	r6, [r1, #16]
 800473a:	2e00      	cmp	r6, #0
 800473c:	d0fa      	beq.n	8004734 <__sflush_r+0xb8>
 800473e:	680f      	ldr	r7, [r1, #0]
 8004740:	600e      	str	r6, [r1, #0]
 8004742:	1bba      	subs	r2, r7, r6
 8004744:	9201      	str	r2, [sp, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	079b      	lsls	r3, r3, #30
 800474a:	d100      	bne.n	800474e <__sflush_r+0xd2>
 800474c:	694a      	ldr	r2, [r1, #20]
 800474e:	60a2      	str	r2, [r4, #8]
 8004750:	9b01      	ldr	r3, [sp, #4]
 8004752:	2b00      	cmp	r3, #0
 8004754:	ddee      	ble.n	8004734 <__sflush_r+0xb8>
 8004756:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004758:	0032      	movs	r2, r6
 800475a:	001f      	movs	r7, r3
 800475c:	0028      	movs	r0, r5
 800475e:	9b01      	ldr	r3, [sp, #4]
 8004760:	6a21      	ldr	r1, [r4, #32]
 8004762:	47b8      	blx	r7
 8004764:	2800      	cmp	r0, #0
 8004766:	dc07      	bgt.n	8004778 <__sflush_r+0xfc>
 8004768:	89a2      	ldrh	r2, [r4, #12]
 800476a:	2340      	movs	r3, #64	@ 0x40
 800476c:	2001      	movs	r0, #1
 800476e:	4313      	orrs	r3, r2
 8004770:	b21b      	sxth	r3, r3
 8004772:	81a3      	strh	r3, [r4, #12]
 8004774:	4240      	negs	r0, r0
 8004776:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004778:	9b01      	ldr	r3, [sp, #4]
 800477a:	1836      	adds	r6, r6, r0
 800477c:	1a1b      	subs	r3, r3, r0
 800477e:	9301      	str	r3, [sp, #4]
 8004780:	e7e6      	b.n	8004750 <__sflush_r+0xd4>
 8004782:	46c0      	nop			@ (mov r8, r8)
 8004784:	dfbffffe 	.word	0xdfbffffe

08004788 <_fflush_r>:
 8004788:	690b      	ldr	r3, [r1, #16]
 800478a:	b570      	push	{r4, r5, r6, lr}
 800478c:	0005      	movs	r5, r0
 800478e:	000c      	movs	r4, r1
 8004790:	2b00      	cmp	r3, #0
 8004792:	d102      	bne.n	800479a <_fflush_r+0x12>
 8004794:	2500      	movs	r5, #0
 8004796:	0028      	movs	r0, r5
 8004798:	bd70      	pop	{r4, r5, r6, pc}
 800479a:	2800      	cmp	r0, #0
 800479c:	d004      	beq.n	80047a8 <_fflush_r+0x20>
 800479e:	6a03      	ldr	r3, [r0, #32]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d101      	bne.n	80047a8 <_fflush_r+0x20>
 80047a4:	f7ff f998 	bl	8003ad8 <__sinit>
 80047a8:	220c      	movs	r2, #12
 80047aa:	5ea3      	ldrsh	r3, [r4, r2]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0f1      	beq.n	8004794 <_fflush_r+0xc>
 80047b0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80047b2:	07d2      	lsls	r2, r2, #31
 80047b4:	d404      	bmi.n	80047c0 <_fflush_r+0x38>
 80047b6:	059b      	lsls	r3, r3, #22
 80047b8:	d402      	bmi.n	80047c0 <_fflush_r+0x38>
 80047ba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047bc:	f7ff fb9d 	bl	8003efa <__retarget_lock_acquire_recursive>
 80047c0:	0028      	movs	r0, r5
 80047c2:	0021      	movs	r1, r4
 80047c4:	f7ff ff5a 	bl	800467c <__sflush_r>
 80047c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047ca:	0005      	movs	r5, r0
 80047cc:	07db      	lsls	r3, r3, #31
 80047ce:	d4e2      	bmi.n	8004796 <_fflush_r+0xe>
 80047d0:	89a3      	ldrh	r3, [r4, #12]
 80047d2:	059b      	lsls	r3, r3, #22
 80047d4:	d4df      	bmi.n	8004796 <_fflush_r+0xe>
 80047d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047d8:	f7ff fb90 	bl	8003efc <__retarget_lock_release_recursive>
 80047dc:	e7db      	b.n	8004796 <_fflush_r+0xe>
	...

080047e0 <__swhatbuf_r>:
 80047e0:	b570      	push	{r4, r5, r6, lr}
 80047e2:	000e      	movs	r6, r1
 80047e4:	001d      	movs	r5, r3
 80047e6:	230e      	movs	r3, #14
 80047e8:	5ec9      	ldrsh	r1, [r1, r3]
 80047ea:	0014      	movs	r4, r2
 80047ec:	b096      	sub	sp, #88	@ 0x58
 80047ee:	2900      	cmp	r1, #0
 80047f0:	da0c      	bge.n	800480c <__swhatbuf_r+0x2c>
 80047f2:	89b2      	ldrh	r2, [r6, #12]
 80047f4:	2380      	movs	r3, #128	@ 0x80
 80047f6:	0011      	movs	r1, r2
 80047f8:	4019      	ands	r1, r3
 80047fa:	421a      	tst	r2, r3
 80047fc:	d114      	bne.n	8004828 <__swhatbuf_r+0x48>
 80047fe:	2380      	movs	r3, #128	@ 0x80
 8004800:	00db      	lsls	r3, r3, #3
 8004802:	2000      	movs	r0, #0
 8004804:	6029      	str	r1, [r5, #0]
 8004806:	6023      	str	r3, [r4, #0]
 8004808:	b016      	add	sp, #88	@ 0x58
 800480a:	bd70      	pop	{r4, r5, r6, pc}
 800480c:	466a      	mov	r2, sp
 800480e:	f000 f853 	bl	80048b8 <_fstat_r>
 8004812:	2800      	cmp	r0, #0
 8004814:	dbed      	blt.n	80047f2 <__swhatbuf_r+0x12>
 8004816:	23f0      	movs	r3, #240	@ 0xf0
 8004818:	9901      	ldr	r1, [sp, #4]
 800481a:	021b      	lsls	r3, r3, #8
 800481c:	4019      	ands	r1, r3
 800481e:	4b04      	ldr	r3, [pc, #16]	@ (8004830 <__swhatbuf_r+0x50>)
 8004820:	18c9      	adds	r1, r1, r3
 8004822:	424b      	negs	r3, r1
 8004824:	4159      	adcs	r1, r3
 8004826:	e7ea      	b.n	80047fe <__swhatbuf_r+0x1e>
 8004828:	2100      	movs	r1, #0
 800482a:	2340      	movs	r3, #64	@ 0x40
 800482c:	e7e9      	b.n	8004802 <__swhatbuf_r+0x22>
 800482e:	46c0      	nop			@ (mov r8, r8)
 8004830:	ffffe000 	.word	0xffffe000

08004834 <__smakebuf_r>:
 8004834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004836:	2602      	movs	r6, #2
 8004838:	898b      	ldrh	r3, [r1, #12]
 800483a:	0005      	movs	r5, r0
 800483c:	000c      	movs	r4, r1
 800483e:	b085      	sub	sp, #20
 8004840:	4233      	tst	r3, r6
 8004842:	d007      	beq.n	8004854 <__smakebuf_r+0x20>
 8004844:	0023      	movs	r3, r4
 8004846:	3347      	adds	r3, #71	@ 0x47
 8004848:	6023      	str	r3, [r4, #0]
 800484a:	6123      	str	r3, [r4, #16]
 800484c:	2301      	movs	r3, #1
 800484e:	6163      	str	r3, [r4, #20]
 8004850:	b005      	add	sp, #20
 8004852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004854:	ab03      	add	r3, sp, #12
 8004856:	aa02      	add	r2, sp, #8
 8004858:	f7ff ffc2 	bl	80047e0 <__swhatbuf_r>
 800485c:	9f02      	ldr	r7, [sp, #8]
 800485e:	9001      	str	r0, [sp, #4]
 8004860:	0039      	movs	r1, r7
 8004862:	0028      	movs	r0, r5
 8004864:	f7ff fbb8 	bl	8003fd8 <_malloc_r>
 8004868:	2800      	cmp	r0, #0
 800486a:	d108      	bne.n	800487e <__smakebuf_r+0x4a>
 800486c:	220c      	movs	r2, #12
 800486e:	5ea3      	ldrsh	r3, [r4, r2]
 8004870:	059a      	lsls	r2, r3, #22
 8004872:	d4ed      	bmi.n	8004850 <__smakebuf_r+0x1c>
 8004874:	2203      	movs	r2, #3
 8004876:	4393      	bics	r3, r2
 8004878:	431e      	orrs	r6, r3
 800487a:	81a6      	strh	r6, [r4, #12]
 800487c:	e7e2      	b.n	8004844 <__smakebuf_r+0x10>
 800487e:	2380      	movs	r3, #128	@ 0x80
 8004880:	89a2      	ldrh	r2, [r4, #12]
 8004882:	6020      	str	r0, [r4, #0]
 8004884:	4313      	orrs	r3, r2
 8004886:	81a3      	strh	r3, [r4, #12]
 8004888:	9b03      	ldr	r3, [sp, #12]
 800488a:	6120      	str	r0, [r4, #16]
 800488c:	6167      	str	r7, [r4, #20]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00c      	beq.n	80048ac <__smakebuf_r+0x78>
 8004892:	0028      	movs	r0, r5
 8004894:	230e      	movs	r3, #14
 8004896:	5ee1      	ldrsh	r1, [r4, r3]
 8004898:	f000 f820 	bl	80048dc <_isatty_r>
 800489c:	2800      	cmp	r0, #0
 800489e:	d005      	beq.n	80048ac <__smakebuf_r+0x78>
 80048a0:	2303      	movs	r3, #3
 80048a2:	89a2      	ldrh	r2, [r4, #12]
 80048a4:	439a      	bics	r2, r3
 80048a6:	3b02      	subs	r3, #2
 80048a8:	4313      	orrs	r3, r2
 80048aa:	81a3      	strh	r3, [r4, #12]
 80048ac:	89a3      	ldrh	r3, [r4, #12]
 80048ae:	9a01      	ldr	r2, [sp, #4]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	81a3      	strh	r3, [r4, #12]
 80048b4:	e7cc      	b.n	8004850 <__smakebuf_r+0x1c>
	...

080048b8 <_fstat_r>:
 80048b8:	2300      	movs	r3, #0
 80048ba:	b570      	push	{r4, r5, r6, lr}
 80048bc:	4d06      	ldr	r5, [pc, #24]	@ (80048d8 <_fstat_r+0x20>)
 80048be:	0004      	movs	r4, r0
 80048c0:	0008      	movs	r0, r1
 80048c2:	0011      	movs	r1, r2
 80048c4:	602b      	str	r3, [r5, #0]
 80048c6:	f7fb ff92 	bl	80007ee <_fstat>
 80048ca:	1c43      	adds	r3, r0, #1
 80048cc:	d103      	bne.n	80048d6 <_fstat_r+0x1e>
 80048ce:	682b      	ldr	r3, [r5, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d000      	beq.n	80048d6 <_fstat_r+0x1e>
 80048d4:	6023      	str	r3, [r4, #0]
 80048d6:	bd70      	pop	{r4, r5, r6, pc}
 80048d8:	200002c4 	.word	0x200002c4

080048dc <_isatty_r>:
 80048dc:	2300      	movs	r3, #0
 80048de:	b570      	push	{r4, r5, r6, lr}
 80048e0:	4d06      	ldr	r5, [pc, #24]	@ (80048fc <_isatty_r+0x20>)
 80048e2:	0004      	movs	r4, r0
 80048e4:	0008      	movs	r0, r1
 80048e6:	602b      	str	r3, [r5, #0]
 80048e8:	f7fb ff8f 	bl	800080a <_isatty>
 80048ec:	1c43      	adds	r3, r0, #1
 80048ee:	d103      	bne.n	80048f8 <_isatty_r+0x1c>
 80048f0:	682b      	ldr	r3, [r5, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d000      	beq.n	80048f8 <_isatty_r+0x1c>
 80048f6:	6023      	str	r3, [r4, #0]
 80048f8:	bd70      	pop	{r4, r5, r6, pc}
 80048fa:	46c0      	nop			@ (mov r8, r8)
 80048fc:	200002c4 	.word	0x200002c4

08004900 <_sbrk_r>:
 8004900:	2300      	movs	r3, #0
 8004902:	b570      	push	{r4, r5, r6, lr}
 8004904:	4d06      	ldr	r5, [pc, #24]	@ (8004920 <_sbrk_r+0x20>)
 8004906:	0004      	movs	r4, r0
 8004908:	0008      	movs	r0, r1
 800490a:	602b      	str	r3, [r5, #0]
 800490c:	f7fb ff92 	bl	8000834 <_sbrk>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	d103      	bne.n	800491c <_sbrk_r+0x1c>
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d000      	beq.n	800491c <_sbrk_r+0x1c>
 800491a:	6023      	str	r3, [r4, #0]
 800491c:	bd70      	pop	{r4, r5, r6, pc}
 800491e:	46c0      	nop			@ (mov r8, r8)
 8004920:	200002c4 	.word	0x200002c4

08004924 <memchr>:
 8004924:	b2c9      	uxtb	r1, r1
 8004926:	1882      	adds	r2, r0, r2
 8004928:	4290      	cmp	r0, r2
 800492a:	d101      	bne.n	8004930 <memchr+0xc>
 800492c:	2000      	movs	r0, #0
 800492e:	4770      	bx	lr
 8004930:	7803      	ldrb	r3, [r0, #0]
 8004932:	428b      	cmp	r3, r1
 8004934:	d0fb      	beq.n	800492e <memchr+0xa>
 8004936:	3001      	adds	r0, #1
 8004938:	e7f6      	b.n	8004928 <memchr+0x4>
	...

0800493c <_init>:
 800493c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800493e:	46c0      	nop			@ (mov r8, r8)
 8004940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004942:	bc08      	pop	{r3}
 8004944:	469e      	mov	lr, r3
 8004946:	4770      	bx	lr

08004948 <_fini>:
 8004948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800494a:	46c0      	nop			@ (mov r8, r8)
 800494c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800494e:	bc08      	pop	{r3}
 8004950:	469e      	mov	lr, r3
 8004952:	4770      	bx	lr
