;redcode
;assert 1
	SPL 0, #-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP @72, #250
	SLT 721, -6
	SLT 721, -6
	SUB @12, @10
	SUB @12, @10
	SUB #12, @200
	JMP @72, #200
	SLT 210, 60
	ADD 210, 30
	JMP @72, #200
	ADD 41, 20
	JMP @72, #200
	ADD 814, 20
	SUB @4, @2
	ADD 814, 20
	ADD 210, 60
	SUB -20, 9
	SUB @4, 2
	CMP @0, @2
	ADD 814, 20
	CMP @0, @2
	SUB @4, @2
	SUB @-127, 100
	CMP @121, 103
	ADD 814, 20
	JMN 0, @100
	SUB 12, @10
	JMP 12, <10
	DJN -1, @-20
	SPL 0, @100
	DJN 0, 20
	MOV -1, <-20
	JMN @270, 761
	MOV -1, <-20
	SUB @-127, 100
	JMN @270, 761
	MOV -1, <-20
	MOV -4, <-20
	ADD 210, 30
	JMP @72, #250
	SUB 12, @10
	DJN 0, 20
	JMN @-270, 741
	DJN 0, 20
	SPL 0, #-2
	JMN @270, 761
	MOV -1, <-20
