# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../PC.sv" \
"../../../../../dataPath.sv" \
"../../../../Arm32bit.srcs/sources_1/imports/Arm32bit/instFetch.sv" \
"../../../../../instFetchReg.sv" \
"../../../../../instMem.sv" \
"../../../../../testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
