0|10000|Public
30|$|The {{coordinator}} consumes {{the energy}} when it transmits beacon and ACK packet, receives data packet, and listens the channel. Where rxPower is <b>power</b> <b>consumption</b> <b>in</b> receiving a packet, txPower is <b>power</b> <b>consumption</b> <b>in</b> transmitting a packet, sleepPower is <b>power</b> <b>consumption</b> <b>in</b> sleep state, and idlePower is <b>power</b> <b>consumption</b> <b>in</b> idle state. To measure the energy <b>consumption</b> <b>in</b> our scenarios, {{we use the}} energy model in NS- 2. For accelerating the <b>power</b> <b>consumption</b> <b>in</b> our simulation, we modify the default values of the NS 2 default value [17]. We only measure the energy consumption on coordinator node in beacon-enabled/non-beacon-enabled modes.|$|R
40|$|Reducing dynamic <b>power</b> <b>consumption</b> <b>in</b> next {{generation}} DS-CDMA mobile communication receivers by Vikram Chandrasekhar Reduction of the <b>power</b> <b>consumption</b> <b>in</b> portable wireless receivers {{is an important}} consideration for next-generation cellular systems specified by standards such as the UMTS, IMT 2000...|$|R
40|$|Abstract — One of the {{challenges}} of low power methodologies for digital systems is saving <b>power</b> <b>consumption</b> <b>in</b> these systems without compromising performance. In this {{paper we propose a}} new method for estimating dynamic <b>power</b> <b>consumption</b> <b>in</b> combinational circuits. The method enables us to optimize the <b>power</b> <b>consumption</b> of typical combinational circuits. Index Terms — Power estimation, power optimization, low-power design, combinational circuits...|$|R
50|$|Consider the {{following}} <b>power</b> <b>consumption</b> <b>in</b> a normal CMOS circuit.|$|R
40|$|The {{effects of}} {{material}} properties, pipeline bore, routing and mode of flow {{used on the}} <b>power</b> <b>consumption</b> of pneumatic conveying systems are studied. An equation is developed to give an estimation of the <b>power</b> <b>consumption</b> <b>in</b> a conveying pipeline. Two modes of flow are used to convey the materials: lean phase and dense phase. It was observed that different materials require different <b>power</b> <b>consumption</b> and dependency curves for <b>power</b> <b>consumption</b> <b>in</b> lean and dense phase have unique characteristics and retain them in different pipeline configuration. <b>Power</b> <b>consumption</b> <b>in</b> lean phase {{is influenced by the}} number of bends while in the dense phase, it is influenced by length of run of the pipe...|$|R
50|$|Hydropower {{accounts}} for 11% of Gabon's electric <b>power</b> <b>consumption</b> <b>in</b> 2013.|$|R
5000|$|However, <b>power</b> <b>consumption</b> <b>in</b> a chip {{is given}} by the {{equation}} ...|$|R
5000|$|<b>Power</b> <b>consumption</b> <b>in</b> {{electronic}} systems {{is a matter}} of concern today for the below reasons: ...|$|R
40|$|<b>Power</b> <b>consumption</b> <b>in</b> the {{register}} file (RF) forms a considerable {{fraction of the}} total <b>power</b> <b>consumption</b> <b>in</b> a chip. With increasing instruction window sizes and issue widths, RF <b>power</b> <b>consumption</b> will suffer a significantly large growth. Using {{the fact that many of}} {{the register}} values are small and require only a small number of bits for representation, we propose a novel asymmetrically ported RF (to reduce RF <b>power</b> <b>consumption),</b> <b>in</b> which some of the ports can only read/write small-sized values. We experiment with both monolithic and partitioned versions of asymmetrically ported RFs. The power savings in the RF with partitioned asymmetrically ported RF reach as high as 60 %. These reductions <b>in</b> RF <b>power</b> <b>consumption</b> come with about 40 % improvement in RF access-time and a negligible impact on IPC (Instructions per Cycle). 1...|$|R
40|$|<b>Power</b> <b>consumption</b> {{and energy}} {{efficiency}} are {{important factors in}} the initial design and day-to-day management of computer systems. Researchers and system designers need benchmarks that characterize energy efficiency to evaluate systems and identify promising new technologies. To predict the effects of new designs and configurations, they also need accurate methods of modeling <b>power</b> <b>consumption.</b> <b>In</b> recent years, the <b>power</b> <b>consumption</b> of servers and data centers {{has become a major}} concern. According to the US Environmental Protection Agency, enterprise <b>power</b> <b>consumption</b> <b>in</b> the U...|$|R
30|$|To examine each {{component}} of <b>power</b> <b>consumption,</b> we define “the electric power consumption” {{which is the}} <b>power</b> <b>consumption</b> <b>in</b> the microcontrollers, the WiFi router and the DC/DC converter, “the gravitational support power consumption” as the <b>power</b> <b>consumption</b> of the robot standing still subtracted by the electric <b>power</b> <b>consumption</b> and “the mechanical power consumption” as the <b>power</b> <b>consumption</b> measured while walking subtracted by the electric <b>power</b> <b>consumption</b> and the gravitational support <b>power</b> <b>consumption.</b> <b>In</b> the experiment, electric <b>power</b> <b>consumption</b> is alway around 10  W, and gravitational support power is around 13  W when the robot stands with four legs.|$|R
40|$|Cellulosic ethanol {{produced}} from cellulosic biomass {{is an alternative}} to petroleum-based transportation fuels. Raw cellulosic biomass has low density, causing high costs in their storage, transportation, and handling. Ultrasonic vibration-assisted (UV-A) pelleting can increase the density of cellulosic biomass. Effects of UV-A pelleting variables on pellet quality (density, durability, stability, and strength) and sugar yield have been reported. However, <b>power</b> <b>consumption</b> <b>in</b> UV-A pelleting has not been fully investigated. This paper presents an experimental investigation on <b>power</b> <b>consumption</b> <b>in</b> UV-A pelleting of wheat straw. Effects of input variables (biomass moisture content, biomass particle size, pelleting pressure, and ultrasonic <b>power)</b> on <b>power</b> <b>consumption</b> are investigated. Results show that <b>power</b> <b>consumption</b> <b>in</b> UV-A pelleting increases as moisture content and particle size decrease, and as pelleting pressure and ultrasonic power increase...|$|R
5000|$|Following {{are some}} of the {{implementations}} to use Bus Encoding for reducing dynamic <b>power</b> <b>consumption</b> <b>in</b> different scenarios: ...|$|R
5000|$|TV pickup, a daily spike <b>in</b> <b>power</b> <b>consumption</b> <b>in</b> the UK {{due to the}} use of {{electric}} kettles ...|$|R
40|$|Space, <b>power</b> <b>consumption</b> {{and speed}} are major design issues in VLSI circuit. The design {{component}} has conflicting affect on overall performance of circuits. An optimization of power dissipation {{can be achieved}} by compromising various components. <b>Power</b> <b>consumption</b> <b>in</b> VLSI circuit (like in multipliers) is also data dependent. In this paper attempt has been made to test different design methods and propose a modular approach for optimizing <b>power</b> <b>consumption.</b> It is found that algorithm based design reduce gate switching activity considerably and as result <b>power</b> <b>consumption</b> <b>in</b> multiplier is reduced. Keywords...|$|R
3000|$|... ∗ is not {{the optimal}} {{solution}} if {{we just want to}} minimize the <b>power</b> <b>consumption</b> <b>in</b> the physical layer.|$|R
30|$|We can see that, our {{offloaded}} applications outperform {{the other}} two applications <b>in</b> <b>power</b> <b>consumption</b> <b>in</b> most of the time.|$|R
40|$|Parallel {{systems are}} {{traditionally}} evaluated considering only the performance. However, {{the importance of}} <b>power</b> <b>consumption</b> <b>in</b> these systems is increasing. Benchmarks are programs commonly used for evaluating the performance of parallel systems. In this paper, we use benchmarks LU, FT, CG and EP from NAS Parallel Benchmarks to present a performance analysis considering the <b>power</b> <b>consumption</b> <b>in</b> a multi-core parallel system. We vary the number of threads used to run this benchmarks and identify how much this variation implies <b>in</b> the <b>power</b> <b>consumption.</b> 1...|$|R
40|$|Abstract—One of {{the main}} {{challenges}} {{for the future of}} in-formation and communication technologies is the reduction of the <b>power</b> <b>consumption</b> <b>in</b> telecommunication networks. The key consumers are the home gateways at the customer premises for fixed line access technologies and the base stations for wireless access technologies. However, with increasing bit rates, the share of the core networks could become significant as well. In this paper we characterize the <b>power</b> <b>consumption</b> <b>in</b> the different types of networks and discuss strategies to reduce the <b>power</b> <b>consumption.</b> I...|$|R
40|$|Abstract- The {{subthreshold}} {{and gate}} oxide leakage power characteristics of domino logic circuits are evaluated in this paper. The preferred input vectors and node voltage states are identified {{to minimize the}} total leakage <b>power</b> <b>consumption</b> <b>in</b> the sleep mode. New low leakage design guidelines {{based on the results}} are presented. Previous studies indicate that a discharged dynamic node voltage state with high inputs is preferable to reduce the subthreshold leakage <b>power</b> <b>consumption</b> <b>in</b> an idle dual threshold voltage domino gate. However, the gate oxide leakage is ignored in the previous studies. The significantly increased gate dielectric tunneling current, as described in this paper, shifts the leakage power characteristics of dynamic circuits in the sub- 65 nm CMOS technologies. Contrary to the previously published techniques in older technologies, a charged dynamic node voltage state with low inputs is preferred for reducing the total leakage <b>power</b> <b>consumption</b> <b>in</b> the wide fan-in dual threshold voltage domino gates. Similarly, a charged dynamic node voltage state with low inputs is preferred for lowering the leakage <b>power</b> <b>consumption</b> <b>in</b> all types of low threshold voltage domino gates in a 45 nm CMOS technology. 1...|$|R
5000|$|Overall <b>power</b> <b>consumption</b> <b>in</b> the {{transmitting}} {{device is}} higher. This {{is of particular}} concern in mobile devices, where battery life is reduced correspondingly.|$|R
3000|$|The <b>power</b> <b>consumption</b> <b>in</b> {{a general}} {{wireless}} node for communications usually contains two main parts: power amplifier and circuit power [18]. Power amplifier {{is related to}} the power amplifier drain efficiency and the transmission power level and is usually modeled as the ratio of the transmission power to the power amplifier drain efficiency [10]. Circuit <b>power</b> <b>consumption</b> is usually considered to be independent of the data rate and is regarded as a constant [29]. We consider both power amplifier and circuit <b>power</b> <b>consumption</b> <b>in</b> the transmitters. In addition, to be more practical, the circuit <b>power</b> <b>consumption</b> <b>in</b> the receivers is also considered. In a practical system, the circuit <b>power</b> <b>consumption</b> of BS <b>in</b> uplink is huge that can be supported by various efficient energy sources including renewable energy. Therefore, the EE of BS would be less critical as compared to that in the users since mobile devices are typically hand-held devices with limited battery life and can quickly run out of battery. So, it is reasonable to neglect the circuit <b>power</b> <b>consumption</b> of BS <b>in</b> uplink in the system EE [17, 18]. In addition, in FD communications, applying PS generally does not consume additional power; however, the power consumed by active DC is non-negligible. The power consumed by DC, P [...]...|$|R
40|$|In [1] we have {{proposed}} a novel cross-layer scheme based on resolution adaptive ADCs and fountain codes for the OFDM systems to lower the <b>power</b> <b>consumption</b> <b>in</b> ADCs. The simulation results show that it saves more than 70 % <b>power</b> <b>consumption</b> <b>in</b> ADCs comparing to the current IEEE 802. 11 a system. In this paper, we investigate its performance in the real-world. Measurement {{results show that the}} FEC layer used in the IEEE 802. 11 a system consumes around 59 times of the amount of power in ADCs comparing to the LDPC codes from the IEEE 802. 11 n standard, whose <b>power</b> <b>consumption</b> <b>in</b> ADCs is around 26 times of the proposed cross-layer method. In addition, this new cross-layer approach only needs to process the well-received packets to save the processing power. The latter can not be applied in the current FEC schemes...|$|R
40|$|Abstract — In {{this paper}} we propose a method for {{lowering}} the <b>power</b> <b>consumption</b> <b>in</b> our previously proposed method for approximating elementary functions. By rearranging the interconnect ordering in the summation tree we show {{that it is possible to}} lower the <b>power</b> <b>consumption</b> <b>in</b> the range of 5. 4 % to 25. 6 % compared to a random ordering. The reduction tree is progressively designed and the interconnect ordering is decided based on the transition activities of the partial products. The reduction <b>in</b> <b>power</b> <b>consumption</b> comes with no overhead in performance or area compared to the random ordering. I...|$|R
40|$|<b>Power</b> <b>consumption</b> {{has become}} an {{important}} factor in modern storage system design. Power efficiency is particularly beneficial in disk-based backup systems that store mostly cold data, have significant idle periods, and must compete with the operational costs of tape-based backup. There are no prior published studies on <b>power</b> <b>consumption</b> <b>in</b> these systems, leaving researchers and practitioners to rely on existing assumptions. In this paper we present the first analysis of <b>power</b> <b>consumption</b> <b>in</b> real-world, enterprise, disk-based backup storage systems. We uncovered several important observations, including some that challenge conventional wisdom. We discuss their impact on future power-efficient designs. ...|$|R
40|$|While {{numerous}} power optimization {{techniques have}} been proposed {{at all levels of}} design process abstractions for electronic components, until now, power minimization in mixed mechanical-electronic subsystems, such as disks, has not been addressed. We propose a conceptually simple, but realistic <b>power</b> <b>consumption</b> model for disk drives. The core of the paper are heuristics for optimization of <b>power</b> <b>consumption</b> <b>in</b> several common hard real-time disk-based design systems. We show how to coordinate tasks scheduling and their disk data assignment, in order to minimize <b>power</b> <b>consumption</b> <b>in</b> both electronic and mechanical components of used disks. Extensive experimental results indicate significant power reduction...|$|R
30|$|Where Tworking and Tsleep {{denote the}} {{time spent in the}} working mode and sleep mode, respectively. Pworking and Psleep {{represent}} the <b>power</b> <b>consumption</b> <b>in</b> each mode.|$|R
3000|$|... and W {{throughout}} all the simulation results. Thus, our scheme aiming at minimizing the total transmit SNR also minimizes the total <b>power</b> <b>consumption</b> <b>in</b> this scenario.|$|R
3000|$|... 2 are set {{to smaller}} values. The {{conservative}} setting for reliability results <b>in</b> higher <b>power</b> <b>consumption</b> <b>in</b> the proposed clustering algorithm. The tradeoff between the reliability and the <b>power</b> <b>consumption</b> {{should be considered in}} the practical implementations.|$|R
40|$|Abstract. This paper {{deals with}} the study of <b>power</b> <b>consumption</b> <b>in</b> the {{discharging}} process of polymer particulate solids in a vane plasticization extruder. The structure and operating principle of the innovational vane extruder are completely different with conventional screw extruders. The process of conveying materials in vane extruder is based on volume transportation. Solids conveying zone is {{the first section of}} polymer processing in extruder. Large amounts of energy are consumed in the zone. The solids conveying process is composed of feeding, compacting and discharging process in the vane extruder. The discharging process is very unique and worthy of further study because of the particularity of the vane extruder. A mathematical model has been developed to analyze the <b>power</b> <b>consumption</b> <b>in</b> the process. The model shows the structural parameters have significant influence on the <b>power</b> <b>consumption.</b> <b>In</b> addition, the model is verified by experimental results...|$|R
40|$|Abstract—This paper {{presents}} the first, {{to the best}} of our knowledge, detailed experimental study of 802. 11 n/ac throughput and <b>power</b> <b>consumption</b> <b>in</b> modern smartphones. We experiment with a variety of smartphones, supporting different subsets of 802. 11 n/ac features. We investigate the <b>power</b> <b>consumption</b> <b>in</b> various states of the wireless interface (sleep, idle, active), the impact of various features of 802. 11 n/ac (PHY bitrate, frame aggregation, channel bonding, MIMO) on both throughput and <b>power</b> <b>consumption,</b> and the tradeoffs between these two met-rics. Some of our findings are significantly different from the findings of previous studies using 802. 11 n/ac wireless cards for laptop/desktop computers. We believe that these findings will help in understanding various performance and <b>power</b> <b>consumption</b> issues <b>in</b> today’s smartphones and will guide the design of power optimization algorithms for the next generation of mobile devices. I...|$|R
40|$|Leakage {{power has}} become a serious concern in {{nanometer}} CMOS technologies. Dynamic and leakage power both are the main contributors to the total <b>power</b> <b>consumption.</b> <b>In</b> the past, the dynamic power has dominated the total power dissipation of CMOS devices. However, with the continuous trend of technology scaling, leakage power is becoming a main contributor to <b>power</b> <b>consumption.</b> <b>In</b> this paper, a technique has been proposed which will reduce simultaneously both glitch and leakage power. The results are simulated in Microwind 3. 1 in 90 nm and 250 nm technology at room temperature...|$|R
40|$|Speed of {{operation}} {{depends on the}} longest critical paths in the multi-bit adders and also the MOSFET transistor gain which in turn depends on transistor size. The <b>power</b> <b>consumption</b> <b>in</b> MOSFET is depends on the switching frequency, sub threshold leakage and switching time. In this paper, author proposed the speed and area efficient transistor base adder using static CMOS pass transistor logic, and shortened the longest critical path to decrease the total critical path delay. The design simulation on microwind layout tool calculates the worst-case delay in nanosecond and total <b>power</b> <b>consumption</b> <b>in</b> microwatt range...|$|R
40|$|Abstract — In this paper, the <b>power</b> <b>consumption</b> <b>in</b> a {{femtocell}} {{base station}} network is investigated using optimized heuristic algorithm and is compared with <b>power</b> <b>consumption</b> using heuristic algorithm for various bit rates, different user density, different base station density and different boundary areas. Furthermore, it is investigated {{to what extent}} the introduction of sleep modes can reduce the <b>power</b> <b>consumption</b> <b>in</b> femtocell networks. Reducing the <b>power</b> <b>consumption</b> of cellular wireless access networks is not only necessary for the global environment but also makes commercial sense for telecommunication operators. With the help of this optimized heuristic algorithm, a significant power saving is achieved, and the network becomes much more energy efficient. Introduction of sleep modes acts as an enable...|$|R
30|$|Whereas, in {{reactive}} routing protocols, route {{information is}} available on request. This reduced <b>power</b> <b>consumption</b> <b>in</b> reactive protocols. Hybrid protocol works on the principal of proactive and reactive protocol.|$|R
40|$|The end of Dennard scaling {{has shifted}} {{the focus of}} {{performance}} enhancement in technology to power budgeting techniques, specifically in the nano-meter domain because, leakage power depletes the total chip budget. Therefore, to meet the power budget, the number of resources per die could be limited. With this emerging factor, <b>power</b> <b>consumption</b> of on-chip components is detrimental {{to the future of}} transistor scaling. Fortunately, earlier research has identified the Last Level Cache (LLC) as one of the major power consuming elements. Consequently, there have been several efforts towards reducing <b>power</b> <b>consumption</b> <b>in</b> LLCs. This paper presents a survey of recent contribution towards reducing <b>power</b> <b>consumption</b> <b>in</b> the LLC...|$|R
