# PWM_shiftregister
Utilizing Verilog for digital signal processing, this project focuses on generating PWM signals with dynamic duty cycles.
