$date
	Thu Apr 21 17:24:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module u1 $end
$var wire 1 % a0 $end
$var wire 1 & a1 $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
1$
1#
0"
1!
$end
#5
0!
0&
0$
#10
1!
1&
1$
