{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606772567430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606772567431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 15:42:47 2020 " "Processing started: Mon Nov 30 15:42:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606772567431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606772567431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CU -c CU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CU -c CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606772567431 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606772567703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/triscfsm1/triscfsm1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/triscfsm1/triscfsm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscFSM1 " "Found entity 1: triscFSM1" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606772567734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606772567734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/levi-ryzen/documents/quartus_ii/id/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/levi-ryzen/documents/quartus_ii/id/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../ID/ID.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/ID/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606772567736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606772567736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/CU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606772567738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606772567738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CU " "Elaborating entity \"CU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606772567760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscFSM1 triscFSM1:inst2 " "Elaborating entity \"triscFSM1\" for hierarchy \"triscFSM1:inst2\"" {  } { { "CU.bdf" "inst2" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/CU.bdf" { { 528 872 1032 800 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606772567776 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate triscFSM1.v(10) " "Verilog HDL Always Construct warning at triscFSM1.v(10): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1606772567777 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U triscFSM1.v(10) " "Inferred latch for \"nextstate.U\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567777 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T triscFSM1.v(10) " "Inferred latch for \"nextstate.T\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567777 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S triscFSM1.v(10) " "Inferred latch for \"nextstate.S\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567777 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R triscFSM1.v(10) " "Inferred latch for \"nextstate.R\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567777 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q triscFSM1.v(10) " "Inferred latch for \"nextstate.Q\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567777 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P triscFSM1.v(10) " "Inferred latch for \"nextstate.P\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O triscFSM1.v(10) " "Inferred latch for \"nextstate.O\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N triscFSM1.v(10) " "Inferred latch for \"nextstate.N\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M triscFSM1.v(10) " "Inferred latch for \"nextstate.M\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L triscFSM1.v(10) " "Inferred latch for \"nextstate.L\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K triscFSM1.v(10) " "Inferred latch for \"nextstate.K\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J triscFSM1.v(10) " "Inferred latch for \"nextstate.J\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I triscFSM1.v(10) " "Inferred latch for \"nextstate.I\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H triscFSM1.v(10) " "Inferred latch for \"nextstate.H\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G triscFSM1.v(10) " "Inferred latch for \"nextstate.G\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F triscFSM1.v(10) " "Inferred latch for \"nextstate.F\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E triscFSM1.v(10) " "Inferred latch for \"nextstate.E\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D triscFSM1.v(10) " "Inferred latch for \"nextstate.D\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C triscFSM1.v(10) " "Inferred latch for \"nextstate.C\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B triscFSM1.v(10) " "Inferred latch for \"nextstate.B\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.A triscFSM1.v(10) " "Inferred latch for \"nextstate.A\" at triscFSM1.v(10)" {  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606772567778 "|CU|triscFSM1:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst1 " "Elaborating entity \"ID\" for hierarchy \"ID:inst1\"" {  } { { "CU.bdf" "inst1" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/CU.bdf" { { 480 688 824 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606772567779 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C12 GND " "Pin \"C12\" is stuck at GND" {  } { { "CU.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/CU.bdf" { { 728 1032 1208 744 "C12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606772567990 "|CU|C12"} { "Warning" "WMLS_MLS_STUCK_PIN" "C13 GND " "Pin \"C13\" is stuck at GND" {  } { { "CU.bdf" "" { Schematic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/CU.bdf" { { 744 1032 1208 760 "C13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606772567990 "|CU|C13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606772567990 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1606772568013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606772568113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606772568113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606772568151 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606772568151 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606772568151 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606772568151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606772568179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 15:42:48 2020 " "Processing ended: Mon Nov 30 15:42:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606772568179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606772568179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606772568179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606772568179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606772569052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606772569053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 15:42:48 2020 " "Processing started: Mon Nov 30 15:42:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606772569053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606772569053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CU -c CU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CU -c CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606772569053 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606772569110 ""}
{ "Info" "0" "" "Project  = CU" {  } {  } 0 0 "Project  = CU" 0 0 "Fitter" 0 0 1606772569110 ""}
{ "Info" "0" "" "Revision = CU" {  } {  } 0 0 "Revision = CU" 0 0 "Fitter" 0 0 1606772569110 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1606772569162 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CU EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"CU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606772569165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606772569183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606772569183 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606772569218 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606772569225 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606772569487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606772569487 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606772569487 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606772569487 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606772569488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606772569488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606772569488 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606772569488 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1606772569586 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CU.sdc " "Synopsys Design Constraints File file not found: 'CU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606772569587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606772569587 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606772569588 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triscFSM1:inst2\|Selector27~0  " "Automatically promoted node triscFSM1:inst2\|Selector27~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606772569592 ""}  } { { "../triscFSM1/triscFSM1.v" "" { Text "C:/Users/Levi-Ryzen/Documents/Quartus_II/triscFSM1/triscFSM1.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { triscFSM1:inst2|Selector27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606772569592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606772569624 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606772569625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606772569625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606772569625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606772569625 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606772569626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606772569626 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606772569626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606772569632 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606772569632 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606772569632 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606772569639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606772570291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606772570335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606772570340 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606772570571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606772570571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606772570603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606772571018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606772571018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606772571140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606772571142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606772571142 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606772571145 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606772571147 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0 0 " "Pin \"C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5 0 " "Pin \"C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C8 0 " "Pin \"C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C9 0 " "Pin \"C9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C10 0 " "Pin \"C10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C11 0 " "Pin \"C11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C12 0 " "Pin \"C12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C13 0 " "Pin \"C13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C14 0 " "Pin \"C14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1606772571149 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1606772571149 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606772571207 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606772571214 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606772571266 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606772571407 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1606772571445 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/output_files/CU.fit.smsg " "Generated suppressed messages file C:/Users/Levi-Ryzen/Documents/Quartus_II/CU/output_files/CU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606772571493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606772571605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 15:42:51 2020 " "Processing ended: Mon Nov 30 15:42:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606772571605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606772571605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606772571605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606772571605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606772572363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606772572364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 15:42:52 2020 " "Processing started: Mon Nov 30 15:42:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606772572364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606772572364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CU -c CU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CU -c CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606772572364 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606772572947 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606772572970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606772573305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 15:42:53 2020 " "Processing ended: Mon Nov 30 15:42:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606772573305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606772573305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606772573305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606772573305 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606772573860 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606772574172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 15:42:53 2020 " "Processing started: Mon Nov 30 15:42:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606772574172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606772574172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CU -c CU " "Command: quartus_sta CU -c CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606772574172 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1606772574235 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606772574347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606772574365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1606772574365 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1606772574405 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CU.sdc " "Synopsys Design Constraints File file not found: 'CU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1606772574416 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1606772574416 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SysClock SysClock " "create_clock -period 1.000 -name SysClock SysClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR0 IR0 " "create_clock -period 1.000 -name IR0 IR0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574417 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574417 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1606772574418 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1606772574423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606772574424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606772574427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.075 " "Worst-case setup slack is -2.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.075       -24.951 SysClock  " "   -2.075       -24.951 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743        -0.799 IR0  " "   -0.743        -0.799 IR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606772574429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.042 " "Worst-case hold slack is -1.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042        -9.649 IR0  " "   -1.042        -9.649 IR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.224         0.000 SysClock  " "    2.224         0.000 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606772574431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606772574433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606772574435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 IR0  " "   -1.631        -1.631 IR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -27.131 SysClock  " "   -1.469       -27.131 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606772574438 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606772574462 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1606772574462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1606772574469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.811 " "Worst-case setup slack is -0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811        -9.782 SysClock  " "   -0.811        -9.782 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 IR0  " "    0.408         0.000 IR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606772574472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.391 " "Worst-case hold slack is -0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391        -3.612 IR0  " "   -0.391        -3.612 IR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458         0.000 SysClock  " "    1.458         0.000 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606772574475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606772574478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1606772574480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 IR0  " "   -1.380        -1.380 IR0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -22.222 SysClock  " "   -1.222       -22.222 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1606772574483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1606772574483 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1606772574561 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606772574581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1606772574581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606772574840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 15:42:54 2020 " "Processing ended: Mon Nov 30 15:42:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606772574840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606772574840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606772574840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606772574840 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606772575456 ""}
