
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/ALU_32_bit.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_N.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Adder_Subtractor_N.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Overflow_Logic.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Reg_N.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/Zero_Logic.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg2_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/andg32_3.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/barrel_shifter.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/control.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/decoder.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/dffg_N.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/extender_16t32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/immExt.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/invg_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mem_mod.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux11t1_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux32t1.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux4t1_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/mux7t1_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg2_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/norg32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/onescomp.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org2_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/org32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/reg_file.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/register_10.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/repl_qb.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg2_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/sltg32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_ALU_32_bit.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_Overflow_Logic.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/tb_barrel_shifter.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg2_32.vhd"
set_global_assignment -name VHDL_FILE "/home/evang/CPRE381_Fall/GIT/CprE381/Project 1/cpre-381-toolflow-fall-2021-master/src/xorg32.vhd"
