{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684001046089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684001046090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 11:04:05 2023 " "Processing started: Sat May 13 11:04:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684001046090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001046090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2part2 -c lab2part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2part2 -c lab2part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001046090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684001046698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684001046699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/struct_diag.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/struct_diag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 struct_diag " "Found entity 1: struct_diag" {  } { { "../rtl/struct_diag.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/struct_diag.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001053400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001053400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/posedge_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/posedge_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_pulse " "Found entity 1: posedge_pulse" {  } { { "../rtl/posedge_pulse.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/posedge_pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001053406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001053406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/negedge_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/negedge_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negedge_pulse " "Found entity 1: negedge_pulse" {  } { { "../rtl/negedge_pulse.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/negedge_pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001053414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001053414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/lcd_int3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/lcd_int3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_int " "Found entity 1: lcd_int" {  } { { "../rtl/lcd_int3.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/lcd_int3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001053419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001053419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/ct_mod_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/ct_mod_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mod_N " "Found entity 1: ct_mod_N" {  } { { "../rtl/ct_mod_N.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/ct_mod_N.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001053426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001053426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/alarm_clock_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/alarm_clock_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_controller " "Found entity 1: alarm_clock_controller" {  } { { "../rtl/alarm_clock_controller.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/alarm_clock_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001053435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001053435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/alarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/ucsd/(9) 2023 spring/cse 140l/\[labs for cse 140l\] (20%x5)/lab 2/verilog/part1/rtl/alarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "../rtl/alarm.sv" "" { Text "D:/OneDrive/UCSD/(9) 2023 Spring/CSE 140L/\[Labs for CSE 140L\] (20%x5)/Lab 2/Verilog/part1/rtl/alarm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684001053436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001053436 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "lab2part2 " "Top-level design entity \"lab2part2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1684001053505 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684001053593 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 13 11:04:13 2023 " "Processing ended: Sat May 13 11:04:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684001053593 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684001053593 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684001053593 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684001053593 ""}
