# ğŸ§  16-bit General Purpose Processor (GPP) + ASIP Extension

This project implements and simulates a **16-bit General Purpose Processor** in **structural Verilog**, inspired by the classical **IAS-style accumulator-based architecture**. The design includes a full **CPU + Memory + I/O** System-on-Chip integration and an **ASIP extension** for tensor-oriented operations.

---

## âœ¨ Core Features

- ğŸ§¾ **Fixed-length 16-bit instructions** (6-bit opcode)
- ğŸ§® **Accumulator-based datapath** with compact register set (**AC, X, Y**)
- ğŸ§· **FLAGS register** with **N, Z, C, V** for conditional branching
- ğŸ§  **Unified memory** (instructions + data in same address space)
- ğŸ” **Handshake-based I/O** (safe input/output synchronization)
- ğŸ§© **ASIP extension** for tensor operations (memory-resident data)

---

## ğŸ§± Architecture Overview

### ğŸ§© Main Modules (SoC)
- ğŸ§  **CPU Core**: fetch â†’ decode â†’ execute (central control)
- ğŸ—ƒï¸ **Memory Unit**: 512 Ã— 16-bit word-addressable memory, initialized to zero
- ğŸ”Œ **Input Unit** / **Output Unit**: handshake-based communication

### ğŸ§¾ Register Set
- ğŸ“Œ **PC** (Program Counter)
- ğŸ“Œ **SP** (Stack Pointer, stack grows downward)
- ğŸ“Œ **IR** (Instruction Register)
- ğŸ“Œ **AR** (Address Register)
- ğŸ“Œ **AC** (Accumulator)
- ğŸ“Œ **X, Y** (general-purpose registers)
- ğŸš© **FLAGS**: Negative (N), Zero (Z), Carry (C), Overflow (V)

---

## ğŸ”Œ I/O Handshake Protocol

- **Input**
  - CPU asserts `inp_req`
  - Input unit replies with `inp_ack` + valid `inp_data`
  - Transfer happens only when both are asserted

- **Output**
  - CPU asserts `out_req` + drives `out_data`
  - Output unit replies with `out_ack` after receiving data
  - Guarantees output is not lost

---

## ğŸ§® ALU Subsystem

- ğŸ§  **ALU has its own dedicated Control Unit**
- ğŸ” Supports **multi-cycle operations** coordinated by an **FSM**
- ğŸ“¦ Internal registers include **A**, **Q**, **M**, plus a **counter** for iterative steps
- âœ… Updates FLAGS after operations to support conditional execution

---

## ğŸ§  CPU Control Unit

- ğŸ›ï¸ Central **one-hot FSM** driving the whole datapath
- ğŸ§· Generates control for:
  - register enables + mux selects
  - memory read/write
  - ALU start/ack synchronization
  - I/O request/ack synchronization
  - branching based on FLAGS
- ğŸ§  Large-state design (instruction sequencing and coordination)

---

## âš¡ ASIP Extension (Tensor Instructions)

The ASIP adds high-level, domain-specific instructions that operate **directly on memory-resident tensors**, reducing loop/control overhead compared to scalar code:

- â• **ADDM** â€” tensor addition  
- â– **SUBM** â€” tensor subtraction  
- âœ–ï¸ **MULM** â€” tensor/matrix multiplication (most complex)  
- ğŸ§® **ELMULM** â€” element-wise multiplication  

Each ASIP instruction expands internally into a **multi-state micro-operation sequence**, hidden from the programmer.

---

## ğŸ›  Technologies Used

- **Verilog HDL** â€” modular + structural coding style
- **GTKWave** â€” waveform inspection and debugging
- **Testbenches** â€” module-level + instruction-level verification

---

## ğŸ§ª Testing & Validation

- âœ… Dedicated testbenches for major modules (registers, ALU, control, memory, I/O, ASIP)
- âœ… Instruction-level programs for:
  - arithmetic + memory access
  - branching and FLAGS validation
  - handshake I/O sequencing
  - ASIP tensor operations (including matrix multiplication)
- ğŸ” Verified via **waveform analysis** (FSM transitions, timing, RD/WR cycles, ack signals)

---

## ğŸ“ Suggested Repository Structure

- `src/` ğŸ§© Verilog modules (CPU, ALU, Memory, I/O, ASIP)
- `tb/` ğŸ§ª testbenches
- `programs/` ğŸ§¾ test programs / instruction encodings
- `docs/` ğŸ“„ processor documentation, diagrams, flowcharts

---

## ğŸš€ How to Run (Simulation)

1. ğŸ“¦ Open the project in your preferred Verilog simulator
2. ğŸ§ª Run testbenches from `tb/`
3. ğŸ” Inspect signals in **GTKWave**
4. âœ… Confirm correct execution using `start` â†’ `finish` and handshake/FLAGS behavior

---

## ğŸ“Œ Notes

This design emphasizes **clarity, modularity, and structural hardware logic**, showcasing:
- full instruction execution flow,
- synchronized memory + I/O transactions,
- and real integration of a domain-specific ASIP accelerator into a general-purpose CPU.

---
