|Addition
R31 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
X31 => inst20.IN0
X31 => bit24mux:inst15.sel
X31 => bit24mux:inst16.sel
X31 => inst18.IN0
Y31 => inst20.IN1
Y31 => inst18.IN1
X23 => 8_bit_add_sub:inst.A0
X23 => bit8mux:inst21.data0x[0]
Y23 => 8_bit_add_sub:inst.B0
Y23 => bit8mux:inst21.data1x[0]
X24 => 8_bit_add_sub:inst.A1
X24 => bit8mux:inst21.data0x[1]
Y24 => 8_bit_add_sub:inst.B1
Y24 => bit8mux:inst21.data1x[1]
X25 => 8_bit_add_sub:inst.A2
X25 => bit8mux:inst21.data0x[2]
Y25 => 8_bit_add_sub:inst.B2
Y25 => bit8mux:inst21.data1x[2]
X26 => 8_bit_add_sub:inst.A3
X26 => bit8mux:inst21.data0x[3]
Y26 => 8_bit_add_sub:inst.B3
Y26 => bit8mux:inst21.data1x[3]
X27 => 8_bit_add_sub:inst.A4
X27 => bit8mux:inst21.data0x[4]
Y27 => 8_bit_add_sub:inst.B4
Y27 => bit8mux:inst21.data1x[4]
X28 => 8_bit_add_sub:inst.A5
X28 => bit8mux:inst21.data0x[5]
Y28 => 8_bit_add_sub:inst.B5
Y28 => bit8mux:inst21.data1x[5]
X29 => 8_bit_add_sub:inst.A6
X29 => bit8mux:inst21.data0x[6]
Y29 => 8_bit_add_sub:inst.B6
Y29 => bit8mux:inst21.data1x[6]
X30 => 8_bit_add_sub:inst.A7
X30 => bit8mux:inst21.data0x[7]
Y30 => 8_bit_add_sub:inst.B7
Y30 => bit8mux:inst21.data1x[7]
X0 => 24_bit_parallel_reg:inst6.I0
X1 => 24_bit_parallel_reg:inst6.I1
X2 => 24_bit_parallel_reg:inst6.I2
X3 => 24_bit_parallel_reg:inst6.I3
X4 => 24_bit_parallel_reg:inst6.I4
X5 => 24_bit_parallel_reg:inst6.I5
X6 => 24_bit_parallel_reg:inst6.I6
X7 => 24_bit_parallel_reg:inst6.I7
Clk => 24_bit_parallel_reg:inst6.Clk
Clk => variable_shifter:inst22.Clk
Clk => variable_shifter:inst23.Clk
Clk => Normalizer:inst26.Clk
En => 24_bit_parallel_reg:inst6.En
En => Normalizer:inst26.En
X8 => 24_bit_parallel_reg:inst6.I8
X9 => 24_bit_parallel_reg:inst6.I9
X10 => 24_bit_parallel_reg:inst6.I10
X11 => 24_bit_parallel_reg:inst6.I11
X12 => 24_bit_parallel_reg:inst6.I12
X13 => 24_bit_parallel_reg:inst6.I13
X14 => 24_bit_parallel_reg:inst6.I14
X15 => 24_bit_parallel_reg:inst6.I15
X16 => 24_bit_parallel_reg:inst6.I16
X17 => 24_bit_parallel_reg:inst6.I17
X18 => 24_bit_parallel_reg:inst6.I18
X19 => 24_bit_parallel_reg:inst6.I19
X20 => 24_bit_parallel_reg:inst6.I20
X21 => 24_bit_parallel_reg:inst6.I21
X22 => 24_bit_parallel_reg:inst6.I22
Sel => variable_shifter:inst22.Sel
Sel => variable_shifter:inst23.Sel
Sel => Normalizer:inst26.Sel
Y0 => 24_bit_parallel_reg:inst7.I0
Y1 => 24_bit_parallel_reg:inst7.I1
Y2 => 24_bit_parallel_reg:inst7.I2
Y3 => 24_bit_parallel_reg:inst7.I3
Y4 => 24_bit_parallel_reg:inst7.I4
Y5 => 24_bit_parallel_reg:inst7.I5
Y6 => 24_bit_parallel_reg:inst7.I6
Y7 => 24_bit_parallel_reg:inst7.I7
Y8 => 24_bit_parallel_reg:inst7.I8
Y9 => 24_bit_parallel_reg:inst7.I9
Y10 => 24_bit_parallel_reg:inst7.I10
Y11 => 24_bit_parallel_reg:inst7.I11
Y12 => 24_bit_parallel_reg:inst7.I12
Y13 => 24_bit_parallel_reg:inst7.I13
Y14 => 24_bit_parallel_reg:inst7.I14
Y15 => 24_bit_parallel_reg:inst7.I15
Y16 => 24_bit_parallel_reg:inst7.I16
Y17 => 24_bit_parallel_reg:inst7.I17
Y18 => 24_bit_parallel_reg:inst7.I18
Y19 => 24_bit_parallel_reg:inst7.I19
Y20 => 24_bit_parallel_reg:inst7.I20
Y21 => 24_bit_parallel_reg:inst7.I21
Y22 => 24_bit_parallel_reg:inst7.I22
Overflow <= inst25.DB_MAX_OUTPUT_PORT_TYPE
R30 <= Normalizer:inst26.E7
R29 <= Normalizer:inst26.E6
R28 <= Normalizer:inst26.E5
R27 <= Normalizer:inst26.E4
R1 <= Normalizer:inst26.B1
R2 <= Normalizer:inst26.B2
R3 <= Normalizer:inst26.B3
R4 <= Normalizer:inst26.B4
R5 <= Normalizer:inst26.B5
R6 <= Normalizer:inst26.B6
R7 <= Normalizer:inst26.B7
R8 <= Normalizer:inst26.B8
R9 <= Normalizer:inst26.B9
R10 <= Normalizer:inst26.B10
R11 <= Normalizer:inst26.B11
R12 <= Normalizer:inst26.B12
R13 <= Normalizer:inst26.B13
R14 <= Normalizer:inst26.B14
R15 <= Normalizer:inst26.B15
R16 <= Normalizer:inst26.B16
R17 <= Normalizer:inst26.B17
R18 <= Normalizer:inst26.B18
R19 <= Normalizer:inst26.B19
R20 <= Normalizer:inst26.B20
R21 <= Normalizer:inst26.B21
R22 <= Normalizer:inst26.B22
R23 <= Normalizer:inst26.E0
R24 <= Normalizer:inst26.E1
R25 <= Normalizer:inst26.E2
R26 <= Normalizer:inst26.E3
R0 <= Normalizer:inst26.B0


|Addition|24_bit_add_sub:inst17
S0 <= 1_bit_fa:inst0.S
A0 => 1_bit_fa:inst0.A
B0 => instt.IN0
Control => instt.IN1
Control => 1_bit_fa:inst0.Cin
Control => inst23.IN1
Control => inst.IN1
Control => inst27.IN1
Control => inst24.IN1
Control => inst28.IN1
Control => inst111.IN1
Control => inst2333.IN1
Control => inst29.IN1
Control => inst277.IN1
Control => inst244.IN1
Control => inst288.IN1
Control => inst30.IN1
Control => inst25.IN1
Control => inst31.IN1
Control => inst32.IN1
Control => inst26.IN1
Control => inst33.IN1
Control => inst34.IN1
Control => inst35.IN1
Control => inst36.IN1
Control => inst37.IN1
Control => inst38.IN1
Control => inst39.IN1
S1 <= 1_bit_fa:inst1109.S
A1 => 1_bit_fa:inst1109.A
B1 => inst23.IN0
S2 <= 1_bit_fa:inst2.S
A2 => 1_bit_fa:inst2.A
B2 => inst.IN0
S3 <= 1_bit_fa:inst3.S
A3 => 1_bit_fa:inst3.A
B3 => inst27.IN0
S4 <= 1_bit_fa:inst4.S
A4 => 1_bit_fa:inst4.A
B4 => inst24.IN0
S5 <= 1_bit_fa:inst5.S
A5 => 1_bit_fa:inst5.A
B5 => inst28.IN0
S6 <= 1_bit_fa:inst66.S
A6 => 1_bit_fa:inst66.A
B6 => inst111.IN0
S7 <= 1_bit_fa:111.S
A7 => 1_bit_fa:111.A
B7 => inst2333.IN0
S8 <= 1_bit_fa:inst2222.S
A8 => 1_bit_fa:inst2222.A
B8 => inst29.IN0
S9 <= 1_bit_fa:inst8.S
A9 => 1_bit_fa:inst8.A
B9 => inst277.IN0
S10 <= 1_bit_fa:8.S
A10 => 1_bit_fa:8.A
B10 => inst244.IN0
S11 <= 1_bit_fa:inst77.S
A11 => 1_bit_fa:inst77.A
B11 => inst288.IN0
S12 <= 1_bit_fa:inst9.S
A12 => 1_bit_fa:inst9.A
B12 => inst30.IN0
S13 <= 1_bit_fa:inst10.S
A13 => 1_bit_fa:inst10.A
B13 => inst25.IN0
S14 <= 1_bit_fa:inst11.S
A14 => 1_bit_fa:inst11.A
B14 => inst31.IN0
S15 <= 1_bit_fa:inst14.S
A15 => 1_bit_fa:inst14.A
B15 => inst32.IN0
S16 <= 1_bit_fa:inst12.S
A16 => 1_bit_fa:inst12.A
B16 => inst26.IN0
S17 <= 1_bit_fa:inst13.S
A17 => 1_bit_fa:inst13.A
B17 => inst33.IN0
S18 <= 1_bit_fa:inst15.S
A18 => 1_bit_fa:inst15.A
B18 => inst34.IN0
S19 <= 1_bit_fa:inst16.S
A19 => 1_bit_fa:inst16.A
B19 => inst35.IN0
S20 <= 1_bit_fa:inst17.S
A20 => 1_bit_fa:inst17.A
B20 => inst36.IN0
S21 <= 1_bit_fa:inst20.S
A21 => 1_bit_fa:inst20.A
B21 => inst37.IN0
S22 <= 1_bit_fa:inst22.S
A22 => 1_bit_fa:inst22.A
B22 => inst38.IN0
S23 <= 1_bit_fa:inst233.S
A23 => 1_bit_fa:inst233.A
B23 => inst39.IN0
Overflow <= instokok.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst1109
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst2
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst3
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst4
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst5
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst66
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:111
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst2222
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst8
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:8
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst77
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst9
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst10
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst11
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst14
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst12
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst13
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst15
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst16
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst17
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst20
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst22
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_add_sub:inst17|1_bit_fa:inst233
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|bit24mux:inst15
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]


|Addition|bit24mux:inst15|LPM_MUX:LPM_MUX_component
data[0][0] => mux_u7e:auto_generated.data[0]
data[0][1] => mux_u7e:auto_generated.data[1]
data[0][2] => mux_u7e:auto_generated.data[2]
data[0][3] => mux_u7e:auto_generated.data[3]
data[0][4] => mux_u7e:auto_generated.data[4]
data[0][5] => mux_u7e:auto_generated.data[5]
data[0][6] => mux_u7e:auto_generated.data[6]
data[0][7] => mux_u7e:auto_generated.data[7]
data[0][8] => mux_u7e:auto_generated.data[8]
data[0][9] => mux_u7e:auto_generated.data[9]
data[0][10] => mux_u7e:auto_generated.data[10]
data[0][11] => mux_u7e:auto_generated.data[11]
data[0][12] => mux_u7e:auto_generated.data[12]
data[0][13] => mux_u7e:auto_generated.data[13]
data[0][14] => mux_u7e:auto_generated.data[14]
data[0][15] => mux_u7e:auto_generated.data[15]
data[0][16] => mux_u7e:auto_generated.data[16]
data[0][17] => mux_u7e:auto_generated.data[17]
data[0][18] => mux_u7e:auto_generated.data[18]
data[0][19] => mux_u7e:auto_generated.data[19]
data[0][20] => mux_u7e:auto_generated.data[20]
data[0][21] => mux_u7e:auto_generated.data[21]
data[0][22] => mux_u7e:auto_generated.data[22]
data[0][23] => mux_u7e:auto_generated.data[23]
data[1][0] => mux_u7e:auto_generated.data[24]
data[1][1] => mux_u7e:auto_generated.data[25]
data[1][2] => mux_u7e:auto_generated.data[26]
data[1][3] => mux_u7e:auto_generated.data[27]
data[1][4] => mux_u7e:auto_generated.data[28]
data[1][5] => mux_u7e:auto_generated.data[29]
data[1][6] => mux_u7e:auto_generated.data[30]
data[1][7] => mux_u7e:auto_generated.data[31]
data[1][8] => mux_u7e:auto_generated.data[32]
data[1][9] => mux_u7e:auto_generated.data[33]
data[1][10] => mux_u7e:auto_generated.data[34]
data[1][11] => mux_u7e:auto_generated.data[35]
data[1][12] => mux_u7e:auto_generated.data[36]
data[1][13] => mux_u7e:auto_generated.data[37]
data[1][14] => mux_u7e:auto_generated.data[38]
data[1][15] => mux_u7e:auto_generated.data[39]
data[1][16] => mux_u7e:auto_generated.data[40]
data[1][17] => mux_u7e:auto_generated.data[41]
data[1][18] => mux_u7e:auto_generated.data[42]
data[1][19] => mux_u7e:auto_generated.data[43]
data[1][20] => mux_u7e:auto_generated.data[44]
data[1][21] => mux_u7e:auto_generated.data[45]
data[1][22] => mux_u7e:auto_generated.data[46]
data[1][23] => mux_u7e:auto_generated.data[47]
sel[0] => mux_u7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u7e:auto_generated.result[0]
result[1] <= mux_u7e:auto_generated.result[1]
result[2] <= mux_u7e:auto_generated.result[2]
result[3] <= mux_u7e:auto_generated.result[3]
result[4] <= mux_u7e:auto_generated.result[4]
result[5] <= mux_u7e:auto_generated.result[5]
result[6] <= mux_u7e:auto_generated.result[6]
result[7] <= mux_u7e:auto_generated.result[7]
result[8] <= mux_u7e:auto_generated.result[8]
result[9] <= mux_u7e:auto_generated.result[9]
result[10] <= mux_u7e:auto_generated.result[10]
result[11] <= mux_u7e:auto_generated.result[11]
result[12] <= mux_u7e:auto_generated.result[12]
result[13] <= mux_u7e:auto_generated.result[13]
result[14] <= mux_u7e:auto_generated.result[14]
result[15] <= mux_u7e:auto_generated.result[15]
result[16] <= mux_u7e:auto_generated.result[16]
result[17] <= mux_u7e:auto_generated.result[17]
result[18] <= mux_u7e:auto_generated.result[18]
result[19] <= mux_u7e:auto_generated.result[19]
result[20] <= mux_u7e:auto_generated.result[20]
result[21] <= mux_u7e:auto_generated.result[21]
result[22] <= mux_u7e:auto_generated.result[22]
result[23] <= mux_u7e:auto_generated.result[23]


|Addition|bit24mux:inst15|LPM_MUX:LPM_MUX_component|mux_u7e:auto_generated
data[0] => result_node[0]~47.IN1
data[1] => result_node[1]~45.IN1
data[2] => result_node[2]~43.IN1
data[3] => result_node[3]~41.IN1
data[4] => result_node[4]~39.IN1
data[5] => result_node[5]~37.IN1
data[6] => result_node[6]~35.IN1
data[7] => result_node[7]~33.IN1
data[8] => result_node[8]~31.IN1
data[9] => result_node[9]~29.IN1
data[10] => result_node[10]~27.IN1
data[11] => result_node[11]~25.IN1
data[12] => result_node[12]~23.IN1
data[13] => result_node[13]~21.IN1
data[14] => result_node[14]~19.IN1
data[15] => result_node[15]~17.IN1
data[16] => result_node[16]~15.IN1
data[17] => result_node[17]~13.IN1
data[18] => result_node[18]~11.IN1
data[19] => result_node[19]~9.IN1
data[20] => result_node[20]~7.IN1
data[21] => result_node[21]~5.IN1
data[22] => result_node[22]~3.IN1
data[23] => result_node[23]~1.IN1
data[24] => result_node[0]~46.IN1
data[25] => result_node[1]~44.IN1
data[26] => result_node[2]~42.IN1
data[27] => result_node[3]~40.IN1
data[28] => result_node[4]~38.IN1
data[29] => result_node[5]~36.IN1
data[30] => result_node[6]~34.IN1
data[31] => result_node[7]~32.IN1
data[32] => result_node[8]~30.IN1
data[33] => result_node[9]~28.IN1
data[34] => result_node[10]~26.IN1
data[35] => result_node[11]~24.IN1
data[36] => result_node[12]~22.IN1
data[37] => result_node[13]~20.IN1
data[38] => result_node[14]~18.IN1
data[39] => result_node[15]~16.IN1
data[40] => result_node[16]~14.IN1
data[41] => result_node[17]~12.IN1
data[42] => result_node[18]~10.IN1
data[43] => result_node[19]~8.IN1
data[44] => result_node[20]~6.IN1
data[45] => result_node[21]~4.IN1
data[46] => result_node[22]~2.IN1
data[47] => result_node[23]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[22]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[21]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[20]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[19]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[18]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[17]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[16]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[15]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[14]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[13]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[12]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[11]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[10]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[9]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[8]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[7]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[6]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[5]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[4]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[3]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[2]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[1]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[0]~46.IN0
sel[0] => _~23.IN0


|Addition|bit24mux:inst11
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]


|Addition|bit24mux:inst11|LPM_MUX:LPM_MUX_component
data[0][0] => mux_u7e:auto_generated.data[0]
data[0][1] => mux_u7e:auto_generated.data[1]
data[0][2] => mux_u7e:auto_generated.data[2]
data[0][3] => mux_u7e:auto_generated.data[3]
data[0][4] => mux_u7e:auto_generated.data[4]
data[0][5] => mux_u7e:auto_generated.data[5]
data[0][6] => mux_u7e:auto_generated.data[6]
data[0][7] => mux_u7e:auto_generated.data[7]
data[0][8] => mux_u7e:auto_generated.data[8]
data[0][9] => mux_u7e:auto_generated.data[9]
data[0][10] => mux_u7e:auto_generated.data[10]
data[0][11] => mux_u7e:auto_generated.data[11]
data[0][12] => mux_u7e:auto_generated.data[12]
data[0][13] => mux_u7e:auto_generated.data[13]
data[0][14] => mux_u7e:auto_generated.data[14]
data[0][15] => mux_u7e:auto_generated.data[15]
data[0][16] => mux_u7e:auto_generated.data[16]
data[0][17] => mux_u7e:auto_generated.data[17]
data[0][18] => mux_u7e:auto_generated.data[18]
data[0][19] => mux_u7e:auto_generated.data[19]
data[0][20] => mux_u7e:auto_generated.data[20]
data[0][21] => mux_u7e:auto_generated.data[21]
data[0][22] => mux_u7e:auto_generated.data[22]
data[0][23] => mux_u7e:auto_generated.data[23]
data[1][0] => mux_u7e:auto_generated.data[24]
data[1][1] => mux_u7e:auto_generated.data[25]
data[1][2] => mux_u7e:auto_generated.data[26]
data[1][3] => mux_u7e:auto_generated.data[27]
data[1][4] => mux_u7e:auto_generated.data[28]
data[1][5] => mux_u7e:auto_generated.data[29]
data[1][6] => mux_u7e:auto_generated.data[30]
data[1][7] => mux_u7e:auto_generated.data[31]
data[1][8] => mux_u7e:auto_generated.data[32]
data[1][9] => mux_u7e:auto_generated.data[33]
data[1][10] => mux_u7e:auto_generated.data[34]
data[1][11] => mux_u7e:auto_generated.data[35]
data[1][12] => mux_u7e:auto_generated.data[36]
data[1][13] => mux_u7e:auto_generated.data[37]
data[1][14] => mux_u7e:auto_generated.data[38]
data[1][15] => mux_u7e:auto_generated.data[39]
data[1][16] => mux_u7e:auto_generated.data[40]
data[1][17] => mux_u7e:auto_generated.data[41]
data[1][18] => mux_u7e:auto_generated.data[42]
data[1][19] => mux_u7e:auto_generated.data[43]
data[1][20] => mux_u7e:auto_generated.data[44]
data[1][21] => mux_u7e:auto_generated.data[45]
data[1][22] => mux_u7e:auto_generated.data[46]
data[1][23] => mux_u7e:auto_generated.data[47]
sel[0] => mux_u7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u7e:auto_generated.result[0]
result[1] <= mux_u7e:auto_generated.result[1]
result[2] <= mux_u7e:auto_generated.result[2]
result[3] <= mux_u7e:auto_generated.result[3]
result[4] <= mux_u7e:auto_generated.result[4]
result[5] <= mux_u7e:auto_generated.result[5]
result[6] <= mux_u7e:auto_generated.result[6]
result[7] <= mux_u7e:auto_generated.result[7]
result[8] <= mux_u7e:auto_generated.result[8]
result[9] <= mux_u7e:auto_generated.result[9]
result[10] <= mux_u7e:auto_generated.result[10]
result[11] <= mux_u7e:auto_generated.result[11]
result[12] <= mux_u7e:auto_generated.result[12]
result[13] <= mux_u7e:auto_generated.result[13]
result[14] <= mux_u7e:auto_generated.result[14]
result[15] <= mux_u7e:auto_generated.result[15]
result[16] <= mux_u7e:auto_generated.result[16]
result[17] <= mux_u7e:auto_generated.result[17]
result[18] <= mux_u7e:auto_generated.result[18]
result[19] <= mux_u7e:auto_generated.result[19]
result[20] <= mux_u7e:auto_generated.result[20]
result[21] <= mux_u7e:auto_generated.result[21]
result[22] <= mux_u7e:auto_generated.result[22]
result[23] <= mux_u7e:auto_generated.result[23]


|Addition|bit24mux:inst11|LPM_MUX:LPM_MUX_component|mux_u7e:auto_generated
data[0] => result_node[0]~47.IN1
data[1] => result_node[1]~45.IN1
data[2] => result_node[2]~43.IN1
data[3] => result_node[3]~41.IN1
data[4] => result_node[4]~39.IN1
data[5] => result_node[5]~37.IN1
data[6] => result_node[6]~35.IN1
data[7] => result_node[7]~33.IN1
data[8] => result_node[8]~31.IN1
data[9] => result_node[9]~29.IN1
data[10] => result_node[10]~27.IN1
data[11] => result_node[11]~25.IN1
data[12] => result_node[12]~23.IN1
data[13] => result_node[13]~21.IN1
data[14] => result_node[14]~19.IN1
data[15] => result_node[15]~17.IN1
data[16] => result_node[16]~15.IN1
data[17] => result_node[17]~13.IN1
data[18] => result_node[18]~11.IN1
data[19] => result_node[19]~9.IN1
data[20] => result_node[20]~7.IN1
data[21] => result_node[21]~5.IN1
data[22] => result_node[22]~3.IN1
data[23] => result_node[23]~1.IN1
data[24] => result_node[0]~46.IN1
data[25] => result_node[1]~44.IN1
data[26] => result_node[2]~42.IN1
data[27] => result_node[3]~40.IN1
data[28] => result_node[4]~38.IN1
data[29] => result_node[5]~36.IN1
data[30] => result_node[6]~34.IN1
data[31] => result_node[7]~32.IN1
data[32] => result_node[8]~30.IN1
data[33] => result_node[9]~28.IN1
data[34] => result_node[10]~26.IN1
data[35] => result_node[11]~24.IN1
data[36] => result_node[12]~22.IN1
data[37] => result_node[13]~20.IN1
data[38] => result_node[14]~18.IN1
data[39] => result_node[15]~16.IN1
data[40] => result_node[16]~14.IN1
data[41] => result_node[17]~12.IN1
data[42] => result_node[18]~10.IN1
data[43] => result_node[19]~8.IN1
data[44] => result_node[20]~6.IN1
data[45] => result_node[21]~4.IN1
data[46] => result_node[22]~2.IN1
data[47] => result_node[23]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[22]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[21]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[20]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[19]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[18]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[17]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[16]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[15]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[14]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[13]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[12]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[11]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[10]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[9]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[8]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[7]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[6]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[5]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[4]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[3]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[2]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[1]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[0]~46.IN0
sel[0] => _~23.IN0


|Addition|8_bit_add_sub:inst
S0 <= 1_bit_fa:inst0.S
A0 => 1_bit_fa:inst0.A
B0 => inst8.IN0
Control => inst8.IN1
Control => 1_bit_fa:inst0.Cin
Control => inst9.IN1
Control => inst10.IN1
Control => inst11.IN1
Control => inst12.IN1
Control => inst13.IN1
Control => inst14.IN1
Control => inst15.IN1
S1 <= 1_bit_fa:inst1.S
A1 => 1_bit_fa:inst1.A
B1 => inst9.IN0
S2 <= 1_bit_fa:inst2.S
A2 => 1_bit_fa:inst2.A
B2 => inst10.IN0
S3 <= 1_bit_fa:inst3.S
A3 => 1_bit_fa:inst3.A
B3 => inst11.IN0
S4 <= 1_bit_fa:inst4.S
A4 => 1_bit_fa:inst4.A
B4 => inst12.IN0
S5 <= 1_bit_fa:inst5.S
A5 => 1_bit_fa:inst5.A
B5 => inst13.IN0
S6 <= 1_bit_fa:inst6.S
A6 => 1_bit_fa:inst6.A
B6 => inst14.IN0
S7 <= 1_bit_fa:inst7.S
A7 => 1_bit_fa:inst7.A
B7 => inst15.IN0
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Addition|8_bit_add_sub:inst|1_bit_fa:inst0
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|8_bit_add_sub:inst|1_bit_fa:inst1
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|8_bit_add_sub:inst|1_bit_fa:inst2
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|8_bit_add_sub:inst|1_bit_fa:inst3
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|8_bit_add_sub:inst|1_bit_fa:inst4
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|8_bit_add_sub:inst|1_bit_fa:inst5
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|8_bit_add_sub:inst|1_bit_fa:inst6
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|8_bit_add_sub:inst|1_bit_fa:inst7
Cout <= inst4.DB_MAX_OUTPUT_PORT_TYPE
A => inst2.IN0
A => inst.IN0
B => inst2.IN1
B => inst.IN1
Cin => inst3.IN1
Cin => inst1.IN1
S <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_parallel_reg:inst6
B0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
Clk => inst.CLK
Clk => inst1.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
Clk => inst8.CLK
Clk => inst15.CLK
Clk => inst9.CLK
Clk => inst10.CLK
Clk => inst11.CLK
Clk => inst12.CLK
Clk => inst13.CLK
Clk => inst14.CLK
Clk => inst16.CLK
Clk => inst23.CLK
Clk => inst17.CLK
Clk => inst18.CLK
Clk => inst19.CLK
Clk => inst20.CLK
Clk => inst21.CLK
Clk => inst22.CLK
En => inst.ENA
En => inst1.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
En => inst8.ENA
En => inst15.ENA
En => inst9.ENA
En => inst10.ENA
En => inst11.ENA
En => inst12.ENA
En => inst13.ENA
En => inst14.ENA
En => inst16.ENA
En => inst23.ENA
En => inst17.ENA
En => inst18.ENA
En => inst19.ENA
En => inst20.ENA
En => inst21.ENA
En => inst22.ENA
B1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.DATAIN
B2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I2 => inst2.DATAIN
B3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I3 => inst3.DATAIN
B4 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
I4 => inst4.DATAIN
B5 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
I5 => inst5.DATAIN
B6 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
I6 => inst6.DATAIN
B7 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
I7 => inst7.DATAIN
B8 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
I8 => inst8.DATAIN
B9 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
I9 => inst15.DATAIN
B10 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
I10 => inst9.DATAIN
B11 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
I11 => inst10.DATAIN
B12 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
I12 => inst11.DATAIN
B13 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
I13 => inst12.DATAIN
B14 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
I14 => inst13.DATAIN
B15 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
I15 => inst14.DATAIN
B16 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
I16 => inst16.DATAIN
B17 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
I17 => inst23.DATAIN
B18 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
I18 => inst17.DATAIN
B19 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
I19 => inst18.DATAIN
B20 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
I20 => inst19.DATAIN
B21 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
I21 => inst20.DATAIN
B22 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
I22 => inst21.DATAIN
B23 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
I23 => inst22.DATAIN


|Addition|variable_shifter:inst22
B23 <= 24_bit_par_in_ser_par_out_reg:instt.B23
L23 => 24_bit_par_in_ser_par_out_reg:instt.L23
L22 => 24_bit_par_in_ser_par_out_reg:instt.L22
L21 => 24_bit_par_in_ser_par_out_reg:instt.L21
L20 => 24_bit_par_in_ser_par_out_reg:instt.L20
L19 => 24_bit_par_in_ser_par_out_reg:instt.L19
L18 => 24_bit_par_in_ser_par_out_reg:instt.L18
L17 => 24_bit_par_in_ser_par_out_reg:instt.L17
L16 => 24_bit_par_in_ser_par_out_reg:instt.L16
L15 => 24_bit_par_in_ser_par_out_reg:instt.L15
L14 => 24_bit_par_in_ser_par_out_reg:instt.L14
L13 => 24_bit_par_in_ser_par_out_reg:instt.L13
L12 => 24_bit_par_in_ser_par_out_reg:instt.L12
L11 => 24_bit_par_in_ser_par_out_reg:instt.L11
L10 => 24_bit_par_in_ser_par_out_reg:instt.L10
L9 => 24_bit_par_in_ser_par_out_reg:instt.L9
L8 => 24_bit_par_in_ser_par_out_reg:instt.L8
L7 => 24_bit_par_in_ser_par_out_reg:instt.L7
L6 => 24_bit_par_in_ser_par_out_reg:instt.L6
L5 => 24_bit_par_in_ser_par_out_reg:instt.L5
L4 => 24_bit_par_in_ser_par_out_reg:instt.L4
L3 => 24_bit_par_in_ser_par_out_reg:instt.L3
L2 => 24_bit_par_in_ser_par_out_reg:instt.L2
L1 => 24_bit_par_in_ser_par_out_reg:instt.L1
L0 => 24_bit_par_in_ser_par_out_reg:instt.L0
Sel => 24_bit_par_in_ser_par_out_reg:instt.Sel
Sel => bit1mux:inst999.sel
Sel => bit1mux:inst98.sel
Sel => bit1mux:inst97.sel
Sel => bit1mux:inst96.sel
Sel => bit1mux:inst95.sel
Sel => bit1mux:inst94.sel
Sel => bit1mux:inst93.sel
Sel => bit1mux:inst.sel
Clk => 24_bit_par_in_ser_par_out_reg:instt.Clk
Clk => 8_bit_parallel_reg:inst91.Clk
En => 24_bit_par_in_ser_par_out_reg:instt.En
B0 <= 24_bit_par_in_ser_par_out_reg:instt.B0
B1 <= 24_bit_par_in_ser_par_out_reg:instt.B1
B2 <= 24_bit_par_in_ser_par_out_reg:instt.B2
B3 <= 24_bit_par_in_ser_par_out_reg:instt.B3
B4 <= 24_bit_par_in_ser_par_out_reg:instt.B4
B5 <= 24_bit_par_in_ser_par_out_reg:instt.B5
B6 <= 24_bit_par_in_ser_par_out_reg:instt.B6
B7 <= 24_bit_par_in_ser_par_out_reg:instt.B7
B8 <= 24_bit_par_in_ser_par_out_reg:instt.B8
B9 <= 24_bit_par_in_ser_par_out_reg:instt.B9
B10 <= 24_bit_par_in_ser_par_out_reg:instt.B10
B11 <= 24_bit_par_in_ser_par_out_reg:instt.B11
B12 <= 24_bit_par_in_ser_par_out_reg:instt.B12
B13 <= 24_bit_par_in_ser_par_out_reg:instt.B13
B14 <= 24_bit_par_in_ser_par_out_reg:instt.B14
B15 <= 24_bit_par_in_ser_par_out_reg:instt.B15
B16 <= 24_bit_par_in_ser_par_out_reg:instt.B16
B17 <= 24_bit_par_in_ser_par_out_reg:instt.B17
B18 <= 24_bit_par_in_ser_par_out_reg:instt.B18
B19 <= 24_bit_par_in_ser_par_out_reg:instt.B19
B20 <= 24_bit_par_in_ser_par_out_reg:instt.B20
B21 <= 24_bit_par_in_ser_par_out_reg:instt.B21
B22 <= 24_bit_par_in_ser_par_out_reg:instt.B22
Overflow <= 8_bit_add_sub_ha:inst90.Overflow
shamt0 => bit1mux:inst999.data1
shamt1 => bit1mux:inst98.data1
shamt2 => bit1mux:inst97.data1
shamt3 => bit1mux:inst96.data1
shamt4 => bit1mux:inst95.data1
shamt5 => bit1mux:inst94.data1
shamt6 => bit1mux:inst93.data1
shamt7 => bit1mux:inst.data1


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt
B23 <= inst.DB_MAX_OUTPUT_PORT_TYPE
L23 => 2_1_mux:inst1.D1
Sel => 2_1_mux:inst1.Sel
Sel => 2_1_mux:inst25.Sel
Sel => 2_1_mux:inst26.Sel
Sel => 2_1_mux:inst27.Sel
Sel => 2_1_mux:inst28.Sel
Sel => 2_1_mux:inst29.Sel
Sel => 2_1_mux:inst30.Sel
Sel => 2_1_mux:inst31.Sel
Sel => 2_1_mux:inst32.Sel
Sel => 2_1_mux:inst33.Sel
Sel => 2_1_mux:inst34.Sel
Sel => 2_1_mux:inst35.Sel
Sel => 2_1_mux:inst36.Sel
Sel => 2_1_mux:inst37.Sel
Sel => 2_1_mux:inst38.Sel
Sel => 2_1_mux:inst39.Sel
Sel => 2_1_mux:inst40.Sel
Sel => 2_1_mux:inst41.Sel
Sel => 2_1_mux:inst42.Sel
Sel => 2_1_mux:inst43.Sel
Sel => 2_1_mux:inst44.Sel
Sel => 2_1_mux:inst45.Sel
Sel => 2_1_mux:inst46.Sel
Sel => 2_1_mux:inst49.Sel
Clk => inst.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
Clk => inst8.CLK
Clk => inst9.CLK
Clk => inst10.CLK
Clk => inst11.CLK
Clk => inst12.CLK
Clk => inst13.CLK
Clk => inst14.CLK
Clk => inst15.CLK
Clk => inst16.CLK
Clk => inst17.CLK
Clk => inst18.CLK
Clk => inst19.CLK
Clk => inst20.CLK
Clk => inst21.CLK
Clk => inst22.CLK
Clk => inst23.CLK
Clk => inst48.CLK
En => inst.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
En => inst8.ENA
En => inst9.ENA
En => inst10.ENA
En => inst11.ENA
En => inst12.ENA
En => inst13.ENA
En => inst14.ENA
En => inst15.ENA
En => inst16.ENA
En => inst17.ENA
En => inst18.ENA
En => inst19.ENA
En => inst20.ENA
En => inst21.ENA
En => inst22.ENA
En => inst23.ENA
En => inst48.ENA
B22 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
L22 => 2_1_mux:inst25.D1
B0 <= inst48.DB_MAX_OUTPUT_PORT_TYPE
L21 => 2_1_mux:inst26.D1
L20 => 2_1_mux:inst27.D1
L19 => 2_1_mux:inst28.D1
L18 => 2_1_mux:inst29.D1
L17 => 2_1_mux:inst30.D1
L16 => 2_1_mux:inst31.D1
L15 => 2_1_mux:inst32.D1
L14 => 2_1_mux:inst33.D1
L13 => 2_1_mux:inst34.D1
L12 => 2_1_mux:inst35.D1
L11 => 2_1_mux:inst36.D1
L10 => 2_1_mux:inst37.D1
L9 => 2_1_mux:inst38.D1
L8 => 2_1_mux:inst39.D1
L7 => 2_1_mux:inst40.D1
L6 => 2_1_mux:inst41.D1
L5 => 2_1_mux:inst42.D1
L4 => 2_1_mux:inst43.D1
L3 => 2_1_mux:inst44.D1
L2 => 2_1_mux:inst45.D1
L1 => 2_1_mux:inst46.D1
L0 => 2_1_mux:inst49.D1
B1 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
B2 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
B3 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
B4 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
B5 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
B6 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
B7 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
B8 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
B9 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
B10 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
B11 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
B12 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
B13 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
B14 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B15 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
B16 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
B17 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
B18 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B19 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
B20 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
B21 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst1
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst25
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst49
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst46
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst45
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst44
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst43
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst42
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst41
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst40
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst39
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst38
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst37
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst36
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst35
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst34
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst33
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst32
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst31
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst30
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst29
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst28
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst27
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst26
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90
S0 <= 1_bit_ha:inst5.S
A0 => 1_bit_ha:inst5.A
In => 1_bit_ha:inst5.B
S1 <= 1_bit_ha:inst12.S
A1 => 1_bit_ha:inst12.A
S2 <= 1_bit_ha:inst6.S
A2 => 1_bit_ha:inst6.A
S3 <= 1_bit_ha:inst7.S
A3 => 1_bit_ha:inst7.A
S4 <= 1_bit_ha:inst8.S
A4 => 1_bit_ha:inst8.A
S5 <= 1_bit_ha:inst9.S
A5 => 1_bit_ha:inst9.A
S6 <= 1_bit_ha:inst10.S
A6 => 1_bit_ha:inst10.A
S7 <= 1_bit_ha:inst11.S
A7 => 1_bit_ha:inst11.A
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90|1_bit_ha:inst5
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90|1_bit_ha:inst12
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90|1_bit_ha:inst6
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90|1_bit_ha:inst7
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90|1_bit_ha:inst8
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90|1_bit_ha:inst9
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90|1_bit_ha:inst10
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_add_sub_ha:inst90|1_bit_ha:inst11
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst22|8_bit_parallel_reg:inst91
B0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
Clk => inst.CLK
Clk => inst1.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
En => inst.ENA
En => inst1.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
B1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.DATAIN
B2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I2 => inst2.DATAIN
B3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I3 => inst3.DATAIN
B4 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
I4 => inst4.DATAIN
B5 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
I5 => inst5.DATAIN
B6 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
I6 => inst6.DATAIN
B7 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
I7 => inst7.DATAIN


|Addition|variable_shifter:inst22|bit1mux:inst999
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst22|bit1mux:inst999|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst22|bit1mux:inst999|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst22|bit1mux:inst98
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst22|bit1mux:inst98|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst22|bit1mux:inst98|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst22|bit1mux:inst97
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst22|bit1mux:inst97|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst22|bit1mux:inst97|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst22|bit1mux:inst96
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst22|bit1mux:inst96|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst22|bit1mux:inst96|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst22|bit1mux:inst95
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst22|bit1mux:inst95|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst22|bit1mux:inst95|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst22|bit1mux:inst94
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst22|bit1mux:inst94|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst22|bit1mux:inst94|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst22|bit1mux:inst93
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst22|bit1mux:inst93|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst22|bit1mux:inst93|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst22|bit1mux:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst22|bit1mux:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst22|bit1mux:inst|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|twos_complementer:inst10
S0 <= 1_bit_ha:inst5.S
A0 => inst2.IN0
S1 <= 1_bit_ha:inst12.S
A1 => inst3.IN0
S2 <= 1_bit_ha:inst6.S
A2 => inst4.IN0
S3 <= 1_bit_ha:inst7.S
A3 => inst13.IN0
S4 <= 1_bit_ha:inst8.S
A4 => inst14.IN0
S5 <= 1_bit_ha:inst9.S
A5 => inst15.IN0
S6 <= 1_bit_ha:inst10.S
A6 => inst16.IN0
S7 <= 1_bit_ha:inst11.S
A7 => inst17.IN0
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Addition|twos_complementer:inst10|1_bit_ha:inst5
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|twos_complementer:inst10|1_bit_ha:inst12
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|twos_complementer:inst10|1_bit_ha:inst6
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|twos_complementer:inst10|1_bit_ha:inst7
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|twos_complementer:inst10|1_bit_ha:inst8
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|twos_complementer:inst10|1_bit_ha:inst9
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|twos_complementer:inst10|1_bit_ha:inst10
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|twos_complementer:inst10|1_bit_ha:inst11
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|1to4_demux:inst3
0 <= inst44.DB_MAX_OUTPUT_PORT_TYPE
F => inst44.IN0
F => inst1.IN0
F => inst2.IN0
F => inst3.IN0
Sel1 => inst4.IN0
Sel1 => inst2.IN1
Sel1 => inst3.IN1
Sel0 => inst.IN0
Sel0 => inst1.IN1
Sel0 => inst3.IN2
1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Addition|bit24mux:inst12
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]


|Addition|bit24mux:inst12|LPM_MUX:LPM_MUX_component
data[0][0] => mux_u7e:auto_generated.data[0]
data[0][1] => mux_u7e:auto_generated.data[1]
data[0][2] => mux_u7e:auto_generated.data[2]
data[0][3] => mux_u7e:auto_generated.data[3]
data[0][4] => mux_u7e:auto_generated.data[4]
data[0][5] => mux_u7e:auto_generated.data[5]
data[0][6] => mux_u7e:auto_generated.data[6]
data[0][7] => mux_u7e:auto_generated.data[7]
data[0][8] => mux_u7e:auto_generated.data[8]
data[0][9] => mux_u7e:auto_generated.data[9]
data[0][10] => mux_u7e:auto_generated.data[10]
data[0][11] => mux_u7e:auto_generated.data[11]
data[0][12] => mux_u7e:auto_generated.data[12]
data[0][13] => mux_u7e:auto_generated.data[13]
data[0][14] => mux_u7e:auto_generated.data[14]
data[0][15] => mux_u7e:auto_generated.data[15]
data[0][16] => mux_u7e:auto_generated.data[16]
data[0][17] => mux_u7e:auto_generated.data[17]
data[0][18] => mux_u7e:auto_generated.data[18]
data[0][19] => mux_u7e:auto_generated.data[19]
data[0][20] => mux_u7e:auto_generated.data[20]
data[0][21] => mux_u7e:auto_generated.data[21]
data[0][22] => mux_u7e:auto_generated.data[22]
data[0][23] => mux_u7e:auto_generated.data[23]
data[1][0] => mux_u7e:auto_generated.data[24]
data[1][1] => mux_u7e:auto_generated.data[25]
data[1][2] => mux_u7e:auto_generated.data[26]
data[1][3] => mux_u7e:auto_generated.data[27]
data[1][4] => mux_u7e:auto_generated.data[28]
data[1][5] => mux_u7e:auto_generated.data[29]
data[1][6] => mux_u7e:auto_generated.data[30]
data[1][7] => mux_u7e:auto_generated.data[31]
data[1][8] => mux_u7e:auto_generated.data[32]
data[1][9] => mux_u7e:auto_generated.data[33]
data[1][10] => mux_u7e:auto_generated.data[34]
data[1][11] => mux_u7e:auto_generated.data[35]
data[1][12] => mux_u7e:auto_generated.data[36]
data[1][13] => mux_u7e:auto_generated.data[37]
data[1][14] => mux_u7e:auto_generated.data[38]
data[1][15] => mux_u7e:auto_generated.data[39]
data[1][16] => mux_u7e:auto_generated.data[40]
data[1][17] => mux_u7e:auto_generated.data[41]
data[1][18] => mux_u7e:auto_generated.data[42]
data[1][19] => mux_u7e:auto_generated.data[43]
data[1][20] => mux_u7e:auto_generated.data[44]
data[1][21] => mux_u7e:auto_generated.data[45]
data[1][22] => mux_u7e:auto_generated.data[46]
data[1][23] => mux_u7e:auto_generated.data[47]
sel[0] => mux_u7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u7e:auto_generated.result[0]
result[1] <= mux_u7e:auto_generated.result[1]
result[2] <= mux_u7e:auto_generated.result[2]
result[3] <= mux_u7e:auto_generated.result[3]
result[4] <= mux_u7e:auto_generated.result[4]
result[5] <= mux_u7e:auto_generated.result[5]
result[6] <= mux_u7e:auto_generated.result[6]
result[7] <= mux_u7e:auto_generated.result[7]
result[8] <= mux_u7e:auto_generated.result[8]
result[9] <= mux_u7e:auto_generated.result[9]
result[10] <= mux_u7e:auto_generated.result[10]
result[11] <= mux_u7e:auto_generated.result[11]
result[12] <= mux_u7e:auto_generated.result[12]
result[13] <= mux_u7e:auto_generated.result[13]
result[14] <= mux_u7e:auto_generated.result[14]
result[15] <= mux_u7e:auto_generated.result[15]
result[16] <= mux_u7e:auto_generated.result[16]
result[17] <= mux_u7e:auto_generated.result[17]
result[18] <= mux_u7e:auto_generated.result[18]
result[19] <= mux_u7e:auto_generated.result[19]
result[20] <= mux_u7e:auto_generated.result[20]
result[21] <= mux_u7e:auto_generated.result[21]
result[22] <= mux_u7e:auto_generated.result[22]
result[23] <= mux_u7e:auto_generated.result[23]


|Addition|bit24mux:inst12|LPM_MUX:LPM_MUX_component|mux_u7e:auto_generated
data[0] => result_node[0]~47.IN1
data[1] => result_node[1]~45.IN1
data[2] => result_node[2]~43.IN1
data[3] => result_node[3]~41.IN1
data[4] => result_node[4]~39.IN1
data[5] => result_node[5]~37.IN1
data[6] => result_node[6]~35.IN1
data[7] => result_node[7]~33.IN1
data[8] => result_node[8]~31.IN1
data[9] => result_node[9]~29.IN1
data[10] => result_node[10]~27.IN1
data[11] => result_node[11]~25.IN1
data[12] => result_node[12]~23.IN1
data[13] => result_node[13]~21.IN1
data[14] => result_node[14]~19.IN1
data[15] => result_node[15]~17.IN1
data[16] => result_node[16]~15.IN1
data[17] => result_node[17]~13.IN1
data[18] => result_node[18]~11.IN1
data[19] => result_node[19]~9.IN1
data[20] => result_node[20]~7.IN1
data[21] => result_node[21]~5.IN1
data[22] => result_node[22]~3.IN1
data[23] => result_node[23]~1.IN1
data[24] => result_node[0]~46.IN1
data[25] => result_node[1]~44.IN1
data[26] => result_node[2]~42.IN1
data[27] => result_node[3]~40.IN1
data[28] => result_node[4]~38.IN1
data[29] => result_node[5]~36.IN1
data[30] => result_node[6]~34.IN1
data[31] => result_node[7]~32.IN1
data[32] => result_node[8]~30.IN1
data[33] => result_node[9]~28.IN1
data[34] => result_node[10]~26.IN1
data[35] => result_node[11]~24.IN1
data[36] => result_node[12]~22.IN1
data[37] => result_node[13]~20.IN1
data[38] => result_node[14]~18.IN1
data[39] => result_node[15]~16.IN1
data[40] => result_node[16]~14.IN1
data[41] => result_node[17]~12.IN1
data[42] => result_node[18]~10.IN1
data[43] => result_node[19]~8.IN1
data[44] => result_node[20]~6.IN1
data[45] => result_node[21]~4.IN1
data[46] => result_node[22]~2.IN1
data[47] => result_node[23]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[22]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[21]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[20]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[19]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[18]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[17]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[16]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[15]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[14]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[13]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[12]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[11]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[10]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[9]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[8]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[7]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[6]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[5]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[4]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[3]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[2]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[1]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[0]~46.IN0
sel[0] => _~23.IN0


|Addition|24_bit_parallel_reg:inst7
B0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
Clk => inst.CLK
Clk => inst1.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
Clk => inst8.CLK
Clk => inst15.CLK
Clk => inst9.CLK
Clk => inst10.CLK
Clk => inst11.CLK
Clk => inst12.CLK
Clk => inst13.CLK
Clk => inst14.CLK
Clk => inst16.CLK
Clk => inst23.CLK
Clk => inst17.CLK
Clk => inst18.CLK
Clk => inst19.CLK
Clk => inst20.CLK
Clk => inst21.CLK
Clk => inst22.CLK
En => inst.ENA
En => inst1.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
En => inst8.ENA
En => inst15.ENA
En => inst9.ENA
En => inst10.ENA
En => inst11.ENA
En => inst12.ENA
En => inst13.ENA
En => inst14.ENA
En => inst16.ENA
En => inst23.ENA
En => inst17.ENA
En => inst18.ENA
En => inst19.ENA
En => inst20.ENA
En => inst21.ENA
En => inst22.ENA
B1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.DATAIN
B2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I2 => inst2.DATAIN
B3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I3 => inst3.DATAIN
B4 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
I4 => inst4.DATAIN
B5 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
I5 => inst5.DATAIN
B6 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
I6 => inst6.DATAIN
B7 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
I7 => inst7.DATAIN
B8 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
I8 => inst8.DATAIN
B9 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
I9 => inst15.DATAIN
B10 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
I10 => inst9.DATAIN
B11 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
I11 => inst10.DATAIN
B12 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
I12 => inst11.DATAIN
B13 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
I13 => inst12.DATAIN
B14 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
I14 => inst13.DATAIN
B15 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
I15 => inst14.DATAIN
B16 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
I16 => inst16.DATAIN
B17 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
I17 => inst23.DATAIN
B18 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
I18 => inst17.DATAIN
B19 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
I19 => inst18.DATAIN
B20 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
I20 => inst19.DATAIN
B21 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
I21 => inst20.DATAIN
B22 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
I22 => inst21.DATAIN
B23 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
I23 => inst22.DATAIN


|Addition|variable_shifter:inst23
B23 <= 24_bit_par_in_ser_par_out_reg:instt.B23
L23 => 24_bit_par_in_ser_par_out_reg:instt.L23
L22 => 24_bit_par_in_ser_par_out_reg:instt.L22
L21 => 24_bit_par_in_ser_par_out_reg:instt.L21
L20 => 24_bit_par_in_ser_par_out_reg:instt.L20
L19 => 24_bit_par_in_ser_par_out_reg:instt.L19
L18 => 24_bit_par_in_ser_par_out_reg:instt.L18
L17 => 24_bit_par_in_ser_par_out_reg:instt.L17
L16 => 24_bit_par_in_ser_par_out_reg:instt.L16
L15 => 24_bit_par_in_ser_par_out_reg:instt.L15
L14 => 24_bit_par_in_ser_par_out_reg:instt.L14
L13 => 24_bit_par_in_ser_par_out_reg:instt.L13
L12 => 24_bit_par_in_ser_par_out_reg:instt.L12
L11 => 24_bit_par_in_ser_par_out_reg:instt.L11
L10 => 24_bit_par_in_ser_par_out_reg:instt.L10
L9 => 24_bit_par_in_ser_par_out_reg:instt.L9
L8 => 24_bit_par_in_ser_par_out_reg:instt.L8
L7 => 24_bit_par_in_ser_par_out_reg:instt.L7
L6 => 24_bit_par_in_ser_par_out_reg:instt.L6
L5 => 24_bit_par_in_ser_par_out_reg:instt.L5
L4 => 24_bit_par_in_ser_par_out_reg:instt.L4
L3 => 24_bit_par_in_ser_par_out_reg:instt.L3
L2 => 24_bit_par_in_ser_par_out_reg:instt.L2
L1 => 24_bit_par_in_ser_par_out_reg:instt.L1
L0 => 24_bit_par_in_ser_par_out_reg:instt.L0
Sel => 24_bit_par_in_ser_par_out_reg:instt.Sel
Sel => bit1mux:inst999.sel
Sel => bit1mux:inst98.sel
Sel => bit1mux:inst97.sel
Sel => bit1mux:inst96.sel
Sel => bit1mux:inst95.sel
Sel => bit1mux:inst94.sel
Sel => bit1mux:inst93.sel
Sel => bit1mux:inst.sel
Clk => 24_bit_par_in_ser_par_out_reg:instt.Clk
Clk => 8_bit_parallel_reg:inst91.Clk
En => 24_bit_par_in_ser_par_out_reg:instt.En
B0 <= 24_bit_par_in_ser_par_out_reg:instt.B0
B1 <= 24_bit_par_in_ser_par_out_reg:instt.B1
B2 <= 24_bit_par_in_ser_par_out_reg:instt.B2
B3 <= 24_bit_par_in_ser_par_out_reg:instt.B3
B4 <= 24_bit_par_in_ser_par_out_reg:instt.B4
B5 <= 24_bit_par_in_ser_par_out_reg:instt.B5
B6 <= 24_bit_par_in_ser_par_out_reg:instt.B6
B7 <= 24_bit_par_in_ser_par_out_reg:instt.B7
B8 <= 24_bit_par_in_ser_par_out_reg:instt.B8
B9 <= 24_bit_par_in_ser_par_out_reg:instt.B9
B10 <= 24_bit_par_in_ser_par_out_reg:instt.B10
B11 <= 24_bit_par_in_ser_par_out_reg:instt.B11
B12 <= 24_bit_par_in_ser_par_out_reg:instt.B12
B13 <= 24_bit_par_in_ser_par_out_reg:instt.B13
B14 <= 24_bit_par_in_ser_par_out_reg:instt.B14
B15 <= 24_bit_par_in_ser_par_out_reg:instt.B15
B16 <= 24_bit_par_in_ser_par_out_reg:instt.B16
B17 <= 24_bit_par_in_ser_par_out_reg:instt.B17
B18 <= 24_bit_par_in_ser_par_out_reg:instt.B18
B19 <= 24_bit_par_in_ser_par_out_reg:instt.B19
B20 <= 24_bit_par_in_ser_par_out_reg:instt.B20
B21 <= 24_bit_par_in_ser_par_out_reg:instt.B21
B22 <= 24_bit_par_in_ser_par_out_reg:instt.B22
Overflow <= 8_bit_add_sub_ha:inst90.Overflow
shamt0 => bit1mux:inst999.data1
shamt1 => bit1mux:inst98.data1
shamt2 => bit1mux:inst97.data1
shamt3 => bit1mux:inst96.data1
shamt4 => bit1mux:inst95.data1
shamt5 => bit1mux:inst94.data1
shamt6 => bit1mux:inst93.data1
shamt7 => bit1mux:inst.data1


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt
B23 <= inst.DB_MAX_OUTPUT_PORT_TYPE
L23 => 2_1_mux:inst1.D1
Sel => 2_1_mux:inst1.Sel
Sel => 2_1_mux:inst25.Sel
Sel => 2_1_mux:inst26.Sel
Sel => 2_1_mux:inst27.Sel
Sel => 2_1_mux:inst28.Sel
Sel => 2_1_mux:inst29.Sel
Sel => 2_1_mux:inst30.Sel
Sel => 2_1_mux:inst31.Sel
Sel => 2_1_mux:inst32.Sel
Sel => 2_1_mux:inst33.Sel
Sel => 2_1_mux:inst34.Sel
Sel => 2_1_mux:inst35.Sel
Sel => 2_1_mux:inst36.Sel
Sel => 2_1_mux:inst37.Sel
Sel => 2_1_mux:inst38.Sel
Sel => 2_1_mux:inst39.Sel
Sel => 2_1_mux:inst40.Sel
Sel => 2_1_mux:inst41.Sel
Sel => 2_1_mux:inst42.Sel
Sel => 2_1_mux:inst43.Sel
Sel => 2_1_mux:inst44.Sel
Sel => 2_1_mux:inst45.Sel
Sel => 2_1_mux:inst46.Sel
Sel => 2_1_mux:inst49.Sel
Clk => inst.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
Clk => inst8.CLK
Clk => inst9.CLK
Clk => inst10.CLK
Clk => inst11.CLK
Clk => inst12.CLK
Clk => inst13.CLK
Clk => inst14.CLK
Clk => inst15.CLK
Clk => inst16.CLK
Clk => inst17.CLK
Clk => inst18.CLK
Clk => inst19.CLK
Clk => inst20.CLK
Clk => inst21.CLK
Clk => inst22.CLK
Clk => inst23.CLK
Clk => inst48.CLK
En => inst.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
En => inst8.ENA
En => inst9.ENA
En => inst10.ENA
En => inst11.ENA
En => inst12.ENA
En => inst13.ENA
En => inst14.ENA
En => inst15.ENA
En => inst16.ENA
En => inst17.ENA
En => inst18.ENA
En => inst19.ENA
En => inst20.ENA
En => inst21.ENA
En => inst22.ENA
En => inst23.ENA
En => inst48.ENA
B22 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
L22 => 2_1_mux:inst25.D1
B0 <= inst48.DB_MAX_OUTPUT_PORT_TYPE
L21 => 2_1_mux:inst26.D1
L20 => 2_1_mux:inst27.D1
L19 => 2_1_mux:inst28.D1
L18 => 2_1_mux:inst29.D1
L17 => 2_1_mux:inst30.D1
L16 => 2_1_mux:inst31.D1
L15 => 2_1_mux:inst32.D1
L14 => 2_1_mux:inst33.D1
L13 => 2_1_mux:inst34.D1
L12 => 2_1_mux:inst35.D1
L11 => 2_1_mux:inst36.D1
L10 => 2_1_mux:inst37.D1
L9 => 2_1_mux:inst38.D1
L8 => 2_1_mux:inst39.D1
L7 => 2_1_mux:inst40.D1
L6 => 2_1_mux:inst41.D1
L5 => 2_1_mux:inst42.D1
L4 => 2_1_mux:inst43.D1
L3 => 2_1_mux:inst44.D1
L2 => 2_1_mux:inst45.D1
L1 => 2_1_mux:inst46.D1
L0 => 2_1_mux:inst49.D1
B1 <= inst23.DB_MAX_OUTPUT_PORT_TYPE
B2 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
B3 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
B4 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
B5 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
B6 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
B7 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
B8 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
B9 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
B10 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
B11 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
B12 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
B13 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
B14 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B15 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
B16 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
B17 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
B18 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B19 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
B20 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
B21 <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst1
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst25
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst49
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst46
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst45
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst44
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst43
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst42
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst41
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst40
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst39
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst38
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst37
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst36
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst35
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst34
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst33
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst32
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst31
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst30
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst29
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst28
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst27
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|24_bit_par_in_ser_par_out_reg:instt|2_1_mux:inst26
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90
S0 <= 1_bit_ha:inst5.S
A0 => 1_bit_ha:inst5.A
In => 1_bit_ha:inst5.B
S1 <= 1_bit_ha:inst12.S
A1 => 1_bit_ha:inst12.A
S2 <= 1_bit_ha:inst6.S
A2 => 1_bit_ha:inst6.A
S3 <= 1_bit_ha:inst7.S
A3 => 1_bit_ha:inst7.A
S4 <= 1_bit_ha:inst8.S
A4 => 1_bit_ha:inst8.A
S5 <= 1_bit_ha:inst9.S
A5 => 1_bit_ha:inst9.A
S6 <= 1_bit_ha:inst10.S
A6 => 1_bit_ha:inst10.A
S7 <= 1_bit_ha:inst11.S
A7 => 1_bit_ha:inst11.A
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90|1_bit_ha:inst5
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90|1_bit_ha:inst12
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90|1_bit_ha:inst6
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90|1_bit_ha:inst7
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90|1_bit_ha:inst8
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90|1_bit_ha:inst9
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90|1_bit_ha:inst10
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_add_sub_ha:inst90|1_bit_ha:inst11
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|variable_shifter:inst23|8_bit_parallel_reg:inst91
B0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
Clk => inst.CLK
Clk => inst1.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
En => inst.ENA
En => inst1.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
B1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.DATAIN
B2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I2 => inst2.DATAIN
B3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I3 => inst3.DATAIN
B4 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
I4 => inst4.DATAIN
B5 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
I5 => inst5.DATAIN
B6 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
I6 => inst6.DATAIN
B7 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
I7 => inst7.DATAIN


|Addition|variable_shifter:inst23|bit1mux:inst999
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst23|bit1mux:inst999|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst23|bit1mux:inst999|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst23|bit1mux:inst98
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst23|bit1mux:inst98|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst23|bit1mux:inst98|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst23|bit1mux:inst97
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst23|bit1mux:inst97|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst23|bit1mux:inst97|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst23|bit1mux:inst96
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst23|bit1mux:inst96|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst23|bit1mux:inst96|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst23|bit1mux:inst95
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst23|bit1mux:inst95|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst23|bit1mux:inst95|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst23|bit1mux:inst94
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst23|bit1mux:inst94|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst23|bit1mux:inst94|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst23|bit1mux:inst93
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst23|bit1mux:inst93|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst23|bit1mux:inst93|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|variable_shifter:inst23|bit1mux:inst
data0 => LPM_MUX:LPM_MUX_component.DATA[0][0]
data1 => LPM_MUX:LPM_MUX_component.DATA[1][0]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result <= LPM_MUX:LPM_MUX_component.RESULT[0]


|Addition|variable_shifter:inst23|bit1mux:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|Addition|variable_shifter:inst23|bit1mux:inst|LPM_MUX:LPM_MUX_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|Addition|bit24mux:inst16
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data0x[16] => LPM_MUX:LPM_MUX_component.DATA[0][16]
data0x[17] => LPM_MUX:LPM_MUX_component.DATA[0][17]
data0x[18] => LPM_MUX:LPM_MUX_component.DATA[0][18]
data0x[19] => LPM_MUX:LPM_MUX_component.DATA[0][19]
data0x[20] => LPM_MUX:LPM_MUX_component.DATA[0][20]
data0x[21] => LPM_MUX:LPM_MUX_component.DATA[0][21]
data0x[22] => LPM_MUX:LPM_MUX_component.DATA[0][22]
data0x[23] => LPM_MUX:LPM_MUX_component.DATA[0][23]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data1x[16] => LPM_MUX:LPM_MUX_component.DATA[1][16]
data1x[17] => LPM_MUX:LPM_MUX_component.DATA[1][17]
data1x[18] => LPM_MUX:LPM_MUX_component.DATA[1][18]
data1x[19] => LPM_MUX:LPM_MUX_component.DATA[1][19]
data1x[20] => LPM_MUX:LPM_MUX_component.DATA[1][20]
data1x[21] => LPM_MUX:LPM_MUX_component.DATA[1][21]
data1x[22] => LPM_MUX:LPM_MUX_component.DATA[1][22]
data1x[23] => LPM_MUX:LPM_MUX_component.DATA[1][23]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]
result[16] <= LPM_MUX:LPM_MUX_component.RESULT[16]
result[17] <= LPM_MUX:LPM_MUX_component.RESULT[17]
result[18] <= LPM_MUX:LPM_MUX_component.RESULT[18]
result[19] <= LPM_MUX:LPM_MUX_component.RESULT[19]
result[20] <= LPM_MUX:LPM_MUX_component.RESULT[20]
result[21] <= LPM_MUX:LPM_MUX_component.RESULT[21]
result[22] <= LPM_MUX:LPM_MUX_component.RESULT[22]
result[23] <= LPM_MUX:LPM_MUX_component.RESULT[23]


|Addition|bit24mux:inst16|LPM_MUX:LPM_MUX_component
data[0][0] => mux_u7e:auto_generated.data[0]
data[0][1] => mux_u7e:auto_generated.data[1]
data[0][2] => mux_u7e:auto_generated.data[2]
data[0][3] => mux_u7e:auto_generated.data[3]
data[0][4] => mux_u7e:auto_generated.data[4]
data[0][5] => mux_u7e:auto_generated.data[5]
data[0][6] => mux_u7e:auto_generated.data[6]
data[0][7] => mux_u7e:auto_generated.data[7]
data[0][8] => mux_u7e:auto_generated.data[8]
data[0][9] => mux_u7e:auto_generated.data[9]
data[0][10] => mux_u7e:auto_generated.data[10]
data[0][11] => mux_u7e:auto_generated.data[11]
data[0][12] => mux_u7e:auto_generated.data[12]
data[0][13] => mux_u7e:auto_generated.data[13]
data[0][14] => mux_u7e:auto_generated.data[14]
data[0][15] => mux_u7e:auto_generated.data[15]
data[0][16] => mux_u7e:auto_generated.data[16]
data[0][17] => mux_u7e:auto_generated.data[17]
data[0][18] => mux_u7e:auto_generated.data[18]
data[0][19] => mux_u7e:auto_generated.data[19]
data[0][20] => mux_u7e:auto_generated.data[20]
data[0][21] => mux_u7e:auto_generated.data[21]
data[0][22] => mux_u7e:auto_generated.data[22]
data[0][23] => mux_u7e:auto_generated.data[23]
data[1][0] => mux_u7e:auto_generated.data[24]
data[1][1] => mux_u7e:auto_generated.data[25]
data[1][2] => mux_u7e:auto_generated.data[26]
data[1][3] => mux_u7e:auto_generated.data[27]
data[1][4] => mux_u7e:auto_generated.data[28]
data[1][5] => mux_u7e:auto_generated.data[29]
data[1][6] => mux_u7e:auto_generated.data[30]
data[1][7] => mux_u7e:auto_generated.data[31]
data[1][8] => mux_u7e:auto_generated.data[32]
data[1][9] => mux_u7e:auto_generated.data[33]
data[1][10] => mux_u7e:auto_generated.data[34]
data[1][11] => mux_u7e:auto_generated.data[35]
data[1][12] => mux_u7e:auto_generated.data[36]
data[1][13] => mux_u7e:auto_generated.data[37]
data[1][14] => mux_u7e:auto_generated.data[38]
data[1][15] => mux_u7e:auto_generated.data[39]
data[1][16] => mux_u7e:auto_generated.data[40]
data[1][17] => mux_u7e:auto_generated.data[41]
data[1][18] => mux_u7e:auto_generated.data[42]
data[1][19] => mux_u7e:auto_generated.data[43]
data[1][20] => mux_u7e:auto_generated.data[44]
data[1][21] => mux_u7e:auto_generated.data[45]
data[1][22] => mux_u7e:auto_generated.data[46]
data[1][23] => mux_u7e:auto_generated.data[47]
sel[0] => mux_u7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_u7e:auto_generated.result[0]
result[1] <= mux_u7e:auto_generated.result[1]
result[2] <= mux_u7e:auto_generated.result[2]
result[3] <= mux_u7e:auto_generated.result[3]
result[4] <= mux_u7e:auto_generated.result[4]
result[5] <= mux_u7e:auto_generated.result[5]
result[6] <= mux_u7e:auto_generated.result[6]
result[7] <= mux_u7e:auto_generated.result[7]
result[8] <= mux_u7e:auto_generated.result[8]
result[9] <= mux_u7e:auto_generated.result[9]
result[10] <= mux_u7e:auto_generated.result[10]
result[11] <= mux_u7e:auto_generated.result[11]
result[12] <= mux_u7e:auto_generated.result[12]
result[13] <= mux_u7e:auto_generated.result[13]
result[14] <= mux_u7e:auto_generated.result[14]
result[15] <= mux_u7e:auto_generated.result[15]
result[16] <= mux_u7e:auto_generated.result[16]
result[17] <= mux_u7e:auto_generated.result[17]
result[18] <= mux_u7e:auto_generated.result[18]
result[19] <= mux_u7e:auto_generated.result[19]
result[20] <= mux_u7e:auto_generated.result[20]
result[21] <= mux_u7e:auto_generated.result[21]
result[22] <= mux_u7e:auto_generated.result[22]
result[23] <= mux_u7e:auto_generated.result[23]


|Addition|bit24mux:inst16|LPM_MUX:LPM_MUX_component|mux_u7e:auto_generated
data[0] => result_node[0]~47.IN1
data[1] => result_node[1]~45.IN1
data[2] => result_node[2]~43.IN1
data[3] => result_node[3]~41.IN1
data[4] => result_node[4]~39.IN1
data[5] => result_node[5]~37.IN1
data[6] => result_node[6]~35.IN1
data[7] => result_node[7]~33.IN1
data[8] => result_node[8]~31.IN1
data[9] => result_node[9]~29.IN1
data[10] => result_node[10]~27.IN1
data[11] => result_node[11]~25.IN1
data[12] => result_node[12]~23.IN1
data[13] => result_node[13]~21.IN1
data[14] => result_node[14]~19.IN1
data[15] => result_node[15]~17.IN1
data[16] => result_node[16]~15.IN1
data[17] => result_node[17]~13.IN1
data[18] => result_node[18]~11.IN1
data[19] => result_node[19]~9.IN1
data[20] => result_node[20]~7.IN1
data[21] => result_node[21]~5.IN1
data[22] => result_node[22]~3.IN1
data[23] => result_node[23]~1.IN1
data[24] => result_node[0]~46.IN1
data[25] => result_node[1]~44.IN1
data[26] => result_node[2]~42.IN1
data[27] => result_node[3]~40.IN1
data[28] => result_node[4]~38.IN1
data[29] => result_node[5]~36.IN1
data[30] => result_node[6]~34.IN1
data[31] => result_node[7]~32.IN1
data[32] => result_node[8]~30.IN1
data[33] => result_node[9]~28.IN1
data[34] => result_node[10]~26.IN1
data[35] => result_node[11]~24.IN1
data[36] => result_node[12]~22.IN1
data[37] => result_node[13]~20.IN1
data[38] => result_node[14]~18.IN1
data[39] => result_node[15]~16.IN1
data[40] => result_node[16]~14.IN1
data[41] => result_node[17]~12.IN1
data[42] => result_node[18]~10.IN1
data[43] => result_node[19]~8.IN1
data[44] => result_node[20]~6.IN1
data[45] => result_node[21]~4.IN1
data[46] => result_node[22]~2.IN1
data[47] => result_node[23]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[23]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[22]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[21]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[20]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[19]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[18]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[17]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[16]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[15]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[14]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[13]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[12]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[11]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[10]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[9]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[8]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[7]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[6]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[5]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[4]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[3]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[2]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[1]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[0]~46.IN0
sel[0] => _~23.IN0


|Addition|24_bit_twos_complementer:inst24
S0 <= 1_bit_ha:inst5.S
A0 => inst2.IN0
Control => inst2.IN1
Control => 1_bit_ha:inst5.B
Control => inst3.IN1
Control => inst4.IN1
Control => inst13.IN1
Control => inst14.IN1
Control => inst15.IN1
Control => inst16.IN1
Control => inst17.IN1
Control => inst26.IN1
Control => inst27.IN1
Control => inst28.IN1
Control => inst29.IN1
Control => inst30.IN1
Control => inst31.IN1
Control => inst32.IN1
Control => inst33.IN1
Control => inst42.IN1
Control => inst43.IN1
Control => inst44.IN1
Control => inst45.IN1
Control => inst46.IN1
Control => inst47.IN1
Control => inst48.IN1
Control => inst49.IN1
S1 <= 1_bit_ha:inst12.S
A1 => inst3.IN0
S2 <= 1_bit_ha:inst6.S
A2 => inst4.IN0
S3 <= 1_bit_ha:inst7.S
A3 => inst13.IN0
S4 <= 1_bit_ha:inst8.S
A4 => inst14.IN0
S5 <= 1_bit_ha:inst9.S
A5 => inst15.IN0
S6 <= 1_bit_ha:inst10.S
A6 => inst16.IN0
S7 <= 1_bit_ha:inst11.S
A7 => inst17.IN0
S8 <= 1_bit_ha:inst18.S
A8 => inst26.IN0
S9 <= 1_bit_ha:inst25.S
A9 => inst27.IN0
S10 <= 1_bit_ha:inst19.S
A10 => inst28.IN0
S11 <= 1_bit_ha:inst20.S
A11 => inst29.IN0
S12 <= 1_bit_ha:inst21.S
A12 => inst30.IN0
S13 <= 1_bit_ha:inst22.S
A13 => inst31.IN0
S14 <= 1_bit_ha:inst23.S
A14 => inst32.IN0
S15 <= 1_bit_ha:inst24.S
A15 => inst33.IN0
S16 <= 1_bit_ha:inst34.S
A16 => inst42.IN0
S17 <= 1_bit_ha:inst41.S
A17 => inst43.IN0
S18 <= 1_bit_ha:inst35.S
A18 => inst44.IN0
S19 <= 1_bit_ha:inst36.S
A19 => inst45.IN0
S20 <= 1_bit_ha:inst37.S
A20 => inst46.IN0
S21 <= 1_bit_ha:inst38.S
A21 => inst47.IN0
S22 <= 1_bit_ha:inst39.S
A22 => inst48.IN0
S23 <= 1_bit_ha:inst40.S
A23 => inst49.IN0
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst5
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst12
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst6
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst7
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst8
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst9
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst10
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst11
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst18
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst25
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst19
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst20
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst21
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst22
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst23
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst24
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst34
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst41
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst35
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst36
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst37
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst38
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst39
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|24_bit_twos_complementer:inst24|1_bit_ha:inst40
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26
B0 <= 23_bit_shift_reg:inst.B0
F0 => 46_bit_par_in_ser_out_reg:inst99.L0
F1 => 46_bit_par_in_ser_out_reg:inst99.L1
F2 => 46_bit_par_in_ser_out_reg:inst99.L2
F3 => 46_bit_par_in_ser_out_reg:inst99.L3
F4 => 46_bit_par_in_ser_out_reg:inst99.L4
F5 => 46_bit_par_in_ser_out_reg:inst99.L5
F6 => 46_bit_par_in_ser_out_reg:inst99.L6
F7 => 46_bit_par_in_ser_out_reg:inst99.L7
F8 => 46_bit_par_in_ser_out_reg:inst99.L8
F9 => 46_bit_par_in_ser_out_reg:inst99.L9
F10 => 46_bit_par_in_ser_out_reg:inst99.L10
F11 => 46_bit_par_in_ser_out_reg:inst99.L11
F12 => 46_bit_par_in_ser_out_reg:inst99.L12
F13 => 46_bit_par_in_ser_out_reg:inst99.L13
F14 => 46_bit_par_in_ser_out_reg:inst99.L14
F15 => 46_bit_par_in_ser_out_reg:inst99.L15
F16 => 46_bit_par_in_ser_out_reg:inst99.L16
F17 => 46_bit_par_in_ser_out_reg:inst99.L17
F18 => 46_bit_par_in_ser_out_reg:inst99.L18
F19 => 46_bit_par_in_ser_out_reg:inst99.L19
F20 => 46_bit_par_in_ser_out_reg:inst99.L20
F21 => 46_bit_par_in_ser_out_reg:inst99.L21
F22 => 46_bit_par_in_ser_out_reg:inst99.L22
Sel => 46_bit_par_in_ser_out_reg:inst99.Sel
Sel => 2_1_mux:inst14.Sel
Sel => 2_1_mux:inst13.Sel
Sel => 2_1_mux:inst12.Sel
Sel => 2_1_mux:inst7.Sel
Sel => 2_1_mux:inst8.Sel
Sel => 2_1_mux:inst10.Sel
Sel => 2_1_mux:inst9.Sel
Sel => 2_1_mux:inst11.Sel
Clk => 46_bit_par_in_ser_out_reg:inst99.Clk
Clk => 23_bit_shift_reg:inst.Clk
Clk => 23_counter:inst15.Clk
Clk => inst4.CLK
Clk => inst16.CLK
Clk => 8_bit_parallel_reg:inst3.Clk
Clk => inst17.CLK
En => 46_bit_par_in_ser_out_reg:inst99.En
En => inst4.ENA
En => inst16.ENA
En => inst17.ENA
F47 => 46_bit_par_in_ser_out_reg:inst99.L47
F46 => 46_bit_par_in_ser_out_reg:inst99.L46
F23 => 46_bit_par_in_ser_out_reg:inst99.L23
F24 => 46_bit_par_in_ser_out_reg:inst99.L24
F25 => 46_bit_par_in_ser_out_reg:inst99.L25
F26 => 46_bit_par_in_ser_out_reg:inst99.L26
F27 => 46_bit_par_in_ser_out_reg:inst99.L27
F28 => 46_bit_par_in_ser_out_reg:inst99.L28
F29 => 46_bit_par_in_ser_out_reg:inst99.L29
F30 => 46_bit_par_in_ser_out_reg:inst99.L30
F31 => 46_bit_par_in_ser_out_reg:inst99.L31
F32 => 46_bit_par_in_ser_out_reg:inst99.L32
F33 => 46_bit_par_in_ser_out_reg:inst99.L33
F34 => 46_bit_par_in_ser_out_reg:inst99.L34
F35 => 46_bit_par_in_ser_out_reg:inst99.L35
F36 => 46_bit_par_in_ser_out_reg:inst99.L36
F37 => 46_bit_par_in_ser_out_reg:inst99.L37
F38 => 46_bit_par_in_ser_out_reg:inst99.L38
F39 => 46_bit_par_in_ser_out_reg:inst99.L39
F40 => 46_bit_par_in_ser_out_reg:inst99.L40
F41 => 46_bit_par_in_ser_out_reg:inst99.L41
F42 => 46_bit_par_in_ser_out_reg:inst99.L42
F43 => 46_bit_par_in_ser_out_reg:inst99.L43
F44 => 46_bit_par_in_ser_out_reg:inst99.L44
F45 => 46_bit_par_in_ser_out_reg:inst99.L45
B1 <= 23_bit_shift_reg:inst.B1
B2 <= 23_bit_shift_reg:inst.B2
B3 <= 23_bit_shift_reg:inst.B3
B4 <= 23_bit_shift_reg:inst.B4
B5 <= 23_bit_shift_reg:inst.B5
B6 <= 23_bit_shift_reg:inst.B6
B7 <= 23_bit_shift_reg:inst.B7
B8 <= 23_bit_shift_reg:inst.B8
B9 <= 23_bit_shift_reg:inst.B9
B10 <= 23_bit_shift_reg:inst.B10
B11 <= 23_bit_shift_reg:inst.B11
B12 <= 23_bit_shift_reg:inst.B12
B13 <= 23_bit_shift_reg:inst.B13
B14 <= 23_bit_shift_reg:inst.B14
B15 <= 23_bit_shift_reg:inst.B15
B16 <= 23_bit_shift_reg:inst.B16
B17 <= 23_bit_shift_reg:inst.B17
B18 <= 23_bit_shift_reg:inst.B18
B19 <= 23_bit_shift_reg:inst.B19
B20 <= 23_bit_shift_reg:inst.B20
B21 <= 23_bit_shift_reg:inst.B21
Overflow <= 8_bit_add_sub_ha:inst2.Overflow
Exp0 => 2_1_mux:inst14.D1
Exp1 => 2_1_mux:inst13.D1
Exp2 => 2_1_mux:inst12.D1
Exp3 => 2_1_mux:inst7.D1
Exp4 => 2_1_mux:inst8.D1
Exp5 => 2_1_mux:inst10.D1
Exp6 => 2_1_mux:inst9.D1
Exp7 => 2_1_mux:inst11.D1
E7 <= 8_bit_parallel_reg:inst3.B7
E6 <= 8_bit_parallel_reg:inst3.B6
E5 <= 8_bit_parallel_reg:inst3.B5
E4 <= 8_bit_parallel_reg:inst3.B4
E3 <= 8_bit_parallel_reg:inst3.B3
E2 <= 8_bit_parallel_reg:inst3.B2
E1 <= 8_bit_parallel_reg:inst3.B1
E0 <= 8_bit_parallel_reg:inst3.B0
B22 <= 23_bit_shift_reg:inst.B22


|Addition|Normalizer:inst26|23_bit_shift_reg:inst
B0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
In => inst.DATAIN
Clk => inst.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
Clk => inst8.CLK
Clk => inst9.CLK
Clk => inst10.CLK
Clk => inst11.CLK
Clk => inst12.CLK
Clk => inst13.CLK
Clk => inst14.CLK
Clk => inst15.CLK
Clk => inst16.CLK
Clk => inst17.CLK
Clk => inst18.CLK
Clk => inst19.CLK
Clk => inst20.CLK
Clk => inst21.CLK
Clk => inst22.CLK
Clk => inst23.CLK
En => inst.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
En => inst8.ENA
En => inst9.ENA
En => inst10.ENA
En => inst11.ENA
En => inst12.ENA
En => inst13.ENA
En => inst14.ENA
En => inst15.ENA
En => inst16.ENA
En => inst17.ENA
En => inst18.ENA
En => inst19.ENA
En => inst20.ENA
En => inst21.ENA
En => inst22.ENA
En => inst23.ENA
B1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
B2 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
B3 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
B4 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
B5 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
B6 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
B7 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
B8 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
B9 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
B10 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
B11 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
B12 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
B13 <= inst14.DB_MAX_OUTPUT_PORT_TYPE
B14 <= inst15.DB_MAX_OUTPUT_PORT_TYPE
B15 <= inst16.DB_MAX_OUTPUT_PORT_TYPE
B16 <= inst17.DB_MAX_OUTPUT_PORT_TYPE
B17 <= inst18.DB_MAX_OUTPUT_PORT_TYPE
B18 <= inst19.DB_MAX_OUTPUT_PORT_TYPE
B19 <= inst20.DB_MAX_OUTPUT_PORT_TYPE
B20 <= inst21.DB_MAX_OUTPUT_PORT_TYPE
B21 <= inst22.DB_MAX_OUTPUT_PORT_TYPE
B22 <= inst23.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99
Out <= inst95.DB_MAX_OUTPUT_PORT_TYPE
L0 => 2_1_mux:inst1.D1
Sel => 2_1_mux:inst1.Sel
Sel => 2_1_mux:inst25.Sel
Sel => 2_1_mux:inst26.Sel
Sel => 2_1_mux:inst27.Sel
Sel => 2_1_mux:inst28.Sel
Sel => 2_1_mux:inst29.Sel
Sel => 2_1_mux:inst30.Sel
Sel => 2_1_mux:inst31.Sel
Sel => 2_1_mux:inst32.Sel
Sel => 2_1_mux:inst33.Sel
Sel => 2_1_mux:inst34.Sel
Sel => 2_1_mux:inst35.Sel
Sel => 2_1_mux:inst36.Sel
Sel => 2_1_mux:inst37.Sel
Sel => 2_1_mux:inst38.Sel
Sel => 2_1_mux:inst39.Sel
Sel => 2_1_mux:inst40.Sel
Sel => 2_1_mux:inst41.Sel
Sel => 2_1_mux:inst42.Sel
Sel => 2_1_mux:inst43.Sel
Sel => 2_1_mux:inst44.Sel
Sel => 2_1_mux:inst45.Sel
Sel => 2_1_mux:inst46.Sel
Sel => 2_1_mux:inst50.Sel
Sel => 2_1_mux:inst52.Sel
Sel => 2_1_mux:inst53.Sel
Sel => 2_1_mux:inst56.Sel
Sel => 2_1_mux:inst57.Sel
Sel => 2_1_mux:inst60.Sel
Sel => 2_1_mux:inst61.Sel
Sel => 2_1_mux:inst64.Sel
Sel => 2_1_mux:inst65.Sel
Sel => 2_1_mux:inst68.Sel
Sel => 2_1_mux:inst69.Sel
Sel => 2_1_mux:inst72.Sel
Sel => 2_1_mux:inst73.Sel
Sel => 2_1_mux:inst76.Sel
Sel => 2_1_mux:inst77.Sel
Sel => 2_1_mux:inst80.Sel
Sel => 2_1_mux:inst81.Sel
Sel => 2_1_mux:inst84.Sel
Sel => 2_1_mux:inst85.Sel
Sel => 2_1_mux:inst88.Sel
Sel => 2_1_mux:inst89.Sel
Sel => 2_1_mux:inst92.Sel
Sel => 2_1_mux:inst93.Sel
Sel => 2_1_mux:inst96.Sel
Sel => 2_1_mux:inst97.Sel
Clk => inst.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
Clk => inst8.CLK
Clk => inst9.CLK
Clk => inst10.CLK
Clk => inst11.CLK
Clk => inst12.CLK
Clk => inst13.CLK
Clk => inst14.CLK
Clk => inst15.CLK
Clk => inst16.CLK
Clk => inst17.CLK
Clk => inst18.CLK
Clk => inst19.CLK
Clk => inst20.CLK
Clk => inst21.CLK
Clk => inst22.CLK
Clk => inst23.CLK
Clk => inst47.CLK
Clk => inst48.CLK
Clk => inst49.CLK
Clk => inst54.CLK
Clk => inst55.CLK
Clk => inst58.CLK
Clk => inst59.CLK
Clk => inst62.CLK
Clk => inst63.CLK
Clk => inst66.CLK
Clk => inst67.CLK
Clk => inst70.CLK
Clk => inst71.CLK
Clk => inst74.CLK
Clk => inst75.CLK
Clk => inst78.CLK
Clk => inst79.CLK
Clk => inst82.CLK
Clk => inst83.CLK
Clk => inst86.CLK
Clk => inst87.CLK
Clk => inst90.CLK
Clk => inst91.CLK
Clk => inst94.CLK
Clk => inst95.CLK
En => inst.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
En => inst8.ENA
En => inst9.ENA
En => inst10.ENA
En => inst11.ENA
En => inst12.ENA
En => inst13.ENA
En => inst14.ENA
En => inst15.ENA
En => inst16.ENA
En => inst17.ENA
En => inst18.ENA
En => inst19.ENA
En => inst20.ENA
En => inst21.ENA
En => inst22.ENA
En => inst23.ENA
En => inst47.ENA
En => inst48.ENA
En => inst49.ENA
En => inst54.ENA
En => inst55.ENA
En => inst58.ENA
En => inst59.ENA
En => inst62.ENA
En => inst63.ENA
En => inst66.ENA
En => inst67.ENA
En => inst70.ENA
En => inst71.ENA
En => inst74.ENA
En => inst75.ENA
En => inst78.ENA
En => inst79.ENA
En => inst82.ENA
En => inst83.ENA
En => inst86.ENA
En => inst87.ENA
En => inst90.ENA
En => inst91.ENA
En => inst94.ENA
En => inst95.ENA
L1 => 2_1_mux:inst25.D1
L2 => 2_1_mux:inst26.D1
L3 => 2_1_mux:inst27.D1
L4 => 2_1_mux:inst28.D1
L5 => 2_1_mux:inst29.D1
L6 => 2_1_mux:inst30.D1
L7 => 2_1_mux:inst31.D1
L8 => 2_1_mux:inst32.D1
L9 => 2_1_mux:inst33.D1
L10 => 2_1_mux:inst34.D1
L11 => 2_1_mux:inst35.D1
L12 => 2_1_mux:inst36.D1
L13 => 2_1_mux:inst37.D1
L14 => 2_1_mux:inst38.D1
L15 => 2_1_mux:inst39.D1
L16 => 2_1_mux:inst40.D1
L17 => 2_1_mux:inst41.D1
L18 => 2_1_mux:inst42.D1
L19 => 2_1_mux:inst43.D1
L20 => 2_1_mux:inst44.D1
L21 => 2_1_mux:inst45.D1
L22 => 2_1_mux:inst46.D1
L23 => 2_1_mux:inst50.D1
L24 => 2_1_mux:inst52.D1
L25 => 2_1_mux:inst53.D1
L26 => 2_1_mux:inst56.D1
L27 => 2_1_mux:inst57.D1
L28 => 2_1_mux:inst60.D1
L29 => 2_1_mux:inst61.D1
L30 => 2_1_mux:inst64.D1
L31 => 2_1_mux:inst65.D1
L32 => 2_1_mux:inst68.D1
L33 => 2_1_mux:inst69.D1
L34 => 2_1_mux:inst72.D1
L35 => 2_1_mux:inst73.D1
L36 => 2_1_mux:inst76.D1
L37 => 2_1_mux:inst77.D1
L38 => 2_1_mux:inst80.D1
L39 => 2_1_mux:inst81.D1
L40 => 2_1_mux:inst84.D1
L41 => 2_1_mux:inst85.D1
L42 => 2_1_mux:inst88.D1
L43 => 2_1_mux:inst89.D1
L44 => 2_1_mux:inst92.D1
L45 => 2_1_mux:inst93.D1
L46 => 2_1_mux:inst96.D1
L47 => 2_1_mux:inst97.D1


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst97
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst96
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst93
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst92
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst89
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst88
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst85
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst84
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst81
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst80
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst77
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst76
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst73
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst72
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst69
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst68
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst65
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst64
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst61
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst60
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst57
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst56
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst53
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst52
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst50
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst46
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst45
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst44
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst43
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst42
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst41
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst40
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst39
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst38
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst37
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst36
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst35
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst34
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst33
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst32
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst31
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst30
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst29
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst28
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst27
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst26
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst25
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|46_bit_par_in_ser_out_reg:inst99|2_1_mux:inst1
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|23_counter:inst15
R <= inst14.DB_MAX_OUTPUT_PORT_TYPE
Clk => inst8.CLK
Clk => inst.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst6.CLK
Clk => inst10.CLK
Clk => inst12.CLK
En => inst17.IN1
En => inst16.IN1
En => inst15.IN1
En => inst1.IN1


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2
S0 <= 1_bit_ha:inst5.S
A0 => 1_bit_ha:inst5.A
In => 1_bit_ha:inst5.B
S1 <= 1_bit_ha:inst12.S
A1 => 1_bit_ha:inst12.A
S2 <= 1_bit_ha:inst6.S
A2 => 1_bit_ha:inst6.A
S3 <= 1_bit_ha:inst7.S
A3 => 1_bit_ha:inst7.A
S4 <= 1_bit_ha:inst8.S
A4 => 1_bit_ha:inst8.A
S5 <= 1_bit_ha:inst9.S
A5 => 1_bit_ha:inst9.A
S6 <= 1_bit_ha:inst10.S
A6 => 1_bit_ha:inst10.A
S7 <= 1_bit_ha:inst11.S
A7 => 1_bit_ha:inst11.A
Overflow <= inst.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2|1_bit_ha:inst5
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2|1_bit_ha:inst12
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2|1_bit_ha:inst6
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2|1_bit_ha:inst7
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2|1_bit_ha:inst8
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2|1_bit_ha:inst9
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2|1_bit_ha:inst10
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_add_sub_ha:inst2|1_bit_ha:inst11
S <= inst.DB_MAX_OUTPUT_PORT_TYPE
A => inst.IN0
A => inst2.IN0
B => inst.IN1
B => inst2.IN1
Cout <= inst2.DB_MAX_OUTPUT_PORT_TYPE


|Addition|Normalizer:inst26|8_bit_parallel_reg:inst3
B0 <= inst.DB_MAX_OUTPUT_PORT_TYPE
I0 => inst.DATAIN
Clk => inst.CLK
Clk => inst1.CLK
Clk => inst2.CLK
Clk => inst3.CLK
Clk => inst4.CLK
Clk => inst5.CLK
Clk => inst6.CLK
Clk => inst7.CLK
En => inst.ENA
En => inst1.ENA
En => inst2.ENA
En => inst3.ENA
En => inst4.ENA
En => inst5.ENA
En => inst6.ENA
En => inst7.ENA
B1 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
I1 => inst1.DATAIN
B2 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
I2 => inst2.DATAIN
B3 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
I3 => inst3.DATAIN
B4 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
I4 => inst4.DATAIN
B5 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
I5 => inst5.DATAIN
B6 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
I6 => inst6.DATAIN
B7 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
I7 => inst7.DATAIN


|Addition|Normalizer:inst26|2_1_mux:inst14
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|2_1_mux:inst13
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|2_1_mux:inst12
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|2_1_mux:inst7
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|2_1_mux:inst8
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|2_1_mux:inst10
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|2_1_mux:inst9
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|Normalizer:inst26|2_1_mux:inst11
Out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
D1 => inst1.IN0
Sel => inst1.IN1
Sel => inst2.IN0
D0 => inst.IN0


|Addition|bit8mux:inst21
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
sel => LPM_MUX:LPM_MUX_component.SEL[0]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]


|Addition|bit8mux:inst21|LPM_MUX:LPM_MUX_component
data[0][0] => mux_g6e:auto_generated.data[0]
data[0][1] => mux_g6e:auto_generated.data[1]
data[0][2] => mux_g6e:auto_generated.data[2]
data[0][3] => mux_g6e:auto_generated.data[3]
data[0][4] => mux_g6e:auto_generated.data[4]
data[0][5] => mux_g6e:auto_generated.data[5]
data[0][6] => mux_g6e:auto_generated.data[6]
data[0][7] => mux_g6e:auto_generated.data[7]
data[1][0] => mux_g6e:auto_generated.data[8]
data[1][1] => mux_g6e:auto_generated.data[9]
data[1][2] => mux_g6e:auto_generated.data[10]
data[1][3] => mux_g6e:auto_generated.data[11]
data[1][4] => mux_g6e:auto_generated.data[12]
data[1][5] => mux_g6e:auto_generated.data[13]
data[1][6] => mux_g6e:auto_generated.data[14]
data[1][7] => mux_g6e:auto_generated.data[15]
sel[0] => mux_g6e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_g6e:auto_generated.result[0]
result[1] <= mux_g6e:auto_generated.result[1]
result[2] <= mux_g6e:auto_generated.result[2]
result[3] <= mux_g6e:auto_generated.result[3]
result[4] <= mux_g6e:auto_generated.result[4]
result[5] <= mux_g6e:auto_generated.result[5]
result[6] <= mux_g6e:auto_generated.result[6]
result[7] <= mux_g6e:auto_generated.result[7]


|Addition|bit8mux:inst21|LPM_MUX:LPM_MUX_component|mux_g6e:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


