#! /home1/c/cis571/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis571/tools/lib64/ivl/system.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/va_math.vpi";
S_0x12480e0 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x1280d60_0 .var "clk", 0 0;
v0x1280e20_0 .var/i "errors", 31 0;
v0x1280f00_0 .var "expected_rs_A", 15 0;
v0x1280ff0_0 .var "expected_rs_B", 15 0;
v0x12810d0_0 .var "expected_rt_A", 15 0;
v0x1281200_0 .var "expected_rt_B", 15 0;
v0x12812e0_0 .var "gwe", 0 0;
v0x1281380_0 .var/i "input_file", 31 0;
v0x1281460_0 .var/i "output_file", 31 0;
v0x1281540_0 .var "rd_A", 2 0;
v0x1281600_0 .var "rd_B", 2 0;
v0x12816d0_0 .var "rs_A", 2 0;
v0x12817a0_0 .var "rs_B", 2 0;
v0x1281870_0 .net "rs_data_A", 15 0, L_0x1289c90;  1 drivers
v0x1281940_0 .net "rs_data_B", 15 0, L_0x128a4d0;  1 drivers
v0x1281a10_0 .var "rst", 0 0;
v0x1281ab0_0 .var "rt_A", 2 0;
v0x1281c90_0 .var "rt_B", 2 0;
v0x1281d60_0 .net "rt_data_A", 15 0, L_0x128ad90;  1 drivers
v0x1281e30_0 .net "rt_data_B", 15 0, L_0x128b6c0;  1 drivers
v0x1281f00_0 .var/i "tests", 31 0;
v0x1281fc0_0 .var "wdata_A", 15 0;
v0x12820b0_0 .var "wdata_B", 15 0;
v0x1282180_0 .var "wen_A", 0 0;
v0x1282250_0 .var "wen_B", 0 0;
S_0x1245cb0 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x12480e0;
 .timescale -9 -12;
v0x1234b30_0 .var "actual", 31 0;
v0x1230230_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x1230230_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x1234b30_0 {0 0 0};
    %end;
S_0x1270590 .scope module, "regfile_ss" "lc4_regfile_ss" 2 54, 4 18 0, S_0x12480e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs_A";
    .port_info 4 /OUTPUT 16 "o_rs_data_A";
    .port_info 5 /INPUT 3 "i_rt_A";
    .port_info 6 /OUTPUT 16 "o_rt_data_A";
    .port_info 7 /INPUT 3 "i_rs_B";
    .port_info 8 /OUTPUT 16 "o_rs_data_B";
    .port_info 9 /INPUT 3 "i_rt_B";
    .port_info 10 /OUTPUT 16 "o_rt_data_B";
    .port_info 11 /INPUT 3 "i_rd_A";
    .port_info 12 /INPUT 16 "i_wdata_A";
    .port_info 13 /INPUT 1 "i_rd_we_A";
    .port_info 14 /INPUT 3 "i_rd_B";
    .port_info 15 /INPUT 16 "i_wdata_B";
    .port_info 16 /INPUT 1 "i_rd_we_B";
P_0x1270790 .param/l "n" 0 4 18, +C4<00000000000000000000000000010000>;
L_0x1289770 .functor AND 1, L_0x1289680, v0x1282250_0, C4<1>, C4<1>;
L_0x12898d0 .functor AND 1, L_0x1289830, v0x1282180_0, C4<1>, C4<1>;
L_0x1289f50 .functor AND 1, L_0x1289e60, v0x1282250_0, C4<1>, C4<1>;
L_0x128a100 .functor AND 1, L_0x128a010, v0x1282180_0, C4<1>, C4<1>;
L_0x128a7c0 .functor AND 1, L_0x128a6d0, v0x1282250_0, C4<1>, C4<1>;
L_0x128a570 .functor AND 1, L_0x128a880, v0x1282180_0, C4<1>, C4<1>;
L_0x128b0b0 .functor AND 1, L_0x128afc0, v0x1282250_0, C4<1>, C4<1>;
L_0x128b2c0 .functor AND 1, L_0x128b170, v0x1282180_0, C4<1>, C4<1>;
v0x127dd80_0 .net *"_ivl_0", 0 0, L_0x1289680;  1 drivers
v0x127de60_0 .net *"_ivl_10", 4 0, L_0x1289a30;  1 drivers
L_0x7f7369607d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127df40_0 .net *"_ivl_13", 1 0, L_0x7f7369607d98;  1 drivers
v0x127e000_0 .net *"_ivl_14", 15 0, L_0x1289b50;  1 drivers
v0x127e0e0_0 .net *"_ivl_18", 0 0, L_0x1289e60;  1 drivers
v0x127e1a0_0 .net *"_ivl_2", 0 0, L_0x1289770;  1 drivers
v0x127e280_0 .net *"_ivl_20", 0 0, L_0x1289f50;  1 drivers
v0x127e360_0 .net *"_ivl_22", 0 0, L_0x128a010;  1 drivers
v0x127e420_0 .net *"_ivl_24", 0 0, L_0x128a100;  1 drivers
v0x127e590_0 .net *"_ivl_26", 15 0, L_0x128a1f0;  1 drivers
v0x127e670_0 .net *"_ivl_28", 4 0, L_0x128a290;  1 drivers
L_0x7f7369607de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127e750_0 .net *"_ivl_31", 1 0, L_0x7f7369607de0;  1 drivers
v0x127e830_0 .net *"_ivl_32", 15 0, L_0x128a3e0;  1 drivers
v0x127e910_0 .net *"_ivl_36", 0 0, L_0x128a6d0;  1 drivers
v0x127e9d0_0 .net *"_ivl_38", 0 0, L_0x128a7c0;  1 drivers
v0x127eab0_0 .net *"_ivl_4", 0 0, L_0x1289830;  1 drivers
v0x127eb70_0 .net *"_ivl_40", 0 0, L_0x128a880;  1 drivers
v0x127ec30_0 .net *"_ivl_42", 0 0, L_0x128a570;  1 drivers
v0x127ed10_0 .net *"_ivl_44", 15 0, L_0x128aa30;  1 drivers
v0x127edf0_0 .net *"_ivl_46", 4 0, L_0x128aad0;  1 drivers
L_0x7f7369607e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127eed0_0 .net *"_ivl_49", 1 0, L_0x7f7369607e28;  1 drivers
v0x127efb0_0 .net *"_ivl_50", 15 0, L_0x128ac50;  1 drivers
v0x127f090_0 .net *"_ivl_54", 0 0, L_0x128afc0;  1 drivers
v0x127f150_0 .net *"_ivl_56", 0 0, L_0x128b0b0;  1 drivers
v0x127f230_0 .net *"_ivl_58", 0 0, L_0x128b170;  1 drivers
v0x127f2f0_0 .net *"_ivl_6", 0 0, L_0x12898d0;  1 drivers
v0x127f3d0_0 .net *"_ivl_60", 0 0, L_0x128b2c0;  1 drivers
v0x127f4b0_0 .net *"_ivl_62", 15 0, L_0x128ae30;  1 drivers
v0x127f590_0 .net *"_ivl_64", 4 0, L_0x128b3d0;  1 drivers
L_0x7f7369607e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127f670_0 .net *"_ivl_67", 1 0, L_0x7f7369607e70;  1 drivers
v0x127f750_0 .net *"_ivl_68", 15 0, L_0x128b580;  1 drivers
v0x127f830_0 .net *"_ivl_8", 15 0, L_0x1289990;  1 drivers
v0x127f910_0 .net "clk", 0 0, v0x1280d60_0;  1 drivers
v0x127fbc0_0 .net "gwe", 0 0, v0x12812e0_0;  1 drivers
v0x127fc60_0 .net "i_rd_A", 2 0, v0x1281540_0;  1 drivers
v0x127fd40_0 .net "i_rd_B", 2 0, v0x1281600_0;  1 drivers
v0x127fe20_0 .net "i_rd_we_A", 0 0, v0x1282180_0;  1 drivers
v0x127fee0_0 .net "i_rd_we_B", 0 0, v0x1282250_0;  1 drivers
v0x127ffa0_0 .net "i_rs_A", 2 0, v0x12816d0_0;  1 drivers
v0x1280080_0 .net "i_rs_B", 2 0, v0x12817a0_0;  1 drivers
v0x1280160_0 .net "i_rt_A", 2 0, v0x1281ab0_0;  1 drivers
v0x1280240_0 .net "i_rt_B", 2 0, v0x1281c90_0;  1 drivers
v0x1280320_0 .net "i_wdata_A", 15 0, v0x1281fc0_0;  1 drivers
v0x1280400_0 .net "i_wdata_B", 15 0, v0x12820b0_0;  1 drivers
v0x12804e0_0 .net "o_rs_data_A", 15 0, L_0x1289c90;  alias, 1 drivers
v0x12805c0_0 .net "o_rs_data_B", 15 0, L_0x128a4d0;  alias, 1 drivers
v0x12806a0_0 .net "o_rt_data_A", 15 0, L_0x128ad90;  alias, 1 drivers
v0x1280780_0 .net "o_rt_data_B", 15 0, L_0x128b6c0;  alias, 1 drivers
v0x1280860 .array "output_data", 0 8;
v0x1280860_0 .net v0x1280860 0, 15 0, L_0x1230110; 1 drivers
v0x1280860_1 .net v0x1280860 1, 15 0, L_0x1250190; 1 drivers
v0x1280860_2 .net v0x1280860 2, 15 0, L_0x1283be0; 1 drivers
v0x1280860_3 .net v0x1280860 3, 15 0, L_0x1284920; 1 drivers
v0x1280860_4 .net v0x1280860 4, 15 0, L_0x1285810; 1 drivers
v0x1280860_5 .net v0x1280860 5, 15 0, L_0x1286620; 1 drivers
v0x1280860_6 .net v0x1280860 6, 15 0, L_0x1287530; 1 drivers
v0x1280860_7 .net v0x1280860 7, 15 0, L_0x1288450; 1 drivers
o0x7f7369667f28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1280860_8 .net v0x1280860 8, 15 0, o0x7f7369667f28; 0 drivers
v0x1280a70_0 .net "rst", 0 0, v0x1281a10_0;  1 drivers
L_0x1289680 .cmp/eq 3, v0x1281600_0, v0x12816d0_0;
L_0x1289830 .cmp/eq 3, v0x1281540_0, v0x12816d0_0;
L_0x1289990 .array/port v0x1280860, L_0x1289a30;
L_0x1289a30 .concat [ 3 2 0 0], v0x12816d0_0, L_0x7f7369607d98;
L_0x1289b50 .functor MUXZ 16, L_0x1289990, v0x1281fc0_0, L_0x12898d0, C4<>;
L_0x1289c90 .functor MUXZ 16, L_0x1289b50, v0x12820b0_0, L_0x1289770, C4<>;
L_0x1289e60 .cmp/eq 3, v0x1281600_0, v0x12817a0_0;
L_0x128a010 .cmp/eq 3, v0x1281540_0, v0x12817a0_0;
L_0x128a1f0 .array/port v0x1280860, L_0x128a290;
L_0x128a290 .concat [ 3 2 0 0], v0x12817a0_0, L_0x7f7369607de0;
L_0x128a3e0 .functor MUXZ 16, L_0x128a1f0, v0x1281fc0_0, L_0x128a100, C4<>;
L_0x128a4d0 .functor MUXZ 16, L_0x128a3e0, v0x12820b0_0, L_0x1289f50, C4<>;
L_0x128a6d0 .cmp/eq 3, v0x1281600_0, v0x1281ab0_0;
L_0x128a880 .cmp/eq 3, v0x1281540_0, v0x1281ab0_0;
L_0x128aa30 .array/port v0x1280860, L_0x128aad0;
L_0x128aad0 .concat [ 3 2 0 0], v0x1281ab0_0, L_0x7f7369607e28;
L_0x128ac50 .functor MUXZ 16, L_0x128aa30, v0x1281fc0_0, L_0x128a570, C4<>;
L_0x128ad90 .functor MUXZ 16, L_0x128ac50, v0x12820b0_0, L_0x128a7c0, C4<>;
L_0x128afc0 .cmp/eq 3, v0x1281600_0, v0x1281c90_0;
L_0x128b170 .cmp/eq 3, v0x1281540_0, v0x1281c90_0;
L_0x128ae30 .array/port v0x1280860, L_0x128b3d0;
L_0x128b3d0 .concat [ 3 2 0 0], v0x1281c90_0, L_0x7f7369607e70;
L_0x128b580 .functor MUXZ 16, L_0x128ae30, v0x1281fc0_0, L_0x128b2c0, C4<>;
L_0x128b6c0 .functor MUXZ 16, L_0x128b580, v0x12820b0_0, L_0x128b0b0, C4<>;
S_0x12709d0 .scope generate, "genblk1[0]" "genblk1[0]" 4 46, 4 46 0, S_0x1270590;
 .timescale -9 -12;
P_0x1270bd0 .param/l "i" 0 4 46, +C4<00>;
L_0x122b810 .functor AND 1, L_0x1282640, v0x1282250_0, C4<1>, C4<1>;
L_0x1226f10 .functor AND 1, L_0x1282b50, v0x1282180_0, C4<1>, C4<1>;
L_0x1222630 .functor AND 1, L_0x1282eb0, v0x1282250_0, C4<1>, C4<1>;
L_0x1250020 .functor OR 1, L_0x1226f10, L_0x1222630, C4<0>, C4<0>;
v0x1271430_0 .net *"_ivl_0", 3 0, L_0x12824d0;  1 drivers
v0x1271530_0 .net *"_ivl_13", 3 0, L_0x12829e0;  1 drivers
L_0x7f73696070a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1271610_0 .net *"_ivl_16", 0 0, L_0x7f73696070a8;  1 drivers
L_0x7f73696070f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x12716d0_0 .net/2u *"_ivl_17", 3 0, L_0x7f73696070f0;  1 drivers
v0x12717b0_0 .net *"_ivl_19", 0 0, L_0x1282b50;  1 drivers
v0x12718c0_0 .net *"_ivl_21", 0 0, L_0x1226f10;  1 drivers
v0x12719a0_0 .net *"_ivl_23", 3 0, L_0x1282d30;  1 drivers
L_0x7f7369607138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1271a80_0 .net *"_ivl_26", 0 0, L_0x7f7369607138;  1 drivers
L_0x7f7369607180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1271b60_0 .net/2u *"_ivl_27", 3 0, L_0x7f7369607180;  1 drivers
v0x1271c40_0 .net *"_ivl_29", 0 0, L_0x1282eb0;  1 drivers
L_0x7f7369607018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1271d00_0 .net *"_ivl_3", 0 0, L_0x7f7369607018;  1 drivers
v0x1271de0_0 .net *"_ivl_31", 0 0, L_0x1222630;  1 drivers
L_0x7f7369607060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1271ec0_0 .net/2u *"_ivl_4", 3 0, L_0x7f7369607060;  1 drivers
v0x1271fa0_0 .net *"_ivl_6", 0 0, L_0x1282640;  1 drivers
v0x1272060_0 .net *"_ivl_8", 0 0, L_0x122b810;  1 drivers
L_0x12824d0 .concat [ 3 1 0 0], v0x1281600_0, L_0x7f7369607018;
L_0x1282640 .cmp/eq 4, L_0x12824d0, L_0x7f7369607060;
L_0x1282850 .functor MUXZ 16, v0x1281fc0_0, v0x12820b0_0, L_0x122b810, C4<>;
L_0x12829e0 .concat [ 3 1 0 0], v0x1281540_0, L_0x7f73696070a8;
L_0x1282b50 .cmp/eq 4, L_0x12829e0, L_0x7f73696070f0;
L_0x1282d30 .concat [ 3 1 0 0], v0x1281600_0, L_0x7f7369607138;
L_0x1282eb0 .cmp/eq 4, L_0x1282d30, L_0x7f7369607180;
S_0x1270cb0 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x12709d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x124ea30 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x124ea70 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1230110/d .functor BUFZ 16, v0x12711d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1230110 .delay 16 (1000,1000,1000) L_0x1230110/d;
v0x1227030_0 .net "clk", 0 0, v0x1280d60_0;  alias, 1 drivers
v0x1222750_0 .net "gwe", 0 0, v0x12812e0_0;  alias, 1 drivers
v0x1250400_0 .net "in", 15 0, L_0x1282850;  1 drivers
v0x12504a0_0 .net "out", 15 0, L_0x1230110;  alias, 1 drivers
v0x12710c0_0 .net "rst", 0 0, v0x1281a10_0;  alias, 1 drivers
v0x12711d0_0 .var "state", 15 0;
v0x12712b0_0 .net "we", 0 0, L_0x1250020;  1 drivers
E_0x120c150 .event posedge, v0x1227030_0;
S_0x1272140 .scope generate, "genblk1[1]" "genblk1[1]" 4 46, 4 46 0, S_0x1270590;
 .timescale -9 -12;
P_0x1272310 .param/l "i" 0 4 46, +C4<01>;
L_0x1250200 .functor AND 1, L_0x12832a0, v0x1282250_0, C4<1>, C4<1>;
L_0x12836b0 .functor AND 1, L_0x12835c0, v0x1282180_0, C4<1>, C4<1>;
L_0x12839e0 .functor AND 1, L_0x12838a0, v0x1282250_0, C4<1>, C4<1>;
L_0x1283aa0 .functor OR 1, L_0x12836b0, L_0x12839e0, C4<0>, C4<0>;
v0x1272e90_0 .net *"_ivl_0", 3 0, L_0x1283200;  1 drivers
v0x1272f90_0 .net *"_ivl_13", 3 0, L_0x12834d0;  1 drivers
L_0x7f7369607258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1273070_0 .net *"_ivl_16", 0 0, L_0x7f7369607258;  1 drivers
L_0x7f73696072a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1273160_0 .net/2u *"_ivl_17", 3 0, L_0x7f73696072a0;  1 drivers
v0x1273240_0 .net *"_ivl_19", 0 0, L_0x12835c0;  1 drivers
v0x1273350_0 .net *"_ivl_21", 0 0, L_0x12836b0;  1 drivers
v0x1273430_0 .net *"_ivl_23", 3 0, L_0x1283770;  1 drivers
L_0x7f73696072e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1273510_0 .net *"_ivl_26", 0 0, L_0x7f73696072e8;  1 drivers
L_0x7f7369607330 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12735f0_0 .net/2u *"_ivl_27", 3 0, L_0x7f7369607330;  1 drivers
v0x12736d0_0 .net *"_ivl_29", 0 0, L_0x12838a0;  1 drivers
L_0x7f73696071c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1273790_0 .net *"_ivl_3", 0 0, L_0x7f73696071c8;  1 drivers
v0x1273870_0 .net *"_ivl_31", 0 0, L_0x12839e0;  1 drivers
L_0x7f7369607210 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1273950_0 .net/2u *"_ivl_4", 3 0, L_0x7f7369607210;  1 drivers
v0x1273a30_0 .net *"_ivl_6", 0 0, L_0x12832a0;  1 drivers
v0x1273af0_0 .net *"_ivl_8", 0 0, L_0x1250200;  1 drivers
L_0x1283200 .concat [ 3 1 0 0], v0x1281600_0, L_0x7f73696071c8;
L_0x12832a0 .cmp/eq 4, L_0x1283200, L_0x7f7369607210;
L_0x1283430 .functor MUXZ 16, v0x1281fc0_0, v0x12820b0_0, L_0x1250200, C4<>;
L_0x12834d0 .concat [ 3 1 0 0], v0x1281540_0, L_0x7f7369607258;
L_0x12835c0 .cmp/eq 4, L_0x12834d0, L_0x7f73696072a0;
L_0x1283770 .concat [ 3 1 0 0], v0x1281600_0, L_0x7f73696072e8;
L_0x12838a0 .cmp/eq 4, L_0x1283770, L_0x7f7369607330;
S_0x12723d0 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x1272140;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x12725b0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x12725f0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1250190/d .functor BUFZ 16, v0x1272c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1250190 .delay 16 (1000,1000,1000) L_0x1250190/d;
v0x1272810_0 .net "clk", 0 0, v0x1280d60_0;  alias, 1 drivers
v0x1272900_0 .net "gwe", 0 0, v0x12812e0_0;  alias, 1 drivers
v0x12729d0_0 .net "in", 15 0, L_0x1283430;  1 drivers
v0x1272aa0_0 .net "out", 15 0, L_0x1250190;  alias, 1 drivers
v0x1272b60_0 .net "rst", 0 0, v0x1281a10_0;  alias, 1 drivers
v0x1272c50_0 .var "state", 15 0;
v0x1272d10_0 .net "we", 0 0, L_0x1283aa0;  1 drivers
S_0x1273bd0 .scope generate, "genblk1[2]" "genblk1[2]" 4 46, 4 46 0, S_0x1270590;
 .timescale -9 -12;
P_0x1273d80 .param/l "i" 0 4 46, +C4<010>;
L_0x1283f70 .functor AND 1, L_0x1283e30, v0x1282250_0, C4<1>, C4<1>;
L_0x12843b0 .functor AND 1, L_0x1284310, v0x1282180_0, C4<1>, C4<1>;
L_0x1284720 .functor AND 1, L_0x12845e0, v0x1282250_0, C4<1>, C4<1>;
L_0x12847e0 .functor OR 1, L_0x12843b0, L_0x1284720, C4<0>, C4<0>;
v0x1274a20_0 .net *"_ivl_0", 3 0, L_0x1283d40;  1 drivers
v0x1274b20_0 .net *"_ivl_13", 3 0, L_0x12841b0;  1 drivers
L_0x7f7369607408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1274c00_0 .net *"_ivl_16", 0 0, L_0x7f7369607408;  1 drivers
L_0x7f7369607450 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1274cc0_0 .net/2u *"_ivl_17", 3 0, L_0x7f7369607450;  1 drivers
v0x1274da0_0 .net *"_ivl_19", 0 0, L_0x1284310;  1 drivers
v0x1274eb0_0 .net *"_ivl_21", 0 0, L_0x12843b0;  1 drivers
v0x1274f90_0 .net *"_ivl_23", 3 0, L_0x1284500;  1 drivers
L_0x7f7369607498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1275070_0 .net *"_ivl_26", 0 0, L_0x7f7369607498;  1 drivers
L_0x7f73696074e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1275150_0 .net/2u *"_ivl_27", 3 0, L_0x7f73696074e0;  1 drivers
v0x1275230_0 .net *"_ivl_29", 0 0, L_0x12845e0;  1 drivers
L_0x7f7369607378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12752f0_0 .net *"_ivl_3", 0 0, L_0x7f7369607378;  1 drivers
v0x12753d0_0 .net *"_ivl_31", 0 0, L_0x1284720;  1 drivers
L_0x7f73696073c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x12754b0_0 .net/2u *"_ivl_4", 3 0, L_0x7f73696073c0;  1 drivers
v0x1275590_0 .net *"_ivl_6", 0 0, L_0x1283e30;  1 drivers
v0x1275650_0 .net *"_ivl_8", 0 0, L_0x1283f70;  1 drivers
L_0x1283d40 .concat [ 3 1 0 0], v0x1281600_0, L_0x7f7369607378;
L_0x1283e30 .cmp/eq 4, L_0x1283d40, L_0x7f73696073c0;
L_0x1284030 .functor MUXZ 16, v0x1281fc0_0, v0x12820b0_0, L_0x1283f70, C4<>;
L_0x12841b0 .concat [ 3 1 0 0], v0x1281540_0, L_0x7f7369607408;
L_0x1284310 .cmp/eq 4, L_0x12841b0, L_0x7f7369607450;
L_0x1284500 .concat [ 3 1 0 0], v0x1281600_0, L_0x7f7369607498;
L_0x12845e0 .cmp/eq 4, L_0x1284500, L_0x7f73696074e0;
S_0x1273e40 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x1273bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1274020 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1274060 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1283be0/d .functor BUFZ 16, v0x12747c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1283be0 .delay 16 (1000,1000,1000) L_0x1283be0/d;
v0x12742e0_0 .net "clk", 0 0, v0x1280d60_0;  alias, 1 drivers
v0x12743f0_0 .net "gwe", 0 0, v0x12812e0_0;  alias, 1 drivers
v0x1274500_0 .net "in", 15 0, L_0x1284030;  1 drivers
v0x12745a0_0 .net "out", 15 0, L_0x1283be0;  alias, 1 drivers
v0x1274680_0 .net "rst", 0 0, v0x1281a10_0;  alias, 1 drivers
v0x12747c0_0 .var "state", 15 0;
v0x12748a0_0 .net "we", 0 0, L_0x12847e0;  1 drivers
S_0x1275730 .scope generate, "genblk1[3]" "genblk1[3]" 4 46, 4 46 0, S_0x1270590;
 .timescale -9 -12;
P_0x12758e0 .param/l "i" 0 4 46, +C4<011>;
L_0x1284dc0 .functor AND 1, L_0x1284c80, v0x1282250_0, C4<1>, C4<1>;
L_0x12852e0 .functor AND 1, L_0x12851a0, v0x1282180_0, C4<1>, C4<1>;
L_0x1285610 .functor AND 1, L_0x12854d0, v0x1282250_0, C4<1>, C4<1>;
L_0x12856d0 .functor OR 1, L_0x12852e0, L_0x1285610, C4<0>, C4<0>;
v0x1276450_0 .net *"_ivl_0", 3 0, L_0x1284b90;  1 drivers
v0x1276550_0 .net *"_ivl_13", 3 0, L_0x1285080;  1 drivers
L_0x7f73696075b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1276630_0 .net *"_ivl_16", 0 0, L_0x7f73696075b8;  1 drivers
L_0x7f7369607600 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x12766f0_0 .net/2u *"_ivl_17", 3 0, L_0x7f7369607600;  1 drivers
v0x12767d0_0 .net *"_ivl_19", 0 0, L_0x12851a0;  1 drivers
v0x12768e0_0 .net *"_ivl_21", 0 0, L_0x12852e0;  1 drivers
v0x12769c0_0 .net *"_ivl_23", 3 0, L_0x12853a0;  1 drivers
L_0x7f7369607648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1276aa0_0 .net *"_ivl_26", 0 0, L_0x7f7369607648;  1 drivers
L_0x7f7369607690 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1276b80_0 .net/2u *"_ivl_27", 3 0, L_0x7f7369607690;  1 drivers
v0x1276c60_0 .net *"_ivl_29", 0 0, L_0x12854d0;  1 drivers
L_0x7f7369607528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1276d20_0 .net *"_ivl_3", 0 0, L_0x7f7369607528;  1 drivers
v0x1276e00_0 .net *"_ivl_31", 0 0, L_0x1285610;  1 drivers
L_0x7f7369607570 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1276ee0_0 .net/2u *"_ivl_4", 3 0, L_0x7f7369607570;  1 drivers
v0x1276fc0_0 .net *"_ivl_6", 0 0, L_0x1284c80;  1 drivers
v0x1277080_0 .net *"_ivl_8", 0 0, L_0x1284dc0;  1 drivers
L_0x1284b90 .concat [ 3 1 0 0], v0x1281600_0, L_0x7f7369607528;
L_0x1284c80 .cmp/eq 4, L_0x1284b90, L_0x7f7369607570;
L_0x1284f90 .functor MUXZ 16, v0x1281fc0_0, v0x12820b0_0, L_0x1284dc0, C4<>;
L_0x1285080 .concat [ 3 1 0 0], v0x1281540_0, L_0x7f73696075b8;
L_0x12851a0 .cmp/eq 4, L_0x1285080, L_0x7f7369607600;
L_0x12853a0 .concat [ 3 1 0 0], v0x1281600_0, L_0x7f7369607648;
L_0x12854d0 .cmp/eq 4, L_0x12853a0, L_0x7f7369607690;
S_0x12759c0 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x1275730;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1275ba0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1275be0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1284920/d .functor BUFZ 16, v0x12761f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1284920 .delay 16 (1000,1000,1000) L_0x1284920/d;
v0x1275e00_0 .net "clk", 0 0, v0x1280d60_0;  alias, 1 drivers
v0x1275ec0_0 .net "gwe", 0 0, v0x12812e0_0;  alias, 1 drivers
v0x1275f80_0 .net "in", 15 0, L_0x1284f90;  1 drivers
v0x1276020_0 .net "out", 15 0, L_0x1284920;  alias, 1 drivers
v0x1276100_0 .net "rst", 0 0, v0x1281a10_0;  alias, 1 drivers
v0x12761f0_0 .var "state", 15 0;
v0x12762d0_0 .net "we", 0 0, L_0x12856d0;  1 drivers
S_0x1277160 .scope generate, "genblk1[4]" "genblk1[4]" 4 46, 4 46 0, S_0x1270590;
 .timescale -9 -12;
P_0x1277360 .param/l "i" 0 4 46, +C4<0100>;
L_0x1285cb0 .functor AND 1, L_0x1285b70, v0x1282250_0, C4<1>, C4<1>;
L_0x12860f0 .functor AND 1, L_0x1285f80, v0x1282180_0, C4<1>, C4<1>;
L_0x1286420 .functor AND 1, L_0x12862e0, v0x1282250_0, C4<1>, C4<1>;
L_0x12864e0 .functor OR 1, L_0x12860f0, L_0x1286420, C4<0>, C4<0>;
v0x1278010_0 .net *"_ivl_0", 4 0, L_0x1285a80;  1 drivers
v0x1278110_0 .net *"_ivl_13", 4 0, L_0x1285e60;  1 drivers
L_0x7f7369607768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12781f0_0 .net *"_ivl_16", 1 0, L_0x7f7369607768;  1 drivers
L_0x7f73696077b0 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x12782b0_0 .net/2u *"_ivl_17", 4 0, L_0x7f73696077b0;  1 drivers
v0x1278390_0 .net *"_ivl_19", 0 0, L_0x1285f80;  1 drivers
v0x1278450_0 .net *"_ivl_21", 0 0, L_0x12860f0;  1 drivers
v0x1278530_0 .net *"_ivl_23", 4 0, L_0x12861b0;  1 drivers
L_0x7f73696077f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1278610_0 .net *"_ivl_26", 1 0, L_0x7f73696077f8;  1 drivers
L_0x7f7369607840 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x12786f0_0 .net/2u *"_ivl_27", 4 0, L_0x7f7369607840;  1 drivers
v0x1278860_0 .net *"_ivl_29", 0 0, L_0x12862e0;  1 drivers
L_0x7f73696076d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1278920_0 .net *"_ivl_3", 1 0, L_0x7f73696076d8;  1 drivers
v0x1278a00_0 .net *"_ivl_31", 0 0, L_0x1286420;  1 drivers
L_0x7f7369607720 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x1278ae0_0 .net/2u *"_ivl_4", 4 0, L_0x7f7369607720;  1 drivers
v0x1278bc0_0 .net *"_ivl_6", 0 0, L_0x1285b70;  1 drivers
v0x1278c80_0 .net *"_ivl_8", 0 0, L_0x1285cb0;  1 drivers
L_0x1285a80 .concat [ 3 2 0 0], v0x1281600_0, L_0x7f73696076d8;
L_0x1285b70 .cmp/eq 5, L_0x1285a80, L_0x7f7369607720;
L_0x1285d70 .functor MUXZ 16, v0x1281fc0_0, v0x12820b0_0, L_0x1285cb0, C4<>;
L_0x1285e60 .concat [ 3 2 0 0], v0x1281540_0, L_0x7f7369607768;
L_0x1285f80 .cmp/eq 5, L_0x1285e60, L_0x7f73696077b0;
L_0x12861b0 .concat [ 3 2 0 0], v0x1281600_0, L_0x7f73696077f8;
L_0x12862e0 .cmp/eq 5, L_0x12861b0, L_0x7f7369607840;
S_0x1277440 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x1277160;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1277620 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1277660 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1285810/d .functor BUFZ 16, v0x1277d70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1285810 .delay 16 (1000,1000,1000) L_0x1285810/d;
v0x1277880_0 .net "clk", 0 0, v0x1280d60_0;  alias, 1 drivers
v0x1277940_0 .net "gwe", 0 0, v0x12812e0_0;  alias, 1 drivers
v0x1277a90_0 .net "in", 15 0, L_0x1285d70;  1 drivers
v0x1277b60_0 .net "out", 15 0, L_0x1285810;  alias, 1 drivers
v0x1277c40_0 .net "rst", 0 0, v0x1281a10_0;  alias, 1 drivers
v0x1277d70_0 .var "state", 15 0;
v0x1277e50_0 .net "we", 0 0, L_0x12864e0;  1 drivers
S_0x1278d60 .scope generate, "genblk1[5]" "genblk1[5]" 4 46, 4 46 0, S_0x1270590;
 .timescale -9 -12;
P_0x12743a0 .param/l "i" 0 4 46, +C4<0101>;
L_0x12869b0 .functor AND 1, L_0x1286870, v0x1282250_0, C4<1>, C4<1>;
L_0x1287000 .functor AND 1, L_0x1286e90, v0x1282180_0, C4<1>, C4<1>;
L_0x1287330 .functor AND 1, L_0x12871f0, v0x1282250_0, C4<1>, C4<1>;
L_0x12873f0 .functor OR 1, L_0x1287000, L_0x1287330, C4<0>, C4<0>;
v0x1279ad0_0 .net *"_ivl_0", 4 0, L_0x1286780;  1 drivers
v0x1279bd0_0 .net *"_ivl_13", 4 0, L_0x1286b60;  1 drivers
L_0x7f7369607918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1279cb0_0 .net *"_ivl_16", 1 0, L_0x7f7369607918;  1 drivers
L_0x7f7369607960 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1279d70_0 .net/2u *"_ivl_17", 4 0, L_0x7f7369607960;  1 drivers
v0x1279e50_0 .net *"_ivl_19", 0 0, L_0x1286e90;  1 drivers
v0x1279f60_0 .net *"_ivl_21", 0 0, L_0x1287000;  1 drivers
v0x127a040_0 .net *"_ivl_23", 4 0, L_0x12870c0;  1 drivers
L_0x7f73696079a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127a120_0 .net *"_ivl_26", 1 0, L_0x7f73696079a8;  1 drivers
L_0x7f73696079f0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x127a200_0 .net/2u *"_ivl_27", 4 0, L_0x7f73696079f0;  1 drivers
v0x127a2e0_0 .net *"_ivl_29", 0 0, L_0x12871f0;  1 drivers
L_0x7f7369607888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127a3a0_0 .net *"_ivl_3", 1 0, L_0x7f7369607888;  1 drivers
v0x127a480_0 .net *"_ivl_31", 0 0, L_0x1287330;  1 drivers
L_0x7f73696078d0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x127a560_0 .net/2u *"_ivl_4", 4 0, L_0x7f73696078d0;  1 drivers
v0x127a640_0 .net *"_ivl_6", 0 0, L_0x1286870;  1 drivers
v0x127a700_0 .net *"_ivl_8", 0 0, L_0x12869b0;  1 drivers
L_0x1286780 .concat [ 3 2 0 0], v0x1281600_0, L_0x7f7369607888;
L_0x1286870 .cmp/eq 5, L_0x1286780, L_0x7f73696078d0;
L_0x1286a70 .functor MUXZ 16, v0x1281fc0_0, v0x12820b0_0, L_0x12869b0, C4<>;
L_0x1286b60 .concat [ 3 2 0 0], v0x1281540_0, L_0x7f7369607918;
L_0x1286e90 .cmp/eq 5, L_0x1286b60, L_0x7f7369607960;
L_0x12870c0 .concat [ 3 2 0 0], v0x1281600_0, L_0x7f73696079a8;
L_0x12871f0 .cmp/eq 5, L_0x12870c0, L_0x7f73696079f0;
S_0x1278fa0 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x1278d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1279180 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x12791c0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1286620/d .functor BUFZ 16, v0x1279830_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1286620 .delay 16 (1000,1000,1000) L_0x1286620/d;
v0x1279410_0 .net "clk", 0 0, v0x1280d60_0;  alias, 1 drivers
v0x12794d0_0 .net "gwe", 0 0, v0x12812e0_0;  alias, 1 drivers
v0x1279590_0 .net "in", 15 0, L_0x1286a70;  1 drivers
v0x1279660_0 .net "out", 15 0, L_0x1286620;  alias, 1 drivers
v0x1279740_0 .net "rst", 0 0, v0x1281a10_0;  alias, 1 drivers
v0x1279830_0 .var "state", 15 0;
v0x1279910_0 .net "we", 0 0, L_0x12873f0;  1 drivers
S_0x127a7e0 .scope generate, "genblk1[6]" "genblk1[6]" 4 46, 4 46 0, S_0x1270590;
 .timescale -9 -12;
P_0x127a990 .param/l "i" 0 4 46, +C4<0110>;
L_0x12878c0 .functor AND 1, L_0x1287780, v0x1282250_0, C4<1>, C4<1>;
L_0x1287e10 .functor AND 1, L_0x1287ca0, v0x1282180_0, C4<1>, C4<1>;
L_0x1288250 .functor AND 1, L_0x1288110, v0x1282250_0, C4<1>, C4<1>;
L_0x1288310 .functor OR 1, L_0x1287e10, L_0x1288250, C4<0>, C4<0>;
v0x127b5a0_0 .net *"_ivl_0", 4 0, L_0x1287690;  1 drivers
v0x127b6a0_0 .net *"_ivl_13", 4 0, L_0x1287a70;  1 drivers
L_0x7f7369607ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127b780_0 .net *"_ivl_16", 1 0, L_0x7f7369607ac8;  1 drivers
L_0x7f7369607b10 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x127b840_0 .net/2u *"_ivl_17", 4 0, L_0x7f7369607b10;  1 drivers
v0x127b920_0 .net *"_ivl_19", 0 0, L_0x1287ca0;  1 drivers
v0x127ba30_0 .net *"_ivl_21", 0 0, L_0x1287e10;  1 drivers
v0x127bb10_0 .net *"_ivl_23", 4 0, L_0x1287fe0;  1 drivers
L_0x7f7369607b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127bbf0_0 .net *"_ivl_26", 1 0, L_0x7f7369607b58;  1 drivers
L_0x7f7369607ba0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x127bcd0_0 .net/2u *"_ivl_27", 4 0, L_0x7f7369607ba0;  1 drivers
v0x127bdb0_0 .net *"_ivl_29", 0 0, L_0x1288110;  1 drivers
L_0x7f7369607a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127be70_0 .net *"_ivl_3", 1 0, L_0x7f7369607a38;  1 drivers
v0x127bf50_0 .net *"_ivl_31", 0 0, L_0x1288250;  1 drivers
L_0x7f7369607a80 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x127c030_0 .net/2u *"_ivl_4", 4 0, L_0x7f7369607a80;  1 drivers
v0x127c110_0 .net *"_ivl_6", 0 0, L_0x1287780;  1 drivers
v0x127c1d0_0 .net *"_ivl_8", 0 0, L_0x12878c0;  1 drivers
L_0x1287690 .concat [ 3 2 0 0], v0x1281600_0, L_0x7f7369607a38;
L_0x1287780 .cmp/eq 5, L_0x1287690, L_0x7f7369607a80;
L_0x1287980 .functor MUXZ 16, v0x1281fc0_0, v0x12820b0_0, L_0x12878c0, C4<>;
L_0x1287a70 .concat [ 3 2 0 0], v0x1281540_0, L_0x7f7369607ac8;
L_0x1287ca0 .cmp/eq 5, L_0x1287a70, L_0x7f7369607b10;
L_0x1287fe0 .concat [ 3 2 0 0], v0x1281600_0, L_0x7f7369607b58;
L_0x1288110 .cmp/eq 5, L_0x1287fe0, L_0x7f7369607ba0;
S_0x127aa70 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x127a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x127ac50 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x127ac90 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1287530/d .functor BUFZ 16, v0x127b300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1287530 .delay 16 (1000,1000,1000) L_0x1287530/d;
v0x127aee0_0 .net "clk", 0 0, v0x1280d60_0;  alias, 1 drivers
v0x127afa0_0 .net "gwe", 0 0, v0x12812e0_0;  alias, 1 drivers
v0x127b060_0 .net "in", 15 0, L_0x1287980;  1 drivers
v0x127b130_0 .net "out", 15 0, L_0x1287530;  alias, 1 drivers
v0x127b210_0 .net "rst", 0 0, v0x1281a10_0;  alias, 1 drivers
v0x127b300_0 .var "state", 15 0;
v0x127b3e0_0 .net "we", 0 0, L_0x1288310;  1 drivers
S_0x127c2b0 .scope generate, "genblk1[7]" "genblk1[7]" 4 46, 4 46 0, S_0x1270590;
 .timescale -9 -12;
P_0x127c460 .param/l "i" 0 4 46, +C4<0111>;
L_0x1288b00 .functor AND 1, L_0x12889c0, v0x1282250_0, C4<1>, C4<1>;
L_0x1289150 .functor AND 1, L_0x1288fe0, v0x1282180_0, C4<1>, C4<1>;
L_0x1289480 .functor AND 1, L_0x1289340, v0x1282250_0, C4<1>, C4<1>;
L_0x1289540 .functor OR 1, L_0x1289150, L_0x1289480, C4<0>, C4<0>;
v0x127d070_0 .net *"_ivl_0", 4 0, L_0x12886c0;  1 drivers
v0x127d170_0 .net *"_ivl_13", 4 0, L_0x1288ec0;  1 drivers
L_0x7f7369607c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127d250_0 .net *"_ivl_16", 1 0, L_0x7f7369607c78;  1 drivers
L_0x7f7369607cc0 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x127d310_0 .net/2u *"_ivl_17", 4 0, L_0x7f7369607cc0;  1 drivers
v0x127d3f0_0 .net *"_ivl_19", 0 0, L_0x1288fe0;  1 drivers
v0x127d500_0 .net *"_ivl_21", 0 0, L_0x1289150;  1 drivers
v0x127d5e0_0 .net *"_ivl_23", 4 0, L_0x1289210;  1 drivers
L_0x7f7369607d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127d6c0_0 .net *"_ivl_26", 1 0, L_0x7f7369607d08;  1 drivers
L_0x7f7369607d50 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x127d7a0_0 .net/2u *"_ivl_27", 4 0, L_0x7f7369607d50;  1 drivers
v0x127d880_0 .net *"_ivl_29", 0 0, L_0x1289340;  1 drivers
L_0x7f7369607be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127d940_0 .net *"_ivl_3", 1 0, L_0x7f7369607be8;  1 drivers
v0x127da20_0 .net *"_ivl_31", 0 0, L_0x1289480;  1 drivers
L_0x7f7369607c30 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x127db00_0 .net/2u *"_ivl_4", 4 0, L_0x7f7369607c30;  1 drivers
v0x127dbe0_0 .net *"_ivl_6", 0 0, L_0x12889c0;  1 drivers
v0x127dca0_0 .net *"_ivl_8", 0 0, L_0x1288b00;  1 drivers
L_0x12886c0 .concat [ 3 2 0 0], v0x1281600_0, L_0x7f7369607be8;
L_0x12889c0 .cmp/eq 5, L_0x12886c0, L_0x7f7369607c30;
L_0x1288dd0 .functor MUXZ 16, v0x1281fc0_0, v0x12820b0_0, L_0x1288b00, C4<>;
L_0x1288ec0 .concat [ 3 2 0 0], v0x1281540_0, L_0x7f7369607c78;
L_0x1288fe0 .cmp/eq 5, L_0x1288ec0, L_0x7f7369607cc0;
L_0x1289210 .concat [ 3 2 0 0], v0x1281600_0, L_0x7f7369607d08;
L_0x1289340 .cmp/eq 5, L_0x1289210, L_0x7f7369607d50;
S_0x127c540 .scope module, "register" "Nbit_reg" 4 47, 5 14 0, S_0x127c2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x127c720 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x127c760 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1288450/d .functor BUFZ 16, v0x127cdd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1288450 .delay 16 (1000,1000,1000) L_0x1288450/d;
v0x127c9b0_0 .net "clk", 0 0, v0x1280d60_0;  alias, 1 drivers
v0x127ca70_0 .net "gwe", 0 0, v0x12812e0_0;  alias, 1 drivers
v0x127cb30_0 .net "in", 15 0, L_0x1288dd0;  1 drivers
v0x127cc00_0 .net "out", 15 0, L_0x1288450;  alias, 1 drivers
v0x127cce0_0 .net "rst", 0 0, v0x1281a10_0;  alias, 1 drivers
v0x127cdd0_0 .var "state", 15 0;
v0x127ceb0_0 .net "we", 0 0, L_0x1289540;  1 drivers
    .scope S_0x1270cb0;
T_1 ;
    %wait E_0x120c150;
    %load/vec4 v0x1222750_0;
    %load/vec4 v0x12710c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12711d0_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1222750_0;
    %load/vec4 v0x12712b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1250400_0;
    %store/vec4 v0x12711d0_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12723d0;
T_2 ;
    %wait E_0x120c150;
    %load/vec4 v0x1272900_0;
    %load/vec4 v0x1272b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1272c50_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1272900_0;
    %load/vec4 v0x1272d10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12729d0_0;
    %store/vec4 v0x1272c50_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1273e40;
T_3 ;
    %wait E_0x120c150;
    %load/vec4 v0x12743f0_0;
    %load/vec4 v0x1274680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12747c0_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12743f0_0;
    %load/vec4 v0x12748a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1274500_0;
    %store/vec4 v0x12747c0_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12759c0;
T_4 ;
    %wait E_0x120c150;
    %load/vec4 v0x1275ec0_0;
    %load/vec4 v0x1276100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12761f0_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1275ec0_0;
    %load/vec4 v0x12762d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1275f80_0;
    %store/vec4 v0x12761f0_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1277440;
T_5 ;
    %wait E_0x120c150;
    %load/vec4 v0x1277940_0;
    %load/vec4 v0x1277c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1277d70_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1277940_0;
    %load/vec4 v0x1277e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1277a90_0;
    %store/vec4 v0x1277d70_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1278fa0;
T_6 ;
    %wait E_0x120c150;
    %load/vec4 v0x12794d0_0;
    %load/vec4 v0x1279740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1279830_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12794d0_0;
    %load/vec4 v0x1279910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1279590_0;
    %store/vec4 v0x1279830_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x127aa70;
T_7 ;
    %wait E_0x120c150;
    %load/vec4 v0x127afa0_0;
    %load/vec4 v0x127b210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127b300_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x127afa0_0;
    %load/vec4 v0x127b3e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x127b060_0;
    %store/vec4 v0x127b300_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x127c540;
T_8 ;
    %wait E_0x120c150;
    %load/vec4 v0x127ca70_0;
    %load/vec4 v0x127cce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x127cdd0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x127ca70_0;
    %load/vec4 v0x127ceb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x127cb30_0;
    %store/vec4 v0x127cdd0_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12480e0;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x1280d60_0;
    %inv;
    %assign/vec4 v0x1280d60_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12480e0;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12816d0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1281ab0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1281540_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1282180_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1281fc0_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12817a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1281c90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1281600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1282250_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12820b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1281a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1280d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12812e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1280e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1281f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1281460_0, 0, 32;
    %vpi_func 2 104 "$fopen" 32, "test_lc4_regfile_ss.input", "r" {0 0 0};
    %store/vec4 v0x1281380_0, 0, 32;
    %load/vec4 v0x1281380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 106 "$display", "Error opening file: ", "test_lc4_regfile_ss.input" {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
T_10.0 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1281a10_0, 0, 1;
    %delay 2000, 0;
T_10.2 ;
    %vpi_func 2 126 "$fscanf" 32, v0x1281380_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x12816d0_0, v0x1281ab0_0, v0x1281540_0, v0x1282180_0, v0x1281fc0_0, v0x1280f00_0, v0x12810d0_0, v0x12817a0_0, v0x1281c90_0, v0x1281600_0, v0x1282250_0, v0x12820b0_0, v0x1280ff0_0, v0x1281200_0 {0 0 0};
    %cmpi/e 14, 0, 32;
    %jmp/0xz T_10.3, 4;
    %delay 8000, 0;
    %load/vec4 v0x1281f00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1281f00_0, 0, 32;
    %load/vec4 v0x1281460_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %vpi_call 2 135 "$fdisplay", v0x1281460_0, "%d %d %d %b %h %h %h %d %d %d %b %h %h %h", v0x12816d0_0, v0x1281ab0_0, v0x1281540_0, v0x1282180_0, v0x1281fc0_0, v0x1281870_0, v0x1281d60_0, v0x12817a0_0, v0x1281c90_0, v0x1281600_0, v0x1282250_0, v0x12820b0_0, v0x1281940_0, v0x1281e30_0 {0 0 0};
T_10.4 ;
    %load/vec4 v0x1281870_0;
    %load/vec4 v0x1280f00_0;
    %cmp/ne;
    %jmp/0xz  T_10.6, 6;
    %vpi_call 2 139 "$display", "Error at test %d: Value of register %d on output rs_A should have been %h, but was %h instead", v0x1281f00_0, v0x12816d0_0, v0x1280f00_0, v0x1281870_0 {0 0 0};
    %load/vec4 v0x1280e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1280e20_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x1281d60_0;
    %load/vec4 v0x12810d0_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 144 "$display", "Error at test %d: Value of register %d on output rt_A should have been %h, but was %h instead", v0x1281f00_0, v0x1281ab0_0, v0x12810d0_0, v0x1281d60_0 {0 0 0};
    %load/vec4 v0x1280e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1280e20_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x1281940_0;
    %load/vec4 v0x1280ff0_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 149 "$display", "Error at test %d: Value of register %d on output rs_B should have been %h, but was %h instead", v0x1281f00_0, v0x12817a0_0, v0x1280ff0_0, v0x1281940_0 {0 0 0};
    %load/vec4 v0x1280e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1280e20_0, 0, 32;
T_10.10 ;
    %load/vec4 v0x1281e30_0;
    %load/vec4 v0x1281200_0;
    %cmp/ne;
    %jmp/0xz  T_10.12, 6;
    %vpi_call 2 154 "$display", "Error at test %d: Value of register %d on output rt_B should have been %h, but was %h instead", v0x1281f00_0, v0x1281c90_0, v0x1281200_0, v0x1281e30_0 {0 0 0};
    %load/vec4 v0x1280e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1280e20_0, 0, 32;
T_10.12 ;
    %delay 2000, 0;
    %jmp T_10.2;
T_10.3 ;
    %load/vec4 v0x1281380_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 162 "$fclose", v0x1281380_0 {0 0 0};
T_10.14 ;
    %load/vec4 v0x1281460_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %vpi_call 2 163 "$fclose", v0x1281460_0 {0 0 0};
T_10.16 ;
    %vpi_call 2 164 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x1281f00_0, v0x1280e20_0, "test_lc4_regfile_ss.input" {0 0 0};
    %load/vec4 v0x1281f00_0;
    %store/vec4 v0x1230230_0, 0, 32;
    %load/vec4 v0x1281f00_0;
    %load/vec4 v0x1280e20_0;
    %sub;
    %store/vec4 v0x1234b30_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x1245cb0;
    %join;
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile_ss.v";
    "./print_points.v";
    "lc4_regfile_ss.v";
    "register.v";
