$date
	Thu Apr 24 07:18:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_HazardDetectionUnit $end
$var wire 1 ! control_unit_select $end
$var wire 1 " PC_Write $end
$var wire 1 # IF_ID_Write $end
$var reg 1 $ ID_EX_Memread $end
$var reg 5 % ID_EX_Rd [4:0] $end
$var reg 5 & IF_ID_Rs1 [4:0] $end
$var reg 5 ' IF_ID_Rs2 [4:0] $end
$scope module uut $end
$var wire 1 $ ID_EX_Memread $end
$var wire 5 ( ID_EX_Rd [4:0] $end
$var wire 5 ) IF_ID_Rs1 [4:0] $end
$var wire 5 * IF_ID_Rs2 [4:0] $end
$var reg 1 # IF_ID_Write $end
$var reg 1 " PC_Write $end
$var reg 1 ! control_unit_select $end
$upscope $end
$scope task check_output $end
$var reg 1 + expected_IF_ID_Write $end
$var reg 1 , expected_PC_Write $end
$var reg 1 - expected_control_unit_select $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
x+
b10 *
b1 )
b11 (
b10 '
b1 &
b11 %
0$
1#
1"
0!
$end
#10000
0#
0"
1!
b101 %
b101 (
b110 '
b110 *
b101 &
b101 )
1$
1+
1,
0-
#20000
b111 %
b111 (
b111 '
b111 *
b100 &
b100 )
0+
0,
1-
#30000
b1010 %
b1010 (
b1010 '
b1010 *
b1010 &
b1010 )
#40000
1#
1"
0!
b11 %
b11 (
b10 '
b10 *
b1 &
b1 )
#50000
b0 %
b0 (
b0 '
b0 *
b0 &
b0 )
1+
1,
0-
#60000
b11 %
b11 (
b100 '
b100 *
b100 &
b100 )
#70000
