<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | Digital Portfolio</title>
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;400;500;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">
    <link rel="stylesheet" href="style.css">
</head>
<body>

    <!-- Thematic Preloader -->
    <div id="preloader">
        <div class="digital-pulse"></div>
    </div>

    <!-- Custom Cursor -->
    <div class="custom-cursor"></div>

    <!-- Animated Background Container -->
    <div id="vanta-bg"></div>

    <header class="header">
        <div class="navbar-container">
            <a href="#home" class="nav-logo">ESA</a>
            <nav class="navbar">
                <a href="#about" class="nav-link">About</a>
                <a href="#experience" class="nav-link">Experience</a>
                <a href="#projects" class="nav-link">Projects</a>
                <a href="#skills" class="nav-link">Skills</a>
                <a href="#contact" class="nav-link">Contact</a>
            </nav>
        </div>
    </header>

    <main class="main-content">
        <section id="home" class="hero-section">
            <div class="hero-content">
                <h1 class="hero-title">Edidi Sai Anant</h1>
                <p class="hero-subtitle">Master's Candidate specializing in Semiconductor Technology & Computer Architecture[1].</p>
                <div class="hero-socials">
                    <a href="https://www.linkedin.com/in/sai-anant/" target="_blank" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
                    <a href="https://github.com/ESAnant" target="_blank" aria-label="GitHub"><i class="fab fa-github"></i></a>
                    <a href="mailto:esanant@gmail.com" aria-label="Email"><i class="fas fa-envelope"></i></a>
                </div>
            </div>
        </section>

        <section id="about" class="content-section">
            <div class="glass-card">
                <h2 class="section-title">About Me</h2>
                <div class="about-text">
                    <p>Driven by a passion for innovation in the semiconductor industry, I am an Electrical Engineering Master's candidate at the National University of Singapore[1]. My focus is on VLSI, IC design, and computer architecture, where I apply a strong analytical mindset to solve complex challenges[1][2].</p>
                    <p>I thrive in collaborative, future-oriented environments and am committed to enhancing my foundational knowledge to contribute to cutting-edge hardware solutions. Beyond engineering, I enjoy solving puzzles, listening to music, and traveling[1].</p>
                </div>
            </div>
        </section>

        <section id="experience" class="content-section">
            <div class="glass-card">
                <h2 class="section-title">Experience & Education</h2>
                <div class="timeline">
                    <!-- Education -->
                    <div class="timeline-item">
                        <div class="timeline-content">
                            <h3>Master of Science, Electrical Engineering</h3>
                            <p class="company-name">National University of Singapore</p>
                            <span class="date">Aug 2023 – Jun 2025 (Expected)</span>
                            <ul>
                                <li>Graduate Assistant for Computer Architecture & Microcontroller Programming courses[1].</li>
                                <li>Coursework: VLSI Digital Circuit Design, Memory Technologies, Embedded Hardware System Design[1].</li>
                            </ul>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-content">
                            <h3>Bachelor of Technology, Electronics and Communication</h3>
                            <p class="company-name">SRM Institute of Science and Technology</p>
                            <span class="date">Jun 2019 – Jul 2023</span>
                        </div>
                    </div>
                     <!-- Internships -->
                    <div class="timeline-item">
                        <div class="timeline-content">
                            <h3>Project Intern</h3>
                            <p class="company-name">Maven Silicon, Bangalore, India</p>
                            <span class="date">Dec 2022 – Jan 2023</span>
                            <ul><li>Designed an AHB to APB bridge and wrote functional RTL code in Verilog[1].</li></ul>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-content">
                            <h3>Intern</h3>
                            <p class="company-name">Sandeepani School of Embedded System Design, India</p>
                            <span class="date">Jun 2022 – Jul 2022</span>
                            <ul><li>Developed and verified a UART protocol using Verilog and SystemVerilog[1].</li></ul>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section id="projects" class="content-section">
            <div class="glass-card">
                <h2 class="section-title">Key Projects</h2>
                <div class="project-grid">
                    <div class="project-card"><a href="https://github.com/ESAnant" target="_blank">
                        <h3>FPGA Hardware Accelerator</h3>
                        <p>Developed a hardware accelerator on a Xilinx Zynq-7000 FPGA, utilizing pipelining, loop unrolling, and array partitioning to achieve significant performance gains[1].</p>
                        <div class="tags"><span class="tag">Verilog</span><span class="tag">HLS</span><span class="tag">Xilinx Vivado</span></div>
                    </a></div>
                    <div class="project-card"><a href="https://github.com/ESAnant" target="_blank">
                        <h3>In-Memory Compute Circuit</h3>
                        <p>Designed an in-memory compute circuit using NeuroSim and MuMax3, focusing on quantization and optimization to boost accuracy and efficiency[1].</p>
                        <div class="tags"><span class="tag">PyTorch</span><span class="tag">NeuroSim</span><span class="tag">MuMax3</span></div>
                    </a></div>
                    <div class="project-card"><a href="https://github.com/ESAnant" target="_blank">
                        <h3>VLSI Interconnect Modelling</h3>
                        <p>Optimized processor interconnects for a 2-core processor at 45nm using Elmore RC models and Cadence Virtuoso, focusing on energy-delay tradeoffs[1].</p>
                        <div class="tags"><span class="tag">Cadence Virtuoso</span><span class="tag">VLSI</span><span class="tag">45nm</span></div>
                    </a></div>
                    <div class="project-card"><a href="https://github.com/ESAnant" target="_blank">
                        <h3>Standard Cell IP Development</h3>
                        <p>Created a ring oscillator Standard Cell IP in 40nm technology, focusing on minimizing area and optimizing for PVT variations[1].</p>
                        <div class="tags"><span class="tag">Cadence Virtuoso</span><span class="tag">40nm</span></div>
                    </a></div>
                </div>
            </div>
        </section>

        <section id="skills" class="content-section">
            <div class="glass-card">
                <h2 class="section-title">Technical Skills</h2>
                <div class="skills-grid">
                    <div class="skill-category"><h4>HDLs & Verification</h4><ul><li>Verilog</li><li>SystemVerilog</li><li>HLS</li></ul></div>
                    <div class="skill-category"><h4>EDA Tools</h4><ul><li>Cadence Virtuoso</li><li>Xilinx Vivado</li><li>QuestaSim</li></ul></div>
                    <div class="skill-category"><h4>Programming</h4><ul><li>Python</li><li>C++</li><li>LaTeX</li></ul></div>
                    <div class="skill-category"><h4>Embedded Systems</h4><ul><li>Arduino</li><li>NodeMCU</li><li>Raspberry Pi</li></ul></div>
                </div>
            </div>
        </section>

        <section id="contact" class="content-section">
            <div class="glass-card">
                <h2 class="section-title">Get In Touch</h2>
                <p class="contact-message">I am actively seeking new opportunities and welcome collaborations. Let's connect and build the future of hardware together.</p>
                <a href="mailto:esanant@gmail.com" class="contact-button">Say Hello</a>
            </div>
        </section>
    </main>

    <footer class="footer">
        <p>&copy; 2025 Edidi Sai Anant. Crafted with passion and code.</p>
    </footer>

    <button id="scrollToTopBtn" title="Go to top"><i class="fas fa-arrow-up"></i></button>

    <!-- JS libraries for the background animation -->
    <script src="https://cdnjs.cloudflare.com/ajax/libs/three.js/r134/three.min.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/vanta@latest/dist/vanta.waves.min.js"></script>
    <script src="script.js"></script>
</body>
</html>
