Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)
Date: Wed Jun  7 16:52:38 2023

Device Selection
+--------------------------------------------+--------------+
| Family                                     | PolarFireSoC |
| Device                                     | MPFS250T_ES  |
| Package                                    | FCVG484      |
| Speed Grade                                | STD          |
| Core Voltage                               | 1.05V        |
| Part Range                                 | EXT          |
| Default I/O technology                     | LVCMOS 1.8V  |
| FPGA Hardware Breakpoint Auto Instantation | Off          |
+--------------------------------------------+--------------+

Source Files
+---------+------------------------------------------------------+
| Topcell | kyber_mont                                           |
| Format  | Verilog                                              |
| Source  | F:\MPFS_Projects\MPFS_ICICLE\synthesis\kyber_mont.vm |
+---------+------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+--------+------------+
| Type                      | Used | Total  | Percentage |
+---------------------------+------+--------+------------+
| 4LUT                      | 146  | 254196 | 0.06       |
| DFF                       | 77   | 254196 | 0.03       |
| I/O Register              | 0    | 432    | 0.00       |
| User I/O                  | 37   | 144    | 25.69      |
| -- Single-ended I/O       | 37   | 144    | 25.69      |
| -- Differential I/O Pairs | 0    | 72     | 0.00       |
| uSRAM                     | 0    | 2352   | 0.00       |
| LSRAM                     | 0    | 812    | 0.00       |
| Math                      | 1    | 784    | 0.13       |
| H-Chip Global             | 1    | 48     | 2.08       |
| PLL                       | 0    | 8      | 0.00       |
| DLL                       | 0    | 8      | 0.00       |
| Transceiver Lanes         | 0    | 4      | 0.00       |
| Transceiver PCIe          | 0    | 2      | 0.00       |
| MSS                       | 0    | 1      | 0.00       |
+---------------------------+------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+------+-----+
| Type                  | 4LUT | DFF |
+-----------------------+------+-----+
| Fabric Logic          | 110  | 41  |
| uSRAM Interface Logic | 0    | 0   |
| LSRAM Interface Logic | 0    | 0   |
| Math Interface Logic  | 36   | 36  |
| Total Used            | 146  | 77  |
+-----------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 12     | 1    |
| 13     | 1    |
| 17     | 1    |
| 47     | 1    |
| Total  | 4    |
+--------+------+

Detailed Math Chains Resource Usage
+--------+------+
| Length | Used |
| 1      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 25           | 0           | 0               |
| Output I/O                    | 12           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 42     | INT_NET | Net   : NN_1        |
|        |         | Driver: I_1/U0_RGB1 |
|        |         | Source: NETLIST     |
+--------+---------+---------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+--------------------------------------------+
| Fanout | Type    | Name                                       |
+--------+---------+--------------------------------------------+
| 7      | INT_NET | Net   : tq_5                               |
|        |         | Driver: m1[0]                              |
| 6      | INT_NET | Net   : m1_Z[7]                            |
|        |         | Driver: m1[7]                              |
| 6      | INT_NET | Net   : m1_Z[6]                            |
|        |         | Driver: m1[6]                              |
| 6      | INT_NET | Net   : m1_Z[5]                            |
|        |         | Driver: m1[5]                              |
| 6      | INT_NET | Net   : m1_Z[4]                            |
|        |         | Driver: m1[4]                              |
| 6      | INT_NET | Net   : m1_Z[3]                            |
|        |         | Driver: m1[3]                              |
| 6      | INT_NET | Net   : m1_Z[2]                            |
|        |         | Driver: m1[2]                              |
| 6      | INT_NET | Net   : m1_Z[1]                            |
|        |         | Driver: m1[1]                              |
| 6      | INT_NET | Net   : m[1]                               |
|        |         | Driver: m_2_mulonly_0[23:0]/MACC_PHYS_INST |
| 6      | INT_NET | Net   : t[11]                              |
|        |         | Driver: t_0_0[11]                          |
+--------+---------+--------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+--------------------------------------------+
| Fanout | Type    | Name                                       |
+--------+---------+--------------------------------------------+
| 7      | INT_NET | Net   : tq_5                               |
|        |         | Driver: m1[0]                              |
| 6      | INT_NET | Net   : m1_Z[7]                            |
|        |         | Driver: m1[7]                              |
| 6      | INT_NET | Net   : m1_Z[6]                            |
|        |         | Driver: m1[6]                              |
| 6      | INT_NET | Net   : m1_Z[5]                            |
|        |         | Driver: m1[5]                              |
| 6      | INT_NET | Net   : m1_Z[4]                            |
|        |         | Driver: m1[4]                              |
| 6      | INT_NET | Net   : m1_Z[3]                            |
|        |         | Driver: m1[3]                              |
| 6      | INT_NET | Net   : m1_Z[2]                            |
|        |         | Driver: m1[2]                              |
| 6      | INT_NET | Net   : m1_Z[1]                            |
|        |         | Driver: m1[1]                              |
| 6      | INT_NET | Net   : m[1]                               |
|        |         | Driver: m_2_mulonly_0[23:0]/MACC_PHYS_INST |
| 6      | INT_NET | Net   : t[11]                              |
|        |         | Driver: t_0_0[11]                          |
+--------+---------+--------------------------------------------+

