module partsel_00748(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [25:1] x4;
  wire [31:4] x5;
  wire [2:29] x6;
  wire [26:2] x7;
  wire signed [7:31] x8;
  wire signed [4:26] x9;
  wire [1:28] x10;
  wire signed [30:5] x11;
  wire [4:26] x12;
  wire signed [31:1] x13;
  wire signed [2:28] x14;
  wire [24:2] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [29:3] p0 = 734888737;
  localparam signed [6:30] p1 = 293308743;
  localparam [30:3] p2 = 442827921;
  localparam [2:24] p3 = 812060275;
  assign x4 = (x0[11 + s1] ^ {{2{x1[13]}}, (((p1[11 + s2] | x1[15 + s3 +: 1]) & {x1[2 + s2 -: 1], x3[21 -: 3]}) & (!ctrl[0] && ctrl[0] || !ctrl[0] ? (!ctrl[1] || ctrl[0] || !ctrl[2] ? p3[12 +: 2] : p2) : {x2[15 -: 3], x2[14 +: 2]}))});
  assign x5 = (((p1[11 + s2 -: 2] & (!ctrl[0] || ctrl[1] || ctrl[3] ? (x2[9 +: 2] | p3[13 + s3 +: 7]) : {2{x3[11]}})) - p3) | {2{x3[17 +: 3]}});
  assign x6 = (!ctrl[3] && ctrl[2] && !ctrl[2] ? x0[15 + s2 -: 6] : p0);
  assign x7 = (!ctrl[1] && ctrl[2] && ctrl[3] ? {{2{p1[14 +: 2]}}, {2{{2{(!ctrl[0] && !ctrl[1] || !ctrl[3] ? p3[9 + s2 -: 3] : x5)}}}}} : x5[16 + s3]);
  assign x8 = {p0, (!ctrl[3] || !ctrl[3] && !ctrl[3] ? p2[11 + s3] : x5[29 + s0 -: 8])};
  assign x9 = p1[12 + s2];
  assign x10 = ({x8[28 + s1 +: 7], ({2{p2[8 + s3]}} - x6[19 + s2])} - p1[8 + s3]);
  assign x11 = x2[1 + s3 -: 4];
  assign x12 = x9[31 + s0 -: 4];
  assign x13 = p2[6 + s2 -: 4];
  assign x14 = p1[12 +: 4];
  assign x15 = {x8, (x7[22 -: 3] & (x0[0 + s0 +: 7] & x11[11 +: 4]))};
  assign y0 = p3[20];
  assign y1 = p0;
  assign y2 = (ctrl[0] || ctrl[1] || !ctrl[1] ? p3 : ((x0 + ({2{(p0 + p3[5 + s2 +: 3])}} ^ {2{(x10[10] + p0[8])}})) | x0));
  assign y3 = (p2[6 + s0 -: 2] - x9[15 +: 2]);
endmodule
