# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Automat.v" \
"../../../../project_1.ip_user_files/bd/Schema/ip/Schema_Automat_0_0/sim/Schema_Automat_0_0.v" \
"../../../../project_1.ip_user_files/bd/Schema/sim/Schema.v" \
"../../../../project_1.gen/sources_1/bd/Schema/hdl/Schema_wrapper.v" \
"../../../../project_1.srcs/sim_1/new/Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
