<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: %0 Pages: 1 -->
<svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" width="1515pt" height="332pt" viewBox="0.00 0.00 1515.41 332.00">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 328)">
<title>%0</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-328 1511.406,-328 1511.406,4 -4,4"/>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\rom.vhdl -->
<g id="node1" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\rom.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="281.228,-180 211.894,-180 211.894,-176 207.894,-176 207.894,-172 211.894,-172 211.894,-152 207.894,-152 207.894,-148 211.894,-148 211.894,-144 281.228,-144 281.228,-180"/>
<polyline fill="none" stroke="#069302" points="211.894,-176 215.894,-176 215.894,-172 211.894,-172 "/>
<polyline fill="none" stroke="#069302" points="211.894,-152 215.894,-152 215.894,-148 211.894,-148 "/>
<text text-anchor="middle" x="246.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">rom.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\ram.vhdl -->
<g id="node2" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\ram.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="130.228,-108 60.894,-108 60.894,-104 56.894,-104 56.894,-100 60.894,-100 60.894,-80 56.894,-80 56.894,-76 60.894,-76 60.894,-72 130.228,-72 130.228,-108"/>
<polyline fill="none" stroke="#069302" points="60.894,-104 64.894,-104 64.894,-100 60.894,-100 "/>
<polyline fill="none" stroke="#069302" points="60.894,-80 64.894,-80 64.894,-76 60.894,-76 "/>
<text text-anchor="middle" x="95.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">ram.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\gpio.vhdl -->
<g id="node3" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\gpio.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="228.5778,-108 156.5442,-108 156.5442,-104 152.5442,-104 152.5442,-100 156.5442,-100 156.5442,-80 152.5442,-80 152.5442,-76 156.5442,-76 156.5442,-72 228.5778,-72 228.5778,-108"/>
<polyline fill="none" stroke="#069302" points="156.5442,-104 160.5442,-104 160.5442,-100 156.5442,-100 "/>
<polyline fill="none" stroke="#069302" points="156.5442,-80 160.5442,-80 160.5442,-76 156.5442,-76 "/>
<text text-anchor="middle" x="192.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">gpio.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\mock_debouncer.vhdl -->
<g id="node17" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\mock_debouncer.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="323.988,-36 171.134,-36 171.134,-32 167.134,-32 167.134,-28 171.134,-28 171.134,-8 167.134,-8 167.134,-4 171.134,-4 171.134,0 323.988,0 323.988,-36"/>
<polyline fill="none" stroke="#0047ab" points="171.134,-32 175.134,-32 175.134,-28 171.134,-28 "/>
<polyline fill="none" stroke="#0047ab" points="171.134,-8 175.134,-8 175.134,-4 171.134,-4 "/>
<text text-anchor="middle" x="247.561" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">mock_debouncer.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\gpio.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\mock_debouncer.vhdl -->
<g id="edge1" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\gpio.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\mock_debouncer.vhdl</title>
<path fill="none" stroke="#000000" d="M206.4398,-71.8314C212.7746,-63.5386 220.3994,-53.557 227.3536,-44.4533"/>
<polygon fill="#000000" stroke="#000000" points="230.2062,-46.4847 233.4953,-36.4133 224.6435,-42.2353 230.2062,-46.4847"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\delay.vhdl -->
<g id="node4" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\delay.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="477.0778,-108 398.0442,-108 398.0442,-104 394.0442,-104 394.0442,-100 398.0442,-100 398.0442,-80 394.0442,-80 394.0442,-76 398.0442,-76 398.0442,-72 477.0778,-72 477.0778,-108"/>
<polyline fill="none" stroke="#069302" points="398.0442,-104 402.0442,-104 402.0442,-100 398.0442,-100 "/>
<polyline fill="none" stroke="#069302" points="398.0442,-80 402.0442,-80 402.0442,-76 398.0442,-76 "/>
<text text-anchor="middle" x="437.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">delay.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl -->
<g id="node5" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="193.5778,-180 107.5442,-180 107.5442,-176 103.5442,-176 103.5442,-172 107.5442,-172 107.5442,-152 103.5442,-152 103.5442,-148 107.5442,-148 107.5442,-144 193.5778,-144 193.5778,-180"/>
<polyline fill="none" stroke="#069302" points="107.5442,-176 111.5442,-176 111.5442,-172 107.5442,-172 "/>
<polyline fill="none" stroke="#069302" points="107.5442,-152 111.5442,-152 111.5442,-148 107.5442,-148 "/>
<text text-anchor="middle" x="150.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">soc_io.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\ram.vhdl -->
<g id="edge2" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\ram.vhdl</title>
<path fill="none" stroke="#000000" d="M136.6822,-143.8314C130.3474,-135.5386 122.7226,-125.557 115.7684,-116.4533"/>
<polygon fill="#000000" stroke="#000000" points="118.4785,-114.2353 109.6267,-108.4133 112.9158,-118.4847 118.4785,-114.2353"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\gpio.vhdl -->
<g id="edge4" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\gpio.vhdl</title>
<path fill="none" stroke="#000000" d="M161.1594,-143.8314C165.8487,-135.7925 171.4638,-126.1666 176.6408,-117.2918"/>
<polygon fill="#000000" stroke="#000000" points="179.8044,-118.8146 181.8199,-108.4133 173.7579,-115.2875 179.8044,-118.8146"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\delay.vhdl -->
<g id="edge3" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\delay.vhdl</title>
<path fill="none" stroke="#000000" d="M193.8511,-146.5852C196.7869,-145.6727 199.71,-144.8014 202.561,-144 274.8189,-123.6882 294.5351,-125.3493 367.561,-108 374.205,-106.4215 381.1876,-104.7007 388.0647,-102.9694"/>
<polygon fill="#000000" stroke="#000000" points="389.1835,-106.2964 398.0131,-100.4407 387.459,-99.5121 389.1835,-106.2964"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\write_back.vhdl -->
<g id="node6" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\write_back.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="880.0191,-108 767.1029,-108 767.1029,-104 763.1029,-104 763.1029,-100 767.1029,-100 767.1029,-80 763.1029,-80 763.1029,-76 767.1029,-76 767.1029,-72 880.0191,-72 880.0191,-108"/>
<polyline fill="none" stroke="#069302" points="767.1029,-104 771.1029,-104 771.1029,-100 767.1029,-100 "/>
<polyline fill="none" stroke="#069302" points="767.1029,-80 771.1029,-80 771.1029,-76 767.1029,-76 "/>
<text text-anchor="middle" x="823.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">write_back.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\registers.vhdl -->
<g id="node7" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\registers.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="644.2899,-108 544.8321,-108 544.8321,-104 540.8321,-104 540.8321,-100 544.8321,-100 544.8321,-80 540.8321,-80 540.8321,-76 544.8321,-76 544.8321,-72 644.2899,-72 644.2899,-108"/>
<polyline fill="none" stroke="#069302" points="544.8321,-104 548.8321,-104 548.8321,-100 544.8321,-100 "/>
<polyline fill="none" stroke="#069302" points="544.8321,-80 548.8321,-80 548.8321,-76 544.8321,-76 "/>
<text text-anchor="middle" x="594.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">registers.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\fetch.vhdl -->
<g id="node8" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\fetch.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="748.4699,-108 672.6521,-108 672.6521,-104 668.6521,-104 668.6521,-100 672.6521,-100 672.6521,-80 668.6521,-80 668.6521,-76 672.6521,-76 672.6521,-72 748.4699,-72 748.4699,-108"/>
<polyline fill="none" stroke="#069302" points="672.6521,-104 676.6521,-104 676.6521,-100 672.6521,-100 "/>
<polyline fill="none" stroke="#069302" points="672.6521,-80 676.6521,-80 676.6521,-76 672.6521,-76 "/>
<text text-anchor="middle" x="710.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fetch.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\decode.vhdl -->
<g id="node9" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\decode.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="989.5376,-108 897.5844,-108 897.5844,-104 893.5844,-104 893.5844,-100 897.5844,-100 897.5844,-80 893.5844,-80 893.5844,-76 897.5844,-76 897.5844,-72 989.5376,-72 989.5376,-108"/>
<polyline fill="none" stroke="#069302" points="897.5844,-104 901.5844,-104 901.5844,-100 897.5844,-100 "/>
<polyline fill="none" stroke="#069302" points="897.5844,-80 901.5844,-80 901.5844,-76 897.5844,-76 "/>
<text text-anchor="middle" x="943.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">decode.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\condition.vhdl -->
<g id="node10" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\condition.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1128.1411,-36 1026.9809,-36 1026.9809,-32 1022.9809,-32 1022.9809,-28 1026.9809,-28 1026.9809,-8 1022.9809,-8 1022.9809,-4 1026.9809,-4 1026.9809,0 1128.1411,0 1128.1411,-36"/>
<polyline fill="none" stroke="#069302" points="1026.9809,-32 1030.9809,-32 1030.9809,-28 1026.9809,-28 "/>
<polyline fill="none" stroke="#069302" points="1026.9809,-8 1030.9809,-8 1030.9809,-4 1026.9809,-4 "/>
<text text-anchor="middle" x="1077.561" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">condition.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\barrel_shifter.vhdl -->
<g id="node11" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\barrel_shifter.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1322.2954,-36 1194.8266,-36 1194.8266,-32 1190.8266,-32 1190.8266,-28 1194.8266,-28 1194.8266,-8 1190.8266,-8 1190.8266,-4 1194.8266,-4 1194.8266,0 1322.2954,0 1322.2954,-36"/>
<polyline fill="none" stroke="#069302" points="1194.8266,-32 1198.8266,-32 1198.8266,-28 1194.8266,-28 "/>
<polyline fill="none" stroke="#069302" points="1194.8266,-8 1198.8266,-8 1198.8266,-4 1194.8266,-4 "/>
<text text-anchor="middle" x="1258.561" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">barrel_shifter.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\alu.vhdl -->
<g id="node12" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\alu.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1443.7956,-36 1379.3264,-36 1379.3264,-32 1375.3264,-32 1375.3264,-28 1379.3264,-28 1379.3264,-8 1375.3264,-8 1375.3264,-4 1379.3264,-4 1379.3264,0 1443.7956,0 1443.7956,-36"/>
<polyline fill="none" stroke="#069302" points="1379.3264,-32 1383.3264,-32 1383.3264,-28 1379.3264,-28 "/>
<polyline fill="none" stroke="#069302" points="1379.3264,-8 1383.3264,-8 1383.3264,-4 1379.3264,-4 "/>
<text text-anchor="middle" x="1411.561" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">alu.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\execute.vhdl -->
<g id="node13" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\execute.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1405.6453,-108 1311.4767,-108 1311.4767,-104 1307.4767,-104 1307.4767,-100 1311.4767,-100 1311.4767,-80 1307.4767,-80 1307.4767,-76 1311.4767,-76 1311.4767,-72 1405.6453,-72 1405.6453,-108"/>
<polyline fill="none" stroke="#069302" points="1311.4767,-104 1315.4767,-104 1315.4767,-100 1311.4767,-100 "/>
<polyline fill="none" stroke="#069302" points="1311.4767,-80 1315.4767,-80 1315.4767,-76 1311.4767,-76 "/>
<text text-anchor="middle" x="1358.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">execute.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\execute.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\condition.vhdl -->
<g id="edge7" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\execute.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\condition.vhdl</title>
<path fill="none" stroke="#000000" d="M1311.3589,-74.8169C1308.0506,-73.8382 1304.7604,-72.8897 1301.561,-72 1246.7399,-56.7559 1183.6845,-41.7807 1138.4701,-31.4819"/>
<polygon fill="#000000" stroke="#000000" points="1139.0553,-28.0258 1128.5288,-29.2274 1137.507,-34.8525 1139.0553,-28.0258"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\execute.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\barrel_shifter.vhdl -->
<g id="edge6" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\execute.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\barrel_shifter.vhdl</title>
<path fill="none" stroke="#000000" d="M1333.3268,-71.8314C1320.773,-62.7927 1305.4327,-51.7476 1291.9219,-42.0198"/>
<polygon fill="#000000" stroke="#000000" points="1293.9476,-39.1655 1283.7871,-36.1628 1289.8574,-44.8463 1293.9476,-39.1655"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\execute.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\alu.vhdl -->
<g id="edge5" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\execute.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\alu.vhdl</title>
<path fill="none" stroke="#000000" d="M1371.9351,-71.8314C1377.9772,-63.6232 1385.2373,-53.7606 1391.8831,-44.7323"/>
<polygon fill="#000000" stroke="#000000" points="1394.8973,-46.5415 1398.0068,-36.4133 1389.2599,-42.3918 1394.8973,-46.5415"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\overture.vhdl -->
<g id="node14" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\overture.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="872.9656,-180 776.1564,-180 776.1564,-176 772.1564,-176 772.1564,-172 776.1564,-172 776.1564,-152 772.1564,-152 772.1564,-148 776.1564,-148 776.1564,-144 872.9656,-144 872.9656,-180"/>
<polyline fill="none" stroke="#069302" points="776.1564,-176 780.1564,-176 780.1564,-172 776.1564,-172 "/>
<polyline fill="none" stroke="#069302" points="776.1564,-152 780.1564,-152 780.1564,-148 776.1564,-148 "/>
<text text-anchor="middle" x="824.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">overture.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\overture.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\write_back.vhdl -->
<g id="edge9" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\overture.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\write_back.vhdl</title>
<path fill="none" stroke="#000000" d="M824.3087,-143.8314C824.2017,-136.131 824.0745,-126.9743 823.9557,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="827.4554,-118.3637 823.8167,-108.4133 820.4561,-118.4609 827.4554,-118.3637"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\overture.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\registers.vhdl -->
<g id="edge12" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\overture.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\registers.vhdl</title>
<path fill="none" stroke="#000000" d="M776.0545,-146.6701C773.181,-145.7657 770.3333,-144.8704 767.561,-144 729.8565,-132.1622 687.5057,-118.9416 654.1439,-108.5446"/>
<polygon fill="#000000" stroke="#000000" points="655.1286,-105.1855 644.5401,-105.5523 653.0463,-111.8686 655.1286,-105.1855"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\overture.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\fetch.vhdl -->
<g id="edge8" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\overture.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\fetch.vhdl</title>
<path fill="none" stroke="#000000" d="M795.794,-143.8314C781.3477,-134.7074 763.6645,-123.539 748.157,-113.7449"/>
<polygon fill="#000000" stroke="#000000" points="749.6427,-110.5436 739.3188,-108.1628 745.9047,-116.462 749.6427,-110.5436"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\overture.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\decode.vhdl -->
<g id="edge10" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\overture.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\decode.vhdl</title>
<path fill="none" stroke="#000000" d="M854.5897,-143.8314C869.8106,-134.6221 888.4738,-123.3301 904.7693,-113.4706"/>
<polygon fill="#000000" stroke="#000000" points="906.7979,-116.3341 913.5419,-108.1628 903.1742,-110.345 906.7979,-116.3341"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\overture.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\execute.vhdl -->
<g id="edge11" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\overture.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\execute.vhdl</title>
<path fill="none" stroke="#000000" d="M873.1007,-146.1044C876.2839,-145.3201 879.457,-144.6076 882.561,-144 1062.7635,-108.7238 1116.3469,-143.1093 1301.1325,-107.7856"/>
<polygon fill="#000000" stroke="#000000" points="1302.0361,-111.1752 1311.1789,-105.8217 1300.6931,-104.3053 1302.0361,-111.1752"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\soc_top.vhdl -->
<g id="node15" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\soc_top.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="304.6453,-252 210.4767,-252 210.4767,-248 206.4767,-248 206.4767,-244 210.4767,-244 210.4767,-224 206.4767,-224 206.4767,-220 210.4767,-220 210.4767,-216 304.6453,-216 304.6453,-252"/>
<polyline fill="none" stroke="#069302" points="210.4767,-248 214.4767,-248 214.4767,-244 210.4767,-244 "/>
<polyline fill="none" stroke="#069302" points="210.4767,-224 214.4767,-224 214.4767,-220 210.4767,-220 "/>
<text text-anchor="middle" x="257.561" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">soc_top.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\soc_top.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\rom.vhdl -->
<g id="edge14" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\soc_top.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\rom.vhdl</title>
<path fill="none" stroke="#000000" d="M254.7852,-215.8314C253.6088,-208.131 252.2099,-198.9743 250.9024,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="254.3443,-189.7699 249.3741,-180.4133 247.4246,-190.8272 254.3443,-189.7699"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\soc_top.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl -->
<g id="edge13" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\soc_top.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl</title>
<path fill="none" stroke="#000000" d="M230.5604,-215.8314C217.1279,-206.7927 200.7137,-195.7476 186.2571,-186.0198"/>
<polygon fill="#000000" stroke="#000000" points="187.8035,-182.8418 177.553,-180.1628 183.8956,-188.6494 187.8035,-182.8418"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\soc_top.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\overture.vhdl -->
<g id="edge15" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\soc_top.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\overture.vhdl</title>
<path fill="none" stroke="#000000" d="M304.808,-232.1587C393.7431,-228.0112 592.0241,-215.5258 766.0695,-180.1016"/>
<polygon fill="#000000" stroke="#000000" points="766.8288,-183.5188 775.9138,-178.0678 765.4125,-176.6635 766.8288,-183.5188"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\debouncer.vhdl -->
<g id="node16" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\debouncer.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="358.2626,-108 246.8594,-108 246.8594,-104 242.8594,-104 242.8594,-100 246.8594,-100 246.8594,-80 242.8594,-80 242.8594,-76 246.8594,-76 246.8594,-72 358.2626,-72 358.2626,-108"/>
<polyline fill="none" stroke="#069302" points="246.8594,-104 250.8594,-104 250.8594,-100 246.8594,-100 "/>
<polyline fill="none" stroke="#069302" points="246.8594,-80 250.8594,-80 250.8594,-76 246.8594,-76 "/>
<text text-anchor="middle" x="302.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">debouncer.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\debouncer.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\mock_debouncer.vhdl -->
<g id="edge16" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\debouncer.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\mock_debouncer.vhdl</title>
<path fill="none" stroke="#000000" d="M288.6822,-71.8314C282.3474,-63.5386 274.7226,-53.557 267.7684,-44.4533"/>
<polygon fill="#000000" stroke="#000000" points="270.4785,-42.2353 261.6267,-36.4133 264.9158,-46.4847 270.4785,-42.2353"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_alu.vhdl -->
<g id="node18" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_alu.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="1507.2516,-108 1423.8704,-108 1423.8704,-104 1419.8704,-104 1419.8704,-100 1423.8704,-100 1423.8704,-80 1419.8704,-80 1419.8704,-76 1423.8704,-76 1423.8704,-72 1507.2516,-72 1507.2516,-108"/>
<polyline fill="none" stroke="#0047ab" points="1423.8704,-104 1427.8704,-104 1427.8704,-100 1423.8704,-100 "/>
<polyline fill="none" stroke="#0047ab" points="1423.8704,-80 1427.8704,-80 1427.8704,-76 1423.8704,-76 "/>
<text text-anchor="middle" x="1465.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_alu.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_alu.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\alu.vhdl -->
<g id="edge17" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_alu.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\alu.vhdl</title>
<path fill="none" stroke="#000000" d="M1451.9345,-71.8314C1445.715,-63.5386 1438.2288,-53.557 1431.401,-44.4533"/>
<polygon fill="#000000" stroke="#000000" points="1434.171,-42.3133 1425.371,-36.4133 1428.571,-46.5133 1434.171,-42.3133"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_barrel_shifter.vhdl -->
<g id="node19" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_barrel_shifter.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="1292.7513,-108 1146.3707,-108 1146.3707,-104 1142.3707,-104 1142.3707,-100 1146.3707,-100 1146.3707,-80 1142.3707,-80 1142.3707,-76 1146.3707,-76 1146.3707,-72 1292.7513,-72 1292.7513,-108"/>
<polyline fill="none" stroke="#0047ab" points="1146.3707,-104 1150.3707,-104 1150.3707,-100 1146.3707,-100 "/>
<polyline fill="none" stroke="#0047ab" points="1146.3707,-80 1150.3707,-80 1150.3707,-76 1146.3707,-76 "/>
<text text-anchor="middle" x="1219.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_barrel_shifter.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_barrel_shifter.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\barrel_shifter.vhdl -->
<g id="edge18" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_barrel_shifter.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\barrel_shifter.vhdl</title>
<path fill="none" stroke="#000000" d="M1229.4023,-71.8314C1233.7567,-63.7925 1238.9708,-54.1666 1243.7779,-45.2918"/>
<polygon fill="#000000" stroke="#000000" points="1246.9018,-46.8732 1248.5871,-36.4133 1240.7467,-43.5392 1246.9018,-46.8732"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_condition.vhdl -->
<g id="node20" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_condition.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="1128.096,-108 1007.026,-108 1007.026,-104 1003.026,-104 1003.026,-100 1007.026,-100 1007.026,-80 1003.026,-80 1003.026,-76 1007.026,-76 1007.026,-72 1128.096,-72 1128.096,-108"/>
<polyline fill="none" stroke="#0047ab" points="1007.026,-104 1011.026,-104 1011.026,-100 1007.026,-100 "/>
<polyline fill="none" stroke="#0047ab" points="1007.026,-80 1011.026,-80 1011.026,-76 1007.026,-76 "/>
<text text-anchor="middle" x="1067.561" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_condition.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_condition.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\condition.vhdl -->
<g id="edge19" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_condition.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\condition.vhdl</title>
<path fill="none" stroke="#000000" d="M1070.0844,-71.8314C1071.1539,-64.131 1072.4257,-54.9743 1073.6142,-46.4166"/>
<polygon fill="#000000" stroke="#000000" points="1077.0946,-46.7997 1075.0036,-36.4133 1070.1611,-45.8367 1077.0946,-46.7997"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_decode.vhdl -->
<g id="node21" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_decode.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="1001.9922,-180 891.1298,-180 891.1298,-176 887.1298,-176 887.1298,-172 891.1298,-172 891.1298,-152 887.1298,-152 887.1298,-148 891.1298,-148 891.1298,-144 1001.9922,-144 1001.9922,-180"/>
<polyline fill="none" stroke="#0047ab" points="891.1298,-176 895.1298,-176 895.1298,-172 891.1298,-172 "/>
<polyline fill="none" stroke="#0047ab" points="891.1298,-152 895.1298,-152 895.1298,-148 891.1298,-148 "/>
<text text-anchor="middle" x="946.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_decode.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_decode.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\decode.vhdl -->
<g id="edge20" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_decode.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\decode.vhdl</title>
<path fill="none" stroke="#000000" d="M945.804,-143.8314C945.4831,-136.131 945.1016,-126.9743 944.745,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="948.2416,-118.2589 944.3282,-108.4133 941.2477,-118.5503 948.2416,-118.2589"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_delay.vhdl -->
<g id="node22" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_delay.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="508.0347,-180 409.0873,-180 409.0873,-176 405.0873,-176 405.0873,-172 409.0873,-172 409.0873,-152 405.0873,-152 405.0873,-148 409.0873,-148 409.0873,-144 508.0347,-144 508.0347,-180"/>
<polyline fill="none" stroke="#0047ab" points="409.0873,-176 413.0873,-176 413.0873,-172 409.0873,-172 "/>
<polyline fill="none" stroke="#0047ab" points="409.0873,-152 413.0873,-152 413.0873,-148 409.0873,-148 "/>
<text text-anchor="middle" x="458.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_delay.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_delay.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\delay.vhdl -->
<g id="edge21" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_delay.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\delay.vhdl</title>
<path fill="none" stroke="#000000" d="M453.2618,-143.8314C450.9912,-136.0463 448.2864,-126.7729 445.767,-118.1347"/>
<polygon fill="#000000" stroke="#000000" points="449.0916,-117.0332 442.9315,-108.4133 442.3716,-118.9933 449.0916,-117.0332"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_execute.vhdl -->
<g id="node23" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_execute.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="1415.6002,-180 1301.5218,-180 1301.5218,-176 1297.5218,-176 1297.5218,-172 1301.5218,-172 1301.5218,-152 1297.5218,-152 1297.5218,-148 1301.5218,-148 1301.5218,-144 1415.6002,-144 1415.6002,-180"/>
<polyline fill="none" stroke="#0047ab" points="1301.5218,-176 1305.5218,-176 1305.5218,-172 1301.5218,-172 "/>
<polyline fill="none" stroke="#0047ab" points="1301.5218,-152 1305.5218,-152 1305.5218,-148 1301.5218,-148 "/>
<text text-anchor="middle" x="1358.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_execute.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_execute.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\execute.vhdl -->
<g id="edge22" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_execute.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\execute.vhdl</title>
<path fill="none" stroke="#000000" d="M1358.561,-143.8314C1358.561,-136.131 1358.561,-126.9743 1358.561,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="1362.0611,-118.4132 1358.561,-108.4133 1355.0611,-118.4133 1362.0611,-118.4132"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_fetch.vhdl -->
<g id="node24" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_fetch.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="758.4263,-180 662.6957,-180 662.6957,-176 658.6957,-176 658.6957,-172 662.6957,-172 662.6957,-152 658.6957,-152 658.6957,-148 662.6957,-148 662.6957,-144 758.4263,-144 758.4263,-180"/>
<polyline fill="none" stroke="#0047ab" points="662.6957,-176 666.6957,-176 666.6957,-172 662.6957,-172 "/>
<polyline fill="none" stroke="#0047ab" points="662.6957,-152 666.6957,-152 666.6957,-148 662.6957,-148 "/>
<text text-anchor="middle" x="710.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_fetch.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_fetch.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\fetch.vhdl -->
<g id="edge23" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_fetch.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\fetch.vhdl</title>
<path fill="none" stroke="#000000" d="M710.561,-143.8314C710.561,-136.131 710.561,-126.9743 710.561,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="714.0611,-118.4132 710.561,-108.4133 707.0611,-118.4133 714.0611,-118.4132"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_gpio.vhdl -->
<g id="node25" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_gpio.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="391.5348,-180 299.5872,-180 299.5872,-176 295.5872,-176 295.5872,-172 299.5872,-172 299.5872,-152 295.5872,-152 295.5872,-148 299.5872,-148 299.5872,-144 391.5348,-144 391.5348,-180"/>
<polyline fill="none" stroke="#0047ab" points="299.5872,-176 303.5872,-176 303.5872,-172 299.5872,-172 "/>
<polyline fill="none" stroke="#0047ab" points="299.5872,-152 303.5872,-152 303.5872,-148 299.5872,-148 "/>
<text text-anchor="middle" x="345.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_gpio.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_gpio.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\gpio.vhdl -->
<g id="edge24" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_gpio.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\gpio.vhdl</title>
<path fill="none" stroke="#000000" d="M306.9526,-143.8314C285.9611,-133.953 259.877,-121.6781 237.9201,-111.3455"/>
<polygon fill="#000000" stroke="#000000" points="239.3281,-108.1399 228.7896,-107.0487 236.3475,-114.4736 239.3281,-108.1399"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_overture.vhdl -->
<g id="node26" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_overture.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="882.922,-252 766.2,-252 766.2,-248 762.2,-248 762.2,-244 766.2,-244 766.2,-224 762.2,-224 762.2,-220 766.2,-220 766.2,-216 882.922,-216 882.922,-252"/>
<polyline fill="none" stroke="#0047ab" points="766.2,-248 770.2,-248 770.2,-244 766.2,-244 "/>
<polyline fill="none" stroke="#0047ab" points="766.2,-224 770.2,-224 770.2,-220 766.2,-220 "/>
<text text-anchor="middle" x="824.561" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_overture.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_overture.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\overture.vhdl -->
<g id="edge25" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_overture.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\overture.vhdl</title>
<path fill="none" stroke="#000000" d="M824.561,-215.8314C824.561,-208.131 824.561,-198.9743 824.561,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="828.0611,-190.4132 824.561,-180.4133 821.0611,-190.4133 828.0611,-190.4132"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_ram.vhdl -->
<g id="node27" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_ram.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="89.1831,-180 -.0611,-180 -.0611,-176 -4.0611,-176 -4.0611,-172 -.0611,-172 -.0611,-152 -4.0611,-152 -4.0611,-148 -.0611,-148 -.0611,-144 89.1831,-144 89.1831,-180"/>
<polyline fill="none" stroke="#0047ab" points="-.0611,-176 3.9389,-176 3.9389,-172 -.0611,-172 "/>
<polyline fill="none" stroke="#0047ab" points="-.0611,-152 3.9389,-152 3.9389,-148 -.0611,-148 "/>
<text text-anchor="middle" x="44.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_ram.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_ram.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\ram.vhdl -->
<g id="edge26" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_ram.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\ram.vhdl</title>
<path fill="none" stroke="#000000" d="M57.4305,-143.8314C63.2445,-135.6232 70.2306,-125.7606 76.6256,-116.7323"/>
<polygon fill="#000000" stroke="#000000" points="79.5941,-118.5966 82.5183,-108.4133 73.882,-114.5505 79.5941,-118.5966"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_registers.vhdl -->
<g id="node28" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_registers.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="644.7458,-180 526.3762,-180 526.3762,-176 522.3762,-176 522.3762,-172 526.3762,-172 526.3762,-152 522.3762,-152 522.3762,-148 526.3762,-148 526.3762,-144 644.7458,-144 644.7458,-180"/>
<polyline fill="none" stroke="#0047ab" points="526.3762,-176 530.3762,-176 530.3762,-172 526.3762,-172 "/>
<polyline fill="none" stroke="#0047ab" points="526.3762,-152 530.3762,-152 530.3762,-148 526.3762,-148 "/>
<text text-anchor="middle" x="585.561" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_registers.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_registers.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\overture\registers.vhdl -->
<g id="edge27" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_registers.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\overture\registers.vhdl</title>
<path fill="none" stroke="#000000" d="M587.8321,-143.8314C588.7946,-136.131 589.9392,-126.9743 591.0089,-118.4166"/>
<polygon fill="#000000" stroke="#000000" points="594.4919,-118.7702 592.2593,-108.4133 587.5459,-117.9019 594.4919,-118.7702"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_soc_io.vhdl -->
<g id="node29" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_soc_io.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="192.5347,-252 86.5873,-252 86.5873,-248 82.5873,-248 82.5873,-244 86.5873,-244 86.5873,-224 82.5873,-224 82.5873,-220 86.5873,-220 86.5873,-216 192.5347,-216 192.5347,-252"/>
<polyline fill="none" stroke="#0047ab" points="86.5873,-248 90.5873,-248 90.5873,-244 86.5873,-244 "/>
<polyline fill="none" stroke="#0047ab" points="86.5873,-224 90.5873,-224 90.5873,-220 86.5873,-220 "/>
<text text-anchor="middle" x="139.561" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_soc_io.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_soc_io.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl -->
<g id="edge28" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_soc_io.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\peripherals\soc_io.vhdl</title>
<path fill="none" stroke="#000000" d="M142.3368,-215.8314C143.5132,-208.131 144.9121,-198.9743 146.2196,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="149.6974,-190.8272 147.7479,-180.4133 142.7777,-189.7699 149.6974,-190.8272"/>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_soc_top.vhdl -->
<g id="node30" class="node">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_soc_top.vhdl</title>
<polygon fill="#d3d3d3" stroke="#0047ab" points="314.6002,-324 200.5218,-324 200.5218,-320 196.5218,-320 196.5218,-316 200.5218,-316 200.5218,-296 196.5218,-296 196.5218,-292 200.5218,-292 200.5218,-288 314.6002,-288 314.6002,-324"/>
<polyline fill="none" stroke="#0047ab" points="200.5218,-320 204.5218,-320 204.5218,-316 200.5218,-316 "/>
<polyline fill="none" stroke="#0047ab" points="200.5218,-296 204.5218,-296 204.5218,-292 200.5218,-292 "/>
<text text-anchor="middle" x="257.561" y="-301.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">tb_soc_top.vhdl</text>
</g>
<!-- c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\testbench\tb_soc_top.vhdl&#45;&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k&#45;baseboard\examples\04_simple_cpu\src\soc_top.vhdl -->
<g id="edge29" class="edge">
<title>c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\testbench\tb_soc_top.vhdl-&gt;c:\Users\pasca\OneDrive\Dokumente\Elektronik\Projekte\t9k-baseboard\examples\04_simple_cpu\src\soc_top.vhdl</title>
<path fill="none" stroke="#000000" d="M257.561,-287.8314C257.561,-280.131 257.561,-270.9743 257.561,-262.4166"/>
<polygon fill="#000000" stroke="#000000" points="261.0611,-262.4132 257.561,-252.4133 254.0611,-262.4133 261.0611,-262.4132"/>
</g>
</g>
<style xmlns="" class="darkreader darkreader--fallback">html, body, body :not(iframe) {
    background-color: var(--darkreader-background-ffffff, #181a1b) !important;
    border-color: var(--darkreader-border-404040, #776e62) !important;
    color: var(--darkreader-text-000000, #e8e6e3) !important;
}
div[style*="background-color: rgb(135, 135, 135)"] {
    background-color: #878787 !important;
}</style></svg>