[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29095       tick       3933152       1774366       1721120       3933152 
      2  29095       tick       5367028       2522253       2497962       5367028 
      3  29095       tick       5362684       2522745       2501810       5362684 
      4  29095       tick       5365972       2520012       2498009       5365972 
      5  29095       tick       5376694       2525119       2509546       5376694 
      6  29095       tick       5362304       2519617       2502658       5362304 
      7  29095       tick       5363907       2520647       2495838       5363907 
      8  29095       tick       5372689       2525432       2498945       5372689 
      9  29095       tick       5357722       2518002       2502608       5357722 
     10  29095       tick       5360851       2521207       2493465       5360851 
     11  29095       tick       5354786       2519142       2501876       5354786 
     12  29095       tick       5355091       2518231       2495175       5355091 
     13  29095       tick       5381504       2527202       2504361       5381504 
     14  29095       tick       5359462       2519239       2498760       5359462 
     15  29095       tick       5364023       2522158       2499112       5364023 
     16  29095       tick       5366257       2524068       2504442       5366257 
     17  29095       tick       5366526       2522455       2501657       5366526 
     18  29095       tick       5372366       2525052       2499522       5372366 
     19  29095       exit        926412        435792        431100        926412 
