// Seed: 3581913577
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    output tri0 id_5
);
  assign id_2 = -1;
  tri1 id_7;
  rtran (1'b0);
  wire id_8;
  integer id_9 (
      1 - id_0,
      id_10,
      (id_11),
      id_10,
      id_7,
      id_2,
      -1,
      id_4,
      (1)
  );
  supply1 id_12 = -1 / -1'h0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6,
    input wire id_7,
    input wor id_8,
    id_40,
    input uwire id_9,
    output supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire void id_14,
    input tri id_15,
    input wor id_16,
    output wor id_17,
    output wire id_18,
    input wire id_19,
    output wire id_20,
    input tri0 id_21,
    input supply0 id_22,
    input tri1 id_23,
    output wand id_24,
    input uwire id_25,
    input tri0 id_26,
    output wor id_27,
    input supply1 id_28,
    output wire id_29,
    input wor id_30,
    input supply0 id_31,
    input supply0 id_32,
    input supply1 id_33,
    output supply1 id_34,
    output wire id_35,
    input uwire id_36,
    input wor id_37,
    input uwire id_38
);
  tri id_41 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_17,
      id_34,
      id_33,
      id_27
  );
  assign modCall_1.id_0 = 0;
endmodule
