// Seed: 792109610
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  assign module_1.id_5 = 0;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd2
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  inout wire id_3;
  inout wire _id_2;
  input wire id_1;
  logic [id_2 : 1  -  -1] id_5 = id_1 == id_1;
endmodule
