# ASIC-Language-Compile
This is just a trial to design a compiler for converting language to Verilog Syntax
