;redcode
;assert 1
	SPL 0, <-2
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #-51, #-20
	DAT <-127, <100
	CMP -100, -100
	SUB <800, @17
	SUB -207, <-128
	JMP 100, 300
	SUB -12, @-10
	SLT -721, 5
	ADD -117, <-50
	MOV -12, @-10
	SUB @197, 106
	JMN <-127, 100
	SLT 20, @12
	JMN <-127, 100
	SUB -217, <-138
	SPL <126, #106
	SPL <126, #106
	SPL -1, 23
	SUB @226, @166
	SUB 0, -0
	SUB -100, -100
	JMN <-127, 100
	JMP -700, -100
	JMN <-127, 100
	JMP -700, -100
	JMN <-127, 100
	SUB -207, <-128
	JMN <-127, 100
	JMN <-127, 100
	DAT <-127, <100
	CMP -207, <-128
	JMN <-127, 100
	SUB #172, @500
	SPL -100, -100
	SPL -100, -100
	JMN -127, #100
	JMN -127, #100
	SUB -12, @-10
	JMP 100, 300
	JMN -127, #100
	CMP #40, 800
	DAT <-127, <100
	SUB @226, @166
	JMN -127, #100
	SUB 20, @12
	CMP -217, <-138
	MOV -1, <-20
	JMP 100, 300
