<?xml version="1.0" encoding="UTF-8"?>
<Module name="tangprimer20k_step3" Register="2" Lut="17" T_Register="4048(2)" T_Alu="220(0)" T_Lut="4211(17)" T_Bsram="4(0)" T_Ssram="120(0)">
 <SubModule name="u_pll"/>
 <SubModule name="u_pll50"/>
 <SubModule name="u_cz80" Register="38" Lut="18" T_Register="397(38)" T_Alu="81(0)" T_Lut="1779(18)">
  <SubModule name="u_cz80_inst" Register="24" Lut="59" T_Register="359(24)" T_Alu="81(0)" T_Lut="1761(59)">
   <SubModule name="u_cz80" Register="207" Alu="70" Lut="1171" T_Register="335(207)" T_Alu="81(70)" T_Lut="1702(1171)">
    <SubModule name="u_mcode" Lut="217" T_Lut="217(217)"/>
    <SubModule name="u_alu" Alu="11" Lut="11" T_Alu="11(11)" T_Lut="11(11)"/>
    <SubModule name="u_regs" Register="128" Lut="303" T_Register="128(128)" T_Lut="303(303)"/>
   </SubModule>
  </SubModule>
 </SubModule>
 <SubModule name="u_test_controller" Register="329" Alu="14" Lut="183" T_Register="329(329)" T_Alu="14(14)" T_Lut="183(183)"/>
 <SubModule name="u_uart" Register="2" Lut="2" T_Register="28(2)" T_Lut="35(2)">
  <SubModule name="u_uart" Register="26" Lut="33" T_Register="26(26)" T_Lut="33(33)"/>
 </SubModule>
 <SubModule name="u_rom" Register="9" Lut="165" T_Register="9(9)" T_Lut="165(165)"/>
 <SubModule name="u_ram" Register="2" Lut="12" Bsram="4" T_Register="2(2)" T_Lut="12(12)" T_Bsram="4(4)"/>
 <SubModule name="u_sdram" Register="129" Lut="4" T_Register="3281(129)" T_Alu="125(0)" T_Lut="2020(4)" T_Ssram="120(0)">
  <SubModule name="u_ddr3_controller" Register="3152" Alu="125" Lut="2016" Ssram="120" T_Register="3152(3152)" T_Alu="125(125)" T_Lut="2016(2016)" T_Ssram="120(120)"/>
 </SubModule>
</Module>
