// Seed: 1773203549
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  output id_1;
  always @(1);
  logic id_3;
  type_0 id_4 (
      .id_0(1),
      .id_1(1)
  );
endmodule
