Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 11 17:37:26 2023
| Host         : DESKTOP-MATTHIJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                       Violations  
------  --------  --------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.244        0.000                      0                  198        0.202        0.000                      0                  198        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz       12.244        0.000                      0                  198        0.202        0.000                      0                  198        9.500        0.000                       0                   111  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz                     
(none)             clkfbout_clk_50hz                     
(none)                                clk_out1_clk_50hz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack       12.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 4.613ns (59.413%)  route 3.151ns (40.587%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.485    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.602    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.925 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.925    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_6
    SLICE_X84Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.589    18.568    w_CLOCK_OUT1
    SLICE_X84Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[29]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)        0.109    19.169    p_STATE_MACHINE.v_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.756ns  (logic 4.605ns (59.371%)  route 3.151ns (40.629%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.485    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.602    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.917 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.917    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_4
    SLICE_X84Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.589    18.568    w_CLOCK_OUT1
    SLICE_X84Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[31]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)        0.109    19.169    p_STATE_MACHINE.v_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.328ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.680ns  (logic 4.529ns (58.969%)  route 3.151ns (41.031%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.485    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.602    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.841 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.841    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_5
    SLICE_X84Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.589    18.568    w_CLOCK_OUT1
    SLICE_X84Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[30]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)        0.109    19.169    p_STATE_MACHINE.v_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                 12.328    

Slack (MET) :             12.348ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 4.509ns (58.862%)  route 3.151ns (41.138%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.485    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.602 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.602    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_0
    SLICE_X84Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.821 r  p_STATE_MACHINE.v_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.821    p_STATE_MACHINE.v_COUNTER_reg[28]_i_1_n_7
    SLICE_X84Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.589    18.568    w_CLOCK_OUT1
    SLICE_X84Y136        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[28]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X84Y136        FDRE (Setup_fdre_C_D)        0.109    19.169    p_STATE_MACHINE.v_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 12.348    

Slack (MET) :             12.361ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 4.496ns (58.792%)  route 3.151ns (41.208%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.485    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.808 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.808    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_6
    SLICE_X84Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.589    18.568    w_CLOCK_OUT1
    SLICE_X84Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[25]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X84Y135        FDRE (Setup_fdre_C_D)        0.109    19.169    p_STATE_MACHINE.v_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                 12.361    

Slack (MET) :             12.369ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 4.488ns (58.749%)  route 3.151ns (41.251%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.485    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.800 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.800    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_4
    SLICE_X84Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.589    18.568    w_CLOCK_OUT1
    SLICE_X84Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[27]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X84Y135        FDRE (Setup_fdre_C_D)        0.109    19.169    p_STATE_MACHINE.v_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 12.369    

Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 4.412ns (58.334%)  route 3.151ns (41.666%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.485    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.724 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.724    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_5
    SLICE_X84Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.589    18.568    w_CLOCK_OUT1
    SLICE_X84Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[26]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X84Y135        FDRE (Setup_fdre_C_D)        0.109    19.169    p_STATE_MACHINE.v_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.543ns  (logic 4.392ns (58.224%)  route 3.151ns (41.776%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.485    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_0
    SLICE_X84Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.704 r  p_STATE_MACHINE.v_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.704    p_STATE_MACHINE.v_COUNTER_reg[24]_i_1_n_7
    SLICE_X84Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.589    18.568    w_CLOCK_OUT1
    SLICE_X84Y135        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[24]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X84Y135        FDRE (Setup_fdre_C_D)        0.109    19.169    p_STATE_MACHINE.v_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.530ns  (logic 4.379ns (58.152%)  route 3.151ns (41.848%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.691 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.691    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_6
    SLICE_X84Y134        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.588    18.567    w_CLOCK_OUT1
    SLICE_X84Y134        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[21]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.109    19.168    p_STATE_MACHINE.v_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.485ns  (required time - arrival time)
  Source:                 p_STATE_MACHINE.v_COUNTER_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_STATE_MACHINE.v_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 4.371ns (58.107%)  route 3.151ns (41.893%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.701    -0.839    w_CLOCK_OUT1
    SLICE_X84Y129        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  p_STATE_MACHINE.v_COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.650     0.329    p_STATE_MACHINE.v_COUNTER_reg[1]
    SLICE_X82Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.985 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000     0.985    FSM_sequential_r_SM_DISPLAY_reg[2]_i_54_n_0
    SLICE_X82Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.099 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.099    FSM_sequential_r_SM_DISPLAY_reg[2]_i_53_n_0
    SLICE_X82Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.213 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.213    FSM_sequential_r_SM_DISPLAY_reg[2]_i_52_n_0
    SLICE_X82Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.327 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.327    FSM_sequential_r_SM_DISPLAY_reg[2]_i_43_n_0
    SLICE_X82Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.441 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     1.441    FSM_sequential_r_SM_DISPLAY_reg[2]_i_27_n_0
    SLICE_X82Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.555 r  FSM_sequential_r_SM_DISPLAY_reg[2]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.555    FSM_sequential_r_SM_DISPLAY_reg[2]_i_34_n_0
    SLICE_X82Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.889 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_33/O[1]
                         net (fo=2, routed)           0.816     2.706    r_SM_DISPLAY1[26]
    SLICE_X83Y134        LUT2 (Prop_lut2_I1_O)        0.303     3.009 r  FSM_sequential_r_SM_DISPLAY[2]_i_21/O
                         net (fo=1, routed)           0.000     3.009    FSM_sequential_r_SM_DISPLAY[2]_i_21_n_0
    SLICE_X83Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.559 f  FSM_sequential_r_SM_DISPLAY_reg[2]_i_9/CO[3]
                         net (fo=34, routed)          1.685     5.243    FSM_sequential_r_SM_DISPLAY_reg[2]_i_9_n_0
    SLICE_X84Y129        LUT2 (Prop_lut2_I1_O)        0.124     5.367 r  p_STATE_MACHINE.v_COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     5.367    p_STATE_MACHINE.v_COUNTER[0]_i_6_n_0
    SLICE_X84Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.900 r  p_STATE_MACHINE.v_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.900    p_STATE_MACHINE.v_COUNTER_reg[0]_i_2_n_0
    SLICE_X84Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.017 r  p_STATE_MACHINE.v_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.017    p_STATE_MACHINE.v_COUNTER_reg[4]_i_1_n_0
    SLICE_X84Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.134 r  p_STATE_MACHINE.v_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.134    p_STATE_MACHINE.v_COUNTER_reg[8]_i_1_n_0
    SLICE_X84Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.251 r  p_STATE_MACHINE.v_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.251    p_STATE_MACHINE.v_COUNTER_reg[12]_i_1_n_0
    SLICE_X84Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.368 r  p_STATE_MACHINE.v_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    p_STATE_MACHINE.v_COUNTER_reg[16]_i_1_n_0
    SLICE_X84Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.683 r  p_STATE_MACHINE.v_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.683    p_STATE_MACHINE.v_COUNTER_reg[20]_i_1_n_4
    SLICE_X84Y134        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.588    18.567    w_CLOCK_OUT1
    SLICE_X84Y134        FDRE                                         r  p_STATE_MACHINE.v_COUNTER_reg[23]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X84Y134        FDRE (Setup_fdre_C_D)        0.109    19.168    p_STATE_MACHINE.v_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 12.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X86Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/count_reg[2]/Q
                         net (fo=11, routed)          0.121    -0.305    I2C_CONTROLLER/count[2]
    SLICE_X87Y136        LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  I2C_CONTROLLER/count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    I2C_CONTROLLER/count_0[5]
    SLICE_X87Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X87Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[5]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X87Y136        FDRE (Hold_fdre_C_D)         0.092    -0.462    I2C_CONTROLLER/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X86Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/count_reg[2]/Q
                         net (fo=11, routed)          0.120    -0.306    I2C_CONTROLLER/count[2]
    SLICE_X87Y136        LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  I2C_CONTROLLER/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    I2C_CONTROLLER/count_0[1]
    SLICE_X87Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X87Y136        FDRE                                         r  I2C_CONTROLLER/count_reg[1]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X87Y136        FDRE (Hold_fdre_C_D)         0.091    -0.463    I2C_CONTROLLER/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.635%)  route 0.155ns (52.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.591    -0.573    w_CLOCK_OUT1
    SLICE_X86Y128        FDSE                                         r  r_DATA_WR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  r_DATA_WR_reg[7]/Q
                         net (fo=2, routed)           0.155    -0.277    I2C_CONTROLLER/D[7]
    SLICE_X87Y129        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.861    -0.811    I2C_CONTROLLER/clk_out1
    SLICE_X87Y129        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[7]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X87Y129        FDRE (Hold_fdre_C_D)         0.076    -0.482    I2C_CONTROLLER/data_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DATA_WR_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    w_CLOCK_OUT1
    SLICE_X85Y128        FDRE                                         r  r_COM_COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  r_COM_COUNTER_reg[4]/Q
                         net (fo=10, routed)          0.161    -0.272    r_COM_COUNTER_reg[4]
    SLICE_X86Y128        LUT6 (Prop_lut6_I4_O)        0.045    -0.227 r  g0_b7/O
                         net (fo=1, routed)           0.000    -0.227    g0_b7_n_0
    SLICE_X86Y128        FDSE                                         r  r_DATA_WR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.860    -0.812    w_CLOCK_OUT1
    SLICE_X86Y128        FDSE                                         r  r_DATA_WR_reg[7]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X86Y128        FDSE (Hold_fdse_C_D)         0.092    -0.445    r_DATA_WR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.493%)  route 0.168ns (47.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X86Y135        FDRE                                         r  I2C_CONTROLLER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/count_reg[0]/Q
                         net (fo=10, routed)          0.168    -0.258    I2C_CONTROLLER/count[0]
    SLICE_X88Y136        LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000    -0.213    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C
                         clock pessimism              0.253    -0.552    
    SLICE_X88Y136        FDRE (Hold_fdre_C_D)         0.120    -0.432    I2C_CONTROLLER/stretch_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.022%)  route 0.172ns (54.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.591    -0.573    w_CLOCK_OUT1
    SLICE_X86Y127        FDSE                                         r  r_DATA_WR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  r_DATA_WR_reg[5]/Q
                         net (fo=2, routed)           0.172    -0.260    I2C_CONTROLLER/D[5]
    SLICE_X89Y129        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.861    -0.811    I2C_CONTROLLER/clk_out1
    SLICE_X89Y129        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[5]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X89Y129        FDRE (Hold_fdre_C_D)         0.070    -0.488    I2C_CONTROLLER/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DATA_WR_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.254%)  route 0.170ns (47.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    w_CLOCK_OUT1
    SLICE_X85Y127        FDRE                                         r  r_COM_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  r_COM_COUNTER_reg[3]/Q
                         net (fo=10, routed)          0.170    -0.263    r_COM_COUNTER_reg[3]
    SLICE_X86Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.218 r  g0_b2/O
                         net (fo=1, routed)           0.000    -0.218    g0_b2_n_0
    SLICE_X86Y127        FDSE                                         r  r_DATA_WR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.859    -0.813    w_CLOCK_OUT1
    SLICE_X86Y127        FDSE                                         r  r_DATA_WR_reg[2]/C
                         clock pessimism              0.275    -0.538    
    SLICE_X86Y127        FDSE (Hold_fdse_C_D)         0.091    -0.447    r_DATA_WR_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 r_DATA_WR_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.811%)  route 0.167ns (54.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.591    -0.573    w_CLOCK_OUT1
    SLICE_X86Y128        FDSE                                         r  r_DATA_WR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  r_DATA_WR_reg[1]/Q
                         net (fo=2, routed)           0.167    -0.265    I2C_CONTROLLER/D[1]
    SLICE_X88Y129        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.861    -0.811    I2C_CONTROLLER/clk_out1
    SLICE_X88Y129        FDRE                                         r  I2C_CONTROLLER/data_tx_reg[1]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X88Y129        FDRE (Hold_fdre_C_D)         0.063    -0.495    I2C_CONTROLLER/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            I2C_CONTROLLER/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.746%)  route 0.181ns (49.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.592    -0.572    I2C_CONTROLLER/clk_out1
    SLICE_X86Y129        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  I2C_CONTROLLER/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.181    -0.251    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[4]
    SLICE_X88Y130        LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  I2C_CONTROLLER/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    I2C_CONTROLLER/bit_cnt[2]_i_1_n_0
    SLICE_X88Y130        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.862    -0.810    I2C_CONTROLLER/clk_out1
    SLICE_X88Y130        FDRE                                         r  I2C_CONTROLLER/bit_cnt_reg[2]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.120    -0.437    I2C_CONTROLLER/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 r_COM_COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_DATA_WR_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.553%)  route 0.175ns (48.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.590    -0.574    w_CLOCK_OUT1
    SLICE_X85Y127        FDRE                                         r  r_COM_COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  r_COM_COUNTER_reg[0]/Q
                         net (fo=10, routed)          0.175    -0.258    r_COM_COUNTER_reg[0]
    SLICE_X86Y127        LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  g0_b5/O
                         net (fo=1, routed)           0.000    -0.213    g0_b5_n_0
    SLICE_X86Y127        FDSE                                         r  r_DATA_WR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.859    -0.813    w_CLOCK_OUT1
    SLICE_X86Y127        FDSE                                         r  r_DATA_WR_reg[5]/C
                         clock pessimism              0.275    -0.538    
    SLICE_X86Y127        FDSE (Hold_fdse_C_D)         0.092    -0.446    r_DATA_WR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y128    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y129    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y131    p_STATE_MACHINE.v_COUNTER_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y131    p_STATE_MACHINE.v_COUNTER_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y132    p_STATE_MACHINE.v_COUNTER_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X84Y132    p_STATE_MACHINE.v_COUNTER_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y128    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y128    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y129    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y129    p_STATE_MACHINE.v_COUNTER_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y131    p_STATE_MACHINE.v_COUNTER_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y131    p_STATE_MACHINE.v_COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y128    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y128    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X83Y128    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y129    p_STATE_MACHINE.v_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y129    p_STATE_MACHINE.v_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y131    p_STATE_MACHINE.v_COUNTER_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y131    p_STATE_MACHINE.v_COUNTER_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.452ns  (logic 4.432ns (59.471%)  route 3.020ns (40.529%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.703    -0.837    I2C_CONTROLLER/clk_out1
    SLICE_X86Y129        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y129        FDRE (Prop_fdre_C_Q)         0.419    -0.418 r  I2C_CONTROLLER/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.901     0.483    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[8]
    SLICE_X88Y132        LUT4 (Prop_lut4_I2_O)        0.325     0.808 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_1/O
                         net (fo=1, routed)           2.119     2.927    o_oled_sda_OBUF
    F5                   OBUFT (Prop_obuft_I_O)       3.688     6.615 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     6.615    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 4.147ns (59.807%)  route 2.787ns (40.193%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.707    -0.833    I2C_CONTROLLER/clk_out1
    SLICE_X86Y132        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.970     0.593    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I0_O)        0.124     0.717 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.817     2.534    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     6.101 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.101    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.010ns (53.360%)  route 0.883ns (46.640%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.597    -0.567    I2C_CONTROLLER/clk_out1
    SLICE_X86Y135        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.223    -0.203    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X86Y135        LUT2 (Prop_lut2_I1_O)        0.045    -0.158 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.660     0.502    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.326 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.326    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.033ns (50.419%)  route 1.016ns (49.581%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.595    -0.569    I2C_CONTROLLER/clk_out1
    SLICE_X88Y132        FDRE                                         r  I2C_CONTROLLER/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  I2C_CONTROLLER/data_clk_prev_reg/Q
                         net (fo=7, routed)           0.187    -0.218    I2C_CONTROLLER/data_clk_prev
    SLICE_X88Y132        LUT4 (Prop_lut4_I2_O)        0.045    -0.173 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.828     0.656    o_oled_sda_TRI
    F5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.480 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.480    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50hz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.054ns  (logic 1.621ns (53.065%)  route 1.434ns (46.935%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.434     2.930    I2C_CONTROLLER/data0
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124     3.054 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     3.054    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         1.591    -1.430    I2C_CONTROLLER/clk_out1
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.309ns (36.066%)  route 0.549ns (63.934%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.549     0.813    I2C_CONTROLLER/data0
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.045     0.858 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     0.858    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=109, routed)         0.867    -0.805    I2C_CONTROLLER/clk_out1
    SLICE_X88Y136        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





