[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/BPU"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BPU|BPU>io_predict",
    "sources":[
      "~BPU|BPU>io_IF_inst",
      "~BPU|BPU>io_IF_pc"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BPU|BPU>io_predict_miss",
    "sources":[
      "~BPU|BPU>io_EXE_op",
      "~BPU|BPU>io_alu_out"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BPU|BPU>io_BTB_miss",
    "sources":[
      "~BPU|BPU>io_jb_pc",
      "~BPU|BPU>io_EXE_op",
      "~BPU|BPU>io_EXE_pc"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BPU|BPU>io_next_pc",
    "sources":[
      "~BPU|BPU>io_jump",
      "~BPU|BPU>io_jb_pc",
      "~BPU|BPU>io_predict_miss",
      "~BPU|BPU>io_BTB_miss",
      "~BPU|BPU>io_predict",
      "~BPU|BPU>io_EXE_op",
      "~BPU|BPU>io_alu_out",
      "~BPU|BPU>io_IF_pc",
      "~BPU|BPU>io_IF_inst",
      "~BPU|BPU>io_EXE_pc"
    ]
  }
]