// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( a, b, out );

//-----------------------------------------------------------------


// Design a module that implements a NAND gate

module not_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out

not_gate( a, b, out );

//-----------------------------------------------------------------


// Design a module that implements a NOR gate

module nor_gate( 
    input a, 
    input b, 
    output out );

    // assign the NOR of a and b to out

nor_gate( a, b, out );

//-----------------------------------------------------------------


// Design a module that implements a XOR gate

module xor_gate( 
    input a, 
    input b, 
    output out );

    // assign the XOR of a and b to outendmodule
