("1_bit_cell_SA:/\t1_bit_cell_SA VerilogA schematic" (("open" (nil hierarchy "/{VerilogA 1_bit_cell_SA schematic }:a"))) (((-4.71875 -6.24375) (10.64375 5.725)) "a" "Schematics" 20))("test1:/\ttest1 VerilogA schematic" (("open" (nil hierarchy "/{VerilogA test1 schematic }:a"))) (((-17.85 -20.58125) (20.0 -2.41875)) "a" "Schematics" 35))("ReRAM_Cell:/\tReRAM_Cell VerilogA symbol" (("open" (nil hierarchy "/{VerilogA ReRAM_Cell symbol }:a"))) (((-0.1375 -1.0125) (2.075 0.725)) "a" "Symbol" 27))("ReRam_cell:/\tReRam_cell sai schematic" (("open" (nil hierarchy "/{sai ReRam_cell schematic }:a"))) (((-2.90625 -1.80625) (1.74375 1.8125)) "a" "Schematics" 24))("ReRAM_Cell:/\tReRAM_Cell VerilogA schematic" (("open" (nil hierarchy "/{VerilogA ReRAM_Cell schematic }:a"))) (((-2.56875 -3.0625) (7.63125 2.00625)) "a" "Schematics" 23))("pwl_voltage_source:/\tpwl_voltage_source sai veriloga" (("open" (nil hierarchy "/{sai pwl_voltage_source veriloga }:a"))) nil)("PWL:/\tPWL VerilogA veriloga" (("open" (nil hierarchy "/{VerilogA PWL veriloga }:a"))) nil)("1_Bit_data:/\t1_Bit_data sai schematic" (("open" (nil hierarchy "/{sai 1_Bit_data schematic }:a"))) (((-29.6125 -15.8) (31.9875 14.8)) "a" "Schematics" 7))("test3:/\ttest3 sai schematic" (("open" (nil hierarchy "/{sai test3 schematic }:a"))) (((-5.31875 -1.0125) (5.39375 4.125)) "a" "Schematics" 37))("1_Bit_SA-copy:/\t1_Bit_SA-copy sai schematic" (("open" (nil hierarchy "/{sai 1_Bit_SA-copy schematic }:a"))) (((-4.18125 -2.00625) (4.18125 2.00625)) "a" "Schematics" 22))