<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="530pt" height="848pt"
 viewBox="0.00 0.00 530.00 848.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 844)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-844 526,-844 526,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 502,-8 502,-8 508,-8 514,-14 514,-20 514,-20 514,-820 514,-820 514,-826 508,-832 502,-832 502,-832 20,-832 20,-832 14,-832 8,-826 8,-820 8,-820 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="261" y="-816.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="261" y="-801.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=system.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 494,-16 494,-16 500,-16 506,-22 506,-28 506,-28 506,-774 506,-774 506,-780 500,-786 494,-786 494,-786 28,-786 28,-786 22,-786 16,-780 16,-774 16,-774 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="261" y="-770.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="261" y="-755.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu</title>
<g id="a_clust6"><a xlink:title="LFSTSize=1024&#10;LQEntries=68&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=72&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu.branchPred&#10;cacheLoadPorts=2&#10;cacheStorePorts=1&#10;checker=Null&#10;clk_domain=system.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=4&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=2&#10;decodeWidth=4&#10;decoder=system.cpu.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=16&#10;fetchQueueSize=16&#10;fetchToDecodeDelay=3&#10;fetchTrapLatency=1&#10;fetchWidth=4&#10;forwardComSize=5&#10;fuPool=system.cpu.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu.interrupts&#10;isa=system.cpu.isa&#10;issueToExecuteDelay=2&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=16&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=128&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=1&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=4&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=1&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu.tracer&#10;trapLatency=13&#10;wbWidth=4&#10;workload=system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 486,-24 486,-24 492,-24 498,-30 498,-36 498,-36 498,-416 498,-416 498,-422 492,-428 486,-428 486,-428 36,-428 36,-428 30,-428 24,-422 24,-416 24,-416 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="261" y="-412.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="261" y="-397.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmO3CPU</text>
</a>
</g>
</g>
<g id="clust36" class="cluster">
<title>cluster_system_cpu_icache</title>
<g id="a_clust36"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.icache.power_state&#10;prefetcher=system.cpu.icache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M306,-32C306,-32 468,-32 468,-32 474,-32 480,-38 480,-44 480,-44 480,-110 480,-110 480,-116 474,-122 468,-122 468,-122 306,-122 306,-122 300,-122 294,-116 294,-110 294,-110 294,-44 294,-44 294,-38 300,-32 306,-32"/>
<text text-anchor="middle" x="387" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="387" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust46" class="cluster">
<title>cluster_system_cpu_dcache</title>
<g id="a_clust46"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=4&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.dcache.power_state&#10;prefetcher=system.cpu.dcache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.dcache.replacement_policy&#10;&#13;esponse_latency=4&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=4&#10;tags=system.cpu.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=20&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M79,-32C79,-32 241,-32 241,-32 247,-32 253,-38 253,-44 253,-44 253,-110 253,-110 253,-116 247,-122 241,-122 241,-122 79,-122 79,-122 73,-122 67,-116 67,-110 67,-110 67,-44 67,-44 67,-38 73,-32 79,-32"/>
<text text-anchor="middle" x="160" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="160" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu_l2bus</title>
<g id="a_clust124"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu.l2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu.l2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M146,-162C146,-162 382,-162 382,-162 388,-162 394,-168 394,-174 394,-174 394,-240 394,-240 394,-246 388,-252 382,-252 382,-252 146,-252 146,-252 140,-252 134,-246 134,-240 134,-240 134,-174 134,-174 134,-168 140,-162 146,-162"/>
<text text-anchor="middle" x="264" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="264" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_system_cpu_l2cache</title>
<g id="a_clust127"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=9&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=46&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu.l2cache.power_state&#10;prefetcher=system.cpu.l2cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu.l2cache.replacement_policy&#10;&#13;esponse_latency=9&#10;sequential_access=false&#10;size=262144&#10;system=system&#10;tag_latency=9&#10;tags=system.cpu.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=20&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M100,-292C100,-292 262,-292 262,-292 268,-292 274,-298 274,-304 274,-304 274,-370 274,-370 274,-376 268,-382 262,-382 262,-382 100,-382 100,-382 94,-382 88,-376 88,-370 88,-370 88,-304 88,-304 88,-298 94,-292 100,-292"/>
<text text-anchor="middle" x="181" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="181" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust142" class="cluster">
<title>cluster_system_l3cache</title>
<g id="a_clust142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=30&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=64&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l3cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3cache.replacement_policy&#10;&#13;esponse_latency=30&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=30&#10;tags=system.l3cache.tags&#10;tgts_per_mshr=4&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=4&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M36,-436C36,-436 198,-436 198,-436 204,-436 210,-442 210,-448 210,-448 210,-514 210,-514 210,-520 204,-526 198,-526 198,-526 36,-526 36,-526 30,-526 24,-520 24,-514 24,-514 24,-448 24,-448 24,-442 30,-436 36,-436"/>
<text text-anchor="middle" x="117" y="-510.8" font-family="Arial" font-size="14.00" fill="#000000">l3cache </text>
<text text-anchor="middle" x="117" y="-495.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust148" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust148"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M54,-566C54,-566 290,-566 290,-566 296,-566 302,-572 302,-578 302,-578 302,-644 302,-644 302,-650 296,-656 290,-656 290,-656 54,-656 54,-656 48,-656 42,-650 42,-644 42,-644 42,-578 42,-578 42,-572 48,-566 54,-566"/>
<text text-anchor="middle" x="172" y="-640.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="172" y="-625.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust151" class="cluster">
<title>cluster_system_mem_ctrl</title>
<g id="a_clust151"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M230,-436C230,-436 283,-436 283,-436 289,-436 295,-442 295,-448 295,-448 295,-514 295,-514 295,-520 289,-526 283,-526 283,-526 230,-526 230,-526 224,-526 218,-520 218,-514 218,-514 218,-448 218,-448 218,-442 224,-436 230,-436"/>
<text text-anchor="middle" x="256.5" y="-510.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="256.5" y="-495.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M137.5,-740C137.5,-740 70.5,-740 70.5,-740 64.5,-740 58.5,-734 58.5,-728 58.5,-728 58.5,-716 58.5,-716 58.5,-710 64.5,-704 70.5,-704 70.5,-704 137.5,-704 137.5,-704 143.5,-704 149.5,-710 149.5,-716 149.5,-716 149.5,-728 149.5,-728 149.5,-734 143.5,-740 137.5,-740"/>
<text text-anchor="middle" x="104" y="-718.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M146,-610C146,-610 62,-610 62,-610 56,-610 50,-604 50,-598 50,-598 50,-586 50,-586 50,-580 56,-574 62,-574 62,-574 146,-574 146,-574 152,-574 158,-580 158,-586 158,-586 158,-598 158,-598 158,-604 152,-610 146,-610"/>
<text text-anchor="middle" x="104" y="-588.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M104,-703.74C104,-682.36 104,-645.69 104,-620.44"/>
<polygon fill="black" stroke="black" points="107.5,-620.4 104,-610.4 100.5,-620.4 107.5,-620.4"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node2" class="node">
<title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M478,-206C478,-206 416,-206 416,-206 410,-206 404,-200 404,-194 404,-194 404,-182 404,-182 404,-176 410,-170 416,-170 416,-170 478,-170 478,-170 484,-170 490,-176 490,-182 490,-182 490,-194 490,-194 490,-200 484,-206 478,-206"/>
<text text-anchor="middle" x="447" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node4" class="node">
<title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M459.5,-76C459.5,-76 412.5,-76 412.5,-76 406.5,-76 400.5,-70 400.5,-64 400.5,-64 400.5,-52 400.5,-52 400.5,-46 406.5,-40 412.5,-40 412.5,-40 459.5,-40 459.5,-40 465.5,-40 471.5,-46 471.5,-52 471.5,-52 471.5,-64 471.5,-64 471.5,-70 465.5,-76 459.5,-76"/>
<text text-anchor="middle" x="436" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M445.52,-169.74C443.68,-148.36 440.53,-111.69 438.36,-86.44"/>
<polygon fill="black" stroke="black" points="441.84,-86.06 437.5,-76.4 434.86,-86.66 441.84,-86.06"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node3" class="node">
<title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M111.5,-206C111.5,-206 44.5,-206 44.5,-206 38.5,-206 32.5,-200 32.5,-194 32.5,-194 32.5,-182 32.5,-182 32.5,-176 38.5,-170 44.5,-170 44.5,-170 111.5,-170 111.5,-170 117.5,-170 123.5,-176 123.5,-182 123.5,-182 123.5,-194 123.5,-194 123.5,-200 117.5,-206 111.5,-206"/>
<text text-anchor="middle" x="78" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M134.5,-76C134.5,-76 87.5,-76 87.5,-76 81.5,-76 75.5,-70 75.5,-64 75.5,-64 75.5,-52 75.5,-52 75.5,-46 81.5,-40 87.5,-40 87.5,-40 134.5,-40 134.5,-40 140.5,-40 146.5,-46 146.5,-52 146.5,-52 146.5,-64 146.5,-64 146.5,-70 140.5,-76 134.5,-76"/>
<text text-anchor="middle" x="111" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M82.45,-169.74C87.99,-148.27 97.5,-111.36 104.01,-86.1"/>
<polygon fill="black" stroke="black" points="107.41,-86.96 106.51,-76.4 100.63,-85.21 107.41,-86.96"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node5" class="node">
<title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M370,-76C370,-76 314,-76 314,-76 308,-76 302,-70 302,-64 302,-64 302,-52 302,-52 302,-46 308,-40 314,-40 314,-40 370,-40 370,-40 376,-40 382,-46 382,-52 382,-52 382,-64 382,-64 382,-70 376,-76 370,-76"/>
<text text-anchor="middle" x="342" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node7" class="node">
<title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M233,-76C233,-76 177,-76 177,-76 171,-76 165,-70 165,-64 165,-64 165,-52 165,-52 165,-46 171,-40 177,-40 177,-40 233,-40 233,-40 239,-40 245,-46 245,-52 245,-52 245,-64 245,-64 245,-70 239,-76 233,-76"/>
<text text-anchor="middle" x="205" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_l2bus_cpu_side_ports -->
<g id="node8" class="node">
<title>system_cpu_l2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M374,-206C374,-206 290,-206 290,-206 284,-206 278,-200 278,-194 278,-194 278,-182 278,-182 278,-176 284,-170 290,-170 290,-170 374,-170 374,-170 380,-170 386,-176 386,-182 386,-182 386,-194 386,-194 386,-200 380,-206 374,-206"/>
<text text-anchor="middle" x="332" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu_l2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge4" class="edge">
<title>system_cpu_l2bus_cpu_side_ports&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M334.13,-159.72C336.1,-134.52 338.97,-97.84 340.64,-76.4"/>
<polygon fill="black" stroke="black" points="330.64,-159.5 333.35,-169.74 337.62,-160.04 330.64,-159.5"/>
</g>
<!-- system_cpu_l2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge5" class="edge">
<title>system_cpu_l2bus_cpu_side_ports&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M307.57,-162.37C282.55,-137.16 244.29,-98.6 222.26,-76.4"/>
<polygon fill="black" stroke="black" points="305.34,-165.1 314.87,-169.74 310.31,-160.17 305.34,-165.1"/>
</g>
<!-- system_cpu_l2bus_mem_side_ports -->
<g id="node9" class="node">
<title>system_cpu_l2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M248,-206C248,-206 154,-206 154,-206 148,-206 142,-200 142,-194 142,-194 142,-182 142,-182 142,-176 148,-170 154,-170 154,-170 248,-170 248,-170 254,-170 260,-176 260,-182 260,-182 260,-194 260,-194 260,-200 254,-206 248,-206"/>
<text text-anchor="middle" x="201" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu_l2cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M253.5,-336C253.5,-336 206.5,-336 206.5,-336 200.5,-336 194.5,-330 194.5,-324 194.5,-324 194.5,-312 194.5,-312 194.5,-306 200.5,-300 206.5,-300 206.5,-300 253.5,-300 253.5,-300 259.5,-300 265.5,-306 265.5,-312 265.5,-312 265.5,-324 265.5,-324 265.5,-330 259.5,-336 253.5,-336"/>
<text text-anchor="middle" x="230" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_l2cache_cpu_side&#45;&gt;system_cpu_l2bus_mem_side_ports -->
<g id="edge6" class="edge">
<title>system_cpu_l2cache_cpu_side&#45;&gt;system_cpu_l2bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M223.82,-289.72C218.11,-264.52 209.8,-227.84 204.94,-206.4"/>
<polygon fill="black" stroke="black" points="220.47,-290.76 226.09,-299.74 227.29,-289.21 220.47,-290.76"/>
</g>
<!-- system_cpu_l2cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M164,-336C164,-336 108,-336 108,-336 102,-336 96,-330 96,-324 96,-324 96,-312 96,-312 96,-306 102,-300 108,-300 108,-300 164,-300 164,-300 170,-300 176,-306 176,-312 176,-312 176,-324 176,-324 176,-330 170,-336 164,-336"/>
<text text-anchor="middle" x="136" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3cache_cpu_side -->
<g id="node12" class="node">
<title>system_l3cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M189.5,-480C189.5,-480 142.5,-480 142.5,-480 136.5,-480 130.5,-474 130.5,-468 130.5,-468 130.5,-456 130.5,-456 130.5,-450 136.5,-444 142.5,-444 142.5,-444 189.5,-444 189.5,-444 195.5,-444 201.5,-450 201.5,-456 201.5,-456 201.5,-468 201.5,-468 201.5,-474 195.5,-480 189.5,-480"/>
<text text-anchor="middle" x="166" y="-458.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_l3cache_cpu_side&#45;&gt;system_cpu_l2cache_mem_side -->
<g id="edge7" class="edge">
<title>system_l3cache_cpu_side&#45;&gt;system_cpu_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M160.31,-434.06C154.23,-405.28 144.77,-360.53 139.63,-336.19"/>
<polygon fill="black" stroke="black" points="156.89,-434.81 162.38,-443.87 163.74,-433.36 156.89,-434.81"/>
</g>
<!-- system_l3cache_mem_side -->
<g id="node13" class="node">
<title>system_l3cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M100,-480C100,-480 44,-480 44,-480 38,-480 32,-474 32,-468 32,-468 32,-456 32,-456 32,-450 38,-444 44,-444 44,-444 100,-444 100,-444 106,-444 112,-450 112,-456 112,-456 112,-468 112,-468 112,-474 106,-480 100,-480"/>
<text text-anchor="middle" x="72" y="-458.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3cache_mem_side -->
<g id="edge8" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3cache_mem_side</title>
<path fill="none" stroke="black" d="M97.18,-563.72C90.88,-538.52 81.71,-501.84 76.35,-480.4"/>
<polygon fill="black" stroke="black" points="93.86,-564.88 99.68,-573.74 100.65,-563.19 93.86,-564.88"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node15" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M282,-610C282,-610 188,-610 188,-610 182,-610 176,-604 176,-598 176,-598 176,-586 176,-586 176,-580 182,-574 188,-574 188,-574 282,-574 282,-574 288,-574 294,-580 294,-586 294,-586 294,-598 294,-598 294,-604 288,-610 282,-610"/>
<text text-anchor="middle" x="235" y="-588.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrl_port -->
<g id="node16" class="node">
<title>system_mem_ctrl_port</title>
<path fill="#94918b" stroke="#000000" d="M268,-480C268,-480 238,-480 238,-480 232,-480 226,-474 226,-468 226,-468 226,-456 226,-456 226,-450 232,-444 238,-444 238,-444 268,-444 268,-444 274,-444 280,-450 280,-456 280,-456 280,-468 280,-468 280,-474 274,-480 268,-480"/>
<text text-anchor="middle" x="253" y="-458.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrl_port -->
<g id="edge9" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrl_port</title>
<path fill="none" stroke="black" d="M237.43,-573.74C240.43,-552.36 245.59,-515.69 249.14,-490.44"/>
<polygon fill="black" stroke="black" points="252.63,-490.79 250.55,-480.4 245.69,-489.81 252.63,-490.79"/>
</g>
</g>
</svg>
