// Seed: 3990779288
module module_0;
  wire id_1;
  genvar id_2;
endmodule
program module_1 (
    input tri id_0,
    input uwire id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4,
    output uwire id_5
    , id_12,
    input supply0 id_6,
    output tri id_7,
    input tri id_8,
    output tri0 id_9,
    input wor id_10
);
  wire id_13;
  wire id_14;
  assign id_13 = -1;
  module_0 modCall_1 ();
  assign id_7 = id_10;
  assign id_12[1] = -1;
  logic [1 : -1] id_15;
endprogram
