#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 15 10:28:10 2022
# Process ID: 18180
# Current directory: C:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.runs/system_ledstream_0_0_synth_1
# Command line: vivado.exe -log system_ledstream_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ledstream_0_0.tcl
# Log file: C:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.runs/system_ledstream_0_0_synth_1/system_ledstream_0_0.vds
# Journal file: C:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.runs/system_ledstream_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_ledstream_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/ip_repo/ledstream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_ledstream_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11296
WARNING: [Synth 8-2507] parameter declaration becomes local in ledstream_v1_0_S00_AXIS with formal parameter declaration list [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/feab/hdl/ledstream_v1_0_S00_AXIS.v:57]
WARNING: [Synth 8-2507] parameter declaration becomes local in ledstream_v1_0_S00_AXIS with formal parameter declaration list [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/feab/hdl/ledstream_v1_0_S00_AXIS.v:175]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1102.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_ledstream_0_0' [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_ledstream_0_0/synth/system_ledstream_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'ledstream_v1_0' [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/feab/hdl/ledstream_v1_0.v:4]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ledstream_v1_0_S00_AXIS' [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/feab/hdl/ledstream_v1_0_S00_AXIS.v:4]
	Parameter PWM_COUNTER_MAX bound to: 126 - type: integer 
	Parameter PWM_COUNTER_H1 bound to: 80 - type: integer 
	Parameter PWM_COUNTER_H0 bound to: 40 - type: integer 
	Parameter LED_NUM_BITS bound to: 24 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
	Parameter LED_IDLE bound to: 2'b00 
	Parameter LED_DATA_READY bound to: 2'b01 
	Parameter LED_RUN bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/feab/hdl/ledstream_v1_0_S00_AXIS.v:256]
INFO: [Synth 8-6155] done synthesizing module 'ledstream_v1_0_S00_AXIS' (1#1) [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/feab/hdl/ledstream_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ledstream_v1_0' (2#1) [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ipshared/feab/hdl/ledstream_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_ledstream_0_0' (3#1) [c:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.srcs/sources_1/bd/system/ip/system_ledstream_0_0/synth/system_ledstream_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1102.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1102.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1102.453 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1102.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1170.230 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.230 ; gain = 67.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.230 ; gain = 67.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.230 ; gain = 67.777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'led_exec_state_reg' in module 'ledstream_v1_0_S00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LED_IDLE |                              001 |                              000
          LED_DATA_READY |                              010 |                              001
                 LED_RUN |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'led_exec_state_reg' using encoding 'one-hot' in module 'ledstream_v1_0_S00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1170.230 ; gain = 67.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit	(8 X 8 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1170.230 ; gain = 67.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------+--------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name          | RTL Object                                                         | Inference | Size (Depth x Width) | Primitives   | 
+---------------------+--------------------------------------------------------------------+-----------+----------------------+--------------+
|system_ledstream_0_0 | inst/ledstream_v1_0_S00_AXIS_inst/FIFO_GEN[3].stream_data_fifo_reg | Implied   | 8 x 8                | RAM32M x 16	 | 
|system_ledstream_0_0 | inst/ledstream_v1_0_S00_AXIS_inst/FIFO_GEN[2].stream_data_fifo_reg | Implied   | 8 x 8                | RAM32M x 16	 | 
|system_ledstream_0_0 | inst/ledstream_v1_0_S00_AXIS_inst/FIFO_GEN[1].stream_data_fifo_reg | Implied   | 8 x 8                | RAM32M x 16	 | 
+---------------------+--------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.230 ; gain = 67.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1170.230 ; gain = 67.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------------+--------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name          | RTL Object                                                         | Inference | Size (Depth x Width) | Primitives   | 
+---------------------+--------------------------------------------------------------------+-----------+----------------------+--------------+
|system_ledstream_0_0 | inst/ledstream_v1_0_S00_AXIS_inst/FIFO_GEN[3].stream_data_fifo_reg | Implied   | 8 x 8                | RAM32M x 16	 | 
|system_ledstream_0_0 | inst/ledstream_v1_0_S00_AXIS_inst/FIFO_GEN[2].stream_data_fifo_reg | Implied   | 8 x 8                | RAM32M x 16	 | 
|system_ledstream_0_0 | inst/ledstream_v1_0_S00_AXIS_inst/FIFO_GEN[1].stream_data_fifo_reg | Implied   | 8 x 8                | RAM32M x 16	 | 
+---------------------+--------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1179.930 ; gain = 77.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.273 ; gain = 83.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.273 ; gain = 83.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.273 ; gain = 83.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.273 ; gain = 83.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.273 ; gain = 83.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.273 ; gain = 83.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     3|
|3     |LUT2   |   108|
|4     |LUT3   |   239|
|5     |LUT4   |     3|
|6     |LUT5   |     9|
|7     |LUT6   |    12|
|8     |RAM32M |    32|
|9     |FDRE   |   224|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.273 ; gain = 83.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1186.273 ; gain = 16.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1186.273 ; gain = 83.820
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1198.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1206.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1206.121 ; gain = 103.668
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.runs/system_ledstream_0_0_synth_1/system_ledstream_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_ledstream_0_0, cache-ID = 9c0ebf7bfbbd16f7
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dean/Downloads/Zybo-Z7-20-DMA-hw.xpr/hw/hw.runs/system_ledstream_0_0_synth_1/system_ledstream_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_ledstream_0_0_utilization_synth.rpt -pb system_ledstream_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 15 10:28:47 2022...
