

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_1_x1'
================================================================
* Date:           Sun Sep 18 20:13:21 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   120065|   120065|  0.400 ms|  0.400 ms|  120065|  120065|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_1_x1_loop_1_C_drain_IO_L2_out_1_x1_loop_2_C_drain_IO_L2_out_1_x1_loop_3  |   120064|   120064|        67|          -|          -|  1792|        no|
        | + C_drain_IO_L2_out_1_x1_loop_4_C_drain_IO_L2_out_1_x1_loop_5                               |       64|       64|         2|          1|          1|    64|       yes|
        | + C_drain_IO_L2_out_1_x1_loop_6_C_drain_IO_L2_out_1_x1_loop_7                               |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      171|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      154|     -|
|Register             |        -|      -|       65|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       65|      325|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_221_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln890_31_fu_209_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln890_32_fu_226_p2            |         +|   0|  0|  15|           8|           1|
    |add_ln890_33_fu_153_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_fu_239_p2               |         +|   0|  0|  14|           7|           1|
    |and_ln37467_fu_183_p2             |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_fu_203_p2              |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln89035_fu_177_p2            |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_671_fu_165_p2          |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln890_672_fu_245_p2          |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_673_fu_215_p2          |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_fu_159_p2              |      icmp|   0|  0|  11|          11|          10|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln37468_fu_189_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln37468_fu_195_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln890_fu_232_p3            |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln37467_fu_171_p2             |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 171|          94|          61|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  31|          6|    1|          6|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                         |  14|          3|    1|          3|
    |c3_V_reg_120                                    |   9|          2|    4|          8|
    |fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x1293_blk_n    |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_1_x1293_din      |  14|          3|  128|        384|
    |fifo_C_drain_C_drain_IO_L2_out_2_x1294_blk_n    |   9|          2|    1|          2|
    |indvar_flatten15_reg_108                        |   9|          2|    8|         16|
    |indvar_flatten27_reg_97                         |   9|          2|   11|         22|
    |indvar_flatten7_reg_131                         |   9|          2|    7|         14|
    |indvar_flatten_reg_142                          |   9|          2|    7|         14|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 154|         33|  172|        478|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln890_33_reg_251      |  11|   0|   11|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |c3_V_reg_120              |   4|   0|    4|          0|
    |icmp_ln890_671_reg_260    |   1|   0|    1|          0|
    |icmp_ln890_672_reg_298    |   1|   0|    1|          0|
    |icmp_ln890_673_reg_279    |   1|   0|    1|          0|
    |indvar_flatten15_reg_108  |   8|   0|    8|          0|
    |indvar_flatten27_reg_97   |  11|   0|   11|          0|
    |indvar_flatten7_reg_131   |   7|   0|    7|          0|
    |indvar_flatten_reg_142    |   7|   0|    7|          0|
    |select_ln37468_reg_265    |   4|   0|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  65|   0|   65|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L2_out_1_x1|  return value|
|fifo_C_drain_C_drain_IO_L2_out_2_x1294_dout       |   in|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_2_x1294|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_2_x1294_empty_n    |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_2_x1294|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_2_x1294_read       |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_2_x1294|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x1293_din        |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x1293|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x1293_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x1293|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_1_x1293_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_1_x1293|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x1236|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x1236|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_0_x1236_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_0_x1236|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

