#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jun 24 14:28:22 2023
# Process ID: 9172
# Current directory: D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.runs/synth_1
# Command line: vivado.exe -log EyeChart_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source EyeChart_Top.tcl
# Log file: D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.runs/synth_1/EyeChart_Top.vds
# Journal file: D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.runs/synth_1\vivado.jou
# Running On: LAPTOP-KVBO1570, OS: Windows, CPU Frequency: 2495 MHz, CPU Physical cores: 32, Host memory: 33965 MB
#-----------------------------------------------------------
source EyeChart_Top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/utils_1/imports/synth_1/EyeChart_Top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/utils_1/imports/synth_1/EyeChart_Top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top EyeChart_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30628
INFO: [Synth 8-11241] undeclared symbol 'pix_valid', assumed default net type 'wire' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Data2VGA.v:56]
INFO: [Synth 8-11241] undeclared symbol 'pix_data_req', assumed default net type 'wire' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Data2VGA.v:60]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.645 ; gain = 410.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'EyeChart_Top' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/EyeChart_Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.runs/synth_1/.Xil/Vivado-9172-LAPTOP-KVBO1570/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.runs/synth_1/.Xil/Vivado-9172-LAPTOP-KVBO1570/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Data2VGA' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Data2VGA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data2VGA' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Data2VGA.v:23]
INFO: [Synth 8-6157] synthesizing module 'EyeChart_Control' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/EyeChart_Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EyeChart_Control' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/EyeChart_Control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/EyeChart_Top.v:74]
INFO: [Synth 8-6157] synthesizing module 'Pic_E' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Pic_E.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Pic_E' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Pic_E.v:23]
INFO: [Synth 8-6157] synthesizing module 'Pic_E_Compare' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/pic_E_Compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Pic_E_Compare' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/pic_E_Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'Pic_Correct' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Pic_Correct.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Pic_Correct' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Pic_Correct.v:23]
INFO: [Synth 8-6157] synthesizing module 'Pic_Wrong' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Pic_Wrong.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Pic_Wrong' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Pic_Wrong.v:23]
INFO: [Synth 8-6157] synthesizing module 'Vision2Seg' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Vision2Seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Vision2Seg' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/Vision2Seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'RGB_Trans' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/RGB_Trans.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/RGB_Trans.v:41]
INFO: [Synth 8-6155] done synthesizing module 'RGB_Trans' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/RGB_Trans.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EyeChart_Top' (0#1) [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/EyeChart_Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.059 ; gain = 525.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.059 ; gain = 525.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1407.059 ; gain = 525.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1407.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw0'
Finished Parsing XDC File [d:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'cw0'
Parsing XDC File [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc]
WARNING: [Vivado 12-507] No nets matched 'p_e/sw[1]_0'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc:44]
Finished Parsing XDC File [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/EyeChart_Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/constrs_1/new/eyechart_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/EyeChart_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/EyeChart_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1504.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1504.781 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.781 ; gain = 622.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.781 ; gain = 622.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for cw0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.781 ; gain = 622.914
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rst_reg_reg' in module 'EyeChart_Control'
DSP Debug: swapped A/B pins for adder 000001C42CA33240
DSP Debug: swapped A/B pins for adder 000001C42CA371A0
DSP Debug: swapped A/B pins for adder 000001C42CA38BE0
DSP Debug: swapped A/B pins for adder 000001C42CA34B00
DSP Debug: swapped A/B pins for adder 000001C42CA350A0
DSP Debug: swapped A/B pins for adder 000001C42CA36120
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                 iSTATE0 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_reg_reg' using encoding 'one-hot' in module 'EyeChart_Control'
WARNING: [Synth 8-327] inferring latch for variable 'pix_data_reg' [D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.srcs/sources_1/new/EyeChart_Top.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1504.781 ; gain = 622.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 20    
	   3 Input   32 Bit       Adders := 9     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 13    
	   2 Input    9 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 119   
	   4 Input   12 Bit        Muxes := 4     
	   5 Input   12 Bit        Muxes := 4     
	  10 Input   12 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 49    
	   2 Input   10 Bit        Muxes := 4     
	   8 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design EyeChart_Top has port an[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1504.781 ; gain = 622.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.781 ; gain = 622.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.781 ; gain = 622.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1569.625 ; gain = 687.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1578.414 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1578.414 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1578.414 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1578.414 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1578.414 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1578.414 ; gain = 696.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |   284|
|3     |LUT1    |   143|
|4     |LUT2    |    95|
|5     |LUT3    |   512|
|6     |LUT4    |   530|
|7     |LUT5    |   424|
|8     |LUT6    |   623|
|9     |MUXF7   |    18|
|10    |MUXF8   |     8|
|11    |FDRE    |   113|
|12    |LD      |    12|
|13    |IBUF    |    12|
|14    |OBUF    |    26|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1578.414 ; gain = 696.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1578.414 ; gain = 598.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1578.414 ; gain = 696.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1578.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 322 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'EyeChart_Top' is not ideal for floorplanning, since the cellview 'Data2VGA' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

Synth Design complete | Checksum: b6840012
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1578.414 ; gain = 1077.848
INFO: [Common 17-1381] The checkpoint 'D:/develop/code/course_design/verilog/verilog_coursedesign/Eye_Chart/Eye_Chart.runs/synth_1/EyeChart_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file EyeChart_Top_utilization_synth.rpt -pb EyeChart_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 24 14:29:14 2023...
