#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  1 09:25:01 2024
# Process ID: 19724
# Current directory: C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20672 C:\Users\glagu\Desktop\università\PROGETTO RETI LOGICHE\peponzo\peponzo2.xpr
# Log file: C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/vivado.log
# Journal file: C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 803.812 ; gain = 188.195
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/Testbenches/project_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b173bae73cb42a78a4d8cd3d108cc5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture contatore_arch of entity xil_defaultlib.contatore [contatore_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture project_tb_arch of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/glagu/Desktop/università/PROGETTO -notrace
couldn't read file "C:/Users/glagu/Desktop/università/PROGETTO": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  1 09:25:40 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 820.934 ; gain = 12.254
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
add_bp {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} 28
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
Stopped at time : 10 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 28
run all
Stopped at time : 30 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 28
run all
Stopped at time : 50 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 28
run all
Stopped at time : 70 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 28
run 1000 ns
Stopped at time : 90 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 28
add_bp {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} 29
remove_bps -file {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} -line 28
run 1000 ns
Stopped at time : 90 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 29
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
Stopped at time : 10 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 29
remove_bps -file {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} -line 29
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b173bae73cb42a78a4d8cd3d108cc5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture contatore_arch of entity xil_defaultlib.contatore [contatore_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture project_tb_arch of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
add_bp {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} 30
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
Stopped at time : 10 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
add_bp {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} 31
run 1000 ns
Stopped at time : 30 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
run 1000 ns
Stopped at time : 50 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
run 1000 ns
Stopped at time : 110 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
run 1000 ns
Stopped at time : 130 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
run 1000 ns
Stopped at time : 150 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
run 1000 ns
Stopped at time : 170 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
run 1000 ns
Stopped at time : 190 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
run 1000 ns
Stopped at time : 210 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
run 1000 ns
Stopped at time : 230 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 30
remove_bps -file {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} -line 30
remove_bps -file {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} -line 31
run 1000 ns
add_bp {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} 31
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
remove_forces { {/project_tb/UUT/cnt/i_ec} }
add_force {/project_tb/UUT/cnt/i_ec} -radix bin {1 50ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
add_force {/project_tb/UUT/cnt/i_ec} -radix bin {1 50ns} -cancel_after 70ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 1050 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 31
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
remove_forces { {/project_tb/UUT/cnt/i_ec} }
add_force {/project_tb/UUT/cnt/i_ec} -radix bin {1 0ns} -cancel_after 15ns
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/project_tb/UUT/cnt/i_ec} -radix bin {1 0ns} -cancel_after 15ns
run 1000 ns
Stopped at time : 10 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 31
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/project_tb/UUT/cnt/i_ec} -radix bin {1 100ns} -cancel_after 15ns
ERROR: [Simtcl 6-124] Cancel time must be strictly greater than start time
add_force {/project_tb/UUT/cnt/i_ec} -radix bin {1 100ns} -cancel_after 115ns
run 1000 ns
Stopped at time : 110 ns : File "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" Line 31
run 1000 ns
remove_bps -file {C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd} -line 31
remove_forces { {/project_tb/UUT/cnt/i_ec} }
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/contatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contatore'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b173bae73cb42a78a4d8cd3d108cc5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture contatore_arch of entity xil_defaultlib.contatore [contatore_default]
Compiling architecture fsm_arch of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture project_reti_logiche_arch of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture project_tb_arch of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/glagu/Desktop/università/PROGETTO RETI LOGICHE/peponzo/peponzo2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 888.762 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 10:02:54 2024...
