-makelib ies_lib/xpm -sv \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/microblaze_v11_0_3 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/1efc/hdl/microblaze_v11_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_microblaze_0_0/sim/Lab6_1_microblaze_0_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/Lab6_1/ip/Lab6_1_clk_wiz_0_0/Lab6_1_clk_wiz_0_0.v" \
-endlib
-makelib ies_lib/axi_lite_ipif_v3_0_4 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/interrupt_control_v3_1_4 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_gpio_v2_0_23 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_axi_gpio_0_0/sim/Lab6_1_axi_gpio_0_0.vhd" \
-endlib
-makelib ies_lib/lib_pkg_v1_0_2 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_srl_fifo_v1_0_2 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_uartlite_v2_0_25 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/43b7/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_axi_uartlite_0_0/sim/Lab6_1_axi_uartlite_0_0.vhd" \
-endlib
-makelib ies_lib/lmb_v10_v3_0_11 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_dlmb_v10_0/sim/Lab6_1_dlmb_v10_0.vhd" \
  "../../../bd/Lab6_1/ip/Lab6_1_ilmb_v10_0/sim/Lab6_1_ilmb_v10_0.vhd" \
-endlib
-makelib ies_lib/lmb_bram_if_cntlr_v4_0_18 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/246e/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_dlmb_bram_if_cntlr_0/sim/Lab6_1_dlmb_bram_if_cntlr_0.vhd" \
  "../../../bd/Lab6_1/ip/Lab6_1_ilmb_bram_if_cntlr_0/sim/Lab6_1_ilmb_bram_if_cntlr_0.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_4 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_lmb_bram_0/sim/Lab6_1_lmb_bram_0.v" \
-endlib
-makelib ies_lib/mdm_v3_2_18 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/e9fa/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_mdm_1_0/sim/Lab6_1_mdm_1_0.vhd" \
-endlib
-makelib ies_lib/proc_sys_reset_v5_0_13 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_rst_clk_wiz_0_100M_0/sim/Lab6_1_rst_clk_wiz_0_100M_0.vhd" \
-endlib
-makelib ies_lib/generic_baseblocks_v2_1_0 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_infrastructure_v1_1_0 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_register_slice_v2_1_21 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/axi_data_fifo_v2_1_20 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_crossbar_v2_1_22 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_xbar_0/sim/Lab6_1_xbar_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/sim/Lab6_1.vhd" \
-endlib
-makelib ies_lib/dist_mem_gen_v8_0_13 \
  "../../../../project_8a.srcs/sources_1/bd/Lab6_1/ip/Lab6_1_PWMAudio_0_0/src/dist_mem_gen_0/simulation/dist_mem_gen_v8_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ip/Lab6_1_PWMAudio_0_0/src/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/Lab6_1/ipshared/3e4d/src/PWMDriver.vhd" \
  "../../../bd/Lab6_1/ipshared/3e4d/src/PWMAudio.vhd" \
  "../../../bd/Lab6_1/ip/Lab6_1_PWMAudio_0_0/sim/Lab6_1_PWMAudio_0_0.vhd" \
  "../../../bd/Lab6_1/ip/Lab6_1_axi_gpio_1_2/sim/Lab6_1_axi_gpio_1_2.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

