

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Wed Jan 31 20:49:47 2024

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _PORTDbits	set	3971
    50   000000                     _TRISB	set	3987
    51   000000                     _ADCON1	set	4033
    52   000000                     _TRISD	set	3989
    53   000000                     _LATBbits	set	3978
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58   007EE2                     __pcinit:
    59                           	callstack 0
    60   007EE2                     start_initialization:
    61                           	callstack 0
    62   007EE2                     __initialization:
    63                           	callstack 0
    64                           
    65                           ; Clear objects allocated to COMRAM (2 bytes)
    66   007EE2  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
    67   007EE4  6A01               	clrf	__pbssCOMRAM& (0+255),c
    68   007EE6                     end_of_initialization:
    69                           	callstack 0
    70   007EE6                     __end_of__initialization:
    71                           	callstack 0
    72   007EE6  0100               	movlb	0
    73   007EE8  EF76  F03F         	goto	_main	;jump to C main() function
    74                           
    75                           	psect	bssCOMRAM
    76   000001                     __pbssCOMRAM:
    77                           	callstack 0
    78   000001                     _sumValue:
    79                           	callstack 0
    80   000001                     	ds	2
    81                           
    82                           	psect	cstackCOMRAM
    83   000000                     __pcstackCOMRAM:
    84                           	callstack 0
    85   000000                     
    86                           ; 1 bytes @ 0x0
    87 ;;
    88 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    89 ;;
    90 ;; *************** function _main *****************
    91 ;; Defined at:
    92 ;;		line 15 in file "main.c"
    93 ;; Parameters:    Size  Location     Type
    94 ;;		None
    95 ;; Auto vars:     Size  Location     Type
    96 ;;		None
    97 ;; Return value:  Size  Location     Type
    98 ;;                  1    wreg      void 
    99 ;; Registers used:
   100 ;;		wreg, status,2
   101 ;; Tracked objects:
   102 ;;		On entry : 0/0
   103 ;;		On exit  : 0/0
   104 ;;		Unchanged: 0/0
   105 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   106 ;;      Params:         0       0       0       0       0       0       0       0       0
   107 ;;      Locals:         0       0       0       0       0       0       0       0       0
   108 ;;      Temps:          0       0       0       0       0       0       0       0       0
   109 ;;      Totals:         0       0       0       0       0       0       0       0       0
   110 ;;Total ram usage:        0 bytes
   111 ;; This function calls:
   112 ;;		Nothing
   113 ;; This function is called by:
   114 ;;		Startup code after reset
   115 ;; This function uses a non-reentrant model
   116 ;;
   117                           
   118                           	psect	text0
   119   007EEC                     __ptext0:
   120                           	callstack 0
   121   007EEC                     _main:
   122                           	callstack 31
   123   007EEC                     
   124                           ;main.c: 16:     ADCON1 = 0X0F;
   125   007EEC  0E0F               	movlw	15
   126   007EEE  6EC1               	movwf	193,c	;volatile
   127                           
   128                           ;main.c: 17:     TRISB = 0;
   129   007EF0  0E00               	movlw	0
   130   007EF2  6E93               	movwf	147,c	;volatile
   131                           
   132                           ;main.c: 18:     TRISD = 1;
   133   007EF4  0E01               	movlw	1
   134   007EF6  6E95               	movwf	149,c	;volatile
   135   007EF8                     l714:
   136                           
   137                           ;main.c: 21:         if (PORTDbits.RD0==1){
   138   007EF8  A083               	btfss	131,0,c	;volatile
   139   007EFA  EF81  F03F         	goto	u11
   140   007EFE  EF83  F03F         	goto	u10
   141   007F02                     u11:
   142   007F02  EF84  F03F         	goto	l18
   143   007F06                     u10:
   144   007F06                     
   145                           ;main.c: 22:             LATBbits.LATB0=1;
   146   007F06  808A               	bsf	138,0,c	;volatile
   147   007F08                     l18:
   148                           
   149                           ;main.c: 24:         if (PORTDbits.RD1==1){
   150   007F08  A283               	btfss	131,1,c	;volatile
   151   007F0A  EF89  F03F         	goto	u21
   152   007F0E  EF8B  F03F         	goto	u20
   153   007F12                     u21:
   154   007F12  EF8C  F03F         	goto	l19
   155   007F16                     u20:
   156   007F16                     
   157                           ;main.c: 25:             LATBbits.LATB1=1;
   158   007F16  828A               	bsf	138,1,c	;volatile
   159   007F18                     l19:
   160                           
   161                           ;main.c: 27:         if (PORTDbits.RD2==1){
   162   007F18  A483               	btfss	131,2,c	;volatile
   163   007F1A  EF91  F03F         	goto	u31
   164   007F1E  EF93  F03F         	goto	u30
   165   007F22                     u31:
   166   007F22  EF94  F03F         	goto	l20
   167   007F26                     u30:
   168   007F26                     
   169                           ;main.c: 28:             LATBbits.LATB2=1;
   170   007F26  848A               	bsf	138,2,c	;volatile
   171   007F28                     l20:
   172                           
   173                           ;main.c: 30:         if (PORTDbits.RD3==1){
   174   007F28  A683               	btfss	131,3,c	;volatile
   175   007F2A  EF99  F03F         	goto	u41
   176   007F2E  EF9B  F03F         	goto	u40
   177   007F32                     u41:
   178   007F32  EF9C  F03F         	goto	l21
   179   007F36                     u40:
   180   007F36                     
   181                           ;main.c: 31:             LATBbits.LATB3=1;
   182   007F36  868A               	bsf	138,3,c	;volatile
   183   007F38                     l21:
   184                           
   185                           ;main.c: 33:         if (PORTDbits.RD4==1){
   186   007F38  A883               	btfss	131,4,c	;volatile
   187   007F3A  EFA1  F03F         	goto	u51
   188   007F3E  EFA3  F03F         	goto	u50
   189   007F42                     u51:
   190   007F42  EFA4  F03F         	goto	l22
   191   007F46                     u50:
   192   007F46                     
   193                           ;main.c: 34:             LATBbits.LATB4=1;
   194   007F46  888A               	bsf	138,4,c	;volatile
   195   007F48                     l22:
   196                           
   197                           ;main.c: 36:         if (PORTDbits.RD5==1){
   198   007F48  AA83               	btfss	131,5,c	;volatile
   199   007F4A  EFA9  F03F         	goto	u61
   200   007F4E  EFAB  F03F         	goto	u60
   201   007F52                     u61:
   202   007F52  EFAC  F03F         	goto	l23
   203   007F56                     u60:
   204   007F56                     
   205                           ;main.c: 37:             LATBbits.LATB5=1;
   206   007F56  8A8A               	bsf	138,5,c	;volatile
   207   007F58                     l23:
   208                           
   209                           ;main.c: 39:         if (PORTDbits.RD6==1){
   210   007F58  AC83               	btfss	131,6,c	;volatile
   211   007F5A  EFB1  F03F         	goto	u71
   212   007F5E  EFB3  F03F         	goto	u70
   213   007F62                     u71:
   214   007F62  EFB4  F03F         	goto	l24
   215   007F66                     u70:
   216   007F66                     
   217                           ;main.c: 40:             LATBbits.LATB6=1;
   218   007F66  8C8A               	bsf	138,6,c	;volatile
   219   007F68                     l24:
   220                           
   221                           ;main.c: 42:         if (PORTDbits.RD7==1){
   222   007F68  AE83               	btfss	131,7,c	;volatile
   223   007F6A  EFB9  F03F         	goto	u81
   224   007F6E  EFBB  F03F         	goto	u80
   225   007F72                     u81:
   226   007F72  EFBC  F03F         	goto	l25
   227   007F76                     u80:
   228   007F76                     
   229                           ;main.c: 43:             LATBbits.LATB7=1;
   230   007F76  8E8A               	bsf	138,7,c	;volatile
   231   007F78                     l25:
   232                           
   233                           ;main.c: 45:         if (PORTDbits.RD0==0){
   234   007F78  B083               	btfsc	131,0,c	;volatile
   235   007F7A  EFC1  F03F         	goto	u91
   236   007F7E  EFC3  F03F         	goto	u90
   237   007F82                     u91:
   238   007F82  EFC4  F03F         	goto	l26
   239   007F86                     u90:
   240   007F86                     
   241                           ;main.c: 46:             LATBbits.LATB0=0;
   242   007F86  908A               	bcf	138,0,c	;volatile
   243   007F88                     l26:
   244                           
   245                           ;main.c: 48:         if (PORTDbits.RD1==0){
   246   007F88  B283               	btfsc	131,1,c	;volatile
   247   007F8A  EFC9  F03F         	goto	u101
   248   007F8E  EFCB  F03F         	goto	u100
   249   007F92                     u101:
   250   007F92  EFCC  F03F         	goto	l27
   251   007F96                     u100:
   252   007F96                     
   253                           ;main.c: 49:             LATBbits.LATB1=0;
   254   007F96  928A               	bcf	138,1,c	;volatile
   255   007F98                     l27:
   256                           
   257                           ;main.c: 51:         if (PORTDbits.RD2==0){
   258   007F98  B483               	btfsc	131,2,c	;volatile
   259   007F9A  EFD1  F03F         	goto	u111
   260   007F9E  EFD3  F03F         	goto	u110
   261   007FA2                     u111:
   262   007FA2  EFD4  F03F         	goto	l28
   263   007FA6                     u110:
   264   007FA6                     
   265                           ;main.c: 52:             LATBbits.LATB2=0;
   266   007FA6  948A               	bcf	138,2,c	;volatile
   267   007FA8                     l28:
   268                           
   269                           ;main.c: 54:         if (PORTDbits.RD3==0){
   270   007FA8  B683               	btfsc	131,3,c	;volatile
   271   007FAA  EFD9  F03F         	goto	u121
   272   007FAE  EFDB  F03F         	goto	u120
   273   007FB2                     u121:
   274   007FB2  EFDC  F03F         	goto	l29
   275   007FB6                     u120:
   276   007FB6                     
   277                           ;main.c: 55:             LATBbits.LATB3=0;
   278   007FB6  968A               	bcf	138,3,c	;volatile
   279   007FB8                     l29:
   280                           
   281                           ;main.c: 57:         if (PORTDbits.RD4==0){
   282   007FB8  B883               	btfsc	131,4,c	;volatile
   283   007FBA  EFE1  F03F         	goto	u131
   284   007FBE  EFE3  F03F         	goto	u130
   285   007FC2                     u131:
   286   007FC2  EFE4  F03F         	goto	l30
   287   007FC6                     u130:
   288   007FC6                     
   289                           ;main.c: 58:             LATBbits.LATB4=0;
   290   007FC6  988A               	bcf	138,4,c	;volatile
   291   007FC8                     l30:
   292                           
   293                           ;main.c: 60:         if (PORTDbits.RD5==0){
   294   007FC8  BA83               	btfsc	131,5,c	;volatile
   295   007FCA  EFE9  F03F         	goto	u141
   296   007FCE  EFEB  F03F         	goto	u140
   297   007FD2                     u141:
   298   007FD2  EFEC  F03F         	goto	l31
   299   007FD6                     u140:
   300   007FD6                     
   301                           ;main.c: 61:             LATBbits.LATB5=0;
   302   007FD6  9A8A               	bcf	138,5,c	;volatile
   303   007FD8                     l31:
   304                           
   305                           ;main.c: 63:         if (PORTDbits.RD6==0){
   306   007FD8  BC83               	btfsc	131,6,c	;volatile
   307   007FDA  EFF1  F03F         	goto	u151
   308   007FDE  EFF3  F03F         	goto	u150
   309   007FE2                     u151:
   310   007FE2  EFF4  F03F         	goto	l32
   311   007FE6                     u150:
   312   007FE6                     
   313                           ;main.c: 64:             LATBbits.LATB6=0;
   314   007FE6  9C8A               	bcf	138,6,c	;volatile
   315   007FE8                     l32:
   316                           
   317                           ;main.c: 66:         if (PORTDbits.RD7==0){
   318   007FE8  BE83               	btfsc	131,7,c	;volatile
   319   007FEA  EFF9  F03F         	goto	u161
   320   007FEE  EFFB  F03F         	goto	u160
   321   007FF2                     u161:
   322   007FF2  EF7C  F03F         	goto	l714
   323   007FF6                     u160:
   324   007FF6                     
   325                           ;main.c: 67:             LATBbits.LATB7=0;
   326   007FF6  9E8A               	bcf	138,7,c	;volatile
   327   007FF8  EF7C  F03F         	goto	l714
   328   007FFC  EF00  F000         	goto	start
   329   008000                     __end_of_main:
   330                           	callstack 0
   331   000000                     
   332                           	psect	rparam
   333   000000                     
   334                           	psect	idloc
   335                           
   336                           ;Config register IDLOC0 @ 0x200000
   337                           ;	unspecified, using default values
   338   200000                     	org	2097152
   339   200000  FF                 	db	255
   340                           
   341                           ;Config register IDLOC1 @ 0x200001
   342                           ;	unspecified, using default values
   343   200001                     	org	2097153
   344   200001  FF                 	db	255
   345                           
   346                           ;Config register IDLOC2 @ 0x200002
   347                           ;	unspecified, using default values
   348   200002                     	org	2097154
   349   200002  FF                 	db	255
   350                           
   351                           ;Config register IDLOC3 @ 0x200003
   352                           ;	unspecified, using default values
   353   200003                     	org	2097155
   354   200003  FF                 	db	255
   355                           
   356                           ;Config register IDLOC4 @ 0x200004
   357                           ;	unspecified, using default values
   358   200004                     	org	2097156
   359   200004  FF                 	db	255
   360                           
   361                           ;Config register IDLOC5 @ 0x200005
   362                           ;	unspecified, using default values
   363   200005                     	org	2097157
   364   200005  FF                 	db	255
   365                           
   366                           ;Config register IDLOC6 @ 0x200006
   367                           ;	unspecified, using default values
   368   200006                     	org	2097158
   369   200006  FF                 	db	255
   370                           
   371                           ;Config register IDLOC7 @ 0x200007
   372                           ;	unspecified, using default values
   373   200007                     	org	2097159
   374   200007  FF                 	db	255
   375                           
   376                           	psect	config
   377                           
   378                           ;Config register CONFIG1L @ 0x300000
   379                           ;	PLL Prescaler Selection bits
   380                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   381                           ;	System Clock Postscaler Selection bits
   382                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   383                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   384                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   385   300000                     	org	3145728
   386   300000  00                 	db	0
   387                           
   388                           ;Config register CONFIG1H @ 0x300001
   389                           ;	Oscillator Selection bits
   390                           ;	FOSC = HS, HS oscillator (HS)
   391                           ;	Fail-Safe Clock Monitor Enable bit
   392                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   393                           ;	Internal/External Oscillator Switchover bit
   394                           ;	IESO = OFF, Oscillator Switchover mode disabled
   395   300001                     	org	3145729
   396   300001  0C                 	db	12
   397                           
   398                           ;Config register CONFIG2L @ 0x300002
   399                           ;	Power-up Timer Enable bit
   400                           ;	PWRT = OFF, PWRT disabled
   401                           ;	Brown-out Reset Enable bits
   402                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   403                           ;	Brown-out Reset Voltage bits
   404                           ;	BORV = 3, Minimum setting 2.05V
   405                           ;	USB Voltage Regulator Enable bit
   406                           ;	VREGEN = OFF, USB voltage regulator disabled
   407   300002                     	org	3145730
   408   300002  1F                 	db	31
   409                           
   410                           ;Config register CONFIG2H @ 0x300003
   411                           ;	Watchdog Timer Enable bit
   412                           ;	WDT = ON, WDT enabled
   413                           ;	Watchdog Timer Postscale Select bits
   414                           ;	WDTPS = 32768, 1:32768
   415   300003                     	org	3145731
   416   300003  1F                 	db	31
   417                           
   418                           ; Padding undefined space
   419   300004                     	org	3145732
   420   300004  FF                 	db	255
   421                           
   422                           ;Config register CONFIG3H @ 0x300005
   423                           ;	CCP2 MUX bit
   424                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   425                           ;	PORTB A/D Enable bit
   426                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   427                           ;	Low-Power Timer 1 Oscillator Enable bit
   428                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   429                           ;	MCLR Pin Enable bit
   430                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   431   300005                     	org	3145733
   432   300005  83                 	db	131
   433                           
   434                           ;Config register CONFIG4L @ 0x300006
   435                           ;	Stack Full/Underflow Reset Enable bit
   436                           ;	STVREN = ON, Stack full/underflow will cause Reset
   437                           ;	Single-Supply ICSP Enable bit
   438                           ;	LVP = ON, Single-Supply ICSP enabled
   439                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   440                           ;	ICPRT = OFF, ICPORT disabled
   441                           ;	Extended Instruction Set Enable bit
   442                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   443                           ;	Background Debugger Enable bit
   444                           ;	DEBUG = 0x1, unprogrammed default
   445   300006                     	org	3145734
   446   300006  85                 	db	133
   447                           
   448                           ; Padding undefined space
   449   300007                     	org	3145735
   450   300007  FF                 	db	255
   451                           
   452                           ;Config register CONFIG5L @ 0x300008
   453                           ;	Code Protection bit
   454                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   455                           ;	Code Protection bit
   456                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   457                           ;	Code Protection bit
   458                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   459                           ;	Code Protection bit
   460                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   461   300008                     	org	3145736
   462   300008  0F                 	db	15
   463                           
   464                           ;Config register CONFIG5H @ 0x300009
   465                           ;	Boot Block Code Protection bit
   466                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   467                           ;	Data EEPROM Code Protection bit
   468                           ;	CPD = OFF, Data EEPROM is not code-protected
   469   300009                     	org	3145737
   470   300009  C0                 	db	192
   471                           
   472                           ;Config register CONFIG6L @ 0x30000A
   473                           ;	Write Protection bit
   474                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   475                           ;	Write Protection bit
   476                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   477                           ;	Write Protection bit
   478                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   479                           ;	Write Protection bit
   480                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   481   30000A                     	org	3145738
   482   30000A  0F                 	db	15
   483                           
   484                           ;Config register CONFIG6H @ 0x30000B
   485                           ;	Configuration Register Write Protection bit
   486                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   487                           ;	Boot Block Write Protection bit
   488                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   489                           ;	Data EEPROM Write Protection bit
   490                           ;	WRTD = OFF, Data EEPROM is not write-protected
   491   30000B                     	org	3145739
   492   30000B  E0                 	db	224
   493                           
   494                           ;Config register CONFIG7L @ 0x30000C
   495                           ;	Table Read Protection bit
   496                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   497                           ;	Table Read Protection bit
   498                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   499                           ;	Table Read Protection bit
   500                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   501                           ;	Table Read Protection bit
   502                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   503   30000C                     	org	3145740
   504   30000C  0F                 	db	15
   505                           
   506                           ;Config register CONFIG7H @ 0x30000D
   507                           ;	Boot Block Table Read Protection bit
   508                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   509   30000D                     	org	3145741
   510   30000D  40                 	db	64
   511                           tosu	equ	0xFFF
   512                           tosh	equ	0xFFE
   513                           tosl	equ	0xFFD
   514                           stkptr	equ	0xFFC
   515                           pclatu	equ	0xFFB
   516                           pclath	equ	0xFFA
   517                           pcl	equ	0xFF9
   518                           tblptru	equ	0xFF8
   519                           tblptrh	equ	0xFF7
   520                           tblptrl	equ	0xFF6
   521                           tablat	equ	0xFF5
   522                           prodh	equ	0xFF4
   523                           prodl	equ	0xFF3
   524                           indf0	equ	0xFEF
   525                           postinc0	equ	0xFEE
   526                           postdec0	equ	0xFED
   527                           preinc0	equ	0xFEC
   528                           plusw0	equ	0xFEB
   529                           fsr0h	equ	0xFEA
   530                           fsr0l	equ	0xFE9
   531                           wreg	equ	0xFE8
   532                           indf1	equ	0xFE7
   533                           postinc1	equ	0xFE6
   534                           postdec1	equ	0xFE5
   535                           preinc1	equ	0xFE4
   536                           plusw1	equ	0xFE3
   537                           fsr1h	equ	0xFE2
   538                           fsr1l	equ	0xFE1
   539                           bsr	equ	0xFE0
   540                           indf2	equ	0xFDF
   541                           postinc2	equ	0xFDE
   542                           postdec2	equ	0xFDD
   543                           preinc2	equ	0xFDC
   544                           plusw2	equ	0xFDB
   545                           fsr2h	equ	0xFDA
   546                           fsr2l	equ	0xFD9
   547                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      27        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      0       2       1        2.1%
BITBIGSFRh          3E      0       0      21        0.0%
BITBIGSFRlhh        2B      0       0      22        0.0%
BITBIGSFRlll        23      0       0      26        0.0%
BITBIGSFRllhh        8      0       0      24        0.0%
BITBIGSFRllhl        6      0       0      25        0.0%
BITBIGSFRlhl         1      0       0      23        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       2       3        0.0%
DATA                 0      0       2       4        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Wed Jan 31 20:49:47 2024

                     l20 7F28                       l21 7F38                       l30 7FC8  
                     l22 7F48                       l31 7FD8                       l23 7F58  
                     l32 7FE8                       l24 7F68                       l25 7F78  
                     l26 7F88                       l18 7F08                       l27 7F98  
                     l19 7F18                       l28 7FA8                       l29 7FB8  
                     u10 7F06                       u11 7F02                       u20 7F16  
                     u21 7F12                       u30 7F26                       u31 7F22  
                     u40 7F36                       u41 7F32                       u50 7F46  
                     u51 7F42                       u60 7F56                       u61 7F52  
                     u70 7F66                       u71 7F62                       u80 7F76  
                     u81 7F72                       u90 7F86                       u91 7F82  
                    l720 7F26                      l712 7EEC                      l730 7F76  
                    l722 7F36                      l714 7EF8                      l740 7FC6  
                    l732 7F86                      l724 7F46                      l716 7F06  
                    l742 7FD6                      l734 7F96                      l726 7F56  
                    l718 7F16                      l744 7FE6                      l736 7FA6  
                    l728 7F66                      l746 7FF6                      l738 7FB6  
                    u100 7F96                      u101 7F92                      u110 7FA6  
                    u111 7FA2                      u120 7FB6                      u121 7FB2  
                    u130 7FC6                      u131 7FC2                      u140 7FD6  
                    u141 7FD2                      u150 7FE6                      u151 7FE2  
                    u160 7FF6                      u161 7FF2                     _main 7EEC  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _TRISB 000F93                    _TRISD 000F95          __initialization 7EE2  
           __end_of_main 8000                   ??_main 0000            __activetblptr 000000  
                 _ADCON1 000FC1                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7EE6            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7EE2  
                __ramtop 0800                  __ptext0 7EEC     end_of_initialization 7EE6  
              _PORTDbits 000F83      start_initialization 7EE2              __pbssCOMRAM 0001  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000                 _sumValue 0001  
