<profile>

<section name = "Vitis HLS Report for 'write_data'" level="0">
<item name = "Date">Fri Feb 14 14:38:01 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">dct_solution6</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 67, 0.670 us, 0.670 us, 65, 65, loop auto-rewind stp (delay=1 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WR_Loop_Row_WR_Loop_Col">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 97, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 36, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln108_1_fu_151_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln108_fu_119_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln113_fu_194_p2">+, 0, 0, 14, 6, 6</column>
<column name="c_fu_145_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_condition_223">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_84">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln108_fu_163_p2">icmp, 0, 0, 14, 6, 2</column>
<column name="icmp_ln110_fu_157_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="r_fu_133_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln105_fu_125_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln1104_phi_fu_88_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c3_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten1_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_r2_load">9, 2, 4, 8</column>
<column name="c3_fu_54">9, 2, 4, 8</column>
<column name="indvar_flatten1_fu_46">9, 2, 6, 12</column>
<column name="r2_fu_50">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="c3_fu_54">4, 0, 4, 0</column>
<column name="icmp_ln108_reg_241">1, 0, 1, 0</column>
<column name="icmp_ln110_reg_236">1, 0, 1, 0</column>
<column name="indvar_flatten1_fu_46">6, 0, 6, 0</column>
<column name="r2_fu_50">4, 0, 4, 0</column>
<column name="select_ln105_reg_226">4, 0, 4, 0</column>
<column name="trunc_ln113_reg_231">3, 0, 3, 0</column>
<column name="zext_ln113_1_reg_245">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_data, return value</column>
<column name="buf_r_address0">out, 6, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_q0">in, 16, ap_memory, buf_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
