# RL-placement
RL-placement is an automated framework for RL-based chip placement.


## Placement process
1. Place hard macro cells using nerual network trained by deepRL algorithm
2. Place soft macro cells(:=clustered standard cells) by standard cell placer(e.g. heuristic algorithms)

## Training process
To run RL algorithm, following processes are conducted:
1. For every one step, one hard macro cell is placed according to nn output. While placement is not done, reward is evaluated as 0.
2. When hard macro cell placement is done, place soft macro cells.
3. When soft macro cell placement is done, evaluated reward function as the weighted sum of wirelength and routing congestion.
4. Update neural network.

![placement_gif](./src/placement_gif.gif)

Training process. Soft macro cells are placed by modified force-directed method.


## File tree

```
ðŸ“¦main
 â”£ ðŸ“‚environment
 â”ƒ â”£ ðŸ“œenvironment.py
 â”£ ðŸ“‚model
 â”ƒ â”£ ðŸ“œagent.py
 â”£ ðŸ“‚netlist
 â”ƒ â”£ ðŸ“œadjacency_matrix
 â”ƒ â”£ ðŸ“œcells
 â”ƒ â”£ ðŸ“œHGraphFile.hgr.part.100
 â”ƒ â”£ ðŸ“œHGraphFile.hgr.part.4
 â”ƒ â”£ ðŸ“œHGraphFile.txt
 â”ƒ â”£ ðŸ“œispd18_test3.def
 â”ƒ â”£ ðŸ“œispd18_test3.lef
 â”ƒ â”£ ðŸ“œmacro_indices
 â”ƒ â”— ðŸ“œstd_indices
 â”£ ðŸ“‚oldversions
 â”ƒ â”£ ðŸ“œplacement_ispd18test3.ipynb
 â”ƒ â”— ðŸ“œplacement_ispd18test3.pt
 â”£ ðŸ“‚src
 â”ƒ â”— ðŸ“œplacement_gif_std_nn.gif
 â”£ ðŸ“‚utils
 â”ƒ â”£ ðŸ“œparsing.ipynb
 â”ƒ â”£ ðŸ“œparsing.py
 â”£ ðŸ“œplacement.ipynb
 â”£ ðŸ“œREADME.md
```

## Dependencies

| Module | Version |
| --- | --- |
| python | 3.9.16 |
| stable-baselines3 | 2.0.0a5 |
| sb3-contrib | 2.0.0a4 |
| torch | 2.0.1 |
| numpy | 1.24.0 |
| matplotlib | 3.7.1 |

## Run

1. Run `python route_using_model.py --model_name ./model/lambda_50 --lamb 50`

## References

1. [Mirhoseini, A., et al. (2020). Chip Placement with Deep Reinforcement Learning, arXiv:2004.10746(doi: https://doi.org/10.48550/arXiv.2004.10746)](https://arxiv.org/abs/2004.10746)
2. [Yue, S., et al. (2022). Scalability and Generalization of Circuit Training for Chip Floorplanning. Proceedings of the 2022 International Symposium on Physical Design. Virtual Event, Canada, Association for Computing Machinery: 65â€“70.](https://dl.acm.org/doi/abs/10.1145/3505170.3511478)
3. https://github.com/google-research/circuit_training.git repository
4. https://github.com/DLR-RM/stable-baselines3.git repository