Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\school\ec601GPSproject\sw\fpga\src\chip_freq_NCO.qsys --block-symbol-file --output-directory=C:\school\ec601GPSproject\sw\fpga\src\chip_freq_NCO --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading src/chip_freq_NCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\school\ec601GPSproject\sw\fpga\src\chip_freq_NCO.qsys --synthesis=VERILOG --output-directory=C:\school\ec601GPSproject\sw\fpga\src\chip_freq_NCO\synthesis --family="Cyclone IV GX" --part=EP4CGX150DF31C7
Progress: Loading src/chip_freq_NCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: chip_freq_NCO: Generating chip_freq_NCO "chip_freq_NCO" for QUARTUS_SYNTH
Info: nco_ii_0: "chip_freq_NCO" instantiated altera_nco_ii "nco_ii_0"
Info: chip_freq_NCO: Done "chip_freq_NCO" with 2 modules, 15 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
