{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768807113580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768807113580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 04:18:33 2026 " "Processing started: Mon Jan 19 04:18:33 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768807113580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768807113580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Breakout_Top -c Breakout_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Breakout_Top -c Breakout_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768807113580 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1768807116987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breakout_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file breakout_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Breakout_Top " "Found entity 1: Breakout_Top" {  } { { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807117136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807117136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-rtl " "Found design unit 1: divisor-rtl" {  } { { "divisor.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118286 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807118286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Sync-rtl " "Found design unit 1: VGA_Sync-rtl" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/VGA_Sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118291 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Sync " "Found entity 1: VGA_Sync" {  } { { "VGA_Sync.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/VGA_Sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807118291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado-hardware " "Found design unit 1: teclado-hardware" {  } { { "teclado.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/teclado.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118293 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/teclado.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807118293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game_Core-rtl " "Found design unit 1: Game_Core-rtl" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118295 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game_Core " "Found entity 1: Game_Core" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807118295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_spi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oled_spi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OLED_SPI_Controller-behavioral " "Found design unit 1: OLED_SPI_Controller-behavioral" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118297 ""} { "Info" "ISGN_ENTITY_NAME" "1 OLED_SPI_Controller " "Found entity 1: OLED_SPI_Controller" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807118297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Decoder-logic " "Found design unit 1: Key_Decoder-logic" {  } { { "Key_Decoder.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Key_Decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Decoder " "Found entity 1: Key_Decoder" {  } { { "Key_Decoder.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Key_Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807118301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807118301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Breakout_Top " "Elaborating entity \"Breakout_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1768807118383 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "VGA_G\[3..0\] " "Pin \"VGA_G\[3..0\]\" overlaps another pin, block, or symbol" {  } { { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 120 984 1160 136 "VGA_G\[3..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1768807118409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Sync VGA_Sync:inst1 " "Elaborating entity \"VGA_Sync\" for hierarchy \"VGA_Sync:inst1\"" {  } { { "Breakout_Top.bdf" "inst1" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { -104 704 896 40 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807118427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst0 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst0\"" {  } { { "Breakout_Top.bdf" "inst0" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { -112 152 320 -32 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807118467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OLED_SPI_Controller OLED_SPI_Controller:inst3 " "Elaborating entity \"OLED_SPI_Controller\" for hierarchy \"OLED_SPI_Controller:inst3\"" {  } { { "Breakout_Top.bdf" "inst3" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 296 688 888 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807118477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Core Game_Core:inst4 " "Elaborating entity \"Game_Core\" for hierarchy \"Game_Core:inst4\"" {  } { { "Breakout_Top.bdf" "inst4" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 72 680 896 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807118498 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "paddle_x Game_core.vhd(59) " "VHDL Process Statement warning at Game_core.vhd(59): inferring latch(es) for signal or variable \"paddle_x\", which holds its previous value in one or more paths through the process" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1768807118506 "|Breakout_Top|Game_Core:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_x\[0\] Game_core.vhd(59) " "Inferred latch for \"paddle_x\[0\]\" at Game_core.vhd(59)" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1768807118519 "|Breakout_Top|Game_Core:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_x\[1\] Game_core.vhd(59) " "Inferred latch for \"paddle_x\[1\]\" at Game_core.vhd(59)" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1768807118519 "|Breakout_Top|Game_Core:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paddle_x\[2\] Game_core.vhd(59) " "Inferred latch for \"paddle_x\[2\]\" at Game_core.vhd(59)" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1768807118519 "|Breakout_Top|Game_Core:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Key_Decoder Key_Decoder:inst " "Elaborating entity \"Key_Decoder\" for hierarchy \"Key_Decoder:inst\"" {  } { { "Breakout_Top.bdf" "inst" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 16 416 616 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807118557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:inst2 " "Elaborating entity \"teclado\" for hierarchy \"teclado:inst2\"" {  } { { "Breakout_Top.bdf" "inst2" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 136 144 352 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807118568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prefixo_E0 teclado.vhd(19) " "Verilog HDL or VHDL warning at teclado.vhd(19): object \"prefixo_E0\" assigned a value but never read" {  } { { "teclado.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/teclado.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1768807118568 "|Breakout_Top|teclado:inst2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game_Core:inst4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game_Core:inst4\|Div1\"" {  } { { "Game_core.vhd" "Div1" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807119901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game_Core:inst4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game_Core:inst4\|Mod0\"" {  } { { "Game_core.vhd" "Mod0" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807119901 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game_Core:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game_Core:inst4\|Div0\"" {  } { { "Game_core.vhd" "Div0" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807119901 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1768807119901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game_Core:inst4\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Game_Core:inst4\|lpm_divide:Div1\"" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807120532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game_Core:inst4\|lpm_divide:Div1 " "Instantiated megafunction \"Game_Core:inst4\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807120532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807120532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807120532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807120532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807120532 ""}  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768807120532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8so.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8so.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8so " "Found entity 1: lpm_divide_8so" {  } { { "db/lpm_divide_8so.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/lpm_divide_8so.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807120621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807120621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807120651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807120651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807120715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807120715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807121127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807121127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807121190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807121190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_hq9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_hq9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_hq9 " "Found entity 1: lpm_abs_hq9" {  } { { "db/lpm_abs_hq9.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/lpm_abs_hq9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807121221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807121221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807121245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807121245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game_Core:inst4\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Game_Core:inst4\|lpm_divide:Mod0\"" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807121764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game_Core:inst4\|lpm_divide:Mod0 " "Instantiated megafunction \"Game_Core:inst4\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807121764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807121764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807121764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807121764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807121764 ""}  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768807121764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807121811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807121811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807121847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807121847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1768807121954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1768807121954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game_Core:inst4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Game_Core:inst4\|lpm_divide:Div0\"" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807122686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game_Core:inst4\|lpm_divide:Div0 " "Instantiated megafunction \"Game_Core:inst4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807122686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807122686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807122686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807122686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1768807122686 ""}  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1768807122686 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "49 " "Ignored 49 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "49 " "Ignored 49 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1768807123312 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1768807123312 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 11 -1 0 } } { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1768807123363 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1768807123363 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name3 GND " "Pin \"pin_name3\" is stuck at GND" {  } { { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 352 896 1072 368 "pin_name3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768807124097 "|Breakout_Top|pin_name3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 GND " "Pin \"pin_name5\" is stuck at GND" {  } { { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 384 896 1072 400 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1768807124097 "|Breakout_Top|pin_name5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1768807124097 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Game_Core:inst4\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[1\]~50 " "Logic cell \"Game_Core:inst4\|lpm_divide:Mod0\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[1\]~50\"" {  } { { "db/alt_u_div_k5f.tdf" "add_sub_25_result_int\[1\]~50" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/alt_u_div_k5f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807125053 ""} { "Info" "ISCL_SCL_CELL_NAME" "Game_Core:inst4\|lpm_divide:Div1\|lpm_divide_8so:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|add_sub_25_result_int\[1\]~12 " "Logic cell \"Game_Core:inst4\|lpm_divide:Div1\|lpm_divide_8so:auto_generated\|abs_divider_lbg:divider\|alt_u_div_m2f:divider\|add_sub_25_result_int\[1\]~12\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_25_result_int\[1\]~12" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/db/alt_u_div_m2f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807125053 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1768807125053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1768807125471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1768807125471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2306 " "Implemented 2306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1768807125867 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1768807125867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2283 " "Implemented 2283 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1768807125867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1768807125867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768807125923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 04:18:45 2026 " "Processing ended: Mon Jan 19 04:18:45 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768807125923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768807125923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768807125923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768807125923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768807127300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768807127311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 04:18:46 2026 " "Processing started: Mon Jan 19 04:18:46 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768807127311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1768807127311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Breakout_Top -c Breakout_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Breakout_Top -c Breakout_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1768807127311 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1768807130242 ""}
{ "Info" "0" "" "Project  = Breakout_Top" {  } {  } 0 0 "Project  = Breakout_Top" 0 0 "Fitter" 0 0 1768807130250 ""}
{ "Info" "0" "" "Revision = Breakout_Top" {  } {  } 0 0 "Revision = Breakout_Top" 0 0 "Fitter" 0 0 1768807130250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1768807130466 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Breakout_Top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Breakout_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768807130485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768807130498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768807130498 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768807130985 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1768807131004 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768807131537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768807131537 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768807131537 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1768807131537 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 4476 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768807131549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 4477 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768807131549 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 4478 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768807131549 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1768807131549 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HS " "Pin VGA_HS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { -80 976 1152 -64 "VGA_HS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VS " "Pin VGA_VS not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { -32 984 1160 -16 "VGA_VS" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name1 " "Pin pin_name1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 320 896 1072 336 "pin_name1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name2 " "Pin pin_name2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name2 } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 336 896 1072 352 "pin_name2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name3 " "Pin pin_name3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name3 } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 352 896 1072 368 "pin_name3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name4 " "Pin pin_name4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name4 } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 368 896 1072 384 "pin_name4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name5 " "Pin pin_name5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name5 } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 384 896 1072 400 "pin_name5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 128 896 1072 144 "VGA_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 128 896 1072 144 "VGA_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 128 896 1072 144 "VGA_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 128 896 1072 144 "VGA_B" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 120 984 1160 136 "VGA_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 120 984 1160 136 "VGA_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 120 984 1160 136 "VGA_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 120 984 1160 136 "VGA_G" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 96 952 1128 112 "VGA_R" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 96 952 1128 112 "VGA_R" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 96 952 1128 112 "VGA_R" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 96 952 1128 112 "VGA_R" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 160 -64 104 176 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK50 " "Pin CLK50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK50 } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 288 112 280 304 "CLK50" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_CLK " "Pin PS2_CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 176 -80 88 192 "PS2_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_DAT " "Pin PS2_DAT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 216 -72 96 232 "PS2_DAT" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768807131666 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1768807131666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Breakout_Top.sdc " "Synopsys Design Constraints File file not found: 'Breakout_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1768807131976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1768807131976 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1768807132005 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PS2_CLK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node PS2_CLK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 176 -80 88 192 "PS2_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768807132135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK50 (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node CLK50 (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK50 } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 288 112 280 304 "CLK50" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768807132135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst0\|pixel_clock  " "Automatically promoted node divisor:inst0\|pixel_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst0\|pixel_clock~0 " "Destination node divisor:inst0\|pixel_clock~0" {  } { { "divisor.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/divisor.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:inst0|pixel_clock~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 4466 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768807132135 ""}  } { { "divisor.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/divisor.vhd" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divisor:inst0|pixel_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768807132135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node RESET (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OLED_SPI_Controller:inst3\|spi_clk_count\[5\] " "Destination node OLED_SPI_Controller:inst3\|spi_clk_count\[5\]" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OLED_SPI_Controller:inst3|spi_clk_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OLED_SPI_Controller:inst3\|spi_clk_count\[4\] " "Destination node OLED_SPI_Controller:inst3\|spi_clk_count\[4\]" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OLED_SPI_Controller:inst3|spi_clk_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OLED_SPI_Controller:inst3\|spi_clk_count\[3\] " "Destination node OLED_SPI_Controller:inst3\|spi_clk_count\[3\]" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OLED_SPI_Controller:inst3|spi_clk_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OLED_SPI_Controller:inst3\|spi_clk_count\[2\] " "Destination node OLED_SPI_Controller:inst3\|spi_clk_count\[2\]" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OLED_SPI_Controller:inst3|spi_clk_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OLED_SPI_Controller:inst3\|spi_clk_count\[1\] " "Destination node OLED_SPI_Controller:inst3\|spi_clk_count\[1\]" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OLED_SPI_Controller:inst3|spi_clk_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OLED_SPI_Controller:inst3\|spi_clk_count\[0\] " "Destination node OLED_SPI_Controller:inst3\|spi_clk_count\[0\]" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OLED_SPI_Controller:inst3|spi_clk_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OLED_SPI_Controller:inst3\|oled_mosi~2 " "Destination node OLED_SPI_Controller:inst3\|oled_mosi~2" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OLED_SPI_Controller:inst3|oled_mosi~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 1304 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OLED_SPI_Controller:inst3\|current_byte\[3\]~2 " "Destination node OLED_SPI_Controller:inst3\|current_byte\[3\]~2" {  } { { "OLED_SPI_Controller.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/OLED_SPI_Controller.vhd" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OLED_SPI_Controller:inst3|current_byte[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 2789 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Game_Core:inst4\|ball_dx\[3\]~0 " "Destination node Game_Core:inst4\|ball_dx\[3\]~0" {  } { { "Game_core.vhd" "" { Text "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Game_core.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Game_Core:inst4|ball_dx[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 4151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_name4 " "Destination node pin_name4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pin_name4 } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 368 896 1072 384 "pin_name4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768807132135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768807132135 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "Breakout_Top.bdf" "" { Schematic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/Breakout_Top.bdf" { { 160 -64 104 176 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768807132135 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768807132367 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768807132369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768807132369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768807132371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768807132373 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768807132373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768807132373 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768807132373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768807132428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1768807132430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768807132430 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 3.3V 1 19 0 " "Number of I/O pins in group: 20 (unused VREF, 3.3V VCCIO, 1 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1768807132430 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1768807132430 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1768807132430 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768807132430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768807132430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768807132430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768807132430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768807132430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768807132430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768807132430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768807132430 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1768807132430 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1768807132430 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768807132464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768807133381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768807134413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768807134429 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768807141833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768807141833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768807142040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1768807143425 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768807143425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768807144522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1768807144526 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768807144526 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.55 " "Total time spent on timing analysis during the Fitter is 1.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1768807144566 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768807144572 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name1 0 " "Pin \"pin_name1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name2 0 " "Pin \"pin_name2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name3 0 " "Pin \"pin_name3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name4 0 " "Pin \"pin_name4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pin_name5 0 " "Pin \"pin_name5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768807144603 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1768807144603 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768807145029 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768807145110 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768807145557 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768807145749 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1768807145828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/output_files/Breakout_Top.fit.smsg " "Generated suppressed messages file C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/output_files/Breakout_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768807146034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768807146493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 04:19:06 2026 " "Processing ended: Mon Jan 19 04:19:06 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768807146493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768807146493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768807146493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768807146493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1768807147708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768807147708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 04:19:07 2026 " "Processing started: Mon Jan 19 04:19:07 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768807147708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1768807147708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Breakout_Top -c Breakout_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Breakout_Top -c Breakout_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1768807147708 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1768807148642 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1768807148667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768807149213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 04:19:09 2026 " "Processing ended: Mon Jan 19 04:19:09 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768807149213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768807149213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768807149213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1768807149213 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1768807149962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1768807150801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768807150801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 04:19:10 2026 " "Processing started: Mon Jan 19 04:19:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768807150801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768807150801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Breakout_Top -c Breakout_Top " "Command: quartus_sta Breakout_Top -c Breakout_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768807150801 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1768807150944 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1768807151100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1768807151130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1768807151130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Breakout_Top.sdc " "Synopsys Design Constraints File file not found: 'Breakout_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1768807151282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1768807151282 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst0\|pixel_clock divisor:inst0\|pixel_clock " "create_clock -period 1.000 -name divisor:inst0\|pixel_clock divisor:inst0\|pixel_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK50 CLK50 " "create_clock -period 1.000 -name CLK50 CLK50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151282 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_CLK PS2_CLK " "create_clock -period 1.000 -name PS2_CLK PS2_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151282 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151282 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1768807151294 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1768807151318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1768807151339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -90.342 " "Worst-case setup slack is -90.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -90.342     -8211.306 divisor:inst0\|pixel_clock  " "  -90.342     -8211.306 divisor:inst0\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.583       -54.789 PS2_CLK  " "   -2.583       -54.789 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.360       -46.948 CLK50  " "   -2.360       -46.948 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768807151344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.690 " "Worst-case hold slack is -2.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690        -2.690 CLK50  " "   -2.690        -2.690 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 PS2_CLK  " "    0.445         0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 divisor:inst0\|pixel_clock  " "    0.445         0.000 divisor:inst0\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768807151354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768807151356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768807151363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -37.069 PS2_CLK  " "   -1.631       -37.069 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -33.403 CLK50  " "   -1.631       -33.403 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611      -252.954 divisor:inst0\|pixel_clock  " "   -0.611      -252.954 divisor:inst0\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768807151369 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1768807151816 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1768807151822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1768807151871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.161 " "Worst-case setup slack is -33.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.161     -2962.711 divisor:inst0\|pixel_clock  " "  -33.161     -2962.711 divisor:inst0\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456        -5.092 CLK50  " "   -0.456        -5.092 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439        -6.916 PS2_CLK  " "   -0.439        -6.916 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768807151875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.721 " "Worst-case hold slack is -1.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721        -1.721 CLK50  " "   -1.721        -1.721 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 PS2_CLK  " "    0.215         0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divisor:inst0\|pixel_clock  " "    0.215         0.000 divisor:inst0\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768807151885 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768807151893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1768807151899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 PS2_CLK  " "   -1.380       -30.380 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 CLK50  " "   -1.380       -27.380 CLK50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -207.000 divisor:inst0\|pixel_clock  " "   -0.500      -207.000 divisor:inst0\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1768807151903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1768807151903 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1768807152301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1768807152328 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1768807152330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768807152434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 04:19:12 2026 " "Processing ended: Mon Jan 19 04:19:12 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768807152434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768807152434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768807152434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768807152434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1768807153561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1768807153561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 19 04:19:13 2026 " "Processing started: Mon Jan 19 04:19:13 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1768807153561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1768807153561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Breakout_Top -c Breakout_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Breakout_Top -c Breakout_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1768807153561 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Breakout_Top.vho\", \"Breakout_Top_fast.vho Breakout_Top_vhd.sdo Breakout_Top_vhd_fast.sdo C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/simulation/modelsim/ simulation " "Generated files \"Breakout_Top.vho\", \"Breakout_Top_fast.vho\", \"Breakout_Top_vhd.sdo\" and \"Breakout_Top_vhd_fast.sdo\" in directory \"C:/Users/FARIAS/Documents/2. Iago/Projeto_Breakout/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1768807154688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768807154756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 04:19:14 2026 " "Processing ended: Mon Jan 19 04:19:14 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768807154756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768807154756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768807154756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768807154756 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1768807155388 ""}
