
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "edge:core" "orig"
load port {clk} input -attr xrf 2796 -attr oid 1 -attr vt d -attr @path {/edge/edge:core/clk}
load port {en} input -attr xrf 2797 -attr oid 2 -attr vt d -attr @path {/edge/edge:core/en}
load port {arst_n} input -attr xrf 2798 -attr oid 3 -attr vt d -attr @path {/edge/edge:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 2799 -attr oid 4 -attr vt d -attr @path {/edge/edge:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 2800 -attr oid 5 -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load symbol "reg(9,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(8:0)} input 9 {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(8:0)} input 9 {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(9:0)} input 10 {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,-1,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(9)" "INTERFACE" INV boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,10,-1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,-1,9,-1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,1,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {regs.regs(1).sg3.sva(0)} -attr vt d
load net {regs.regs(1).sg3.sva(1)} -attr vt d
load net {regs.regs(1).sg3.sva(2)} -attr vt d
load net {regs.regs(1).sg3.sva(3)} -attr vt d
load net {regs.regs(1).sg3.sva(4)} -attr vt d
load net {regs.regs(1).sg3.sva(5)} -attr vt d
load net {regs.regs(1).sg3.sva(6)} -attr vt d
load net {regs.regs(1).sg3.sva(7)} -attr vt d
load net {regs.regs(1).sg3.sva(8)} -attr vt d
load netBundle {regs.regs(1).sg3.sva} 9 {regs.regs(1).sg3.sva(0)} {regs.regs(1).sg3.sva(1)} {regs.regs(1).sg3.sva(2)} {regs.regs(1).sg3.sva(3)} {regs.regs(1).sg3.sva(4)} {regs.regs(1).sg3.sva(5)} {regs.regs(1).sg3.sva(6)} {regs.regs(1).sg3.sva(7)} {regs.regs(1).sg3.sva(8)} -attr xrf 2801 -attr oid 6 -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg1.sva(0)} -attr vt d
load net {regs.regs(1).sg1.sva(1)} -attr vt d
load net {regs.regs(1).sg1.sva(2)} -attr vt d
load net {regs.regs(1).sg1.sva(3)} -attr vt d
load net {regs.regs(1).sg1.sva(4)} -attr vt d
load net {regs.regs(1).sg1.sva(5)} -attr vt d
load net {regs.regs(1).sg1.sva(6)} -attr vt d
load net {regs.regs(1).sg1.sva(7)} -attr vt d
load net {regs.regs(1).sg1.sva(8)} -attr vt d
load net {regs.regs(1).sg1.sva(9)} -attr vt d
load netBundle {regs.regs(1).sg1.sva} 10 {regs.regs(1).sg1.sva(0)} {regs.regs(1).sg1.sva(1)} {regs.regs(1).sg1.sva(2)} {regs.regs(1).sg1.sva(3)} {regs.regs(1).sg1.sva(4)} {regs.regs(1).sg1.sva(5)} {regs.regs(1).sg1.sva(6)} {regs.regs(1).sg1.sva(7)} {regs.regs(1).sg1.sva(8)} {regs.regs(1).sg1.sva(9)} -attr xrf 2802 -attr oid 7 -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg5.sva(0)} -attr vt d
load net {regs.regs(1).sg5.sva(1)} -attr vt d
load net {regs.regs(1).sg5.sva(2)} -attr vt d
load net {regs.regs(1).sg5.sva(3)} -attr vt d
load net {regs.regs(1).sg5.sva(4)} -attr vt d
load net {regs.regs(1).sg5.sva(5)} -attr vt d
load net {regs.regs(1).sg5.sva(6)} -attr vt d
load net {regs.regs(1).sg5.sva(7)} -attr vt d
load net {regs.regs(1).sg5.sva(8)} -attr vt d
load net {regs.regs(1).sg5.sva(9)} -attr vt d
load netBundle {regs.regs(1).sg5.sva} 10 {regs.regs(1).sg5.sva(0)} {regs.regs(1).sg5.sva(1)} {regs.regs(1).sg5.sva(2)} {regs.regs(1).sg5.sva(3)} {regs.regs(1).sg5.sva(4)} {regs.regs(1).sg5.sva(5)} {regs.regs(1).sg5.sva(6)} {regs.regs(1).sg5.sva(7)} {regs.regs(1).sg5.sva(8)} {regs.regs(1).sg5.sva(9)} -attr xrf 2803 -attr oid 8 -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {ACC1:asn.itm(0)} -attr vt d
load net {ACC1:asn.itm(1)} -attr vt d
load net {ACC1:asn.itm(2)} -attr vt d
load net {ACC1:asn.itm(3)} -attr vt d
load net {ACC1:asn.itm(4)} -attr vt d
load net {ACC1:asn.itm(5)} -attr vt d
load net {ACC1:asn.itm(6)} -attr vt d
load net {ACC1:asn.itm(7)} -attr vt d
load net {ACC1:asn.itm(8)} -attr vt d
load net {ACC1:asn.itm(9)} -attr vt d
load netBundle {ACC1:asn.itm} 10 {ACC1:asn.itm(0)} {ACC1:asn.itm(1)} {ACC1:asn.itm(2)} {ACC1:asn.itm(3)} {ACC1:asn.itm(4)} {ACC1:asn.itm(5)} {ACC1:asn.itm(6)} {ACC1:asn.itm(7)} {ACC1:asn.itm(8)} {ACC1:asn.itm(9)} -attr xrf 2804 -attr oid 9 -attr vt d -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn#2.itm(0)} -attr vt d
load net {ACC1:asn#2.itm(1)} -attr vt d
load net {ACC1:asn#2.itm(2)} -attr vt d
load net {ACC1:asn#2.itm(3)} -attr vt d
load net {ACC1:asn#2.itm(4)} -attr vt d
load net {ACC1:asn#2.itm(5)} -attr vt d
load net {ACC1:asn#2.itm(6)} -attr vt d
load net {ACC1:asn#2.itm(7)} -attr vt d
load net {ACC1:asn#2.itm(8)} -attr vt d
load net {ACC1:asn#2.itm(9)} -attr vt d
load netBundle {ACC1:asn#2.itm} 10 {ACC1:asn#2.itm(0)} {ACC1:asn#2.itm(1)} {ACC1:asn#2.itm(2)} {ACC1:asn#2.itm(3)} {ACC1:asn#2.itm(4)} {ACC1:asn#2.itm(5)} {ACC1:asn#2.itm(6)} {ACC1:asn#2.itm(7)} {ACC1:asn#2.itm(8)} {ACC1:asn#2.itm(9)} -attr xrf 2805 -attr oid 10 -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#3.itm(0)} -attr vt d
load net {ACC1:asn#3.itm(1)} -attr vt d
load net {ACC1:asn#3.itm(2)} -attr vt d
load net {ACC1:asn#3.itm(3)} -attr vt d
load net {ACC1:asn#3.itm(4)} -attr vt d
load net {ACC1:asn#3.itm(5)} -attr vt d
load net {ACC1:asn#3.itm(6)} -attr vt d
load net {ACC1:asn#3.itm(7)} -attr vt d
load net {ACC1:asn#3.itm(8)} -attr vt d
load netBundle {ACC1:asn#3.itm} 9 {ACC1:asn#3.itm(0)} {ACC1:asn#3.itm(1)} {ACC1:asn#3.itm(2)} {ACC1:asn#3.itm(3)} {ACC1:asn#3.itm(4)} {ACC1:asn#3.itm(5)} {ACC1:asn#3.itm(6)} {ACC1:asn#3.itm(7)} {ACC1:asn#3.itm(8)} -attr xrf 2806 -attr oid 11 -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} -attr vt d
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -attr vt d
load netBundle {reg(vout:rsc:mgc_out_stdreg.d).tmp} 10 {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -attr xrf 2807 -attr oid 12 -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {slc.slc(0)} -attr vt d
load net {slc.slc(1)} -attr vt d
load net {slc.slc(2)} -attr vt d
load net {slc.slc(3)} -attr vt d
load net {slc.slc(4)} -attr vt d
load net {slc.slc(5)} -attr vt d
load net {slc.slc(6)} -attr vt d
load net {slc.slc(7)} -attr vt d
load net {slc.slc(8)} -attr vt d
load net {slc.slc(9)} -attr vt d
load netBundle {slc.slc} 10 {slc.slc(0)} {slc.slc(1)} {slc.slc(2)} {slc.slc(3)} {slc.slc(4)} {slc.slc(5)} {slc.slc(6)} {slc.slc(7)} {slc.slc(8)} {slc.slc(9)} -attr xrf 2808 -attr oid 13 -attr vt d -attr @path {/edge/edge:core/slc.slc}
load net {SHIFT:if:else:else:if:slc#3.itm(0)} -attr vt d
load net {SHIFT:if:else:else:if:slc#3.itm(1)} -attr vt d
load net {SHIFT:if:else:else:if:slc#3.itm(2)} -attr vt d
load net {SHIFT:if:else:else:if:slc#3.itm(3)} -attr vt d
load net {SHIFT:if:else:else:if:slc#3.itm(4)} -attr vt d
load net {SHIFT:if:else:else:if:slc#3.itm(5)} -attr vt d
load net {SHIFT:if:else:else:if:slc#3.itm(6)} -attr vt d
load net {SHIFT:if:else:else:if:slc#3.itm(7)} -attr vt d
load net {SHIFT:if:else:else:if:slc#3.itm(8)} -attr vt d
load netBundle {SHIFT:if:else:else:if:slc#3.itm} 9 {SHIFT:if:else:else:if:slc#3.itm(0)} {SHIFT:if:else:else:if:slc#3.itm(1)} {SHIFT:if:else:else:if:slc#3.itm(2)} {SHIFT:if:else:else:if:slc#3.itm(3)} {SHIFT:if:else:else:if:slc#3.itm(4)} {SHIFT:if:else:else:if:slc#3.itm(5)} {SHIFT:if:else:else:if:slc#3.itm(6)} {SHIFT:if:else:else:if:slc#3.itm(7)} {SHIFT:if:else:else:if:slc#3.itm(8)} -attr xrf 2809 -attr oid 14 -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {SHIFT:if:else:else:if:slc#4.itm(0)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(1)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(2)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(3)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(4)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(5)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(6)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(7)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(8)} -attr vt d
load net {SHIFT:if:else:else:if:slc#4.itm(9)} -attr vt d
load netBundle {SHIFT:if:else:else:if:slc#4.itm} 10 {SHIFT:if:else:else:if:slc#4.itm(0)} {SHIFT:if:else:else:if:slc#4.itm(1)} {SHIFT:if:else:else:if:slc#4.itm(2)} {SHIFT:if:else:else:if:slc#4.itm(3)} {SHIFT:if:else:else:if:slc#4.itm(4)} {SHIFT:if:else:else:if:slc#4.itm(5)} {SHIFT:if:else:else:if:slc#4.itm(6)} {SHIFT:if:else:else:if:slc#4.itm(7)} {SHIFT:if:else:else:if:slc#4.itm(8)} {SHIFT:if:else:else:if:slc#4.itm(9)} -attr xrf 2810 -attr oid 15 -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {SHIFT:if:else:else:if:slc#5.itm(0)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(1)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(2)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(3)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(4)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(5)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(6)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(7)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(8)} -attr vt d
load net {SHIFT:if:else:else:if:slc#5.itm(9)} -attr vt d
load netBundle {SHIFT:if:else:else:if:slc#5.itm} 10 {SHIFT:if:else:else:if:slc#5.itm(0)} {SHIFT:if:else:else:if:slc#5.itm(1)} {SHIFT:if:else:else:if:slc#5.itm(2)} {SHIFT:if:else:else:if:slc#5.itm(3)} {SHIFT:if:else:else:if:slc#5.itm(4)} {SHIFT:if:else:else:if:slc#5.itm(5)} {SHIFT:if:else:else:if:slc#5.itm(6)} {SHIFT:if:else:else:if:slc#5.itm(7)} {SHIFT:if:else:else:if:slc#5.itm(8)} {SHIFT:if:else:else:if:slc#5.itm(9)} -attr xrf 2811 -attr oid 16 -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {ACC1:acc#5.itm(0)} -attr vt d
load net {ACC1:acc#5.itm(1)} -attr vt d
load net {ACC1:acc#5.itm(2)} -attr vt d
load net {ACC1:acc#5.itm(3)} -attr vt d
load net {ACC1:acc#5.itm(4)} -attr vt d
load net {ACC1:acc#5.itm(5)} -attr vt d
load net {ACC1:acc#5.itm(6)} -attr vt d
load net {ACC1:acc#5.itm(7)} -attr vt d
load net {ACC1:acc#5.itm(8)} -attr vt d
load net {ACC1:acc#5.itm(9)} -attr vt d
load net {ACC1:acc#5.itm(10)} -attr vt d
load netBundle {ACC1:acc#5.itm} 11 {ACC1:acc#5.itm(0)} {ACC1:acc#5.itm(1)} {ACC1:acc#5.itm(2)} {ACC1:acc#5.itm(3)} {ACC1:acc#5.itm(4)} {ACC1:acc#5.itm(5)} {ACC1:acc#5.itm(6)} {ACC1:acc#5.itm(7)} {ACC1:acc#5.itm(8)} {ACC1:acc#5.itm(9)} {ACC1:acc#5.itm(10)} -attr xrf 2812 -attr oid 17 -attr vt d -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {conc#10.itm(0)} -attr vt d
load net {conc#10.itm(1)} -attr vt d
load net {conc#10.itm(2)} -attr vt d
load net {conc#10.itm(3)} -attr vt d
load net {conc#10.itm(4)} -attr vt d
load net {conc#10.itm(5)} -attr vt d
load net {conc#10.itm(6)} -attr vt d
load net {conc#10.itm(7)} -attr vt d
load net {conc#10.itm(8)} -attr vt d
load net {conc#10.itm(9)} -attr vt d
load net {conc#10.itm(10)} -attr vt d
load netBundle {conc#10.itm} 11 {conc#10.itm(0)} {conc#10.itm(1)} {conc#10.itm(2)} {conc#10.itm(3)} {conc#10.itm(4)} {conc#10.itm(5)} {conc#10.itm(6)} {conc#10.itm(7)} {conc#10.itm(8)} {conc#10.itm(9)} {conc#10.itm(10)} -attr xrf 2813 -attr oid 18 -attr vt d -attr @path {/edge/edge:core/conc#10.itm}
load net {conc#11.itm(0)} -attr vt d
load net {conc#11.itm(1)} -attr vt d
load net {conc#11.itm(2)} -attr vt d
load net {conc#11.itm(3)} -attr vt d
load net {conc#11.itm(4)} -attr vt d
load net {conc#11.itm(5)} -attr vt d
load net {conc#11.itm(6)} -attr vt d
load net {conc#11.itm(7)} -attr vt d
load net {conc#11.itm(8)} -attr vt d
load net {conc#11.itm(9)} -attr vt d
load net {conc#11.itm(10)} -attr vt d
load netBundle {conc#11.itm} 11 {conc#11.itm(0)} {conc#11.itm(1)} {conc#11.itm(2)} {conc#11.itm(3)} {conc#11.itm(4)} {conc#11.itm(5)} {conc#11.itm(6)} {conc#11.itm(7)} {conc#11.itm(8)} {conc#11.itm(9)} {conc#11.itm(10)} -attr xrf 2814 -attr oid 19 -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1-3:acc#3.itm(0)} -attr vt d
load net {ACC1-3:acc#3.itm(1)} -attr vt d
load net {ACC1-3:acc#3.itm(2)} -attr vt d
load net {ACC1-3:acc#3.itm(3)} -attr vt d
load net {ACC1-3:acc#3.itm(4)} -attr vt d
load net {ACC1-3:acc#3.itm(5)} -attr vt d
load net {ACC1-3:acc#3.itm(6)} -attr vt d
load net {ACC1-3:acc#3.itm(7)} -attr vt d
load net {ACC1-3:acc#3.itm(8)} -attr vt d
load net {ACC1-3:acc#3.itm(9)} -attr vt d
load netBundle {ACC1-3:acc#3.itm} 10 {ACC1-3:acc#3.itm(0)} {ACC1-3:acc#3.itm(1)} {ACC1-3:acc#3.itm(2)} {ACC1-3:acc#3.itm(3)} {ACC1-3:acc#3.itm(4)} {ACC1-3:acc#3.itm(5)} {ACC1-3:acc#3.itm(6)} {ACC1-3:acc#3.itm(7)} {ACC1-3:acc#3.itm(8)} {ACC1-3:acc#3.itm(9)} -attr xrf 2815 -attr oid 20 -attr vt d -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1:conc.itm(0)} -attr vt d
load net {ACC1:conc.itm(1)} -attr vt d
load net {ACC1:conc.itm(2)} -attr vt d
load net {ACC1:conc.itm(3)} -attr vt d
load net {ACC1:conc.itm(4)} -attr vt d
load net {ACC1:conc.itm(5)} -attr vt d
load net {ACC1:conc.itm(6)} -attr vt d
load net {ACC1:conc.itm(7)} -attr vt d
load net {ACC1:conc.itm(8)} -attr vt d
load net {ACC1:conc.itm(9)} -attr vt d
load netBundle {ACC1:conc.itm} 10 {ACC1:conc.itm(0)} {ACC1:conc.itm(1)} {ACC1:conc.itm(2)} {ACC1:conc.itm(3)} {ACC1:conc.itm(4)} {ACC1:conc.itm(5)} {ACC1:conc.itm(6)} {ACC1:conc.itm(7)} {ACC1:conc.itm(8)} {ACC1:conc.itm(9)} -attr xrf 2816 -attr oid 21 -attr vt d -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(0)} -attr vt d
load net {ACC1:acc.itm(1)} -attr vt d
load net {ACC1:acc.itm(2)} -attr vt d
load net {ACC1:acc.itm(3)} -attr vt d
load net {ACC1:acc.itm(4)} -attr vt d
load net {ACC1:acc.itm(5)} -attr vt d
load net {ACC1:acc.itm(6)} -attr vt d
load net {ACC1:acc.itm(7)} -attr vt d
load net {ACC1:acc.itm(8)} -attr vt d
load netBundle {ACC1:acc.itm} 9 {ACC1:acc.itm(0)} {ACC1:acc.itm(1)} {ACC1:acc.itm(2)} {ACC1:acc.itm(3)} {ACC1:acc.itm(4)} {ACC1:acc.itm(5)} {ACC1:acc.itm(6)} {ACC1:acc.itm(7)} {ACC1:acc.itm(8)} -attr xrf 2817 -attr oid 22 -attr vt d -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {slc#1.itm(0)} -attr vt d
load net {slc#1.itm(1)} -attr vt d
load net {slc#1.itm(2)} -attr vt d
load net {slc#1.itm(3)} -attr vt d
load net {slc#1.itm(4)} -attr vt d
load net {slc#1.itm(5)} -attr vt d
load net {slc#1.itm(6)} -attr vt d
load net {slc#1.itm(7)} -attr vt d
load net {slc#1.itm(8)} -attr vt d
load netBundle {slc#1.itm} 9 {slc#1.itm(0)} {slc#1.itm(1)} {slc#1.itm(2)} {slc#1.itm(3)} {slc#1.itm(4)} {slc#1.itm(5)} {slc#1.itm(6)} {slc#1.itm(7)} {slc#1.itm(8)} -attr xrf 2818 -attr oid 23 -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(0)} -attr vt d
load net {acc.itm(1)} -attr vt d
load net {acc.itm(2)} -attr vt d
load net {acc.itm(3)} -attr vt d
load net {acc.itm(4)} -attr vt d
load net {acc.itm(5)} -attr vt d
load net {acc.itm(6)} -attr vt d
load net {acc.itm(7)} -attr vt d
load net {acc.itm(8)} -attr vt d
load net {acc.itm(9)} -attr vt d
load netBundle {acc.itm} 10 {acc.itm(0)} {acc.itm(1)} {acc.itm(2)} {acc.itm(3)} {acc.itm(4)} {acc.itm(5)} {acc.itm(6)} {acc.itm(7)} {acc.itm(8)} {acc.itm(9)} -attr xrf 2819 -attr oid 24 -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {conc#12.itm(0)} -attr vt d
load net {conc#12.itm(1)} -attr vt d
load net {conc#12.itm(2)} -attr vt d
load net {conc#12.itm(3)} -attr vt d
load net {conc#12.itm(4)} -attr vt d
load net {conc#12.itm(5)} -attr vt d
load net {conc#12.itm(6)} -attr vt d
load net {conc#12.itm(7)} -attr vt d
load net {conc#12.itm(8)} -attr vt d
load net {conc#12.itm(9)} -attr vt d
load netBundle {conc#12.itm} 10 {conc#12.itm(0)} {conc#12.itm(1)} {conc#12.itm(2)} {conc#12.itm(3)} {conc#12.itm(4)} {conc#12.itm(5)} {conc#12.itm(6)} {conc#12.itm(7)} {conc#12.itm(8)} {conc#12.itm(9)} -attr xrf 2820 -attr oid 25 -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(0)} -attr vt d
load net {ACC1:not#5.itm(1)} -attr vt d
load net {ACC1:not#5.itm(2)} -attr vt d
load net {ACC1:not#5.itm(3)} -attr vt d
load net {ACC1:not#5.itm(4)} -attr vt d
load net {ACC1:not#5.itm(5)} -attr vt d
load net {ACC1:not#5.itm(6)} -attr vt d
load net {ACC1:not#5.itm(7)} -attr vt d
load net {ACC1:not#5.itm(8)} -attr vt d
load netBundle {ACC1:not#5.itm} 9 {ACC1:not#5.itm(0)} {ACC1:not#5.itm(1)} {ACC1:not#5.itm(2)} {ACC1:not#5.itm(3)} {ACC1:not#5.itm(4)} {ACC1:not#5.itm(5)} {ACC1:not#5.itm(6)} {ACC1:not#5.itm(7)} {ACC1:not#5.itm(8)} -attr xrf 2821 -attr oid 26 -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {SHIFT:if:else:else:if:slc#1.itm(0)} -attr vt d
load net {SHIFT:if:else:else:if:slc#1.itm(1)} -attr vt d
load net {SHIFT:if:else:else:if:slc#1.itm(2)} -attr vt d
load net {SHIFT:if:else:else:if:slc#1.itm(3)} -attr vt d
load net {SHIFT:if:else:else:if:slc#1.itm(4)} -attr vt d
load net {SHIFT:if:else:else:if:slc#1.itm(5)} -attr vt d
load net {SHIFT:if:else:else:if:slc#1.itm(6)} -attr vt d
load net {SHIFT:if:else:else:if:slc#1.itm(7)} -attr vt d
load net {SHIFT:if:else:else:if:slc#1.itm(8)} -attr vt d
load netBundle {SHIFT:if:else:else:if:slc#1.itm} 9 {SHIFT:if:else:else:if:slc#1.itm(0)} {SHIFT:if:else:else:if:slc#1.itm(1)} {SHIFT:if:else:else:if:slc#1.itm(2)} {SHIFT:if:else:else:if:slc#1.itm(3)} {SHIFT:if:else:else:if:slc#1.itm(4)} {SHIFT:if:else:else:if:slc#1.itm(5)} {SHIFT:if:else:else:if:slc#1.itm(6)} {SHIFT:if:else:else:if:slc#1.itm(7)} {SHIFT:if:else:else:if:slc#1.itm(8)} -attr xrf 2822 -attr oid 27 -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {conc#13.itm(0)} -attr vt d
load net {conc#13.itm(1)} -attr vt d
load net {conc#13.itm(2)} -attr vt d
load net {conc#13.itm(3)} -attr vt d
load net {conc#13.itm(4)} -attr vt d
load net {conc#13.itm(5)} -attr vt d
load net {conc#13.itm(6)} -attr vt d
load net {conc#13.itm(7)} -attr vt d
load net {conc#13.itm(8)} -attr vt d
load net {conc#13.itm(9)} -attr vt d
load netBundle {conc#13.itm} 10 {conc#13.itm(0)} {conc#13.itm(1)} {conc#13.itm(2)} {conc#13.itm(3)} {conc#13.itm(4)} {conc#13.itm(5)} {conc#13.itm(6)} {conc#13.itm(7)} {conc#13.itm(8)} {conc#13.itm(9)} -attr xrf 2823 -attr oid 28 -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {slc(slc.slc).itm(0)} -attr vt d
load net {slc(slc.slc).itm(1)} -attr vt d
load net {slc(slc.slc).itm(2)} -attr vt d
load net {slc(slc.slc).itm(3)} -attr vt d
load net {slc(slc.slc).itm(4)} -attr vt d
load net {slc(slc.slc).itm(5)} -attr vt d
load net {slc(slc.slc).itm(6)} -attr vt d
load net {slc(slc.slc).itm(7)} -attr vt d
load net {slc(slc.slc).itm(8)} -attr vt d
load netBundle {slc(slc.slc).itm} 9 {slc(slc.slc).itm(0)} {slc(slc.slc).itm(1)} {slc(slc.slc).itm(2)} {slc(slc.slc).itm(3)} {slc(slc.slc).itm(4)} {slc(slc.slc).itm(5)} {slc(slc.slc).itm(6)} {slc(slc.slc).itm(7)} {slc(slc.slc).itm(8)} -attr xrf 2824 -attr oid 29 -attr vt d -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {conc#14.itm(0)} -attr vt d
load net {conc#14.itm(1)} -attr vt d
load netBundle {conc#14.itm} 2 {conc#14.itm(0)} {conc#14.itm(1)} -attr xrf 2825 -attr oid 30 -attr vt d -attr @path {/edge/edge:core/conc#14.itm}
load net {ACC1:slc#2.itm(0)} -attr vt d
load net {ACC1:slc#2.itm(1)} -attr vt d
load net {ACC1:slc#2.itm(2)} -attr vt d
load net {ACC1:slc#2.itm(3)} -attr vt d
load net {ACC1:slc#2.itm(4)} -attr vt d
load net {ACC1:slc#2.itm(5)} -attr vt d
load net {ACC1:slc#2.itm(6)} -attr vt d
load net {ACC1:slc#2.itm(7)} -attr vt d
load net {ACC1:slc#2.itm(8)} -attr vt d
load net {ACC1:slc#2.itm(9)} -attr vt d
load netBundle {ACC1:slc#2.itm} 10 {ACC1:slc#2.itm(0)} {ACC1:slc#2.itm(1)} {ACC1:slc#2.itm(2)} {ACC1:slc#2.itm(3)} {ACC1:slc#2.itm(4)} {ACC1:slc#2.itm(5)} {ACC1:slc#2.itm(6)} {ACC1:slc#2.itm(7)} {ACC1:slc#2.itm(8)} {ACC1:slc#2.itm(9)} -attr xrf 2826 -attr oid 31 -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(0)} -attr vt d
load net {ACC1:acc#6.itm(1)} -attr vt d
load net {ACC1:acc#6.itm(2)} -attr vt d
load net {ACC1:acc#6.itm(3)} -attr vt d
load net {ACC1:acc#6.itm(4)} -attr vt d
load net {ACC1:acc#6.itm(5)} -attr vt d
load net {ACC1:acc#6.itm(6)} -attr vt d
load net {ACC1:acc#6.itm(7)} -attr vt d
load net {ACC1:acc#6.itm(8)} -attr vt d
load net {ACC1:acc#6.itm(9)} -attr vt d
load net {ACC1:acc#6.itm(10)} -attr vt d
load netBundle {ACC1:acc#6.itm} 11 {ACC1:acc#6.itm(0)} {ACC1:acc#6.itm(1)} {ACC1:acc#6.itm(2)} {ACC1:acc#6.itm(3)} {ACC1:acc#6.itm(4)} {ACC1:acc#6.itm(5)} {ACC1:acc#6.itm(6)} {ACC1:acc#6.itm(7)} {ACC1:acc#6.itm(8)} {ACC1:acc#6.itm(9)} {ACC1:acc#6.itm(10)} -attr xrf 2827 -attr oid 32 -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {conc#15.itm(0)} -attr vt d
load net {conc#15.itm(1)} -attr vt d
load net {conc#15.itm(2)} -attr vt d
load net {conc#15.itm(3)} -attr vt d
load net {conc#15.itm(4)} -attr vt d
load net {conc#15.itm(5)} -attr vt d
load net {conc#15.itm(6)} -attr vt d
load net {conc#15.itm(7)} -attr vt d
load net {conc#15.itm(8)} -attr vt d
load net {conc#15.itm(9)} -attr vt d
load net {conc#15.itm(10)} -attr vt d
load netBundle {conc#15.itm} 11 {conc#15.itm(0)} {conc#15.itm(1)} {conc#15.itm(2)} {conc#15.itm(3)} {conc#15.itm(4)} {conc#15.itm(5)} {conc#15.itm(6)} {conc#15.itm(7)} {conc#15.itm(8)} {conc#15.itm(9)} {conc#15.itm(10)} -attr xrf 2828 -attr oid 33 -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(0)} -attr vt d
load net {ACC1:not.itm(1)} -attr vt d
load net {ACC1:not.itm(2)} -attr vt d
load net {ACC1:not.itm(3)} -attr vt d
load net {ACC1:not.itm(4)} -attr vt d
load net {ACC1:not.itm(5)} -attr vt d
load net {ACC1:not.itm(6)} -attr vt d
load net {ACC1:not.itm(7)} -attr vt d
load net {ACC1:not.itm(8)} -attr vt d
load net {ACC1:not.itm(9)} -attr vt d
load netBundle {ACC1:not.itm} 10 {ACC1:not.itm(0)} {ACC1:not.itm(1)} {ACC1:not.itm(2)} {ACC1:not.itm(3)} {ACC1:not.itm(4)} {ACC1:not.itm(5)} {ACC1:not.itm(6)} {ACC1:not.itm(7)} {ACC1:not.itm(8)} {ACC1:not.itm(9)} -attr xrf 2829 -attr oid 34 -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {SHIFT:if:else:else:if:slc#2.itm(0)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(1)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(2)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(3)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(4)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(5)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(6)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(7)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(8)} -attr vt d
load net {SHIFT:if:else:else:if:slc#2.itm(9)} -attr vt d
load netBundle {SHIFT:if:else:else:if:slc#2.itm} 10 {SHIFT:if:else:else:if:slc#2.itm(0)} {SHIFT:if:else:else:if:slc#2.itm(1)} {SHIFT:if:else:else:if:slc#2.itm(2)} {SHIFT:if:else:else:if:slc#2.itm(3)} {SHIFT:if:else:else:if:slc#2.itm(4)} {SHIFT:if:else:else:if:slc#2.itm(5)} {SHIFT:if:else:else:if:slc#2.itm(6)} {SHIFT:if:else:else:if:slc#2.itm(7)} {SHIFT:if:else:else:if:slc#2.itm(8)} {SHIFT:if:else:else:if:slc#2.itm(9)} -attr xrf 2830 -attr oid 35 -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {conc#16.itm(0)} -attr vt d
load net {conc#16.itm(1)} -attr vt d
load net {conc#16.itm(2)} -attr vt d
load net {conc#16.itm(3)} -attr vt d
load net {conc#16.itm(4)} -attr vt d
load net {conc#16.itm(5)} -attr vt d
load net {conc#16.itm(6)} -attr vt d
load net {conc#16.itm(7)} -attr vt d
load net {conc#16.itm(8)} -attr vt d
load net {conc#16.itm(9)} -attr vt d
load net {conc#16.itm(10)} -attr vt d
load netBundle {conc#16.itm} 11 {conc#16.itm(0)} {conc#16.itm(1)} {conc#16.itm(2)} {conc#16.itm(3)} {conc#16.itm(4)} {conc#16.itm(5)} {conc#16.itm(6)} {conc#16.itm(7)} {conc#16.itm(8)} {conc#16.itm(9)} {conc#16.itm(10)} -attr xrf 2831 -attr oid 36 -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(0)} -attr vt d
load net {ACC1:not#3.itm(1)} -attr vt d
load net {ACC1:not#3.itm(2)} -attr vt d
load net {ACC1:not#3.itm(3)} -attr vt d
load net {ACC1:not#3.itm(4)} -attr vt d
load net {ACC1:not#3.itm(5)} -attr vt d
load net {ACC1:not#3.itm(6)} -attr vt d
load net {ACC1:not#3.itm(7)} -attr vt d
load net {ACC1:not#3.itm(8)} -attr vt d
load net {ACC1:not#3.itm(9)} -attr vt d
load netBundle {ACC1:not#3.itm} 10 {ACC1:not#3.itm(0)} {ACC1:not#3.itm(1)} {ACC1:not#3.itm(2)} {ACC1:not#3.itm(3)} {ACC1:not#3.itm(4)} {ACC1:not#3.itm(5)} {ACC1:not#3.itm(6)} {ACC1:not#3.itm(7)} {ACC1:not#3.itm(8)} {ACC1:not#3.itm(9)} -attr xrf 2832 -attr oid 37 -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {SHIFT:if:else:else:if:slc.itm(0)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(1)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(2)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(3)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(4)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(5)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(6)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(7)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(8)} -attr vt d
load net {SHIFT:if:else:else:if:slc.itm(9)} -attr vt d
load netBundle {SHIFT:if:else:else:if:slc.itm} 10 {SHIFT:if:else:else:if:slc.itm(0)} {SHIFT:if:else:else:if:slc.itm(1)} {SHIFT:if:else:else:if:slc.itm(2)} {SHIFT:if:else:else:if:slc.itm(3)} {SHIFT:if:else:else:if:slc.itm(4)} {SHIFT:if:else:else:if:slc.itm(5)} {SHIFT:if:else:else:if:slc.itm(6)} {SHIFT:if:else:else:if:slc.itm(7)} {SHIFT:if:else:else:if:slc.itm(8)} {SHIFT:if:else:else:if:slc.itm(9)} -attr xrf 2833 -attr oid 38 -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {clk} -attr xrf 2834 -attr oid 39
load net {clk} -port {clk} -attr xrf 2835 -attr oid 40
load net {en} -attr xrf 2836 -attr oid 41
load net {en} -port {en} -attr xrf 2837 -attr oid 42
load net {arst_n} -attr xrf 2838 -attr oid 43
load net {arst_n} -port {arst_n} -attr xrf 2839 -attr oid 44
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 2840 -attr oid 45 -attr vt d -attr @path {/edge/edge:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -port {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -port {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -port {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -port {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -port {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -port {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -port {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -port {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -port {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -port {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -port {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -port {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -port {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -port {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -port {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -port {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -port {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -port {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -port {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -port {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -port {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -port {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -port {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -port {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -port {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -port {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -port {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -port {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -port {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -port {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -port {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -port {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -port {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -port {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -port {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -port {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -port {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -port {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -port {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -port {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -port {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -port {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -port {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -port {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -port {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -port {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -port {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -port {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -port {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -port {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -port {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -port {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -port {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -port {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -port {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -port {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -port {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -port {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -port {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -port {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 2841 -attr oid 46 -attr vt d -attr @path {/edge/edge:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 2842 -attr oid 47 -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/edge/edge:core/vout:rsc:mgc_out_stdreg.d}
load inst "reg(ACC1:asn#3.itm)" "reg(9,1,1,-1,0)" "INTERFACE" -attr xrf 2843 -attr oid 48 -attr vt d -attr @path {/edge/edge:core/reg(ACC1:asn#3.itm)}
load net {regs.regs(1).sg3.sva(0)} -pin  "reg(ACC1:asn#3.itm)" {D(0)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(1)} -pin  "reg(ACC1:asn#3.itm)" {D(1)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(2)} -pin  "reg(ACC1:asn#3.itm)" {D(2)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(3)} -pin  "reg(ACC1:asn#3.itm)" {D(3)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(4)} -pin  "reg(ACC1:asn#3.itm)" {D(4)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(5)} -pin  "reg(ACC1:asn#3.itm)" {D(5)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(6)} -pin  "reg(ACC1:asn#3.itm)" {D(6)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(7)} -pin  "reg(ACC1:asn#3.itm)" {D(7)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(8)} -pin  "reg(ACC1:asn#3.itm)" {D(8)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(0)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(1)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(2)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(3)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(4)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(5)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(6)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(7)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(ACC1:asn#3.itm)" {DRa(8)} -attr @path {/edge/edge:core/C0_9}
load net {clk} -pin  "reg(ACC1:asn#3.itm)" {clk} -attr xrf 2844 -attr oid 49 -attr @path {/edge/edge:core/clk}
load net {en} -pin  "reg(ACC1:asn#3.itm)" {en(0)} -attr @path {/edge/edge:core/en}
load net {arst_n} -pin  "reg(ACC1:asn#3.itm)" {Ra(0)} -attr @path {/edge/edge:core/arst_n}
load net {ACC1:asn#3.itm(0)} -pin  "reg(ACC1:asn#3.itm)" {Z(0)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {ACC1:asn#3.itm(1)} -pin  "reg(ACC1:asn#3.itm)" {Z(1)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {ACC1:asn#3.itm(2)} -pin  "reg(ACC1:asn#3.itm)" {Z(2)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {ACC1:asn#3.itm(3)} -pin  "reg(ACC1:asn#3.itm)" {Z(3)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {ACC1:asn#3.itm(4)} -pin  "reg(ACC1:asn#3.itm)" {Z(4)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {ACC1:asn#3.itm(5)} -pin  "reg(ACC1:asn#3.itm)" {Z(5)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {ACC1:asn#3.itm(6)} -pin  "reg(ACC1:asn#3.itm)" {Z(6)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {ACC1:asn#3.itm(7)} -pin  "reg(ACC1:asn#3.itm)" {Z(7)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load net {ACC1:asn#3.itm(8)} -pin  "reg(ACC1:asn#3.itm)" {Z(8)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#3.itm}
load inst "reg(ACC1:asn.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2845 -attr oid 50 -attr vt dc -attr @path {/edge/edge:core/reg(ACC1:asn.itm)}
load net {regs.regs(1).sg1.sva(0)} -pin  "reg(ACC1:asn.itm)" {D(0)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(1)} -pin  "reg(ACC1:asn.itm)" {D(1)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(2)} -pin  "reg(ACC1:asn.itm)" {D(2)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(3)} -pin  "reg(ACC1:asn.itm)" {D(3)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(4)} -pin  "reg(ACC1:asn.itm)" {D(4)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(5)} -pin  "reg(ACC1:asn.itm)" {D(5)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(6)} -pin  "reg(ACC1:asn.itm)" {D(6)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(7)} -pin  "reg(ACC1:asn.itm)" {D(7)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(8)} -pin  "reg(ACC1:asn.itm)" {D(8)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(9)} -pin  "reg(ACC1:asn.itm)" {D(9)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(0)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(1)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(2)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(3)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(4)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(5)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(6)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(7)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(8)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn.itm)" {DRa(9)} -attr @path {/edge/edge:core/C0_10}
load net {clk} -pin  "reg(ACC1:asn.itm)" {clk} -attr xrf 2846 -attr oid 51 -attr @path {/edge/edge:core/clk}
load net {en} -pin  "reg(ACC1:asn.itm)" {en(0)} -attr @path {/edge/edge:core/en}
load net {arst_n} -pin  "reg(ACC1:asn.itm)" {Ra(0)} -attr @path {/edge/edge:core/arst_n}
load net {ACC1:asn.itm(0)} -pin  "reg(ACC1:asn.itm)" {Z(0)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(1)} -pin  "reg(ACC1:asn.itm)" {Z(1)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(2)} -pin  "reg(ACC1:asn.itm)" {Z(2)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(3)} -pin  "reg(ACC1:asn.itm)" {Z(3)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(4)} -pin  "reg(ACC1:asn.itm)" {Z(4)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(5)} -pin  "reg(ACC1:asn.itm)" {Z(5)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(6)} -pin  "reg(ACC1:asn.itm)" {Z(6)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(7)} -pin  "reg(ACC1:asn.itm)" {Z(7)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(8)} -pin  "reg(ACC1:asn.itm)" {Z(8)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load net {ACC1:asn.itm(9)} -pin  "reg(ACC1:asn.itm)" {Z(9)} -attr vt dc -attr @path {/edge/edge:core/ACC1:asn.itm}
load inst "reg(ACC1:asn#2.itm)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2847 -attr oid 52 -attr vt d -attr @path {/edge/edge:core/reg(ACC1:asn#2.itm)}
load net {regs.regs(1).sg5.sva(0)} -pin  "reg(ACC1:asn#2.itm)" {D(0)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(1)} -pin  "reg(ACC1:asn#2.itm)" {D(1)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(2)} -pin  "reg(ACC1:asn#2.itm)" {D(2)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(3)} -pin  "reg(ACC1:asn#2.itm)" {D(3)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(4)} -pin  "reg(ACC1:asn#2.itm)" {D(4)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(5)} -pin  "reg(ACC1:asn#2.itm)" {D(5)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(6)} -pin  "reg(ACC1:asn#2.itm)" {D(6)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(7)} -pin  "reg(ACC1:asn#2.itm)" {D(7)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(8)} -pin  "reg(ACC1:asn#2.itm)" {D(8)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(9)} -pin  "reg(ACC1:asn#2.itm)" {D(9)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(0)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(1)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(2)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(3)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(4)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(5)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(6)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(7)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(8)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(ACC1:asn#2.itm)" {DRa(9)} -attr @path {/edge/edge:core/C0_10}
load net {clk} -pin  "reg(ACC1:asn#2.itm)" {clk} -attr xrf 2848 -attr oid 53 -attr @path {/edge/edge:core/clk}
load net {en} -pin  "reg(ACC1:asn#2.itm)" {en(0)} -attr @path {/edge/edge:core/en}
load net {arst_n} -pin  "reg(ACC1:asn#2.itm)" {Ra(0)} -attr @path {/edge/edge:core/arst_n}
load net {ACC1:asn#2.itm(0)} -pin  "reg(ACC1:asn#2.itm)" {Z(0)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(1)} -pin  "reg(ACC1:asn#2.itm)" {Z(1)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(2)} -pin  "reg(ACC1:asn#2.itm)" {Z(2)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(3)} -pin  "reg(ACC1:asn#2.itm)" {Z(3)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(4)} -pin  "reg(ACC1:asn#2.itm)" {Z(4)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(5)} -pin  "reg(ACC1:asn#2.itm)" {Z(5)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(6)} -pin  "reg(ACC1:asn#2.itm)" {Z(6)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(7)} -pin  "reg(ACC1:asn#2.itm)" {Z(7)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(8)} -pin  "reg(ACC1:asn#2.itm)" {Z(8)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load net {ACC1:asn#2.itm(9)} -pin  "reg(ACC1:asn#2.itm)" {Z(9)} -attr vt d -attr @path {/edge/edge:core/ACC1:asn#2.itm}
load inst "reg(regs.regs(1).sg3.sva)" "reg(9,1,1,-1,0)" "INTERFACE" -attr xrf 2849 -attr oid 54 -attr vt d -attr @path {/edge/edge:core/reg(regs.regs(1).sg3.sva)}
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "reg(regs.regs(1).sg3.sva)" {D(0)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "reg(regs.regs(1).sg3.sva)" {D(1)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "reg(regs.regs(1).sg3.sva)" {D(2)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "reg(regs.regs(1).sg3.sva)" {D(3)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "reg(regs.regs(1).sg3.sva)" {D(4)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "reg(regs.regs(1).sg3.sva)" {D(5)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "reg(regs.regs(1).sg3.sva)" {D(6)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "reg(regs.regs(1).sg3.sva)" {D(7)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "reg(regs.regs(1).sg3.sva)" {D(8)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#3.itm}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(0)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(1)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(2)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(3)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(4)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(5)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(6)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(7)} -attr @path {/edge/edge:core/C0_9}
load net {GND} -pin  "reg(regs.regs(1).sg3.sva)" {DRa(8)} -attr @path {/edge/edge:core/C0_9}
load net {clk} -pin  "reg(regs.regs(1).sg3.sva)" {clk} -attr xrf 2850 -attr oid 55 -attr @path {/edge/edge:core/clk}
load net {en} -pin  "reg(regs.regs(1).sg3.sva)" {en(0)} -attr @path {/edge/edge:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sg3.sva)" {Ra(0)} -attr @path {/edge/edge:core/arst_n}
load net {regs.regs(1).sg3.sva(0)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(0)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(1)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(1)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(2)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(2)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(3)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(3)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(4)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(4)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(5)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(5)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(6)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(6)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(7)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(7)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load net {regs.regs(1).sg3.sva(8)} -pin  "reg(regs.regs(1).sg3.sva)" {Z(8)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg3.sva}
load inst "reg(regs.regs(1).sg5.sva)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2851 -attr oid 56 -attr vt d -attr @path {/edge/edge:core/reg(regs.regs(1).sg5.sva)}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "reg(regs.regs(1).sg5.sva)" {D(0)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "reg(regs.regs(1).sg5.sva)" {D(1)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "reg(regs.regs(1).sg5.sva)" {D(2)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "reg(regs.regs(1).sg5.sva)" {D(3)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "reg(regs.regs(1).sg5.sva)" {D(4)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "reg(regs.regs(1).sg5.sva)" {D(5)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "reg(regs.regs(1).sg5.sva)" {D(6)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "reg(regs.regs(1).sg5.sva)" {D(7)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "reg(regs.regs(1).sg5.sva)" {D(8)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "reg(regs.regs(1).sg5.sva)" {D(9)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#4.itm}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(0)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(1)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(2)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(3)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(4)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(5)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(6)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(7)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(8)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg5.sva)" {DRa(9)} -attr @path {/edge/edge:core/C0_10}
load net {clk} -pin  "reg(regs.regs(1).sg5.sva)" {clk} -attr xrf 2852 -attr oid 57 -attr @path {/edge/edge:core/clk}
load net {en} -pin  "reg(regs.regs(1).sg5.sva)" {en(0)} -attr @path {/edge/edge:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sg5.sva)" {Ra(0)} -attr @path {/edge/edge:core/arst_n}
load net {regs.regs(1).sg5.sva(0)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(0)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(1)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(1)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(2)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(2)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(3)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(3)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(4)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(4)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(5)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(5)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(6)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(6)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(7)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(7)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(8)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(8)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load net {regs.regs(1).sg5.sva(9)} -pin  "reg(regs.regs(1).sg5.sva)" {Z(9)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg5.sva}
load inst "reg(regs.regs(1).sg1.sva)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2853 -attr oid 58 -attr vt d -attr @path {/edge/edge:core/reg(regs.regs(1).sg1.sva)}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "reg(regs.regs(1).sg1.sva)" {D(0)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "reg(regs.regs(1).sg1.sva)" {D(1)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "reg(regs.regs(1).sg1.sva)" {D(2)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "reg(regs.regs(1).sg1.sva)" {D(3)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "reg(regs.regs(1).sg1.sva)" {D(4)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "reg(regs.regs(1).sg1.sva)" {D(5)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "reg(regs.regs(1).sg1.sva)" {D(6)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "reg(regs.regs(1).sg1.sva)" {D(7)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "reg(regs.regs(1).sg1.sva)" {D(8)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "reg(regs.regs(1).sg1.sva)" {D(9)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#5.itm}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(0)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(1)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(2)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(3)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(4)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(5)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(6)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(7)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(8)} -attr @path {/edge/edge:core/C0_10}
load net {GND} -pin  "reg(regs.regs(1).sg1.sva)" {DRa(9)} -attr @path {/edge/edge:core/C0_10}
load net {clk} -pin  "reg(regs.regs(1).sg1.sva)" {clk} -attr xrf 2854 -attr oid 59 -attr @path {/edge/edge:core/clk}
load net {en} -pin  "reg(regs.regs(1).sg1.sva)" {en(0)} -attr @path {/edge/edge:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sg1.sva)" {Ra(0)} -attr @path {/edge/edge:core/arst_n}
load net {regs.regs(1).sg1.sva(0)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(0)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(1)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(1)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(2)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(2)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(3)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(3)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(4)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(4)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(5)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(5)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(6)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(6)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(7)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(7)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(8)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(8)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load net {regs.regs(1).sg1.sva(9)} -pin  "reg(regs.regs(1).sg1.sva)" {Z(9)} -attr vt d -attr @path {/edge/edge:core/regs.regs(1).sg1.sva}
load inst "ACC1:acc#5" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 2855 -attr oid 60 -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11)"
load net {PWR} -pin  "ACC1:acc#5" {A(0)} -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(0)} -pin  "ACC1:acc#5" {A(1)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(1)} -pin  "ACC1:acc#5" {A(2)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(2)} -pin  "ACC1:acc#5" {A(3)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(3)} -pin  "ACC1:acc#5" {A(4)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(4)} -pin  "ACC1:acc#5" {A(5)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(5)} -pin  "ACC1:acc#5" {A(6)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(6)} -pin  "ACC1:acc#5" {A(7)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(7)} -pin  "ACC1:acc#5" {A(8)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(8)} -pin  "ACC1:acc#5" {A(9)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {ACC1:asn.itm(9)} -pin  "ACC1:acc#5" {A(10)} -attr vt dc -attr @path {/edge/edge:core/conc#10.itm}
load net {PWR} -pin  "ACC1:acc#5" {B(0)} -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(0)} -pin  "ACC1:acc#5" {B(1)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(1)} -pin  "ACC1:acc#5" {B(2)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(2)} -pin  "ACC1:acc#5" {B(3)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(3)} -pin  "ACC1:acc#5" {B(4)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(4)} -pin  "ACC1:acc#5" {B(5)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(5)} -pin  "ACC1:acc#5" {B(6)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(6)} -pin  "ACC1:acc#5" {B(7)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(7)} -pin  "ACC1:acc#5" {B(8)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(8)} -pin  "ACC1:acc#5" {B(9)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:asn#2.itm(9)} -pin  "ACC1:acc#5" {B(10)} -attr vt d -attr @path {/edge/edge:core/conc#11.itm}
load net {ACC1:acc#5.itm(0)} -pin  "ACC1:acc#5" {Z(0)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(1)} -pin  "ACC1:acc#5" {Z(1)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(2)} -pin  "ACC1:acc#5" {Z(2)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(3)} -pin  "ACC1:acc#5" {Z(3)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(4)} -pin  "ACC1:acc#5" {Z(4)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(5)} -pin  "ACC1:acc#5" {Z(5)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(6)} -pin  "ACC1:acc#5" {Z(6)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(7)} -pin  "ACC1:acc#5" {Z(7)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(8)} -pin  "ACC1:acc#5" {Z(8)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(9)} -pin  "ACC1:acc#5" {Z(9)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load net {ACC1:acc#5.itm(10)} -pin  "ACC1:acc#5" {Z(10)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc#5.itm}
load inst "ACC1:not#5" "not(9)" "INTERFACE" -attr xrf 2856 -attr oid 61 -attr vt d -attr @path {/edge/edge:core/ACC1:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(9)"
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "ACC1:not#5" {A(0)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "ACC1:not#5" {A(1)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "ACC1:not#5" {A(2)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "ACC1:not#5" {A(3)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "ACC1:not#5" {A(4)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "ACC1:not#5" {A(5)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "ACC1:not#5" {A(6)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "ACC1:not#5" {A(7)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "ACC1:not#5" {A(8)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#1.itm}
load net {ACC1:not#5.itm(0)} -pin  "ACC1:not#5" {Z(0)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {ACC1:not#5.itm(1)} -pin  "ACC1:not#5" {Z(1)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {ACC1:not#5.itm(2)} -pin  "ACC1:not#5" {Z(2)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {ACC1:not#5.itm(3)} -pin  "ACC1:not#5" {Z(3)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {ACC1:not#5.itm(4)} -pin  "ACC1:not#5" {Z(4)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {ACC1:not#5.itm(5)} -pin  "ACC1:not#5" {Z(5)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {ACC1:not#5.itm(6)} -pin  "ACC1:not#5" {Z(6)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {ACC1:not#5.itm(7)} -pin  "ACC1:not#5" {Z(7)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load net {ACC1:not#5.itm(8)} -pin  "ACC1:not#5" {Z(8)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#5.itm}
load inst "acc" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 2857 -attr oid 62 -attr vt d -attr @path {/edge/edge:core/acc} -attr area 11.242230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,10)"
load net {PWR} -pin  "acc" {A(0)} -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(0)} -pin  "acc" {A(1)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(1)} -pin  "acc" {A(2)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(2)} -pin  "acc" {A(3)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(3)} -pin  "acc" {A(4)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(4)} -pin  "acc" {A(5)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(5)} -pin  "acc" {A(6)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(6)} -pin  "acc" {A(7)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(7)} -pin  "acc" {A(8)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {ACC1:not#5.itm(8)} -pin  "acc" {A(9)} -attr vt d -attr @path {/edge/edge:core/conc#12.itm}
load net {PWR} -pin  "acc" {B(0)} -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(0)} -pin  "acc" {B(1)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(1)} -pin  "acc" {B(2)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(2)} -pin  "acc" {B(3)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(3)} -pin  "acc" {B(4)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(4)} -pin  "acc" {B(5)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(5)} -pin  "acc" {B(6)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(6)} -pin  "acc" {B(7)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(7)} -pin  "acc" {B(8)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {ACC1:asn#3.itm(8)} -pin  "acc" {B(9)} -attr vt d -attr @path {/edge/edge:core/conc#13.itm}
load net {acc.itm(0)} -pin  "acc" {Z(0)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(1)} -pin  "acc" {Z(1)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(2)} -pin  "acc" {Z(2)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(3)} -pin  "acc" {Z(3)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(4)} -pin  "acc" {Z(4)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(5)} -pin  "acc" {Z(5)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(6)} -pin  "acc" {Z(6)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(7)} -pin  "acc" {Z(7)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(8)} -pin  "acc" {Z(8)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load net {acc.itm(9)} -pin  "acc" {Z(9)} -attr vt d -attr @path {/edge/edge:core/acc.itm}
load inst "ACC1:acc" "add(9,-1,9,-1,9)" "INTERFACE" -attr xrf 2858 -attr oid 63 -attr vt dc -attr @path {/edge/edge:core/ACC1:acc} -attr area 10.250922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,9,0,9)"
load net {acc.itm(1)} -pin  "ACC1:acc" {A(0)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(2)} -pin  "ACC1:acc" {A(1)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(3)} -pin  "ACC1:acc" {A(2)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(4)} -pin  "ACC1:acc" {A(3)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(5)} -pin  "ACC1:acc" {A(4)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(6)} -pin  "ACC1:acc" {A(5)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(7)} -pin  "ACC1:acc" {A(6)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(8)} -pin  "ACC1:acc" {A(7)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {acc.itm(9)} -pin  "ACC1:acc" {A(8)} -attr vt d -attr @path {/edge/edge:core/slc#1.itm}
load net {ACC1:acc#5.itm(2)} -pin  "ACC1:acc" {B(0)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc#5.itm(3)} -pin  "ACC1:acc" {B(1)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc#5.itm(4)} -pin  "ACC1:acc" {B(2)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc#5.itm(5)} -pin  "ACC1:acc" {B(3)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc#5.itm(6)} -pin  "ACC1:acc" {B(4)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc#5.itm(7)} -pin  "ACC1:acc" {B(5)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc#5.itm(8)} -pin  "ACC1:acc" {B(6)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc#5.itm(9)} -pin  "ACC1:acc" {B(7)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc#5.itm(10)} -pin  "ACC1:acc" {B(8)} -attr vt dc -attr @path {/edge/edge:core/slc(slc.slc).itm}
load net {ACC1:acc.itm(0)} -pin  "ACC1:acc" {Z(0)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC1:acc" {Z(1)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {ACC1:acc.itm(2)} -pin  "ACC1:acc" {Z(2)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {ACC1:acc.itm(3)} -pin  "ACC1:acc" {Z(3)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {ACC1:acc.itm(4)} -pin  "ACC1:acc" {Z(4)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {ACC1:acc.itm(5)} -pin  "ACC1:acc" {Z(5)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {ACC1:acc.itm(6)} -pin  "ACC1:acc" {Z(6)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {ACC1:acc.itm(7)} -pin  "ACC1:acc" {Z(7)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load net {ACC1:acc.itm(8)} -pin  "ACC1:acc" {Z(8)} -attr vt dc -attr @path {/edge/edge:core/ACC1:acc.itm}
load inst "ACC1:acc#9" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf 2859 -attr oid 64 -attr vt d -attr @path {/edge/edge:core/ACC1:acc#9} -attr area 3.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,1,2)"
load net {PWR} -pin  "ACC1:acc#9" {A(0)} -attr @path {/edge/edge:core/conc#14.itm}
load net {ACC1:acc#5.itm(1)} -pin  "ACC1:acc#9" {A(1)} -attr vt d -attr @path {/edge/edge:core/conc#14.itm}
load net {PWR} -pin  "ACC1:acc#9" {B(0)} -attr @path {/edge/edge:core/Cn1_1}
load net {ACC1:acc#9.itm(0)} -pin  "ACC1:acc#9" {Z(0)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#9.itm}
load net {ACC1:acc#9.itm(1)} -pin  "ACC1:acc#9" {Z(1)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#9.itm}
load inst "ACC1:not" "not(10)" "INTERFACE" -attr xrf 2860 -attr oid 65 -attr vt d -attr @path {/edge/edge:core/ACC1:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "ACC1:not" {A(0)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "ACC1:not" {A(1)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "ACC1:not" {A(2)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "ACC1:not" {A(3)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "ACC1:not" {A(4)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "ACC1:not" {A(5)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "ACC1:not" {A(6)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "ACC1:not" {A(7)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "ACC1:not" {A(8)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "ACC1:not" {A(9)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc#2.itm}
load net {ACC1:not.itm(0)} -pin  "ACC1:not" {Z(0)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(1)} -pin  "ACC1:not" {Z(1)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(2)} -pin  "ACC1:not" {Z(2)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(3)} -pin  "ACC1:not" {Z(3)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(4)} -pin  "ACC1:not" {Z(4)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(5)} -pin  "ACC1:not" {Z(5)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(6)} -pin  "ACC1:not" {Z(6)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(7)} -pin  "ACC1:not" {Z(7)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(8)} -pin  "ACC1:not" {Z(8)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load net {ACC1:not.itm(9)} -pin  "ACC1:not" {Z(9)} -attr vt d -attr @path {/edge/edge:core/ACC1:not.itm}
load inst "ACC1:not#3" "not(10)" "INTERFACE" -attr xrf 2861 -attr oid 66 -attr vt d -attr @path {/edge/edge:core/ACC1:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "ACC1:not#3" {A(0)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "ACC1:not#3" {A(1)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "ACC1:not#3" {A(2)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "ACC1:not#3" {A(3)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "ACC1:not#3" {A(4)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "ACC1:not#3" {A(5)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "ACC1:not#3" {A(6)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "ACC1:not#3" {A(7)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "ACC1:not#3" {A(8)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "ACC1:not#3" {A(9)} -attr vt d -attr @path {/edge/edge:core/SHIFT:if:else:else:if:slc.itm}
load net {ACC1:not#3.itm(0)} -pin  "ACC1:not#3" {Z(0)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(1)} -pin  "ACC1:not#3" {Z(1)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(2)} -pin  "ACC1:not#3" {Z(2)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(3)} -pin  "ACC1:not#3" {Z(3)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(4)} -pin  "ACC1:not#3" {Z(4)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(5)} -pin  "ACC1:not#3" {Z(5)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(6)} -pin  "ACC1:not#3" {Z(6)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(7)} -pin  "ACC1:not#3" {Z(7)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(8)} -pin  "ACC1:not#3" {Z(8)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load net {ACC1:not#3.itm(9)} -pin  "ACC1:not#3" {Z(9)} -attr vt d -attr @path {/edge/edge:core/ACC1:not#3.itm}
load inst "ACC1:acc#6" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 2862 -attr oid 67 -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11)"
load net {PWR} -pin  "ACC1:acc#6" {A(0)} -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(0)} -pin  "ACC1:acc#6" {A(1)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(1)} -pin  "ACC1:acc#6" {A(2)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(2)} -pin  "ACC1:acc#6" {A(3)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(3)} -pin  "ACC1:acc#6" {A(4)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(4)} -pin  "ACC1:acc#6" {A(5)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(5)} -pin  "ACC1:acc#6" {A(6)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(6)} -pin  "ACC1:acc#6" {A(7)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(7)} -pin  "ACC1:acc#6" {A(8)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(8)} -pin  "ACC1:acc#6" {A(9)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {ACC1:not.itm(9)} -pin  "ACC1:acc#6" {A(10)} -attr vt d -attr @path {/edge/edge:core/conc#15.itm}
load net {PWR} -pin  "ACC1:acc#6" {B(0)} -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(0)} -pin  "ACC1:acc#6" {B(1)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(1)} -pin  "ACC1:acc#6" {B(2)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(2)} -pin  "ACC1:acc#6" {B(3)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(3)} -pin  "ACC1:acc#6" {B(4)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(4)} -pin  "ACC1:acc#6" {B(5)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(5)} -pin  "ACC1:acc#6" {B(6)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(6)} -pin  "ACC1:acc#6" {B(7)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(7)} -pin  "ACC1:acc#6" {B(8)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(8)} -pin  "ACC1:acc#6" {B(9)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:not#3.itm(9)} -pin  "ACC1:acc#6" {B(10)} -attr vt d -attr @path {/edge/edge:core/conc#16.itm}
load net {ACC1:acc#6.itm(0)} -pin  "ACC1:acc#6" {Z(0)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(1)} -pin  "ACC1:acc#6" {Z(1)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(2)} -pin  "ACC1:acc#6" {Z(2)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(3)} -pin  "ACC1:acc#6" {Z(3)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(4)} -pin  "ACC1:acc#6" {Z(4)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(5)} -pin  "ACC1:acc#6" {Z(5)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(6)} -pin  "ACC1:acc#6" {Z(6)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(7)} -pin  "ACC1:acc#6" {Z(7)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(8)} -pin  "ACC1:acc#6" {Z(8)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(9)} -pin  "ACC1:acc#6" {Z(9)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load net {ACC1:acc#6.itm(10)} -pin  "ACC1:acc#6" {Z(10)} -attr vt d -attr @path {/edge/edge:core/ACC1:acc#6.itm}
load inst "ACC1-3:acc#3" "add(10,-1,10,-1,10)" "INTERFACE" -attr xrf 2863 -attr oid 68 -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,10)"
load net {ACC1:acc#9.itm(1)} -pin  "ACC1-3:acc#3" {A(0)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(0)} -pin  "ACC1-3:acc#3" {A(1)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(1)} -pin  "ACC1-3:acc#3" {A(2)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(2)} -pin  "ACC1-3:acc#3" {A(3)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(3)} -pin  "ACC1-3:acc#3" {A(4)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(4)} -pin  "ACC1-3:acc#3" {A(5)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(5)} -pin  "ACC1-3:acc#3" {A(6)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(6)} -pin  "ACC1-3:acc#3" {A(7)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(7)} -pin  "ACC1-3:acc#3" {A(8)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc.itm(8)} -pin  "ACC1-3:acc#3" {A(9)} -attr vt dc -attr @path {/edge/edge:core/ACC1:conc.itm}
load net {ACC1:acc#6.itm(1)} -pin  "ACC1-3:acc#3" {B(0)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(2)} -pin  "ACC1-3:acc#3" {B(1)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(3)} -pin  "ACC1-3:acc#3" {B(2)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(4)} -pin  "ACC1-3:acc#3" {B(3)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(5)} -pin  "ACC1-3:acc#3" {B(4)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(6)} -pin  "ACC1-3:acc#3" {B(5)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(7)} -pin  "ACC1-3:acc#3" {B(6)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(8)} -pin  "ACC1-3:acc#3" {B(7)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(9)} -pin  "ACC1-3:acc#3" {B(8)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1:acc#6.itm(10)} -pin  "ACC1-3:acc#3" {B(9)} -attr vt d -attr @path {/edge/edge:core/ACC1:slc#2.itm}
load net {ACC1-3:acc#3.itm(0)} -pin  "ACC1-3:acc#3" {Z(0)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(1)} -pin  "ACC1-3:acc#3" {Z(1)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(2)} -pin  "ACC1-3:acc#3" {Z(2)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(3)} -pin  "ACC1-3:acc#3" {Z(3)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(4)} -pin  "ACC1-3:acc#3" {Z(4)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(5)} -pin  "ACC1-3:acc#3" {Z(5)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(6)} -pin  "ACC1-3:acc#3" {Z(6)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(7)} -pin  "ACC1-3:acc#3" {Z(7)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(8)} -pin  "ACC1-3:acc#3" {Z(8)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(9)} -pin  "ACC1-3:acc#3" {Z(9)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 2864 -attr oid 69 -attr vt dc -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {ACC1-3:acc#3.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {ACC1-3:acc#3.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/edge/edge:core/ACC1-3:acc#3.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/edge/edge:core/C0_30#1}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/edge/edge:core/C0_30#1}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 2865 -attr oid 70 -attr @path {/edge/edge:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/edge/edge:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/edge/edge:core/arst_n}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
load net {reg(vout:rsc:mgc_out_stdreg.d).tmp(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/edge/edge:core/reg(vout:rsc:mgc_out_stdreg.d).tmp}
### END MODULE 

module new "edge" "orig"
load portBus {vin:rsc.z(89:0)} input 90 {vin:rsc.z(89)} {vin:rsc.z(88)} {vin:rsc.z(87)} {vin:rsc.z(86)} {vin:rsc.z(85)} {vin:rsc.z(84)} {vin:rsc.z(83)} {vin:rsc.z(82)} {vin:rsc.z(81)} {vin:rsc.z(80)} {vin:rsc.z(79)} {vin:rsc.z(78)} {vin:rsc.z(77)} {vin:rsc.z(76)} {vin:rsc.z(75)} {vin:rsc.z(74)} {vin:rsc.z(73)} {vin:rsc.z(72)} {vin:rsc.z(71)} {vin:rsc.z(70)} {vin:rsc.z(69)} {vin:rsc.z(68)} {vin:rsc.z(67)} {vin:rsc.z(66)} {vin:rsc.z(65)} {vin:rsc.z(64)} {vin:rsc.z(63)} {vin:rsc.z(62)} {vin:rsc.z(61)} {vin:rsc.z(60)} {vin:rsc.z(59)} {vin:rsc.z(58)} {vin:rsc.z(57)} {vin:rsc.z(56)} {vin:rsc.z(55)} {vin:rsc.z(54)} {vin:rsc.z(53)} {vin:rsc.z(52)} {vin:rsc.z(51)} {vin:rsc.z(50)} {vin:rsc.z(49)} {vin:rsc.z(48)} {vin:rsc.z(47)} {vin:rsc.z(46)} {vin:rsc.z(45)} {vin:rsc.z(44)} {vin:rsc.z(43)} {vin:rsc.z(42)} {vin:rsc.z(41)} {vin:rsc.z(40)} {vin:rsc.z(39)} {vin:rsc.z(38)} {vin:rsc.z(37)} {vin:rsc.z(36)} {vin:rsc.z(35)} {vin:rsc.z(34)} {vin:rsc.z(33)} {vin:rsc.z(32)} {vin:rsc.z(31)} {vin:rsc.z(30)} {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 2866 -attr oid 71 -attr vt d -attr @path {/edge/vin:rsc.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 2867 -attr oid 72 -attr vt d -attr @path {/edge/vout:rsc.z}
load port {clk} input -attr xrf 2868 -attr oid 73 -attr vt d -attr @path {/edge/clk}
load port {en} input -attr xrf 2869 -attr oid 74 -attr vt d -attr @path {/edge/en}
load port {arst_n} input -attr xrf 2870 -attr oid 75 -attr vt d -attr @path {/edge/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(89:0)} output 90 {d(89)} {d(88)} {d(87)} {d(86)} {d(85)} {d(84)} {d(83)} {d(82)} {d(81)} {d(80)} {d(79)} {d(78)} {d(77)} {d(76)} {d(75)} {d(74)} {d(73)} {d(72)} {d(71)} {d(70)} {d(69)} {d(68)} {d(67)} {d(66)} {d(65)} {d(64)} {d(63)} {d(62)} {d(61)} {d(60)} {d(59)} {d(58)} {d(57)} {d(56)} {d(55)} {d(54)} {d(53)} {d(52)} {d(51)} {d(50)} {d(49)} {d(48)} {d(47)} {d(46)} {d(45)} {d(44)} {d(43)} {d(42)} {d(41)} {d(40)} {d(39)} {d(38)} {d(37)} {d(36)} {d(35)} {d(34)} {d(33)} {d(32)} {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(89:0)} input 90 {z(89)} {z(88)} {z(87)} {z(86)} {z(85)} {z(84)} {z(83)} {z(82)} {z(81)} {z(80)} {z(79)} {z(78)} {z(77)} {z(76)} {z(75)} {z(74)} {z(73)} {z(72)} {z(71)} {z(70)} {z(69)} {z(68)} {z(67)} {z(66)} {z(65)} {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "edge:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 90 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} {vin:rsc:mgc_in_wire.d#1(30)} {vin:rsc:mgc_in_wire.d#1(31)} {vin:rsc:mgc_in_wire.d#1(32)} {vin:rsc:mgc_in_wire.d#1(33)} {vin:rsc:mgc_in_wire.d#1(34)} {vin:rsc:mgc_in_wire.d#1(35)} {vin:rsc:mgc_in_wire.d#1(36)} {vin:rsc:mgc_in_wire.d#1(37)} {vin:rsc:mgc_in_wire.d#1(38)} {vin:rsc:mgc_in_wire.d#1(39)} {vin:rsc:mgc_in_wire.d#1(40)} {vin:rsc:mgc_in_wire.d#1(41)} {vin:rsc:mgc_in_wire.d#1(42)} {vin:rsc:mgc_in_wire.d#1(43)} {vin:rsc:mgc_in_wire.d#1(44)} {vin:rsc:mgc_in_wire.d#1(45)} {vin:rsc:mgc_in_wire.d#1(46)} {vin:rsc:mgc_in_wire.d#1(47)} {vin:rsc:mgc_in_wire.d#1(48)} {vin:rsc:mgc_in_wire.d#1(49)} {vin:rsc:mgc_in_wire.d#1(50)} {vin:rsc:mgc_in_wire.d#1(51)} {vin:rsc:mgc_in_wire.d#1(52)} {vin:rsc:mgc_in_wire.d#1(53)} {vin:rsc:mgc_in_wire.d#1(54)} {vin:rsc:mgc_in_wire.d#1(55)} {vin:rsc:mgc_in_wire.d#1(56)} {vin:rsc:mgc_in_wire.d#1(57)} {vin:rsc:mgc_in_wire.d#1(58)} {vin:rsc:mgc_in_wire.d#1(59)} {vin:rsc:mgc_in_wire.d#1(60)} {vin:rsc:mgc_in_wire.d#1(61)} {vin:rsc:mgc_in_wire.d#1(62)} {vin:rsc:mgc_in_wire.d#1(63)} {vin:rsc:mgc_in_wire.d#1(64)} {vin:rsc:mgc_in_wire.d#1(65)} {vin:rsc:mgc_in_wire.d#1(66)} {vin:rsc:mgc_in_wire.d#1(67)} {vin:rsc:mgc_in_wire.d#1(68)} {vin:rsc:mgc_in_wire.d#1(69)} {vin:rsc:mgc_in_wire.d#1(70)} {vin:rsc:mgc_in_wire.d#1(71)} {vin:rsc:mgc_in_wire.d#1(72)} {vin:rsc:mgc_in_wire.d#1(73)} {vin:rsc:mgc_in_wire.d#1(74)} {vin:rsc:mgc_in_wire.d#1(75)} {vin:rsc:mgc_in_wire.d#1(76)} {vin:rsc:mgc_in_wire.d#1(77)} {vin:rsc:mgc_in_wire.d#1(78)} {vin:rsc:mgc_in_wire.d#1(79)} {vin:rsc:mgc_in_wire.d#1(80)} {vin:rsc:mgc_in_wire.d#1(81)} {vin:rsc:mgc_in_wire.d#1(82)} {vin:rsc:mgc_in_wire.d#1(83)} {vin:rsc:mgc_in_wire.d#1(84)} {vin:rsc:mgc_in_wire.d#1(85)} {vin:rsc:mgc_in_wire.d#1(86)} {vin:rsc:mgc_in_wire.d#1(87)} {vin:rsc:mgc_in_wire.d#1(88)} {vin:rsc:mgc_in_wire.d#1(89)} -attr xrf 2871 -attr oid 76 -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 2872 -attr oid 77 -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 2873 -attr oid 78 -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -port {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -port {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -port {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -port {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -port {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -port {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -port {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -port {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -port {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -port {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -port {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -port {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -port {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -port {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -port {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -port {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -port {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -port {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -port {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -port {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -port {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -port {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -port {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -port {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -port {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -port {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -port {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -port {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -port {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -port {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -port {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -port {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -port {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -port {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -port {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -port {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -port {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -port {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -port {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -port {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -port {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -port {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -port {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -port {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -port {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -port {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -port {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -port {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -port {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -port {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -port {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -port {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -port {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -port {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -port {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -port {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -port {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -port {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -port {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -port {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 2874 -attr oid 79 -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 2875 -attr oid 80 -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {clk} -attr xrf 2876 -attr oid 81
load net {clk} -port {clk} -attr xrf 2877 -attr oid 82
load net {en} -attr xrf 2878 -attr oid 83
load net {en} -port {en} -attr xrf 2879 -attr oid 84
load net {arst_n} -attr xrf 2880 -attr oid 85
load net {arst_n} -port {arst_n} -attr xrf 2881 -attr oid 86
load inst "edge:core:inst" "edge:core" "orig" -attr xrf 2882 -attr oid 87 -attr vt dc -attr @path {/edge/edge:core:inst} -attr area 60.203458 -attr delay 3.902945 -attr hier "/edge/edge:core" -pg 1 -lvl 3
load net {clk} -pin  "edge:core:inst" {clk#1} -attr xrf 2883 -attr oid 88 -attr @path {/edge/clk}
load net {en} -pin  "edge:core:inst" {en#1} -attr xrf 2884 -attr oid 89 -attr @path {/edge/en}
load net {arst_n} -pin  "edge:core:inst" {arst_n#1} -attr xrf 2885 -attr oid 90 -attr @path {/edge/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(30)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(31)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(32)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(33)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(34)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(35)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(36)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(37)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(38)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(39)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(40)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(41)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(42)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(43)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(44)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(45)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(46)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(47)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(48)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(49)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(50)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(51)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(52)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(53)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(54)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(55)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(56)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(57)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(58)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(59)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(60)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(61)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(62)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(63)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(64)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(65)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(66)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(67)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(68)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(69)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(70)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(71)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(72)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(73)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(74)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(75)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(76)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(77)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(78)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(79)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(80)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(81)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(82)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(83)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(84)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(85)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(86)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(87)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(88)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "edge:core:inst" {vin:rsc:mgc_in_wire.d(89)} -attr vt dc -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "edge:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" -attr xrf 2886 -attr oid 91 -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,90)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "vin:rsc:mgc_in_wire" {d(30)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "vin:rsc:mgc_in_wire" {d(31)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "vin:rsc:mgc_in_wire" {d(32)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "vin:rsc:mgc_in_wire" {d(33)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "vin:rsc:mgc_in_wire" {d(34)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "vin:rsc:mgc_in_wire" {d(35)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "vin:rsc:mgc_in_wire" {d(36)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "vin:rsc:mgc_in_wire" {d(37)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "vin:rsc:mgc_in_wire" {d(38)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "vin:rsc:mgc_in_wire" {d(39)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "vin:rsc:mgc_in_wire" {d(40)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "vin:rsc:mgc_in_wire" {d(41)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "vin:rsc:mgc_in_wire" {d(42)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "vin:rsc:mgc_in_wire" {d(43)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "vin:rsc:mgc_in_wire" {d(44)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "vin:rsc:mgc_in_wire" {d(45)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "vin:rsc:mgc_in_wire" {d(46)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "vin:rsc:mgc_in_wire" {d(47)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "vin:rsc:mgc_in_wire" {d(48)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "vin:rsc:mgc_in_wire" {d(49)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "vin:rsc:mgc_in_wire" {d(50)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "vin:rsc:mgc_in_wire" {d(51)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "vin:rsc:mgc_in_wire" {d(52)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "vin:rsc:mgc_in_wire" {d(53)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "vin:rsc:mgc_in_wire" {d(54)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "vin:rsc:mgc_in_wire" {d(55)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "vin:rsc:mgc_in_wire" {d(56)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "vin:rsc:mgc_in_wire" {d(57)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "vin:rsc:mgc_in_wire" {d(58)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "vin:rsc:mgc_in_wire" {d(59)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "vin:rsc:mgc_in_wire" {d(60)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "vin:rsc:mgc_in_wire" {d(61)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "vin:rsc:mgc_in_wire" {d(62)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "vin:rsc:mgc_in_wire" {d(63)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "vin:rsc:mgc_in_wire" {d(64)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "vin:rsc:mgc_in_wire" {d(65)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "vin:rsc:mgc_in_wire" {d(66)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "vin:rsc:mgc_in_wire" {d(67)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "vin:rsc:mgc_in_wire" {d(68)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "vin:rsc:mgc_in_wire" {d(69)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "vin:rsc:mgc_in_wire" {d(70)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "vin:rsc:mgc_in_wire" {d(71)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "vin:rsc:mgc_in_wire" {d(72)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "vin:rsc:mgc_in_wire" {d(73)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "vin:rsc:mgc_in_wire" {d(74)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "vin:rsc:mgc_in_wire" {d(75)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "vin:rsc:mgc_in_wire" {d(76)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "vin:rsc:mgc_in_wire" {d(77)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "vin:rsc:mgc_in_wire" {d(78)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "vin:rsc:mgc_in_wire" {d(79)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "vin:rsc:mgc_in_wire" {d(80)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "vin:rsc:mgc_in_wire" {d(81)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "vin:rsc:mgc_in_wire" {d(82)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "vin:rsc:mgc_in_wire" {d(83)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "vin:rsc:mgc_in_wire" {d(84)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "vin:rsc:mgc_in_wire" {d(85)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "vin:rsc:mgc_in_wire" {d(86)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "vin:rsc:mgc_in_wire" {d(87)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "vin:rsc:mgc_in_wire" {d(88)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "vin:rsc:mgc_in_wire" {d(89)} -attr vt d -attr @path {/edge/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(30)} -pin  "vin:rsc:mgc_in_wire" {z(30)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(31)} -pin  "vin:rsc:mgc_in_wire" {z(31)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(32)} -pin  "vin:rsc:mgc_in_wire" {z(32)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(33)} -pin  "vin:rsc:mgc_in_wire" {z(33)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(34)} -pin  "vin:rsc:mgc_in_wire" {z(34)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(35)} -pin  "vin:rsc:mgc_in_wire" {z(35)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(36)} -pin  "vin:rsc:mgc_in_wire" {z(36)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(37)} -pin  "vin:rsc:mgc_in_wire" {z(37)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(38)} -pin  "vin:rsc:mgc_in_wire" {z(38)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(39)} -pin  "vin:rsc:mgc_in_wire" {z(39)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(40)} -pin  "vin:rsc:mgc_in_wire" {z(40)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(41)} -pin  "vin:rsc:mgc_in_wire" {z(41)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(42)} -pin  "vin:rsc:mgc_in_wire" {z(42)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(43)} -pin  "vin:rsc:mgc_in_wire" {z(43)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(44)} -pin  "vin:rsc:mgc_in_wire" {z(44)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(45)} -pin  "vin:rsc:mgc_in_wire" {z(45)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(46)} -pin  "vin:rsc:mgc_in_wire" {z(46)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(47)} -pin  "vin:rsc:mgc_in_wire" {z(47)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(48)} -pin  "vin:rsc:mgc_in_wire" {z(48)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(49)} -pin  "vin:rsc:mgc_in_wire" {z(49)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(50)} -pin  "vin:rsc:mgc_in_wire" {z(50)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(51)} -pin  "vin:rsc:mgc_in_wire" {z(51)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(52)} -pin  "vin:rsc:mgc_in_wire" {z(52)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(53)} -pin  "vin:rsc:mgc_in_wire" {z(53)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(54)} -pin  "vin:rsc:mgc_in_wire" {z(54)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(55)} -pin  "vin:rsc:mgc_in_wire" {z(55)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(56)} -pin  "vin:rsc:mgc_in_wire" {z(56)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(57)} -pin  "vin:rsc:mgc_in_wire" {z(57)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(58)} -pin  "vin:rsc:mgc_in_wire" {z(58)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(59)} -pin  "vin:rsc:mgc_in_wire" {z(59)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(60)} -pin  "vin:rsc:mgc_in_wire" {z(60)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(61)} -pin  "vin:rsc:mgc_in_wire" {z(61)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(62)} -pin  "vin:rsc:mgc_in_wire" {z(62)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(63)} -pin  "vin:rsc:mgc_in_wire" {z(63)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(64)} -pin  "vin:rsc:mgc_in_wire" {z(64)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(65)} -pin  "vin:rsc:mgc_in_wire" {z(65)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(66)} -pin  "vin:rsc:mgc_in_wire" {z(66)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(67)} -pin  "vin:rsc:mgc_in_wire" {z(67)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(68)} -pin  "vin:rsc:mgc_in_wire" {z(68)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(69)} -pin  "vin:rsc:mgc_in_wire" {z(69)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(70)} -pin  "vin:rsc:mgc_in_wire" {z(70)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(71)} -pin  "vin:rsc:mgc_in_wire" {z(71)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(72)} -pin  "vin:rsc:mgc_in_wire" {z(72)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(73)} -pin  "vin:rsc:mgc_in_wire" {z(73)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(74)} -pin  "vin:rsc:mgc_in_wire" {z(74)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(75)} -pin  "vin:rsc:mgc_in_wire" {z(75)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(76)} -pin  "vin:rsc:mgc_in_wire" {z(76)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(77)} -pin  "vin:rsc:mgc_in_wire" {z(77)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(78)} -pin  "vin:rsc:mgc_in_wire" {z(78)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(79)} -pin  "vin:rsc:mgc_in_wire" {z(79)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(80)} -pin  "vin:rsc:mgc_in_wire" {z(80)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(81)} -pin  "vin:rsc:mgc_in_wire" {z(81)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(82)} -pin  "vin:rsc:mgc_in_wire" {z(82)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(83)} -pin  "vin:rsc:mgc_in_wire" {z(83)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(84)} -pin  "vin:rsc:mgc_in_wire" {z(84)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(85)} -pin  "vin:rsc:mgc_in_wire" {z(85)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(86)} -pin  "vin:rsc:mgc_in_wire" {z(86)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(87)} -pin  "vin:rsc:mgc_in_wire" {z(87)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(88)} -pin  "vin:rsc:mgc_in_wire" {z(88)} -attr vt d -attr @path {/edge/vin:rsc.z}
load net {vin:rsc.z(89)} -pin  "vin:rsc:mgc_in_wire" {z(89)} -attr vt d -attr @path {/edge/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 2887 -attr oid 92 -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/edge/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/edge/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/edge/vout:rsc.z}
### END MODULE 

