[root]
type=Root
children=system
full_system=false
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu cpu_clk_domain cpu_voltage_domain l2 mem_ctrls membus switch_cpus tol2bus voltage_domain
boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
init_param=0
kernel=
load_addr_mask=1099511627775
mem_mode=atomic
mem_ranges=0:2147483647
memories=system.mem_ctrls
num_work_ids=16
readfile=
symbolfile=
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.clk_domain]
type=SrcClockDomain
clock=500
voltage_domain=system.voltage_domain

[system.cpu]
type=AtomicSimpleCPU
children=dcache dtb icache interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=system.cpu.interrupts
isa=system.cpu.isa
itb=system.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=1000000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
simpoint_interval=100000000
simpoint_profile=false
simpoint_profile_file=simpoint.bb.gz
simpoint_start_insts=
simulate_data_stalls=false
simulate_inst_stalls=false
switched_out=false
system=system
tracer=system.cpu.tracer
width=1
workload=system.cpu.workload
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.dcache]
type=BaseCache
children=tags
DPCSSampleInterval=100000
DPCSSuperSampleInterval=20
accessEnergy1=0.0199
accessEnergy2=0.021
accessEnergy3=0.0252
addr_ranges=0:18446744073709551615
assoc=4
bit_faultrate1=12500
bit_faultrate2=5000000
bit_faultrate3=1000000000000000000
clk_domain=system.cpu_clk_domain
forward_snoops=true
hit_latency=2
is_top_level=true
max_miss_count=0
missPenalty=10
missThresholdHigh=0.1
missThresholdLow=0.05
mode=1
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
size=65536
staticPower1=9.457
staticPower2=12.584
staticPower3=53.224
system=system
tags=system.cpu.dcache.tags
tgts_per_mshr=20
two_queue=false
vdd1=500
vdd2=600
vdd3=1000
vdd_switch_overhead=20
write_buffers=8
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.slave[1]

[system.cpu.dcache.tags]
type=DPCSLRU
accessEnergy1=0.0199
accessEnergy2=0.021
accessEnergy3=0.0252
assoc=4
bit_faultrate1=12500
bit_faultrate2=5000000
bit_faultrate3=1000000000000000000
block_size=64
clk_domain=system.cpu_clk_domain
hit_latency=2
mode=1
size=65536
staticPower1=9.457
staticPower2=12.584
staticPower3=53.224
vdd1=500
vdd2=600
vdd3=1000

[system.cpu.dtb]
type=AlphaTLB
size=64

[system.cpu.icache]
type=BaseCache
children=tags
DPCSSampleInterval=0
DPCSSuperSampleInterval=0
accessEnergy1=0.0199
accessEnergy2=0.021
accessEnergy3=0.0252
addr_ranges=0:18446744073709551615
assoc=4
bit_faultrate1=0
bit_faultrate2=0
bit_faultrate3=0
clk_domain=system.cpu_clk_domain
forward_snoops=true
hit_latency=2
is_top_level=true
max_miss_count=0
missPenalty=10
missThresholdHigh=0.0
missThresholdLow=0.0
mode=0
mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
size=65536
staticPower1=9.457
staticPower2=12.584
staticPower3=53.224
system=system
tags=system.cpu.icache.tags
tgts_per_mshr=20
two_queue=false
vdd1=1000
vdd2=1000
vdd3=1000
vdd_switch_overhead=0
write_buffers=8
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.slave[0]

[system.cpu.icache.tags]
type=LRU
accessEnergy1=0.0199
accessEnergy2=0.021
accessEnergy3=0.0252
assoc=4
bit_faultrate1=0
bit_faultrate2=0
bit_faultrate3=0
block_size=64
clk_domain=system.cpu_clk_domain
hit_latency=2
mode=0
size=65536
staticPower1=9.457
staticPower2=12.584
staticPower3=53.224
vdd1=1000
vdd2=1000
vdd3=1000

[system.cpu.interrupts]
type=AlphaInterrupts

[system.cpu.isa]
type=AlphaISA

[system.cpu.itb]
type=AlphaTLB
size=48

[system.cpu.tracer]
type=ExeTracer

[system.cpu.workload]
type=LiveProcess
cmd=gromacs_base.alpha -silent -deffnm gromacs -nice 0
cwd=
egid=100
env=
errout=/home/mark/gem5/m5out/gromacs/static1_v1/gromacs.err
euid=100
executable=gromacs_base.alpha
gid=100
input=cin
max_stack_size=67108864
output=/home/mark/gem5/m5out/gromacs/static1_v1/gromacs.out
pid=100
ppid=99
simpoint=0
system=system
uid=100

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
voltage=1.000000

[system.l2]
type=BaseCache
children=tags
DPCSSampleInterval=10000
DPCSSuperSampleInterval=20
accessEnergy1=0.1478
accessEnergy2=0.1518
accessEnergy3=0.1679
addr_ranges=0:18446744073709551615
assoc=8
bit_faultrate1=12500
bit_faultrate2=5000000
bit_faultrate3=1000000000000000000
clk_domain=system.cpu_clk_domain
forward_snoops=true
hit_latency=10
is_top_level=false
max_miss_count=0
missPenalty=200
missThresholdHigh=0.1
missThresholdLow=0.05
mode=1
mshrs=20
prefetch_on_access=false
prefetcher=Null
response_latency=20
size=2097152
staticPower1=289.208
staticPower2=389.277
staticPower3=1689.748
system=system
tags=system.l2.tags
tgts_per_mshr=12
two_queue=false
vdd1=500
vdd2=600
vdd3=1000
vdd_switch_overhead=20
write_buffers=8
cpu_side=system.tol2bus.master[0]
mem_side=system.membus.slave[1]

[system.l2.tags]
type=DPCSLRU
accessEnergy1=0.1478
accessEnergy2=0.1518
accessEnergy3=0.1679
assoc=8
bit_faultrate1=12500
bit_faultrate2=5000000
bit_faultrate3=1000000000000000000
block_size=64
clk_domain=system.cpu_clk_domain
hit_latency=10
mode=1
size=2097152
staticPower1=289.208
staticPower2=389.277
staticPower3=1689.748
vdd1=500
vdd2=600
vdd3=1000

[system.mem_ctrls]
type=SimpleDRAM
activation_limit=4
addr_mapping=RaBaChCo
banks_per_rank=8
burst_length=8
channels=1
clk_domain=system.clk_domain
conf_table_reported=true
device_bus_width=8
device_rowbuffer_size=1024
devices_per_rank=8
in_addr_map=true
mem_sched_policy=frfcfs
null=false
page_policy=open
range=0:2147483647
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCL=13750
tRCD=13750
tREFI=7800000
tRFC=300000
tRP=13750
tWTR=7500
tXAW=40000
write_buffer_size=32
write_thresh_perc=70
port=system.membus.master[0]

[system.membus]
type=CoherentBus
clk_domain=system.clk_domain
header_cycles=1
system=system
use_default_range=false
width=8
master=system.mem_ctrls.port
slave=system.system_port system.l2.mem_side

[system.switch_cpus]
type=DerivO3CPU
children=branchPred dtb fuPool isa itb tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.switch_cpus.branchPred
cachePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.switch_cpus.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.switch_cpus.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=Null
isa=system.switch_cpus.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.switch_cpus.itb
max_insts_all_threads=0
max_insts_any_thread=2000000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
switched_out=true
system=system
tracer=system.switch_cpus.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=system.cpu.workload

[system.switch_cpus.branchPred]
type=BranchPredictor
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
globalCtrBits=2
globalPredictorSize=8192
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1
predType=tournament

[system.switch_cpus.dtb]
type=AlphaTLB
size=64

[system.switch_cpus.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.switch_cpus.fuPool.FUList0 system.switch_cpus.fuPool.FUList1 system.switch_cpus.fuPool.FUList2 system.switch_cpus.fuPool.FUList3 system.switch_cpus.fuPool.FUList4 system.switch_cpus.fuPool.FUList5 system.switch_cpus.fuPool.FUList6 system.switch_cpus.fuPool.FUList7 system.switch_cpus.fuPool.FUList8

[system.switch_cpus.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=system.switch_cpus.fuPool.FUList0.opList

[system.switch_cpus.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[system.switch_cpus.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=system.switch_cpus.fuPool.FUList1.opList0 system.switch_cpus.fuPool.FUList1.opList1

[system.switch_cpus.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[system.switch_cpus.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[system.switch_cpus.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=system.switch_cpus.fuPool.FUList2.opList0 system.switch_cpus.fuPool.FUList2.opList1 system.switch_cpus.fuPool.FUList2.opList2

[system.switch_cpus.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[system.switch_cpus.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[system.switch_cpus.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[system.switch_cpus.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=system.switch_cpus.fuPool.FUList3.opList0 system.switch_cpus.fuPool.FUList3.opList1 system.switch_cpus.fuPool.FUList3.opList2

[system.switch_cpus.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[system.switch_cpus.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[system.switch_cpus.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[system.switch_cpus.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus.fuPool.FUList4.opList

[system.switch_cpus.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=system.switch_cpus.fuPool.FUList5.opList00 system.switch_cpus.fuPool.FUList5.opList01 system.switch_cpus.fuPool.FUList5.opList02 system.switch_cpus.fuPool.FUList5.opList03 system.switch_cpus.fuPool.FUList5.opList04 system.switch_cpus.fuPool.FUList5.opList05 system.switch_cpus.fuPool.FUList5.opList06 system.switch_cpus.fuPool.FUList5.opList07 system.switch_cpus.fuPool.FUList5.opList08 system.switch_cpus.fuPool.FUList5.opList09 system.switch_cpus.fuPool.FUList5.opList10 system.switch_cpus.fuPool.FUList5.opList11 system.switch_cpus.fuPool.FUList5.opList12 system.switch_cpus.fuPool.FUList5.opList13 system.switch_cpus.fuPool.FUList5.opList14 system.switch_cpus.fuPool.FUList5.opList15 system.switch_cpus.fuPool.FUList5.opList16 system.switch_cpus.fuPool.FUList5.opList17 system.switch_cpus.fuPool.FUList5.opList18 system.switch_cpus.fuPool.FUList5.opList19

[system.switch_cpus.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[system.switch_cpus.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[system.switch_cpus.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[system.switch_cpus.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[system.switch_cpus.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[system.switch_cpus.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[system.switch_cpus.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[system.switch_cpus.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[system.switch_cpus.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[system.switch_cpus.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[system.switch_cpus.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[system.switch_cpus.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[system.switch_cpus.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[system.switch_cpus.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[system.switch_cpus.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[system.switch_cpus.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[system.switch_cpus.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[system.switch_cpus.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[system.switch_cpus.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[system.switch_cpus.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[system.switch_cpus.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=system.switch_cpus.fuPool.FUList6.opList

[system.switch_cpus.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=system.switch_cpus.fuPool.FUList7.opList0 system.switch_cpus.fuPool.FUList7.opList1

[system.switch_cpus.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[system.switch_cpus.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[system.switch_cpus.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=system.switch_cpus.fuPool.FUList8.opList

[system.switch_cpus.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[system.switch_cpus.isa]
type=AlphaISA

[system.switch_cpus.itb]
type=AlphaTLB
size=48

[system.switch_cpus.tracer]
type=ExeTracer

[system.tol2bus]
type=CoherentBus
clk_domain=system.cpu_clk_domain
header_cycles=1
system=system
use_default_range=false
width=32
master=system.l2.cpu_side
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side

[system.voltage_domain]
type=VoltageDomain
voltage=1.000000

