# Counter-UpDown
Counter Up and Down with reset function designed in VHDL.

This code was implemented in a Digilent Basys 2 Spartan3E FPGA Board.

Check Report for more info.
