Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Nov 18 17:48:11 2018
| Host             : DESKTOP-C5CEFDM running 64-bit major release  (build 9200)
| Command          : report_power -file SingleCycle_power_routed.rpt -pb SingleCycle_power_summary_routed.pb -rpx SingleCycle_power_routed.rpx
| Design           : SingleCycle
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 27.278 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 26.792                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     4.710 |      528 |       --- |             --- |
|   LUT as Logic           |     3.578 |      258 |     20800 |            1.24 |
|   LUT as Distributed RAM |     0.968 |       92 |      9600 |            0.96 |
|   CARRY4                 |     0.120 |       25 |      8150 |            0.31 |
|   Register               |     0.031 |       57 |     41600 |            0.14 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     5.929 |      439 |       --- |             --- |
| I/O                      |    16.153 |       19 |       106 |           17.92 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    27.278 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    11.011 |      10.671 |      0.341 |
| Vccaux    |       1.800 |     0.644 |       0.591 |      0.053 |
| Vcco33    |       3.300 |     4.564 |       4.563 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| SingleCycle                  |    26.792 |
|   Display                    |     0.148 |
|   EX                         |     0.244 |
|     ALU                      |     0.244 |
|   ID                         |     3.123 |
|     control                  |     0.196 |
|     register                 |     2.927 |
|       Data_reg_r1_0_31_0_5   |     0.159 |
|       Data_reg_r1_0_31_12_17 |     0.158 |
|       Data_reg_r1_0_31_18_23 |     0.149 |
|       Data_reg_r1_0_31_24_29 |     0.173 |
|       Data_reg_r1_0_31_30_31 |     0.052 |
|       Data_reg_r1_0_31_6_11  |     0.143 |
|       Data_reg_r2_0_31_0_5   |     0.163 |
|       Data_reg_r2_0_31_12_17 |     0.148 |
|       Data_reg_r2_0_31_18_23 |     0.163 |
|       Data_reg_r2_0_31_24_29 |     0.190 |
|       Data_reg_r2_0_31_30_31 |     0.072 |
|       Data_reg_r2_0_31_6_11  |     0.137 |
|       Data_reg_r3_0_31_0_5   |     0.084 |
|       Data_reg_r3_0_31_12_17 |     0.077 |
|       Data_reg_r3_0_31_6_11  |     0.094 |
|   MEM                        |     0.195 |
|     mem_reg_0_31_0_0         |     0.007 |
|     mem_reg_0_31_10_10       |     0.005 |
|     mem_reg_0_31_11_11       |     0.006 |
|     mem_reg_0_31_12_12       |     0.005 |
|     mem_reg_0_31_13_13       |     0.005 |
|     mem_reg_0_31_14_14       |     0.009 |
|     mem_reg_0_31_15_15       |     0.009 |
|     mem_reg_0_31_16_16       |     0.007 |
|     mem_reg_0_31_17_17       |     0.005 |
|     mem_reg_0_31_18_18       |     0.007 |
|     mem_reg_0_31_19_19       |     0.005 |
|     mem_reg_0_31_1_1         |     0.005 |
|     mem_reg_0_31_20_20       |     0.004 |
|     mem_reg_0_31_21_21       |     0.009 |
|     mem_reg_0_31_22_22       |     0.007 |
|     mem_reg_0_31_23_23       |     0.007 |
|     mem_reg_0_31_24_24       |     0.005 |
|     mem_reg_0_31_25_25       |     0.005 |
|     mem_reg_0_31_26_26       |     0.010 |
|     mem_reg_0_31_27_27       |     0.005 |
|     mem_reg_0_31_28_28       |     0.005 |
|     mem_reg_0_31_29_29       |     0.007 |
|     mem_reg_0_31_2_2         |     0.005 |
|     mem_reg_0_31_30_30       |     0.005 |
|     mem_reg_0_31_31_31       |     0.007 |
|     mem_reg_0_31_3_3         |     0.005 |
|     mem_reg_0_31_4_4         |     0.005 |
|     mem_reg_0_31_5_5         |     0.005 |
|     mem_reg_0_31_6_6         |     0.010 |
|     mem_reg_0_31_7_7         |     0.005 |
|     mem_reg_0_31_8_8         |     0.005 |
|     mem_reg_0_31_9_9         |     0.004 |
|   WB                         |     6.629 |
|     ALU                      |     1.378 |
|   nolabel_line28             |     0.096 |
|   nolabel_line29             |     0.121 |
+------------------------------+-----------+


