Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 26 02:21:28 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebounceC/clock_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 590 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1480 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.800        0.000                      0                  293        0.104        0.000                      0                  293        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.800        0.000                      0                  293        0.104        0.000                      0                  293        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.138ns (24.649%)  route 3.479ns (75.351%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.867     9.703    clock_6p25MHZ/clear
    SLICE_X30Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.138ns (24.649%)  route 3.479ns (75.351%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.867     9.703    clock_6p25MHZ/clear
    SLICE_X30Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock_6p25MHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.138ns (24.649%)  route 3.479ns (75.351%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.867     9.703    clock_6p25MHZ/clear
    SLICE_X30Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.138ns (24.649%)  route 3.479ns (75.351%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.867     9.703    clock_6p25MHZ/clear
    SLICE_X30Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y49         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock_6p25MHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.138ns (25.411%)  route 3.340ns (74.589%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.729     9.565    clock_6p25MHZ/clear
    SLICE_X30Y48         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock_6p25MHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.138ns (25.411%)  route 3.340ns (74.589%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.729     9.565    clock_6p25MHZ/clear
    SLICE_X30Y48         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock_6p25MHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.138ns (25.411%)  route 3.340ns (74.589%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.729     9.565    clock_6p25MHZ/clear
    SLICE_X30Y48         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock_6p25MHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 1.138ns (25.411%)  route 3.340ns (74.589%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.729     9.565    clock_6p25MHZ/clear
    SLICE_X30Y48         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.524    14.503    clock_6p25MHZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.138ns (25.798%)  route 3.273ns (74.202%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.661     9.497    clock_6p25MHZ/clear
    SLICE_X30Y45         FDRE                                         r  clock_6p25MHZ/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.445    14.786    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  clock_6p25MHZ/COUNT_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock_6p25MHZ/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.004    

Slack (MET) :             5.004ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.138ns (25.798%)  route 3.273ns (74.202%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.565     5.086    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  clock_6p25MHZ/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  clock_6p25MHZ/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.809     6.414    clock_6p25MHZ/COUNT_reg[19]
    SLICE_X31Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.538 f  clock_6p25MHZ/COUNT[0]_i_10__1/O
                         net (fo=1, routed)           0.406     6.944    clock_6p25MHZ/COUNT[0]_i_10__1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.068 f  clock_6p25MHZ/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.433     7.501    clock_6p25MHZ/COUNT[0]_i_9__2_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.625 f  clock_6p25MHZ/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.545     8.170    clock_6p25MHZ/COUNT[0]_i_7__2_n_0
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.294 r  clock_6p25MHZ/COUNT[0]_i_3__2/O
                         net (fo=2, routed)           0.418     8.712    clock_6p25MHZ/COUNT[0]_i_3__2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.836 r  clock_6p25MHZ/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.661     9.497    clock_6p25MHZ/clear
    SLICE_X30Y45         FDRE                                         r  clock_6p25MHZ/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.445    14.786    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  clock_6p25MHZ/COUNT_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y45         FDRE (Setup_fdre_C_R)       -0.524    14.502    clock_6p25MHZ/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  5.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_7
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_5
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_6
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_4
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  DebounceC/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  DebounceC/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.724    DebounceC/counter/count_reg_n_0_[2]
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  DebounceC/counter/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.834    DebounceC/counter/count_reg[0]_i_1__0_n_5
    SLICE_X30Y7          FDRE                                         r  DebounceC/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  DebounceC/counter/count_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y7          FDRE (Hold_fdre_C_D)         0.134     1.579    DebounceC/counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DebounceC/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/counter/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X30Y8          FDRE                                         r  DebounceC/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  DebounceC/counter/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.724    DebounceC/counter/count_reg_n_0_[6]
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  DebounceC/counter/count_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.834    DebounceC/counter/count_reg[4]_i_1__2_n_5
    SLICE_X30Y8          FDRE                                         r  DebounceC/counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.831     1.958    DebounceC/counter/clk_IBUF_BUFG
    SLICE_X30Y8          FDRE                                         r  DebounceC/counter/count_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.134     1.579    DebounceC/counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.478%)  route 0.420ns (64.522%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.562     1.445    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.069     1.656    pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[30]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.701 r  pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6__0/O
                         net (fo=2, routed)           0.351     2.051    pixelColourControl/PlayerMovementControl/clk40hz/COUNT[0]_i_6__0_n_0
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.096 r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     2.096    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    pixelColourControl/PlayerMovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.121     1.836    pixelColourControl/PlayerMovementControl/clk40hz/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.557     1.440    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  DebounceC/clock_1khz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.698    DebounceC/clock_1khz/COUNT_reg[27]
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  DebounceC/clock_1khz/COUNT_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.806    DebounceC/clock_1khz/COUNT_reg[24]_i_1__1_n_4
    SLICE_X29Y17         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.825     1.952    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[27]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    DebounceC/clock_1khz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.559     1.442    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  DebounceC/clock_1khz/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.700    DebounceC/clock_1khz/COUNT_reg[11]
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  DebounceC/clock_1khz/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.808    DebounceC/clock_1khz/COUNT_reg[8]_i_1__1_n_4
    SLICE_X29Y13         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.828     1.955    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    DebounceC/clock_1khz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DebounceC/clock_1khz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebounceC/clock_1khz/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.560     1.443    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DebounceC/clock_1khz/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.118     1.702    DebounceC/clock_1khz/COUNT_reg[7]
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  DebounceC/clock_1khz/COUNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.810    DebounceC/clock_1khz/COUNT_reg[4]_i_1__1_n_4
    SLICE_X29Y12         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.956    DebounceC/clock_1khz/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  DebounceC/clock_1khz/COUNT_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    DebounceC/clock_1khz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y11   DebounceC/clock_1khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y13   DebounceC/clock_1khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y13   DebounceC/clock_1khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y14   DebounceC/clock_1khz/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y14   DebounceC/clock_1khz/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y14   DebounceC/clock_1khz/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y14   DebounceC/clock_1khz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   DebounceC/clock_1khz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   DebounceC/clock_1khz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   pixelColourControl/PlayerMovementControl/clk40hz/COUNT_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   DebounceC/clock_1khz/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   DebounceC/clock_1khz/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y14   DebounceC/clock_1khz/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y14   DebounceC/clock_1khz/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y14   DebounceC/clock_1khz/COUNT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y14   DebounceC/clock_1khz/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   DebounceC/clock_1khz/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   DebounceC/clock_1khz/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   DebounceC/clock_1khz/COUNT_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   DebounceC/clock_1khz/COUNT_reg[19]/C



