digraph "0_linux_c300aa64ddf57d9c5d9c898a64b36877345dd4a9@pointer" {
"1000477" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000113" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000121" [label="(Call,msr = msr_info->index)"];
"1000127" [label="(Call,data = msr_info->data)"];
"1000605" [label="(Call,xen_hvm_config(vcpu, data))"];
"1000133" [label="(Identifier,msr)"];
"1000464" [label="(Call,data != 0)"];
"1000613" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000289" [label="(Call,kvm_write_wall_clock(vcpu->kvm, data))"];
"1000455" [label="(Call,set_msr_mce(vcpu, msr, data))"];
"1000477" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000575" [label="(Call,guest_cpuid_has_osvw(vcpu))"];
"1000491" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000128" [label="(Identifier,data)"];
"1000280" [label="(Call,vcpu->kvm->arch.wall_clock = data)"];
"1000436" [label="(Call,accumulate_steal_time(vcpu))"];
"1000134" [label="(Block,)"];
"1000184" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented MMIO_CONF_BASE wrmsr: \"\n\t\t\t\t    \"0x%llx\n\", data))"];
"1000480" [label="(Identifier,msr)"];
"1000123" [label="(Call,msr_info->index)"];
"1000558" [label="(Call,guest_cpuid_has_osvw(vcpu))"];
"1000115" [label="(Block,)"];
"1000638" [label="(MethodReturn,int)"];
"1000257" [label="(Call,kvm_x86_ops->adjust_tsc_offset(vcpu, adj, true))"];
"1000439" [label="(Call,kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu))"];
"1000261" [label="(Call,vcpu->arch.ia32_tsc_adjust_msr = data)"];
"1000505" [label="(Call,vcpu_unimpl(vcpu, \"disabled perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000630" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000250" [label="(Call,data - vcpu->arch.ia32_tsc_adjust_msr)"];
"1000129" [label="(Call,msr_info->data)"];
"1000171" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented HWCR wrmsr: 0x%llx\n\",\n\t\t\t\t    data))"];
"1000127" [label="(Call,data = msr_info->data)"];
"1000609" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000144" [label="(Call,set_efer(vcpu, data))"];
"1000621" [label="(Call,vcpu_unimpl(vcpu, \"unhandled wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000478" [label="(Identifier,vcpu)"];
"1000370" [label="(Call,kvm_pv_enable_async_pf(vcpu, data))"];
"1000593" [label="(Call,msr == vcpu->kvm->arch.xen_hvm_config.msr)"];
"1000384" [label="(Call,data & KVM_STEAL_RESERVED_MASK)"];
"1000121" [label="(Call,msr = msr_info->index)"];
"1000579" [label="(Call,vcpu->arch.osvw.status = data)"];
"1000221" [label="(Call,kvm_set_apic_base(vcpu, data))"];
"1000502" [label="(Call,data != 0)"];
"1000298" [label="(Call,kvmclock_reset(vcpu))"];
"1000482" [label="(ControlStructure,break;)"];
"1000479" [label="(Literal,\"unimplemented perfctr wrmsr: \"\n\t\t\t    \"0x%x data 0x%llx\n\")"];
"1000148" [label="(Call,data &= ~(u64)0x40)"];
"1000113" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000238" [label="(Call,guest_cpuid_has_tsc_adjust(vcpu))"];
"1000180" [label="(Call,data != 0)"];
"1000300" [label="(Call,vcpu->arch.time = data)"];
"1000312" [label="(Call,data & 1)"];
"1000232" [label="(Call,kvm_set_lapic_tscdeadline_msr(vcpu, data))"];
"1000445" [label="(Call,kvm_lapic_enable_pv_eoi(vcpu, data))"];
"1000122" [label="(Identifier,msr)"];
"1000467" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000495" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000208" [label="(Call,vcpu_unimpl(vcpu, \"%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n\",\n\t\t\t    __func__, data))"];
"1000549" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\", msr, data))"];
"1000307" [label="(Call,kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu))"];
"1000562" [label="(Call,vcpu->arch.osvw.length = data)"];
"1000193" [label="(Call,!data)"];
"1000481" [label="(Identifier,data)"];
"1000270" [label="(Call,vcpu->arch.ia32_misc_enable_msr = data)"];
"1000591" [label="(Call,msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))"];
"1000477" -> "1000134"  [label="AST: "];
"1000477" -> "1000481"  [label="CFG: "];
"1000478" -> "1000477"  [label="AST: "];
"1000479" -> "1000477"  [label="AST: "];
"1000480" -> "1000477"  [label="AST: "];
"1000481" -> "1000477"  [label="AST: "];
"1000482" -> "1000477"  [label="CFG: "];
"1000477" -> "1000638"  [label="DDG: "];
"1000477" -> "1000638"  [label="DDG: "];
"1000477" -> "1000638"  [label="DDG: "];
"1000477" -> "1000638"  [label="DDG: "];
"1000113" -> "1000477"  [label="DDG: "];
"1000121" -> "1000477"  [label="DDG: "];
"1000127" -> "1000477"  [label="DDG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000638"  [label="DDG: "];
"1000113" -> "1000144"  [label="DDG: "];
"1000113" -> "1000171"  [label="DDG: "];
"1000113" -> "1000184"  [label="DDG: "];
"1000113" -> "1000208"  [label="DDG: "];
"1000113" -> "1000221"  [label="DDG: "];
"1000113" -> "1000232"  [label="DDG: "];
"1000113" -> "1000238"  [label="DDG: "];
"1000113" -> "1000257"  [label="DDG: "];
"1000113" -> "1000298"  [label="DDG: "];
"1000113" -> "1000307"  [label="DDG: "];
"1000113" -> "1000370"  [label="DDG: "];
"1000113" -> "1000436"  [label="DDG: "];
"1000113" -> "1000439"  [label="DDG: "];
"1000113" -> "1000445"  [label="DDG: "];
"1000113" -> "1000455"  [label="DDG: "];
"1000113" -> "1000467"  [label="DDG: "];
"1000113" -> "1000491"  [label="DDG: "];
"1000113" -> "1000495"  [label="DDG: "];
"1000113" -> "1000505"  [label="DDG: "];
"1000113" -> "1000549"  [label="DDG: "];
"1000113" -> "1000558"  [label="DDG: "];
"1000113" -> "1000575"  [label="DDG: "];
"1000113" -> "1000605"  [label="DDG: "];
"1000113" -> "1000609"  [label="DDG: "];
"1000113" -> "1000613"  [label="DDG: "];
"1000113" -> "1000621"  [label="DDG: "];
"1000113" -> "1000630"  [label="DDG: "];
"1000121" -> "1000115"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000128" -> "1000121"  [label="CFG: "];
"1000121" -> "1000638"  [label="DDG: "];
"1000121" -> "1000638"  [label="DDG: "];
"1000121" -> "1000455"  [label="DDG: "];
"1000121" -> "1000467"  [label="DDG: "];
"1000121" -> "1000491"  [label="DDG: "];
"1000121" -> "1000549"  [label="DDG: "];
"1000121" -> "1000591"  [label="DDG: "];
"1000121" -> "1000593"  [label="DDG: "];
"1000127" -> "1000115"  [label="AST: "];
"1000127" -> "1000129"  [label="CFG: "];
"1000128" -> "1000127"  [label="AST: "];
"1000129" -> "1000127"  [label="AST: "];
"1000133" -> "1000127"  [label="CFG: "];
"1000127" -> "1000638"  [label="DDG: "];
"1000127" -> "1000638"  [label="DDG: "];
"1000127" -> "1000144"  [label="DDG: "];
"1000127" -> "1000148"  [label="DDG: "];
"1000127" -> "1000180"  [label="DDG: "];
"1000127" -> "1000193"  [label="DDG: "];
"1000127" -> "1000221"  [label="DDG: "];
"1000127" -> "1000232"  [label="DDG: "];
"1000127" -> "1000250"  [label="DDG: "];
"1000127" -> "1000261"  [label="DDG: "];
"1000127" -> "1000270"  [label="DDG: "];
"1000127" -> "1000280"  [label="DDG: "];
"1000127" -> "1000289"  [label="DDG: "];
"1000127" -> "1000300"  [label="DDG: "];
"1000127" -> "1000312"  [label="DDG: "];
"1000127" -> "1000370"  [label="DDG: "];
"1000127" -> "1000384"  [label="DDG: "];
"1000127" -> "1000445"  [label="DDG: "];
"1000127" -> "1000455"  [label="DDG: "];
"1000127" -> "1000464"  [label="DDG: "];
"1000127" -> "1000495"  [label="DDG: "];
"1000127" -> "1000502"  [label="DDG: "];
"1000127" -> "1000505"  [label="DDG: "];
"1000127" -> "1000549"  [label="DDG: "];
"1000127" -> "1000562"  [label="DDG: "];
"1000127" -> "1000579"  [label="DDG: "];
"1000127" -> "1000605"  [label="DDG: "];
"1000127" -> "1000613"  [label="DDG: "];
"1000127" -> "1000621"  [label="DDG: "];
"1000127" -> "1000630"  [label="DDG: "];
}
