{
  "module_name": "tpc4_cfg_regs.h",
  "hash_id": "4401ebf918fc94f92319afdbc462cfea6678b727f4bb10a46b2ab01524ac4985",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc4_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC4_CFG_REGS_H_\n#define ASIC_REG_TPC4_CFG_REGS_H_\n\n \n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xF06400\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xF06404\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xF06408\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xF0640C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xF06410\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xF06414\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xF06418\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xF0641C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xF06420\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xF06424\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xF06428\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xF0642C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xF06430\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xF06434\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xF06438\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xF0643C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xF06440\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xF06444\n\n#define mmTPC4_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xF06448\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xF0644C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xF06450\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xF06454\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xF06458\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xF0645C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xF06460\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xF06464\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xF06468\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xF0646C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xF06470\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xF06474\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xF06478\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xF0647C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xF06480\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xF06484\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xF06488\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xF0648C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xF06490\n\n#define mmTPC4_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xF06494\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xF06498\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xF0649C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xF064A0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xF064A4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xF064A8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xF064AC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xF064B0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xF064B4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xF064B8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xF064BC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xF064C0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xF064C4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xF064C8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xF064CC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xF064D0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xF064D4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xF064D8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xF064DC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xF064E0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xF064E4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xF064E8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xF064EC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xF064F0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xF064F4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xF064F8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xF064FC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xF06500\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xF06504\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xF06508\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xF0650C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xF06510\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xF06514\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xF06518\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xF0651C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xF06520\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xF06524\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xF06528\n\n#define mmTPC4_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xF0652C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xF06530\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xF06534\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xF06538\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xF0653C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xF06540\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xF06544\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xF06548\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xF0654C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xF06550\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xF06554\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xF06558\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xF0655C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xF06560\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xF06564\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xF06568\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xF0656C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xF06570\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xF06574\n\n#define mmTPC4_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xF06578\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xF0657C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xF06580\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xF06584\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xF06588\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xF0658C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xF06590\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xF06594\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xF06598\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xF0659C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xF065A0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xF065A4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xF065A8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xF065AC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xF065B0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xF065B4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xF065B8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xF065BC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xF065C0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xF065C4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xF065C8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xF065CC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xF065D0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xF065D4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xF065D8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xF065DC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xF065E0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xF065E4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xF065E8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xF065EC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xF065F0\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xF065F4\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xF065F8\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xF065FC\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xF06600\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xF06604\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xF06608\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xF0660C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xF06610\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xF06614\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xF06618\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xF0661C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xF06620\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xF06624\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xF06628\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xF0662C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xF06630\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xF06634\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xF06638\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xF0663C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xF06640\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xF06644\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xF06648\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xF0664C\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xF06650\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xF06654\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xF06658\n\n#define mmTPC4_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xF0665C\n\n#define mmTPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xF06660\n\n#define mmTPC4_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xF06664\n\n#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_0                             0xF06668\n\n#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_0                             0xF0666C\n\n#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_1                             0xF06670\n\n#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_1                             0xF06674\n\n#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_2                             0xF06678\n\n#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_2                             0xF0667C\n\n#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_3                             0xF06680\n\n#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_3                             0xF06684\n\n#define mmTPC4_CFG_KERNEL_TID_BASE_DIM_4                             0xF06688\n\n#define mmTPC4_CFG_KERNEL_TID_SIZE_DIM_4                             0xF0668C\n\n#define mmTPC4_CFG_KERNEL_SRF_0                                      0xF06690\n\n#define mmTPC4_CFG_KERNEL_SRF_1                                      0xF06694\n\n#define mmTPC4_CFG_KERNEL_SRF_2                                      0xF06698\n\n#define mmTPC4_CFG_KERNEL_SRF_3                                      0xF0669C\n\n#define mmTPC4_CFG_KERNEL_SRF_4                                      0xF066A0\n\n#define mmTPC4_CFG_KERNEL_SRF_5                                      0xF066A4\n\n#define mmTPC4_CFG_KERNEL_SRF_6                                      0xF066A8\n\n#define mmTPC4_CFG_KERNEL_SRF_7                                      0xF066AC\n\n#define mmTPC4_CFG_KERNEL_SRF_8                                      0xF066B0\n\n#define mmTPC4_CFG_KERNEL_SRF_9                                      0xF066B4\n\n#define mmTPC4_CFG_KERNEL_SRF_10                                     0xF066B8\n\n#define mmTPC4_CFG_KERNEL_SRF_11                                     0xF066BC\n\n#define mmTPC4_CFG_KERNEL_SRF_12                                     0xF066C0\n\n#define mmTPC4_CFG_KERNEL_SRF_13                                     0xF066C4\n\n#define mmTPC4_CFG_KERNEL_SRF_14                                     0xF066C8\n\n#define mmTPC4_CFG_KERNEL_SRF_15                                     0xF066CC\n\n#define mmTPC4_CFG_KERNEL_SRF_16                                     0xF066D0\n\n#define mmTPC4_CFG_KERNEL_SRF_17                                     0xF066D4\n\n#define mmTPC4_CFG_KERNEL_SRF_18                                     0xF066D8\n\n#define mmTPC4_CFG_KERNEL_SRF_19                                     0xF066DC\n\n#define mmTPC4_CFG_KERNEL_SRF_20                                     0xF066E0\n\n#define mmTPC4_CFG_KERNEL_SRF_21                                     0xF066E4\n\n#define mmTPC4_CFG_KERNEL_SRF_22                                     0xF066E8\n\n#define mmTPC4_CFG_KERNEL_SRF_23                                     0xF066EC\n\n#define mmTPC4_CFG_KERNEL_SRF_24                                     0xF066F0\n\n#define mmTPC4_CFG_KERNEL_SRF_25                                     0xF066F4\n\n#define mmTPC4_CFG_KERNEL_SRF_26                                     0xF066F8\n\n#define mmTPC4_CFG_KERNEL_SRF_27                                     0xF066FC\n\n#define mmTPC4_CFG_KERNEL_SRF_28                                     0xF06700\n\n#define mmTPC4_CFG_KERNEL_SRF_29                                     0xF06704\n\n#define mmTPC4_CFG_KERNEL_SRF_30                                     0xF06708\n\n#define mmTPC4_CFG_KERNEL_SRF_31                                     0xF0670C\n\n#define mmTPC4_CFG_KERNEL_KERNEL_CONFIG                              0xF06710\n\n#define mmTPC4_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xF06714\n\n#define mmTPC4_CFG_RESERVED_DESC_END                                 0xF06738\n\n#define mmTPC4_CFG_ROUND_CSR                                         0xF067FC\n\n#define mmTPC4_CFG_TBUF_BASE_ADDR_LOW                                0xF06800\n\n#define mmTPC4_CFG_TBUF_BASE_ADDR_HIGH                               0xF06804\n\n#define mmTPC4_CFG_SEMAPHORE                                         0xF06808\n\n#define mmTPC4_CFG_VFLAGS                                            0xF0680C\n\n#define mmTPC4_CFG_SFLAGS                                            0xF06810\n\n#define mmTPC4_CFG_LFSR_POLYNOM                                      0xF06818\n\n#define mmTPC4_CFG_STATUS                                            0xF0681C\n\n#define mmTPC4_CFG_CFG_BASE_ADDRESS_HIGH                             0xF06820\n\n#define mmTPC4_CFG_CFG_SUBTRACT_VALUE                                0xF06824\n\n#define mmTPC4_CFG_SM_BASE_ADDRESS_LOW                               0xF06828\n\n#define mmTPC4_CFG_SM_BASE_ADDRESS_HIGH                              0xF0682C\n\n#define mmTPC4_CFG_TPC_CMD                                           0xF06830\n\n#define mmTPC4_CFG_TPC_EXECUTE                                       0xF06838\n\n#define mmTPC4_CFG_TPC_STALL                                         0xF0683C\n\n#define mmTPC4_CFG_ICACHE_BASE_ADDERESS_LOW                          0xF06840\n\n#define mmTPC4_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xF06844\n\n#define mmTPC4_CFG_MSS_CONFIG                                        0xF06854\n\n#define mmTPC4_CFG_TPC_INTR_CAUSE                                    0xF06858\n\n#define mmTPC4_CFG_TPC_INTR_MASK                                     0xF0685C\n\n#define mmTPC4_CFG_TSB_CONFIG                                        0xF06860\n\n#define mmTPC4_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xF06A00\n\n#define mmTPC4_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xF06A04\n\n#define mmTPC4_CFG_QM_TENSOR_0_PADDING_VALUE                         0xF06A08\n\n#define mmTPC4_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xF06A0C\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xF06A10\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xF06A14\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xF06A18\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xF06A1C\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xF06A20\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xF06A24\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xF06A28\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xF06A2C\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xF06A30\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xF06A34\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xF06A38\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xF06A3C\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xF06A40\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xF06A44\n\n#define mmTPC4_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xF06A48\n\n#define mmTPC4_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xF06A4C\n\n#define mmTPC4_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xF06A50\n\n#define mmTPC4_CFG_QM_TENSOR_1_PADDING_VALUE                         0xF06A54\n\n#define mmTPC4_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xF06A58\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xF06A5C\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xF06A60\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xF06A64\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xF06A68\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xF06A6C\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xF06A70\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xF06A74\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xF06A78\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xF06A7C\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xF06A80\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xF06A84\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xF06A88\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xF06A8C\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xF06A90\n\n#define mmTPC4_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xF06A94\n\n#define mmTPC4_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xF06A98\n\n#define mmTPC4_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xF06A9C\n\n#define mmTPC4_CFG_QM_TENSOR_2_PADDING_VALUE                         0xF06AA0\n\n#define mmTPC4_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xF06AA4\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xF06AA8\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xF06AAC\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xF06AB0\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xF06AB4\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xF06AB8\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xF06ABC\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xF06AC0\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xF06AC4\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xF06AC8\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xF06ACC\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xF06AD0\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xF06AD4\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xF06AD8\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xF06ADC\n\n#define mmTPC4_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xF06AE0\n\n#define mmTPC4_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xF06AE4\n\n#define mmTPC4_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xF06AE8\n\n#define mmTPC4_CFG_QM_TENSOR_3_PADDING_VALUE                         0xF06AEC\n\n#define mmTPC4_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xF06AF0\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xF06AF4\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xF06AF8\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xF06AFC\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xF06B00\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xF06B04\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xF06B08\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xF06B0C\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xF06B10\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xF06B14\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xF06B18\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xF06B1C\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xF06B20\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xF06B24\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xF06B28\n\n#define mmTPC4_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xF06B2C\n\n#define mmTPC4_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xF06B30\n\n#define mmTPC4_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xF06B34\n\n#define mmTPC4_CFG_QM_TENSOR_4_PADDING_VALUE                         0xF06B38\n\n#define mmTPC4_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xF06B3C\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xF06B40\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xF06B44\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xF06B48\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xF06B4C\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xF06B50\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xF06B54\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xF06B58\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xF06B5C\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xF06B60\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xF06B64\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xF06B68\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xF06B6C\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xF06B70\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xF06B74\n\n#define mmTPC4_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xF06B78\n\n#define mmTPC4_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xF06B7C\n\n#define mmTPC4_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xF06B80\n\n#define mmTPC4_CFG_QM_TENSOR_5_PADDING_VALUE                         0xF06B84\n\n#define mmTPC4_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xF06B88\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xF06B8C\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xF06B90\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xF06B94\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xF06B98\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xF06B9C\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xF06BA0\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xF06BA4\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xF06BA8\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xF06BAC\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xF06BB0\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xF06BB4\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xF06BB8\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xF06BBC\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xF06BC0\n\n#define mmTPC4_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xF06BC4\n\n#define mmTPC4_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xF06BC8\n\n#define mmTPC4_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xF06BCC\n\n#define mmTPC4_CFG_QM_TENSOR_6_PADDING_VALUE                         0xF06BD0\n\n#define mmTPC4_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xF06BD4\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xF06BD8\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xF06BDC\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xF06BE0\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xF06BE4\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xF06BE8\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xF06BEC\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xF06BF0\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xF06BF4\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xF06BF8\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xF06BFC\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xF06C00\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xF06C04\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xF06C08\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xF06C0C\n\n#define mmTPC4_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xF06C10\n\n#define mmTPC4_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xF06C14\n\n#define mmTPC4_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xF06C18\n\n#define mmTPC4_CFG_QM_TENSOR_7_PADDING_VALUE                         0xF06C1C\n\n#define mmTPC4_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xF06C20\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xF06C24\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xF06C28\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xF06C2C\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xF06C30\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xF06C34\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xF06C38\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xF06C3C\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xF06C40\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xF06C44\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xF06C48\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xF06C4C\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xF06C50\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xF06C54\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xF06C58\n\n#define mmTPC4_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xF06C5C\n\n#define mmTPC4_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xF06C60\n\n#define mmTPC4_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xF06C64\n\n#define mmTPC4_CFG_QM_TID_BASE_DIM_0                                 0xF06C68\n\n#define mmTPC4_CFG_QM_TID_SIZE_DIM_0                                 0xF06C6C\n\n#define mmTPC4_CFG_QM_TID_BASE_DIM_1                                 0xF06C70\n\n#define mmTPC4_CFG_QM_TID_SIZE_DIM_1                                 0xF06C74\n\n#define mmTPC4_CFG_QM_TID_BASE_DIM_2                                 0xF06C78\n\n#define mmTPC4_CFG_QM_TID_SIZE_DIM_2                                 0xF06C7C\n\n#define mmTPC4_CFG_QM_TID_BASE_DIM_3                                 0xF06C80\n\n#define mmTPC4_CFG_QM_TID_SIZE_DIM_3                                 0xF06C84\n\n#define mmTPC4_CFG_QM_TID_BASE_DIM_4                                 0xF06C88\n\n#define mmTPC4_CFG_QM_TID_SIZE_DIM_4                                 0xF06C8C\n\n#define mmTPC4_CFG_QM_SRF_0                                          0xF06C90\n\n#define mmTPC4_CFG_QM_SRF_1                                          0xF06C94\n\n#define mmTPC4_CFG_QM_SRF_2                                          0xF06C98\n\n#define mmTPC4_CFG_QM_SRF_3                                          0xF06C9C\n\n#define mmTPC4_CFG_QM_SRF_4                                          0xF06CA0\n\n#define mmTPC4_CFG_QM_SRF_5                                          0xF06CA4\n\n#define mmTPC4_CFG_QM_SRF_6                                          0xF06CA8\n\n#define mmTPC4_CFG_QM_SRF_7                                          0xF06CAC\n\n#define mmTPC4_CFG_QM_SRF_8                                          0xF06CB0\n\n#define mmTPC4_CFG_QM_SRF_9                                          0xF06CB4\n\n#define mmTPC4_CFG_QM_SRF_10                                         0xF06CB8\n\n#define mmTPC4_CFG_QM_SRF_11                                         0xF06CBC\n\n#define mmTPC4_CFG_QM_SRF_12                                         0xF06CC0\n\n#define mmTPC4_CFG_QM_SRF_13                                         0xF06CC4\n\n#define mmTPC4_CFG_QM_SRF_14                                         0xF06CC8\n\n#define mmTPC4_CFG_QM_SRF_15                                         0xF06CCC\n\n#define mmTPC4_CFG_QM_SRF_16                                         0xF06CD0\n\n#define mmTPC4_CFG_QM_SRF_17                                         0xF06CD4\n\n#define mmTPC4_CFG_QM_SRF_18                                         0xF06CD8\n\n#define mmTPC4_CFG_QM_SRF_19                                         0xF06CDC\n\n#define mmTPC4_CFG_QM_SRF_20                                         0xF06CE0\n\n#define mmTPC4_CFG_QM_SRF_21                                         0xF06CE4\n\n#define mmTPC4_CFG_QM_SRF_22                                         0xF06CE8\n\n#define mmTPC4_CFG_QM_SRF_23                                         0xF06CEC\n\n#define mmTPC4_CFG_QM_SRF_24                                         0xF06CF0\n\n#define mmTPC4_CFG_QM_SRF_25                                         0xF06CF4\n\n#define mmTPC4_CFG_QM_SRF_26                                         0xF06CF8\n\n#define mmTPC4_CFG_QM_SRF_27                                         0xF06CFC\n\n#define mmTPC4_CFG_QM_SRF_28                                         0xF06D00\n\n#define mmTPC4_CFG_QM_SRF_29                                         0xF06D04\n\n#define mmTPC4_CFG_QM_SRF_30                                         0xF06D08\n\n#define mmTPC4_CFG_QM_SRF_31                                         0xF06D0C\n\n#define mmTPC4_CFG_QM_KERNEL_CONFIG                                  0xF06D10\n\n#define mmTPC4_CFG_QM_SYNC_OBJECT_MESSAGE                            0xF06D14\n\n#define mmTPC4_CFG_ARUSER                                            0xF06D18\n\n#define mmTPC4_CFG_AWUSER                                            0xF06D1C\n\n#define mmTPC4_CFG_FUNC_MBIST_CNTRL                                  0xF06E00\n\n#define mmTPC4_CFG_FUNC_MBIST_PAT                                    0xF06E04\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_0                                  0xF06E08\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_1                                  0xF06E0C\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_2                                  0xF06E10\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_3                                  0xF06E14\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_4                                  0xF06E18\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_5                                  0xF06E1C\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_6                                  0xF06E20\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_7                                  0xF06E24\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_8                                  0xF06E28\n\n#define mmTPC4_CFG_FUNC_MBIST_MEM_9                                  0xF06E2C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}