{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679925387108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679925387115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 15:56:26 2023 " "Processing started: Mon Mar 27 15:56:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679925387115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679925387115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_reg_file -c test_reg_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_reg_file -c test_reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679925387115 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679925387809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679925387809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_reg_file-behavior " "Found design unit 1: test_reg_file-behavior" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679925398380 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_reg_file " "Found entity 1: test_reg_file" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679925398380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679925398380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_reg_file " "Elaborating entity \"test_reg_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679925398424 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros test_reg_file.vhd(51) " "VHDL Signal Declaration warning at test_reg_file.vhd(51): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679925398425 "|test_reg_file"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros_data test_reg_file.vhd(52) " "VHDL Signal Declaration warning at test_reg_file.vhd(52): used explicit default value for signal \"zeros_data\" because signal was never assigned a value" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679925398425 "|test_reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeros_data test_reg_file.vhd(164) " "VHDL Process Statement warning at test_reg_file.vhd(164): signal \"zeros_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679925398427 "|test_reg_file"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679925398968 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_file\[0\]\[6\] Low " "Register reg_file\[0\]\[6\] will power up to Low" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 109 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1679925399101 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_file\[0\]\[4\] Low " "Register reg_file\[0\]\[4\] will power up to Low" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 109 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1679925399101 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_file\[0\]\[2\] Low " "Register reg_file\[0\]\[2\] will power up to Low" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 109 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1679925399101 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "reg_file\[0\]\[0\] Low " "Register reg_file\[0\]\[0\] will power up to Low" {  } { { "test_reg_file.vhd" "" { Text "C:/Users/yhp/Desktop/VHDLcomponents/not_ready/test/test_reg_file.vhd" 109 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1679925399101 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1679925399101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679925399246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679925399246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679925399283 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679925399283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679925399283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679925399283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679925399297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 15:56:39 2023 " "Processing ended: Mon Mar 27 15:56:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679925399297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679925399297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679925399297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679925399297 ""}
