Warnings in file C:\Users\cajhm\OneDrive - Singapore University of Technology and Design\Y2T4\compstruct1d\fsmstacker\alusubmission-main\manual\source\game_beta.luc:
    Line 26, Column 4 : "game_timer_detector" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\cajhm\OneDrive - Singapore University of Technology and Design\Y2T4\compstruct1d\fsmstacker\alusubmission-main\manual\work\project.tcl}
# set projDir "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado"
# set projName "manual"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/au_top_0.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/reset_conditioner_1.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/multi_seven_seg_2.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/cu_test_3.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/edge_detector_4.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/button_conditioner_5.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/counter_6.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/seven_seg_7.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/decoder_8.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/game_beta_9.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/pipeline_10.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/alu_11.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/game_CU_12.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/game_miniRegfiles_13.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/counter_14.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/adder_15.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/boolean_16.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/shifter_17.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/compare_18.v" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/verilog/sixteen_bit_multiplier_19.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/io.xdc" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/alchitry.xdc" "C:/Users/cajhm/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/constraint/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Tue Apr  5 20:02:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Apr  5 20:02:37 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_2' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (2#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_7' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/seven_seg_7.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_7' (3#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_8' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/decoder_8.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_8' (4#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/decoder_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_2' (5#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/multi_seven_seg_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'cu_test_3' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/cu_test_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_beta_9' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/game_beta_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_11' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_15' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/adder_15.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/adder_15.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_15' (6#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/adder_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_16' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/boolean_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_16' (7#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/boolean_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_17' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_17' (8#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_18' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_18' (9#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_multiplier_19' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/sixteen_bit_multiplier_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_multiplier_19' (10#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/sixteen_bit_multiplier_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_11' (11#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/alu_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (12#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_CU_12' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/game_CU_12.v:7]
	Parameter IDLE_game_fsm bound to: 6'b000000 
	Parameter SETSTART_game_fsm bound to: 6'b000001 
	Parameter RESET2_game_fsm bound to: 6'b000010 
	Parameter RESET3_game_fsm bound to: 6'b000011 
	Parameter RESET4_game_fsm bound to: 6'b000100 
	Parameter RESET5_game_fsm bound to: 6'b000101 
	Parameter RESET6_game_fsm bound to: 6'b000110 
	Parameter RESET7_game_fsm bound to: 6'b000111 
	Parameter RESET8_game_fsm bound to: 6'b001000 
	Parameter CHECK2_game_fsm bound to: 6'b001001 
	Parameter CHECK3_game_fsm bound to: 6'b001010 
	Parameter CHECK4_game_fsm bound to: 6'b001011 
	Parameter CHECK5_game_fsm bound to: 6'b001100 
	Parameter CHECK6_game_fsm bound to: 6'b001101 
	Parameter CHECK7_game_fsm bound to: 6'b001110 
	Parameter CHECK8_game_fsm bound to: 6'b001111 
	Parameter LINE1_game_fsm bound to: 6'b010000 
	Parameter LINE2_game_fsm bound to: 6'b010001 
	Parameter LINE3_game_fsm bound to: 6'b010010 
	Parameter LINE4_game_fsm bound to: 6'b010011 
	Parameter LINE5_game_fsm bound to: 6'b010100 
	Parameter LINE6_game_fsm bound to: 6'b010101 
	Parameter LINE7_game_fsm bound to: 6'b010110 
	Parameter LINE8_game_fsm bound to: 6'b010111 
	Parameter SHIFTL1_game_fsm bound to: 6'b011000 
	Parameter SHIFTL2_game_fsm bound to: 6'b011001 
	Parameter SHIFTL3_game_fsm bound to: 6'b011010 
	Parameter SHIFTL4_game_fsm bound to: 6'b011011 
	Parameter SHIFTL5_game_fsm bound to: 6'b011100 
	Parameter SHIFTL6_game_fsm bound to: 6'b011101 
	Parameter SHIFTL7_game_fsm bound to: 6'b011110 
	Parameter SHIFTL8_game_fsm bound to: 6'b011111 
	Parameter SHIFTR1_game_fsm bound to: 6'b100000 
	Parameter SHIFTR2_game_fsm bound to: 6'b100001 
	Parameter SHIFTR3_game_fsm bound to: 6'b100010 
	Parameter SHIFTR4_game_fsm bound to: 6'b100011 
	Parameter SHIFTR5_game_fsm bound to: 6'b100100 
	Parameter SHIFTR6_game_fsm bound to: 6'b100101 
	Parameter SHIFTR7_game_fsm bound to: 6'b100110 
	Parameter SHIFTR8_game_fsm bound to: 6'b100111 
	Parameter LOSE_game_fsm bound to: 6'b101000 
	Parameter LEVELUP_game_fsm bound to: 6'b101001 
	Parameter RESETLINE_game_fsm bound to: 6'b101010 
	Parameter INCREASELINE_game_fsm bound to: 6'b101011 
	Parameter INCREASESCORE_game_fsm bound to: 6'b101100 
	Parameter DETERMINENEXT_game_fsm bound to: 6'b101101 
	Parameter CHECKLOSE_game_fsm bound to: 6'b101110 
	Parameter MINUS8_game_fsm bound to: 6'b101111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/game_CU_12.v:100]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_12' (13#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/game_CU_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfiles_13' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/game_miniRegfiles_13.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/game_miniRegfiles_13.v:51]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfiles_13' (14#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/game_miniRegfiles_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (15#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6155] done synthesizing module 'game_beta_9' (16#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/game_beta_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cu_test_3' (17#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/cu_test_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_10' [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/pipeline_10.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_10' (18#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/pipeline_10.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (19#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 999.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/constraint/au.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/constraint/au.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           IDLE_game_fsm | 000000000000000000000000000000000000001 |                           000000
       SETSTART_game_fsm | 000000000000000000000000000000000000010 |                           000001
         RESET2_game_fsm | 000000000000000000000000000000000000100 |                           000010
         RESET3_game_fsm | 000000000000000000000000000000000001000 |                           000011
         RESET4_game_fsm | 000000000000000000000000000000000010000 |                           000100
         RESET5_game_fsm | 000000000000000000000000000000000100000 |                           000101
         RESET6_game_fsm | 000000000000000000000000000000001000000 |                           000110
         RESET7_game_fsm | 000000000000000000000000000000010000000 |                           000111
         RESET8_game_fsm | 000000000000000000000000000000100000000 |                           001000
   INCREASELINE_game_fsm | 000000000000000000000000000001000000000 |                           101011
  DETERMINENEXT_game_fsm | 000000000000000000000000000010000000000 |                           101101
          LINE1_game_fsm | 000000000000000000000000000100000000000 |                           010000
        SHIFTL1_game_fsm | 000000000000000000000000001000000000000 |                           011000
          LINE2_game_fsm | 000000000000000000000000010000000000000 |                           010001
        SHIFTL2_game_fsm | 000000000000000000000000100000000000000 |                           011001
         CHECK2_game_fsm | 000000000000000000000001000000000000000 |                           001001
          LINE3_game_fsm | 000000000000000000000010000000000000000 |                           010010
        SHIFTL3_game_fsm | 000000000000000000000100000000000000000 |                           011010
         CHECK3_game_fsm | 000000000000000000001000000000000000000 |                           001010
          LINE4_game_fsm | 000000000000000000010000000000000000000 |                           010011
        SHIFTL4_game_fsm | 000000000000000000100000000000000000000 |                           011011
         CHECK4_game_fsm | 000000000000000001000000000000000000000 |                           001011
          LINE5_game_fsm | 000000000000000010000000000000000000000 |                           010100
        SHIFTL5_game_fsm | 000000000000000100000000000000000000000 |                           011100
         CHECK5_game_fsm | 000000000000001000000000000000000000000 |                           001100
          LINE6_game_fsm | 000000000000010000000000000000000000000 |                           010101
        SHIFTL6_game_fsm | 000000000000100000000000000000000000000 |                           011101
         CHECK6_game_fsm | 000000000001000000000000000000000000000 |                           001101
          LINE7_game_fsm | 000000000010000000000000000000000000000 |                           010110
        SHIFTL7_game_fsm | 000000000100000000000000000000000000000 |                           011110
         CHECK7_game_fsm | 000000001000000000000000000000000000000 |                           001110
          LINE8_game_fsm | 000000010000000000000000000000000000000 |                           010111
        SHIFTL8_game_fsm | 000000100000000000000000000000000000000 |                           011111
         CHECK8_game_fsm | 000001000000000000000000000000000000000 |                           001111
      CHECKLOSE_game_fsm | 000010000000000000000000000000000000000 |                           101110
           LOSE_game_fsm | 000100000000000000000000000000000000000 |                           101000
        LEVELUP_game_fsm | 001000000000000000000000000000000000000 |                           101001
  INCREASESCORE_game_fsm | 010000000000000000000000000000000000000 |                           101100
      RESETLINE_game_fsm | 100000000000000000000000000000000000000 |                           101010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_CU_12'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  39 Input   39 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 30    
	   8 Input   39 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 9     
	   4 Input   16 Bit        Muxes := 5     
	  39 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	  39 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	  39 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 3     
	  39 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	  39 Input    1 Bit        Muxes := 4     
	  12 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multUnit/p0, operation Mode is: A*B.
DSP Report: operator multUnit/p0 is absorbed into DSP multUnit/p0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sixteen_bit_multiplier_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 999.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1097.719 ; gain = 98.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1098.797 ; gain = 99.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1098.797 ; gain = 99.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1098.797 ; gain = 99.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1098.797 ; gain = 99.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1098.797 ; gain = 99.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1098.797 ; gain = 99.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1098.797 ; gain = 99.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     7|
|4     |LUT2   |    49|
|5     |LUT3   |    48|
|6     |LUT4   |    62|
|7     |LUT5   |   147|
|8     |LUT6   |   152|
|9     |FDRE   |   267|
|10    |FDSE   |     5|
|11    |IBUF   |     6|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1098.797 ; gain = 99.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1098.797 ; gain = 99.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1098.797 ; gain = 99.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1110.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1110.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1110.555 ; gain = 111.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 20:03:42 2022...
[Tue Apr  5 20:03:47 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1009.305 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  5 20:03:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Apr  5 20:03:47 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 999.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/io.xdc]
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/constraint/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 999.398 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 999.398 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 208be6fb0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1243.719 ; gain = 244.320

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 226ddebb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1453.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 226ddebb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1453.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 132d1f648

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1453.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 132d1f648

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1453.625 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 132d1f648

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1453.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 132d1f648

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1453.625 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1453.625 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15563bbef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1453.625 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15563bbef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1453.625 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15563bbef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1453.625 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1453.625 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15563bbef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1453.625 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1453.625 ; gain = 454.227
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1453.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 908c522f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1498.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2c87ac8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11f0dd9fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.964 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11f0dd9fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.967 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11f0dd9fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.971 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5339e441

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 9ad80d08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 5 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1498.797 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |              1  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |              1  |                     6  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1ec53b8a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 15eaca1f3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 2 Global Placement | Checksum: 15eaca1f3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 137d3c049

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 229f8ec0f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ed3e3abb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22ccc44e6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2cc7d7372

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 164cd4e16

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cb27b8b3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1779198e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1779198e4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1542501ee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.235 | TNS=-0.369 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c1d0e9c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1390b631f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1542501ee

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.538. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 7fb79d1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 7fb79d1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 7fb79d1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 7fb79d1f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1498.797 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6d0464fc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000
Ending Placer Task | Checksum: 21f70143

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.797 ; gain = 1.094
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1498.797 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1498.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 17a1c1f2 ConstDB: 0 ShapeSum: a553f51 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10a1be51b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1589.020 ; gain = 78.996
Post Restoration Checksum: NetGraph: 27bb5314 NumContArr: e2609207 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10a1be51b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1589.035 ; gain = 79.012

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10a1be51b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.055 ; gain = 85.031

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10a1be51b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1595.055 ; gain = 85.031
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19d7b7f21

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1600.566 ; gain = 90.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.735  | TNS=0.000  | WHS=-0.092 | THS=-1.187 |

Phase 2 Router Initialization | Checksum: 168613066

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1600.566 ; gain = 90.543

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 674
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 674
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 168613066

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1602.480 ; gain = 92.457
Phase 3 Initial Routing | Checksum: 1b5546ced

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1602.480 ; gain = 92.457

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.417  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1875bdff1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457
Phase 4 Rip-up And Reroute | Checksum: 1875bdff1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c0810ee3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.497  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c0810ee3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c0810ee3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457
Phase 5 Delay and Skew Optimization | Checksum: 1c0810ee3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20875a17b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.497  | TNS=0.000  | WHS=0.203  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15e0eaf1f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457
Phase 6 Post Hold Fix | Checksum: 15e0eaf1f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.31699 %
  Global Horizontal Routing Utilization  = 0.330036 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1549e431c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1602.480 ; gain = 92.457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1549e431c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1603.125 ; gain = 93.102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17cc0d912

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1603.125 ; gain = 93.102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.497  | TNS=0.000  | WHS=0.203  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17cc0d912

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1603.125 ; gain = 93.102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1603.125 ; gain = 93.102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1603.125 ; gain = 104.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1613.047 ; gain = 9.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/cajhm/OneDrive - Singapore University of Technology and Design/Y2T4/compstruct1d/fsmstacker/alusubmission-main/manual/work/vivado/manual/manual.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14324096 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2072.523 ; gain = 423.051
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 20:05:23 2022...
[Tue Apr  5 20:05:24 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:36 . Memory (MB): peak = 1009.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 20:05:24 2022...
Vivado exited.

Finished building project.
