:toc: macro
toc::[]

= *FPGA TABANLI SİSTEM TASARIMI* +

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim62.png[Giriş,width=50%]
== *Modül* +

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim63.png[Giriş,width=25%]

== *Verilog Modül* +

image::https://github.com/fatihpir/FPGA_2017/raw/master/resim66.png[Giriş,width=25%]
