// Seed: 2777116748
module module_0 (
    output supply1 id_0
);
  assign id_0 = 1 < {id_2{id_2}};
  logic [7:0] id_3;
  assign id_3[1] = 1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd54,
    parameter id_7 = 32'd26
) (
    input wor id_0,
    output wand id_1,
    input wand id_2,
    output tri0 id_3,
    output supply0 id_4
);
  always @(id_2 ^ 1) id_4 = 1'b0;
  module_0 modCall_1 (id_3);
  defparam id_6.id_7 = 1;
  wire id_8;
endmodule
