Analysis & Synthesis report for lab1
Sun Nov 04 17:14:21 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MIPS|Tx:inst_Tx|state
 11. State Machine - |MIPS|FIR:inst_FIR|ps
 12. State Machine - |MIPS|controller:inst_controller|ps
 13. State Machine - |MIPS|Rx:inst_Rx|ns
 14. State Machine - |MIPS|Rx:inst_Rx|ps
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated
 21. Parameter Settings for User Entity Instance: Rx:inst_Rx
 22. Parameter Settings for User Entity Instance: controller:inst_controller
 23. Parameter Settings for User Entity Instance: FIR:inst_FIR
 24. Parameter Settings for User Entity Instance: FIR:inst_FIR|Counter:coeff_mem_add_cnt
 25. Parameter Settings for User Entity Instance: FIR:inst_FIR|Counter:input_ram_add_cnt
 26. Parameter Settings for User Entity Instance: FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: FIR:inst_FIR|SignExtend:se_coeff_mem_add_module
 28. Parameter Settings for User Entity Instance: FIR:inst_FIR|Sub:ram_add_sub
 29. Parameter Settings for User Entity Instance: FIR:inst_FIR|Mux:input_ram_add_mux
 30. Parameter Settings for User Entity Instance: FIR:inst_FIR|Ram:input_ram
 31. Parameter Settings for User Entity Instance: FIR:inst_FIR|Register:ram_reg
 32. Parameter Settings for User Entity Instance: FIR:inst_FIR|Mult:mult
 33. Parameter Settings for User Entity Instance: FIR:inst_FIR|Register:mult_pip_reg
 34. Parameter Settings for User Entity Instance: FIR:inst_FIR|SignExtend:se_pip_mult_out_module
 35. Parameter Settings for User Entity Instance: FIR:inst_FIR|Adder:addder
 36. Parameter Settings for User Entity Instance: FIR:inst_FIR|Register:ouput_reg
 37. Parameter Settings for User Entity Instance: Tx:inst_Tx
 38. Parameter Settings for User Entity Instance: Baud_Rate_Generator:inst_Baud4_Rate_Generator
 39. Parameter Settings for User Entity Instance: Baud_Rate_Generator:inst_Baud_Rate_Generator
 40. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "Baud_Rate_Generator:inst_Baud_Rate_Generator"
 43. Port Connectivity Checks: "Tx:inst_Tx"
 44. Port Connectivity Checks: "FF_send:inst_FF_send"
 45. Port Connectivity Checks: "FIR:inst_FIR|Mult:mult"
 46. Port Connectivity Checks: "FIR:inst_FIR|Register:ram_reg"
 47. Port Connectivity Checks: "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM"
 48. Port Connectivity Checks: "FIR:inst_FIR"
 49. SignalTap II Logic Analyzer Settings
 50. Elapsed Time Per Partition
 51. Connections to In-System Debugging Instance "auto_signaltap_0"
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 04 17:14:21 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab1                                            ;
; Top-level Entity Name              ; MIPS                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 730                                             ;
;     Total combinational functions  ; 486                                             ;
;     Dedicated logic registers      ; 508                                             ;
; Total registers                    ; 508                                             ;
; Total pins                         ; 420                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,280                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; MIPS               ; lab1               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+---------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+---------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; ../FF_recive.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_recive.v                          ;         ;
; ../FF_send.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/FF_send.v                            ;         ;
; ../ram.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/ram.v                                ;         ;
; ../Mux.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mux.v                                ;         ;
; ../SignExtend.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/SignExtend.v                         ;         ;
; ../Sub.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Sub.v                                ;         ;
; ../Adder.v                                        ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Adder.v                              ;         ;
; ../Mult.v                                         ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Mult.v                               ;         ;
; ../Counter.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Counter.v                            ;         ;
; ../Register.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Register.v                           ;         ;
; ../FIR.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/FIR.v                                ;         ;
; MIPS.V                                            ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/MIPS.V                       ;         ;
; ../Tx.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Tx.v                                 ;         ;
; ../Rx.v                                           ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Rx.v                                 ;         ;
; ../controller.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/controller.v                         ;         ;
; ../Baud_Rate_Generator.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/Baud_Rate_Generator.v                ;         ;
; Coeff_ROM.v                                       ; yes             ; User Wizard-Generated File             ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v                  ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_bm91.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_bm91.tdf       ;         ;
; /users/microsoft/documents/ut/fpga/lab1/coeff.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/microsoft/documents/ut/fpga/lab1/coeff.mif                              ;         ;
; sld_signaltap.vhd                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                            ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                               ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                      ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                            ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; sld_gap_detector.vhd                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;         ;
; db/altsyncram_gp14.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/altsyncram_gp14.tdf       ;         ;
; altdpram.tdf                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/mux_aoc.tdf               ;         ;
; lpm_decode.tdf                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/decode_rqf.tdf            ;         ;
; lpm_counter.tdf                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_nbi.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cntr_nbi.tdf              ;         ;
; db/cmpr_8cc.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cmpr_8cc.tdf              ;         ;
; db/cntr_02j.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cntr_02j.tdf              ;         ;
; db/cntr_sbi.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cntr_sbi.tdf              ;         ;
; db/cntr_gui.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cntr_gui.tdf              ;         ;
; db/cmpr_5cc.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/db/cmpr_5cc.tdf              ;         ;
; sld_rom_sr.vhd                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+---------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 730                      ;
;                                             ;                          ;
; Total combinational functions               ; 486                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 232                      ;
;     -- 3 input functions                    ; 128                      ;
;     -- <=2 input functions                  ; 126                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 440                      ;
;     -- arithmetic mode                      ; 46                       ;
;                                             ;                          ;
; Total registers                             ; 508                      ;
;     -- Dedicated logic registers            ; 508                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 420                      ;
; Total memory bits                           ; 1280                     ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 295                      ;
; Total fan-out                               ; 3278                     ;
; Average fan-out                             ; 2.29                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MIPS                                                                                                                                 ; 486 (1)           ; 508 (0)      ; 1280        ; 0            ; 0       ; 0         ; 420  ; 0            ; |MIPS                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |Baud_Rate_Generator:inst_Baud4_Rate_Generator|                                                                                    ; 15 (15)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Baud_Rate_Generator:inst_Baud4_Rate_Generator                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |FIR:inst_FIR|                                                                                                                     ; 11 (6)            ; 11 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|FIR:inst_FIR                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |Counter:coeff_mem_add_cnt|                                                                                                     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|FIR:inst_FIR|Counter:coeff_mem_add_cnt                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |Rx:inst_Rx|                                                                                                                       ; 73 (73)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Rx:inst_Rx                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |Tx:inst_Tx|                                                                                                                       ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|Tx:inst_Tx                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |controller:inst_controller|                                                                                                       ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|controller:inst_controller                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                 ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                  ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                             ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                           ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                   ; 255 (1)           ; 370 (18)     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                         ; 254 (0)           ; 352 (0)      ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                     ; 254 (19)          ; 352 (62)     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                          ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                    ; work         ;
;                   |decode_rqf:auto_generated|                                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                                          ; work         ;
;                |lpm_mux:mux|                                                                                                          ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                            ; work         ;
;                   |mux_aoc:auto_generated|                                                                                            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                       ; work         ;
;                |altsyncram_gp14:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gp14:auto_generated                                                                                                                                                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                          ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                        ; work         ;
;             |lpm_shiftreg:status_register|                                                                                            ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                              ; 63 (63)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                            ; work         ;
;             |sld_ela_control:ela_control|                                                                                             ; 45 (2)            ; 110 (4)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                           ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                   ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                               ; 18 (0)            ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                    ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 18 (0)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                     ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                               ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic| ; 21 (0)            ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 21 (3)            ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                        ; 4 (4)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                     ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                     ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                        ; 72 (10)           ; 56 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                      ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                            ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                            ; work         ;
;                   |cntr_nbi:auto_generated|                                                                                           ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nbi:auto_generated                                                                                    ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                     ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                     ; work         ;
;                   |cntr_02j:auto_generated|                                                                                           ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                           ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                           ; work         ;
;                   |cntr_sbi:auto_generated|                                                                                           ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                                                   ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                              ; work         ;
;                   |cntr_gui:auto_generated|                                                                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                                      ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                     ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                      ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                   ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gp14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+---------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |MIPS|FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM ; C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/Coeff_ROM.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |MIPS|Tx:inst_Tx|state                      ;
+----------------+------------+--------------+----------------+
; Name           ; state.IDLE ; state.ENDBIT ; state.SENDDATA ;
+----------------+------------+--------------+----------------+
; state.IDLE     ; 0          ; 0            ; 0              ;
; state.SENDDATA ; 1          ; 0            ; 1              ;
; state.ENDBIT   ; 1          ; 1            ; 0              ;
+----------------+------------+--------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS|FIR:inst_FIR|ps                                                                                                                               ;
+--------------------------------+--------------------------------+----------------+--------------------------+-------------------------+-------------------+---------+
; Name                           ; ps.Calculation_ReadDataFromRam ; ps.ValidOutPut ; ps.Calculation_OutPutReg ; ps.Calculation_PipStage ; ps.WriteDataToRam ; ps.Idle ;
+--------------------------------+--------------------------------+----------------+--------------------------+-------------------------+-------------------+---------+
; ps.Idle                        ; 0                              ; 0              ; 0                        ; 0                       ; 0                 ; 0       ;
; ps.WriteDataToRam              ; 0                              ; 0              ; 0                        ; 0                       ; 1                 ; 1       ;
; ps.Calculation_PipStage        ; 0                              ; 0              ; 0                        ; 1                       ; 0                 ; 1       ;
; ps.Calculation_OutPutReg       ; 0                              ; 0              ; 1                        ; 0                       ; 0                 ; 1       ;
; ps.ValidOutPut                 ; 0                              ; 1              ; 0                        ; 0                       ; 0                 ; 1       ;
; ps.Calculation_ReadDataFromRam ; 1                              ; 0              ; 0                        ; 0                       ; 0                 ; 1       ;
+--------------------------------+--------------------------------+----------------+--------------------------+-------------------------+-------------------+---------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS|controller:inst_controller|ps                                                                                     ;
+--------------------+--------------------+----------+--------------+----------+--------------+-------------------+-------------+---------+
; Name               ; ps.InputValidStage ; ps.Busy2 ; ps.SendData2 ; ps.Busy1 ; ps.SendData1 ; ps.FIRCalculation ; ps.GetData2 ; ps.0000 ;
+--------------------+--------------------+----------+--------------+----------+--------------+-------------------+-------------+---------+
; ps.0000            ; 0                  ; 0        ; 0            ; 0        ; 0            ; 0                 ; 0           ; 0       ;
; ps.GetData2        ; 0                  ; 0        ; 0            ; 0        ; 0            ; 0                 ; 1           ; 1       ;
; ps.FIRCalculation  ; 0                  ; 0        ; 0            ; 0        ; 0            ; 1                 ; 0           ; 1       ;
; ps.SendData1       ; 0                  ; 0        ; 0            ; 0        ; 1            ; 0                 ; 0           ; 1       ;
; ps.Busy1           ; 0                  ; 0        ; 0            ; 1        ; 0            ; 0                 ; 0           ; 1       ;
; ps.SendData2       ; 0                  ; 0        ; 1            ; 0        ; 0            ; 0                 ; 0           ; 1       ;
; ps.Busy2           ; 0                  ; 1        ; 0            ; 0        ; 0            ; 0                 ; 0           ; 1       ;
; ps.InputValidStage ; 1                  ; 0        ; 0            ; 0        ; 0            ; 0                 ; 0           ; 1       ;
+--------------------+--------------------+----------+--------------+----------+--------------+-------------------+-------------+---------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |MIPS|Rx:inst_Rx|ns                                  ;
+----------------+----------------+---------------+---------+----------+
; Name           ; ns.CHECK_START ; ns.DATA_READY ; ns.PROC ; ns.START ;
+----------------+----------------+---------------+---------+----------+
; ns.START       ; 0              ; 0             ; 0       ; 0        ;
; ns.PROC        ; 0              ; 0             ; 1       ; 1        ;
; ns.DATA_READY  ; 0              ; 1             ; 0       ; 1        ;
; ns.CHECK_START ; 1              ; 0             ; 0       ; 1        ;
+----------------+----------------+---------------+---------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |MIPS|Rx:inst_Rx|ps                                  ;
+----------------+----------------+---------------+---------+----------+
; Name           ; ps.CHECK_START ; ps.DATA_READY ; ps.PROC ; ps.START ;
+----------------+----------------+---------------+---------+----------+
; ps.START       ; 0              ; 0             ; 0       ; 0        ;
; ps.PROC        ; 0              ; 0             ; 1       ; 1        ;
; ps.DATA_READY  ; 0              ; 1             ; 0       ; 1        ;
; ps.CHECK_START ; 1              ; 0             ; 0       ; 1        ;
+----------------+----------------+---------------+---------+----------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; FF_send:inst_FF_send|data[0,8]                    ; Lost fanout                            ;
; FF_recive:inst_FF_recive|reg2[0]                  ; Stuck at GND due to stuck port clear   ;
; FF_recive:inst_FF_recive|reg1[0..7]               ; Stuck at GND due to stuck port clear   ;
; FF_recive:inst_FF_recive|reg2[1..7]               ; Stuck at GND due to stuck port clear   ;
; FIR:inst_FIR|Register:ram_reg|out[0..15]          ; Stuck at GND due to stuck port data_in ;
; Tx:inst_Tx|cnt[0..3]                              ; Lost fanout                            ;
; FIR:inst_FIR|Register:ouput_reg|out[0..35]        ; Lost fanout                            ;
; FIR:inst_FIR|Register:mult_pip_reg|out[0..31]     ; Lost fanout                            ;
; FIR:inst_FIR|Counter:input_ram_add_cnt|cnt[0..14] ; Lost fanout                            ;
; Rx:inst_Rx|boud_cnt_captcher[2]                   ; Lost fanout                            ;
; FIR:inst_FIR|ps~4                                 ; Lost fanout                            ;
; FIR:inst_FIR|ps~5                                 ; Lost fanout                            ;
; FIR:inst_FIR|ps~6                                 ; Lost fanout                            ;
; FIR:inst_FIR|ps~7                                 ; Lost fanout                            ;
; controller:inst_controller|ps~2                   ; Lost fanout                            ;
; controller:inst_controller|ps~3                   ; Lost fanout                            ;
; controller:inst_controller|ps~4                   ; Lost fanout                            ;
; controller:inst_controller|ps~5                   ; Lost fanout                            ;
; Rx:inst_Rx|ns~2                                   ; Lost fanout                            ;
; Rx:inst_Rx|ns~3                                   ; Lost fanout                            ;
; Rx:inst_Rx|ns~4                                   ; Lost fanout                            ;
; Rx:inst_Rx|ps~6                                   ; Lost fanout                            ;
; Rx:inst_Rx|ps~7                                   ; Lost fanout                            ;
; Rx:inst_Rx|ps~8                                   ; Lost fanout                            ;
; Tx:inst_Tx|state.SENDDATA                         ; Lost fanout                            ;
; Tx:inst_Tx|state.ENDBIT                           ; Lost fanout                            ;
; Total Number of Removed Registers = 138           ;                                        ;
+---------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+----------------------------------+-------------------------+-------------------------------------------------------------------------------------+
; Register name                    ; Reason for Removal      ; Registers Removed due to This Register                                              ;
+----------------------------------+-------------------------+-------------------------------------------------------------------------------------+
; FF_recive:inst_FF_recive|reg2[0] ; Stuck at GND            ; FIR:inst_FIR|Register:ram_reg|out[0], FIR:inst_FIR|Register:ram_reg|out[7],         ;
;                                  ; due to stuck port clear ; FIR:inst_FIR|Register:ram_reg|out[6], FIR:inst_FIR|Register:ram_reg|out[5],         ;
;                                  ;                         ; FIR:inst_FIR|Register:ram_reg|out[4], FIR:inst_FIR|Register:ram_reg|out[3],         ;
;                                  ;                         ; FIR:inst_FIR|Register:ram_reg|out[2], FIR:inst_FIR|Register:ram_reg|out[1]          ;
; FF_send:inst_FF_send|data[0]     ; Lost Fanouts            ; FIR:inst_FIR|Register:ouput_reg|out[0], FIR:inst_FIR|Register:mult_pip_reg|out[31], ;
;                                  ;                         ; FIR:inst_FIR|Register:mult_pip_reg|out[30],                                         ;
;                                  ;                         ; FIR:inst_FIR|Register:mult_pip_reg|out[29],                                         ;
;                                  ;                         ; FIR:inst_FIR|Register:mult_pip_reg|out[28]                                          ;
; FF_send:inst_FF_send|data[8]     ; Lost Fanouts            ; FIR:inst_FIR|Register:ouput_reg|out[8]                                              ;
+----------------------------------+-------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 508   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 217   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 269   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; Total number of inverted registers = 11                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |MIPS|Rx:inst_Rx|boud_cnt_captcher[0]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS|Rx:inst_Rx|ns                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |MIPS|Rx:inst_Rx|data_cnt                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |MIPS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rx:inst_Rx ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; START          ; 00    ; Unsigned Binary                ;
; CHECK_START    ; 11    ; Unsigned Binary                ;
; PROC           ; 01    ; Unsigned Binary                ;
; DATA_READY     ; 10    ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst_controller ;
+-----------------+-------+-----------------------------------------------+
; Parameter Name  ; Value ; Type                                          ;
+-----------------+-------+-----------------------------------------------+
; GetData1        ; 0000  ; Unsigned Binary                               ;
; GetData2        ; 0001  ; Unsigned Binary                               ;
; FIRCalculation  ; 0010  ; Unsigned Binary                               ;
; SendData1       ; 0011  ; Unsigned Binary                               ;
; Busy1           ; 0100  ; Unsigned Binary                               ;
; SendData2       ; 0101  ; Unsigned Binary                               ;
; Busy2           ; 0110  ; Unsigned Binary                               ;
; InputValidStage ; 0111  ; Unsigned Binary                               ;
+-----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR ;
+-----------------------------+-------+---------------------+
; Parameter Name              ; Value ; Type                ;
+-----------------------------+-------+---------------------+
; INPUT_LENGTH                ; 22184 ; Signed Integer      ;
; INPUT_WIDTH                 ; 16    ; Signed Integer      ;
; COEFF_WIDTH                 ; 64    ; Signed Integer      ;
; COEFF_LENGTH                ; 16    ; Signed Integer      ;
; COEFF_ADDRESS_LENGTH        ; 4     ; Signed Integer      ;
; OUTPUT_WIDTH                ; 38    ; Signed Integer      ;
; RAM_ADDRESS_LENGTH          ; 15    ; Signed Integer      ;
; Idle                        ; 0     ; Signed Integer      ;
; WriteDataToRam              ; 1     ; Signed Integer      ;
; PutDataOnOut                ; 3     ; Signed Integer      ;
; Calculation_LoadData        ; 2     ; Signed Integer      ;
; Calculation_PipStage        ; 4     ; Signed Integer      ;
; Calculation_OutPutReg       ; 5     ; Signed Integer      ;
; Calculation_ReadDataFromRam ; 7     ; Signed Integer      ;
; ValidOutPut                 ; 6     ; Signed Integer      ;
+-----------------------------+-------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Counter:coeff_mem_add_cnt ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Counter:input_ram_add_cnt ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ../coeff.mif         ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_bm91      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|SignExtend:se_coeff_mem_add_module ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; IN_WIDTH       ; 5     ; Signed Integer                                                      ;
; OUT_WIDTH      ; 15    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Sub:ram_add_sub ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Mux:input_ram_add_mux ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Ram:input_ram ;
+--------------------+-------+--------------------------------------------+
; Parameter Name     ; Value ; Type                                       ;
+--------------------+-------+--------------------------------------------+
; LENGTH             ; 22184 ; Signed Integer                             ;
; RAM_ADDRESS_LENGTH ; 15    ; Signed Integer                             ;
; WIDTH              ; 16    ; Signed Integer                             ;
+--------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Register:ram_reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 22184 ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Mult:mult ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Register:mult_pip_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|SignExtend:se_pip_mult_out_module ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; IN_WIDTH       ; 32    ; Signed Integer                                                     ;
; OUT_WIDTH      ; 36    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Adder:addder ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 36    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIR:inst_FIR|Register:ouput_reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 36    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx:inst_Tx ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; IDLE           ; 00    ; Unsigned Binary                ;
; SENDDATA       ; 01    ; Unsigned Binary                ;
; ENDBIT         ; 10    ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Baud_Rate_Generator:inst_Baud4_Rate_Generator ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; SYSTEM_CLOCK   ; 12500000 ; Signed Integer                                                 ;
; COUNTER_LENGTH ; 108      ; Signed Integer                                                 ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Baud_Rate_Generator:inst_Baud_Rate_Generator ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; SYSTEM_CLOCK   ; 50000000 ; Signed Integer                                                ;
; COUNTER_LENGTH ; 434      ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                 ;
+-------------------------------------------------+------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                        ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 9                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 9                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 37572                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 45956                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                         ; String         ;
; sld_inversion_mask_length                       ; 76                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 9                                                                            ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                            ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                            ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 28                                                                           ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                     ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                            ; Untyped        ;
+-------------------------------------------------+------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Baud_Rate_Generator:inst_Baud_Rate_Generator"                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; baud_rate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx:inst_Tx"                                                                                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; TxD_data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "TxD_data[7..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FF_send:inst_FF_send"                                                                                                                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataIn  ; Input  ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dataOut ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dataOut[7..1]" have no fanouts                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR:inst_FIR|Mult:mult"                                                                                                                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (16 bits) it drives.  The 48 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR:inst_FIR|Register:ram_reg"                                                                                                                       ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                              ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input  ; Warning  ; Input port expression (16 bits) is smaller than the input port (22184 bits) it drives.  Extra input bit(s) "in[22183..16]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (22184 bits) is wider than the port expression (16 bits) it drives; bit(s) "out[22183..16]" have no fanouts                     ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM"                                                                                                                                       ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "address[5..5]" will be connected to GND.                          ;
; q        ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (64 bits) it drives.  The 48 most-significant bit(s) in the port expression will be connected to GND. ;
; q[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIR:inst_FIR"                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; FIR_output[37..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 9                   ; 9                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                           ;
+-----------------------+---------------+-----------+----------------+-------------------+-----------------------+---------+
; Name                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection     ; Details ;
+-----------------------+---------------+-----------+----------------+-------------------+-----------------------+---------+
; Rx:inst_Rx|RxD_out[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[0] ; N/A     ;
; Rx:inst_Rx|RxD_out[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[0] ; N/A     ;
; Rx:inst_Rx|RxD_out[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[0] ; N/A     ;
; Rx:inst_Rx|RxD_out[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[1] ; N/A     ;
; Rx:inst_Rx|RxD_out[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[1] ; N/A     ;
; Rx:inst_Rx|RxD_out[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[1] ; N/A     ;
; Rx:inst_Rx|RxD_out[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[2] ; N/A     ;
; Rx:inst_Rx|RxD_out[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[2] ; N/A     ;
; Rx:inst_Rx|RxD_out[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[2] ; N/A     ;
; Rx:inst_Rx|RxD_out[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[3] ; N/A     ;
; Rx:inst_Rx|RxD_out[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[3] ; N/A     ;
; Rx:inst_Rx|RxD_out[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[3] ; N/A     ;
; Rx:inst_Rx|RxD_out[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[4] ; N/A     ;
; Rx:inst_Rx|RxD_out[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[4] ; N/A     ;
; Rx:inst_Rx|RxD_out[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[4] ; N/A     ;
; Rx:inst_Rx|RxD_out[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[5] ; N/A     ;
; Rx:inst_Rx|RxD_out[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[5] ; N/A     ;
; Rx:inst_Rx|RxD_out[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[5] ; N/A     ;
; Rx:inst_Rx|RxD_out[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[6] ; N/A     ;
; Rx:inst_Rx|RxD_out[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[6] ; N/A     ;
; Rx:inst_Rx|RxD_out[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[6] ; N/A     ;
; Rx:inst_Rx|RxD_out[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[7] ; N/A     ;
; Rx:inst_Rx|RxD_out[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[7] ; N/A     ;
; Rx:inst_Rx|RxD_out[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Rx:inst_Rx|RxD_out[7] ; N/A     ;
; SW[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[15]                ; N/A     ;
; SW[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[15]                ; N/A     ;
; SW[15]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[15]                ; N/A     ;
; CLOCK_50              ; post-fitting  ; connected ; Top            ; post-synthesis    ; CLOCK_50              ; N/A     ;
+-----------------------+---------------+-----------+----------------+-------------------+-----------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 04 17:14:07 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/ff_recive.v
    Info (12023): Found entity 1: FF_recive
Info (12021): Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/ff_send.v
    Info (12023): Found entity 1: FF_send
Info (12021): Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/ram.v
    Info (12023): Found entity 1: Ram
    Info (12023): Found entity 2: Ram_TB
Warning (12090): Entity "Mux" obtained from "../Mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/mux.v
    Info (12023): Found entity 1: Mux
Info (12021): Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/signextend.v
    Info (12023): Found entity 1: SignExtend
    Info (12023): Found entity 2: SE_TB
Info (12021): Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/sub.v
    Info (12023): Found entity 1: Sub
Info (12021): Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/adder.v
    Info (12023): Found entity 1: Adder
Info (12021): Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/mult.v
    Info (12023): Found entity 1: Mult
    Info (12023): Found entity 2: Mult_TB
Info (12021): Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/counter.v
    Info (12023): Found entity 1: Counter
    Info (12023): Found entity 2: Counter_TB
Info (12021): Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/coeffram.v
    Info (12023): Found entity 1: CoeffRam
    Info (12023): Found entity 2: CoeffRam_TB
Info (12021): Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/register.v
    Info (12023): Found entity 1: Register
    Info (12023): Found entity 2: Registe_TB
Info (12021): Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/fir.v
    Info (12023): Found entity 1: FIR
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: MIPS
Info (12021): Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/tx.v
    Info (12023): Found entity 1: Tx
    Info (12023): Found entity 2: Tx_TB
Info (12021): Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/rx.v
    Info (12023): Found entity 1: Rx
Info (12021): Found 1 design units, including 1 entities, in source file /users/microsoft/documents/ut/fpga/lab1/controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 2 entities, in source file /users/microsoft/documents/ut/fpga/lab1/baud_rate_generator.v
    Info (12023): Found entity 1: Baud_Rate_Generator
    Info (12023): Found entity 2: BRG_TB
Info (12021): Found 1 design units, including 1 entities, in source file coeff_rom.v
    Info (12023): Found entity 1: Coeff_ROM
Warning (10236): Verilog HDL Implicit Net warning at MIPS.V(322): created implicit net for "clk"
Warning (10236): Verilog HDL Implicit Net warning at MIPS.V(323): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at MIPS.V(366): created implicit net for "dataOut"
Warning (10236): Verilog HDL Implicit Net warning at MIPS.V(373): created implicit net for "BaudTick"
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Warning (10034): Output port "HEX0" at MIPS.V(187) has no driver
Warning (10034): Output port "HEX1" at MIPS.V(188) has no driver
Warning (10034): Output port "HEX2" at MIPS.V(189) has no driver
Warning (10034): Output port "HEX3" at MIPS.V(190) has no driver
Warning (10034): Output port "HEX4" at MIPS.V(191) has no driver
Warning (10034): Output port "HEX5" at MIPS.V(192) has no driver
Warning (10034): Output port "HEX6" at MIPS.V(193) has no driver
Warning (10034): Output port "HEX7" at MIPS.V(194) has no driver
Warning (10034): Output port "LEDG" at MIPS.V(196) has no driver
Warning (10034): Output port "LEDR" at MIPS.V(197) has no driver
Warning (10034): Output port "DRAM_ADDR" at MIPS.V(206) has no driver
Warning (10034): Output port "FL_ADDR" at MIPS.V(219) has no driver
Warning (10034): Output port "SRAM_ADDR" at MIPS.V(226) has no driver
Warning (10034): Output port "OTG_ADDR" at MIPS.V(234) has no driver
Warning (10034): Output port "VGA_R" at MIPS.V(276) has no driver
Warning (10034): Output port "VGA_G" at MIPS.V(277) has no driver
Warning (10034): Output port "VGA_B" at MIPS.V(278) has no driver
Warning (10034): Output port "DRAM_LDQM" at MIPS.V(207) has no driver
Warning (10034): Output port "DRAM_UDQM" at MIPS.V(208) has no driver
Warning (10034): Output port "DRAM_WE_N" at MIPS.V(209) has no driver
Warning (10034): Output port "DRAM_CAS_N" at MIPS.V(210) has no driver
Warning (10034): Output port "DRAM_RAS_N" at MIPS.V(211) has no driver
Warning (10034): Output port "DRAM_CS_N" at MIPS.V(212) has no driver
Warning (10034): Output port "DRAM_BA_0" at MIPS.V(213) has no driver
Warning (10034): Output port "DRAM_BA_1" at MIPS.V(214) has no driver
Warning (10034): Output port "DRAM_CLK" at MIPS.V(215) has no driver
Warning (10034): Output port "DRAM_CKE" at MIPS.V(216) has no driver
Warning (10034): Output port "FL_WE_N" at MIPS.V(220) has no driver
Warning (10034): Output port "FL_RST_N" at MIPS.V(221) has no driver
Warning (10034): Output port "FL_OE_N" at MIPS.V(222) has no driver
Warning (10034): Output port "FL_CE_N" at MIPS.V(223) has no driver
Warning (10034): Output port "SRAM_UB_N" at MIPS.V(227) has no driver
Warning (10034): Output port "SRAM_LB_N" at MIPS.V(228) has no driver
Warning (10034): Output port "SRAM_WE_N" at MIPS.V(229) has no driver
Warning (10034): Output port "SRAM_CE_N" at MIPS.V(230) has no driver
Warning (10034): Output port "SRAM_OE_N" at MIPS.V(231) has no driver
Warning (10034): Output port "OTG_CS_N" at MIPS.V(235) has no driver
Warning (10034): Output port "OTG_RD_N" at MIPS.V(236) has no driver
Warning (10034): Output port "OTG_WR_N" at MIPS.V(237) has no driver
Warning (10034): Output port "OTG_RST_N" at MIPS.V(238) has no driver
Warning (10034): Output port "OTG_FSPEED" at MIPS.V(239) has no driver
Warning (10034): Output port "OTG_LSPEED" at MIPS.V(240) has no driver
Warning (10034): Output port "OTG_DACK0_N" at MIPS.V(245) has no driver
Warning (10034): Output port "OTG_DACK1_N" at MIPS.V(246) has no driver
Warning (10034): Output port "LCD_ON" at MIPS.V(249) has no driver
Warning (10034): Output port "LCD_BLON" at MIPS.V(250) has no driver
Warning (10034): Output port "LCD_RW" at MIPS.V(251) has no driver
Warning (10034): Output port "LCD_EN" at MIPS.V(252) has no driver
Warning (10034): Output port "LCD_RS" at MIPS.V(253) has no driver
Warning (10034): Output port "TDO" at MIPS.V(269) has no driver
Warning (10034): Output port "I2C_SCLK" at MIPS.V(261) has no driver
Warning (10034): Output port "VGA_CLK" at MIPS.V(271) has no driver
Warning (10034): Output port "VGA_HS" at MIPS.V(272) has no driver
Warning (10034): Output port "VGA_VS" at MIPS.V(273) has no driver
Warning (10034): Output port "VGA_BLANK" at MIPS.V(274) has no driver
Warning (10034): Output port "VGA_SYNC" at MIPS.V(275) has no driver
Warning (10034): Output port "ENET_CMD" at MIPS.V(281) has no driver
Warning (10034): Output port "ENET_CS_N" at MIPS.V(282) has no driver
Warning (10034): Output port "ENET_WR_N" at MIPS.V(283) has no driver
Warning (10034): Output port "ENET_RD_N" at MIPS.V(284) has no driver
Warning (10034): Output port "ENET_RST_N" at MIPS.V(285) has no driver
Warning (10034): Output port "ENET_CLK" at MIPS.V(287) has no driver
Warning (10034): Output port "AUD_DACDAT" at MIPS.V(292) has no driver
Warning (10034): Output port "AUD_XCK" at MIPS.V(294) has no driver
Warning (10034): Output port "TD_RESET" at MIPS.V(299) has no driver
Info (12128): Elaborating entity "Rx" for hierarchy "Rx:inst_Rx"
Warning (10230): Verilog HDL assignment warning at Rx.v(102): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Rx.v(111): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Rx.v(117): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "FF_recive" for hierarchy "FF_recive:inst_FF_recive"
Info (12128): Elaborating entity "controller" for hierarchy "controller:inst_controller"
Warning (10272): Verilog HDL Case Statement warning at controller.v(122): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at controller.v(115): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at controller.v(115): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "FIR" for hierarchy "FIR:inst_FIR"
Warning (10036): Verilog HDL or VHDL warning at FIR.v(30): object "coeff_reg_ld" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at FIR.v(74): truncated value with size 32 to match size of target (15)
Info (12128): Elaborating entity "Counter" for hierarchy "FIR:inst_FIR|Counter:coeff_mem_add_cnt"
Warning (10230): Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "Counter" for hierarchy "FIR:inst_FIR|Counter:input_ram_add_cnt"
Warning (10230): Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (15)
Info (12128): Elaborating entity "Coeff_ROM" for hierarchy "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../coeff.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bm91.tdf
    Info (12023): Found entity 1: altsyncram_bm91
Info (12128): Elaborating entity "altsyncram_bm91" for hierarchy "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated"
Info (12128): Elaborating entity "SignExtend" for hierarchy "FIR:inst_FIR|SignExtend:se_coeff_mem_add_module"
Info (12128): Elaborating entity "Sub" for hierarchy "FIR:inst_FIR|Sub:ram_add_sub"
Warning (10230): Verilog HDL assignment warning at Sub.v(8): truncated value with size 32 to match size of target (15)
Info (12128): Elaborating entity "Mux" for hierarchy "FIR:inst_FIR|Mux:input_ram_add_mux"
Info (12128): Elaborating entity "Ram" for hierarchy "FIR:inst_FIR|Ram:input_ram"
Warning (10230): Verilog HDL assignment warning at ram.v(29): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "Register" for hierarchy "FIR:inst_FIR|Register:ram_reg"
Info (12128): Elaborating entity "Mult" for hierarchy "FIR:inst_FIR|Mult:mult"
Info (12128): Elaborating entity "Register" for hierarchy "FIR:inst_FIR|Register:mult_pip_reg"
Info (12128): Elaborating entity "SignExtend" for hierarchy "FIR:inst_FIR|SignExtend:se_pip_mult_out_module"
Info (12128): Elaborating entity "Adder" for hierarchy "FIR:inst_FIR|Adder:addder"
Info (12128): Elaborating entity "Register" for hierarchy "FIR:inst_FIR|Register:ouput_reg"
Info (12128): Elaborating entity "FF_send" for hierarchy "FF_send:inst_FF_send"
Info (12128): Elaborating entity "Tx" for hierarchy "Tx:inst_Tx"
Warning (10036): Verilog HDL or VHDL warning at Tx.v(17): object "input_Data" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Tx.v(38): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Baud_Rate_Generator" for hierarchy "Baud_Rate_Generator:inst_Baud4_Rate_Generator"
Warning (10230): Verilog HDL assignment warning at Baud_Rate_Generator.v(20): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Baud_Rate_Generator.v(26): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "Baud_Rate_Generator" for hierarchy "Baud_Rate_Generator:inst_Baud_Rate_Generator"
Warning (10230): Verilog HDL assignment warning at Baud_Rate_Generator.v(20): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Baud_Rate_Generator.v(26): truncated value with size 32 to match size of target (10)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND
    Warning (12110): Net "rst_n" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gp14.tdf
    Info (12023): Found entity 1: altsyncram_gp14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nbi.tdf
    Info (12023): Found entity 1: cntr_nbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "FIR:inst_FIR|Coeff_ROM:inst_Coeff_ROM|altsyncram:altsyncram_component|altsyncram_bm91:auto_generated|q_a[15]"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET_DATA[0]" has no driver
    Warning (13040): Bidir "ENET_DATA[1]" has no driver
    Warning (13040): Bidir "ENET_DATA[2]" has no driver
    Warning (13040): Bidir "ENET_DATA[3]" has no driver
    Warning (13040): Bidir "ENET_DATA[4]" has no driver
    Warning (13040): Bidir "ENET_DATA[5]" has no driver
    Warning (13040): Bidir "ENET_DATA[6]" has no driver
    Warning (13040): Bidir "ENET_DATA[7]" has no driver
    Warning (13040): Bidir "ENET_DATA[8]" has no driver
    Warning (13040): Bidir "ENET_DATA[9]" has no driver
    Warning (13040): Bidir "ENET_DATA[10]" has no driver
    Warning (13040): Bidir "ENET_DATA[11]" has no driver
    Warning (13040): Bidir "ENET_DATA[12]" has no driver
    Warning (13040): Bidir "ENET_DATA[13]" has no driver
    Warning (13040): Bidir "ENET_DATA[14]" has no driver
    Warning (13040): Bidir "ENET_DATA[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (17049): 106 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/output_files/lab1.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 28 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 45 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
Info (21057): Implemented 1177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 217 output pins
    Info (21060): Implemented 156 bidirectional pins
    Info (21061): Implemented 742 logic cells
    Info (21064): Implemented 10 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 533 warnings
    Info: Peak virtual memory: 4770 megabytes
    Info: Processing ended: Sun Nov 04 17:14:21 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/microsoft/Documents/UT/FPGA/Lab1/quartes/output_files/lab1.map.smsg.


