#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 10 10:19:53 2024
# Process ID: 4233
# Current directory: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/vivado.log
# Journal file: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2369.824 ; gain = 0.000 ; free physical = 572 ; free virtual = 3500
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd
VHDL Output written to : /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd
VHDL Output written to : /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'Verilog Simulation Wrapper' and 'VHDL Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2441.855 ; gain = 72.031 ; free physical = 521 ; free virtual = 3493
[Mon Jun 10 10:20:33 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Jun 10 10:20:33 2024] Launched synth_1...
Run output will be captured here: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Mon Jun 10 10:20:33 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4559
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2236.324 ; gain = 0.000 ; free physical = 733 ; free virtual = 2691
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_0_wrapper' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'bd_0' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:14' bound to instance 'bd_0_i' of component 'bd_0' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'bd_0' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:35]
INFO: [Synth 8-3491] module 'bd_0_hls_inst_0' declared at '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-4550-vitis-VBox/realtime/bd_0_hls_inst_0_stub.vhdl:5' bound to instance 'hls_inst' of component 'bd_0_hls_inst_0' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'bd_0_hls_inst_0' [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/synth_1/.Xil/Vivado-4550-vitis-VBox/realtime/bd_0_hls_inst_0_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'bd_0' (1#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'bd_0_wrapper' (2#1) [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2236.324 ; gain = 0.000 ; free physical = 730 ; free virtual = 2734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2236.324 ; gain = 0.000 ; free physical = 723 ; free virtual = 2731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2236.324 ; gain = 0.000 ; free physical = 723 ; free virtual = 2731
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2236.324 ; gain = 0.000 ; free physical = 705 ; free virtual = 2723
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/butterworth_double.xdc]
Finished Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/butterworth_double.xdc]
Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.246 ; gain = 0.000 ; free physical = 586 ; free virtual = 2640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2284.246 ; gain = 0.000 ; free physical = 582 ; free virtual = 2639
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 642 ; free virtual = 2705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 642 ; free virtual = 2704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 642 ; free virtual = 2705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 640 ; free virtual = 2704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 628 ; free virtual = 2705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 489 ; free virtual = 2579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 489 ; free virtual = 2579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 486 ; free virtual = 2577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 487 ; free virtual = 2578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 487 ; free virtual = 2578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 487 ; free virtual = 2578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 487 ; free virtual = 2578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 487 ; free virtual = 2578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 487 ; free virtual = 2578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_0_hls_inst_0_bbox |     1|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 486 ; free virtual = 2577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 2284.246 ; gain = 0.000 ; free physical = 543 ; free virtual = 2635
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 2284.246 ; gain = 47.922 ; free physical = 543 ; free virtual = 2635
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.246 ; gain = 0.000 ; free physical = 534 ; free virtual = 2628
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.246 ; gain = 0.000 ; free physical = 429 ; free virtual = 2570
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:32 . Memory (MB): peak = 2284.246 ; gain = 48.023 ; free physical = 557 ; free virtual = 2707
INFO: [Common 17-1381] The checkpoint '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 10:27:02 2024...
[Mon Jun 10 10:27:08 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:05:06 ; elapsed = 00:06:36 . Memory (MB): peak = 2513.891 ; gain = 0.000 ; free physical = 1280 ; free virtual = 3487
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2513.891 ; gain = 0.000 ; free physical = 1094 ; free virtual = 3331
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/butterworth_double.xdc]
Finished Parsing XDC File [/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/butterworth_double.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2513.891 ; gain = 0.000 ; free physical = 992 ; free virtual = 3231
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2513.891 ; gain = 0.000 ; free physical = 992 ; free virtual = 3231
Running report: report_utilization -file ./report/butterworth_double_utilization_synth.rpt
Contents of report file './report/butterworth_double_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 10 10:27:26 2024
| Host         : vitis-VBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file ./report/butterworth_double_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Synthesized
--------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 3110 |     0 |     53200 |  5.85 |
|   LUT as Logic             | 3068 |     0 |     53200 |  5.77 |
|   LUT as Memory            |   42 |     0 |     17400 |  0.24 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   42 |     0 |           |       |
| Slice Registers            | 3653 |     0 |    106400 |  3.43 |
|   Register as Flip Flop    | 3653 |     0 |    106400 |  3.43 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   34 |     0 |     26600 |  0.13 |
| F8 Muxes                   |    2 |     0 |     13300 |  0.02 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 3642  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   17 |     0 |       220 |  7.73 |
|   DSP48E1 only |   17 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3642 |        Flop & Latch |
| LUT6     | 1367 |                 LUT |
| LUT5     |  999 |                 LUT |
| LUT3     |  499 |                 LUT |
| LUT4     |  364 |                 LUT |
| LUT2     |  172 |                 LUT |
| CARRY4   |  137 |          CarryLogic |
| SRL16E   |   42 |  Distributed Memory |
| MUXF7    |   34 |               MuxFx |
| LUT1     |   17 |                 LUT |
| DSP48E1  |   17 |    Block Arithmetic |
| FDSE     |   11 |        Flop & Latch |
| MUXF8    |    2 |               MuxFx |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/butterworth_double_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2632.836 ; gain = 118.945 ; free physical = 575 ; free virtual = 2830
Contents of report file './report/butterworth_double_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 10 10:27:52 2024
| Host         : vitis-VBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -file ./report/butterworth_double_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.516        0.000                      0                 7921        0.219        0.000                      0                 7921        4.020        0.000                       0                  3702  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.516        0.000                      0                 7921        0.219        0.000                      0                 7921        4.020        0.000                       0                  3702  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 4.925ns (57.877%)  route 3.584ns (42.123%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3711, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, unplaced)         0.333     2.860    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
                         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.591     3.451 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, unplaced)         0.800     4.251    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
                         DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     6.557 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, unplaced)         0.800     7.356    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
                         LUT3 (Prop_lut3_I1_O)        0.124     7.480 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, unplaced)         0.902     8.382    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
                         LUT6 (Prop_lut6_I3_O)        0.124     8.506 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, unplaced)         0.000     8.506    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3][0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.019 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.028    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.145 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.145    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.482 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     9.482    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[9]
                         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3711, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  1.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3711, unset)         0.410     0.410    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/first_q
                         SRL16E                                       r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3711, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/aclk
                         SRL16E                                       r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Mon Jun 10 10:27:55 2024] Launched impl_1...
Run output will be captured here: /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Mon Jun 10 10:27:55 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2233.203 ; gain = 0.000 ; free physical = 563 ; free virtual = 2639
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2235.320 ; gain = 0.000 ; free physical = 201 ; free virtual = 2349
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.195 ; gain = 0.000 ; free physical = 121 ; free virtual = 1812
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2466.195 ; gain = 232.992 ; free physical = 120 ; free virtual = 1812
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.133 ; gain = 5.938 ; free physical = 118 ; free virtual = 1801
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2590.531 ; gain = 111.461 ; free physical = 137 ; free virtual = 1792

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1994e2b91

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2590.531 ; gain = 0.000 ; free physical = 133 ; free virtual = 1794

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1447ba548

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2680.523 ; gain = 0.000 ; free physical = 154 ; free virtual = 1681
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14d0c6a87

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2680.523 ; gain = 0.000 ; free physical = 154 ; free virtual = 1682
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 5 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ce5d2119

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2680.523 ; gain = 0.000 ; free physical = 153 ; free virtual = 1682
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ce5d2119

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2680.523 ; gain = 0.000 ; free physical = 153 ; free virtual = 1682
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ce5d2119

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2680.523 ; gain = 0.000 ; free physical = 152 ; free virtual = 1682
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ce5d2119

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2680.523 ; gain = 0.000 ; free physical = 152 ; free virtual = 1682
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               2  |               5  |                                              0  |
|  Sweep                        |               0  |              18  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2688.527 ; gain = 0.000 ; free physical = 151 ; free virtual = 1681
Ending Logic Optimization Task | Checksum: 16fb4da55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2688.527 ; gain = 8.004 ; free physical = 151 ; free virtual = 1681

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16fb4da55

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2688.527 ; gain = 0.000 ; free physical = 150 ; free virtual = 1681

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16fb4da55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.527 ; gain = 0.000 ; free physical = 150 ; free virtual = 1681

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.527 ; gain = 0.000 ; free physical = 150 ; free virtual = 1681
Ending Netlist Obfuscation Task | Checksum: 16fb4da55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2688.527 ; gain = 0.000 ; free physical = 150 ; free virtual = 1681
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2688.527 ; gain = 216.395 ; free physical = 149 ; free virtual = 1681
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2835.793 ; gain = 107.246 ; free physical = 124 ; free virtual = 1611
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 136 ; free virtual = 1604
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bc08dd2a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 136 ; free virtual = 1604
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 136 ; free virtual = 1604

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 87c90b11

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 156 ; free virtual = 1629

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8ec9d475

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 148 ; free virtual = 1631

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8ec9d475

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 148 ; free virtual = 1631
Phase 1 Placer Initialization | Checksum: 8ec9d475

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 146 ; free virtual = 1631

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15ea9cd90

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 137 ; free virtual = 1623

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c439ae3f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 136 ; free virtual = 1623

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 148 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 0 new cell, deleted 35 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1599

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             35  |                    35  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             35  |                    35  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 13d4e314d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1599
Phase 2.3 Global Placement Core | Checksum: 1486cfe9f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 120 ; free virtual = 1599
Phase 2 Global Placement | Checksum: 1486cfe9f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1600

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bdeaf744

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 123 ; free virtual = 1602

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1740ec07a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 120 ; free virtual = 1600

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21b30d9eb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 120 ; free virtual = 1600

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22e5d1c2c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 120 ; free virtual = 1601

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 224df99d2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 129 ; free virtual = 1595

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cb4a221c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 129 ; free virtual = 1596

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c00f685d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 129 ; free virtual = 1596
Phase 3 Detail Placement | Checksum: 1c00f685d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 129 ; free virtual = 1596

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bbcdc2a0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.239 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 108ccc2d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14baf5dc9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590
Phase 4.1.1.1 BUFG Insertion | Checksum: bbcdc2a0

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.239. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590
Phase 4.1 Post Commit Optimization | Checksum: fc202ef8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fc202ef8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: fc202ef8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590
Phase 4.3 Placer Reporting | Checksum: fc202ef8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1322faf5f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590
Ending Placer Task | Checksum: ce12e105

Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1590
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 144 ; free virtual = 1612
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 122 ; free virtual = 1602
INFO: [Common 17-1381] The checkpoint '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 126 ; free virtual = 1600
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 135 ; free virtual = 1610
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2835.793 ; gain = 0.000 ; free physical = 121 ; free virtual = 1579
INFO: [Common 17-1381] The checkpoint '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: 66acfcf2 ConstDB: 0 ShapeSum: 6765e413 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_iir_data_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_iir_data_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_amplitude_data_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_amplitude_data_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 960bdb76

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 2908.281 ; gain = 23.961 ; free physical = 123 ; free virtual = 1453
Post Restoration Checksum: NetGraph: 8cbbcd7d NumContArr: 9500df9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 960bdb76

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2924.090 ; gain = 39.770 ; free physical = 120 ; free virtual = 1454

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 960bdb76

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2925.090 ; gain = 40.770 ; free physical = 145 ; free virtual = 1429

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 960bdb76

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 2925.090 ; gain = 40.770 ; free physical = 145 ; free virtual = 1429
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e0a50fa7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2938.973 ; gain = 54.652 ; free physical = 134 ; free virtual = 1424
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.274  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ca72a8ed

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2938.973 ; gain = 54.652 ; free physical = 132 ; free virtual = 1423

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6777
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6777
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ca72a8ed

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 129 ; free virtual = 1420
Phase 3 Initial Routing | Checksum: 19b48cad3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 125 ; free virtual = 1416

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 754
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.545  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2a053357d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414
Phase 4 Rip-up And Reroute | Checksum: 2a053357d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2a053357d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a053357d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414
Phase 5 Delay and Skew Optimization | Checksum: 2a053357d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 207a09ec7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.545  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 207a09ec7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414
Phase 6 Post Hold Fix | Checksum: 207a09ec7

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.5466 %
  Global Horizontal Routing Utilization  = 1.87475 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f740fa51

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 122 ; free virtual = 1414

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f740fa51

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2943.449 ; gain = 59.129 ; free physical = 120 ; free virtual = 1412

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1579d93b3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 2959.457 ; gain = 75.137 ; free physical = 120 ; free virtual = 1413

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.545  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1579d93b3

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 2959.457 ; gain = 75.137 ; free physical = 121 ; free virtual = 1414
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:00:54 . Memory (MB): peak = 2959.457 ; gain = 75.137 ; free physical = 149 ; free virtual = 1442

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:00 . Memory (MB): peak = 2959.457 ; gain = 123.664 ; free physical = 143 ; free virtual = 1443
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.457 ; gain = 0.000 ; free physical = 116 ; free virtual = 1431
INFO: [Common 17-1381] The checkpoint '/home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.941 ; gain = 88.484 ; free physical = 125 ; free virtual = 1427
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3049.844 ; gain = 1.902 ; free physical = 172 ; free virtual = 1418
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 10:31:53 2024...
[Mon Jun 10 10:32:04 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:04:08 . Memory (MB): peak = 2689.402 ; gain = 0.000 ; free physical = 1451 ; free virtual = 2814
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2689.402 ; gain = 0.000 ; free physical = 1432 ; free virtual = 2798
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.867 ; gain = 0.000 ; free physical = 1250 ; free virtual = 2639
Restored from archive | CPU: 1.120000 secs | Memory: 7.533272 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.867 ; gain = 0.000 ; free physical = 1250 ; free virtual = 2639
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.867 ; gain = 0.000 ; free physical = 1250 ; free virtual = 2640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2879.867 ; gain = 190.465 ; free physical = 1250 ; free virtual = 2640
Running report: report_route_status -file ./report/butterworth_double_status_routed.rpt
Contents of report file './report/butterworth_double_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :        8636 :
       # of nets not needing routing.......... :        1857 :
           # of internally routed nets........ :        1787 :
           # of implicitly routed ports....... :          70 :
       # of routable nets..................... :        6779 :
           # of fully routed nets............. :        6779 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/butterworth_double_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/butterworth_double_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 10 10:32:15 2024
| Host         : vitis-VBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing -max_paths 10 -file ./report/butterworth_double_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 4.924ns (58.936%)  route 3.431ns (41.064%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      4.406     7.964 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=1, routed)           1.364     9.328    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/dsp0_pd_p3
    SLICE_X36Y47         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/aclk
    SLICE_X36Y47         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 4.788ns (58.149%)  route 3.446ns (41.851%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.538     1.930    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X53Y65         LUT3 (Prop_lut3_I2_O)        0.299     2.229 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.940     3.169    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X37Y65         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.705 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     4.110    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     6.416 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.988     7.404    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.528 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.575     8.103    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.227    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3][0]
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.759 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.759    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.873 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.873    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.207 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.207    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[9]
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 4.650ns (56.807%)  route 3.536ns (43.193%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X39Y83         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.626     2.055    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.124     2.179 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.473     2.652    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X35Y77         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.188 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.665     3.853    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     6.159 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.869     7.028    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y86         LUT3 (Prop_lut3_I1_O)        0.124     7.152 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.902     8.055    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X47Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.179 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.179    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3][0]
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.711 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.711    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.825    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.159 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.159    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[9]
    SLICE_X47Y89         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X47Y89         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y89         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/sub24_reg_83_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 0.642ns (7.898%)  route 7.486ns (92.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y93         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/Q
                         net (fo=143, routed)         7.486     8.977    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0
    SLICE_X47Y64         LUT5 (Prop_lut5_I2_O)        0.124     9.101 r  bd_0_i/hls_inst/U0/sub24_reg_83[0]_i_1/O
                         net (fo=1, routed)           0.000     9.101    bd_0_i/hls_inst/U0/sub24_reg_83[0]_i_1_n_0
    SLICE_X47Y64         FDRE                                         r  bd_0_i/hls_inst/U0/sub24_reg_83_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X47Y64         FDRE                                         r  bd_0_i/hls_inst/U0/sub24_reg_83_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X47Y64         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/U0/sub24_reg_83_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.139ns  (logic 4.693ns (57.661%)  route 3.446ns (42.339%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X56Y65         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.538     1.930    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X53Y65         LUT3 (Prop_lut3_I2_O)        0.299     2.229 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.940     3.169    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X37Y65         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536     3.705 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.405     4.110    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.306     6.416 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.988     7.404    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X47Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.528 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.575     8.103    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X40Y72         LUT6 (Prop_lut6_I3_O)        0.124     8.227 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.227    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3][0]
    SLICE_X40Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.759 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.759    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.873 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.873    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.112 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.112    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[10]
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X40Y74         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[0])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[0]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[0]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[10])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[10]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[10]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[11])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[11]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[11]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[12])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[12]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[12]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 4.554ns (68.207%)  route 2.123ns (31.793%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[13])
                                                      4.036     7.594 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PCOUT[13]
                         net (fo=1, routed)           0.056     7.650    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP_0[13]
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/aclk
    DSP48_X2Y10          DSP48E1                                      r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  1.839    





Running report: report_utilization -file ./report/butterworth_double_utilization_routed.rpt
Contents of report file './report/butterworth_double_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 10 10:32:16 2024
| Host         : vitis-VBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file ./report/butterworth_double_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 3054 |     0 |     53200 |  5.74 |
|   LUT as Logic             | 3026 |     0 |     53200 |  5.69 |
|   LUT as Memory            |   28 |     0 |     17400 |  0.16 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   28 |     0 |           |       |
| Slice Registers            | 3647 |     0 |    106400 |  3.43 |
|   Register as Flip Flop    | 3647 |     0 |    106400 |  3.43 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   34 |     0 |     26600 |  0.13 |
| F8 Muxes                   |    2 |     0 |     13300 |  0.02 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 11    |          Yes |         Set |            - |
| 3636  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 1245 |     0 |     13300 |  9.36 |
|   SLICEL                                   |  869 |     0 |           |       |
|   SLICEM                                   |  376 |     0 |           |       |
| LUT as Logic                               | 3026 |     0 |     53200 |  5.69 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 2642 |       |           |       |
|   using O5 and O6                          |  384 |       |           |       |
| LUT as Memory                              |   28 |     0 |     17400 |  0.16 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   28 |     0 |           |       |
|     using O5 output only                   |    1 |       |           |       |
|     using O6 output only                   |   13 |       |           |       |
|     using O5 and O6                        |   14 |       |           |       |
| Slice Registers                            | 3647 |     0 |    106400 |  3.43 |
|   Register driven from within the Slice    | 1198 |       |           |       |
|   Register driven from outside the Slice   | 2449 |       |           |       |
|     LUT in front of the register is unused | 1658 |       |           |       |
|     LUT in front of the register is used   |  791 |       |           |       |
| Unique Control Sets                        |   49 |       |     13300 |  0.37 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   17 |     0 |       220 |  7.73 |
|   DSP48E1 only |   17 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3636 |        Flop & Latch |
| LUT6     | 1363 |                 LUT |
| LUT5     | 1001 |                 LUT |
| LUT3     |  497 |                 LUT |
| LUT4     |  364 |                 LUT |
| LUT2     |  170 |                 LUT |
| CARRY4   |  137 |          CarryLogic |
| SRL16E   |   42 |  Distributed Memory |
| MUXF7    |   34 |               MuxFx |
| DSP48E1  |   17 |    Block Arithmetic |
| LUT1     |   15 |                 LUT |
| FDSE     |   11 |        Flop & Latch |
| MUXF8    |    2 |               MuxFx |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/butterworth_double_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Contents of report file './report/butterworth_double_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 10 10:32:16 2024
| Host         : vitis-VBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -file ./report/butterworth_double_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.545        0.000                      0                 7912        0.096        0.000                      0                 7912        4.020        0.000                       0                  3696  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.545        0.000                      0                 7912        0.096        0.000                      0                 7912        4.020        0.000                       0                  3696  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 4.924ns (58.936%)  route 3.431ns (41.064%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.973     0.973    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ap_clk
    SLICE_X36Y61         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/din0_buf1_reg[13]/Q
                         net (fo=4, routed)           2.067     3.558    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/s_axis_a_tdata[13]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_A[13]_PATTERNDETECT)
                                                      4.406     7.964 r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT
                         net (fo=1, routed)           1.364     9.328    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/dsp0_pd_p3
    SLICE_X36Y47         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.924    10.924    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/aclk
    SLICE_X36Y47         FDRE                                         r  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/ZD0_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  1.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mul1_reg_295_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X63Y79         FDRE                                         r  bd_0_i/hls_inst/U0/mul1_reg_295_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/mul1_reg_295_reg[37]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[63]_1[37]
    SLICE_X62Y79         LUT5 (Prop_lut5_I4_O)        0.045     0.648 r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1[37]_i_1__1/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1[37]_i_1__1_n_0
    SLICE_X62Y79         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3705, unset)         0.432     0.432    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/ap_clk
    SLICE_X62Y79         FDRE                                         r  bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[37]/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y79         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/din1_buf1_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y13   bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y88  bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK




HLS: impl run complete: worst setup slack (WNS)=1.545143, worst hold slack (WHS)=0.095518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 1245 3054 3647 17 0 0 28 0 0 0
HLS EXTRACTION: generated /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/report/vhdl/butterworth_double_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             butter_double
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Mon Jun 10 10:32:16 -03 2024

#=== Post-Implementation Resource usage ===
SLICE:         1245
LUT:           3054
FF:            3647
DSP:             17
BRAM:             0
SRL:             28
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.484
CP achieved post-implementation:    8.455
Timing met

HLS EXTRACTION: generated /home/usuario/Escritorio/Tesis/IP_V3/punto_flotante/Filters/butter_double/solution1/impl/report/vhdl/butterworth_double_export.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 10:32:17 2024...
