// Seed: 1879415825
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri id_3;
  id_5 :
  assert property (@(posedge 1) id_3)
  else $display(1);
  wand id_6 = id_5;
  assign module_0 = id_1;
  wire id_8;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri1 id_2,
    input tri id_3,
    output wand id_4,
    output supply1 id_5
    , id_16,
    inout wand id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    output wire id_14
);
  module_0 modCall_1 (
      id_16,
      id_16
  );
  wire id_17;
endmodule
