---
layout: page
permalink: /about/
---

**Hi, my name is Khanh!**<br>
<br>

_Present:_

I research about fault-tolerance techniques and their analytical models for [3D Integrated Circuits](https://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit)/3D Network-on-Chips.



_Contact:_

You can find me [on Github](https://github.com/khanhdang) and [on LinkedIn](https://www.linkedin.com/in/dnk0904/). <br>
Want to talk? Feel free to [email](mailto:khanh.n.dang@ieee.org) me.

_Past:_

I was at  at [Adaptive Systems Laboratory](http://adaptive.u-aizu.ac.jp) from 2014 to 2017. 
Before that, I was at [Smart Integrated Systems Laboratory](http://sis.uet.vnu.edu.vn/en) from 2011 to 2014. 
<br>
I received a B.Sc., a M.Sc., and a Ph.D. from [VNU University of Engineering and Technology](http://e.uet.vnu.edu.vn/), [University of Paris Sud](http://www.u-psud.fr/en/index.html), and [The University of Aizu](http://www.u-aizu.ac.jp/en/), respectively.
