memory management
memory manager
memory hierarchy
non-volatile memory
non-volatile storage
cache
L1 cache
level 1 cache
L2 cache
level 2 cache
L3 cache
level 3 cache
SRAM
static random-access memory
main memory
DRAM
dynamic random-access memory
disk
operating system
OS
memory protection
memory partition
fixed partitions
variable-size partitions
separate input queues
single input queue
multiprogramming
degree of multiprogramming
CPU utilization
CPU
central processing unit
I/O wait
input/output wait
I/O bound
input/output bound
basic memory management
device drivers
ROM
read-only memory
RAM
random-access memory
embedded systems
address translation
base and limit registers
base register
limit register
kernel mode
privileged mode
address generation
physical address
logical address
virtual address
memory management unit
MMU
physical memory
virtual memory
VM
address space
virtual address space
paging
page
page table
page table entry
PTE
virtual page number
physical page number
page frame
page frame number
valid bit
referenced bit
dirty bit
protection information
page table base register
PTBR
page table length register
PTLR
translation lookaside buffer
TLB