Netlist file: reports/fpga/EPFL/sa/net/int2float_k6_1.net Architecture file: arch/k6-n1.xml
Array size: 8 x 8 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
0	1	8	0	#0
1	4	3	0	#1
2	8	3	0	#2
3	1	6	0	#3
4	5	5	0	#4
5	0	6	0	#5
6	4	4	0	#6
7	6	4	0	#7
8	3	5	0	#8
9	3	6	0	#9
10	6	5	0	#10
11	9	3	0	#11
12	9	2	0	#12
13	9	4	0	#13
14	9	5	0	#14
15	3	7	0	#15
16	3	9	0	#16
17	2	6	0	#17
18	4	6	0	#18
19	6	3	0	#19
20	7	7	0	#20
21	6	9	0	#21
22	2	8	0	#22
23	7	3	0	#23
24	8	4	0	#24
25	2	5	0	#25
26	5	9	0	#26
27	7	2	0	#27
28	6	2	0	#28
29	4	5	0	#29
30	7	4	0	#30
31	5	2	0	#31
32	5	6	0	#32
33	3	8	0	#33
34	5	0	0	#34
35	4	9	0	#35
36	8	7	0	#36
37	9	6	0	#37
38	5	3	0	#38
39	7	6	0	#39
40	8	5	0	#40
41	5	8	0	#41
42	8	8	0	#42
43	6	6	0	#43
44	2	7	0	#44
45	1	7	0	#45
46	4	7	0	#46
47	4	8	0	#47
48	1	5	0	#48
49	7	8	0	#49
50	8	1	0	#50
51	8	6	0	#51
52	6	7	0	#52
53	5	7	0	#53
54	7	5	0	#54
55	6	8	0	#55
56	3	4	0	#56
57	5	4	0	#57
58	8	2	0	#58
59	4	2	0	#59
out_60:0	1	9	0	#60
out_61:1	4	0	0	#61
out_62:17	0	7	0	#62
out_63:20	9	7	0	#63
out_64:23	0	3	0	#64
out_65:25	2	0	0	#65
out_66:27	7	0	0	#66
out_67:28	6	0	0	#67
out_68:31	3	0	0	#68
out_69:36	9	8	0	#69
out_70:42	8	9	0	#70
out_71:44	2	9	0	#71
out_72:45	0	8	0	#72
out_73:48	0	5	0	#73
out_74:49	7	9	0	#74
out_75:50	9	1	0	#75
out_76:56	0	4	0	#76
out_77:58	8	0	0	#77
out_78:59	0	2	0	#78
