#PART	EK-ORL11-TD-001
#TITLE	RL11 Controller Technical Description Manual
1	Chapter 1	Introduction
2	1.1	Purpose and Scope
2	1.2	Related Documentation
2	1.3	Description of Subsystem
2	1.4	Description of Media
2	1.5	Description of Disk Drive Unit
2	1.6	Description of Controller
3	1.6.1	SPC Considerations
3	1.6.2	Configuration Considerations
1	Chapter 2	User Information
2	2.1	Introduction
3	2.1.1	General
3	2.1.2	Implied Seeks
3	2.1.3	Spiral Seek
3	2.1.4	Recalibrate
3	2.1.5	Overlapped Seeks
3	2.1.6	Controller Ready
3	2.1.7	Interrupt
3	2.1.8	Seek Interrupt
3	2.1.9	Cyclic Redundancy Check
2	2.2	Functions
3	2.2.1	Read Data
3	2.2.2	Read Data Without Header Check
3	2.2.3	Read Header
3	2.2.4	Write Data
3	2.2.5	Write Check
3	2.2.6	Seek
3	2.2.7	Get Status
3	2.2.8	No-Op
2	2.3	Addressable Register
3	2.3.1	Control Status Register
3	2.3.2	Bus Address Register
3	2.3.3	Disk Address Register
4	2.3.3.1	DA Register During Read or Write Data Command
4	2.3.3.2	DA Register During a Seek Command
4	2.3.3.3	DA Register During a Get Status Command
3	2.3.4	Multipurpose Register
4	2.3.4.1	MP Register After a Get Status Command
4	2.3.4.2	MP Register After a Read Header Command
4	2.3.4.3	MP Register During Read/Write Data Commands
1	Chapter 3	Interface Level Description
2	3.1	Introduction
2	3.2	Unibus Interface
3	3.2.1	RL11 as a Slave to a CPU Access
3	3.2.2	RL11 as a Master During an Interrupt
3	3.2.3	RL11 as a Master During a Direct Memory Access
3	3.2.4	Miscellaneous Signals
4	3.2.4.1	INIT
4	3.2.4.2	AC LO
4	3.2.4.3	PA, PB, A0, C0, DC LO
2	3.3	Drive I/O Bus
3	3.3.1	Controller Generated Signals
4	3.3.1.1	Drive Select
4	3.3.1.2	System Clock
4	3.3.1.3	Drive Command
4	3.3.1.4	Write Data and Write Gate
4	3.3.1.5	Power Fail
3	3.3.2	Drive Generated Signals
4	3.3.2.1	Drive Ready
4	3.3.2.2	Drive Error
4	3.3.2.3	Sector Pulse
4	3.3.2.4	Status and Status Clock
1	Chapter 4	Functional Description
2	4.1	Introduction
2	4.2	Control Status Register (CSR)
2	4.3	Bus Address Register
2	4.4	Disk Address Register
2	4.5	Word Count Register
2	4.6	Silo Buffer
2	4.7	Silo Input Logic
2	4.8	Write Check Comparison Logic
2	4.9	CRC Generator/Checker Logic
2	4.10	Write Data Encode and Precompensation Logic
2	4.11	System Clock
2	4.12	Phase Locked Loop and Data Separator
2	4.13	Data Late Logic
2	4.14	OPI Timer Logic
2	4.15	Internal Control
3	4.15.1	Function Control ROM
3	4.15.2	Format Control ROM
1	Chapter 5	Command Descriptions
2	5.1	General
2	5.2	No-Op
2	5.3	Get Status
2	5.4	Seek
2	5.5	Write Check
2	5.6	Write
2	5.7	Read
2	5.8	Read Without Header Check
2	5.9	Read Header
1	Appendix A	Special ICs
2	A.1	Unibus Transceiver DC005 19-13040
2	A.2	8641 Tranceiver Chip 19-11579-00
2	A.3	8647 Unibus Interface Chip 19-12083-00
1	Appendix B	Read-Only Memories
2	B.1	Function ROM
2	B.2	Format ROM
