Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Aug 19 19:35:54 2018
| Host         : Vivado-dev running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file lab7_top_timing_summary_routed.rpt -pb lab7_top_timing_summary_routed.pb -rpx lab7_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.240        0.000                      0                  111        0.150        0.000                      0                  111        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.240        0.000                      0                   92        0.150        0.000                      0                   92        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.670        0.000                      0                   19        0.687        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_0/pwm_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 2.258ns (38.875%)  route 3.550ns (61.125%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.689     5.291    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.882     6.173 r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOADO[11]
                         net (fo=4, routed)           1.427     7.600    pwm_generator_0/m_axis_data_tdata[5]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  pwm_generator_0/cntr_sig1_carry_i_21/O
                         net (fo=1, routed)           0.830     8.554    pwm_generator_0/cntr_sig1_carry_i_21_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I0_O)        0.150     8.704 f  pwm_generator_0/cntr_sig1_carry_i_15/O
                         net (fo=2, routed)           0.725     9.429    pwm_generator_0/cntr_sig1_carry_i_15_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I5_O)        0.328     9.757 r  pwm_generator_0/cntr_sig1_carry_i_3/O
                         net (fo=1, routed)           0.569    10.326    pwm_generator_0/cntr_sig1_carry_i_3_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.846 r  pwm_generator_0/cntr_sig1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.846    pwm_generator_0/cntr_sig1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.100 r  pwm_generator_0/cntr_sig1_carry__0/CO[0]
                         net (fo=1, routed)           0.000    11.100    pwm_generator_0/p_1_in
    SLICE_X6Y87          FDCE                                         r  pwm_generator_0/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.599    15.022    pwm_generator_0/CLK
    SLICE_X6Y87          FDCE                                         r  pwm_generator_0/pwm_out_reg/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y87          FDCE (Setup_fdce_C_D)        0.094    15.339    pwm_generator_0/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 cntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.375ns (33.299%)  route 2.754ns (66.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  cntr_reg[5]/Q
                         net (fo=5, routed)           1.148     6.893    cntr_reg__0[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.299     7.192 r  cntr[10]_i_14/O
                         net (fo=1, routed)           0.000     7.192    cntr[10]_i_14_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.725 r  cntr_reg[10]_i_5/CO[3]
                         net (fo=2, routed)           0.739     8.464    cntr_reg[10]_i_5_n_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.588 r  theta[7]_i_1/O
                         net (fo=9, routed)           0.867     9.455    theta
    SLICE_X8Y90          FDCE                                         r  theta_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[3]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Setup_fdce_C_CE)      -0.169    14.999    theta_reg[3]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 cntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.375ns (33.299%)  route 2.754ns (66.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  cntr_reg[5]/Q
                         net (fo=5, routed)           1.148     6.893    cntr_reg__0[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.299     7.192 r  cntr[10]_i_14/O
                         net (fo=1, routed)           0.000     7.192    cntr[10]_i_14_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.725 r  cntr_reg[10]_i_5/CO[3]
                         net (fo=2, routed)           0.739     8.464    cntr_reg[10]_i_5_n_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.588 r  theta[7]_i_1/O
                         net (fo=9, routed)           0.867     9.455    theta
    SLICE_X8Y90          FDCE                                         r  theta_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[4]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Setup_fdce_C_CE)      -0.169    14.999    theta_reg[4]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 cntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.375ns (33.299%)  route 2.754ns (66.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  cntr_reg[5]/Q
                         net (fo=5, routed)           1.148     6.893    cntr_reg__0[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.299     7.192 r  cntr[10]_i_14/O
                         net (fo=1, routed)           0.000     7.192    cntr[10]_i_14_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.725 r  cntr_reg[10]_i_5/CO[3]
                         net (fo=2, routed)           0.739     8.464    cntr_reg[10]_i_5_n_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.588 r  theta[7]_i_1/O
                         net (fo=9, routed)           0.867     9.455    theta
    SLICE_X8Y90          FDCE                                         r  theta_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[5]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Setup_fdce_C_CE)      -0.169    14.999    theta_reg[5]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 cntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.375ns (33.299%)  route 2.754ns (66.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  cntr_reg[5]/Q
                         net (fo=5, routed)           1.148     6.893    cntr_reg__0[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.299     7.192 r  cntr[10]_i_14/O
                         net (fo=1, routed)           0.000     7.192    cntr[10]_i_14_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.725 r  cntr_reg[10]_i_5/CO[3]
                         net (fo=2, routed)           0.739     8.464    cntr_reg[10]_i_5_n_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.588 r  theta[7]_i_1/O
                         net (fo=9, routed)           0.867     9.455    theta
    SLICE_X8Y90          FDCE                                         r  theta_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[6]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Setup_fdce_C_CE)      -0.169    14.999    theta_reg[6]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 cntr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.375ns (33.299%)  route 2.754ns (66.701%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.419     5.745 r  cntr_reg[5]/Q
                         net (fo=5, routed)           1.148     6.893    cntr_reg__0[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I2_O)        0.299     7.192 r  cntr[10]_i_14/O
                         net (fo=1, routed)           0.000     7.192    cntr[10]_i_14_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.725 r  cntr_reg[10]_i_5/CO[3]
                         net (fo=2, routed)           0.739     8.464    cntr_reg[10]_i_5_n_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.588 r  theta[7]_i_1/O
                         net (fo=9, routed)           0.867     9.455    theta
    SLICE_X8Y90          FDCE                                         r  theta_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[7]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Setup_fdce_C_CE)      -0.169    14.999    theta_reg[7]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 2.019ns (45.366%)  route 2.431ns (54.634%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.725     5.328    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y94          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/Q
                         net (fo=2, routed)           0.967     6.751    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7/O
                         net (fo=1, routed)           0.300     7.175    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=10, routed)          1.165     8.463    seg7_controller_0/pulse_generator_0/cntr_sig_reg[2]_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     8.587 r  seg7_controller_0/pulse_generator_0/pulseCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     8.587    seg7_controller_0/pulse_generator_0/pulseCnt[4]_i_2_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.988 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.988    seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.102    seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.778 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.778    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_6
    SLICE_X1Y94          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.605    15.028    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y94          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062    15.354    seg7_controller_0/pulse_generator_0/pulseCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.905ns (43.930%)  route 2.431ns (56.070%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.725     5.328    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y94          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/Q
                         net (fo=2, routed)           0.967     6.751    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7/O
                         net (fo=1, routed)           0.300     7.175    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=10, routed)          1.165     8.463    seg7_controller_0/pulse_generator_0/cntr_sig_reg[2]_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     8.587 r  seg7_controller_0/pulse_generator_0/pulseCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     8.587    seg7_controller_0/pulse_generator_0/pulseCnt[4]_i_2_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.988 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.988    seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.102    seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.664 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.664    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_6
    SLICE_X1Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.605    15.028    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062    15.329    seg7_controller_0/pulse_generator_0/pulseCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 1.924ns (44.174%)  route 2.431ns (55.826%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.725     5.328    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y94          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/Q
                         net (fo=2, routed)           0.967     6.751    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7/O
                         net (fo=1, routed)           0.300     7.175    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=10, routed)          1.165     8.463    seg7_controller_0/pulse_generator_0/cntr_sig_reg[2]_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     8.587 r  seg7_controller_0/pulse_generator_0/pulseCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     8.587    seg7_controller_0/pulse_generator_0/pulseCnt[4]_i_2_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.988 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.988    seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.102    seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.444    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.683 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.683    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.605    15.028    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y94          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X1Y94          FDCE (Setup_fdce_C_D)        0.062    15.354    seg7_controller_0/pulse_generator_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -9.683    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.686ns  (required time - arrival time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.884ns (43.657%)  route 2.431ns (56.343%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.725     5.328    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y94          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]/Q
                         net (fo=2, routed)           0.967     6.751    seg7_controller_0/pulse_generator_0/pulseCnt_reg[24]
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     6.875 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7/O
                         net (fo=1, routed)           0.300     7.175    seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_7_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.299 r  seg7_controller_0/pulse_generator_0/cntr_sig[2]_i_3/O
                         net (fo=10, routed)          1.165     8.463    seg7_controller_0/pulse_generator_0/cntr_sig_reg[2]_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I2_O)        0.124     8.587 r  seg7_controller_0/pulse_generator_0/pulseCnt[4]_i_2/O
                         net (fo=1, routed)           0.000     8.587    seg7_controller_0/pulse_generator_0/pulseCnt[4]_i_2_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.988 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.988    seg7_controller_0/pulse_generator_0/pulseCnt_reg[4]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.102 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.102    seg7_controller_0/pulse_generator_0/pulseCnt_reg[8]_i_1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.216 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.216    seg7_controller_0/pulse_generator_0/pulseCnt_reg[12]_i_1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.330    seg7_controller_0/pulse_generator_0/pulseCnt_reg[16]_i_1_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.643 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.643    seg7_controller_0/pulse_generator_0/pulseCnt_reg[20]_i_1_n_4
    SLICE_X1Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.605    15.028    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y93          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDCE (Setup_fdce_C_D)        0.062    15.329    seg7_controller_0/pulse_generator_0/pulseCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 theta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.778%)  route 0.229ns (58.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.574     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  theta_reg[5]/Q
                         net (fo=3, routed)           0.229     1.886    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[5]
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.888     2.053    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.736    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cntr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  cntr_reg[7]/Q
                         net (fo=7, routed)           0.123     1.785    cntr_reg__0[7]
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  cntr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.830    p_0_in__0[9]
    SLICE_X2Y89          FDCE                                         r  cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  cntr_reg[9]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.120     1.654    cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 theta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.092%)  route 0.267ns (61.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.574     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  theta_reg[6]/Q
                         net (fo=3, routed)           0.267     1.924    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[6]
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.888     2.053    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.736    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 theta_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.075%)  route 0.231ns (60.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.574     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  theta_reg[7]/Q
                         net (fo=2, routed)           0.231     1.872    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[7]
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.888     2.053    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     1.682    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 theta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.015%)  route 0.291ns (63.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.574     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  theta_reg[3]/Q
                         net (fo=5, routed)           0.291     1.949    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[3]
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.888     2.053    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.736    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 theta_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.439%)  route 0.258ns (63.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.574     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.148     1.641 r  theta_reg[4]/Q
                         net (fo=4, routed)           0.258     1.899    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[4]
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.888     2.053    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.683    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pwm_generator_0/cntr_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_0/cntr_sig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.599     1.518    pwm_generator_0/CLK
    SLICE_X7Y86          FDCE                                         r  pwm_generator_0/cntr_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.128     1.646 r  pwm_generator_0/cntr_sig_reg[3]/Q
                         net (fo=6, routed)           0.083     1.730    pwm_generator_0/cntr_sig_reg__0[3]
    SLICE_X7Y86          LUT6 (Prop_lut6_I5_O)        0.099     1.829 r  pwm_generator_0/cntr_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    pwm_generator_0/cntr_sig[5]_i_1_n_0
    SLICE_X7Y86          FDCE                                         r  pwm_generator_0/cntr_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.034    pwm_generator_0/CLK
    SLICE_X7Y86          FDCE                                         r  pwm_generator_0/cntr_sig_reg[5]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDCE (Hold_fdce_C_D)         0.092     1.610    pwm_generator_0/cntr_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 pwm_generator_0/cntr_sig_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_generator_0/cntr_sig_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.600     1.519    pwm_generator_0/CLK
    SLICE_X7Y87          FDCE                                         r  pwm_generator_0/cntr_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pwm_generator_0/cntr_sig_reg[9]/Q
                         net (fo=3, routed)           0.132     1.793    pwm_generator_0/cntr_sig_reg__0[9]
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  pwm_generator_0/cntr_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     1.838    pwm_generator_0/plusOp__0[9]
    SLICE_X7Y87          FDCE                                         r  pwm_generator_0/cntr_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.870     2.035    pwm_generator_0/CLK
    SLICE_X7Y87          FDCE                                         r  pwm_generator_0/cntr_sig_reg[9]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDCE (Hold_fdce_C_D)         0.092     1.611    pwm_generator_0/cntr_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 theta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.147%)  route 0.327ns (69.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  theta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  theta_reg[1]/Q
                         net (fo=7, routed)           0.327     1.989    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/s_axis_phase_tdata[1]
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.888     2.053    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y36         RAMB18E1                                     r  sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.757    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7_controller_0/pulse_generator_0/pulseCnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y88          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.741    seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]
    SLICE_X1Y88          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.865    seg7_controller_0/pulse_generator_0/pulseCnt_reg[0]_i_1_n_6
    SLICE_X1Y88          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.875     2.040    seg7_controller_0/pulse_generator_0/CLK
    SLICE_X1Y88          FDCE                                         r  seg7_controller_0/pulse_generator_0/pulseCnt_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    seg7_controller_0/pulse_generator_0/pulseCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36    sin_lut/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y90     cntr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y90     cntr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y90     cntr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y90     cntr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y90     cntr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y89     cntr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y90     cntr_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y90     cntr_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     cntr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     cntr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     cntr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89     cntr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     cntr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y90     cntr_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89     cntr_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89     cntr_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89     cntr_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y90     seg7_controller_0/pulse_generator_0/pulseCnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y90     cntr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y90     cntr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y90     cntr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y90     cntr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     cntr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     cntr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     cntr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89     cntr_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y89     cntr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90     cntr_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.036%)  route 2.108ns (74.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.887     8.138    cntr[10]_i_3_n_0
    SLICE_X8Y90          FDCE                                         f  theta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[4]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.361    14.807    theta_reg[4]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.036%)  route 2.108ns (74.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.887     8.138    cntr[10]_i_3_n_0
    SLICE_X8Y90          FDCE                                         f  theta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[7]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.361    14.807    theta_reg[7]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.036%)  route 2.108ns (74.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.887     8.138    cntr[10]_i_3_n_0
    SLICE_X8Y90          FDCE                                         f  theta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[3]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.849    theta_reg[3]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.036%)  route 2.108ns (74.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.887     8.138    cntr[10]_i_3_n_0
    SLICE_X8Y90          FDCE                                         f  theta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[5]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.849    theta_reg[5]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            theta_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.704ns (25.036%)  route 2.108ns (74.964%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.887     8.138    cntr[10]_i_3_n_0
    SLICE_X8Y90          FDCE                                         f  theta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.522    14.945    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  theta_reg[6]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X8Y90          FDCE (Recov_fdce_C_CLR)     -0.319    14.849    theta_reg[6]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.704ns (28.317%)  route 1.782ns (71.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.562     7.812    cntr[10]_i_3_n_0
    SLICE_X3Y89          FDCE                                         f  cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  cntr_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.704ns (28.317%)  route 1.782ns (71.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.562     7.812    cntr[10]_i_3_n_0
    SLICE_X3Y89          FDCE                                         f  cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  cntr_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.704ns (28.317%)  route 1.782ns (71.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.562     7.812    cntr[10]_i_3_n_0
    SLICE_X3Y89          FDCE                                         f  cntr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  cntr_reg[8]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.704ns (28.408%)  route 1.774ns (71.592%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.554     7.804    cntr[10]_i_3_n_0
    SLICE_X0Y90          FDCE                                         f  cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 freq_select3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.704ns (28.408%)  route 1.774ns (71.592%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.723     5.326    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  freq_select3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  freq_select3_reg[0]/Q
                         net (fo=1, routed)           0.806     6.588    freq_select3[0]
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.712 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.414     7.126    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.250 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.554     7.804    cntr[10]_i_3_n_0
    SLICE_X0Y90          FDCE                                         f  cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.603    15.026    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  7.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.803%)  route 0.380ns (62.197%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.169     2.132    cntr[10]_i_3_n_0
    SLICE_X4Y90          FDCE                                         f  cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  cntr_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.803%)  route 0.380ns (62.197%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.169     2.132    cntr[10]_i_3_n_0
    SLICE_X4Y90          FDCE                                         f  cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  cntr_reg[10]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.319%)  route 0.442ns (65.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.231     2.194    cntr[10]_i_3_n_0
    SLICE_X2Y89          FDCE                                         f  cntr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  cntr_reg[9]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.493    cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.231ns (34.629%)  route 0.436ns (65.371%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.225     2.188    cntr[10]_i_3_n_0
    SLICE_X3Y90          FDCE                                         f  cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  cntr_reg[6]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.469    cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.317%)  route 0.442ns (65.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.231     2.194    cntr[10]_i_3_n_0
    SLICE_X0Y90          FDCE                                         f  cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[1]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X0Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.469    cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.317%)  route 0.442ns (65.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.231     2.194    cntr[10]_i_3_n_0
    SLICE_X0Y90          FDCE                                         f  cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[2]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X0Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.469    cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.317%)  route 0.442ns (65.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.231     2.194    cntr[10]_i_3_n_0
    SLICE_X0Y90          FDCE                                         f  cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[3]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X0Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.469    cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.317%)  route 0.442ns (65.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.231     2.194    cntr[10]_i_3_n_0
    SLICE_X0Y90          FDCE                                         f  cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.876     2.041    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  cntr_reg[5]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X0Y90          FDCE (Remov_fdce_C_CLR)     -0.092     1.469    cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.319%)  route 0.442ns (65.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.231     2.194    cntr[10]_i_3_n_0
    SLICE_X3Y89          FDCE                                         f  cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  cntr_reg[4]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 freq_select2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cntr_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.231ns (34.319%)  route 0.442ns (65.681%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.602     1.521    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  freq_select2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  freq_select2_reg[2]/Q
                         net (fo=2, routed)           0.066     1.728    freq_select2[2]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.773 f  cntr[10]_i_7/O
                         net (fo=2, routed)           0.145     1.919    cntr[10]_i_7_n_0
    SLICE_X5Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.964 f  cntr[10]_i_3/O
                         net (fo=19, routed)          0.231     2.194    cntr[10]_i_3_n_0
    SLICE_X3Y89          FDCE                                         f  cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.875     2.040    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  cntr_reg[7]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.468    cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.726    





