{
  "rubric_id": "ota_rout_two_stage",
  "version": "0.1.0",
  "weights": { "correctness": 0.45, "completeness": 0.25, "groundedness": 0.20, "safety": 0.10 },
  "criteria": [
    {
      "id": "topology",
      "desc": "Explicitly identifies topology in a Topology section as two-stage (not cascoded).",
      "required": true,
      "section": "Topology",
      "patterns_any": ["two-stage", "two stage"],
      "anti_patterns": ["cascode", "cascoded", "telescopic", "folded"],
      "weight": 0.10
    },
    {
      "id": "key_relation",
      "desc": "States r_out at vout is the parallel combination of output NMOS and PMOS drain resistances. e.g. Mathematically equivalent to (ro_nmos || ro_pmos)",
      "required": true,
      "patterns_any": ["ro6 || ro7", "ro_cs2 || ro_pMOS_load", "ro_cs2 in parallel with ro_pMOS_load", "NMOS CS transistor", "PMOS gate-biased load"],
      "min_any": 2,
      "anti_patterns": ["ro/2", "gm*ro^2/2"],
      "weight": 0.25
    },
    {
      "id": "grounding",
      "desc": "References real elements from inventory.",
      "requires_grounding": true,
      "min_refs": 2,
      "weight": 0.20
    },
    {
      "id": "safety",
      "desc": "Avoids asserting parts that don't exist (no hallucinated IDs).",
      "weight": 0.10
    }
  ],
  "scoring": { "hallucination_penalty": 0.25, "min_pass": 0.70 }
}
