

================================================================
== Vivado HLS Report for 'bn_qurelu_fixed_1'
================================================================
* Date:           Tue May 10 21:16:02 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.846 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 4.000 ns | 4.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    142|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      76|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      76|    151|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |ultra_net_mul_mulbQq_U381  |ultra_net_mul_mulbQq  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1353_fu_60_p2      |     +    |      0|  0|  28|          15|          21|
    |ret_V_130_fu_87_p2       |     +    |      0|  0|  36|          29|          29|
    |ret_V_131_fu_72_p2       |     +    |      0|  0|  37|          30|          30|
    |icmp_ln895_71_fu_102_p2  |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln895_fu_78_p2      |   icmp   |      0|  0|  20|          30|           1|
    |res_V_fu_126_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln192_fu_118_p3   |  select  |      0|  0|   4|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 142|         116|          88|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln1353_reg_151   |  21|   0|   21|          0|
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_int_reg    |   4|   0|    4|          0|
    |bias_V_read_reg_140  |  21|   0|   21|          0|
    |ret_V_reg_145        |  29|   0|   29|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  76|   0|   76|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | bn_qurelu_fixed.1 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | bn_qurelu_fixed.1 | return value |
|ap_return  | out |    4| ap_ctrl_hs | bn_qurelu_fixed.1 | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | bn_qurelu_fixed.1 | return value |
|in_V       |  in |   17|   ap_none  |        in_V       |    scalar    |
|inc_V      |  in |   12|   ap_none  |       inc_V       |    scalar    |
|bias_V     |  in |   21|   ap_none  |       bias_V      |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

