--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec 20 13:46:06 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            1293 items scored, 720 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.288ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             step_382__i1  (from clk +)
   Destination:    FD1P3AX    D              char_i0_i1  (to clk +)

   Delay:                   9.142ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.142ns data_path step_382__i1 to char_i0_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.288ns

 Path Details: step_382__i1 to char_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_382__i1 (from clk)
Route        28   e 1.744                                  step[1]
LUT4        ---     0.448              B to Z              i683_2_lut_rep_62
Route         3   e 1.051                                  n2311
LUT4        ---     0.448              C to Z              equal_98_i9_2_lut_3_lut_4_lut
Route         1   e 0.788                                  n9
LUT4        ---     0.448              B to Z              i1_4_lut_adj_6
Route         5   e 1.174                                  n1244
LUT4        ---     0.448              A to Z              i2_3_lut_rep_42_4_lut
Route         2   e 0.954                                  n2291
LUT4        ---     0.448              D to Z              n2372_bdd_4_lut
Route         1   e 0.788                                  LEDa_15__N_50[0]
                  --------
                    9.142  (28.9% logic, 71.1% route), 6 logic levels.


Error:  The following path violates requirements by 4.288ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             step_382__i1  (from clk +)
   Destination:    FD1P3AX    D              char_i0_i4  (to clk +)

   Delay:                   9.142ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.142ns data_path step_382__i1 to char_i0_i4 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.288ns

 Path Details: step_382__i1 to char_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_382__i1 (from clk)
Route        28   e 1.744                                  step[1]
LUT4        ---     0.448              B to Z              i683_2_lut_rep_62
Route         3   e 1.051                                  n2311
LUT4        ---     0.448              C to Z              equal_98_i9_2_lut_3_lut_4_lut
Route         1   e 0.788                                  n9
LUT4        ---     0.448              B to Z              i1_4_lut_adj_6
Route         5   e 1.174                                  n1244
LUT4        ---     0.448              C to Z              i1_2_lut_rep_43_4_lut_4_lut
Route         2   e 0.954                                  n2292
LUT4        ---     0.448              C to Z              i1454_2_lut_4_lut
Route         1   e 0.788                                  LEDa_15__N_50[3]
                  --------
                    9.142  (28.9% logic, 71.1% route), 6 logic levels.


Error:  The following path violates requirements by 4.288ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             step_382__i1  (from clk +)
   Destination:    FD1P3AX    D              char_i0_i5  (to clk +)

   Delay:                   9.142ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.142ns data_path step_382__i1 to char_i0_i5 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.288ns

 Path Details: step_382__i1 to char_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_382__i1 (from clk)
Route        28   e 1.744                                  step[1]
LUT4        ---     0.448              B to Z              i683_2_lut_rep_62
Route         3   e 1.051                                  n2311
LUT4        ---     0.448              C to Z              equal_98_i9_2_lut_3_lut_4_lut
Route         1   e 0.788                                  n9
LUT4        ---     0.448              B to Z              i1_4_lut_adj_6
Route         5   e 1.174                                  n1244
LUT4        ---     0.448              A to Z              i2_3_lut_rep_42_4_lut
Route         2   e 0.954                                  n2291
LUT4        ---     0.448              D to Z              n2351_bdd_4_lut
Route         1   e 0.788                                  LEDa_15__N_50[4]
                  --------
                    9.142  (28.9% logic, 71.1% route), 6 logic levels.

Warning: 9.288 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|     9.288 ns|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
clk_enable_21                           |      21|     252|     35.00%
                                        |        |        |
n42                                     |       1|     252|     35.00%
                                        |        |        |
n40                                     |       1|     168|     23.33%
                                        |        |        |
n35                                     |       6|     144|     20.00%
                                        |        |        |
n1244                                   |       5|     133|     18.47%
                                        |        |        |
step[2]                                 |      35|     100|     13.89%
                                        |        |        |
n1375                                   |       7|      99|     13.75%
                                        |        |        |
step[1]                                 |      28|      97|     13.47%
                                        |        |        |
step[3]                                 |      35|      96|     13.33%
                                        |        |        |
n2104                                   |       4|      88|     12.22%
                                        |        |        |
step[4]                                 |      31|      86|     11.94%
                                        |        |        |
n34                                     |       1|      84|     11.67%
                                        |        |        |
n36                                     |       1|      84|     11.67%
                                        |        |        |
step[0]                                 |      23|      84|     11.67%
                                        |        |        |
n2291                                   |       2|      82|     11.39%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 720  Score: 1211448

Constraints cover  1293 paths, 160 nets, and 428 connections (93.0% coverage)


Peak memory: 204963840 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
