'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\cymetadata.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\Cm0Start.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\CyFlash.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\CyLib.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\cyPm.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\cyutils.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\CyLFClk.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\RTC.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_I2C_INT.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_I2C.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_I2C_BOOT.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_BOOT.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_I2C_MASTER.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_SCBCLK.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_sda.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_sda_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_scl.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_scl_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\I2C_SCB_IRQ.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\LCD.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\LCD_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\LCD_CustChars.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\LCD_LCDPort.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\LCD_LCDPort_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\GatePin.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\GatePin_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\Timer_LED.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\Timer_LED_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\Int_Timer_Led.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\timer_clock.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\LED_PIN.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\LED_PIN_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_SPI_UART.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_SPI_UART_INT.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_UART.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_BOOT.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_UART_BOOT.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_SCBCLK.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_tx.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_tx_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_rx.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_rx_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\SwSPI_Master.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\SwSPI_Master_SPIInPort.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\SwSPI_Master_SPIInPort_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\SwSPI_Master_SPIOutPort.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\SwSPI_Master_SPIOutPort_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\UART_XB_SCB_IRQ.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\GATE_INT.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\AppDelay.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\AppDelay_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\SDinsert.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\SDinsert_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\debug.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\debug_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\debug_pulse_clock.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\debug_pulse_clock_PM.c' 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4\INT_DEBUG.c' -o .o -T ARM_C_FILE -I 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn' -I 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\Generated_Source\PSoC4' -f 'c:\Cypress\Mainline_v2\Finish\fin_v0.cydsn\CortexM0\ARM_GCC_493\Debug\.deps\ARM_C_FILE.d'