// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "08/09/2024 16:43:03"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_ov7670 (
	clock_50mhz,
	pin_scl,
	pin_sda,
	pin_reset,
	bt_config,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_LB_N,
	SRAM_UB_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SRAM_WE_N,
	XCLK_CAMERA,
	PCLK_CAMERA,
	VSYNC_CAMERA,
	HREF_CAMERA,
	DATA_CAMERA,
	pin_r,
	pin_g,
	pin_b,
	pin_vga_clock,
	pin_sync,
	pin_bank,
	pin_hs,
	pin_vs,
	led_test,
	sw_addr,
	pin_write_sram,
	pin_read_sram,
	led_g0,
	sw_read,
	sw_write);
input 	clock_50mhz;
output 	pin_scl;
inout 	pin_sda;
input 	pin_reset;
input 	bt_config;
inout 	[15:0] SRAM_DQ;
output 	[19:0] SRAM_ADDR;
output 	SRAM_LB_N;
output 	SRAM_UB_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
output 	SRAM_WE_N;
output 	XCLK_CAMERA;
input 	PCLK_CAMERA;
input 	VSYNC_CAMERA;
input 	HREF_CAMERA;
input 	[7:0] DATA_CAMERA;
output 	[7:0] pin_r;
output 	[7:0] pin_g;
output 	[7:0] pin_b;
output 	pin_vga_clock;
output 	pin_sync;
output 	pin_bank;
output 	pin_hs;
output 	pin_vs;
output 	[18:0] led_test;
input 	[1:0] sw_addr;
input 	pin_write_sram;
input 	pin_read_sram;
output 	led_g0;
input 	sw_read;
input 	sw_write;

// Design Ports Information
// pin_scl	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// XCLK_CAMERA	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_r[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_g[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_b[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_vga_clock	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_bank	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_hs	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_vs	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_test[18]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_addr[0]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_addr[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_g0	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_read	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_write	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_sda	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_50mhz	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bt_config	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCLK_CAMERA	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HREF_CAMERA	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_read_sram	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_write_sram	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VSYNC_CAMERA	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_CAMERA[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_CAMERA[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_CAMERA[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_CAMERA[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_CAMERA[4]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_CAMERA[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_CAMERA[6]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_CAMERA[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sw_addr[0]~input_o ;
wire \sw_addr[1]~input_o ;
wire \sw_read~input_o ;
wire \sw_write~input_o ;
wire \pin_sda~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clock_50mhz~input_o ;
wire \u1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \u2|config_camera|SD_COUNTER[0]~7_combout ;
wire \pin_reset~input_o ;
wire \u2|config_camera|Mux0~0_combout ;
wire \u2|config_camera|END~5_combout ;
wire \u2|config_camera|END~4_combout ;
wire \u2|config_camera|END~q ;
wire \bt_config~input_o ;
wire \u2|always0~0_combout ;
wire \u2|index[0]~19_combout ;
wire \u2|index[1]~7_combout ;
wire \u2|index[1]~8 ;
wire \u2|index[2]~9_combout ;
wire \u2|index[2]~10 ;
wire \u2|index[3]~11_combout ;
wire \u2|LessThan0~0_combout ;
wire \u2|index[3]~12 ;
wire \u2|index[4]~13_combout ;
wire \u2|index[4]~14 ;
wire \u2|index[5]~15_combout ;
wire \u2|index[5]~16 ;
wire \u2|index[6]~17_combout ;
wire \u2|stt~35_combout ;
wire \u2|stt~39_combout ;
wire \u2|stt.00000~q ;
wire \u2|stt.11111~0_combout ;
wire \u2|stt~34_combout ;
wire \u2|stt.11111~1_combout ;
wire \u2|stt.11111~q ;
wire \u2|stt~31_combout ;
wire \u2|stt~37_combout ;
wire \u2|stt.00001~q ;
wire \u2|stt~30_combout ;
wire \u2|stt.00010~q ;
wire \u2|stt~33_combout ;
wire \u2|stt.00011~q ;
wire \u2|stt~32_combout ;
wire \u2|stt~38_combout ;
wire \u2|stt.00100~q ;
wire \u2|index[6]~6_combout ;
wire \u2|stt.00101~q ;
wire \u2|stt~36_combout ;
wire \u2|stt.00110~q ;
wire \u2|i_GO~1_combout ;
wire \u2|i_GO~0_combout ;
wire \u2|i_GO~2_combout ;
wire \u2|i_GO~3_combout ;
wire \u2|i_GO~q ;
wire \u2|config_camera|SD_COUNTER[0]~6_combout ;
wire \u2|config_camera|SD_COUNTER[0]~17_combout ;
wire \u2|config_camera|SD_COUNTER[0]~8 ;
wire \u2|config_camera|SD_COUNTER[1]~9_combout ;
wire \u2|config_camera|SD_COUNTER[1]~10 ;
wire \u2|config_camera|SD_COUNTER[2]~11_combout ;
wire \u2|config_camera|SD_COUNTER[2]~12 ;
wire \u2|config_camera|SD_COUNTER[3]~13_combout ;
wire \u2|config_camera|SD_COUNTER[3]~14 ;
wire \u2|config_camera|SD_COUNTER[4]~15_combout ;
wire \u2|config_camera|SD_COUNTER[4]~16 ;
wire \u2|config_camera|SD_COUNTER[5]~18_combout ;
wire \u2|config_camera|Mux0~1_combout ;
wire \u2|i_i2c_data[0]~0_combout ;
wire \u2|config_camera|SD[15]~0_combout ;
wire \u2|config_camera|SD[15]~1_combout ;
wire \u2|config_camera|Mux0~2_combout ;
wire \u2|config_camera|Mux0~3_combout ;
wire \u2|config_camera|Mux0~4_combout ;
wire \u2|config_camera|Mux0~5_combout ;
wire \u2|config_camera|Mux0~6_combout ;
wire \u2|config_camera|Mux0~7_combout ;
wire \u2|config_camera|Mux0~8_combout ;
wire \u2|config_camera|Mux0~9_combout ;
wire \u2|config_camera|Mux0~10_combout ;
wire \u2|config_camera|Mux0~11_combout ;
wire \u2|config_camera|Mux0~12_combout ;
wire \u2|config_camera|Mux0~13_combout ;
wire \u2|config_camera|Mux0~14_combout ;
wire \u2|config_camera|Mux0~15_combout ;
wire \u2|config_camera|Mux0~16_combout ;
wire \u2|config_camera|Mux0~17_combout ;
wire \u2|config_camera|SDO~q ;
wire \u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \PCLK_CAMERA~input_o ;
wire \DATA_CAMERA[0]~input_o ;
wire \u4|pixel_data[0]~feeder_combout ;
wire \HREF_CAMERA~input_o ;
wire \u4|pixel_data[8]~0_combout ;
wire \VSYNC_CAMERA~input_o ;
wire \u4|FSM_state.ROW_CAPTURE~0_combout ;
wire \u4|FSM_state.ROW_CAPTURE~q ;
wire \u4|pixel_half~q ;
wire \u4|pixel_data[0]~1_combout ;
wire \writedata_sram[0]~feeder_combout ;
wire \u4|wraddr[0]~19_combout ;
wire \u4|wraddr[15]~21_combout ;
wire \u4|wraddr[0]~20 ;
wire \u4|wraddr[1]~22_combout ;
wire \u4|wraddr[1]~23 ;
wire \u4|wraddr[2]~24_combout ;
wire \u4|wraddr[2]~25 ;
wire \u4|wraddr[3]~26_combout ;
wire \u4|wraddr[3]~27 ;
wire \u4|wraddr[4]~28_combout ;
wire \Selector0~7_combout ;
wire \u4|wraddr[4]~29 ;
wire \u4|wraddr[5]~30_combout ;
wire \u4|wraddr[5]~31 ;
wire \u4|wraddr[6]~32_combout ;
wire \u4|wraddr[6]~33 ;
wire \u4|wraddr[7]~34_combout ;
wire \u4|wraddr[7]~35 ;
wire \u4|wraddr[8]~36_combout ;
wire \u4|wraddr[8]~37 ;
wire \u4|wraddr[9]~38_combout ;
wire \u4|wraddr[9]~39 ;
wire \u4|wraddr[10]~40_combout ;
wire \u4|wraddr[10]~41 ;
wire \u4|wraddr[11]~42_combout ;
wire \u4|wraddr[11]~43 ;
wire \u4|wraddr[12]~44_combout ;
wire \u4|wraddr[12]~45 ;
wire \u4|wraddr[13]~46_combout ;
wire \u4|wraddr[13]~47 ;
wire \u4|wraddr[14]~48_combout ;
wire \u4|wraddr[14]~49 ;
wire \u4|wraddr[15]~50_combout ;
wire \u4|wraddr[15]~51 ;
wire \u4|wraddr[16]~52_combout ;
wire \u4|wraddr[16]~53 ;
wire \u4|wraddr[17]~54_combout ;
wire \Selector0~5_combout ;
wire \Selector3~0_combout ;
wire \u4|wraddr[17]~55 ;
wire \u4|wraddr[18]~56_combout ;
wire \Selector0~9_combout ;
wire \Selector0~10_combout ;
wire \pin_write_sram~input_o ;
wire \Selector1~0_combout ;
wire \Selector0~2_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~3_combout ;
wire \Selector0~4_combout ;
wire \Selector0~6_combout ;
wire \Selector0~12_combout ;
wire \Selector0~11_combout ;
wire \Selector0~13_combout ;
wire \Selector1~1_combout ;
wire \fsmCamera.0001~q ;
wire \time_delay[0]~25_combout ;
wire \time_delay~27_combout ;
wire \time_delay[18]~28_combout ;
wire \time_delay[0]~26 ;
wire \time_delay[1]~29_combout ;
wire \time_delay[1]~30 ;
wire \time_delay[2]~31_combout ;
wire \time_delay[2]~32 ;
wire \time_delay[3]~33_combout ;
wire \time_delay[3]~34 ;
wire \time_delay[4]~35_combout ;
wire \time_delay[4]~36 ;
wire \time_delay[5]~37_combout ;
wire \time_delay[5]~38 ;
wire \time_delay[6]~39_combout ;
wire \time_delay[6]~40 ;
wire \time_delay[7]~41_combout ;
wire \time_delay[7]~42 ;
wire \time_delay[8]~43_combout ;
wire \time_delay[8]~44 ;
wire \time_delay[9]~45_combout ;
wire \time_delay[9]~46 ;
wire \time_delay[10]~47_combout ;
wire \time_delay[10]~48 ;
wire \time_delay[11]~49_combout ;
wire \time_delay[11]~50 ;
wire \time_delay[12]~51_combout ;
wire \time_delay[12]~52 ;
wire \time_delay[13]~53_combout ;
wire \time_delay[13]~54 ;
wire \time_delay[14]~55_combout ;
wire \time_delay[14]~56 ;
wire \time_delay[15]~57_combout ;
wire \time_delay[15]~58 ;
wire \time_delay[16]~59_combout ;
wire \time_delay[16]~60 ;
wire \time_delay[17]~61_combout ;
wire \time_delay[17]~62 ;
wire \time_delay[18]~63_combout ;
wire \time_delay[18]~64 ;
wire \time_delay[19]~65_combout ;
wire \time_delay[19]~66 ;
wire \time_delay[20]~67_combout ;
wire \time_delay[20]~68 ;
wire \time_delay[21]~69_combout ;
wire \time_delay[21]~70 ;
wire \time_delay[22]~71_combout ;
wire \time_delay[22]~72 ;
wire \time_delay[23]~73_combout ;
wire \time_delay[23]~74 ;
wire \time_delay[24]~75_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~4_combout ;
wire \Equal0~7_combout ;
wire \Selector0~8_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \fsmCamera.0010~q ;
wire \Selector3~2_combout ;
wire \Selector3~3_combout ;
wire \Selector3~1_combout ;
wire \Selector3~4_combout ;
wire \fsmCamera.0011~q ;
wire \u3|sram_0|writedata_reg[0]~feeder_combout ;
wire \Selector0~14_combout ;
wire \fsmCamera.0100~0_combout ;
wire \fsmCamera.0100~q ;
wire \Selector5~0_combout ;
wire \write_sram~q ;
wire \write_sram~0_combout ;
wire \u3|sram_0|is_write~q ;
wire \DATA_CAMERA[1]~input_o ;
wire \writedata_sram[1]~feeder_combout ;
wire \u3|sram_0|writedata_reg[1]~feeder_combout ;
wire \DATA_CAMERA[2]~input_o ;
wire \writedata_sram[2]~feeder_combout ;
wire \u3|sram_0|writedata_reg[2]~feeder_combout ;
wire \DATA_CAMERA[3]~input_o ;
wire \u3|sram_0|writedata_reg[3]~feeder_combout ;
wire \DATA_CAMERA[4]~input_o ;
wire \u4|pixel_data[4]~feeder_combout ;
wire \writedata_sram[4]~feeder_combout ;
wire \u3|sram_0|writedata_reg[4]~feeder_combout ;
wire \DATA_CAMERA[5]~input_o ;
wire \u4|pixel_data[5]~feeder_combout ;
wire \writedata_sram[5]~feeder_combout ;
wire \DATA_CAMERA[6]~input_o ;
wire \u4|pixel_data[6]~feeder_combout ;
wire \writedata_sram[6]~feeder_combout ;
wire \u3|sram_0|writedata_reg[6]~feeder_combout ;
wire \DATA_CAMERA[7]~input_o ;
wire \u4|pixel_data[7]~feeder_combout ;
wire \writedata_sram[7]~feeder_combout ;
wire \u3|sram_0|writedata_reg[7]~feeder_combout ;
wire \u4|pixel_data[8]~feeder_combout ;
wire \u4|pixel_data[8]~2_combout ;
wire \writedata_sram[8]~feeder_combout ;
wire \u3|sram_0|writedata_reg[8]~feeder_combout ;
wire \writedata_sram[9]~feeder_combout ;
wire \u3|sram_0|writedata_reg[9]~feeder_combout ;
wire \u4|pixel_data[10]~feeder_combout ;
wire \writedata_sram[10]~feeder_combout ;
wire \u3|sram_0|writedata_reg[10]~feeder_combout ;
wire \u4|pixel_data[11]~feeder_combout ;
wire \writedata_sram[11]~feeder_combout ;
wire \u3|sram_0|writedata_reg[11]~feeder_combout ;
wire \u4|pixel_data[12]~feeder_combout ;
wire \writedata_sram[12]~feeder_combout ;
wire \u3|sram_0|writedata_reg[12]~feeder_combout ;
wire \u4|pixel_data[13]~feeder_combout ;
wire \writedata_sram[13]~feeder_combout ;
wire \u3|sram_0|writedata_reg[13]~feeder_combout ;
wire \u4|pixel_data[14]~feeder_combout ;
wire \writedata_sram[14]~feeder_combout ;
wire \u3|sram_0|writedata_reg[14]~feeder_combout ;
wire \writedata_sram[15]~feeder_combout ;
wire \u3|sram_0|writedata_reg[15]~feeder_combout ;
wire \u2|config_camera|SCLK~2_combout ;
wire \u2|config_camera|SCLK~5_combout ;
wire \u2|config_camera|SCLK~3_combout ;
wire \u2|config_camera|SCLK~4_combout ;
wire \u2|config_camera|SCLK~q ;
wire \u2|config_camera|I2C_SCLK~0_combout ;
wire \u2|config_camera|I2C_SCLK~1_combout ;
wire \u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \u5|H_Cont[0]~11_combout ;
wire \u5|H_Cont[0]~12 ;
wire \u5|H_Cont[1]~13_combout ;
wire \u5|H_Cont[1]~14 ;
wire \u5|H_Cont[2]~15_combout ;
wire \u5|H_Cont[2]~16 ;
wire \u5|H_Cont[3]~17_combout ;
wire \u5|H_Cont[3]~18 ;
wire \u5|H_Cont[4]~19_combout ;
wire \u5|H_Cont[4]~20 ;
wire \u5|H_Cont[5]~21_combout ;
wire \u5|H_Cont[5]~22 ;
wire \u5|H_Cont[6]~23_combout ;
wire \u5|H_Cont[6]~24 ;
wire \u5|H_Cont[7]~25_combout ;
wire \u5|H_Cont[7]~26 ;
wire \u5|H_Cont[8]~27_combout ;
wire \u5|H_Cont[8]~28 ;
wire \u5|H_Cont[9]~29_combout ;
wire \u5|H_Cont[9]~30 ;
wire \u5|H_Cont[10]~31_combout ;
wire \u5|LessThan2~0_combout ;
wire \u5|LessThan2~1_combout ;
wire \u5|LessThan0~2_combout ;
wire \u5|LessThan0~3_combout ;
wire \pin_read_sram~input_o ;
wire \Selector12~7_combout ;
wire \u5|Equal0~1_combout ;
wire \u5|Equal0~2_combout ;
wire \u5|oVGA_HS~0_combout ;
wire \u5|oVGA_HS~q ;
wire \u5|oVGA_HS~clkctrl_outclk ;
wire \u5|V_Cont[0]~11_combout ;
wire \u5|V_Cont[4]~20 ;
wire \u5|V_Cont[5]~21_combout ;
wire \u5|V_Cont[5]~22 ;
wire \u5|V_Cont[6]~23_combout ;
wire \u5|V_Cont[6]~24 ;
wire \u5|V_Cont[7]~25_combout ;
wire \u5|V_Cont[7]~26 ;
wire \u5|V_Cont[8]~27_combout ;
wire \u5|V_Cont[8]~28 ;
wire \u5|V_Cont[9]~29_combout ;
wire \u5|V_Cont[9]~30 ;
wire \u5|V_Cont[10]~31_combout ;
wire \u5|LessThan3~0_combout ;
wire \u5|LessThan3~1_combout ;
wire \u5|V_Cont[0]~12 ;
wire \u5|V_Cont[1]~13_combout ;
wire \u5|V_Cont[1]~14 ;
wire \u5|V_Cont[2]~15_combout ;
wire \u5|V_Cont[2]~16 ;
wire \u5|V_Cont[3]~17_combout ;
wire \u5|V_Cont[3]~18 ;
wire \u5|V_Cont[4]~19_combout ;
wire \u5|LessThan1~2_combout ;
wire \u5|LessThan1~3_combout ;
wire \u5|LessThan1~0_combout ;
wire \u5|LessThan1~1_combout ;
wire \u5|Add3~1 ;
wire \u5|Add3~4 ;
wire \u5|Add3~7 ;
wire \u5|Add3~9_combout ;
wire \u5|Add3~11_combout ;
wire \u5|Add3~10 ;
wire \u5|Add3~13 ;
wire \u5|Add3~15_combout ;
wire \u5|Add3~17_combout ;
wire \u5|Add3~12_combout ;
wire \u5|Add3~14_combout ;
wire \u5|Add3~6_combout ;
wire \u5|Add3~8_combout ;
wire \u5|Add3~3_combout ;
wire \u5|Add3~5_combout ;
wire \u5|Add3~0_combout ;
wire \u5|Add3~2_combout ;
wire \u5|Add0~1 ;
wire \u5|Add0~3 ;
wire \u5|Add0~5 ;
wire \u5|Add0~6_combout ;
wire \u5|Add0~4_combout ;
wire \u5|Add0~2_combout ;
wire \u5|Equal0~0_combout ;
wire \u5|Add2~1 ;
wire \u5|Add2~3 ;
wire \u5|Add2~5 ;
wire \u5|Add2~8 ;
wire \u5|Add2~11 ;
wire \u5|Add2~13_combout ;
wire \u5|Add2~15_combout ;
wire \u5|Add0~0_combout ;
wire \u5|Add2~10_combout ;
wire \u5|Add2~12_combout ;
wire \u5|Add2~7_combout ;
wire \u5|Add2~9_combout ;
wire \u5|Add2~4_combout ;
wire \u5|Add2~6_combout ;
wire \u5|Add1~1 ;
wire \u5|Add1~3 ;
wire \u5|Add1~5 ;
wire \u5|Add1~7 ;
wire \u5|Add1~9 ;
wire \u5|Add1~10_combout ;
wire \u5|Add1~6_combout ;
wire \u5|Add1~8_combout ;
wire \u5|Add3~16 ;
wire \u5|Add3~18_combout ;
wire \u5|Add3~20_combout ;
wire \u5|Add0~7 ;
wire \u5|Add0~8_combout ;
wire \u5|Add1~11 ;
wire \u5|Add1~12_combout ;
wire \Selector12~0_combout ;
wire \u5|Add3~19 ;
wire \u5|Add3~22 ;
wire \u5|Add3~25 ;
wire \u5|Add3~27_combout ;
wire \u5|Add3~29_combout ;
wire \u5|Add3~24_combout ;
wire \u5|Add3~26_combout ;
wire \u5|Add3~28 ;
wire \u5|Add3~30_combout ;
wire \u5|Add3~32_combout ;
wire \u5|Add3~21_combout ;
wire \u5|Add3~23_combout ;
wire \u5|Add0~9 ;
wire \u5|Add0~11 ;
wire \u5|Add0~13 ;
wire \u5|Add0~15 ;
wire \u5|Add0~17 ;
wire \u5|Add0~18_combout ;
wire \u5|Add0~16_combout ;
wire \u5|Add0~14_combout ;
wire \u5|Add0~12_combout ;
wire \u5|Add0~10_combout ;
wire \u5|Add1~13 ;
wire \u5|Add1~15 ;
wire \u5|Add1~17 ;
wire \u5|Add1~19 ;
wire \u5|Add1~21 ;
wire \u5|Add1~22_combout ;
wire \Selector12~3_combout ;
wire \u5|Add2~0_combout ;
wire \Selector12~4_combout ;
wire \u5|Add2~2_combout ;
wire \u5|Add2~16_combout ;
wire \u5|Add1~0_combout ;
wire \time_delay_vga[0]~25_combout ;
wire \time_delay_vga~27_combout ;
wire \time_delay_vga[1]~28_combout ;
wire \time_delay_vga[0]~26 ;
wire \time_delay_vga[1]~29_combout ;
wire \time_delay_vga[1]~30 ;
wire \time_delay_vga[2]~31_combout ;
wire \time_delay_vga[2]~32 ;
wire \time_delay_vga[3]~33_combout ;
wire \time_delay_vga[3]~34 ;
wire \time_delay_vga[4]~35_combout ;
wire \time_delay_vga[4]~36 ;
wire \time_delay_vga[5]~37_combout ;
wire \time_delay_vga[5]~38 ;
wire \time_delay_vga[6]~39_combout ;
wire \time_delay_vga[6]~40 ;
wire \time_delay_vga[7]~41_combout ;
wire \time_delay_vga[7]~42 ;
wire \time_delay_vga[8]~43_combout ;
wire \time_delay_vga[8]~44 ;
wire \time_delay_vga[9]~45_combout ;
wire \time_delay_vga[9]~46 ;
wire \time_delay_vga[10]~47_combout ;
wire \time_delay_vga[10]~48 ;
wire \time_delay_vga[11]~49_combout ;
wire \time_delay_vga[11]~50 ;
wire \time_delay_vga[12]~51_combout ;
wire \time_delay_vga[12]~52 ;
wire \time_delay_vga[13]~53_combout ;
wire \time_delay_vga[13]~54 ;
wire \time_delay_vga[14]~55_combout ;
wire \time_delay_vga[14]~56 ;
wire \time_delay_vga[15]~57_combout ;
wire \time_delay_vga[15]~58 ;
wire \time_delay_vga[16]~59_combout ;
wire \time_delay_vga[16]~60 ;
wire \time_delay_vga[17]~61_combout ;
wire \time_delay_vga[17]~62 ;
wire \time_delay_vga[18]~63_combout ;
wire \time_delay_vga[18]~64 ;
wire \time_delay_vga[19]~65_combout ;
wire \time_delay_vga[19]~66 ;
wire \time_delay_vga[20]~67_combout ;
wire \time_delay_vga[20]~68 ;
wire \time_delay_vga[21]~69_combout ;
wire \time_delay_vga[21]~70 ;
wire \time_delay_vga[22]~71_combout ;
wire \time_delay_vga[22]~72 ;
wire \time_delay_vga[23]~73_combout ;
wire \time_delay_vga[23]~74 ;
wire \time_delay_vga[24]~75_combout ;
wire \Equal2~5_combout ;
wire \Equal2~6_combout ;
wire \Equal2~3_combout ;
wire \Equal2~1_combout ;
wire \Equal2~2_combout ;
wire \Equal2~0_combout ;
wire \Equal2~4_combout ;
wire \Equal2~7_combout ;
wire \Selector11~0_combout ;
wire \u5|Add1~20_combout ;
wire \u5|Add1~18_combout ;
wire \u5|Add1~16_combout ;
wire \u5|Add1~14_combout ;
wire \Selector12~8_combout ;
wire \Selector12~9_combout ;
wire \Selector12~10_combout ;
wire \Selector11~1_combout ;
wire \fsmVGA.0010~q ;
wire \u5|Add1~4_combout ;
wire \u5|Add1~2_combout ;
wire \Selector12~2_combout ;
wire \Selector12~5_combout ;
wire \Selector12~1_combout ;
wire \Selector12~6_combout ;
wire \Selector10~1_combout ;
wire \fsmVGA.0001~q ;
wire \Selector10~0_combout ;
wire \fsmVGA.0011~0_combout ;
wire \fsmVGA.0011~q ;
wire \address_sram~0_combout ;
wire \address_sram[18]~1_combout ;
wire \u3|sram_0|SRAM_ADDR[0]~feeder_combout ;
wire \address_sram~2_combout ;
wire \u3|sram_0|SRAM_ADDR[1]~feeder_combout ;
wire \address_sram~3_combout ;
wire \u3|sram_0|SRAM_ADDR[2]~feeder_combout ;
wire \address_sram~4_combout ;
wire \address_sram~5_combout ;
wire \address_sram~6_combout ;
wire \address_sram~7_combout ;
wire \u3|sram_0|SRAM_ADDR[6]~feeder_combout ;
wire \address_sram~8_combout ;
wire \u3|sram_0|SRAM_ADDR[7]~feeder_combout ;
wire \address_sram~9_combout ;
wire \u3|sram_0|SRAM_ADDR[8]~feeder_combout ;
wire \address_sram~10_combout ;
wire \u3|sram_0|SRAM_ADDR[9]~feeder_combout ;
wire \address_sram~11_combout ;
wire \u3|sram_0|SRAM_ADDR[10]~feeder_combout ;
wire \address_sram~12_combout ;
wire \u3|sram_0|SRAM_ADDR[11]~feeder_combout ;
wire \address_sram~13_combout ;
wire \u3|sram_0|SRAM_ADDR[12]~feeder_combout ;
wire \address_sram~14_combout ;
wire \u3|sram_0|SRAM_ADDR[13]~feeder_combout ;
wire \address_sram~15_combout ;
wire \u3|sram_0|SRAM_ADDR[14]~feeder_combout ;
wire \address_sram~16_combout ;
wire \u3|sram_0|SRAM_ADDR[15]~feeder_combout ;
wire \address_sram~17_combout ;
wire \u3|sram_0|SRAM_ADDR[16]~feeder_combout ;
wire \address_sram~18_combout ;
wire \u3|sram_0|SRAM_ADDR[17]~feeder_combout ;
wire \address_sram~19_combout ;
wire \Selector7~0_combout ;
wire \u3|sram_0|SRAM_LB_N~0_combout ;
wire \u3|sram_0|SRAM_LB_N~q ;
wire \u3|sram_0|SRAM_UB_N~0_combout ;
wire \u3|sram_0|SRAM_UB_N~q ;
wire \u3|sram_0|SRAM_WE_N~0_combout ;
wire \u3|sram_0|SRAM_WE_N~q ;
wire \u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \SRAM_DQ[11]~input_o ;
wire \u3|sram_0|readdata[11]~feeder_combout ;
wire \SRAM_DQ[12]~input_o ;
wire \u3|sram_0|readdata[12]~feeder_combout ;
wire \SRAM_DQ[13]~input_o ;
wire \u3|sram_0|readdata[13]~feeder_combout ;
wire \SRAM_DQ[14]~input_o ;
wire \u3|sram_0|readdata[14]~feeder_combout ;
wire \SRAM_DQ[15]~input_o ;
wire \u3|sram_0|readdata[15]~feeder_combout ;
wire \SRAM_DQ[5]~input_o ;
wire \u3|sram_0|readdata[5]~feeder_combout ;
wire \SRAM_DQ[6]~input_o ;
wire \u3|sram_0|readdata[6]~feeder_combout ;
wire \SRAM_DQ[7]~input_o ;
wire \u3|sram_0|readdata[7]~feeder_combout ;
wire \SRAM_DQ[8]~input_o ;
wire \u3|sram_0|readdata[8]~feeder_combout ;
wire \SRAM_DQ[9]~input_o ;
wire \u3|sram_0|readdata[9]~feeder_combout ;
wire \SRAM_DQ[10]~input_o ;
wire \u3|sram_0|readdata[10]~feeder_combout ;
wire \SRAM_DQ[0]~input_o ;
wire \u3|sram_0|readdata[0]~feeder_combout ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \u3|sram_0|readdata[2]~feeder_combout ;
wire \SRAM_DQ[3]~input_o ;
wire \u3|sram_0|readdata[3]~feeder_combout ;
wire \SRAM_DQ[4]~input_o ;
wire \u3|sram_0|readdata[4]~feeder_combout ;
wire \u5|oVGA_BLANK~0_combout ;
wire \u5|oVGA_VS~0_combout ;
wire \u5|oVGA_VS~1_combout ;
wire \u5|oVGA_VS~2_combout ;
wire \u5|oVGA_VS~q ;
wire \Selector8~0_combout ;
wire \led_g0~reg0_q ;
wire [5:0] \u2|config_camera|SD_COUNTER ;
wire [4:0] \u1|altpll_component|auto_generated|wire_pll1_clk ;
wire [24:0] time_delay;
wire [10:0] \u5|H_Cont ;
wire [6:0] \u2|index ;
wire [24:0] time_delay_vga;
wire [10:0] \u5|V_Cont ;
wire [1:0] byteenable_sram;
wire [18:0] \u4|wraddr ;
wire [23:0] \u2|config_camera|SD ;
wire [19:0] \u3|sram_0|SRAM_ADDR ;
wire [15:0] \u3|sram_0|readdata ;
wire [15:0] \u3|sram_0|writedata_reg ;
wire [18:0] address_sram;
wire [15:0] writedata_sram;
wire [15:0] \u4|pixel_data ;

wire [4:0] \u1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \u1|altpll_component|auto_generated|wire_pll1_clk [0] = \u1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [1] = \u1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [2] = \u1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [3] = \u1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u1|altpll_component|auto_generated|wire_pll1_clk [4] = \u1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u2|config_camera|SD [0] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u2|config_camera|SD [1] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u2|config_camera|SD [2] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u2|config_camera|SD [3] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u2|config_camera|SD [4] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u2|config_camera|SD [5] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u2|config_camera|SD [6] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u2|config_camera|SD [7] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u2|config_camera|SD [8] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \u2|config_camera|SD [9] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u2|config_camera|SD [10] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u2|config_camera|SD [11] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u2|config_camera|SD [12] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u2|config_camera|SD [13] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u2|config_camera|SD [14] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u2|config_camera|SD [15] = \u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \pin_scl~output (
	.i(\u2|config_camera|I2C_SCLK~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_scl),
	.obar());
// synopsys translate_off
defparam \pin_scl~output .bus_hold = "false";
defparam \pin_scl~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(\u3|sram_0|SRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(\u3|sram_0|SRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(\u3|sram_0|SRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(\u3|sram_0|SRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(\u3|sram_0|SRAM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(\u3|sram_0|SRAM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(\u3|sram_0|SRAM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(\u3|sram_0|SRAM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(\u3|sram_0|SRAM_ADDR [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(\u3|sram_0|SRAM_ADDR [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(\u3|sram_0|SRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(\u3|sram_0|SRAM_ADDR [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(\u3|sram_0|SRAM_ADDR [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(\u3|sram_0|SRAM_ADDR [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(\u3|sram_0|SRAM_ADDR [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(\u3|sram_0|SRAM_ADDR [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(\u3|sram_0|SRAM_ADDR [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[16]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(\u3|sram_0|SRAM_ADDR [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[17]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(\u3|sram_0|SRAM_ADDR [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[18]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_ADDR[19]),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(\u3|sram_0|SRAM_LB_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_LB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(\u3|sram_0|SRAM_UB_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_UB_N),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_CE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_OE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(\u3|sram_0|SRAM_WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \XCLK_CAMERA~output (
	.i(\u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(XCLK_CAMERA),
	.obar());
// synopsys translate_off
defparam \XCLK_CAMERA~output .bus_hold = "false";
defparam \XCLK_CAMERA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \pin_r[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[0]),
	.obar());
// synopsys translate_off
defparam \pin_r[0]~output .bus_hold = "false";
defparam \pin_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \pin_r[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[1]),
	.obar());
// synopsys translate_off
defparam \pin_r[1]~output .bus_hold = "false";
defparam \pin_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \pin_r[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[2]),
	.obar());
// synopsys translate_off
defparam \pin_r[2]~output .bus_hold = "false";
defparam \pin_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \pin_r[3]~output (
	.i(\u3|sram_0|readdata [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[3]),
	.obar());
// synopsys translate_off
defparam \pin_r[3]~output .bus_hold = "false";
defparam \pin_r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \pin_r[4]~output (
	.i(\u3|sram_0|readdata [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[4]),
	.obar());
// synopsys translate_off
defparam \pin_r[4]~output .bus_hold = "false";
defparam \pin_r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \pin_r[5]~output (
	.i(\u3|sram_0|readdata [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[5]),
	.obar());
// synopsys translate_off
defparam \pin_r[5]~output .bus_hold = "false";
defparam \pin_r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \pin_r[6]~output (
	.i(\u3|sram_0|readdata [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[6]),
	.obar());
// synopsys translate_off
defparam \pin_r[6]~output .bus_hold = "false";
defparam \pin_r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \pin_r[7]~output (
	.i(\u3|sram_0|readdata [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_r[7]),
	.obar());
// synopsys translate_off
defparam \pin_r[7]~output .bus_hold = "false";
defparam \pin_r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \pin_g[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[0]),
	.obar());
// synopsys translate_off
defparam \pin_g[0]~output .bus_hold = "false";
defparam \pin_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \pin_g[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[1]),
	.obar());
// synopsys translate_off
defparam \pin_g[1]~output .bus_hold = "false";
defparam \pin_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \pin_g[2]~output (
	.i(\u3|sram_0|readdata [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[2]),
	.obar());
// synopsys translate_off
defparam \pin_g[2]~output .bus_hold = "false";
defparam \pin_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \pin_g[3]~output (
	.i(\u3|sram_0|readdata [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[3]),
	.obar());
// synopsys translate_off
defparam \pin_g[3]~output .bus_hold = "false";
defparam \pin_g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \pin_g[4]~output (
	.i(\u3|sram_0|readdata [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[4]),
	.obar());
// synopsys translate_off
defparam \pin_g[4]~output .bus_hold = "false";
defparam \pin_g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \pin_g[5]~output (
	.i(\u3|sram_0|readdata [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[5]),
	.obar());
// synopsys translate_off
defparam \pin_g[5]~output .bus_hold = "false";
defparam \pin_g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \pin_g[6]~output (
	.i(\u3|sram_0|readdata [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[6]),
	.obar());
// synopsys translate_off
defparam \pin_g[6]~output .bus_hold = "false";
defparam \pin_g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \pin_g[7]~output (
	.i(\u3|sram_0|readdata [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_g[7]),
	.obar());
// synopsys translate_off
defparam \pin_g[7]~output .bus_hold = "false";
defparam \pin_g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \pin_b[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[0]),
	.obar());
// synopsys translate_off
defparam \pin_b[0]~output .bus_hold = "false";
defparam \pin_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \pin_b[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[1]),
	.obar());
// synopsys translate_off
defparam \pin_b[1]~output .bus_hold = "false";
defparam \pin_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \pin_b[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[2]),
	.obar());
// synopsys translate_off
defparam \pin_b[2]~output .bus_hold = "false";
defparam \pin_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \pin_b[3]~output (
	.i(\u3|sram_0|readdata [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[3]),
	.obar());
// synopsys translate_off
defparam \pin_b[3]~output .bus_hold = "false";
defparam \pin_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \pin_b[4]~output (
	.i(\u3|sram_0|readdata [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[4]),
	.obar());
// synopsys translate_off
defparam \pin_b[4]~output .bus_hold = "false";
defparam \pin_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \pin_b[5]~output (
	.i(\u3|sram_0|readdata [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[5]),
	.obar());
// synopsys translate_off
defparam \pin_b[5]~output .bus_hold = "false";
defparam \pin_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \pin_b[6]~output (
	.i(\u3|sram_0|readdata [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[6]),
	.obar());
// synopsys translate_off
defparam \pin_b[6]~output .bus_hold = "false";
defparam \pin_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \pin_b[7]~output (
	.i(\u3|sram_0|readdata [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_b[7]),
	.obar());
// synopsys translate_off
defparam \pin_b[7]~output .bus_hold = "false";
defparam \pin_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \pin_vga_clock~output (
	.i(!\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_vga_clock),
	.obar());
// synopsys translate_off
defparam \pin_vga_clock~output .bus_hold = "false";
defparam \pin_vga_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \pin_sync~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_sync),
	.obar());
// synopsys translate_off
defparam \pin_sync~output .bus_hold = "false";
defparam \pin_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \pin_bank~output (
	.i(!\u5|oVGA_BLANK~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_bank),
	.obar());
// synopsys translate_off
defparam \pin_bank~output .bus_hold = "false";
defparam \pin_bank~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \pin_hs~output (
	.i(!\u5|oVGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_hs),
	.obar());
// synopsys translate_off
defparam \pin_hs~output .bus_hold = "false";
defparam \pin_hs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \pin_vs~output (
	.i(!\u5|oVGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_vs),
	.obar());
// synopsys translate_off
defparam \pin_vs~output .bus_hold = "false";
defparam \pin_vs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \led_test[0]~output (
	.i(address_sram[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[0]),
	.obar());
// synopsys translate_off
defparam \led_test[0]~output .bus_hold = "false";
defparam \led_test[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \led_test[1]~output (
	.i(address_sram[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[1]),
	.obar());
// synopsys translate_off
defparam \led_test[1]~output .bus_hold = "false";
defparam \led_test[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \led_test[2]~output (
	.i(address_sram[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[2]),
	.obar());
// synopsys translate_off
defparam \led_test[2]~output .bus_hold = "false";
defparam \led_test[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \led_test[3]~output (
	.i(address_sram[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[3]),
	.obar());
// synopsys translate_off
defparam \led_test[3]~output .bus_hold = "false";
defparam \led_test[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \led_test[4]~output (
	.i(address_sram[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[4]),
	.obar());
// synopsys translate_off
defparam \led_test[4]~output .bus_hold = "false";
defparam \led_test[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \led_test[5]~output (
	.i(address_sram[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[5]),
	.obar());
// synopsys translate_off
defparam \led_test[5]~output .bus_hold = "false";
defparam \led_test[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \led_test[6]~output (
	.i(address_sram[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[6]),
	.obar());
// synopsys translate_off
defparam \led_test[6]~output .bus_hold = "false";
defparam \led_test[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \led_test[7]~output (
	.i(address_sram[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[7]),
	.obar());
// synopsys translate_off
defparam \led_test[7]~output .bus_hold = "false";
defparam \led_test[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \led_test[8]~output (
	.i(address_sram[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[8]),
	.obar());
// synopsys translate_off
defparam \led_test[8]~output .bus_hold = "false";
defparam \led_test[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \led_test[9]~output (
	.i(address_sram[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[9]),
	.obar());
// synopsys translate_off
defparam \led_test[9]~output .bus_hold = "false";
defparam \led_test[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \led_test[10]~output (
	.i(address_sram[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[10]),
	.obar());
// synopsys translate_off
defparam \led_test[10]~output .bus_hold = "false";
defparam \led_test[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \led_test[11]~output (
	.i(address_sram[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[11]),
	.obar());
// synopsys translate_off
defparam \led_test[11]~output .bus_hold = "false";
defparam \led_test[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \led_test[12]~output (
	.i(address_sram[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[12]),
	.obar());
// synopsys translate_off
defparam \led_test[12]~output .bus_hold = "false";
defparam \led_test[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \led_test[13]~output (
	.i(address_sram[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[13]),
	.obar());
// synopsys translate_off
defparam \led_test[13]~output .bus_hold = "false";
defparam \led_test[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \led_test[14]~output (
	.i(address_sram[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[14]),
	.obar());
// synopsys translate_off
defparam \led_test[14]~output .bus_hold = "false";
defparam \led_test[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \led_test[15]~output (
	.i(address_sram[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[15]),
	.obar());
// synopsys translate_off
defparam \led_test[15]~output .bus_hold = "false";
defparam \led_test[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \led_test[16]~output (
	.i(address_sram[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[16]),
	.obar());
// synopsys translate_off
defparam \led_test[16]~output .bus_hold = "false";
defparam \led_test[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \led_test[17]~output (
	.i(address_sram[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[17]),
	.obar());
// synopsys translate_off
defparam \led_test[17]~output .bus_hold = "false";
defparam \led_test[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \led_test[18]~output (
	.i(address_sram[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_test[18]),
	.obar());
// synopsys translate_off
defparam \led_test[18]~output .bus_hold = "false";
defparam \led_test[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \led_g0~output (
	.i(\led_g0~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_g0),
	.obar());
// synopsys translate_off
defparam \led_g0~output .bus_hold = "false";
defparam \led_g0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \pin_sda~output (
	.i(!\u2|config_camera|SDO~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_sda),
	.obar());
// synopsys translate_off
defparam \pin_sda~output .bus_hold = "false";
defparam \pin_sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(\u3|sram_0|writedata_reg [0]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(\u3|sram_0|writedata_reg [1]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(\u3|sram_0|writedata_reg [2]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(\u3|sram_0|writedata_reg [3]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(\u3|sram_0|writedata_reg [4]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(\u3|sram_0|writedata_reg [5]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(\u3|sram_0|writedata_reg [6]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(\u3|sram_0|writedata_reg [7]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(\u3|sram_0|writedata_reg [8]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(\u3|sram_0|writedata_reg [9]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(\u3|sram_0|writedata_reg [10]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(\u3|sram_0|writedata_reg [11]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(\u3|sram_0|writedata_reg [12]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(\u3|sram_0|writedata_reg [13]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(\u3|sram_0|writedata_reg [14]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(\u3|sram_0|writedata_reg [15]),
	.oe(\u3|sram_0|is_write~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock_50mhz~input (
	.i(clock_50mhz),
	.ibar(gnd),
	.o(\clock_50mhz~input_o ));
// synopsys translate_off
defparam \clock_50mhz~input .bus_hold = "false";
defparam \clock_50mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clock_50mhz~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u1|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \u1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \u1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_high = 13;
defparam \u1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \u1|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \u1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c2_high = 12;
defparam \u1|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c2_low = 12;
defparam \u1|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \u1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c3_high = 6;
defparam \u1|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c3_low = 6;
defparam \u1|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \u1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u1|altpll_component|auto_generated|pll1 .c4_high = 250;
defparam \u1|altpll_component|auto_generated|pll1 .c4_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .c4_low = 250;
defparam \u1|altpll_component|auto_generated|pll1 .c4_mode = "even";
defparam \u1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "on";
defparam \u1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u1|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \u1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \u1|altpll_component|auto_generated|pll1 .clk1_divide_by = 25;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 12;
defparam \u1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \u1|altpll_component|auto_generated|pll1 .clk2_divide_by = 2;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk3_counter = "c4";
defparam \u1|altpll_component|auto_generated|pll1 .clk3_divide_by = 500;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 1;
defparam \u1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u1|altpll_component|auto_generated|pll1 .m = 12;
defparam \u1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u1|altpll_component|auto_generated|pll1 .n = 1;
defparam \u1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \u1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N20
cycloneive_lcell_comb \u2|config_camera|SD_COUNTER[0]~7 (
// Equation(s):
// \u2|config_camera|SD_COUNTER[0]~7_combout  = !\u2|config_camera|SD_COUNTER [0]
// \u2|config_camera|SD_COUNTER[0]~8  = CARRY(!\u2|config_camera|SD_COUNTER [0])

	.dataa(gnd),
	.datab(\u2|config_camera|SD_COUNTER [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|config_camera|SD_COUNTER[0]~7_combout ),
	.cout(\u2|config_camera|SD_COUNTER[0]~8 ));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[0]~7 .lut_mask = 16'h3333;
defparam \u2|config_camera|SD_COUNTER[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \pin_reset~input (
	.i(pin_reset),
	.ibar(gnd),
	.o(\pin_reset~input_o ));
// synopsys translate_off
defparam \pin_reset~input .bus_hold = "false";
defparam \pin_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N28
cycloneive_lcell_comb \u2|config_camera|Mux0~0 (
// Equation(s):
// \u2|config_camera|Mux0~0_combout  = (\u2|config_camera|SD_COUNTER [0] & \u2|config_camera|SD_COUNTER [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~0 .lut_mask = 16'hF000;
defparam \u2|config_camera|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N6
cycloneive_lcell_comb \u2|config_camera|END~5 (
// Equation(s):
// \u2|config_camera|END~5_combout  = (\u2|config_camera|SD_COUNTER [2] & (\u2|config_camera|Mux0~0_combout  & (\u2|config_camera|SD_COUNTER [3] & \u2|config_camera|SD_COUNTER [4])))

	.dataa(\u2|config_camera|SD_COUNTER [2]),
	.datab(\u2|config_camera|Mux0~0_combout ),
	.datac(\u2|config_camera|SD_COUNTER [3]),
	.datad(\u2|config_camera|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u2|config_camera|END~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|END~5 .lut_mask = 16'h8000;
defparam \u2|config_camera|END~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N4
cycloneive_lcell_comb \u2|config_camera|END~4 (
// Equation(s):
// \u2|config_camera|END~4_combout  = (\u2|config_camera|END~5_combout  & ((\u2|config_camera|SD_COUNTER [5]))) # (!\u2|config_camera|END~5_combout  & (\u2|config_camera|END~q ))

	.dataa(\u2|config_camera|END~5_combout ),
	.datab(gnd),
	.datac(\u2|config_camera|END~q ),
	.datad(\u2|config_camera|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\u2|config_camera|END~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|END~4 .lut_mask = 16'hFA50;
defparam \u2|config_camera|END~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y34_N5
dffeas \u2|config_camera|END (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|END~4_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|END .is_wysiwyg = "true";
defparam \u2|config_camera|END .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \bt_config~input (
	.i(bt_config),
	.ibar(gnd),
	.o(\bt_config~input_o ));
// synopsys translate_off
defparam \bt_config~input .bus_hold = "false";
defparam \bt_config~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N30
cycloneive_lcell_comb \u2|always0~0 (
// Equation(s):
// \u2|always0~0_combout  = (\bt_config~input_o ) # (!\u2|config_camera|END~q )

	.dataa(\u2|config_camera|END~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\bt_config~input_o ),
	.cin(gnd),
	.combout(\u2|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|always0~0 .lut_mask = 16'hFF55;
defparam \u2|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N12
cycloneive_lcell_comb \u2|index[0]~19 (
// Equation(s):
// \u2|index[0]~19_combout  = \u2|index [0] $ (((!\u2|config_camera|END~q  & \u2|stt.00100~q )))

	.dataa(gnd),
	.datab(\u2|config_camera|END~q ),
	.datac(\u2|index [0]),
	.datad(\u2|stt.00100~q ),
	.cin(gnd),
	.combout(\u2|index[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u2|index[0]~19 .lut_mask = 16'hC3F0;
defparam \u2|index[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y34_N13
dffeas \u2|index[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|index[0]~19_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|index[0] .is_wysiwyg = "true";
defparam \u2|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N14
cycloneive_lcell_comb \u2|index[1]~7 (
// Equation(s):
// \u2|index[1]~7_combout  = (\u2|index [0] & (\u2|index [1] $ (VCC))) # (!\u2|index [0] & (\u2|index [1] & VCC))
// \u2|index[1]~8  = CARRY((\u2|index [0] & \u2|index [1]))

	.dataa(\u2|index [0]),
	.datab(\u2|index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u2|index[1]~7_combout ),
	.cout(\u2|index[1]~8 ));
// synopsys translate_off
defparam \u2|index[1]~7 .lut_mask = 16'h6688;
defparam \u2|index[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y34_N15
dffeas \u2|index[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|index[1]~7_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|index[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|index[1] .is_wysiwyg = "true";
defparam \u2|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N16
cycloneive_lcell_comb \u2|index[2]~9 (
// Equation(s):
// \u2|index[2]~9_combout  = (\u2|index [2] & (!\u2|index[1]~8 )) # (!\u2|index [2] & ((\u2|index[1]~8 ) # (GND)))
// \u2|index[2]~10  = CARRY((!\u2|index[1]~8 ) # (!\u2|index [2]))

	.dataa(gnd),
	.datab(\u2|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|index[1]~8 ),
	.combout(\u2|index[2]~9_combout ),
	.cout(\u2|index[2]~10 ));
// synopsys translate_off
defparam \u2|index[2]~9 .lut_mask = 16'h3C3F;
defparam \u2|index[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y34_N17
dffeas \u2|index[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|index[2]~9_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|index[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|index[2] .is_wysiwyg = "true";
defparam \u2|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N18
cycloneive_lcell_comb \u2|index[3]~11 (
// Equation(s):
// \u2|index[3]~11_combout  = (\u2|index [3] & (\u2|index[2]~10  $ (GND))) # (!\u2|index [3] & (!\u2|index[2]~10  & VCC))
// \u2|index[3]~12  = CARRY((\u2|index [3] & !\u2|index[2]~10 ))

	.dataa(gnd),
	.datab(\u2|index [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|index[2]~10 ),
	.combout(\u2|index[3]~11_combout ),
	.cout(\u2|index[3]~12 ));
// synopsys translate_off
defparam \u2|index[3]~11 .lut_mask = 16'hC30C;
defparam \u2|index[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y34_N19
dffeas \u2|index[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|index[3]~11_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|index[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|index[3] .is_wysiwyg = "true";
defparam \u2|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N10
cycloneive_lcell_comb \u2|LessThan0~0 (
// Equation(s):
// \u2|LessThan0~0_combout  = (\u2|index [3] & ((\u2|index [2]) # ((\u2|index [0] & \u2|index [1]))))

	.dataa(\u2|index [0]),
	.datab(\u2|index [2]),
	.datac(\u2|index [1]),
	.datad(\u2|index [3]),
	.cin(gnd),
	.combout(\u2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|LessThan0~0 .lut_mask = 16'hEC00;
defparam \u2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N20
cycloneive_lcell_comb \u2|index[4]~13 (
// Equation(s):
// \u2|index[4]~13_combout  = (\u2|index [4] & (!\u2|index[3]~12 )) # (!\u2|index [4] & ((\u2|index[3]~12 ) # (GND)))
// \u2|index[4]~14  = CARRY((!\u2|index[3]~12 ) # (!\u2|index [4]))

	.dataa(gnd),
	.datab(\u2|index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|index[3]~12 ),
	.combout(\u2|index[4]~13_combout ),
	.cout(\u2|index[4]~14 ));
// synopsys translate_off
defparam \u2|index[4]~13 .lut_mask = 16'h3C3F;
defparam \u2|index[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y34_N21
dffeas \u2|index[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|index[4]~13_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|index[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|index[4] .is_wysiwyg = "true";
defparam \u2|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N22
cycloneive_lcell_comb \u2|index[5]~15 (
// Equation(s):
// \u2|index[5]~15_combout  = (\u2|index [5] & (\u2|index[4]~14  $ (GND))) # (!\u2|index [5] & (!\u2|index[4]~14  & VCC))
// \u2|index[5]~16  = CARRY((\u2|index [5] & !\u2|index[4]~14 ))

	.dataa(\u2|index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|index[4]~14 ),
	.combout(\u2|index[5]~15_combout ),
	.cout(\u2|index[5]~16 ));
// synopsys translate_off
defparam \u2|index[5]~15 .lut_mask = 16'hA50A;
defparam \u2|index[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y34_N23
dffeas \u2|index[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|index[5]~15_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|index[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|index[5] .is_wysiwyg = "true";
defparam \u2|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N24
cycloneive_lcell_comb \u2|index[6]~17 (
// Equation(s):
// \u2|index[6]~17_combout  = \u2|index [6] $ (\u2|index[5]~16 )

	.dataa(gnd),
	.datab(\u2|index [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|index[5]~16 ),
	.combout(\u2|index[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u2|index[6]~17 .lut_mask = 16'h3C3C;
defparam \u2|index[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y34_N25
dffeas \u2|index[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|index[6]~17_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|index[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|index[6] .is_wysiwyg = "true";
defparam \u2|index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N28
cycloneive_lcell_comb \u2|stt~35 (
// Equation(s):
// \u2|stt~35_combout  = (\u2|index [6] & ((\u2|LessThan0~0_combout ) # ((\u2|index [4]) # (\u2|index [5]))))

	.dataa(\u2|LessThan0~0_combout ),
	.datab(\u2|index [4]),
	.datac(\u2|index [5]),
	.datad(\u2|index [6]),
	.cin(gnd),
	.combout(\u2|stt~35_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~35 .lut_mask = 16'hFE00;
defparam \u2|stt~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N2
cycloneive_lcell_comb \u2|stt~39 (
// Equation(s):
// \u2|stt~39_combout  = (\u2|config_camera|END~q  & (((!\u2|stt~35_combout  & \u2|stt.00101~q )) # (!\bt_config~input_o ))) # (!\u2|config_camera|END~q  & (!\u2|stt~35_combout  & (\u2|stt.00101~q )))

	.dataa(\u2|config_camera|END~q ),
	.datab(\u2|stt~35_combout ),
	.datac(\u2|stt.00101~q ),
	.datad(\bt_config~input_o ),
	.cin(gnd),
	.combout(\u2|stt~39_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~39 .lut_mask = 16'h30BA;
defparam \u2|stt~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N3
dffeas \u2|stt.00000 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|stt~39_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|stt.00000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|stt.00000 .is_wysiwyg = "true";
defparam \u2|stt.00000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N16
cycloneive_lcell_comb \u2|stt.11111~0 (
// Equation(s):
// \u2|stt.11111~0_combout  = (\u2|stt.11111~q ) # ((\u2|stt.00011~q ) # ((\u2|stt.00101~q ) # (\u2|stt.00010~q )))

	.dataa(\u2|stt.11111~q ),
	.datab(\u2|stt.00011~q ),
	.datac(\u2|stt.00101~q ),
	.datad(\u2|stt.00010~q ),
	.cin(gnd),
	.combout(\u2|stt.11111~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt.11111~0 .lut_mask = 16'hFFFE;
defparam \u2|stt.11111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N22
cycloneive_lcell_comb \u2|stt~34 (
// Equation(s):
// \u2|stt~34_combout  = (\u2|config_camera|END~q  & (\bt_config~input_o  & ((!\u2|stt.00001~q )))) # (!\u2|config_camera|END~q  & (((!\u2|stt.00100~q ))))

	.dataa(\bt_config~input_o ),
	.datab(\u2|stt.00100~q ),
	.datac(\u2|stt.00001~q ),
	.datad(\u2|config_camera|END~q ),
	.cin(gnd),
	.combout(\u2|stt~34_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~34 .lut_mask = 16'h0A33;
defparam \u2|stt~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N6
cycloneive_lcell_comb \u2|stt.11111~1 (
// Equation(s):
// \u2|stt.11111~1_combout  = (\u2|stt.11111~0_combout ) # ((\u2|stt.00000~q ) # (!\u2|stt~34_combout ))

	.dataa(gnd),
	.datab(\u2|stt.11111~0_combout ),
	.datac(\u2|stt~34_combout ),
	.datad(\u2|stt.00000~q ),
	.cin(gnd),
	.combout(\u2|stt.11111~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt.11111~1 .lut_mask = 16'hFFCF;
defparam \u2|stt.11111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N7
dffeas \u2|stt.11111 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|stt.11111~1_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|stt.11111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|stt.11111 .is_wysiwyg = "true";
defparam \u2|stt.11111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N8
cycloneive_lcell_comb \u2|stt~31 (
// Equation(s):
// \u2|stt~31_combout  = (\u2|stt.00001~q  & (((\u2|stt.00110~q ) # (!\u2|config_camera|END~q )) # (!\u2|stt.11111~q )))

	.dataa(\u2|stt.11111~q ),
	.datab(\u2|stt.00110~q ),
	.datac(\u2|stt.00001~q ),
	.datad(\u2|config_camera|END~q ),
	.cin(gnd),
	.combout(\u2|stt~31_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~31 .lut_mask = 16'hD0F0;
defparam \u2|stt~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N26
cycloneive_lcell_comb \u2|stt~37 (
// Equation(s):
// \u2|stt~37_combout  = (\u2|config_camera|END~q  & (\bt_config~input_o  & ((\u2|stt.00000~q ) # (\u2|stt~31_combout )))) # (!\u2|config_camera|END~q  & ((\u2|stt.00000~q ) # ((\u2|stt~31_combout ))))

	.dataa(\u2|config_camera|END~q ),
	.datab(\u2|stt.00000~q ),
	.datac(\u2|stt~31_combout ),
	.datad(\bt_config~input_o ),
	.cin(gnd),
	.combout(\u2|stt~37_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~37 .lut_mask = 16'hFC54;
defparam \u2|stt~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N27
dffeas \u2|stt.00001 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|stt~37_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|stt.00001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|stt.00001 .is_wysiwyg = "true";
defparam \u2|stt.00001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N20
cycloneive_lcell_comb \u2|stt~30 (
// Equation(s):
// \u2|stt~30_combout  = (\u2|config_camera|END~q  & (\u2|stt.00001~q  & \bt_config~input_o ))

	.dataa(\u2|config_camera|END~q ),
	.datab(gnd),
	.datac(\u2|stt.00001~q ),
	.datad(\bt_config~input_o ),
	.cin(gnd),
	.combout(\u2|stt~30_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~30 .lut_mask = 16'hA000;
defparam \u2|stt~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N21
dffeas \u2|stt.00010 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|stt~30_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|stt.00010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|stt.00010 .is_wysiwyg = "true";
defparam \u2|stt.00010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N0
cycloneive_lcell_comb \u2|stt~33 (
// Equation(s):
// \u2|stt~33_combout  = (\u2|always0~0_combout  & ((\u2|stt.00010~q ) # ((!\u2|i_GO~1_combout  & \u2|stt.00011~q ))))

	.dataa(\u2|i_GO~1_combout ),
	.datab(\u2|always0~0_combout ),
	.datac(\u2|stt.00011~q ),
	.datad(\u2|stt.00010~q ),
	.cin(gnd),
	.combout(\u2|stt~33_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~33 .lut_mask = 16'hCC40;
defparam \u2|stt~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N1
dffeas \u2|stt.00011 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|stt~33_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|stt.00011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|stt.00011 .is_wysiwyg = "true";
defparam \u2|stt.00011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N14
cycloneive_lcell_comb \u2|stt~32 (
// Equation(s):
// \u2|stt~32_combout  = (\u2|stt.00100~q  & (((\u2|stt.00110~q ) # (\u2|config_camera|END~q )) # (!\u2|stt.11111~q )))

	.dataa(\u2|stt.11111~q ),
	.datab(\u2|stt.00100~q ),
	.datac(\u2|stt.00110~q ),
	.datad(\u2|config_camera|END~q ),
	.cin(gnd),
	.combout(\u2|stt~32_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~32 .lut_mask = 16'hCCC4;
defparam \u2|stt~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N24
cycloneive_lcell_comb \u2|stt~38 (
// Equation(s):
// \u2|stt~38_combout  = (\u2|config_camera|END~q  & (\bt_config~input_o  & ((\u2|stt.00011~q ) # (\u2|stt~32_combout )))) # (!\u2|config_camera|END~q  & ((\u2|stt.00011~q ) # ((\u2|stt~32_combout ))))

	.dataa(\u2|config_camera|END~q ),
	.datab(\u2|stt.00011~q ),
	.datac(\u2|stt~32_combout ),
	.datad(\bt_config~input_o ),
	.cin(gnd),
	.combout(\u2|stt~38_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~38 .lut_mask = 16'hFC54;
defparam \u2|stt~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N25
dffeas \u2|stt.00100 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|stt~38_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|stt.00100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|stt.00100 .is_wysiwyg = "true";
defparam \u2|stt.00100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N30
cycloneive_lcell_comb \u2|index[6]~6 (
// Equation(s):
// \u2|index[6]~6_combout  = (\u2|stt.00100~q  & !\u2|config_camera|END~q )

	.dataa(gnd),
	.datab(\u2|stt.00100~q ),
	.datac(\u2|config_camera|END~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u2|index[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|index[6]~6 .lut_mask = 16'h0C0C;
defparam \u2|index[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N31
dffeas \u2|stt.00101 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u2|index[6]~6_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|stt.00101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|stt.00101 .is_wysiwyg = "true";
defparam \u2|stt.00101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N4
cycloneive_lcell_comb \u2|stt~36 (
// Equation(s):
// \u2|stt~36_combout  = (\u2|always0~0_combout  & ((\u2|stt.00101~q  & ((\u2|stt~35_combout ))) # (!\u2|stt.00101~q  & (\u2|stt.00110~q ))))

	.dataa(\u2|stt.00101~q ),
	.datab(\u2|always0~0_combout ),
	.datac(\u2|stt.00110~q ),
	.datad(\u2|stt~35_combout ),
	.cin(gnd),
	.combout(\u2|stt~36_combout ),
	.cout());
// synopsys translate_off
defparam \u2|stt~36 .lut_mask = 16'hC840;
defparam \u2|stt~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N5
dffeas \u2|stt.00110 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|stt~36_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|stt.00110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|stt.00110 .is_wysiwyg = "true";
defparam \u2|stt.00110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N10
cycloneive_lcell_comb \u2|i_GO~1 (
// Equation(s):
// \u2|i_GO~1_combout  = (!\u2|stt.00110~q  & \u2|stt.11111~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u2|stt.00110~q ),
	.datad(\u2|stt.11111~q ),
	.cin(gnd),
	.combout(\u2|i_GO~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|i_GO~1 .lut_mask = 16'h0F00;
defparam \u2|i_GO~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N18
cycloneive_lcell_comb \u2|i_GO~0 (
// Equation(s):
// \u2|i_GO~0_combout  = (\u2|stt.00001~q ) # ((\u2|config_camera|END~q  & ((\u2|stt.00100~q ) # (!\bt_config~input_o ))))

	.dataa(\bt_config~input_o ),
	.datab(\u2|stt.00100~q ),
	.datac(\u2|stt.00001~q ),
	.datad(\u2|config_camera|END~q ),
	.cin(gnd),
	.combout(\u2|i_GO~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|i_GO~0 .lut_mask = 16'hFDF0;
defparam \u2|i_GO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N12
cycloneive_lcell_comb \u2|i_GO~2 (
// Equation(s):
// \u2|i_GO~2_combout  = ((\u2|stt.00011~q ) # ((\u2|stt.00101~q ) # (\u2|i_GO~0_combout ))) # (!\u2|i_GO~1_combout )

	.dataa(\u2|i_GO~1_combout ),
	.datab(\u2|stt.00011~q ),
	.datac(\u2|stt.00101~q ),
	.datad(\u2|i_GO~0_combout ),
	.cin(gnd),
	.combout(\u2|i_GO~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|i_GO~2 .lut_mask = 16'hFFFD;
defparam \u2|i_GO~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y34_N28
cycloneive_lcell_comb \u2|i_GO~3 (
// Equation(s):
// \u2|i_GO~3_combout  = (\u2|i_GO~2_combout  & ((\u2|i_GO~q ) # ((\u2|always0~0_combout  & \u2|stt.00010~q )))) # (!\u2|i_GO~2_combout  & (\u2|always0~0_combout  & ((\u2|stt.00010~q ))))

	.dataa(\u2|i_GO~2_combout ),
	.datab(\u2|always0~0_combout ),
	.datac(\u2|i_GO~q ),
	.datad(\u2|stt.00010~q ),
	.cin(gnd),
	.combout(\u2|i_GO~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|i_GO~3 .lut_mask = 16'hECA0;
defparam \u2|i_GO~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y34_N29
dffeas \u2|i_GO (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|i_GO~3_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|i_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|i_GO .is_wysiwyg = "true";
defparam \u2|i_GO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N12
cycloneive_lcell_comb \u2|config_camera|SD_COUNTER[0]~6 (
// Equation(s):
// \u2|config_camera|SD_COUNTER[0]~6_combout  = (!\u2|config_camera|SD_COUNTER [2] & (!\u2|config_camera|SD_COUNTER [1] & (!\u2|config_camera|SD_COUNTER [3] & !\u2|config_camera|SD_COUNTER [0])))

	.dataa(\u2|config_camera|SD_COUNTER [2]),
	.datab(\u2|config_camera|SD_COUNTER [1]),
	.datac(\u2|config_camera|SD_COUNTER [3]),
	.datad(\u2|config_camera|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u2|config_camera|SD_COUNTER[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[0]~6 .lut_mask = 16'h0001;
defparam \u2|config_camera|SD_COUNTER[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N8
cycloneive_lcell_comb \u2|config_camera|SD_COUNTER[0]~17 (
// Equation(s):
// \u2|config_camera|SD_COUNTER[0]~17_combout  = ((\u2|config_camera|SD_COUNTER [4]) # ((\u2|config_camera|SD_COUNTER [5]) # (!\u2|config_camera|SD_COUNTER[0]~6_combout ))) # (!\u2|i_GO~q )

	.dataa(\u2|i_GO~q ),
	.datab(\u2|config_camera|SD_COUNTER [4]),
	.datac(\u2|config_camera|SD_COUNTER [5]),
	.datad(\u2|config_camera|SD_COUNTER[0]~6_combout ),
	.cin(gnd),
	.combout(\u2|config_camera|SD_COUNTER[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[0]~17 .lut_mask = 16'hFDFF;
defparam \u2|config_camera|SD_COUNTER[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y34_N21
dffeas \u2|config_camera|SD_COUNTER[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|SD_COUNTER[0]~7_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u2|i_GO~q ),
	.ena(\u2|config_camera|SD_COUNTER[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \u2|config_camera|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N22
cycloneive_lcell_comb \u2|config_camera|SD_COUNTER[1]~9 (
// Equation(s):
// \u2|config_camera|SD_COUNTER[1]~9_combout  = (\u2|config_camera|SD_COUNTER [1] & ((GND) # (!\u2|config_camera|SD_COUNTER[0]~8 ))) # (!\u2|config_camera|SD_COUNTER [1] & (\u2|config_camera|SD_COUNTER[0]~8  $ (GND)))
// \u2|config_camera|SD_COUNTER[1]~10  = CARRY((\u2|config_camera|SD_COUNTER [1]) # (!\u2|config_camera|SD_COUNTER[0]~8 ))

	.dataa(gnd),
	.datab(\u2|config_camera|SD_COUNTER [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|config_camera|SD_COUNTER[0]~8 ),
	.combout(\u2|config_camera|SD_COUNTER[1]~9_combout ),
	.cout(\u2|config_camera|SD_COUNTER[1]~10 ));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[1]~9 .lut_mask = 16'h3CCF;
defparam \u2|config_camera|SD_COUNTER[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y34_N23
dffeas \u2|config_camera|SD_COUNTER[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|SD_COUNTER[1]~9_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u2|i_GO~q ),
	.ena(\u2|config_camera|SD_COUNTER[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \u2|config_camera|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N24
cycloneive_lcell_comb \u2|config_camera|SD_COUNTER[2]~11 (
// Equation(s):
// \u2|config_camera|SD_COUNTER[2]~11_combout  = (\u2|config_camera|SD_COUNTER [2] & (\u2|config_camera|SD_COUNTER[1]~10  & VCC)) # (!\u2|config_camera|SD_COUNTER [2] & (!\u2|config_camera|SD_COUNTER[1]~10 ))
// \u2|config_camera|SD_COUNTER[2]~12  = CARRY((!\u2|config_camera|SD_COUNTER [2] & !\u2|config_camera|SD_COUNTER[1]~10 ))

	.dataa(\u2|config_camera|SD_COUNTER [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|config_camera|SD_COUNTER[1]~10 ),
	.combout(\u2|config_camera|SD_COUNTER[2]~11_combout ),
	.cout(\u2|config_camera|SD_COUNTER[2]~12 ));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[2]~11 .lut_mask = 16'hA505;
defparam \u2|config_camera|SD_COUNTER[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y34_N25
dffeas \u2|config_camera|SD_COUNTER[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|SD_COUNTER[2]~11_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u2|i_GO~q ),
	.ena(\u2|config_camera|SD_COUNTER[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \u2|config_camera|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N26
cycloneive_lcell_comb \u2|config_camera|SD_COUNTER[3]~13 (
// Equation(s):
// \u2|config_camera|SD_COUNTER[3]~13_combout  = (\u2|config_camera|SD_COUNTER [3] & ((GND) # (!\u2|config_camera|SD_COUNTER[2]~12 ))) # (!\u2|config_camera|SD_COUNTER [3] & (\u2|config_camera|SD_COUNTER[2]~12  $ (GND)))
// \u2|config_camera|SD_COUNTER[3]~14  = CARRY((\u2|config_camera|SD_COUNTER [3]) # (!\u2|config_camera|SD_COUNTER[2]~12 ))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|config_camera|SD_COUNTER[2]~12 ),
	.combout(\u2|config_camera|SD_COUNTER[3]~13_combout ),
	.cout(\u2|config_camera|SD_COUNTER[3]~14 ));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[3]~13 .lut_mask = 16'h5AAF;
defparam \u2|config_camera|SD_COUNTER[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y34_N27
dffeas \u2|config_camera|SD_COUNTER[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|SD_COUNTER[3]~13_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u2|i_GO~q ),
	.ena(\u2|config_camera|SD_COUNTER[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \u2|config_camera|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N28
cycloneive_lcell_comb \u2|config_camera|SD_COUNTER[4]~15 (
// Equation(s):
// \u2|config_camera|SD_COUNTER[4]~15_combout  = (\u2|config_camera|SD_COUNTER [4] & (\u2|config_camera|SD_COUNTER[3]~14  & VCC)) # (!\u2|config_camera|SD_COUNTER [4] & (!\u2|config_camera|SD_COUNTER[3]~14 ))
// \u2|config_camera|SD_COUNTER[4]~16  = CARRY((!\u2|config_camera|SD_COUNTER [4] & !\u2|config_camera|SD_COUNTER[3]~14 ))

	.dataa(gnd),
	.datab(\u2|config_camera|SD_COUNTER [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u2|config_camera|SD_COUNTER[3]~14 ),
	.combout(\u2|config_camera|SD_COUNTER[4]~15_combout ),
	.cout(\u2|config_camera|SD_COUNTER[4]~16 ));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[4]~15 .lut_mask = 16'hC303;
defparam \u2|config_camera|SD_COUNTER[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y34_N29
dffeas \u2|config_camera|SD_COUNTER[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|SD_COUNTER[4]~15_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u2|i_GO~q ),
	.ena(\u2|config_camera|SD_COUNTER[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \u2|config_camera|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N30
cycloneive_lcell_comb \u2|config_camera|SD_COUNTER[5]~18 (
// Equation(s):
// \u2|config_camera|SD_COUNTER[5]~18_combout  = \u2|config_camera|SD_COUNTER [5] $ (\u2|config_camera|SD_COUNTER[4]~16 )

	.dataa(\u2|config_camera|SD_COUNTER [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u2|config_camera|SD_COUNTER[4]~16 ),
	.combout(\u2|config_camera|SD_COUNTER[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[5]~18 .lut_mask = 16'h5A5A;
defparam \u2|config_camera|SD_COUNTER[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X106_Y34_N31
dffeas \u2|config_camera|SD_COUNTER[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|SD_COUNTER[5]~18_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u2|i_GO~q ),
	.ena(\u2|config_camera|SD_COUNTER[0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \u2|config_camera|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N0
cycloneive_lcell_comb \u2|config_camera|Mux0~1 (
// Equation(s):
// \u2|config_camera|Mux0~1_combout  = (\u2|config_camera|SD_COUNTER [2] & (\u2|config_camera|SD_COUNTER [1] & (\u2|config_camera|SD_COUNTER [3] & \u2|config_camera|SD_COUNTER [0])))

	.dataa(\u2|config_camera|SD_COUNTER [2]),
	.datab(\u2|config_camera|SD_COUNTER [1]),
	.datac(\u2|config_camera|SD_COUNTER [3]),
	.datad(\u2|config_camera|SD_COUNTER [0]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~1 .lut_mask = 16'h8000;
defparam \u2|config_camera|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y34_N2
cycloneive_lcell_comb \u2|i_i2c_data[0]~0 (
// Equation(s):
// \u2|i_i2c_data[0]~0_combout  = (\pin_reset~input_o  & (\u2|stt.00010~q  & ((\bt_config~input_o ) # (!\u2|config_camera|END~q ))))

	.dataa(\pin_reset~input_o ),
	.datab(\bt_config~input_o ),
	.datac(\u2|config_camera|END~q ),
	.datad(\u2|stt.00010~q ),
	.cin(gnd),
	.combout(\u2|i_i2c_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|i_i2c_data[0]~0 .lut_mask = 16'h8A00;
defparam \u2|i_i2c_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N4
cycloneive_lcell_comb \u2|config_camera|SD[15]~0 (
// Equation(s):
// \u2|config_camera|SD[15]~0_combout  = (\u2|config_camera|SD_COUNTER [2] & (\pin_reset~input_o  & (\u2|config_camera|SD_COUNTER [3] & \u2|config_camera|SD_COUNTER [4])))

	.dataa(\u2|config_camera|SD_COUNTER [2]),
	.datab(\pin_reset~input_o ),
	.datac(\u2|config_camera|SD_COUNTER [3]),
	.datad(\u2|config_camera|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u2|config_camera|SD[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SD[15]~0 .lut_mask = 16'h8000;
defparam \u2|config_camera|SD[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N2
cycloneive_lcell_comb \u2|config_camera|SD[15]~1 (
// Equation(s):
// \u2|config_camera|SD[15]~1_combout  = (\u2|config_camera|SD_COUNTER [5] & (\u2|config_camera|SD_COUNTER [1] & (!\u2|config_camera|SD_COUNTER [0] & \u2|config_camera|SD[15]~0_combout )))

	.dataa(\u2|config_camera|SD_COUNTER [5]),
	.datab(\u2|config_camera|SD_COUNTER [1]),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SD[15]~0_combout ),
	.cin(gnd),
	.combout(\u2|config_camera|SD[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SD[15]~1 .lut_mask = 16'h0800;
defparam \u2|config_camera|SD[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \u2|message_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.clk1(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.ena0(\u2|i_i2c_data[0]~0_combout ),
	.ena1(\u2|config_camera|SD[15]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\u2|index [6],\u2|index [5],\u2|index [4],\u2|index [3],\u2|index [2],\u2|index [1],\u2|index [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u2|message_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .clk1_output_clock_enable = "ena1";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .init_file = "db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ALTSYNCRAM";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 101;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \u2|message_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B0004F9CAA942A640A8F029F60A6D82840CA06827DE026E3094CC24952AC1CA505050600D4004000000004F8089E82235C87C421ABC85A321258838F20A208180201D87F691F9687D351F0787B101E880A2021CFC072111C4D4703A2CE00B20E2C430B0841D00069000F1E0330B078C00F4100C281A7B0640C32800600817140F700589E1539053A7148F45100142CC4FB3050603A041034004000F8000C000460012043FFC01280;
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N30
cycloneive_lcell_comb \u2|config_camera|Mux0~2 (
// Equation(s):
// \u2|config_camera|Mux0~2_combout  = (\u2|config_camera|SD_COUNTER [3] & ((\u2|config_camera|SD [7]) # ((\u2|config_camera|SD_COUNTER [0])))) # (!\u2|config_camera|SD_COUNTER [3] & (((\u2|config_camera|SD [0]) # (!\u2|config_camera|SD_COUNTER [0]))))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(\u2|config_camera|SD [7]),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SD [0]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~2 .lut_mask = 16'hFDAD;
defparam \u2|config_camera|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N12
cycloneive_lcell_comb \u2|config_camera|Mux0~3 (
// Equation(s):
// \u2|config_camera|Mux0~3_combout  = (\u2|config_camera|SD_COUNTER [3] & ((\u2|config_camera|SD_COUNTER [0] & (\u2|config_camera|SD [9])) # (!\u2|config_camera|SD_COUNTER [0] & ((\u2|config_camera|SD [8]))))) # (!\u2|config_camera|SD_COUNTER [3] & 
// (((!\u2|config_camera|SD_COUNTER [0]))))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(\u2|config_camera|SD [9]),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SD [8]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~3 .lut_mask = 16'h8F85;
defparam \u2|config_camera|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N10
cycloneive_lcell_comb \u2|config_camera|Mux0~4 (
// Equation(s):
// \u2|config_camera|Mux0~4_combout  = (\u2|config_camera|Mux0~3_combout  & (((\u2|config_camera|SD_COUNTER [3]) # (\u2|config_camera|SD [1])))) # (!\u2|config_camera|Mux0~3_combout  & (\u2|config_camera|SD [2] & (!\u2|config_camera|SD_COUNTER [3])))

	.dataa(\u2|config_camera|Mux0~3_combout ),
	.datab(\u2|config_camera|SD [2]),
	.datac(\u2|config_camera|SD_COUNTER [3]),
	.datad(\u2|config_camera|SD [1]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~4 .lut_mask = 16'hAEA4;
defparam \u2|config_camera|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N20
cycloneive_lcell_comb \u2|config_camera|Mux0~5 (
// Equation(s):
// \u2|config_camera|Mux0~5_combout  = (\u2|config_camera|SD_COUNTER [3] & ((\u2|config_camera|SD_COUNTER [0] & ((\u2|config_camera|SD [11]))) # (!\u2|config_camera|SD_COUNTER [0] & (\u2|config_camera|SD [10])))) # (!\u2|config_camera|SD_COUNTER [3] & 
// (((!\u2|config_camera|SD_COUNTER [0]))))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(\u2|config_camera|SD [10]),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SD [11]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~5 .lut_mask = 16'hAD0D;
defparam \u2|config_camera|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N26
cycloneive_lcell_comb \u2|config_camera|Mux0~6 (
// Equation(s):
// \u2|config_camera|Mux0~6_combout  = (\u2|config_camera|SD_COUNTER [3] & (((\u2|config_camera|Mux0~5_combout )))) # (!\u2|config_camera|SD_COUNTER [3] & ((\u2|config_camera|Mux0~5_combout  & ((\u2|config_camera|SD [3]))) # 
// (!\u2|config_camera|Mux0~5_combout  & (\u2|config_camera|SD [4]))))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(\u2|config_camera|SD [4]),
	.datac(\u2|config_camera|SD [3]),
	.datad(\u2|config_camera|Mux0~5_combout ),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~6 .lut_mask = 16'hFA44;
defparam \u2|config_camera|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N0
cycloneive_lcell_comb \u2|config_camera|Mux0~7 (
// Equation(s):
// \u2|config_camera|Mux0~7_combout  = (\u2|config_camera|SD_COUNTER [2] & ((\u2|config_camera|SD_COUNTER [1] & ((\u2|config_camera|Mux0~6_combout ))) # (!\u2|config_camera|SD_COUNTER [1] & (\u2|config_camera|Mux0~4_combout )))) # 
// (!\u2|config_camera|SD_COUNTER [2] & (((!\u2|config_camera|SD_COUNTER [1]))))

	.dataa(\u2|config_camera|Mux0~4_combout ),
	.datab(\u2|config_camera|SD_COUNTER [2]),
	.datac(\u2|config_camera|Mux0~6_combout ),
	.datad(\u2|config_camera|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~7 .lut_mask = 16'hC0BB;
defparam \u2|config_camera|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N18
cycloneive_lcell_comb \u2|config_camera|Mux0~8 (
// Equation(s):
// \u2|config_camera|Mux0~8_combout  = (\u2|config_camera|SD_COUNTER [3] & ((\u2|config_camera|SD_COUNTER [0] & ((\u2|config_camera|SD [6]))) # (!\u2|config_camera|SD_COUNTER [0] & (\u2|config_camera|SD [5]))))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(\u2|config_camera|SD [5]),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SD [6]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~8 .lut_mask = 16'hA808;
defparam \u2|config_camera|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N8
cycloneive_lcell_comb \u2|config_camera|Mux0~9 (
// Equation(s):
// \u2|config_camera|Mux0~9_combout  = (\u2|config_camera|Mux0~8_combout ) # ((!\u2|config_camera|SD_COUNTER [3] & (!\u2|config_camera|SD_COUNTER [0] & !\u2|config_camera|SDO~q )))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(\u2|config_camera|Mux0~8_combout ),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SDO~q ),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~9 .lut_mask = 16'hCCCD;
defparam \u2|config_camera|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N14
cycloneive_lcell_comb \u2|config_camera|Mux0~10 (
// Equation(s):
// \u2|config_camera|Mux0~10_combout  = (\u2|config_camera|Mux0~7_combout  & (((\u2|config_camera|Mux0~9_combout ) # (\u2|config_camera|SD_COUNTER [2])))) # (!\u2|config_camera|Mux0~7_combout  & (\u2|config_camera|Mux0~2_combout  & 
// ((!\u2|config_camera|SD_COUNTER [2]))))

	.dataa(\u2|config_camera|Mux0~2_combout ),
	.datab(\u2|config_camera|Mux0~7_combout ),
	.datac(\u2|config_camera|Mux0~9_combout ),
	.datad(\u2|config_camera|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~10 .lut_mask = 16'hCCE2;
defparam \u2|config_camera|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N16
cycloneive_lcell_comb \u2|config_camera|Mux0~11 (
// Equation(s):
// \u2|config_camera|Mux0~11_combout  = (\u2|config_camera|SD_COUNTER [1]) # (!\u2|config_camera|SDO~q )

	.dataa(\u2|config_camera|SDO~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2|config_camera|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~11 .lut_mask = 16'hFF55;
defparam \u2|config_camera|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N6
cycloneive_lcell_comb \u2|config_camera|Mux0~12 (
// Equation(s):
// \u2|config_camera|Mux0~12_combout  = (\u2|config_camera|SD_COUNTER [3] & (\u2|config_camera|Mux0~11_combout  & (\u2|config_camera|SD_COUNTER [0] & \u2|config_camera|SD_COUNTER [2]))) # (!\u2|config_camera|SD_COUNTER [3] & (((!\u2|config_camera|SD_COUNTER 
// [2]) # (!\u2|config_camera|SD_COUNTER [0]))))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(\u2|config_camera|Mux0~11_combout ),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~12 .lut_mask = 16'h8555;
defparam \u2|config_camera|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N4
cycloneive_lcell_comb \u2|config_camera|Mux0~13 (
// Equation(s):
// \u2|config_camera|Mux0~13_combout  = (\u2|config_camera|SD_COUNTER [0] & (((\u2|config_camera|SD [15] & \u2|config_camera|SD_COUNTER [1])))) # (!\u2|config_camera|SD_COUNTER [0] & ((\u2|config_camera|SD [14]) # ((!\u2|config_camera|SD_COUNTER [1]))))

	.dataa(\u2|config_camera|SD [14]),
	.datab(\u2|config_camera|SD [15]),
	.datac(\u2|config_camera|SD_COUNTER [0]),
	.datad(\u2|config_camera|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~13 .lut_mask = 16'hCA0F;
defparam \u2|config_camera|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N22
cycloneive_lcell_comb \u2|config_camera|Mux0~14 (
// Equation(s):
// \u2|config_camera|Mux0~14_combout  = (\u2|config_camera|Mux0~13_combout  & ((\u2|config_camera|SD [12]) # ((\u2|config_camera|SD_COUNTER [1])))) # (!\u2|config_camera|Mux0~13_combout  & (((\u2|config_camera|SD [13] & !\u2|config_camera|SD_COUNTER [1]))))

	.dataa(\u2|config_camera|SD [12]),
	.datab(\u2|config_camera|SD [13]),
	.datac(\u2|config_camera|Mux0~13_combout ),
	.datad(\u2|config_camera|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~14 .lut_mask = 16'hF0AC;
defparam \u2|config_camera|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y34_N24
cycloneive_lcell_comb \u2|config_camera|Mux0~15 (
// Equation(s):
// \u2|config_camera|Mux0~15_combout  = (\u2|config_camera|Mux0~12_combout  & (((\u2|config_camera|Mux0~14_combout ) # (\u2|config_camera|SD_COUNTER [2])))) # (!\u2|config_camera|Mux0~12_combout  & (\u2|config_camera|Mux0~0_combout  & 
// ((!\u2|config_camera|SD_COUNTER [2]))))

	.dataa(\u2|config_camera|Mux0~12_combout ),
	.datab(\u2|config_camera|Mux0~0_combout ),
	.datac(\u2|config_camera|Mux0~14_combout ),
	.datad(\u2|config_camera|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~15 .lut_mask = 16'hAAE4;
defparam \u2|config_camera|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N10
cycloneive_lcell_comb \u2|config_camera|Mux0~16 (
// Equation(s):
// \u2|config_camera|Mux0~16_combout  = (\u2|config_camera|SD_COUNTER [5] & ((\u2|config_camera|SD_COUNTER [4] & ((\u2|config_camera|Mux0~15_combout ))) # (!\u2|config_camera|SD_COUNTER [4] & (\u2|config_camera|Mux0~10_combout )))) # 
// (!\u2|config_camera|SD_COUNTER [5] & (((!\u2|config_camera|SD_COUNTER [4]))))

	.dataa(\u2|config_camera|Mux0~10_combout ),
	.datab(\u2|config_camera|Mux0~15_combout ),
	.datac(\u2|config_camera|SD_COUNTER [5]),
	.datad(\u2|config_camera|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~16 .lut_mask = 16'hC0AF;
defparam \u2|config_camera|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N2
cycloneive_lcell_comb \u2|config_camera|Mux0~17 (
// Equation(s):
// \u2|config_camera|Mux0~17_combout  = (\u2|config_camera|SD_COUNTER [5] & (((!\u2|config_camera|Mux0~16_combout )))) # (!\u2|config_camera|SD_COUNTER [5] & (\u2|config_camera|SDO~q  & ((\u2|config_camera|Mux0~16_combout ) # 
// (!\u2|config_camera|Mux0~1_combout ))))

	.dataa(\u2|config_camera|SD_COUNTER [5]),
	.datab(\u2|config_camera|Mux0~1_combout ),
	.datac(\u2|config_camera|SDO~q ),
	.datad(\u2|config_camera|Mux0~16_combout ),
	.cin(gnd),
	.combout(\u2|config_camera|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|Mux0~17 .lut_mask = 16'h50BA;
defparam \u2|config_camera|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y34_N3
dffeas \u2|config_camera|SDO (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|Mux0~17_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|SDO .is_wysiwyg = "true";
defparam \u2|config_camera|SDO .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \PCLK_CAMERA~input (
	.i(PCLK_CAMERA),
	.ibar(gnd),
	.o(\PCLK_CAMERA~input_o ));
// synopsys translate_off
defparam \PCLK_CAMERA~input .bus_hold = "false";
defparam \PCLK_CAMERA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \DATA_CAMERA[0]~input (
	.i(DATA_CAMERA[0]),
	.ibar(gnd),
	.o(\DATA_CAMERA[0]~input_o ));
// synopsys translate_off
defparam \DATA_CAMERA[0]~input .bus_hold = "false";
defparam \DATA_CAMERA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N28
cycloneive_lcell_comb \u4|pixel_data[0]~feeder (
// Equation(s):
// \u4|pixel_data[0]~feeder_combout  = \DATA_CAMERA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[0]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[0]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \HREF_CAMERA~input (
	.i(HREF_CAMERA),
	.ibar(gnd),
	.o(\HREF_CAMERA~input_o ));
// synopsys translate_off
defparam \HREF_CAMERA~input .bus_hold = "false";
defparam \HREF_CAMERA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N20
cycloneive_lcell_comb \u4|pixel_data[8]~0 (
// Equation(s):
// \u4|pixel_data[8]~0_combout  = (\HREF_CAMERA~input_o  & !\u4|pixel_half~q )

	.dataa(gnd),
	.datab(\HREF_CAMERA~input_o ),
	.datac(\u4|pixel_half~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u4|pixel_data[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[8]~0 .lut_mask = 16'h0C0C;
defparam \u4|pixel_data[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \VSYNC_CAMERA~input (
	.i(VSYNC_CAMERA),
	.ibar(gnd),
	.o(\VSYNC_CAMERA~input_o ));
// synopsys translate_off
defparam \VSYNC_CAMERA~input .bus_hold = "false";
defparam \VSYNC_CAMERA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N30
cycloneive_lcell_comb \u4|FSM_state.ROW_CAPTURE~0 (
// Equation(s):
// \u4|FSM_state.ROW_CAPTURE~0_combout  = !\VSYNC_CAMERA~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VSYNC_CAMERA~input_o ),
	.cin(gnd),
	.combout(\u4|FSM_state.ROW_CAPTURE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|FSM_state.ROW_CAPTURE~0 .lut_mask = 16'h00FF;
defparam \u4|FSM_state.ROW_CAPTURE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y4_N31
dffeas \u4|FSM_state.ROW_CAPTURE (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|FSM_state.ROW_CAPTURE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|FSM_state.ROW_CAPTURE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|FSM_state.ROW_CAPTURE .is_wysiwyg = "true";
defparam \u4|FSM_state.ROW_CAPTURE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N21
dffeas \u4|pixel_half (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_half~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_half .is_wysiwyg = "true";
defparam \u4|pixel_half .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N22
cycloneive_lcell_comb \u4|pixel_data[0]~1 (
// Equation(s):
// \u4|pixel_data[0]~1_combout  = (\u4|pixel_half~q  & (\HREF_CAMERA~input_o  & \u4|FSM_state.ROW_CAPTURE~q ))

	.dataa(\u4|pixel_half~q ),
	.datab(\HREF_CAMERA~input_o ),
	.datac(gnd),
	.datad(\u4|FSM_state.ROW_CAPTURE~q ),
	.cin(gnd),
	.combout(\u4|pixel_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[0]~1 .lut_mask = 16'h8800;
defparam \u4|pixel_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N29
dffeas \u4|pixel_data[0] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[0] .is_wysiwyg = "true";
defparam \u4|pixel_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N26
cycloneive_lcell_comb \writedata_sram[0]~feeder (
// Equation(s):
// \writedata_sram[0]~feeder_combout  = \u4|pixel_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [0]),
	.cin(gnd),
	.combout(\writedata_sram[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[0]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N14
cycloneive_lcell_comb \u4|wraddr[0]~19 (
// Equation(s):
// \u4|wraddr[0]~19_combout  = \u4|wraddr [0] $ (VCC)
// \u4|wraddr[0]~20  = CARRY(\u4|wraddr [0])

	.dataa(gnd),
	.datab(\u4|wraddr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|wraddr[0]~19_combout ),
	.cout(\u4|wraddr[0]~20 ));
// synopsys translate_off
defparam \u4|wraddr[0]~19 .lut_mask = 16'h33CC;
defparam \u4|wraddr[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N0
cycloneive_lcell_comb \u4|wraddr[15]~21 (
// Equation(s):
// \u4|wraddr[15]~21_combout  = ((\HREF_CAMERA~input_o  & \u4|pixel_half~q )) # (!\u4|FSM_state.ROW_CAPTURE~q )

	.dataa(gnd),
	.datab(\HREF_CAMERA~input_o ),
	.datac(\u4|FSM_state.ROW_CAPTURE~q ),
	.datad(\u4|pixel_half~q ),
	.cin(gnd),
	.combout(\u4|wraddr[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wraddr[15]~21 .lut_mask = 16'hCF0F;
defparam \u4|wraddr[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N15
dffeas \u4|wraddr[0] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[0] .is_wysiwyg = "true";
defparam \u4|wraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N16
cycloneive_lcell_comb \u4|wraddr[1]~22 (
// Equation(s):
// \u4|wraddr[1]~22_combout  = (\u4|wraddr [1] & (!\u4|wraddr[0]~20 )) # (!\u4|wraddr [1] & ((\u4|wraddr[0]~20 ) # (GND)))
// \u4|wraddr[1]~23  = CARRY((!\u4|wraddr[0]~20 ) # (!\u4|wraddr [1]))

	.dataa(gnd),
	.datab(\u4|wraddr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[0]~20 ),
	.combout(\u4|wraddr[1]~22_combout ),
	.cout(\u4|wraddr[1]~23 ));
// synopsys translate_off
defparam \u4|wraddr[1]~22 .lut_mask = 16'h3C3F;
defparam \u4|wraddr[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y19_N17
dffeas \u4|wraddr[1] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[1] .is_wysiwyg = "true";
defparam \u4|wraddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N18
cycloneive_lcell_comb \u4|wraddr[2]~24 (
// Equation(s):
// \u4|wraddr[2]~24_combout  = (\u4|wraddr [2] & (\u4|wraddr[1]~23  $ (GND))) # (!\u4|wraddr [2] & (!\u4|wraddr[1]~23  & VCC))
// \u4|wraddr[2]~25  = CARRY((\u4|wraddr [2] & !\u4|wraddr[1]~23 ))

	.dataa(gnd),
	.datab(\u4|wraddr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[1]~23 ),
	.combout(\u4|wraddr[2]~24_combout ),
	.cout(\u4|wraddr[2]~25 ));
// synopsys translate_off
defparam \u4|wraddr[2]~24 .lut_mask = 16'hC30C;
defparam \u4|wraddr[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y19_N19
dffeas \u4|wraddr[2] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[2] .is_wysiwyg = "true";
defparam \u4|wraddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N20
cycloneive_lcell_comb \u4|wraddr[3]~26 (
// Equation(s):
// \u4|wraddr[3]~26_combout  = (\u4|wraddr [3] & (!\u4|wraddr[2]~25 )) # (!\u4|wraddr [3] & ((\u4|wraddr[2]~25 ) # (GND)))
// \u4|wraddr[3]~27  = CARRY((!\u4|wraddr[2]~25 ) # (!\u4|wraddr [3]))

	.dataa(gnd),
	.datab(\u4|wraddr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[2]~25 ),
	.combout(\u4|wraddr[3]~26_combout ),
	.cout(\u4|wraddr[3]~27 ));
// synopsys translate_off
defparam \u4|wraddr[3]~26 .lut_mask = 16'h3C3F;
defparam \u4|wraddr[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y19_N21
dffeas \u4|wraddr[3] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[3] .is_wysiwyg = "true";
defparam \u4|wraddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N22
cycloneive_lcell_comb \u4|wraddr[4]~28 (
// Equation(s):
// \u4|wraddr[4]~28_combout  = (\u4|wraddr [4] & (\u4|wraddr[3]~27  $ (GND))) # (!\u4|wraddr [4] & (!\u4|wraddr[3]~27  & VCC))
// \u4|wraddr[4]~29  = CARRY((\u4|wraddr [4] & !\u4|wraddr[3]~27 ))

	.dataa(\u4|wraddr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[3]~27 ),
	.combout(\u4|wraddr[4]~28_combout ),
	.cout(\u4|wraddr[4]~29 ));
// synopsys translate_off
defparam \u4|wraddr[4]~28 .lut_mask = 16'hA50A;
defparam \u4|wraddr[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y19_N23
dffeas \u4|wraddr[4] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[4] .is_wysiwyg = "true";
defparam \u4|wraddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N2
cycloneive_lcell_comb \Selector0~7 (
// Equation(s):
// \Selector0~7_combout  = (!\u4|wraddr [2] & (!\u4|wraddr [3] & (!\u4|wraddr [1] & !\u4|wraddr [4])))

	.dataa(\u4|wraddr [2]),
	.datab(\u4|wraddr [3]),
	.datac(\u4|wraddr [1]),
	.datad(\u4|wraddr [4]),
	.cin(gnd),
	.combout(\Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~7 .lut_mask = 16'h0001;
defparam \Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N24
cycloneive_lcell_comb \u4|wraddr[5]~30 (
// Equation(s):
// \u4|wraddr[5]~30_combout  = (\u4|wraddr [5] & (!\u4|wraddr[4]~29 )) # (!\u4|wraddr [5] & ((\u4|wraddr[4]~29 ) # (GND)))
// \u4|wraddr[5]~31  = CARRY((!\u4|wraddr[4]~29 ) # (!\u4|wraddr [5]))

	.dataa(gnd),
	.datab(\u4|wraddr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[4]~29 ),
	.combout(\u4|wraddr[5]~30_combout ),
	.cout(\u4|wraddr[5]~31 ));
// synopsys translate_off
defparam \u4|wraddr[5]~30 .lut_mask = 16'h3C3F;
defparam \u4|wraddr[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y19_N25
dffeas \u4|wraddr[5] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[5] .is_wysiwyg = "true";
defparam \u4|wraddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N26
cycloneive_lcell_comb \u4|wraddr[6]~32 (
// Equation(s):
// \u4|wraddr[6]~32_combout  = (\u4|wraddr [6] & (\u4|wraddr[5]~31  $ (GND))) # (!\u4|wraddr [6] & (!\u4|wraddr[5]~31  & VCC))
// \u4|wraddr[6]~33  = CARRY((\u4|wraddr [6] & !\u4|wraddr[5]~31 ))

	.dataa(\u4|wraddr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[5]~31 ),
	.combout(\u4|wraddr[6]~32_combout ),
	.cout(\u4|wraddr[6]~33 ));
// synopsys translate_off
defparam \u4|wraddr[6]~32 .lut_mask = 16'hA50A;
defparam \u4|wraddr[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y19_N27
dffeas \u4|wraddr[6] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[6] .is_wysiwyg = "true";
defparam \u4|wraddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N28
cycloneive_lcell_comb \u4|wraddr[7]~34 (
// Equation(s):
// \u4|wraddr[7]~34_combout  = (\u4|wraddr [7] & (!\u4|wraddr[6]~33 )) # (!\u4|wraddr [7] & ((\u4|wraddr[6]~33 ) # (GND)))
// \u4|wraddr[7]~35  = CARRY((!\u4|wraddr[6]~33 ) # (!\u4|wraddr [7]))

	.dataa(gnd),
	.datab(\u4|wraddr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[6]~33 ),
	.combout(\u4|wraddr[7]~34_combout ),
	.cout(\u4|wraddr[7]~35 ));
// synopsys translate_off
defparam \u4|wraddr[7]~34 .lut_mask = 16'h3C3F;
defparam \u4|wraddr[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y19_N29
dffeas \u4|wraddr[7] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[7] .is_wysiwyg = "true";
defparam \u4|wraddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N30
cycloneive_lcell_comb \u4|wraddr[8]~36 (
// Equation(s):
// \u4|wraddr[8]~36_combout  = (\u4|wraddr [8] & (\u4|wraddr[7]~35  $ (GND))) # (!\u4|wraddr [8] & (!\u4|wraddr[7]~35  & VCC))
// \u4|wraddr[8]~37  = CARRY((\u4|wraddr [8] & !\u4|wraddr[7]~35 ))

	.dataa(\u4|wraddr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[7]~35 ),
	.combout(\u4|wraddr[8]~36_combout ),
	.cout(\u4|wraddr[8]~37 ));
// synopsys translate_off
defparam \u4|wraddr[8]~36 .lut_mask = 16'hA50A;
defparam \u4|wraddr[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y19_N31
dffeas \u4|wraddr[8] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[8] .is_wysiwyg = "true";
defparam \u4|wraddr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N0
cycloneive_lcell_comb \u4|wraddr[9]~38 (
// Equation(s):
// \u4|wraddr[9]~38_combout  = (\u4|wraddr [9] & (!\u4|wraddr[8]~37 )) # (!\u4|wraddr [9] & ((\u4|wraddr[8]~37 ) # (GND)))
// \u4|wraddr[9]~39  = CARRY((!\u4|wraddr[8]~37 ) # (!\u4|wraddr [9]))

	.dataa(gnd),
	.datab(\u4|wraddr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[8]~37 ),
	.combout(\u4|wraddr[9]~38_combout ),
	.cout(\u4|wraddr[9]~39 ));
// synopsys translate_off
defparam \u4|wraddr[9]~38 .lut_mask = 16'h3C3F;
defparam \u4|wraddr[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N1
dffeas \u4|wraddr[9] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[9] .is_wysiwyg = "true";
defparam \u4|wraddr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N2
cycloneive_lcell_comb \u4|wraddr[10]~40 (
// Equation(s):
// \u4|wraddr[10]~40_combout  = (\u4|wraddr [10] & (\u4|wraddr[9]~39  $ (GND))) # (!\u4|wraddr [10] & (!\u4|wraddr[9]~39  & VCC))
// \u4|wraddr[10]~41  = CARRY((\u4|wraddr [10] & !\u4|wraddr[9]~39 ))

	.dataa(gnd),
	.datab(\u4|wraddr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[9]~39 ),
	.combout(\u4|wraddr[10]~40_combout ),
	.cout(\u4|wraddr[10]~41 ));
// synopsys translate_off
defparam \u4|wraddr[10]~40 .lut_mask = 16'hC30C;
defparam \u4|wraddr[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N3
dffeas \u4|wraddr[10] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[10] .is_wysiwyg = "true";
defparam \u4|wraddr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N4
cycloneive_lcell_comb \u4|wraddr[11]~42 (
// Equation(s):
// \u4|wraddr[11]~42_combout  = (\u4|wraddr [11] & (!\u4|wraddr[10]~41 )) # (!\u4|wraddr [11] & ((\u4|wraddr[10]~41 ) # (GND)))
// \u4|wraddr[11]~43  = CARRY((!\u4|wraddr[10]~41 ) # (!\u4|wraddr [11]))

	.dataa(gnd),
	.datab(\u4|wraddr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[10]~41 ),
	.combout(\u4|wraddr[11]~42_combout ),
	.cout(\u4|wraddr[11]~43 ));
// synopsys translate_off
defparam \u4|wraddr[11]~42 .lut_mask = 16'h3C3F;
defparam \u4|wraddr[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N5
dffeas \u4|wraddr[11] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[11] .is_wysiwyg = "true";
defparam \u4|wraddr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N6
cycloneive_lcell_comb \u4|wraddr[12]~44 (
// Equation(s):
// \u4|wraddr[12]~44_combout  = (\u4|wraddr [12] & (\u4|wraddr[11]~43  $ (GND))) # (!\u4|wraddr [12] & (!\u4|wraddr[11]~43  & VCC))
// \u4|wraddr[12]~45  = CARRY((\u4|wraddr [12] & !\u4|wraddr[11]~43 ))

	.dataa(gnd),
	.datab(\u4|wraddr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[11]~43 ),
	.combout(\u4|wraddr[12]~44_combout ),
	.cout(\u4|wraddr[12]~45 ));
// synopsys translate_off
defparam \u4|wraddr[12]~44 .lut_mask = 16'hC30C;
defparam \u4|wraddr[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N7
dffeas \u4|wraddr[12] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[12] .is_wysiwyg = "true";
defparam \u4|wraddr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N8
cycloneive_lcell_comb \u4|wraddr[13]~46 (
// Equation(s):
// \u4|wraddr[13]~46_combout  = (\u4|wraddr [13] & (!\u4|wraddr[12]~45 )) # (!\u4|wraddr [13] & ((\u4|wraddr[12]~45 ) # (GND)))
// \u4|wraddr[13]~47  = CARRY((!\u4|wraddr[12]~45 ) # (!\u4|wraddr [13]))

	.dataa(\u4|wraddr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[12]~45 ),
	.combout(\u4|wraddr[13]~46_combout ),
	.cout(\u4|wraddr[13]~47 ));
// synopsys translate_off
defparam \u4|wraddr[13]~46 .lut_mask = 16'h5A5F;
defparam \u4|wraddr[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N9
dffeas \u4|wraddr[13] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[13] .is_wysiwyg = "true";
defparam \u4|wraddr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N10
cycloneive_lcell_comb \u4|wraddr[14]~48 (
// Equation(s):
// \u4|wraddr[14]~48_combout  = (\u4|wraddr [14] & (\u4|wraddr[13]~47  $ (GND))) # (!\u4|wraddr [14] & (!\u4|wraddr[13]~47  & VCC))
// \u4|wraddr[14]~49  = CARRY((\u4|wraddr [14] & !\u4|wraddr[13]~47 ))

	.dataa(gnd),
	.datab(\u4|wraddr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[13]~47 ),
	.combout(\u4|wraddr[14]~48_combout ),
	.cout(\u4|wraddr[14]~49 ));
// synopsys translate_off
defparam \u4|wraddr[14]~48 .lut_mask = 16'hC30C;
defparam \u4|wraddr[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N11
dffeas \u4|wraddr[14] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[14] .is_wysiwyg = "true";
defparam \u4|wraddr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N12
cycloneive_lcell_comb \u4|wraddr[15]~50 (
// Equation(s):
// \u4|wraddr[15]~50_combout  = (\u4|wraddr [15] & (!\u4|wraddr[14]~49 )) # (!\u4|wraddr [15] & ((\u4|wraddr[14]~49 ) # (GND)))
// \u4|wraddr[15]~51  = CARRY((!\u4|wraddr[14]~49 ) # (!\u4|wraddr [15]))

	.dataa(\u4|wraddr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[14]~49 ),
	.combout(\u4|wraddr[15]~50_combout ),
	.cout(\u4|wraddr[15]~51 ));
// synopsys translate_off
defparam \u4|wraddr[15]~50 .lut_mask = 16'h5A5F;
defparam \u4|wraddr[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N13
dffeas \u4|wraddr[15] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[15] .is_wysiwyg = "true";
defparam \u4|wraddr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N14
cycloneive_lcell_comb \u4|wraddr[16]~52 (
// Equation(s):
// \u4|wraddr[16]~52_combout  = (\u4|wraddr [16] & (\u4|wraddr[15]~51  $ (GND))) # (!\u4|wraddr [16] & (!\u4|wraddr[15]~51  & VCC))
// \u4|wraddr[16]~53  = CARRY((\u4|wraddr [16] & !\u4|wraddr[15]~51 ))

	.dataa(gnd),
	.datab(\u4|wraddr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[15]~51 ),
	.combout(\u4|wraddr[16]~52_combout ),
	.cout(\u4|wraddr[16]~53 ));
// synopsys translate_off
defparam \u4|wraddr[16]~52 .lut_mask = 16'hC30C;
defparam \u4|wraddr[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N15
dffeas \u4|wraddr[16] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[16] .is_wysiwyg = "true";
defparam \u4|wraddr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N16
cycloneive_lcell_comb \u4|wraddr[17]~54 (
// Equation(s):
// \u4|wraddr[17]~54_combout  = (\u4|wraddr [17] & (!\u4|wraddr[16]~53 )) # (!\u4|wraddr [17] & ((\u4|wraddr[16]~53 ) # (GND)))
// \u4|wraddr[17]~55  = CARRY((!\u4|wraddr[16]~53 ) # (!\u4|wraddr [17]))

	.dataa(gnd),
	.datab(\u4|wraddr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|wraddr[16]~53 ),
	.combout(\u4|wraddr[17]~54_combout ),
	.cout(\u4|wraddr[17]~55 ));
// synopsys translate_off
defparam \u4|wraddr[17]~54 .lut_mask = 16'h3C3F;
defparam \u4|wraddr[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N17
dffeas \u4|wraddr[17] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[17] .is_wysiwyg = "true";
defparam \u4|wraddr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N22
cycloneive_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = (!\u4|wraddr [16] & !\u4|wraddr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u4|wraddr [16]),
	.datad(\u4|wraddr [17]),
	.cin(gnd),
	.combout(\Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~5 .lut_mask = 16'h000F;
defparam \Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N8
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Selector0~7_combout  & (!\u4|wraddr [7] & (!\u4|wraddr [6] & \Selector0~5_combout )))

	.dataa(\Selector0~7_combout ),
	.datab(\u4|wraddr [7]),
	.datac(\u4|wraddr [6]),
	.datad(\Selector0~5_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0200;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N18
cycloneive_lcell_comb \u4|wraddr[18]~56 (
// Equation(s):
// \u4|wraddr[18]~56_combout  = \u4|wraddr [18] $ (!\u4|wraddr[17]~55 )

	.dataa(\u4|wraddr [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u4|wraddr[17]~55 ),
	.combout(\u4|wraddr[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u4|wraddr[18]~56 .lut_mask = 16'hA5A5;
defparam \u4|wraddr[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y18_N19
dffeas \u4|wraddr[18] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|wraddr[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u4|FSM_state.ROW_CAPTURE~q ),
	.sload(gnd),
	.ena(\u4|wraddr[15]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|wraddr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|wraddr[18] .is_wysiwyg = "true";
defparam \u4|wraddr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N0
cycloneive_lcell_comb \Selector0~9 (
// Equation(s):
// \Selector0~9_combout  = (!\u4|wraddr [14] & (!\u4|wraddr [18] & (!\u4|wraddr [13] & !\u4|wraddr [15])))

	.dataa(\u4|wraddr [14]),
	.datab(\u4|wraddr [18]),
	.datac(\u4|wraddr [13]),
	.datad(\u4|wraddr [15]),
	.cin(gnd),
	.combout(\Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~9 .lut_mask = 16'h0001;
defparam \Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N30
cycloneive_lcell_comb \Selector0~10 (
// Equation(s):
// \Selector0~10_combout  = (!\u4|wraddr [11] & (!\u4|wraddr [10] & (!\u4|wraddr [12] & !\u4|wraddr [9])))

	.dataa(\u4|wraddr [11]),
	.datab(\u4|wraddr [10]),
	.datac(\u4|wraddr [12]),
	.datad(\u4|wraddr [9]),
	.cin(gnd),
	.combout(\Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~10 .lut_mask = 16'h0001;
defparam \Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \pin_write_sram~input (
	.i(pin_write_sram),
	.ibar(gnd),
	.o(\pin_write_sram~input_o ));
// synopsys translate_off
defparam \pin_write_sram~input .bus_hold = "false";
defparam \pin_write_sram~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N30
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\pin_reset~input_o  & ((\fsmCamera.0001~q ) # (!\pin_write_sram~input_o )))

	.dataa(\pin_write_sram~input_o ),
	.datab(gnd),
	.datac(\pin_reset~input_o ),
	.datad(\fsmCamera.0001~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hF050;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N28
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\u4|wraddr [8] & (\u4|wraddr [10] & (\u4|wraddr [11] & \u4|wraddr [9])))

	.dataa(\u4|wraddr [8]),
	.datab(\u4|wraddr [10]),
	.datac(\u4|wraddr [11]),
	.datad(\u4|wraddr [9]),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h8000;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N6
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\u4|wraddr [1] & (\u4|wraddr [3] & (\u4|wraddr [0] & \u4|wraddr [2])))

	.dataa(\u4|wraddr [1]),
	.datab(\u4|wraddr [3]),
	.datac(\u4|wraddr [0]),
	.datad(\u4|wraddr [2]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h8000;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N8
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\u4|wraddr [4] & (\u4|wraddr [5] & (\u4|wraddr [6] & \u4|wraddr [7])))

	.dataa(\u4|wraddr [4]),
	.datab(\u4|wraddr [5]),
	.datac(\u4|wraddr [6]),
	.datad(\u4|wraddr [7]),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h8000;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N26
cycloneive_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (\u4|wraddr [12]) # ((\Selector0~2_combout  & (\Selector0~0_combout  & \Selector0~1_combout )))

	.dataa(\u4|wraddr [12]),
	.datab(\Selector0~2_combout ),
	.datac(\Selector0~0_combout ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hEAAA;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N20
cycloneive_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = (\u4|wraddr [15] & ((\u4|wraddr [14]) # ((\u4|wraddr [13] & \Selector0~3_combout ))))

	.dataa(\u4|wraddr [13]),
	.datab(\u4|wraddr [14]),
	.datac(\Selector0~3_combout ),
	.datad(\u4|wraddr [15]),
	.cin(gnd),
	.combout(\Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~4 .lut_mask = 16'hEC00;
defparam \Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y18_N24
cycloneive_lcell_comb \Selector0~6 (
// Equation(s):
// \Selector0~6_combout  = (\u4|wraddr [18] & (\fsmCamera.0011~q  & ((\Selector0~4_combout ) # (!\Selector0~5_combout ))))

	.dataa(\u4|wraddr [18]),
	.datab(\fsmCamera.0011~q ),
	.datac(\Selector0~5_combout ),
	.datad(\Selector0~4_combout ),
	.cin(gnd),
	.combout(\Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~6 .lut_mask = 16'h8808;
defparam \Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y19_N14
cycloneive_lcell_comb \Selector0~12 (
// Equation(s):
// \Selector0~12_combout  = (!\u4|wraddr [6] & (!\u4|wraddr [7] & (!\u4|wraddr [8] & !\u4|wraddr [5])))

	.dataa(\u4|wraddr [6]),
	.datab(\u4|wraddr [7]),
	.datac(\u4|wraddr [8]),
	.datad(\u4|wraddr [5]),
	.cin(gnd),
	.combout(\Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~12 .lut_mask = 16'h0001;
defparam \Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N0
cycloneive_lcell_comb \Selector0~11 (
// Equation(s):
// \Selector0~11_combout  = (\fsmCamera.0010~q  & (\Selector0~7_combout  & (!\u4|wraddr [0] & \Selector0~5_combout )))

	.dataa(\fsmCamera.0010~q ),
	.datab(\Selector0~7_combout ),
	.datac(\u4|wraddr [0]),
	.datad(\Selector0~5_combout ),
	.cin(gnd),
	.combout(\Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~11 .lut_mask = 16'h0800;
defparam \Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N10
cycloneive_lcell_comb \Selector0~13 (
// Equation(s):
// \Selector0~13_combout  = (\Selector0~12_combout  & (\Selector0~10_combout  & (\Selector0~9_combout  & \Selector0~11_combout )))

	.dataa(\Selector0~12_combout ),
	.datab(\Selector0~10_combout ),
	.datac(\Selector0~9_combout ),
	.datad(\Selector0~11_combout ),
	.cin(gnd),
	.combout(\Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~13 .lut_mask = 16'h8000;
defparam \Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N18
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (!\Selector0~8_combout  & (\Selector1~0_combout  & (!\Selector0~6_combout  & !\Selector0~13_combout )))

	.dataa(\Selector0~8_combout ),
	.datab(\Selector1~0_combout ),
	.datac(\Selector0~6_combout ),
	.datad(\Selector0~13_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'h0004;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N19
dffeas \fsmCamera.0001 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmCamera.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmCamera.0001 .is_wysiwyg = "true";
defparam \fsmCamera.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N8
cycloneive_lcell_comb \time_delay[0]~25 (
// Equation(s):
// \time_delay[0]~25_combout  = time_delay[0] $ (VCC)
// \time_delay[0]~26  = CARRY(time_delay[0])

	.dataa(gnd),
	.datab(time_delay[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\time_delay[0]~25_combout ),
	.cout(\time_delay[0]~26 ));
// synopsys translate_off
defparam \time_delay[0]~25 .lut_mask = 16'h33CC;
defparam \time_delay[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N6
cycloneive_lcell_comb \time_delay~27 (
// Equation(s):
// \time_delay~27_combout  = (\Equal0~7_combout ) # (!\fsmCamera.0001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsmCamera.0001~q ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\time_delay~27_combout ),
	.cout());
// synopsys translate_off
defparam \time_delay~27 .lut_mask = 16'hFF0F;
defparam \time_delay~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N28
cycloneive_lcell_comb \time_delay[18]~28 (
// Equation(s):
// \time_delay[18]~28_combout  = ((\fsmCamera.0001~q  & !\Equal0~7_combout )) # (!\pin_reset~input_o )

	.dataa(\fsmCamera.0001~q ),
	.datab(gnd),
	.datac(\pin_reset~input_o ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\time_delay[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \time_delay[18]~28 .lut_mask = 16'h0FAF;
defparam \time_delay[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y19_N9
dffeas \time_delay[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[0]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[0] .is_wysiwyg = "true";
defparam \time_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N10
cycloneive_lcell_comb \time_delay[1]~29 (
// Equation(s):
// \time_delay[1]~29_combout  = (time_delay[1] & (!\time_delay[0]~26 )) # (!time_delay[1] & ((\time_delay[0]~26 ) # (GND)))
// \time_delay[1]~30  = CARRY((!\time_delay[0]~26 ) # (!time_delay[1]))

	.dataa(time_delay[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[0]~26 ),
	.combout(\time_delay[1]~29_combout ),
	.cout(\time_delay[1]~30 ));
// synopsys translate_off
defparam \time_delay[1]~29 .lut_mask = 16'h5A5F;
defparam \time_delay[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N11
dffeas \time_delay[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[1]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[1]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[1] .is_wysiwyg = "true";
defparam \time_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N12
cycloneive_lcell_comb \time_delay[2]~31 (
// Equation(s):
// \time_delay[2]~31_combout  = (time_delay[2] & (\time_delay[1]~30  $ (GND))) # (!time_delay[2] & (!\time_delay[1]~30  & VCC))
// \time_delay[2]~32  = CARRY((time_delay[2] & !\time_delay[1]~30 ))

	.dataa(time_delay[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[1]~30 ),
	.combout(\time_delay[2]~31_combout ),
	.cout(\time_delay[2]~32 ));
// synopsys translate_off
defparam \time_delay[2]~31 .lut_mask = 16'hA50A;
defparam \time_delay[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N13
dffeas \time_delay[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[2]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[2]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[2] .is_wysiwyg = "true";
defparam \time_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N14
cycloneive_lcell_comb \time_delay[3]~33 (
// Equation(s):
// \time_delay[3]~33_combout  = (time_delay[3] & (!\time_delay[2]~32 )) # (!time_delay[3] & ((\time_delay[2]~32 ) # (GND)))
// \time_delay[3]~34  = CARRY((!\time_delay[2]~32 ) # (!time_delay[3]))

	.dataa(gnd),
	.datab(time_delay[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[2]~32 ),
	.combout(\time_delay[3]~33_combout ),
	.cout(\time_delay[3]~34 ));
// synopsys translate_off
defparam \time_delay[3]~33 .lut_mask = 16'h3C3F;
defparam \time_delay[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N15
dffeas \time_delay[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[3]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[3]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[3] .is_wysiwyg = "true";
defparam \time_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N16
cycloneive_lcell_comb \time_delay[4]~35 (
// Equation(s):
// \time_delay[4]~35_combout  = (time_delay[4] & (\time_delay[3]~34  $ (GND))) # (!time_delay[4] & (!\time_delay[3]~34  & VCC))
// \time_delay[4]~36  = CARRY((time_delay[4] & !\time_delay[3]~34 ))

	.dataa(gnd),
	.datab(time_delay[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[3]~34 ),
	.combout(\time_delay[4]~35_combout ),
	.cout(\time_delay[4]~36 ));
// synopsys translate_off
defparam \time_delay[4]~35 .lut_mask = 16'hC30C;
defparam \time_delay[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N17
dffeas \time_delay[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[4]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[4]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[4] .is_wysiwyg = "true";
defparam \time_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N18
cycloneive_lcell_comb \time_delay[5]~37 (
// Equation(s):
// \time_delay[5]~37_combout  = (time_delay[5] & (!\time_delay[4]~36 )) # (!time_delay[5] & ((\time_delay[4]~36 ) # (GND)))
// \time_delay[5]~38  = CARRY((!\time_delay[4]~36 ) # (!time_delay[5]))

	.dataa(gnd),
	.datab(time_delay[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[4]~36 ),
	.combout(\time_delay[5]~37_combout ),
	.cout(\time_delay[5]~38 ));
// synopsys translate_off
defparam \time_delay[5]~37 .lut_mask = 16'h3C3F;
defparam \time_delay[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N19
dffeas \time_delay[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[5]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[5]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[5] .is_wysiwyg = "true";
defparam \time_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N20
cycloneive_lcell_comb \time_delay[6]~39 (
// Equation(s):
// \time_delay[6]~39_combout  = (time_delay[6] & (\time_delay[5]~38  $ (GND))) # (!time_delay[6] & (!\time_delay[5]~38  & VCC))
// \time_delay[6]~40  = CARRY((time_delay[6] & !\time_delay[5]~38 ))

	.dataa(gnd),
	.datab(time_delay[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[5]~38 ),
	.combout(\time_delay[6]~39_combout ),
	.cout(\time_delay[6]~40 ));
// synopsys translate_off
defparam \time_delay[6]~39 .lut_mask = 16'hC30C;
defparam \time_delay[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N21
dffeas \time_delay[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[6]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[6]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[6] .is_wysiwyg = "true";
defparam \time_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N22
cycloneive_lcell_comb \time_delay[7]~41 (
// Equation(s):
// \time_delay[7]~41_combout  = (time_delay[7] & (!\time_delay[6]~40 )) # (!time_delay[7] & ((\time_delay[6]~40 ) # (GND)))
// \time_delay[7]~42  = CARRY((!\time_delay[6]~40 ) # (!time_delay[7]))

	.dataa(time_delay[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[6]~40 ),
	.combout(\time_delay[7]~41_combout ),
	.cout(\time_delay[7]~42 ));
// synopsys translate_off
defparam \time_delay[7]~41 .lut_mask = 16'h5A5F;
defparam \time_delay[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N23
dffeas \time_delay[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[7]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[7]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[7] .is_wysiwyg = "true";
defparam \time_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N24
cycloneive_lcell_comb \time_delay[8]~43 (
// Equation(s):
// \time_delay[8]~43_combout  = (time_delay[8] & (\time_delay[7]~42  $ (GND))) # (!time_delay[8] & (!\time_delay[7]~42  & VCC))
// \time_delay[8]~44  = CARRY((time_delay[8] & !\time_delay[7]~42 ))

	.dataa(gnd),
	.datab(time_delay[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[7]~42 ),
	.combout(\time_delay[8]~43_combout ),
	.cout(\time_delay[8]~44 ));
// synopsys translate_off
defparam \time_delay[8]~43 .lut_mask = 16'hC30C;
defparam \time_delay[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N25
dffeas \time_delay[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[8]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[8]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[8] .is_wysiwyg = "true";
defparam \time_delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N26
cycloneive_lcell_comb \time_delay[9]~45 (
// Equation(s):
// \time_delay[9]~45_combout  = (time_delay[9] & (!\time_delay[8]~44 )) # (!time_delay[9] & ((\time_delay[8]~44 ) # (GND)))
// \time_delay[9]~46  = CARRY((!\time_delay[8]~44 ) # (!time_delay[9]))

	.dataa(time_delay[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[8]~44 ),
	.combout(\time_delay[9]~45_combout ),
	.cout(\time_delay[9]~46 ));
// synopsys translate_off
defparam \time_delay[9]~45 .lut_mask = 16'h5A5F;
defparam \time_delay[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N27
dffeas \time_delay[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[9]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[9]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[9] .is_wysiwyg = "true";
defparam \time_delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N28
cycloneive_lcell_comb \time_delay[10]~47 (
// Equation(s):
// \time_delay[10]~47_combout  = (time_delay[10] & (\time_delay[9]~46  $ (GND))) # (!time_delay[10] & (!\time_delay[9]~46  & VCC))
// \time_delay[10]~48  = CARRY((time_delay[10] & !\time_delay[9]~46 ))

	.dataa(gnd),
	.datab(time_delay[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[9]~46 ),
	.combout(\time_delay[10]~47_combout ),
	.cout(\time_delay[10]~48 ));
// synopsys translate_off
defparam \time_delay[10]~47 .lut_mask = 16'hC30C;
defparam \time_delay[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N29
dffeas \time_delay[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[10]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[10]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[10] .is_wysiwyg = "true";
defparam \time_delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N30
cycloneive_lcell_comb \time_delay[11]~49 (
// Equation(s):
// \time_delay[11]~49_combout  = (time_delay[11] & (!\time_delay[10]~48 )) # (!time_delay[11] & ((\time_delay[10]~48 ) # (GND)))
// \time_delay[11]~50  = CARRY((!\time_delay[10]~48 ) # (!time_delay[11]))

	.dataa(time_delay[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[10]~48 ),
	.combout(\time_delay[11]~49_combout ),
	.cout(\time_delay[11]~50 ));
// synopsys translate_off
defparam \time_delay[11]~49 .lut_mask = 16'h5A5F;
defparam \time_delay[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y19_N31
dffeas \time_delay[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[11]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[11]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[11] .is_wysiwyg = "true";
defparam \time_delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N0
cycloneive_lcell_comb \time_delay[12]~51 (
// Equation(s):
// \time_delay[12]~51_combout  = (time_delay[12] & (\time_delay[11]~50  $ (GND))) # (!time_delay[12] & (!\time_delay[11]~50  & VCC))
// \time_delay[12]~52  = CARRY((time_delay[12] & !\time_delay[11]~50 ))

	.dataa(gnd),
	.datab(time_delay[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[11]~50 ),
	.combout(\time_delay[12]~51_combout ),
	.cout(\time_delay[12]~52 ));
// synopsys translate_off
defparam \time_delay[12]~51 .lut_mask = 16'hC30C;
defparam \time_delay[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N1
dffeas \time_delay[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[12]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[12]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[12] .is_wysiwyg = "true";
defparam \time_delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N2
cycloneive_lcell_comb \time_delay[13]~53 (
// Equation(s):
// \time_delay[13]~53_combout  = (time_delay[13] & (!\time_delay[12]~52 )) # (!time_delay[13] & ((\time_delay[12]~52 ) # (GND)))
// \time_delay[13]~54  = CARRY((!\time_delay[12]~52 ) # (!time_delay[13]))

	.dataa(gnd),
	.datab(time_delay[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[12]~52 ),
	.combout(\time_delay[13]~53_combout ),
	.cout(\time_delay[13]~54 ));
// synopsys translate_off
defparam \time_delay[13]~53 .lut_mask = 16'h3C3F;
defparam \time_delay[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N3
dffeas \time_delay[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[13]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[13]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[13] .is_wysiwyg = "true";
defparam \time_delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N4
cycloneive_lcell_comb \time_delay[14]~55 (
// Equation(s):
// \time_delay[14]~55_combout  = (time_delay[14] & (\time_delay[13]~54  $ (GND))) # (!time_delay[14] & (!\time_delay[13]~54  & VCC))
// \time_delay[14]~56  = CARRY((time_delay[14] & !\time_delay[13]~54 ))

	.dataa(gnd),
	.datab(time_delay[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[13]~54 ),
	.combout(\time_delay[14]~55_combout ),
	.cout(\time_delay[14]~56 ));
// synopsys translate_off
defparam \time_delay[14]~55 .lut_mask = 16'hC30C;
defparam \time_delay[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \time_delay[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[14]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[14]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[14] .is_wysiwyg = "true";
defparam \time_delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N6
cycloneive_lcell_comb \time_delay[15]~57 (
// Equation(s):
// \time_delay[15]~57_combout  = (time_delay[15] & (!\time_delay[14]~56 )) # (!time_delay[15] & ((\time_delay[14]~56 ) # (GND)))
// \time_delay[15]~58  = CARRY((!\time_delay[14]~56 ) # (!time_delay[15]))

	.dataa(time_delay[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[14]~56 ),
	.combout(\time_delay[15]~57_combout ),
	.cout(\time_delay[15]~58 ));
// synopsys translate_off
defparam \time_delay[15]~57 .lut_mask = 16'h5A5F;
defparam \time_delay[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N7
dffeas \time_delay[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[15]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[15]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[15] .is_wysiwyg = "true";
defparam \time_delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N8
cycloneive_lcell_comb \time_delay[16]~59 (
// Equation(s):
// \time_delay[16]~59_combout  = (time_delay[16] & (\time_delay[15]~58  $ (GND))) # (!time_delay[16] & (!\time_delay[15]~58  & VCC))
// \time_delay[16]~60  = CARRY((time_delay[16] & !\time_delay[15]~58 ))

	.dataa(gnd),
	.datab(time_delay[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[15]~58 ),
	.combout(\time_delay[16]~59_combout ),
	.cout(\time_delay[16]~60 ));
// synopsys translate_off
defparam \time_delay[16]~59 .lut_mask = 16'hC30C;
defparam \time_delay[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N9
dffeas \time_delay[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[16]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[16]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[16] .is_wysiwyg = "true";
defparam \time_delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N10
cycloneive_lcell_comb \time_delay[17]~61 (
// Equation(s):
// \time_delay[17]~61_combout  = (time_delay[17] & (!\time_delay[16]~60 )) # (!time_delay[17] & ((\time_delay[16]~60 ) # (GND)))
// \time_delay[17]~62  = CARRY((!\time_delay[16]~60 ) # (!time_delay[17]))

	.dataa(time_delay[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[16]~60 ),
	.combout(\time_delay[17]~61_combout ),
	.cout(\time_delay[17]~62 ));
// synopsys translate_off
defparam \time_delay[17]~61 .lut_mask = 16'h5A5F;
defparam \time_delay[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N11
dffeas \time_delay[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[17]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[17]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[17] .is_wysiwyg = "true";
defparam \time_delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N12
cycloneive_lcell_comb \time_delay[18]~63 (
// Equation(s):
// \time_delay[18]~63_combout  = (time_delay[18] & (\time_delay[17]~62  $ (GND))) # (!time_delay[18] & (!\time_delay[17]~62  & VCC))
// \time_delay[18]~64  = CARRY((time_delay[18] & !\time_delay[17]~62 ))

	.dataa(time_delay[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[17]~62 ),
	.combout(\time_delay[18]~63_combout ),
	.cout(\time_delay[18]~64 ));
// synopsys translate_off
defparam \time_delay[18]~63 .lut_mask = 16'hA50A;
defparam \time_delay[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N13
dffeas \time_delay[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[18]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[18]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[18] .is_wysiwyg = "true";
defparam \time_delay[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N14
cycloneive_lcell_comb \time_delay[19]~65 (
// Equation(s):
// \time_delay[19]~65_combout  = (time_delay[19] & (!\time_delay[18]~64 )) # (!time_delay[19] & ((\time_delay[18]~64 ) # (GND)))
// \time_delay[19]~66  = CARRY((!\time_delay[18]~64 ) # (!time_delay[19]))

	.dataa(gnd),
	.datab(time_delay[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[18]~64 ),
	.combout(\time_delay[19]~65_combout ),
	.cout(\time_delay[19]~66 ));
// synopsys translate_off
defparam \time_delay[19]~65 .lut_mask = 16'h3C3F;
defparam \time_delay[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N15
dffeas \time_delay[19] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[19]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[19]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[19] .is_wysiwyg = "true";
defparam \time_delay[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N16
cycloneive_lcell_comb \time_delay[20]~67 (
// Equation(s):
// \time_delay[20]~67_combout  = (time_delay[20] & (\time_delay[19]~66  $ (GND))) # (!time_delay[20] & (!\time_delay[19]~66  & VCC))
// \time_delay[20]~68  = CARRY((time_delay[20] & !\time_delay[19]~66 ))

	.dataa(gnd),
	.datab(time_delay[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[19]~66 ),
	.combout(\time_delay[20]~67_combout ),
	.cout(\time_delay[20]~68 ));
// synopsys translate_off
defparam \time_delay[20]~67 .lut_mask = 16'hC30C;
defparam \time_delay[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N17
dffeas \time_delay[20] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[20]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[20]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[20] .is_wysiwyg = "true";
defparam \time_delay[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N18
cycloneive_lcell_comb \time_delay[21]~69 (
// Equation(s):
// \time_delay[21]~69_combout  = (time_delay[21] & (!\time_delay[20]~68 )) # (!time_delay[21] & ((\time_delay[20]~68 ) # (GND)))
// \time_delay[21]~70  = CARRY((!\time_delay[20]~68 ) # (!time_delay[21]))

	.dataa(gnd),
	.datab(time_delay[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[20]~68 ),
	.combout(\time_delay[21]~69_combout ),
	.cout(\time_delay[21]~70 ));
// synopsys translate_off
defparam \time_delay[21]~69 .lut_mask = 16'h3C3F;
defparam \time_delay[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N19
dffeas \time_delay[21] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[21]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[21]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[21] .is_wysiwyg = "true";
defparam \time_delay[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N20
cycloneive_lcell_comb \time_delay[22]~71 (
// Equation(s):
// \time_delay[22]~71_combout  = (time_delay[22] & (\time_delay[21]~70  $ (GND))) # (!time_delay[22] & (!\time_delay[21]~70  & VCC))
// \time_delay[22]~72  = CARRY((time_delay[22] & !\time_delay[21]~70 ))

	.dataa(gnd),
	.datab(time_delay[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[21]~70 ),
	.combout(\time_delay[22]~71_combout ),
	.cout(\time_delay[22]~72 ));
// synopsys translate_off
defparam \time_delay[22]~71 .lut_mask = 16'hC30C;
defparam \time_delay[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N21
dffeas \time_delay[22] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[22]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[22]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[22] .is_wysiwyg = "true";
defparam \time_delay[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N22
cycloneive_lcell_comb \time_delay[23]~73 (
// Equation(s):
// \time_delay[23]~73_combout  = (time_delay[23] & (!\time_delay[22]~72 )) # (!time_delay[23] & ((\time_delay[22]~72 ) # (GND)))
// \time_delay[23]~74  = CARRY((!\time_delay[22]~72 ) # (!time_delay[23]))

	.dataa(time_delay[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay[22]~72 ),
	.combout(\time_delay[23]~73_combout ),
	.cout(\time_delay[23]~74 ));
// synopsys translate_off
defparam \time_delay[23]~73 .lut_mask = 16'h5A5F;
defparam \time_delay[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N23
dffeas \time_delay[23] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[23]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[23]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[23] .is_wysiwyg = "true";
defparam \time_delay[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N24
cycloneive_lcell_comb \time_delay[24]~75 (
// Equation(s):
// \time_delay[24]~75_combout  = \time_delay[23]~74  $ (!time_delay[24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(time_delay[24]),
	.cin(\time_delay[23]~74 ),
	.combout(\time_delay[24]~75_combout ),
	.cout());
// synopsys translate_off
defparam \time_delay[24]~75 .lut_mask = 16'hF00F;
defparam \time_delay[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y18_N25
dffeas \time_delay[24] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay[24]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay~27_combout ),
	.sload(gnd),
	.ena(\time_delay[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay[24]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay[24] .is_wysiwyg = "true";
defparam \time_delay[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N28
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!time_delay[17] & (time_delay[16] & (time_delay[19] & time_delay[18])))

	.dataa(time_delay[17]),
	.datab(time_delay[16]),
	.datac(time_delay[19]),
	.datad(time_delay[18]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h4000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N26
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (time_delay[22] & (time_delay[21] & (!time_delay[23] & time_delay[20])))

	.dataa(time_delay[22]),
	.datab(time_delay[21]),
	.datac(time_delay[23]),
	.datad(time_delay[20]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0800;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N30
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!time_delay[15] & (time_delay[13] & (time_delay[14] & time_delay[12])))

	.dataa(time_delay[15]),
	.datab(time_delay[13]),
	.datac(time_delay[14]),
	.datad(time_delay[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h4000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N6
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!time_delay[7] & (time_delay[6] & (!time_delay[4] & !time_delay[5])))

	.dataa(time_delay[7]),
	.datab(time_delay[6]),
	.datac(time_delay[4]),
	.datad(time_delay[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0004;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N0
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!time_delay[9] & (!time_delay[10] & (time_delay[11] & !time_delay[8])))

	.dataa(time_delay[9]),
	.datab(time_delay[10]),
	.datac(time_delay[11]),
	.datad(time_delay[8]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0010;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y19_N4
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!time_delay[2] & (!time_delay[3] & (!time_delay[0] & !time_delay[1])))

	.dataa(time_delay[2]),
	.datab(time_delay[3]),
	.datac(time_delay[0]),
	.datad(time_delay[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N16
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~1_combout  & (\Equal0~2_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N18
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (time_delay[24] & (\Equal0~5_combout  & (\Equal0~6_combout  & \Equal0~4_combout )))

	.dataa(time_delay[24]),
	.datab(\Equal0~5_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y18_N4
cycloneive_lcell_comb \Selector0~8 (
// Equation(s):
// \Selector0~8_combout  = (\fsmCamera.0001~q  & \Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fsmCamera.0001~q ),
	.datad(\Equal0~7_combout ),
	.cin(gnd),
	.combout(\Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~8 .lut_mask = 16'hF000;
defparam \Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N4
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\pin_write_sram~input_o  & (\fsmCamera.0010~q  & \pin_reset~input_o ))

	.dataa(\pin_write_sram~input_o ),
	.datab(\fsmCamera.0010~q ),
	.datac(\pin_reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h8080;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N14
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (!\Selector0~6_combout  & ((\Selector0~8_combout ) # ((\Selector2~0_combout  & !\Selector0~13_combout ))))

	.dataa(\Selector0~8_combout ),
	.datab(\Selector0~6_combout ),
	.datac(\Selector2~0_combout ),
	.datad(\Selector0~13_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h2232;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N15
dffeas \fsmCamera.0010 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmCamera.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmCamera.0010 .is_wysiwyg = "true";
defparam \fsmCamera.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N16
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (!\u4|wraddr [5] & (\fsmCamera.0010~q  & (!\u4|wraddr [8] & !\u4|wraddr [0])))

	.dataa(\u4|wraddr [5]),
	.datab(\fsmCamera.0010~q ),
	.datac(\u4|wraddr [8]),
	.datad(\u4|wraddr [0]),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'h0004;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N2
cycloneive_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (\Selector0~9_combout  & (\Selector0~10_combout  & \Selector3~2_combout ))

	.dataa(gnd),
	.datab(\Selector0~9_combout ),
	.datac(\Selector0~10_combout ),
	.datad(\Selector3~2_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hC000;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N8
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\pin_write_sram~input_o  & (\fsmCamera.0011~q  & (\pin_reset~input_o  & !\Selector0~8_combout )))

	.dataa(\pin_write_sram~input_o ),
	.datab(\fsmCamera.0011~q ),
	.datac(\pin_reset~input_o ),
	.datad(\Selector0~8_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h0080;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N24
cycloneive_lcell_comb \Selector3~4 (
// Equation(s):
// \Selector3~4_combout  = (!\Selector0~6_combout  & ((\Selector3~1_combout ) # ((\Selector3~0_combout  & \Selector3~3_combout ))))

	.dataa(\Selector3~0_combout ),
	.datab(\Selector3~3_combout ),
	.datac(\Selector3~1_combout ),
	.datad(\Selector0~6_combout ),
	.cin(gnd),
	.combout(\Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~4 .lut_mask = 16'h00F8;
defparam \Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N25
dffeas \fsmCamera.0011 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmCamera.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmCamera.0011 .is_wysiwyg = "true";
defparam \fsmCamera.0011 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N27
dffeas \writedata_sram[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[0]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[0] .is_wysiwyg = "true";
defparam \writedata_sram[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N28
cycloneive_lcell_comb \u3|sram_0|writedata_reg[0]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[0]~feeder_combout  = writedata_sram[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[0]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y1_N29
dffeas \u3|sram_0|writedata_reg[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[0] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N12
cycloneive_lcell_comb \Selector0~14 (
// Equation(s):
// \Selector0~14_combout  = (!\Selector0~13_combout  & (\pin_reset~input_o  & (!\Selector0~8_combout  & !\Selector0~6_combout )))

	.dataa(\Selector0~13_combout ),
	.datab(\pin_reset~input_o ),
	.datac(\Selector0~8_combout ),
	.datad(\Selector0~6_combout ),
	.cin(gnd),
	.combout(\Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~14 .lut_mask = 16'h0004;
defparam \Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N4
cycloneive_lcell_comb \fsmCamera.0100~0 (
// Equation(s):
// \fsmCamera.0100~0_combout  = (\Selector0~6_combout ) # ((\pin_write_sram~input_o  & (\fsmCamera.0100~q  & \Selector0~14_combout )))

	.dataa(\pin_write_sram~input_o ),
	.datab(\Selector0~6_combout ),
	.datac(\fsmCamera.0100~q ),
	.datad(\Selector0~14_combout ),
	.cin(gnd),
	.combout(\fsmCamera.0100~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsmCamera.0100~0 .lut_mask = 16'hECCC;
defparam \fsmCamera.0100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y19_N5
dffeas \fsmCamera.0100 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fsmCamera.0100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmCamera.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmCamera.0100 .is_wysiwyg = "true";
defparam \fsmCamera.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N22
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\fsmCamera.0011~q ) # ((\pin_reset~input_o  & (\write_sram~q  & !\fsmCamera.0100~q )))

	.dataa(\pin_reset~input_o ),
	.datab(\fsmCamera.0011~q ),
	.datac(\write_sram~q ),
	.datad(\fsmCamera.0100~q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hCCEC;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N23
dffeas write_sram(
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_sram~q ),
	.prn(vcc));
// synopsys translate_off
defparam write_sram.is_wysiwyg = "true";
defparam write_sram.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N28
cycloneive_lcell_comb \write_sram~0 (
// Equation(s):
// \write_sram~0_combout  = (\write_sram~q  & \pin_reset~input_o )

	.dataa(\write_sram~q ),
	.datab(gnd),
	.datac(\pin_reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\write_sram~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_sram~0 .lut_mask = 16'hA0A0;
defparam \write_sram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N29
dffeas \u3|sram_0|is_write (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\write_sram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|is_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|is_write .is_wysiwyg = "true";
defparam \u3|sram_0|is_write .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \DATA_CAMERA[1]~input (
	.i(DATA_CAMERA[1]),
	.ibar(gnd),
	.o(\DATA_CAMERA[1]~input_o ));
// synopsys translate_off
defparam \DATA_CAMERA[1]~input .bus_hold = "false";
defparam \DATA_CAMERA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N19
dffeas \u4|pixel_data[1] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(gnd),
	.asdata(\DATA_CAMERA[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|pixel_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[1] .is_wysiwyg = "true";
defparam \u4|pixel_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N16
cycloneive_lcell_comb \writedata_sram[1]~feeder (
// Equation(s):
// \writedata_sram[1]~feeder_combout  = \u4|pixel_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [1]),
	.cin(gnd),
	.combout(\writedata_sram[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[1]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N17
dffeas \writedata_sram[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[1]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[1] .is_wysiwyg = "true";
defparam \writedata_sram[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N28
cycloneive_lcell_comb \u3|sram_0|writedata_reg[1]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[1]~feeder_combout  = writedata_sram[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[1]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y1_N29
dffeas \u3|sram_0|writedata_reg[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[1] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \DATA_CAMERA[2]~input (
	.i(DATA_CAMERA[2]),
	.ibar(gnd),
	.o(\DATA_CAMERA[2]~input_o ));
// synopsys translate_off
defparam \DATA_CAMERA[2]~input .bus_hold = "false";
defparam \DATA_CAMERA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N13
dffeas \u4|pixel_data[2] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(gnd),
	.asdata(\DATA_CAMERA[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|pixel_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[2] .is_wysiwyg = "true";
defparam \u4|pixel_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N8
cycloneive_lcell_comb \writedata_sram[2]~feeder (
// Equation(s):
// \writedata_sram[2]~feeder_combout  = \u4|pixel_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [2]),
	.cin(gnd),
	.combout(\writedata_sram[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[2]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N9
dffeas \writedata_sram[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[2]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[2] .is_wysiwyg = "true";
defparam \writedata_sram[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y1_N16
cycloneive_lcell_comb \u3|sram_0|writedata_reg[2]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[2]~feeder_combout  = writedata_sram[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[2]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y1_N17
dffeas \u3|sram_0|writedata_reg[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[2] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \DATA_CAMERA[3]~input (
	.i(DATA_CAMERA[3]),
	.ibar(gnd),
	.o(\DATA_CAMERA[3]~input_o ));
// synopsys translate_off
defparam \DATA_CAMERA[3]~input .bus_hold = "false";
defparam \DATA_CAMERA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y1_N5
dffeas \u4|pixel_data[3] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(gnd),
	.asdata(\DATA_CAMERA[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|pixel_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[3] .is_wysiwyg = "true";
defparam \u4|pixel_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N23
dffeas \writedata_sram[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u4|pixel_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[3]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[3] .is_wysiwyg = "true";
defparam \writedata_sram[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N30
cycloneive_lcell_comb \u3|sram_0|writedata_reg[3]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[3]~feeder_combout  = writedata_sram[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[3]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y1_N31
dffeas \u3|sram_0|writedata_reg[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[3] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \DATA_CAMERA[4]~input (
	.i(DATA_CAMERA[4]),
	.ibar(gnd),
	.o(\DATA_CAMERA[4]~input_o ));
// synopsys translate_off
defparam \DATA_CAMERA[4]~input .bus_hold = "false";
defparam \DATA_CAMERA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N20
cycloneive_lcell_comb \u4|pixel_data[4]~feeder (
// Equation(s):
// \u4|pixel_data[4]~feeder_combout  = \DATA_CAMERA[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[4]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[4]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N21
dffeas \u4|pixel_data[4] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[4] .is_wysiwyg = "true";
defparam \u4|pixel_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N24
cycloneive_lcell_comb \writedata_sram[4]~feeder (
// Equation(s):
// \writedata_sram[4]~feeder_combout  = \u4|pixel_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [4]),
	.cin(gnd),
	.combout(\writedata_sram[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[4]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N25
dffeas \writedata_sram[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[4]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[4] .is_wysiwyg = "true";
defparam \writedata_sram[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N30
cycloneive_lcell_comb \u3|sram_0|writedata_reg[4]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[4]~feeder_combout  = writedata_sram[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[4]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N31
dffeas \u3|sram_0|writedata_reg[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[4] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \DATA_CAMERA[5]~input (
	.i(DATA_CAMERA[5]),
	.ibar(gnd),
	.o(\DATA_CAMERA[5]~input_o ));
// synopsys translate_off
defparam \DATA_CAMERA[5]~input .bus_hold = "false";
defparam \DATA_CAMERA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N6
cycloneive_lcell_comb \u4|pixel_data[5]~feeder (
// Equation(s):
// \u4|pixel_data[5]~feeder_combout  = \DATA_CAMERA[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[5]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N7
dffeas \u4|pixel_data[5] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[5] .is_wysiwyg = "true";
defparam \u4|pixel_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N30
cycloneive_lcell_comb \writedata_sram[5]~feeder (
// Equation(s):
// \writedata_sram[5]~feeder_combout  = \u4|pixel_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [5]),
	.cin(gnd),
	.combout(\writedata_sram[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[5]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N31
dffeas \writedata_sram[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[5]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[5] .is_wysiwyg = "true";
defparam \writedata_sram[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y1_N5
dffeas \u3|sram_0|writedata_reg[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(writedata_sram[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[5] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \DATA_CAMERA[6]~input (
	.i(DATA_CAMERA[6]),
	.ibar(gnd),
	.o(\DATA_CAMERA[6]~input_o ));
// synopsys translate_off
defparam \DATA_CAMERA[6]~input .bus_hold = "false";
defparam \DATA_CAMERA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N10
cycloneive_lcell_comb \u4|pixel_data[6]~feeder (
// Equation(s):
// \u4|pixel_data[6]~feeder_combout  = \DATA_CAMERA[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[6]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N11
dffeas \u4|pixel_data[6] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[6] .is_wysiwyg = "true";
defparam \u4|pixel_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N0
cycloneive_lcell_comb \writedata_sram[6]~feeder (
// Equation(s):
// \writedata_sram[6]~feeder_combout  = \u4|pixel_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [6]),
	.cin(gnd),
	.combout(\writedata_sram[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[6]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N1
dffeas \writedata_sram[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[6]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[6] .is_wysiwyg = "true";
defparam \writedata_sram[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N24
cycloneive_lcell_comb \u3|sram_0|writedata_reg[6]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[6]~feeder_combout  = writedata_sram[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[6]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N25
dffeas \u3|sram_0|writedata_reg[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[6] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \DATA_CAMERA[7]~input (
	.i(DATA_CAMERA[7]),
	.ibar(gnd),
	.o(\DATA_CAMERA[7]~input_o ));
// synopsys translate_off
defparam \DATA_CAMERA[7]~input .bus_hold = "false";
defparam \DATA_CAMERA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N2
cycloneive_lcell_comb \u4|pixel_data[7]~feeder (
// Equation(s):
// \u4|pixel_data[7]~feeder_combout  = \DATA_CAMERA[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[7]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N3
dffeas \u4|pixel_data[7] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[7] .is_wysiwyg = "true";
defparam \u4|pixel_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N14
cycloneive_lcell_comb \writedata_sram[7]~feeder (
// Equation(s):
// \writedata_sram[7]~feeder_combout  = \u4|pixel_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [7]),
	.cin(gnd),
	.combout(\writedata_sram[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[7]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N15
dffeas \writedata_sram[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[7]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[7] .is_wysiwyg = "true";
defparam \writedata_sram[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N14
cycloneive_lcell_comb \u3|sram_0|writedata_reg[7]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[7]~feeder_combout  = writedata_sram[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[7]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y1_N15
dffeas \u3|sram_0|writedata_reg[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[7] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N12
cycloneive_lcell_comb \u4|pixel_data[8]~feeder (
// Equation(s):
// \u4|pixel_data[8]~feeder_combout  = \DATA_CAMERA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[0]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[8]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y4_N10
cycloneive_lcell_comb \u4|pixel_data[8]~2 (
// Equation(s):
// \u4|pixel_data[8]~2_combout  = (\u4|FSM_state.ROW_CAPTURE~q  & (\HREF_CAMERA~input_o  & !\u4|pixel_half~q ))

	.dataa(\u4|FSM_state.ROW_CAPTURE~q ),
	.datab(gnd),
	.datac(\HREF_CAMERA~input_o ),
	.datad(\u4|pixel_half~q ),
	.cin(gnd),
	.combout(\u4|pixel_data[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[8]~2 .lut_mask = 16'h00A0;
defparam \u4|pixel_data[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N13
dffeas \u4|pixel_data[8] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[8] .is_wysiwyg = "true";
defparam \u4|pixel_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N20
cycloneive_lcell_comb \writedata_sram[8]~feeder (
// Equation(s):
// \writedata_sram[8]~feeder_combout  = \u4|pixel_data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [8]),
	.cin(gnd),
	.combout(\writedata_sram[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[8]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N21
dffeas \writedata_sram[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[8]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[8] .is_wysiwyg = "true";
defparam \writedata_sram[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y20_N0
cycloneive_lcell_comb \u3|sram_0|writedata_reg[8]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[8]~feeder_combout  = writedata_sram[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[8]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y20_N1
dffeas \u3|sram_0|writedata_reg[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[8] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N19
dffeas \u4|pixel_data[9] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(gnd),
	.asdata(\DATA_CAMERA[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|pixel_data[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[9] .is_wysiwyg = "true";
defparam \u4|pixel_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N22
cycloneive_lcell_comb \writedata_sram[9]~feeder (
// Equation(s):
// \writedata_sram[9]~feeder_combout  = \u4|pixel_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [9]),
	.cin(gnd),
	.combout(\writedata_sram[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[9]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N23
dffeas \writedata_sram[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[9]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[9] .is_wysiwyg = "true";
defparam \writedata_sram[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y4_N16
cycloneive_lcell_comb \u3|sram_0|writedata_reg[9]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[9]~feeder_combout  = writedata_sram[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[9]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y4_N17
dffeas \u3|sram_0|writedata_reg[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[9] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N0
cycloneive_lcell_comb \u4|pixel_data[10]~feeder (
// Equation(s):
// \u4|pixel_data[10]~feeder_combout  = \DATA_CAMERA[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[2]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[10]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N1
dffeas \u4|pixel_data[10] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[10] .is_wysiwyg = "true";
defparam \u4|pixel_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N4
cycloneive_lcell_comb \writedata_sram[10]~feeder (
// Equation(s):
// \writedata_sram[10]~feeder_combout  = \u4|pixel_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [10]),
	.cin(gnd),
	.combout(\writedata_sram[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[10]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N5
dffeas \writedata_sram[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[10]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[10] .is_wysiwyg = "true";
defparam \writedata_sram[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneive_lcell_comb \u3|sram_0|writedata_reg[10]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[10]~feeder_combout  = writedata_sram[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[10]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y17_N15
dffeas \u3|sram_0|writedata_reg[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[10] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N10
cycloneive_lcell_comb \u4|pixel_data[11]~feeder (
// Equation(s):
// \u4|pixel_data[11]~feeder_combout  = \DATA_CAMERA[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[3]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[11]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N11
dffeas \u4|pixel_data[11] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[11] .is_wysiwyg = "true";
defparam \u4|pixel_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N26
cycloneive_lcell_comb \writedata_sram[11]~feeder (
// Equation(s):
// \writedata_sram[11]~feeder_combout  = \u4|pixel_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [11]),
	.cin(gnd),
	.combout(\writedata_sram[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[11]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N27
dffeas \writedata_sram[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[11]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[11] .is_wysiwyg = "true";
defparam \writedata_sram[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N28
cycloneive_lcell_comb \u3|sram_0|writedata_reg[11]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[11]~feeder_combout  = writedata_sram[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(writedata_sram[11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[11]~feeder .lut_mask = 16'hF0F0;
defparam \u3|sram_0|writedata_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y8_N29
dffeas \u3|sram_0|writedata_reg[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[11] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N16
cycloneive_lcell_comb \u4|pixel_data[12]~feeder (
// Equation(s):
// \u4|pixel_data[12]~feeder_combout  = \DATA_CAMERA[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[4]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[12]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N17
dffeas \u4|pixel_data[12] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[12] .is_wysiwyg = "true";
defparam \u4|pixel_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N8
cycloneive_lcell_comb \writedata_sram[12]~feeder (
// Equation(s):
// \writedata_sram[12]~feeder_combout  = \u4|pixel_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [12]),
	.cin(gnd),
	.combout(\writedata_sram[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[12]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N9
dffeas \writedata_sram[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[12]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[12] .is_wysiwyg = "true";
defparam \writedata_sram[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y4_N8
cycloneive_lcell_comb \u3|sram_0|writedata_reg[12]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[12]~feeder_combout  = writedata_sram[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[12]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y4_N9
dffeas \u3|sram_0|writedata_reg[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[12] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N2
cycloneive_lcell_comb \u4|pixel_data[13]~feeder (
// Equation(s):
// \u4|pixel_data[13]~feeder_combout  = \DATA_CAMERA[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[5]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[13]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N3
dffeas \u4|pixel_data[13] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[13] .is_wysiwyg = "true";
defparam \u4|pixel_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N14
cycloneive_lcell_comb \writedata_sram[13]~feeder (
// Equation(s):
// \writedata_sram[13]~feeder_combout  = \u4|pixel_data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [13]),
	.cin(gnd),
	.combout(\writedata_sram[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[13]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N15
dffeas \writedata_sram[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[13]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[13] .is_wysiwyg = "true";
defparam \writedata_sram[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N8
cycloneive_lcell_comb \u3|sram_0|writedata_reg[13]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[13]~feeder_combout  = writedata_sram[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[13]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N9
dffeas \u3|sram_0|writedata_reg[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[13] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N28
cycloneive_lcell_comb \u4|pixel_data[14]~feeder (
// Equation(s):
// \u4|pixel_data[14]~feeder_combout  = \DATA_CAMERA[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DATA_CAMERA[6]~input_o ),
	.cin(gnd),
	.combout(\u4|pixel_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u4|pixel_data[14]~feeder .lut_mask = 16'hFF00;
defparam \u4|pixel_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N29
dffeas \u4|pixel_data[14] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(\u4|pixel_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|pixel_data[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[14] .is_wysiwyg = "true";
defparam \u4|pixel_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N24
cycloneive_lcell_comb \writedata_sram[14]~feeder (
// Equation(s):
// \writedata_sram[14]~feeder_combout  = \u4|pixel_data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [14]),
	.cin(gnd),
	.combout(\writedata_sram[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[14]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N25
dffeas \writedata_sram[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[14]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[14] .is_wysiwyg = "true";
defparam \writedata_sram[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N22
cycloneive_lcell_comb \u3|sram_0|writedata_reg[14]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[14]~feeder_combout  = writedata_sram[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(writedata_sram[14]),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|writedata_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N23
dffeas \u3|sram_0|writedata_reg[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[14] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N7
dffeas \u4|pixel_data[15] (
	.clk(\PCLK_CAMERA~input_o ),
	.d(gnd),
	.asdata(\DATA_CAMERA[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|pixel_data[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|pixel_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|pixel_data[15] .is_wysiwyg = "true";
defparam \u4|pixel_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y4_N30
cycloneive_lcell_comb \writedata_sram[15]~feeder (
// Equation(s):
// \writedata_sram[15]~feeder_combout  = \u4|pixel_data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|pixel_data [15]),
	.cin(gnd),
	.combout(\writedata_sram[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \writedata_sram[15]~feeder .lut_mask = 16'hFF00;
defparam \writedata_sram[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y4_N31
dffeas \writedata_sram[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\writedata_sram[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsmCamera.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_sram[15]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_sram[15] .is_wysiwyg = "true";
defparam \writedata_sram[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N4
cycloneive_lcell_comb \u3|sram_0|writedata_reg[15]~feeder (
// Equation(s):
// \u3|sram_0|writedata_reg[15]~feeder_combout  = writedata_sram[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(writedata_sram[15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|sram_0|writedata_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[15]~feeder .lut_mask = 16'hF0F0;
defparam \u3|sram_0|writedata_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y4_N5
dffeas \u3|sram_0|writedata_reg[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|writedata_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|writedata_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|writedata_reg[15] .is_wysiwyg = "true";
defparam \u3|sram_0|writedata_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N18
cycloneive_lcell_comb \u2|config_camera|SCLK~2 (
// Equation(s):
// \u2|config_camera|SCLK~2_combout  = (\u2|config_camera|SD_COUNTER [1]) # ((!\u2|config_camera|SD_COUNTER [2] & \u2|config_camera|SD_COUNTER [4]))

	.dataa(gnd),
	.datab(\u2|config_camera|SD_COUNTER [1]),
	.datac(\u2|config_camera|SD_COUNTER [2]),
	.datad(\u2|config_camera|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u2|config_camera|SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SCLK~2 .lut_mask = 16'hCFCC;
defparam \u2|config_camera|SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N24
cycloneive_lcell_comb \u2|config_camera|SCLK~5 (
// Equation(s):
// \u2|config_camera|SCLK~5_combout  = (\u2|config_camera|SD_COUNTER [2] & (((\u2|config_camera|SCLK~q ) # (!\u2|config_camera|SD_COUNTER [3])) # (!\u2|config_camera|SD_COUNTER [4]))) # (!\u2|config_camera|SD_COUNTER [2] & (((\u2|config_camera|SD_COUNTER 
// [3]))))

	.dataa(\u2|config_camera|SD_COUNTER [2]),
	.datab(\u2|config_camera|SD_COUNTER [4]),
	.datac(\u2|config_camera|SD_COUNTER [3]),
	.datad(\u2|config_camera|SCLK~q ),
	.cin(gnd),
	.combout(\u2|config_camera|SCLK~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SCLK~5 .lut_mask = 16'hFA7A;
defparam \u2|config_camera|SCLK~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N16
cycloneive_lcell_comb \u2|config_camera|SCLK~3 (
// Equation(s):
// \u2|config_camera|SCLK~3_combout  = (\u2|config_camera|SD_COUNTER [5] & ((\u2|config_camera|END~5_combout ) # ((!\u2|config_camera|SCLK~2_combout  & !\u2|config_camera|SCLK~5_combout ))))

	.dataa(\u2|config_camera|END~5_combout ),
	.datab(\u2|config_camera|SCLK~2_combout ),
	.datac(\u2|config_camera|SD_COUNTER [5]),
	.datad(\u2|config_camera|SCLK~5_combout ),
	.cin(gnd),
	.combout(\u2|config_camera|SCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SCLK~3 .lut_mask = 16'hA0B0;
defparam \u2|config_camera|SCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y34_N14
cycloneive_lcell_comb \u2|config_camera|SCLK~4 (
// Equation(s):
// \u2|config_camera|SCLK~4_combout  = (\u2|config_camera|SCLK~3_combout  & (!\u2|config_camera|END~5_combout  & (\u2|config_camera|SD_COUNTER [0]))) # (!\u2|config_camera|SCLK~3_combout  & (((\u2|config_camera|SCLK~q ))))

	.dataa(\u2|config_camera|END~5_combout ),
	.datab(\u2|config_camera|SD_COUNTER [0]),
	.datac(\u2|config_camera|SCLK~q ),
	.datad(\u2|config_camera|SCLK~3_combout ),
	.cin(gnd),
	.combout(\u2|config_camera|SCLK~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|SCLK~4 .lut_mask = 16'h44F0;
defparam \u2|config_camera|SCLK~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y34_N15
dffeas \u2|config_camera|SCLK (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.d(\u2|config_camera|SCLK~4_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|config_camera|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|config_camera|SCLK .is_wysiwyg = "true";
defparam \u2|config_camera|SCLK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N28
cycloneive_lcell_comb \u2|config_camera|I2C_SCLK~0 (
// Equation(s):
// \u2|config_camera|I2C_SCLK~0_combout  = (\u2|config_camera|SD_COUNTER [4] & (((!\u2|config_camera|SD_COUNTER [2])) # (!\u2|config_camera|SD_COUNTER [3]))) # (!\u2|config_camera|SD_COUNTER [4] & (((!\u2|config_camera|SD_COUNTER[0]~6_combout ))))

	.dataa(\u2|config_camera|SD_COUNTER [3]),
	.datab(\u2|config_camera|SD_COUNTER [4]),
	.datac(\u2|config_camera|SD_COUNTER [2]),
	.datad(\u2|config_camera|SD_COUNTER[0]~6_combout ),
	.cin(gnd),
	.combout(\u2|config_camera|I2C_SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|I2C_SCLK~0 .lut_mask = 16'h4C7F;
defparam \u2|config_camera|I2C_SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y34_N22
cycloneive_lcell_comb \u2|config_camera|I2C_SCLK~1 (
// Equation(s):
// \u2|config_camera|I2C_SCLK~1_combout  = ((\u2|config_camera|SD_COUNTER [5] & (!GLOBAL(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ) & \u2|config_camera|I2C_SCLK~0_combout ))) # (!\u2|config_camera|SCLK~q )

	.dataa(\u2|config_camera|SCLK~q ),
	.datab(\u2|config_camera|SD_COUNTER [5]),
	.datac(\u1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.datad(\u2|config_camera|I2C_SCLK~0_combout ),
	.cin(gnd),
	.combout(\u2|config_camera|I2C_SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|config_camera|I2C_SCLK~1 .lut_mask = 16'h5D55;
defparam \u2|config_camera|I2C_SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \u5|H_Cont[0]~11 (
// Equation(s):
// \u5|H_Cont[0]~11_combout  = \u5|H_Cont [0] $ (VCC)
// \u5|H_Cont[0]~12  = CARRY(\u5|H_Cont [0])

	.dataa(gnd),
	.datab(\u5|H_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u5|H_Cont[0]~11_combout ),
	.cout(\u5|H_Cont[0]~12 ));
// synopsys translate_off
defparam \u5|H_Cont[0]~11 .lut_mask = 16'h33CC;
defparam \u5|H_Cont[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneive_lcell_comb \u5|H_Cont[1]~13 (
// Equation(s):
// \u5|H_Cont[1]~13_combout  = (\u5|H_Cont [1] & (!\u5|H_Cont[0]~12 )) # (!\u5|H_Cont [1] & ((\u5|H_Cont[0]~12 ) # (GND)))
// \u5|H_Cont[1]~14  = CARRY((!\u5|H_Cont[0]~12 ) # (!\u5|H_Cont [1]))

	.dataa(\u5|H_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[0]~12 ),
	.combout(\u5|H_Cont[1]~13_combout ),
	.cout(\u5|H_Cont[1]~14 ));
// synopsys translate_off
defparam \u5|H_Cont[1]~13 .lut_mask = 16'h5A5F;
defparam \u5|H_Cont[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N7
dffeas \u5|H_Cont[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u5|H_Cont[1]~13_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[1] .is_wysiwyg = "true";
defparam \u5|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \u5|H_Cont[2]~15 (
// Equation(s):
// \u5|H_Cont[2]~15_combout  = (\u5|H_Cont [2] & (\u5|H_Cont[1]~14  $ (GND))) # (!\u5|H_Cont [2] & (!\u5|H_Cont[1]~14  & VCC))
// \u5|H_Cont[2]~16  = CARRY((\u5|H_Cont [2] & !\u5|H_Cont[1]~14 ))

	.dataa(gnd),
	.datab(\u5|H_Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[1]~14 ),
	.combout(\u5|H_Cont[2]~15_combout ),
	.cout(\u5|H_Cont[2]~16 ));
// synopsys translate_off
defparam \u5|H_Cont[2]~15 .lut_mask = 16'hC30C;
defparam \u5|H_Cont[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N9
dffeas \u5|H_Cont[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u5|H_Cont[2]~15_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[2] .is_wysiwyg = "true";
defparam \u5|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \u5|H_Cont[3]~17 (
// Equation(s):
// \u5|H_Cont[3]~17_combout  = (\u5|H_Cont [3] & (!\u5|H_Cont[2]~16 )) # (!\u5|H_Cont [3] & ((\u5|H_Cont[2]~16 ) # (GND)))
// \u5|H_Cont[3]~18  = CARRY((!\u5|H_Cont[2]~16 ) # (!\u5|H_Cont [3]))

	.dataa(\u5|H_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[2]~16 ),
	.combout(\u5|H_Cont[3]~17_combout ),
	.cout(\u5|H_Cont[3]~18 ));
// synopsys translate_off
defparam \u5|H_Cont[3]~17 .lut_mask = 16'h5A5F;
defparam \u5|H_Cont[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N11
dffeas \u5|H_Cont[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u5|H_Cont[3]~17_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[3] .is_wysiwyg = "true";
defparam \u5|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \u5|H_Cont[4]~19 (
// Equation(s):
// \u5|H_Cont[4]~19_combout  = (\u5|H_Cont [4] & (\u5|H_Cont[3]~18  $ (GND))) # (!\u5|H_Cont [4] & (!\u5|H_Cont[3]~18  & VCC))
// \u5|H_Cont[4]~20  = CARRY((\u5|H_Cont [4] & !\u5|H_Cont[3]~18 ))

	.dataa(\u5|H_Cont [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[3]~18 ),
	.combout(\u5|H_Cont[4]~19_combout ),
	.cout(\u5|H_Cont[4]~20 ));
// synopsys translate_off
defparam \u5|H_Cont[4]~19 .lut_mask = 16'hA50A;
defparam \u5|H_Cont[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y24_N13
dffeas \u5|H_Cont[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u5|H_Cont[4]~19_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[4] .is_wysiwyg = "true";
defparam \u5|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \u5|H_Cont[5]~21 (
// Equation(s):
// \u5|H_Cont[5]~21_combout  = (\u5|H_Cont [5] & (!\u5|H_Cont[4]~20 )) # (!\u5|H_Cont [5] & ((\u5|H_Cont[4]~20 ) # (GND)))
// \u5|H_Cont[5]~22  = CARRY((!\u5|H_Cont[4]~20 ) # (!\u5|H_Cont [5]))

	.dataa(\u5|H_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[4]~20 ),
	.combout(\u5|H_Cont[5]~21_combout ),
	.cout(\u5|H_Cont[5]~22 ));
// synopsys translate_off
defparam \u5|H_Cont[5]~21 .lut_mask = 16'h5A5F;
defparam \u5|H_Cont[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y24_N29
dffeas \u5|H_Cont[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u5|H_Cont[5]~21_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[5] .is_wysiwyg = "true";
defparam \u5|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \u5|H_Cont[6]~23 (
// Equation(s):
// \u5|H_Cont[6]~23_combout  = (\u5|H_Cont [6] & (\u5|H_Cont[5]~22  $ (GND))) # (!\u5|H_Cont [6] & (!\u5|H_Cont[5]~22  & VCC))
// \u5|H_Cont[6]~24  = CARRY((\u5|H_Cont [6] & !\u5|H_Cont[5]~22 ))

	.dataa(\u5|H_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[5]~22 ),
	.combout(\u5|H_Cont[6]~23_combout ),
	.cout(\u5|H_Cont[6]~24 ));
// synopsys translate_off
defparam \u5|H_Cont[6]~23 .lut_mask = 16'hA50A;
defparam \u5|H_Cont[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y24_N23
dffeas \u5|H_Cont[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u5|H_Cont[6]~23_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[6] .is_wysiwyg = "true";
defparam \u5|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \u5|H_Cont[7]~25 (
// Equation(s):
// \u5|H_Cont[7]~25_combout  = (\u5|H_Cont [7] & (!\u5|H_Cont[6]~24 )) # (!\u5|H_Cont [7] & ((\u5|H_Cont[6]~24 ) # (GND)))
// \u5|H_Cont[7]~26  = CARRY((!\u5|H_Cont[6]~24 ) # (!\u5|H_Cont [7]))

	.dataa(gnd),
	.datab(\u5|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[6]~24 ),
	.combout(\u5|H_Cont[7]~25_combout ),
	.cout(\u5|H_Cont[7]~26 ));
// synopsys translate_off
defparam \u5|H_Cont[7]~25 .lut_mask = 16'h3C3F;
defparam \u5|H_Cont[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y24_N25
dffeas \u5|H_Cont[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u5|H_Cont[7]~25_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[7] .is_wysiwyg = "true";
defparam \u5|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \u5|H_Cont[8]~27 (
// Equation(s):
// \u5|H_Cont[8]~27_combout  = (\u5|H_Cont [8] & (\u5|H_Cont[7]~26  $ (GND))) # (!\u5|H_Cont [8] & (!\u5|H_Cont[7]~26  & VCC))
// \u5|H_Cont[8]~28  = CARRY((\u5|H_Cont [8] & !\u5|H_Cont[7]~26 ))

	.dataa(\u5|H_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[7]~26 ),
	.combout(\u5|H_Cont[8]~27_combout ),
	.cout(\u5|H_Cont[8]~28 ));
// synopsys translate_off
defparam \u5|H_Cont[8]~27 .lut_mask = 16'hA50A;
defparam \u5|H_Cont[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y24_N21
dffeas \u5|H_Cont[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u5|H_Cont[8]~27_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[8] .is_wysiwyg = "true";
defparam \u5|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \u5|H_Cont[9]~29 (
// Equation(s):
// \u5|H_Cont[9]~29_combout  = (\u5|H_Cont [9] & (!\u5|H_Cont[8]~28 )) # (!\u5|H_Cont [9] & ((\u5|H_Cont[8]~28 ) # (GND)))
// \u5|H_Cont[9]~30  = CARRY((!\u5|H_Cont[8]~28 ) # (!\u5|H_Cont [9]))

	.dataa(gnd),
	.datab(\u5|H_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|H_Cont[8]~28 ),
	.combout(\u5|H_Cont[9]~29_combout ),
	.cout(\u5|H_Cont[9]~30 ));
// synopsys translate_off
defparam \u5|H_Cont[9]~29 .lut_mask = 16'h3C3F;
defparam \u5|H_Cont[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y24_N19
dffeas \u5|H_Cont[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u5|H_Cont[9]~29_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[9] .is_wysiwyg = "true";
defparam \u5|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \u5|H_Cont[10]~31 (
// Equation(s):
// \u5|H_Cont[10]~31_combout  = \u5|H_Cont[9]~30  $ (!\u5|H_Cont [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u5|H_Cont [10]),
	.cin(\u5|H_Cont[9]~30 ),
	.combout(\u5|H_Cont[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u5|H_Cont[10]~31 .lut_mask = 16'hF00F;
defparam \u5|H_Cont[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y24_N5
dffeas \u5|H_Cont[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u5|H_Cont[10]~31_combout ),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[10] .is_wysiwyg = "true";
defparam \u5|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneive_lcell_comb \u5|LessThan2~0 (
// Equation(s):
// \u5|LessThan2~0_combout  = ((!\u5|H_Cont [7] & (!\u5|H_Cont [5] & !\u5|H_Cont [6]))) # (!\u5|H_Cont [8])

	.dataa(\u5|H_Cont [7]),
	.datab(\u5|H_Cont [5]),
	.datac(\u5|H_Cont [6]),
	.datad(\u5|H_Cont [8]),
	.cin(gnd),
	.combout(\u5|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan2~0 .lut_mask = 16'h01FF;
defparam \u5|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneive_lcell_comb \u5|LessThan2~1 (
// Equation(s):
// \u5|LessThan2~1_combout  = (\u5|H_Cont [10]) # ((\u5|H_Cont [9] & !\u5|LessThan2~0_combout ))

	.dataa(\u5|H_Cont [10]),
	.datab(\u5|H_Cont [9]),
	.datac(gnd),
	.datad(\u5|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u5|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan2~1 .lut_mask = 16'hAAEE;
defparam \u5|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N5
dffeas \u5|H_Cont[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u5|H_Cont[0]~11_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|H_Cont[0] .is_wysiwyg = "true";
defparam \u5|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneive_lcell_comb \u5|LessThan0~2 (
// Equation(s):
// \u5|LessThan0~2_combout  = (!\u5|H_Cont [9] & (!\u5|H_Cont [8] & !\u5|H_Cont [10]))

	.dataa(\u5|H_Cont [9]),
	.datab(\u5|H_Cont [8]),
	.datac(gnd),
	.datad(\u5|H_Cont [10]),
	.cin(gnd),
	.combout(\u5|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan0~2 .lut_mask = 16'h0011;
defparam \u5|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \u5|LessThan0~3 (
// Equation(s):
// \u5|LessThan0~3_combout  = (\u5|LessThan0~2_combout  & (((!\u5|H_Cont [6] & !\u5|H_Cont [5])) # (!\u5|H_Cont [7])))

	.dataa(\u5|H_Cont [6]),
	.datab(\u5|H_Cont [7]),
	.datac(\u5|H_Cont [5]),
	.datad(\u5|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u5|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan0~3 .lut_mask = 16'h3700;
defparam \u5|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \pin_read_sram~input (
	.i(pin_read_sram),
	.ibar(gnd),
	.o(\pin_read_sram~input_o ));
// synopsys translate_off
defparam \pin_read_sram~input .bus_hold = "false";
defparam \pin_read_sram~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
cycloneive_lcell_comb \Selector12~7 (
// Equation(s):
// \Selector12~7_combout  = (\pin_read_sram~input_o ) # (!\pin_write_sram~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\pin_write_sram~input_o ),
	.datad(\pin_read_sram~input_o ),
	.cin(gnd),
	.combout(\Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~7 .lut_mask = 16'hFF0F;
defparam \Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \u5|Equal0~1 (
// Equation(s):
// \u5|Equal0~1_combout  = (\u5|H_Cont [1] & (\u5|H_Cont [0] & (\u5|H_Cont [2] & !\u5|H_Cont [4])))

	.dataa(\u5|H_Cont [1]),
	.datab(\u5|H_Cont [0]),
	.datac(\u5|H_Cont [2]),
	.datad(\u5|H_Cont [4]),
	.cin(gnd),
	.combout(\u5|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal0~1 .lut_mask = 16'h0080;
defparam \u5|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \u5|Equal0~2 (
// Equation(s):
// \u5|Equal0~2_combout  = (\u5|Equal0~1_combout  & (\u5|LessThan0~2_combout  & (\u5|H_Cont [3] & !\u5|H_Cont [7])))

	.dataa(\u5|Equal0~1_combout ),
	.datab(\u5|LessThan0~2_combout ),
	.datac(\u5|H_Cont [3]),
	.datad(\u5|H_Cont [7]),
	.cin(gnd),
	.combout(\u5|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal0~2 .lut_mask = 16'h0080;
defparam \u5|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \u5|oVGA_HS~0 (
// Equation(s):
// \u5|oVGA_HS~0_combout  = (\u5|H_Cont [6] & (\u5|oVGA_HS~q  & ((!\u5|Equal0~2_combout ) # (!\u5|H_Cont [5])))) # (!\u5|H_Cont [6] & ((\u5|oVGA_HS~q ) # ((!\u5|H_Cont [5] & \u5|Equal0~2_combout ))))

	.dataa(\u5|H_Cont [6]),
	.datab(\u5|H_Cont [5]),
	.datac(\u5|oVGA_HS~q ),
	.datad(\u5|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u5|oVGA_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|oVGA_HS~0 .lut_mask = 16'h71F0;
defparam \u5|oVGA_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N31
dffeas \u5|oVGA_HS (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u5|oVGA_HS~0_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|oVGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u5|oVGA_HS .is_wysiwyg = "true";
defparam \u5|oVGA_HS .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \u5|oVGA_HS~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u5|oVGA_HS~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u5|oVGA_HS~clkctrl_outclk ));
// synopsys translate_off
defparam \u5|oVGA_HS~clkctrl .clock_type = "global clock";
defparam \u5|oVGA_HS~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneive_lcell_comb \u5|V_Cont[0]~11 (
// Equation(s):
// \u5|V_Cont[0]~11_combout  = \u5|V_Cont [0] $ (VCC)
// \u5|V_Cont[0]~12  = CARRY(\u5|V_Cont [0])

	.dataa(\u5|V_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u5|V_Cont[0]~11_combout ),
	.cout(\u5|V_Cont[0]~12 ));
// synopsys translate_off
defparam \u5|V_Cont[0]~11 .lut_mask = 16'h55AA;
defparam \u5|V_Cont[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneive_lcell_comb \u5|V_Cont[4]~19 (
// Equation(s):
// \u5|V_Cont[4]~19_combout  = (\u5|V_Cont [4] & (\u5|V_Cont[3]~18  $ (GND))) # (!\u5|V_Cont [4] & (!\u5|V_Cont[3]~18  & VCC))
// \u5|V_Cont[4]~20  = CARRY((\u5|V_Cont [4] & !\u5|V_Cont[3]~18 ))

	.dataa(gnd),
	.datab(\u5|V_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[3]~18 ),
	.combout(\u5|V_Cont[4]~19_combout ),
	.cout(\u5|V_Cont[4]~20 ));
// synopsys translate_off
defparam \u5|V_Cont[4]~19 .lut_mask = 16'hC30C;
defparam \u5|V_Cont[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneive_lcell_comb \u5|V_Cont[5]~21 (
// Equation(s):
// \u5|V_Cont[5]~21_combout  = (\u5|V_Cont [5] & (!\u5|V_Cont[4]~20 )) # (!\u5|V_Cont [5] & ((\u5|V_Cont[4]~20 ) # (GND)))
// \u5|V_Cont[5]~22  = CARRY((!\u5|V_Cont[4]~20 ) # (!\u5|V_Cont [5]))

	.dataa(gnd),
	.datab(\u5|V_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[4]~20 ),
	.combout(\u5|V_Cont[5]~21_combout ),
	.cout(\u5|V_Cont[5]~22 ));
// synopsys translate_off
defparam \u5|V_Cont[5]~21 .lut_mask = 16'h3C3F;
defparam \u5|V_Cont[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N17
dffeas \u5|V_Cont[5] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[5]~21_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[5] .is_wysiwyg = "true";
defparam \u5|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneive_lcell_comb \u5|V_Cont[6]~23 (
// Equation(s):
// \u5|V_Cont[6]~23_combout  = (\u5|V_Cont [6] & (\u5|V_Cont[5]~22  $ (GND))) # (!\u5|V_Cont [6] & (!\u5|V_Cont[5]~22  & VCC))
// \u5|V_Cont[6]~24  = CARRY((\u5|V_Cont [6] & !\u5|V_Cont[5]~22 ))

	.dataa(gnd),
	.datab(\u5|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[5]~22 ),
	.combout(\u5|V_Cont[6]~23_combout ),
	.cout(\u5|V_Cont[6]~24 ));
// synopsys translate_off
defparam \u5|V_Cont[6]~23 .lut_mask = 16'hC30C;
defparam \u5|V_Cont[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N19
dffeas \u5|V_Cont[6] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[6]~23_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[6] .is_wysiwyg = "true";
defparam \u5|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneive_lcell_comb \u5|V_Cont[7]~25 (
// Equation(s):
// \u5|V_Cont[7]~25_combout  = (\u5|V_Cont [7] & (!\u5|V_Cont[6]~24 )) # (!\u5|V_Cont [7] & ((\u5|V_Cont[6]~24 ) # (GND)))
// \u5|V_Cont[7]~26  = CARRY((!\u5|V_Cont[6]~24 ) # (!\u5|V_Cont [7]))

	.dataa(gnd),
	.datab(\u5|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[6]~24 ),
	.combout(\u5|V_Cont[7]~25_combout ),
	.cout(\u5|V_Cont[7]~26 ));
// synopsys translate_off
defparam \u5|V_Cont[7]~25 .lut_mask = 16'h3C3F;
defparam \u5|V_Cont[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N21
dffeas \u5|V_Cont[7] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[7]~25_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[7] .is_wysiwyg = "true";
defparam \u5|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneive_lcell_comb \u5|V_Cont[8]~27 (
// Equation(s):
// \u5|V_Cont[8]~27_combout  = (\u5|V_Cont [8] & (\u5|V_Cont[7]~26  $ (GND))) # (!\u5|V_Cont [8] & (!\u5|V_Cont[7]~26  & VCC))
// \u5|V_Cont[8]~28  = CARRY((\u5|V_Cont [8] & !\u5|V_Cont[7]~26 ))

	.dataa(\u5|V_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[7]~26 ),
	.combout(\u5|V_Cont[8]~27_combout ),
	.cout(\u5|V_Cont[8]~28 ));
// synopsys translate_off
defparam \u5|V_Cont[8]~27 .lut_mask = 16'hA50A;
defparam \u5|V_Cont[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N23
dffeas \u5|V_Cont[8] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[8]~27_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[8] .is_wysiwyg = "true";
defparam \u5|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \u5|V_Cont[9]~29 (
// Equation(s):
// \u5|V_Cont[9]~29_combout  = (\u5|V_Cont [9] & (!\u5|V_Cont[8]~28 )) # (!\u5|V_Cont [9] & ((\u5|V_Cont[8]~28 ) # (GND)))
// \u5|V_Cont[9]~30  = CARRY((!\u5|V_Cont[8]~28 ) # (!\u5|V_Cont [9]))

	.dataa(gnd),
	.datab(\u5|V_Cont [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[8]~28 ),
	.combout(\u5|V_Cont[9]~29_combout ),
	.cout(\u5|V_Cont[9]~30 ));
// synopsys translate_off
defparam \u5|V_Cont[9]~29 .lut_mask = 16'h3C3F;
defparam \u5|V_Cont[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N25
dffeas \u5|V_Cont[9] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[9]~29_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[9] .is_wysiwyg = "true";
defparam \u5|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneive_lcell_comb \u5|V_Cont[10]~31 (
// Equation(s):
// \u5|V_Cont[10]~31_combout  = \u5|V_Cont [10] $ (!\u5|V_Cont[9]~30 )

	.dataa(\u5|V_Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u5|V_Cont[9]~30 ),
	.combout(\u5|V_Cont[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u5|V_Cont[10]~31 .lut_mask = 16'hA5A5;
defparam \u5|V_Cont[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N27
dffeas \u5|V_Cont[10] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[10]~31_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[10] .is_wysiwyg = "true";
defparam \u5|V_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \u5|LessThan3~0 (
// Equation(s):
// \u5|LessThan3~0_combout  = (!\u5|V_Cont [8] & (!\u5|V_Cont [5] & (!\u5|V_Cont [7] & !\u5|V_Cont [6])))

	.dataa(\u5|V_Cont [8]),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|V_Cont [7]),
	.datad(\u5|V_Cont [6]),
	.cin(gnd),
	.combout(\u5|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan3~0 .lut_mask = 16'h0001;
defparam \u5|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
cycloneive_lcell_comb \u5|LessThan3~1 (
// Equation(s):
// \u5|LessThan3~1_combout  = (\u5|V_Cont [10]) # ((\u5|V_Cont [9] & ((!\u5|LessThan1~3_combout ) # (!\u5|LessThan3~0_combout ))))

	.dataa(\u5|V_Cont [10]),
	.datab(\u5|V_Cont [9]),
	.datac(\u5|LessThan3~0_combout ),
	.datad(\u5|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\u5|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan3~1 .lut_mask = 16'hAEEE;
defparam \u5|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N7
dffeas \u5|V_Cont[0] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[0]~11_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[0] .is_wysiwyg = "true";
defparam \u5|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneive_lcell_comb \u5|V_Cont[1]~13 (
// Equation(s):
// \u5|V_Cont[1]~13_combout  = (\u5|V_Cont [1] & (!\u5|V_Cont[0]~12 )) # (!\u5|V_Cont [1] & ((\u5|V_Cont[0]~12 ) # (GND)))
// \u5|V_Cont[1]~14  = CARRY((!\u5|V_Cont[0]~12 ) # (!\u5|V_Cont [1]))

	.dataa(gnd),
	.datab(\u5|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[0]~12 ),
	.combout(\u5|V_Cont[1]~13_combout ),
	.cout(\u5|V_Cont[1]~14 ));
// synopsys translate_off
defparam \u5|V_Cont[1]~13 .lut_mask = 16'h3C3F;
defparam \u5|V_Cont[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N9
dffeas \u5|V_Cont[1] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[1]~13_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[1] .is_wysiwyg = "true";
defparam \u5|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \u5|V_Cont[2]~15 (
// Equation(s):
// \u5|V_Cont[2]~15_combout  = (\u5|V_Cont [2] & (\u5|V_Cont[1]~14  $ (GND))) # (!\u5|V_Cont [2] & (!\u5|V_Cont[1]~14  & VCC))
// \u5|V_Cont[2]~16  = CARRY((\u5|V_Cont [2] & !\u5|V_Cont[1]~14 ))

	.dataa(\u5|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[1]~14 ),
	.combout(\u5|V_Cont[2]~15_combout ),
	.cout(\u5|V_Cont[2]~16 ));
// synopsys translate_off
defparam \u5|V_Cont[2]~15 .lut_mask = 16'hA50A;
defparam \u5|V_Cont[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N11
dffeas \u5|V_Cont[2] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[2]~15_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[2] .is_wysiwyg = "true";
defparam \u5|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneive_lcell_comb \u5|V_Cont[3]~17 (
// Equation(s):
// \u5|V_Cont[3]~17_combout  = (\u5|V_Cont [3] & (!\u5|V_Cont[2]~16 )) # (!\u5|V_Cont [3] & ((\u5|V_Cont[2]~16 ) # (GND)))
// \u5|V_Cont[3]~18  = CARRY((!\u5|V_Cont[2]~16 ) # (!\u5|V_Cont [3]))

	.dataa(\u5|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|V_Cont[2]~16 ),
	.combout(\u5|V_Cont[3]~17_combout ),
	.cout(\u5|V_Cont[3]~18 ));
// synopsys translate_off
defparam \u5|V_Cont[3]~17 .lut_mask = 16'h5A5F;
defparam \u5|V_Cont[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y25_N13
dffeas \u5|V_Cont[3] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[3]~17_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[3] .is_wysiwyg = "true";
defparam \u5|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y25_N15
dffeas \u5|V_Cont[4] (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|V_Cont[4]~19_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(\u5|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|V_Cont[4] .is_wysiwyg = "true";
defparam \u5|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneive_lcell_comb \u5|LessThan1~2 (
// Equation(s):
// \u5|LessThan1~2_combout  = (((!\u5|V_Cont [0] & !\u5|V_Cont [1])) # (!\u5|V_Cont [3])) # (!\u5|V_Cont [2])

	.dataa(\u5|V_Cont [2]),
	.datab(\u5|V_Cont [0]),
	.datac(\u5|V_Cont [1]),
	.datad(\u5|V_Cont [3]),
	.cin(gnd),
	.combout(\u5|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan1~2 .lut_mask = 16'h57FF;
defparam \u5|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneive_lcell_comb \u5|LessThan1~3 (
// Equation(s):
// \u5|LessThan1~3_combout  = (!\u5|V_Cont [4] & \u5|LessThan1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u5|V_Cont [4]),
	.datad(\u5|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\u5|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan1~3 .lut_mask = 16'h0F00;
defparam \u5|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneive_lcell_comb \u5|LessThan1~0 (
// Equation(s):
// \u5|LessThan1~0_combout  = (!\u5|V_Cont [8] & (!\u5|V_Cont [9] & (!\u5|V_Cont [7] & !\u5|V_Cont [6])))

	.dataa(\u5|V_Cont [8]),
	.datab(\u5|V_Cont [9]),
	.datac(\u5|V_Cont [7]),
	.datad(\u5|V_Cont [6]),
	.cin(gnd),
	.combout(\u5|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan1~0 .lut_mask = 16'h0001;
defparam \u5|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \u5|LessThan1~1 (
// Equation(s):
// \u5|LessThan1~1_combout  = (!\u5|V_Cont [10] & \u5|LessThan1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u5|V_Cont [10]),
	.datad(\u5|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u5|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|LessThan1~1 .lut_mask = 16'h0F00;
defparam \u5|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \u5|Add3~0 (
// Equation(s):
// \u5|Add3~0_combout  = \u5|V_Cont [0] $ (VCC)
// \u5|Add3~1  = CARRY(\u5|V_Cont [0])

	.dataa(gnd),
	.datab(\u5|V_Cont [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u5|Add3~0_combout ),
	.cout(\u5|Add3~1 ));
// synopsys translate_off
defparam \u5|Add3~0 .lut_mask = 16'h33CC;
defparam \u5|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneive_lcell_comb \u5|Add3~3 (
// Equation(s):
// \u5|Add3~3_combout  = (\u5|V_Cont [1] & (\u5|Add3~1  & VCC)) # (!\u5|V_Cont [1] & (!\u5|Add3~1 ))
// \u5|Add3~4  = CARRY((!\u5|V_Cont [1] & !\u5|Add3~1 ))

	.dataa(gnd),
	.datab(\u5|V_Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~1 ),
	.combout(\u5|Add3~3_combout ),
	.cout(\u5|Add3~4 ));
// synopsys translate_off
defparam \u5|Add3~3 .lut_mask = 16'hC303;
defparam \u5|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneive_lcell_comb \u5|Add3~6 (
// Equation(s):
// \u5|Add3~6_combout  = (\u5|V_Cont [2] & (\u5|Add3~4  $ (GND))) # (!\u5|V_Cont [2] & (!\u5|Add3~4  & VCC))
// \u5|Add3~7  = CARRY((\u5|V_Cont [2] & !\u5|Add3~4 ))

	.dataa(\u5|V_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~4 ),
	.combout(\u5|Add3~6_combout ),
	.cout(\u5|Add3~7 ));
// synopsys translate_off
defparam \u5|Add3~6 .lut_mask = 16'hA50A;
defparam \u5|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneive_lcell_comb \u5|Add3~9 (
// Equation(s):
// \u5|Add3~9_combout  = (\u5|V_Cont [3] & (!\u5|Add3~7 )) # (!\u5|V_Cont [3] & ((\u5|Add3~7 ) # (GND)))
// \u5|Add3~10  = CARRY((!\u5|Add3~7 ) # (!\u5|V_Cont [3]))

	.dataa(\u5|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~7 ),
	.combout(\u5|Add3~9_combout ),
	.cout(\u5|Add3~10 ));
// synopsys translate_off
defparam \u5|Add3~9 .lut_mask = 16'h5A5F;
defparam \u5|Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneive_lcell_comb \u5|Add3~11 (
// Equation(s):
// \u5|Add3~11_combout  = (\u5|Add3~9_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|LessThan1~1_combout ),
	.datad(\u5|Add3~9_combout ),
	.cin(gnd),
	.combout(\u5|Add3~11_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~11 .lut_mask = 16'h4F00;
defparam \u5|Add3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneive_lcell_comb \u5|Add3~12 (
// Equation(s):
// \u5|Add3~12_combout  = (\u5|V_Cont [4] & ((GND) # (!\u5|Add3~10 ))) # (!\u5|V_Cont [4] & (\u5|Add3~10  $ (GND)))
// \u5|Add3~13  = CARRY((\u5|V_Cont [4]) # (!\u5|Add3~10 ))

	.dataa(gnd),
	.datab(\u5|V_Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~10 ),
	.combout(\u5|Add3~12_combout ),
	.cout(\u5|Add3~13 ));
// synopsys translate_off
defparam \u5|Add3~12 .lut_mask = 16'h3CCF;
defparam \u5|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneive_lcell_comb \u5|Add3~15 (
// Equation(s):
// \u5|Add3~15_combout  = (\u5|V_Cont [5] & (!\u5|Add3~13 )) # (!\u5|V_Cont [5] & ((\u5|Add3~13 ) # (GND)))
// \u5|Add3~16  = CARRY((!\u5|Add3~13 ) # (!\u5|V_Cont [5]))

	.dataa(gnd),
	.datab(\u5|V_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~13 ),
	.combout(\u5|Add3~15_combout ),
	.cout(\u5|Add3~16 ));
// synopsys translate_off
defparam \u5|Add3~15 .lut_mask = 16'h3C3F;
defparam \u5|Add3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneive_lcell_comb \u5|Add3~17 (
// Equation(s):
// \u5|Add3~17_combout  = (\u5|Add3~15_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|LessThan1~1_combout ),
	.datad(\u5|Add3~15_combout ),
	.cin(gnd),
	.combout(\u5|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~17 .lut_mask = 16'h4F00;
defparam \u5|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \u5|Add3~14 (
// Equation(s):
// \u5|Add3~14_combout  = (\u5|Add3~12_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|LessThan1~1_combout ),
	.datad(\u5|Add3~12_combout ),
	.cin(gnd),
	.combout(\u5|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~14 .lut_mask = 16'h4F00;
defparam \u5|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \u5|Add3~8 (
// Equation(s):
// \u5|Add3~8_combout  = (\u5|Add3~6_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|LessThan1~1_combout ),
	.datad(\u5|Add3~6_combout ),
	.cin(gnd),
	.combout(\u5|Add3~8_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~8 .lut_mask = 16'h4F00;
defparam \u5|Add3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneive_lcell_comb \u5|Add3~5 (
// Equation(s):
// \u5|Add3~5_combout  = (\u5|Add3~3_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|LessThan1~1_combout ),
	.datad(\u5|Add3~3_combout ),
	.cin(gnd),
	.combout(\u5|Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~5 .lut_mask = 16'h4F00;
defparam \u5|Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneive_lcell_comb \u5|Add3~2 (
// Equation(s):
// \u5|Add3~2_combout  = (\u5|Add3~0_combout  & (((\u5|V_Cont [5] & !\u5|LessThan1~3_combout )) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|Add3~0_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|LessThan1~1_combout ),
	.datad(\u5|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\u5|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~2 .lut_mask = 16'h0A8A;
defparam \u5|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \u5|Add0~0 (
// Equation(s):
// \u5|Add0~0_combout  = (\u5|Add3~2_combout  & (\u5|Add3~8_combout  $ (VCC))) # (!\u5|Add3~2_combout  & (\u5|Add3~8_combout  & VCC))
// \u5|Add0~1  = CARRY((\u5|Add3~2_combout  & \u5|Add3~8_combout ))

	.dataa(\u5|Add3~2_combout ),
	.datab(\u5|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u5|Add0~0_combout ),
	.cout(\u5|Add0~1 ));
// synopsys translate_off
defparam \u5|Add0~0 .lut_mask = 16'h6688;
defparam \u5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneive_lcell_comb \u5|Add0~2 (
// Equation(s):
// \u5|Add0~2_combout  = (\u5|Add3~11_combout  & ((\u5|Add3~5_combout  & (\u5|Add0~1  & VCC)) # (!\u5|Add3~5_combout  & (!\u5|Add0~1 )))) # (!\u5|Add3~11_combout  & ((\u5|Add3~5_combout  & (!\u5|Add0~1 )) # (!\u5|Add3~5_combout  & ((\u5|Add0~1 ) # (GND)))))
// \u5|Add0~3  = CARRY((\u5|Add3~11_combout  & (!\u5|Add3~5_combout  & !\u5|Add0~1 )) # (!\u5|Add3~11_combout  & ((!\u5|Add0~1 ) # (!\u5|Add3~5_combout ))))

	.dataa(\u5|Add3~11_combout ),
	.datab(\u5|Add3~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add0~1 ),
	.combout(\u5|Add0~2_combout ),
	.cout(\u5|Add0~3 ));
// synopsys translate_off
defparam \u5|Add0~2 .lut_mask = 16'h9617;
defparam \u5|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \u5|Add0~4 (
// Equation(s):
// \u5|Add0~4_combout  = ((\u5|Add3~14_combout  $ (\u5|Add3~8_combout  $ (!\u5|Add0~3 )))) # (GND)
// \u5|Add0~5  = CARRY((\u5|Add3~14_combout  & ((\u5|Add3~8_combout ) # (!\u5|Add0~3 ))) # (!\u5|Add3~14_combout  & (\u5|Add3~8_combout  & !\u5|Add0~3 )))

	.dataa(\u5|Add3~14_combout ),
	.datab(\u5|Add3~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add0~3 ),
	.combout(\u5|Add0~4_combout ),
	.cout(\u5|Add0~5 ));
// synopsys translate_off
defparam \u5|Add0~4 .lut_mask = 16'h698E;
defparam \u5|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \u5|Add0~6 (
// Equation(s):
// \u5|Add0~6_combout  = (\u5|Add3~11_combout  & ((\u5|Add3~17_combout  & (\u5|Add0~5  & VCC)) # (!\u5|Add3~17_combout  & (!\u5|Add0~5 )))) # (!\u5|Add3~11_combout  & ((\u5|Add3~17_combout  & (!\u5|Add0~5 )) # (!\u5|Add3~17_combout  & ((\u5|Add0~5 ) # 
// (GND)))))
// \u5|Add0~7  = CARRY((\u5|Add3~11_combout  & (!\u5|Add3~17_combout  & !\u5|Add0~5 )) # (!\u5|Add3~11_combout  & ((!\u5|Add0~5 ) # (!\u5|Add3~17_combout ))))

	.dataa(\u5|Add3~11_combout ),
	.datab(\u5|Add3~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add0~5 ),
	.combout(\u5|Add0~6_combout ),
	.cout(\u5|Add0~7 ));
// synopsys translate_off
defparam \u5|Add0~6 .lut_mask = 16'h9617;
defparam \u5|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \u5|Equal0~0 (
// Equation(s):
// \u5|Equal0~0_combout  = (!\u5|H_Cont [6] & !\u5|H_Cont [5])

	.dataa(\u5|H_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u5|H_Cont [5]),
	.cin(gnd),
	.combout(\u5|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Equal0~0 .lut_mask = 16'h0055;
defparam \u5|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \u5|Add2~0 (
// Equation(s):
// \u5|Add2~0_combout  = \u5|H_Cont [5] $ (VCC)
// \u5|Add2~1  = CARRY(\u5|H_Cont [5])

	.dataa(gnd),
	.datab(\u5|H_Cont [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u5|Add2~0_combout ),
	.cout(\u5|Add2~1 ));
// synopsys translate_off
defparam \u5|Add2~0 .lut_mask = 16'h33CC;
defparam \u5|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneive_lcell_comb \u5|Add2~2 (
// Equation(s):
// \u5|Add2~2_combout  = (\u5|H_Cont [6] & (\u5|Add2~1  & VCC)) # (!\u5|H_Cont [6] & (!\u5|Add2~1 ))
// \u5|Add2~3  = CARRY((!\u5|H_Cont [6] & !\u5|Add2~1 ))

	.dataa(\u5|H_Cont [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add2~1 ),
	.combout(\u5|Add2~2_combout ),
	.cout(\u5|Add2~3 ));
// synopsys translate_off
defparam \u5|Add2~2 .lut_mask = 16'hA505;
defparam \u5|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \u5|Add2~4 (
// Equation(s):
// \u5|Add2~4_combout  = (\u5|H_Cont [7] & (\u5|Add2~3  $ (GND))) # (!\u5|H_Cont [7] & (!\u5|Add2~3  & VCC))
// \u5|Add2~5  = CARRY((\u5|H_Cont [7] & !\u5|Add2~3 ))

	.dataa(gnd),
	.datab(\u5|H_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add2~3 ),
	.combout(\u5|Add2~4_combout ),
	.cout(\u5|Add2~5 ));
// synopsys translate_off
defparam \u5|Add2~4 .lut_mask = 16'hC30C;
defparam \u5|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneive_lcell_comb \u5|Add2~7 (
// Equation(s):
// \u5|Add2~7_combout  = (\u5|H_Cont [8] & (\u5|Add2~5  & VCC)) # (!\u5|H_Cont [8] & (!\u5|Add2~5 ))
// \u5|Add2~8  = CARRY((!\u5|H_Cont [8] & !\u5|Add2~5 ))

	.dataa(gnd),
	.datab(\u5|H_Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add2~5 ),
	.combout(\u5|Add2~7_combout ),
	.cout(\u5|Add2~8 ));
// synopsys translate_off
defparam \u5|Add2~7 .lut_mask = 16'hC303;
defparam \u5|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneive_lcell_comb \u5|Add2~10 (
// Equation(s):
// \u5|Add2~10_combout  = (\u5|H_Cont [9] & ((GND) # (!\u5|Add2~8 ))) # (!\u5|H_Cont [9] & (\u5|Add2~8  $ (GND)))
// \u5|Add2~11  = CARRY((\u5|H_Cont [9]) # (!\u5|Add2~8 ))

	.dataa(\u5|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add2~8 ),
	.combout(\u5|Add2~10_combout ),
	.cout(\u5|Add2~11 ));
// synopsys translate_off
defparam \u5|Add2~10 .lut_mask = 16'h5AAF;
defparam \u5|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneive_lcell_comb \u5|Add2~13 (
// Equation(s):
// \u5|Add2~13_combout  = \u5|Add2~11  $ (!\u5|H_Cont [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u5|H_Cont [10]),
	.cin(\u5|Add2~11 ),
	.combout(\u5|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add2~13 .lut_mask = 16'hF00F;
defparam \u5|Add2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneive_lcell_comb \u5|Add2~15 (
// Equation(s):
// \u5|Add2~15_combout  = (\u5|Add2~13_combout  & (((\u5|H_Cont [7] & !\u5|Equal0~0_combout )) # (!\u5|LessThan0~2_combout )))

	.dataa(\u5|H_Cont [7]),
	.datab(\u5|Equal0~0_combout ),
	.datac(\u5|Add2~13_combout ),
	.datad(\u5|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u5|Add2~15_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add2~15 .lut_mask = 16'h20F0;
defparam \u5|Add2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneive_lcell_comb \u5|Add2~12 (
// Equation(s):
// \u5|Add2~12_combout  = (\u5|Add2~10_combout  & (((\u5|H_Cont [7] & !\u5|Equal0~0_combout )) # (!\u5|LessThan0~2_combout )))

	.dataa(\u5|H_Cont [7]),
	.datab(\u5|Equal0~0_combout ),
	.datac(\u5|LessThan0~2_combout ),
	.datad(\u5|Add2~10_combout ),
	.cin(gnd),
	.combout(\u5|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add2~12 .lut_mask = 16'h2F00;
defparam \u5|Add2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneive_lcell_comb \u5|Add2~9 (
// Equation(s):
// \u5|Add2~9_combout  = (\u5|Add2~7_combout  & (((\u5|H_Cont [7] & !\u5|Equal0~0_combout )) # (!\u5|LessThan0~2_combout )))

	.dataa(\u5|H_Cont [7]),
	.datab(\u5|Equal0~0_combout ),
	.datac(\u5|LessThan0~2_combout ),
	.datad(\u5|Add2~7_combout ),
	.cin(gnd),
	.combout(\u5|Add2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add2~9 .lut_mask = 16'h2F00;
defparam \u5|Add2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneive_lcell_comb \u5|Add2~6 (
// Equation(s):
// \u5|Add2~6_combout  = (\u5|Add2~4_combout  & (((\u5|H_Cont [7] & !\u5|Equal0~0_combout )) # (!\u5|LessThan0~2_combout )))

	.dataa(\u5|H_Cont [7]),
	.datab(\u5|Equal0~0_combout ),
	.datac(\u5|Add2~4_combout ),
	.datad(\u5|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u5|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add2~6 .lut_mask = 16'h20F0;
defparam \u5|Add2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \u5|Add1~0 (
// Equation(s):
// \u5|Add1~0_combout  = (\u5|Add3~2_combout  & (\u5|Add2~6_combout  $ (VCC))) # (!\u5|Add3~2_combout  & (\u5|Add2~6_combout  & VCC))
// \u5|Add1~1  = CARRY((\u5|Add3~2_combout  & \u5|Add2~6_combout ))

	.dataa(\u5|Add3~2_combout ),
	.datab(\u5|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u5|Add1~0_combout ),
	.cout(\u5|Add1~1 ));
// synopsys translate_off
defparam \u5|Add1~0 .lut_mask = 16'h6688;
defparam \u5|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \u5|Add1~2 (
// Equation(s):
// \u5|Add1~2_combout  = (\u5|Add3~5_combout  & ((\u5|Add2~9_combout  & (\u5|Add1~1  & VCC)) # (!\u5|Add2~9_combout  & (!\u5|Add1~1 )))) # (!\u5|Add3~5_combout  & ((\u5|Add2~9_combout  & (!\u5|Add1~1 )) # (!\u5|Add2~9_combout  & ((\u5|Add1~1 ) # (GND)))))
// \u5|Add1~3  = CARRY((\u5|Add3~5_combout  & (!\u5|Add2~9_combout  & !\u5|Add1~1 )) # (!\u5|Add3~5_combout  & ((!\u5|Add1~1 ) # (!\u5|Add2~9_combout ))))

	.dataa(\u5|Add3~5_combout ),
	.datab(\u5|Add2~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~1 ),
	.combout(\u5|Add1~2_combout ),
	.cout(\u5|Add1~3 ));
// synopsys translate_off
defparam \u5|Add1~2 .lut_mask = 16'h9617;
defparam \u5|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \u5|Add1~4 (
// Equation(s):
// \u5|Add1~4_combout  = ((\u5|Add0~0_combout  $ (\u5|Add2~12_combout  $ (!\u5|Add1~3 )))) # (GND)
// \u5|Add1~5  = CARRY((\u5|Add0~0_combout  & ((\u5|Add2~12_combout ) # (!\u5|Add1~3 ))) # (!\u5|Add0~0_combout  & (\u5|Add2~12_combout  & !\u5|Add1~3 )))

	.dataa(\u5|Add0~0_combout ),
	.datab(\u5|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~3 ),
	.combout(\u5|Add1~4_combout ),
	.cout(\u5|Add1~5 ));
// synopsys translate_off
defparam \u5|Add1~4 .lut_mask = 16'h698E;
defparam \u5|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \u5|Add1~6 (
// Equation(s):
// \u5|Add1~6_combout  = (\u5|Add0~2_combout  & ((\u5|Add2~15_combout  & (\u5|Add1~5  & VCC)) # (!\u5|Add2~15_combout  & (!\u5|Add1~5 )))) # (!\u5|Add0~2_combout  & ((\u5|Add2~15_combout  & (!\u5|Add1~5 )) # (!\u5|Add2~15_combout  & ((\u5|Add1~5 ) # 
// (GND)))))
// \u5|Add1~7  = CARRY((\u5|Add0~2_combout  & (!\u5|Add2~15_combout  & !\u5|Add1~5 )) # (!\u5|Add0~2_combout  & ((!\u5|Add1~5 ) # (!\u5|Add2~15_combout ))))

	.dataa(\u5|Add0~2_combout ),
	.datab(\u5|Add2~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~5 ),
	.combout(\u5|Add1~6_combout ),
	.cout(\u5|Add1~7 ));
// synopsys translate_off
defparam \u5|Add1~6 .lut_mask = 16'h9617;
defparam \u5|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \u5|Add1~8 (
// Equation(s):
// \u5|Add1~8_combout  = (\u5|Add0~4_combout  & (\u5|Add1~7  $ (GND))) # (!\u5|Add0~4_combout  & (!\u5|Add1~7  & VCC))
// \u5|Add1~9  = CARRY((\u5|Add0~4_combout  & !\u5|Add1~7 ))

	.dataa(\u5|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~7 ),
	.combout(\u5|Add1~8_combout ),
	.cout(\u5|Add1~9 ));
// synopsys translate_off
defparam \u5|Add1~8 .lut_mask = 16'hA50A;
defparam \u5|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \u5|Add1~10 (
// Equation(s):
// \u5|Add1~10_combout  = (\u5|Add0~6_combout  & (!\u5|Add1~9 )) # (!\u5|Add0~6_combout  & ((\u5|Add1~9 ) # (GND)))
// \u5|Add1~11  = CARRY((!\u5|Add1~9 ) # (!\u5|Add0~6_combout ))

	.dataa(gnd),
	.datab(\u5|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~9 ),
	.combout(\u5|Add1~10_combout ),
	.cout(\u5|Add1~11 ));
// synopsys translate_off
defparam \u5|Add1~10 .lut_mask = 16'h3C3F;
defparam \u5|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneive_lcell_comb \u5|Add3~18 (
// Equation(s):
// \u5|Add3~18_combout  = (\u5|V_Cont [6] & ((GND) # (!\u5|Add3~16 ))) # (!\u5|V_Cont [6] & (\u5|Add3~16  $ (GND)))
// \u5|Add3~19  = CARRY((\u5|V_Cont [6]) # (!\u5|Add3~16 ))

	.dataa(gnd),
	.datab(\u5|V_Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~16 ),
	.combout(\u5|Add3~18_combout ),
	.cout(\u5|Add3~19 ));
// synopsys translate_off
defparam \u5|Add3~18 .lut_mask = 16'h3CCF;
defparam \u5|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneive_lcell_comb \u5|Add3~20 (
// Equation(s):
// \u5|Add3~20_combout  = (\u5|Add3~18_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|Add3~18_combout ),
	.datad(\u5|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u5|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~20 .lut_mask = 16'h40F0;
defparam \u5|Add3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \u5|Add0~8 (
// Equation(s):
// \u5|Add0~8_combout  = ((\u5|Add3~14_combout  $ (\u5|Add3~20_combout  $ (!\u5|Add0~7 )))) # (GND)
// \u5|Add0~9  = CARRY((\u5|Add3~14_combout  & ((\u5|Add3~20_combout ) # (!\u5|Add0~7 ))) # (!\u5|Add3~14_combout  & (\u5|Add3~20_combout  & !\u5|Add0~7 )))

	.dataa(\u5|Add3~14_combout ),
	.datab(\u5|Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add0~7 ),
	.combout(\u5|Add0~8_combout ),
	.cout(\u5|Add0~9 ));
// synopsys translate_off
defparam \u5|Add0~8 .lut_mask = 16'h698E;
defparam \u5|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \u5|Add1~12 (
// Equation(s):
// \u5|Add1~12_combout  = (\u5|Add0~8_combout  & (\u5|Add1~11  $ (GND))) # (!\u5|Add0~8_combout  & (!\u5|Add1~11  & VCC))
// \u5|Add1~13  = CARRY((\u5|Add0~8_combout  & !\u5|Add1~11 ))

	.dataa(gnd),
	.datab(\u5|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~11 ),
	.combout(\u5|Add1~12_combout ),
	.cout(\u5|Add1~13 ));
// synopsys translate_off
defparam \u5|Add1~12 .lut_mask = 16'hC30C;
defparam \u5|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (!\u5|Add1~10_combout  & (!\u5|Add1~6_combout  & (!\u5|Add1~8_combout  & !\u5|Add1~12_combout )))

	.dataa(\u5|Add1~10_combout ),
	.datab(\u5|Add1~6_combout ),
	.datac(\u5|Add1~8_combout ),
	.datad(\u5|Add1~12_combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h0001;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \u5|Add3~21 (
// Equation(s):
// \u5|Add3~21_combout  = (\u5|V_Cont [7] & (\u5|Add3~19  & VCC)) # (!\u5|V_Cont [7] & (!\u5|Add3~19 ))
// \u5|Add3~22  = CARRY((!\u5|V_Cont [7] & !\u5|Add3~19 ))

	.dataa(gnd),
	.datab(\u5|V_Cont [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~19 ),
	.combout(\u5|Add3~21_combout ),
	.cout(\u5|Add3~22 ));
// synopsys translate_off
defparam \u5|Add3~21 .lut_mask = 16'hC303;
defparam \u5|Add3~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneive_lcell_comb \u5|Add3~24 (
// Equation(s):
// \u5|Add3~24_combout  = (\u5|V_Cont [8] & ((GND) # (!\u5|Add3~22 ))) # (!\u5|V_Cont [8] & (\u5|Add3~22  $ (GND)))
// \u5|Add3~25  = CARRY((\u5|V_Cont [8]) # (!\u5|Add3~22 ))

	.dataa(\u5|V_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~22 ),
	.combout(\u5|Add3~24_combout ),
	.cout(\u5|Add3~25 ));
// synopsys translate_off
defparam \u5|Add3~24 .lut_mask = 16'h5AAF;
defparam \u5|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneive_lcell_comb \u5|Add3~27 (
// Equation(s):
// \u5|Add3~27_combout  = (\u5|V_Cont [9] & (\u5|Add3~25  & VCC)) # (!\u5|V_Cont [9] & (!\u5|Add3~25 ))
// \u5|Add3~28  = CARRY((!\u5|V_Cont [9] & !\u5|Add3~25 ))

	.dataa(\u5|V_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add3~25 ),
	.combout(\u5|Add3~27_combout ),
	.cout(\u5|Add3~28 ));
// synopsys translate_off
defparam \u5|Add3~27 .lut_mask = 16'hA505;
defparam \u5|Add3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneive_lcell_comb \u5|Add3~29 (
// Equation(s):
// \u5|Add3~29_combout  = (\u5|Add3~27_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|LessThan1~1_combout ),
	.datad(\u5|Add3~27_combout ),
	.cin(gnd),
	.combout(\u5|Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~29 .lut_mask = 16'h4F00;
defparam \u5|Add3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneive_lcell_comb \u5|Add3~26 (
// Equation(s):
// \u5|Add3~26_combout  = (\u5|Add3~24_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|Add3~24_combout ),
	.datad(\u5|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u5|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~26 .lut_mask = 16'h40F0;
defparam \u5|Add3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneive_lcell_comb \u5|Add3~30 (
// Equation(s):
// \u5|Add3~30_combout  = \u5|Add3~28  $ (\u5|V_Cont [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u5|V_Cont [10]),
	.cin(\u5|Add3~28 ),
	.combout(\u5|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~30 .lut_mask = 16'h0FF0;
defparam \u5|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneive_lcell_comb \u5|Add3~32 (
// Equation(s):
// \u5|Add3~32_combout  = (\u5|Add3~30_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|Add3~30_combout ),
	.datad(\u5|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u5|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~32 .lut_mask = 16'h40F0;
defparam \u5|Add3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \u5|Add3~23 (
// Equation(s):
// \u5|Add3~23_combout  = (\u5|Add3~21_combout  & (((!\u5|LessThan1~3_combout  & \u5|V_Cont [5])) # (!\u5|LessThan1~1_combout )))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|V_Cont [5]),
	.datac(\u5|LessThan1~1_combout ),
	.datad(\u5|Add3~21_combout ),
	.cin(gnd),
	.combout(\u5|Add3~23_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add3~23 .lut_mask = 16'h4F00;
defparam \u5|Add3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneive_lcell_comb \u5|Add0~10 (
// Equation(s):
// \u5|Add0~10_combout  = (\u5|Add3~23_combout  & ((\u5|Add3~17_combout  & (\u5|Add0~9  & VCC)) # (!\u5|Add3~17_combout  & (!\u5|Add0~9 )))) # (!\u5|Add3~23_combout  & ((\u5|Add3~17_combout  & (!\u5|Add0~9 )) # (!\u5|Add3~17_combout  & ((\u5|Add0~9 ) # 
// (GND)))))
// \u5|Add0~11  = CARRY((\u5|Add3~23_combout  & (!\u5|Add3~17_combout  & !\u5|Add0~9 )) # (!\u5|Add3~23_combout  & ((!\u5|Add0~9 ) # (!\u5|Add3~17_combout ))))

	.dataa(\u5|Add3~23_combout ),
	.datab(\u5|Add3~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add0~9 ),
	.combout(\u5|Add0~10_combout ),
	.cout(\u5|Add0~11 ));
// synopsys translate_off
defparam \u5|Add0~10 .lut_mask = 16'h9617;
defparam \u5|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \u5|Add0~12 (
// Equation(s):
// \u5|Add0~12_combout  = ((\u5|Add3~26_combout  $ (\u5|Add3~20_combout  $ (!\u5|Add0~11 )))) # (GND)
// \u5|Add0~13  = CARRY((\u5|Add3~26_combout  & ((\u5|Add3~20_combout ) # (!\u5|Add0~11 ))) # (!\u5|Add3~26_combout  & (\u5|Add3~20_combout  & !\u5|Add0~11 )))

	.dataa(\u5|Add3~26_combout ),
	.datab(\u5|Add3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add0~11 ),
	.combout(\u5|Add0~12_combout ),
	.cout(\u5|Add0~13 ));
// synopsys translate_off
defparam \u5|Add0~12 .lut_mask = 16'h698E;
defparam \u5|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \u5|Add0~14 (
// Equation(s):
// \u5|Add0~14_combout  = (\u5|Add3~23_combout  & ((\u5|Add3~29_combout  & (\u5|Add0~13  & VCC)) # (!\u5|Add3~29_combout  & (!\u5|Add0~13 )))) # (!\u5|Add3~23_combout  & ((\u5|Add3~29_combout  & (!\u5|Add0~13 )) # (!\u5|Add3~29_combout  & ((\u5|Add0~13 ) # 
// (GND)))))
// \u5|Add0~15  = CARRY((\u5|Add3~23_combout  & (!\u5|Add3~29_combout  & !\u5|Add0~13 )) # (!\u5|Add3~23_combout  & ((!\u5|Add0~13 ) # (!\u5|Add3~29_combout ))))

	.dataa(\u5|Add3~23_combout ),
	.datab(\u5|Add3~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add0~13 ),
	.combout(\u5|Add0~14_combout ),
	.cout(\u5|Add0~15 ));
// synopsys translate_off
defparam \u5|Add0~14 .lut_mask = 16'h9617;
defparam \u5|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneive_lcell_comb \u5|Add0~16 (
// Equation(s):
// \u5|Add0~16_combout  = ((\u5|Add3~26_combout  $ (\u5|Add3~32_combout  $ (!\u5|Add0~15 )))) # (GND)
// \u5|Add0~17  = CARRY((\u5|Add3~26_combout  & ((\u5|Add3~32_combout ) # (!\u5|Add0~15 ))) # (!\u5|Add3~26_combout  & (\u5|Add3~32_combout  & !\u5|Add0~15 )))

	.dataa(\u5|Add3~26_combout ),
	.datab(\u5|Add3~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add0~15 ),
	.combout(\u5|Add0~16_combout ),
	.cout(\u5|Add0~17 ));
// synopsys translate_off
defparam \u5|Add0~16 .lut_mask = 16'h698E;
defparam \u5|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \u5|Add0~18 (
// Equation(s):
// \u5|Add0~18_combout  = \u5|Add0~17  $ (\u5|Add3~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u5|Add3~29_combout ),
	.cin(\u5|Add0~17 ),
	.combout(\u5|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add0~18 .lut_mask = 16'h0FF0;
defparam \u5|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \u5|Add1~14 (
// Equation(s):
// \u5|Add1~14_combout  = (\u5|Add0~10_combout  & (!\u5|Add1~13 )) # (!\u5|Add0~10_combout  & ((\u5|Add1~13 ) # (GND)))
// \u5|Add1~15  = CARRY((!\u5|Add1~13 ) # (!\u5|Add0~10_combout ))

	.dataa(gnd),
	.datab(\u5|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~13 ),
	.combout(\u5|Add1~14_combout ),
	.cout(\u5|Add1~15 ));
// synopsys translate_off
defparam \u5|Add1~14 .lut_mask = 16'h3C3F;
defparam \u5|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \u5|Add1~16 (
// Equation(s):
// \u5|Add1~16_combout  = (\u5|Add0~12_combout  & (\u5|Add1~15  $ (GND))) # (!\u5|Add0~12_combout  & (!\u5|Add1~15  & VCC))
// \u5|Add1~17  = CARRY((\u5|Add0~12_combout  & !\u5|Add1~15 ))

	.dataa(gnd),
	.datab(\u5|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~15 ),
	.combout(\u5|Add1~16_combout ),
	.cout(\u5|Add1~17 ));
// synopsys translate_off
defparam \u5|Add1~16 .lut_mask = 16'hC30C;
defparam \u5|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \u5|Add1~18 (
// Equation(s):
// \u5|Add1~18_combout  = (\u5|Add0~14_combout  & (!\u5|Add1~17 )) # (!\u5|Add0~14_combout  & ((\u5|Add1~17 ) # (GND)))
// \u5|Add1~19  = CARRY((!\u5|Add1~17 ) # (!\u5|Add0~14_combout ))

	.dataa(\u5|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~17 ),
	.combout(\u5|Add1~18_combout ),
	.cout(\u5|Add1~19 ));
// synopsys translate_off
defparam \u5|Add1~18 .lut_mask = 16'h5A5F;
defparam \u5|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \u5|Add1~20 (
// Equation(s):
// \u5|Add1~20_combout  = (\u5|Add0~16_combout  & (\u5|Add1~19  $ (GND))) # (!\u5|Add0~16_combout  & (!\u5|Add1~19  & VCC))
// \u5|Add1~21  = CARRY((\u5|Add0~16_combout  & !\u5|Add1~19 ))

	.dataa(gnd),
	.datab(\u5|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u5|Add1~19 ),
	.combout(\u5|Add1~20_combout ),
	.cout(\u5|Add1~21 ));
// synopsys translate_off
defparam \u5|Add1~20 .lut_mask = 16'hC30C;
defparam \u5|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \u5|Add1~22 (
// Equation(s):
// \u5|Add1~22_combout  = \u5|Add1~21  $ (\u5|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u5|Add0~18_combout ),
	.cin(\u5|Add1~21 ),
	.combout(\u5|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add1~22 .lut_mask = 16'h0FF0;
defparam \u5|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (\u5|H_Cont [3]) # ((\u5|H_Cont [0]) # (\u5|H_Cont [1]))

	.dataa(\u5|H_Cont [3]),
	.datab(gnd),
	.datac(\u5|H_Cont [0]),
	.datad(\u5|H_Cont [1]),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hFFFA;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneive_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (\u5|H_Cont [2]) # ((\Selector12~3_combout ) # ((\u5|Add2~0_combout ) # (\u5|H_Cont [4])))

	.dataa(\u5|H_Cont [2]),
	.datab(\Selector12~3_combout ),
	.datac(\u5|Add2~0_combout ),
	.datad(\u5|H_Cont [4]),
	.cin(gnd),
	.combout(\Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~4 .lut_mask = 16'hFFFE;
defparam \Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneive_lcell_comb \u5|Add2~16 (
// Equation(s):
// \u5|Add2~16_combout  = (\u5|Add2~2_combout  & (((!\u5|Equal0~0_combout  & \u5|H_Cont [7])) # (!\u5|LessThan0~2_combout )))

	.dataa(\u5|LessThan0~2_combout ),
	.datab(\u5|Equal0~0_combout ),
	.datac(\u5|H_Cont [7]),
	.datad(\u5|Add2~2_combout ),
	.cin(gnd),
	.combout(\u5|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u5|Add2~16 .lut_mask = 16'h7500;
defparam \u5|Add2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneive_lcell_comb \time_delay_vga[0]~25 (
// Equation(s):
// \time_delay_vga[0]~25_combout  = time_delay_vga[0] $ (VCC)
// \time_delay_vga[0]~26  = CARRY(time_delay_vga[0])

	.dataa(gnd),
	.datab(time_delay_vga[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\time_delay_vga[0]~25_combout ),
	.cout(\time_delay_vga[0]~26 ));
// synopsys translate_off
defparam \time_delay_vga[0]~25 .lut_mask = 16'h33CC;
defparam \time_delay_vga[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneive_lcell_comb \time_delay_vga~27 (
// Equation(s):
// \time_delay_vga~27_combout  = (\Equal2~7_combout ) # (!\fsmVGA.0001~q )

	.dataa(gnd),
	.datab(\fsmVGA.0001~q ),
	.datac(gnd),
	.datad(\Equal2~7_combout ),
	.cin(gnd),
	.combout(\time_delay_vga~27_combout ),
	.cout());
// synopsys translate_off
defparam \time_delay_vga~27 .lut_mask = 16'hFF33;
defparam \time_delay_vga~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneive_lcell_comb \time_delay_vga[1]~28 (
// Equation(s):
// \time_delay_vga[1]~28_combout  = ((\fsmVGA.0001~q  & !\Equal2~7_combout )) # (!\pin_reset~input_o )

	.dataa(gnd),
	.datab(\fsmVGA.0001~q ),
	.datac(\pin_reset~input_o ),
	.datad(\Equal2~7_combout ),
	.cin(gnd),
	.combout(\time_delay_vga[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \time_delay_vga[1]~28 .lut_mask = 16'h0FCF;
defparam \time_delay_vga[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y27_N9
dffeas \time_delay_vga[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[0]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[0] .is_wysiwyg = "true";
defparam \time_delay_vga[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneive_lcell_comb \time_delay_vga[1]~29 (
// Equation(s):
// \time_delay_vga[1]~29_combout  = (time_delay_vga[1] & (!\time_delay_vga[0]~26 )) # (!time_delay_vga[1] & ((\time_delay_vga[0]~26 ) # (GND)))
// \time_delay_vga[1]~30  = CARRY((!\time_delay_vga[0]~26 ) # (!time_delay_vga[1]))

	.dataa(time_delay_vga[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[0]~26 ),
	.combout(\time_delay_vga[1]~29_combout ),
	.cout(\time_delay_vga[1]~30 ));
// synopsys translate_off
defparam \time_delay_vga[1]~29 .lut_mask = 16'h5A5F;
defparam \time_delay_vga[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N11
dffeas \time_delay_vga[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[1]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[1]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[1] .is_wysiwyg = "true";
defparam \time_delay_vga[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneive_lcell_comb \time_delay_vga[2]~31 (
// Equation(s):
// \time_delay_vga[2]~31_combout  = (time_delay_vga[2] & (\time_delay_vga[1]~30  $ (GND))) # (!time_delay_vga[2] & (!\time_delay_vga[1]~30  & VCC))
// \time_delay_vga[2]~32  = CARRY((time_delay_vga[2] & !\time_delay_vga[1]~30 ))

	.dataa(time_delay_vga[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[1]~30 ),
	.combout(\time_delay_vga[2]~31_combout ),
	.cout(\time_delay_vga[2]~32 ));
// synopsys translate_off
defparam \time_delay_vga[2]~31 .lut_mask = 16'hA50A;
defparam \time_delay_vga[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N13
dffeas \time_delay_vga[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[2]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[2]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[2] .is_wysiwyg = "true";
defparam \time_delay_vga[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneive_lcell_comb \time_delay_vga[3]~33 (
// Equation(s):
// \time_delay_vga[3]~33_combout  = (time_delay_vga[3] & (!\time_delay_vga[2]~32 )) # (!time_delay_vga[3] & ((\time_delay_vga[2]~32 ) # (GND)))
// \time_delay_vga[3]~34  = CARRY((!\time_delay_vga[2]~32 ) # (!time_delay_vga[3]))

	.dataa(gnd),
	.datab(time_delay_vga[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[2]~32 ),
	.combout(\time_delay_vga[3]~33_combout ),
	.cout(\time_delay_vga[3]~34 ));
// synopsys translate_off
defparam \time_delay_vga[3]~33 .lut_mask = 16'h3C3F;
defparam \time_delay_vga[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N15
dffeas \time_delay_vga[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[3]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[3]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[3] .is_wysiwyg = "true";
defparam \time_delay_vga[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneive_lcell_comb \time_delay_vga[4]~35 (
// Equation(s):
// \time_delay_vga[4]~35_combout  = (time_delay_vga[4] & (\time_delay_vga[3]~34  $ (GND))) # (!time_delay_vga[4] & (!\time_delay_vga[3]~34  & VCC))
// \time_delay_vga[4]~36  = CARRY((time_delay_vga[4] & !\time_delay_vga[3]~34 ))

	.dataa(gnd),
	.datab(time_delay_vga[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[3]~34 ),
	.combout(\time_delay_vga[4]~35_combout ),
	.cout(\time_delay_vga[4]~36 ));
// synopsys translate_off
defparam \time_delay_vga[4]~35 .lut_mask = 16'hC30C;
defparam \time_delay_vga[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N17
dffeas \time_delay_vga[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[4]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[4]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[4] .is_wysiwyg = "true";
defparam \time_delay_vga[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneive_lcell_comb \time_delay_vga[5]~37 (
// Equation(s):
// \time_delay_vga[5]~37_combout  = (time_delay_vga[5] & (!\time_delay_vga[4]~36 )) # (!time_delay_vga[5] & ((\time_delay_vga[4]~36 ) # (GND)))
// \time_delay_vga[5]~38  = CARRY((!\time_delay_vga[4]~36 ) # (!time_delay_vga[5]))

	.dataa(gnd),
	.datab(time_delay_vga[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[4]~36 ),
	.combout(\time_delay_vga[5]~37_combout ),
	.cout(\time_delay_vga[5]~38 ));
// synopsys translate_off
defparam \time_delay_vga[5]~37 .lut_mask = 16'h3C3F;
defparam \time_delay_vga[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N19
dffeas \time_delay_vga[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[5]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[5]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[5] .is_wysiwyg = "true";
defparam \time_delay_vga[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneive_lcell_comb \time_delay_vga[6]~39 (
// Equation(s):
// \time_delay_vga[6]~39_combout  = (time_delay_vga[6] & (\time_delay_vga[5]~38  $ (GND))) # (!time_delay_vga[6] & (!\time_delay_vga[5]~38  & VCC))
// \time_delay_vga[6]~40  = CARRY((time_delay_vga[6] & !\time_delay_vga[5]~38 ))

	.dataa(gnd),
	.datab(time_delay_vga[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[5]~38 ),
	.combout(\time_delay_vga[6]~39_combout ),
	.cout(\time_delay_vga[6]~40 ));
// synopsys translate_off
defparam \time_delay_vga[6]~39 .lut_mask = 16'hC30C;
defparam \time_delay_vga[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N21
dffeas \time_delay_vga[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[6]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[6]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[6] .is_wysiwyg = "true";
defparam \time_delay_vga[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneive_lcell_comb \time_delay_vga[7]~41 (
// Equation(s):
// \time_delay_vga[7]~41_combout  = (time_delay_vga[7] & (!\time_delay_vga[6]~40 )) # (!time_delay_vga[7] & ((\time_delay_vga[6]~40 ) # (GND)))
// \time_delay_vga[7]~42  = CARRY((!\time_delay_vga[6]~40 ) # (!time_delay_vga[7]))

	.dataa(time_delay_vga[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[6]~40 ),
	.combout(\time_delay_vga[7]~41_combout ),
	.cout(\time_delay_vga[7]~42 ));
// synopsys translate_off
defparam \time_delay_vga[7]~41 .lut_mask = 16'h5A5F;
defparam \time_delay_vga[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N23
dffeas \time_delay_vga[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[7]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[7]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[7] .is_wysiwyg = "true";
defparam \time_delay_vga[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N24
cycloneive_lcell_comb \time_delay_vga[8]~43 (
// Equation(s):
// \time_delay_vga[8]~43_combout  = (time_delay_vga[8] & (\time_delay_vga[7]~42  $ (GND))) # (!time_delay_vga[8] & (!\time_delay_vga[7]~42  & VCC))
// \time_delay_vga[8]~44  = CARRY((time_delay_vga[8] & !\time_delay_vga[7]~42 ))

	.dataa(gnd),
	.datab(time_delay_vga[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[7]~42 ),
	.combout(\time_delay_vga[8]~43_combout ),
	.cout(\time_delay_vga[8]~44 ));
// synopsys translate_off
defparam \time_delay_vga[8]~43 .lut_mask = 16'hC30C;
defparam \time_delay_vga[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N25
dffeas \time_delay_vga[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[8]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[8]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[8] .is_wysiwyg = "true";
defparam \time_delay_vga[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneive_lcell_comb \time_delay_vga[9]~45 (
// Equation(s):
// \time_delay_vga[9]~45_combout  = (time_delay_vga[9] & (!\time_delay_vga[8]~44 )) # (!time_delay_vga[9] & ((\time_delay_vga[8]~44 ) # (GND)))
// \time_delay_vga[9]~46  = CARRY((!\time_delay_vga[8]~44 ) # (!time_delay_vga[9]))

	.dataa(time_delay_vga[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[8]~44 ),
	.combout(\time_delay_vga[9]~45_combout ),
	.cout(\time_delay_vga[9]~46 ));
// synopsys translate_off
defparam \time_delay_vga[9]~45 .lut_mask = 16'h5A5F;
defparam \time_delay_vga[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N27
dffeas \time_delay_vga[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[9]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[9]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[9] .is_wysiwyg = "true";
defparam \time_delay_vga[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneive_lcell_comb \time_delay_vga[10]~47 (
// Equation(s):
// \time_delay_vga[10]~47_combout  = (time_delay_vga[10] & (\time_delay_vga[9]~46  $ (GND))) # (!time_delay_vga[10] & (!\time_delay_vga[9]~46  & VCC))
// \time_delay_vga[10]~48  = CARRY((time_delay_vga[10] & !\time_delay_vga[9]~46 ))

	.dataa(gnd),
	.datab(time_delay_vga[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[9]~46 ),
	.combout(\time_delay_vga[10]~47_combout ),
	.cout(\time_delay_vga[10]~48 ));
// synopsys translate_off
defparam \time_delay_vga[10]~47 .lut_mask = 16'hC30C;
defparam \time_delay_vga[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N29
dffeas \time_delay_vga[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[10]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[10]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[10] .is_wysiwyg = "true";
defparam \time_delay_vga[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneive_lcell_comb \time_delay_vga[11]~49 (
// Equation(s):
// \time_delay_vga[11]~49_combout  = (time_delay_vga[11] & (!\time_delay_vga[10]~48 )) # (!time_delay_vga[11] & ((\time_delay_vga[10]~48 ) # (GND)))
// \time_delay_vga[11]~50  = CARRY((!\time_delay_vga[10]~48 ) # (!time_delay_vga[11]))

	.dataa(time_delay_vga[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[10]~48 ),
	.combout(\time_delay_vga[11]~49_combout ),
	.cout(\time_delay_vga[11]~50 ));
// synopsys translate_off
defparam \time_delay_vga[11]~49 .lut_mask = 16'h5A5F;
defparam \time_delay_vga[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y27_N31
dffeas \time_delay_vga[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[11]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[11]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[11] .is_wysiwyg = "true";
defparam \time_delay_vga[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \time_delay_vga[12]~51 (
// Equation(s):
// \time_delay_vga[12]~51_combout  = (time_delay_vga[12] & (\time_delay_vga[11]~50  $ (GND))) # (!time_delay_vga[12] & (!\time_delay_vga[11]~50  & VCC))
// \time_delay_vga[12]~52  = CARRY((time_delay_vga[12] & !\time_delay_vga[11]~50 ))

	.dataa(gnd),
	.datab(time_delay_vga[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[11]~50 ),
	.combout(\time_delay_vga[12]~51_combout ),
	.cout(\time_delay_vga[12]~52 ));
// synopsys translate_off
defparam \time_delay_vga[12]~51 .lut_mask = 16'hC30C;
defparam \time_delay_vga[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N1
dffeas \time_delay_vga[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[12]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[12]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[12] .is_wysiwyg = "true";
defparam \time_delay_vga[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneive_lcell_comb \time_delay_vga[13]~53 (
// Equation(s):
// \time_delay_vga[13]~53_combout  = (time_delay_vga[13] & (!\time_delay_vga[12]~52 )) # (!time_delay_vga[13] & ((\time_delay_vga[12]~52 ) # (GND)))
// \time_delay_vga[13]~54  = CARRY((!\time_delay_vga[12]~52 ) # (!time_delay_vga[13]))

	.dataa(gnd),
	.datab(time_delay_vga[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[12]~52 ),
	.combout(\time_delay_vga[13]~53_combout ),
	.cout(\time_delay_vga[13]~54 ));
// synopsys translate_off
defparam \time_delay_vga[13]~53 .lut_mask = 16'h3C3F;
defparam \time_delay_vga[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N3
dffeas \time_delay_vga[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[13]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[13]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[13] .is_wysiwyg = "true";
defparam \time_delay_vga[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneive_lcell_comb \time_delay_vga[14]~55 (
// Equation(s):
// \time_delay_vga[14]~55_combout  = (time_delay_vga[14] & (\time_delay_vga[13]~54  $ (GND))) # (!time_delay_vga[14] & (!\time_delay_vga[13]~54  & VCC))
// \time_delay_vga[14]~56  = CARRY((time_delay_vga[14] & !\time_delay_vga[13]~54 ))

	.dataa(gnd),
	.datab(time_delay_vga[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[13]~54 ),
	.combout(\time_delay_vga[14]~55_combout ),
	.cout(\time_delay_vga[14]~56 ));
// synopsys translate_off
defparam \time_delay_vga[14]~55 .lut_mask = 16'hC30C;
defparam \time_delay_vga[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N5
dffeas \time_delay_vga[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[14]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[14]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[14] .is_wysiwyg = "true";
defparam \time_delay_vga[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneive_lcell_comb \time_delay_vga[15]~57 (
// Equation(s):
// \time_delay_vga[15]~57_combout  = (time_delay_vga[15] & (!\time_delay_vga[14]~56 )) # (!time_delay_vga[15] & ((\time_delay_vga[14]~56 ) # (GND)))
// \time_delay_vga[15]~58  = CARRY((!\time_delay_vga[14]~56 ) # (!time_delay_vga[15]))

	.dataa(time_delay_vga[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[14]~56 ),
	.combout(\time_delay_vga[15]~57_combout ),
	.cout(\time_delay_vga[15]~58 ));
// synopsys translate_off
defparam \time_delay_vga[15]~57 .lut_mask = 16'h5A5F;
defparam \time_delay_vga[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N7
dffeas \time_delay_vga[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[15]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[15]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[15] .is_wysiwyg = "true";
defparam \time_delay_vga[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \time_delay_vga[16]~59 (
// Equation(s):
// \time_delay_vga[16]~59_combout  = (time_delay_vga[16] & (\time_delay_vga[15]~58  $ (GND))) # (!time_delay_vga[16] & (!\time_delay_vga[15]~58  & VCC))
// \time_delay_vga[16]~60  = CARRY((time_delay_vga[16] & !\time_delay_vga[15]~58 ))

	.dataa(gnd),
	.datab(time_delay_vga[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[15]~58 ),
	.combout(\time_delay_vga[16]~59_combout ),
	.cout(\time_delay_vga[16]~60 ));
// synopsys translate_off
defparam \time_delay_vga[16]~59 .lut_mask = 16'hC30C;
defparam \time_delay_vga[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N9
dffeas \time_delay_vga[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[16]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[16]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[16] .is_wysiwyg = "true";
defparam \time_delay_vga[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneive_lcell_comb \time_delay_vga[17]~61 (
// Equation(s):
// \time_delay_vga[17]~61_combout  = (time_delay_vga[17] & (!\time_delay_vga[16]~60 )) # (!time_delay_vga[17] & ((\time_delay_vga[16]~60 ) # (GND)))
// \time_delay_vga[17]~62  = CARRY((!\time_delay_vga[16]~60 ) # (!time_delay_vga[17]))

	.dataa(time_delay_vga[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[16]~60 ),
	.combout(\time_delay_vga[17]~61_combout ),
	.cout(\time_delay_vga[17]~62 ));
// synopsys translate_off
defparam \time_delay_vga[17]~61 .lut_mask = 16'h5A5F;
defparam \time_delay_vga[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N11
dffeas \time_delay_vga[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[17]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[17]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[17] .is_wysiwyg = "true";
defparam \time_delay_vga[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneive_lcell_comb \time_delay_vga[18]~63 (
// Equation(s):
// \time_delay_vga[18]~63_combout  = (time_delay_vga[18] & (\time_delay_vga[17]~62  $ (GND))) # (!time_delay_vga[18] & (!\time_delay_vga[17]~62  & VCC))
// \time_delay_vga[18]~64  = CARRY((time_delay_vga[18] & !\time_delay_vga[17]~62 ))

	.dataa(time_delay_vga[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[17]~62 ),
	.combout(\time_delay_vga[18]~63_combout ),
	.cout(\time_delay_vga[18]~64 ));
// synopsys translate_off
defparam \time_delay_vga[18]~63 .lut_mask = 16'hA50A;
defparam \time_delay_vga[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N13
dffeas \time_delay_vga[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[18]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[18]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[18] .is_wysiwyg = "true";
defparam \time_delay_vga[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneive_lcell_comb \time_delay_vga[19]~65 (
// Equation(s):
// \time_delay_vga[19]~65_combout  = (time_delay_vga[19] & (!\time_delay_vga[18]~64 )) # (!time_delay_vga[19] & ((\time_delay_vga[18]~64 ) # (GND)))
// \time_delay_vga[19]~66  = CARRY((!\time_delay_vga[18]~64 ) # (!time_delay_vga[19]))

	.dataa(gnd),
	.datab(time_delay_vga[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[18]~64 ),
	.combout(\time_delay_vga[19]~65_combout ),
	.cout(\time_delay_vga[19]~66 ));
// synopsys translate_off
defparam \time_delay_vga[19]~65 .lut_mask = 16'h3C3F;
defparam \time_delay_vga[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N15
dffeas \time_delay_vga[19] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[19]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[19]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[19] .is_wysiwyg = "true";
defparam \time_delay_vga[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneive_lcell_comb \time_delay_vga[20]~67 (
// Equation(s):
// \time_delay_vga[20]~67_combout  = (time_delay_vga[20] & (\time_delay_vga[19]~66  $ (GND))) # (!time_delay_vga[20] & (!\time_delay_vga[19]~66  & VCC))
// \time_delay_vga[20]~68  = CARRY((time_delay_vga[20] & !\time_delay_vga[19]~66 ))

	.dataa(gnd),
	.datab(time_delay_vga[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[19]~66 ),
	.combout(\time_delay_vga[20]~67_combout ),
	.cout(\time_delay_vga[20]~68 ));
// synopsys translate_off
defparam \time_delay_vga[20]~67 .lut_mask = 16'hC30C;
defparam \time_delay_vga[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N17
dffeas \time_delay_vga[20] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[20]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[20]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[20] .is_wysiwyg = "true";
defparam \time_delay_vga[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneive_lcell_comb \time_delay_vga[21]~69 (
// Equation(s):
// \time_delay_vga[21]~69_combout  = (time_delay_vga[21] & (!\time_delay_vga[20]~68 )) # (!time_delay_vga[21] & ((\time_delay_vga[20]~68 ) # (GND)))
// \time_delay_vga[21]~70  = CARRY((!\time_delay_vga[20]~68 ) # (!time_delay_vga[21]))

	.dataa(gnd),
	.datab(time_delay_vga[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[20]~68 ),
	.combout(\time_delay_vga[21]~69_combout ),
	.cout(\time_delay_vga[21]~70 ));
// synopsys translate_off
defparam \time_delay_vga[21]~69 .lut_mask = 16'h3C3F;
defparam \time_delay_vga[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N19
dffeas \time_delay_vga[21] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[21]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[21]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[21] .is_wysiwyg = "true";
defparam \time_delay_vga[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneive_lcell_comb \time_delay_vga[22]~71 (
// Equation(s):
// \time_delay_vga[22]~71_combout  = (time_delay_vga[22] & (\time_delay_vga[21]~70  $ (GND))) # (!time_delay_vga[22] & (!\time_delay_vga[21]~70  & VCC))
// \time_delay_vga[22]~72  = CARRY((time_delay_vga[22] & !\time_delay_vga[21]~70 ))

	.dataa(gnd),
	.datab(time_delay_vga[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[21]~70 ),
	.combout(\time_delay_vga[22]~71_combout ),
	.cout(\time_delay_vga[22]~72 ));
// synopsys translate_off
defparam \time_delay_vga[22]~71 .lut_mask = 16'hC30C;
defparam \time_delay_vga[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N21
dffeas \time_delay_vga[22] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[22]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[22]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[22] .is_wysiwyg = "true";
defparam \time_delay_vga[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \time_delay_vga[23]~73 (
// Equation(s):
// \time_delay_vga[23]~73_combout  = (time_delay_vga[23] & (!\time_delay_vga[22]~72 )) # (!time_delay_vga[23] & ((\time_delay_vga[22]~72 ) # (GND)))
// \time_delay_vga[23]~74  = CARRY((!\time_delay_vga[22]~72 ) # (!time_delay_vga[23]))

	.dataa(time_delay_vga[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_delay_vga[22]~72 ),
	.combout(\time_delay_vga[23]~73_combout ),
	.cout(\time_delay_vga[23]~74 ));
// synopsys translate_off
defparam \time_delay_vga[23]~73 .lut_mask = 16'h5A5F;
defparam \time_delay_vga[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N23
dffeas \time_delay_vga[23] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[23]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[23]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[23] .is_wysiwyg = "true";
defparam \time_delay_vga[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \time_delay_vga[24]~75 (
// Equation(s):
// \time_delay_vga[24]~75_combout  = \time_delay_vga[23]~74  $ (!time_delay_vga[24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(time_delay_vga[24]),
	.cin(\time_delay_vga[23]~74 ),
	.combout(\time_delay_vga[24]~75_combout ),
	.cout());
// synopsys translate_off
defparam \time_delay_vga[24]~75 .lut_mask = 16'hF00F;
defparam \time_delay_vga[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y26_N25
dffeas \time_delay_vga[24] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\time_delay_vga[24]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\time_delay_vga~27_combout ),
	.sload(gnd),
	.ena(\time_delay_vga[1]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(time_delay_vga[24]),
	.prn(vcc));
// synopsys translate_off
defparam \time_delay_vga[24] .is_wysiwyg = "true";
defparam \time_delay_vga[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (time_delay_vga[18] & (time_delay_vga[19] & (time_delay_vga[16] & !time_delay_vga[17])))

	.dataa(time_delay_vga[18]),
	.datab(time_delay_vga[19]),
	.datac(time_delay_vga[16]),
	.datad(time_delay_vga[17]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h0080;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (time_delay_vga[20] & (time_delay_vga[22] & (!time_delay_vga[23] & time_delay_vga[21])))

	.dataa(time_delay_vga[20]),
	.datab(time_delay_vga[22]),
	.datac(time_delay_vga[23]),
	.datad(time_delay_vga[21]),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h0800;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!time_delay_vga[15] & (time_delay_vga[13] & (time_delay_vga[14] & time_delay_vga[12])))

	.dataa(time_delay_vga[15]),
	.datab(time_delay_vga[13]),
	.datac(time_delay_vga[14]),
	.datad(time_delay_vga[12]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h4000;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (!time_delay_vga[7] & (!time_delay_vga[4] & (!time_delay_vga[5] & time_delay_vga[6])))

	.dataa(time_delay_vga[7]),
	.datab(time_delay_vga[4]),
	.datac(time_delay_vga[5]),
	.datad(time_delay_vga[6]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h0100;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (!time_delay_vga[9] & (!time_delay_vga[10] & (time_delay_vga[11] & !time_delay_vga[8])))

	.dataa(time_delay_vga[9]),
	.datab(time_delay_vga[10]),
	.datac(time_delay_vga[11]),
	.datad(time_delay_vga[8]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h0010;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N4
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!time_delay_vga[2] & (!time_delay_vga[3] & (!time_delay_vga[0] & !time_delay_vga[1])))

	.dataa(time_delay_vga[2]),
	.datab(time_delay_vga[3]),
	.datac(time_delay_vga[0]),
	.datad(time_delay_vga[1]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0001;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~3_combout  & (\Equal2~1_combout  & (\Equal2~2_combout  & \Equal2~0_combout )))

	.dataa(\Equal2~3_combout ),
	.datab(\Equal2~1_combout ),
	.datac(\Equal2~2_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (time_delay_vga[24] & (\Equal2~5_combout  & (\Equal2~6_combout  & \Equal2~4_combout )))

	.dataa(time_delay_vga[24]),
	.datab(\Equal2~5_combout ),
	.datac(\Equal2~6_combout ),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'h8000;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\fsmVGA.0001~q  & \Equal2~7_combout )

	.dataa(gnd),
	.datab(\fsmVGA.0001~q ),
	.datac(gnd),
	.datad(\Equal2~7_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hCC00;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \Selector12~8 (
// Equation(s):
// \Selector12~8_combout  = (!\u5|Add1~16_combout  & (!\u5|Add1~14_combout  & \Selector12~0_combout ))

	.dataa(gnd),
	.datab(\u5|Add1~16_combout ),
	.datac(\u5|Add1~14_combout ),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(\Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~8 .lut_mask = 16'h0300;
defparam \Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \Selector12~9 (
// Equation(s):
// \Selector12~9_combout  = (!\u5|Add1~22_combout  & (!\u5|Add1~20_combout  & (!\u5|Add1~18_combout  & \Selector12~8_combout )))

	.dataa(\u5|Add1~22_combout ),
	.datab(\u5|Add1~20_combout ),
	.datac(\u5|Add1~18_combout ),
	.datad(\Selector12~8_combout ),
	.cin(gnd),
	.combout(\Selector12~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~9 .lut_mask = 16'h0100;
defparam \Selector12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \Selector12~10 (
// Equation(s):
// \Selector12~10_combout  = (\Selector10~0_combout  & (\Selector12~7_combout  & ((!\Selector12~9_combout ) # (!\Selector12~5_combout ))))

	.dataa(\Selector10~0_combout ),
	.datab(\Selector12~7_combout ),
	.datac(\Selector12~5_combout ),
	.datad(\Selector12~9_combout ),
	.cin(gnd),
	.combout(\Selector12~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~10 .lut_mask = 16'h0888;
defparam \Selector12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\Selector12~10_combout  & (((\fsmVGA.0010~q )))) # (!\Selector12~10_combout  & (!\Selector12~6_combout  & (\Selector11~0_combout )))

	.dataa(\Selector12~6_combout ),
	.datab(\Selector11~0_combout ),
	.datac(\fsmVGA.0010~q ),
	.datad(\Selector12~10_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hF044;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N25
dffeas \fsmVGA.0010 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmVGA.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmVGA.0010 .is_wysiwyg = "true";
defparam \fsmVGA.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (!\u5|Add1~0_combout  & (\fsmVGA.0010~q  & (!\u5|Add1~4_combout  & !\u5|Add1~2_combout )))

	.dataa(\u5|Add1~0_combout ),
	.datab(\fsmVGA.0010~q ),
	.datac(\u5|Add1~4_combout ),
	.datad(\u5|Add1~2_combout ),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'h0004;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = (!\u5|Add2~16_combout  & (\Selector12~2_combout  & ((\u5|LessThan0~3_combout ) # (!\Selector12~4_combout ))))

	.dataa(\u5|LessThan0~3_combout ),
	.datab(\Selector12~4_combout ),
	.datac(\u5|Add2~16_combout ),
	.datad(\Selector12~2_combout ),
	.cin(gnd),
	.combout(\Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~5 .lut_mask = 16'h0B00;
defparam \Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (!\u5|Add1~14_combout  & (!\u5|Add1~18_combout  & (!\u5|Add1~16_combout  & !\u5|Add1~20_combout )))

	.dataa(\u5|Add1~14_combout ),
	.datab(\u5|Add1~18_combout ),
	.datac(\u5|Add1~16_combout ),
	.datad(\u5|Add1~20_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'h0001;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = (\Selector12~0_combout  & (!\u5|Add1~22_combout  & (\Selector12~5_combout  & \Selector12~1_combout )))

	.dataa(\Selector12~0_combout ),
	.datab(\u5|Add1~22_combout ),
	.datac(\Selector12~5_combout ),
	.datad(\Selector12~1_combout ),
	.cin(gnd),
	.combout(\Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~6 .lut_mask = 16'h2000;
defparam \Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector10~0_combout  & (!\Selector12~6_combout  & ((\fsmVGA.0001~q ) # (!\Selector12~7_combout ))))

	.dataa(\Selector10~0_combout ),
	.datab(\Selector12~7_combout ),
	.datac(\fsmVGA.0001~q ),
	.datad(\Selector12~6_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h00A2;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N21
dffeas \fsmVGA.0001 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmVGA.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmVGA.0001 .is_wysiwyg = "true";
defparam \fsmVGA.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\pin_reset~input_o  & ((!\Equal2~7_combout ) # (!\fsmVGA.0001~q )))

	.dataa(gnd),
	.datab(\fsmVGA.0001~q ),
	.datac(\pin_reset~input_o ),
	.datad(\Equal2~7_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h30F0;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \fsmVGA.0011~0 (
// Equation(s):
// \fsmVGA.0011~0_combout  = (\Selector12~6_combout ) # ((\Selector10~0_combout  & (\Selector12~7_combout  & \fsmVGA.0011~q )))

	.dataa(\Selector10~0_combout ),
	.datab(\Selector12~7_combout ),
	.datac(\fsmVGA.0011~q ),
	.datad(\Selector12~6_combout ),
	.cin(gnd),
	.combout(\fsmVGA.0011~0_combout ),
	.cout());
// synopsys translate_off
defparam \fsmVGA.0011~0 .lut_mask = 16'hFF80;
defparam \fsmVGA.0011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N17
dffeas \fsmVGA.0011 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\fsmVGA.0011~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsmVGA.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsmVGA.0011 .is_wysiwyg = "true";
defparam \fsmVGA.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneive_lcell_comb \address_sram~0 (
// Equation(s):
// \address_sram~0_combout  = (\fsmVGA.0011~q  & (\u5|H_Cont [0] & (!\u5|LessThan0~3_combout ))) # (!\fsmVGA.0011~q  & (((\u4|wraddr [0]))))

	.dataa(\u5|H_Cont [0]),
	.datab(\u5|LessThan0~3_combout ),
	.datac(\u4|wraddr [0]),
	.datad(\fsmVGA.0011~q ),
	.cin(gnd),
	.combout(\address_sram~0_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~0 .lut_mask = 16'h22F0;
defparam \address_sram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneive_lcell_comb \address_sram[18]~1 (
// Equation(s):
// \address_sram[18]~1_combout  = (\fsmCamera.0011~q ) # (\fsmVGA.0011~q )

	.dataa(gnd),
	.datab(\fsmCamera.0011~q ),
	.datac(gnd),
	.datad(\fsmVGA.0011~q ),
	.cin(gnd),
	.combout(\address_sram[18]~1_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram[18]~1 .lut_mask = 16'hFFCC;
defparam \address_sram[18]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N1
dffeas \address_sram[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[0]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[0] .is_wysiwyg = "true";
defparam \address_sram[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[0]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[0]~feeder_combout  = address_sram[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(address_sram[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[0]~feeder .lut_mask = 16'hF0F0;
defparam \u3|sram_0|SRAM_ADDR[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \u3|sram_0|SRAM_ADDR[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[0] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \address_sram~2 (
// Equation(s):
// \address_sram~2_combout  = (\fsmVGA.0011~q  & (\u5|H_Cont [1] & (!\u5|LessThan0~3_combout ))) # (!\fsmVGA.0011~q  & (((\u4|wraddr [1]))))

	.dataa(\u5|H_Cont [1]),
	.datab(\u5|LessThan0~3_combout ),
	.datac(\u4|wraddr [1]),
	.datad(\fsmVGA.0011~q ),
	.cin(gnd),
	.combout(\address_sram~2_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~2 .lut_mask = 16'h22F0;
defparam \address_sram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N17
dffeas \address_sram[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[1]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[1] .is_wysiwyg = "true";
defparam \address_sram[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[1]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[1]~feeder_combout  = address_sram[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[1]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[1]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N29
dffeas \u3|sram_0|SRAM_ADDR[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[1] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \address_sram~3 (
// Equation(s):
// \address_sram~3_combout  = (\fsmVGA.0011~q  & (((!\u5|LessThan0~3_combout  & \u5|H_Cont [2])))) # (!\fsmVGA.0011~q  & (\u4|wraddr [2]))

	.dataa(\u4|wraddr [2]),
	.datab(\u5|LessThan0~3_combout ),
	.datac(\u5|H_Cont [2]),
	.datad(\fsmVGA.0011~q ),
	.cin(gnd),
	.combout(\address_sram~3_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~3 .lut_mask = 16'h30AA;
defparam \address_sram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N19
dffeas \address_sram[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[2]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[2] .is_wysiwyg = "true";
defparam \address_sram[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[2]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[2]~feeder_combout  = address_sram[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[2]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[2]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N7
dffeas \u3|sram_0|SRAM_ADDR[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[2] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N4
cycloneive_lcell_comb \address_sram~4 (
// Equation(s):
// \address_sram~4_combout  = (\fsmVGA.0011~q  & (((\u5|H_Cont [3] & !\u5|LessThan0~3_combout )))) # (!\fsmVGA.0011~q  & (\u4|wraddr [3]))

	.dataa(\u4|wraddr [3]),
	.datab(\fsmVGA.0011~q ),
	.datac(\u5|H_Cont [3]),
	.datad(\u5|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\address_sram~4_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~4 .lut_mask = 16'h22E2;
defparam \address_sram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N5
dffeas \address_sram[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[3]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[3] .is_wysiwyg = "true";
defparam \address_sram[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N27
dffeas \u3|sram_0|SRAM_ADDR[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(address_sram[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[3] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneive_lcell_comb \address_sram~5 (
// Equation(s):
// \address_sram~5_combout  = (\fsmVGA.0011~q  & (((\u5|H_Cont [4] & !\u5|LessThan0~3_combout )))) # (!\fsmVGA.0011~q  & (\u4|wraddr [4]))

	.dataa(\u4|wraddr [4]),
	.datab(\u5|H_Cont [4]),
	.datac(\u5|LessThan0~3_combout ),
	.datad(\fsmVGA.0011~q ),
	.cin(gnd),
	.combout(\address_sram~5_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~5 .lut_mask = 16'h0CAA;
defparam \address_sram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N9
dffeas \address_sram[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[4]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[4] .is_wysiwyg = "true";
defparam \address_sram[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N3
dffeas \u3|sram_0|SRAM_ADDR[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(address_sram[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[4] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneive_lcell_comb \address_sram~6 (
// Equation(s):
// \address_sram~6_combout  = (\fsmVGA.0011~q  & (\u5|Add2~0_combout  & ((!\u5|LessThan0~3_combout )))) # (!\fsmVGA.0011~q  & (((\u4|wraddr [5]))))

	.dataa(\u5|Add2~0_combout ),
	.datab(\fsmVGA.0011~q ),
	.datac(\u4|wraddr [5]),
	.datad(\u5|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\address_sram~6_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~6 .lut_mask = 16'h30B8;
defparam \address_sram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N23
dffeas \address_sram[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[5]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[5] .is_wysiwyg = "true";
defparam \address_sram[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y22_N25
dffeas \u3|sram_0|SRAM_ADDR[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(address_sram[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[5] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneive_lcell_comb \address_sram~7 (
// Equation(s):
// \address_sram~7_combout  = (\fsmVGA.0011~q  & (\u5|Add2~2_combout  & (!\u5|LessThan0~3_combout ))) # (!\fsmVGA.0011~q  & (((\u4|wraddr [6]))))

	.dataa(\u5|Add2~2_combout ),
	.datab(\u5|LessThan0~3_combout ),
	.datac(\u4|wraddr [6]),
	.datad(\fsmVGA.0011~q ),
	.cin(gnd),
	.combout(\address_sram~7_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~7 .lut_mask = 16'h22F0;
defparam \address_sram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N11
dffeas \address_sram[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[6]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[6] .is_wysiwyg = "true";
defparam \address_sram[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[6]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[6]~feeder_combout  = address_sram[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[6]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[6]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \u3|sram_0|SRAM_ADDR[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[6] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneive_lcell_comb \address_sram~8 (
// Equation(s):
// \address_sram~8_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~0_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [7]))

	.dataa(\u4|wraddr [7]),
	.datab(gnd),
	.datac(\u5|Add1~0_combout ),
	.datad(\fsmVGA.0011~q ),
	.cin(gnd),
	.combout(\address_sram~8_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~8 .lut_mask = 16'hF0AA;
defparam \address_sram~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N31
dffeas \address_sram[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[7]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[7] .is_wysiwyg = "true";
defparam \address_sram[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N4
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[7]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[7]~feeder_combout  = address_sram[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[7]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[7]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N5
dffeas \u3|sram_0|SRAM_ADDR[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[7] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \address_sram~9 (
// Equation(s):
// \address_sram~9_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~2_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [8]))

	.dataa(gnd),
	.datab(\fsmVGA.0011~q ),
	.datac(\u4|wraddr [8]),
	.datad(\u5|Add1~2_combout ),
	.cin(gnd),
	.combout(\address_sram~9_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~9 .lut_mask = 16'hFC30;
defparam \address_sram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N1
dffeas \address_sram[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[8]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[8] .is_wysiwyg = "true";
defparam \address_sram[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[8]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[8]~feeder_combout  = address_sram[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[8]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[8]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y27_N9
dffeas \u3|sram_0|SRAM_ADDR[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[8] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \address_sram~10 (
// Equation(s):
// \address_sram~10_combout  = (\fsmVGA.0011~q  & (\u5|Add1~4_combout )) # (!\fsmVGA.0011~q  & ((\u4|wraddr [9])))

	.dataa(gnd),
	.datab(\fsmVGA.0011~q ),
	.datac(\u5|Add1~4_combout ),
	.datad(\u4|wraddr [9]),
	.cin(gnd),
	.combout(\address_sram~10_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~10 .lut_mask = 16'hF3C0;
defparam \address_sram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N27
dffeas \address_sram[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[9]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[9] .is_wysiwyg = "true";
defparam \address_sram[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[9]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[9]~feeder_combout  = address_sram[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[9]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[9]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N29
dffeas \u3|sram_0|SRAM_ADDR[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[9] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \address_sram~11 (
// Equation(s):
// \address_sram~11_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~6_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [10]))

	.dataa(\u4|wraddr [10]),
	.datab(\fsmVGA.0011~q ),
	.datac(gnd),
	.datad(\u5|Add1~6_combout ),
	.cin(gnd),
	.combout(\address_sram~11_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~11 .lut_mask = 16'hEE22;
defparam \address_sram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N13
dffeas \address_sram[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[10]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[10] .is_wysiwyg = "true";
defparam \address_sram[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[10]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[10]~feeder_combout  = address_sram[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[10]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[10]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N21
dffeas \u3|sram_0|SRAM_ADDR[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[10] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \address_sram~12 (
// Equation(s):
// \address_sram~12_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~8_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [11]))

	.dataa(gnd),
	.datab(\fsmVGA.0011~q ),
	.datac(\u4|wraddr [11]),
	.datad(\u5|Add1~8_combout ),
	.cin(gnd),
	.combout(\address_sram~12_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~12 .lut_mask = 16'hFC30;
defparam \address_sram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N29
dffeas \address_sram[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[11]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[11] .is_wysiwyg = "true";
defparam \address_sram[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N16
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[11]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[11]~feeder_combout  = address_sram[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[11]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[11]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N17
dffeas \u3|sram_0|SRAM_ADDR[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[11] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N14
cycloneive_lcell_comb \address_sram~13 (
// Equation(s):
// \address_sram~13_combout  = (\fsmVGA.0011~q  & (\u5|Add1~10_combout )) # (!\fsmVGA.0011~q  & ((\u4|wraddr [12])))

	.dataa(gnd),
	.datab(\fsmVGA.0011~q ),
	.datac(\u5|Add1~10_combout ),
	.datad(\u4|wraddr [12]),
	.cin(gnd),
	.combout(\address_sram~13_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~13 .lut_mask = 16'hF3C0;
defparam \address_sram~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N15
dffeas \address_sram[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[12]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[12] .is_wysiwyg = "true";
defparam \address_sram[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[12]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[12]~feeder_combout  = address_sram[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[12]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[12]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \u3|sram_0|SRAM_ADDR[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[12] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \address_sram~14 (
// Equation(s):
// \address_sram~14_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~12_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [13]))

	.dataa(gnd),
	.datab(\fsmVGA.0011~q ),
	.datac(\u4|wraddr [13]),
	.datad(\u5|Add1~12_combout ),
	.cin(gnd),
	.combout(\address_sram~14_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~14 .lut_mask = 16'hFC30;
defparam \address_sram~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N23
dffeas \address_sram[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[13]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[13] .is_wysiwyg = "true";
defparam \address_sram[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N20
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[13]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[13]~feeder_combout  = address_sram[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[13]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[13]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N21
dffeas \u3|sram_0|SRAM_ADDR[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[13] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \address_sram~15 (
// Equation(s):
// \address_sram~15_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~14_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [14]))

	.dataa(gnd),
	.datab(\fsmVGA.0011~q ),
	.datac(\u4|wraddr [14]),
	.datad(\u5|Add1~14_combout ),
	.cin(gnd),
	.combout(\address_sram~15_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~15 .lut_mask = 16'hFC30;
defparam \address_sram~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N9
dffeas \address_sram[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[14]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[14] .is_wysiwyg = "true";
defparam \address_sram[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y20_N4
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[14]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[14]~feeder_combout  = address_sram[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[14]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[14]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y20_N5
dffeas \u3|sram_0|SRAM_ADDR[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[14] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \address_sram~16 (
// Equation(s):
// \address_sram~16_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~16_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [15]))

	.dataa(gnd),
	.datab(\u4|wraddr [15]),
	.datac(\u5|Add1~16_combout ),
	.datad(\fsmVGA.0011~q ),
	.cin(gnd),
	.combout(\address_sram~16_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~16 .lut_mask = 16'hF0CC;
defparam \address_sram~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N15
dffeas \address_sram[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[15]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[15] .is_wysiwyg = "true";
defparam \address_sram[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[15]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[15]~feeder_combout  = address_sram[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[15]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[15]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \u3|sram_0|SRAM_ADDR[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[15] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \address_sram~17 (
// Equation(s):
// \address_sram~17_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~18_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [16]))

	.dataa(gnd),
	.datab(\fsmVGA.0011~q ),
	.datac(\u4|wraddr [16]),
	.datad(\u5|Add1~18_combout ),
	.cin(gnd),
	.combout(\address_sram~17_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~17 .lut_mask = 16'hFC30;
defparam \address_sram~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N13
dffeas \address_sram[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[16]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[16] .is_wysiwyg = "true";
defparam \address_sram[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[16]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[16]~feeder_combout  = address_sram[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[16]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[16]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N21
dffeas \u3|sram_0|SRAM_ADDR[16] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[16] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \address_sram~18 (
// Equation(s):
// \address_sram~18_combout  = (\fsmVGA.0011~q  & ((\u5|Add1~20_combout ))) # (!\fsmVGA.0011~q  & (\u4|wraddr [17]))

	.dataa(gnd),
	.datab(\fsmVGA.0011~q ),
	.datac(\u4|wraddr [17]),
	.datad(\u5|Add1~20_combout ),
	.cin(gnd),
	.combout(\address_sram~18_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~18 .lut_mask = 16'hFC30;
defparam \address_sram~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N31
dffeas \address_sram[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[17]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[17] .is_wysiwyg = "true";
defparam \address_sram[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \u3|sram_0|SRAM_ADDR[17]~feeder (
// Equation(s):
// \u3|sram_0|SRAM_ADDR[17]~feeder_combout  = address_sram[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(address_sram[17]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_ADDR[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[17]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|SRAM_ADDR[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \u3|sram_0|SRAM_ADDR[17] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_ADDR[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[17] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \address_sram~19 (
// Equation(s):
// \address_sram~19_combout  = (\fsmVGA.0011~q  & (\u5|Add1~22_combout )) # (!\fsmVGA.0011~q  & ((\u4|wraddr [18])))

	.dataa(\fsmVGA.0011~q ),
	.datab(gnd),
	.datac(\u5|Add1~22_combout ),
	.datad(\u4|wraddr [18]),
	.cin(gnd),
	.combout(\address_sram~19_combout ),
	.cout());
// synopsys translate_off
defparam \address_sram~19 .lut_mask = 16'hF5A0;
defparam \address_sram~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N31
dffeas \address_sram[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\address_sram~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\address_sram[18]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(address_sram[18]),
	.prn(vcc));
// synopsys translate_off
defparam \address_sram[18] .is_wysiwyg = "true";
defparam \address_sram[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N9
dffeas \u3|sram_0|SRAM_ADDR[18] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(address_sram[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_ADDR[18] .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N26
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\fsmCamera.0011~q ) # ((\pin_reset~input_o  & (byteenable_sram[0] & !\fsmCamera.0100~q )))

	.dataa(\pin_reset~input_o ),
	.datab(\fsmCamera.0011~q ),
	.datac(byteenable_sram[0]),
	.datad(\fsmCamera.0100~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hCCEC;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N27
dffeas \byteenable_sram[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fsmVGA.0011~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(byteenable_sram[0]),
	.prn(vcc));
// synopsys translate_off
defparam \byteenable_sram[0] .is_wysiwyg = "true";
defparam \byteenable_sram[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N24
cycloneive_lcell_comb \u3|sram_0|SRAM_LB_N~0 (
// Equation(s):
// \u3|sram_0|SRAM_LB_N~0_combout  = !byteenable_sram[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(byteenable_sram[0]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_LB_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_LB_N~0 .lut_mask = 16'h00FF;
defparam \u3|sram_0|SRAM_LB_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N25
dffeas \u3|sram_0|SRAM_LB_N (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_LB_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_LB_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_LB_N .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_LB_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y18_N22
cycloneive_lcell_comb \u3|sram_0|SRAM_UB_N~0 (
// Equation(s):
// \u3|sram_0|SRAM_UB_N~0_combout  = !byteenable_sram[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(byteenable_sram[0]),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_UB_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_UB_N~0 .lut_mask = 16'h00FF;
defparam \u3|sram_0|SRAM_UB_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y18_N23
dffeas \u3|sram_0|SRAM_UB_N (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_UB_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_UB_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_UB_N .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_UB_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N0
cycloneive_lcell_comb \u3|sram_0|SRAM_WE_N~0 (
// Equation(s):
// \u3|sram_0|SRAM_WE_N~0_combout  = !\write_sram~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\write_sram~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|sram_0|SRAM_WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|SRAM_WE_N~0 .lut_mask = 16'h0F0F;
defparam \u3|sram_0|SRAM_WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N1
dffeas \u3|sram_0|SRAM_WE_N (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|SRAM_WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|SRAM_WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|SRAM_WE_N .is_wysiwyg = "true";
defparam \u3|sram_0|SRAM_WE_N .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \u1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y36_N4
cycloneive_lcell_comb \u3|sram_0|readdata[11]~feeder (
// Equation(s):
// \u3|sram_0|readdata[11]~feeder_combout  = \SRAM_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[11]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y36_N5
dffeas \u3|sram_0|readdata[11] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[11] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y29_N24
cycloneive_lcell_comb \u3|sram_0|readdata[12]~feeder (
// Equation(s):
// \u3|sram_0|readdata[12]~feeder_combout  = \SRAM_DQ[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[12]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[12]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y29_N25
dffeas \u3|sram_0|readdata[12] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[12] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N28
cycloneive_lcell_comb \u3|sram_0|readdata[13]~feeder (
// Equation(s):
// \u3|sram_0|readdata[13]~feeder_combout  = \SRAM_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[13]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N29
dffeas \u3|sram_0|readdata[13] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[13] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \u3|sram_0|readdata[14]~feeder (
// Equation(s):
// \u3|sram_0|readdata[14]~feeder_combout  = \SRAM_DQ[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[14]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[14]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \u3|sram_0|readdata[14] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[14] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y4_N0
cycloneive_lcell_comb \u3|sram_0|readdata[15]~feeder (
// Equation(s):
// \u3|sram_0|readdata[15]~feeder_combout  = \SRAM_DQ[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[15]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[15]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y4_N1
dffeas \u3|sram_0|readdata[15] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[15] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \u3|sram_0|readdata[5]~feeder (
// Equation(s):
// \u3|sram_0|readdata[5]~feeder_combout  = \SRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[5]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \u3|sram_0|readdata[5] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[5] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \u3|sram_0|readdata[6]~feeder (
// Equation(s):
// \u3|sram_0|readdata[6]~feeder_combout  = \SRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[6]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \u3|sram_0|readdata[6] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[6] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X20_Y1_N20
cycloneive_lcell_comb \u3|sram_0|readdata[7]~feeder (
// Equation(s):
// \u3|sram_0|readdata[7]~feeder_combout  = \SRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[7]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y1_N21
dffeas \u3|sram_0|readdata[7] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[7] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N20
cycloneive_lcell_comb \u3|sram_0|readdata[8]~feeder (
// Equation(s):
// \u3|sram_0|readdata[8]~feeder_combout  = \SRAM_DQ[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[8]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[8]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y21_N21
dffeas \u3|sram_0|readdata[8] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[8] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N6
cycloneive_lcell_comb \u3|sram_0|readdata[9]~feeder (
// Equation(s):
// \u3|sram_0|readdata[9]~feeder_combout  = \SRAM_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[9]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y22_N7
dffeas \u3|sram_0|readdata[9] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[9] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N20
cycloneive_lcell_comb \u3|sram_0|readdata[10]~feeder (
// Equation(s):
// \u3|sram_0|readdata[10]~feeder_combout  = \SRAM_DQ[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[10]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[10]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y17_N21
dffeas \u3|sram_0|readdata[10] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[10] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N0
cycloneive_lcell_comb \u3|sram_0|readdata[0]~feeder (
// Equation(s):
// \u3|sram_0|readdata[0]~feeder_combout  = \SRAM_DQ[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[0]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[0]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y8_N1
dffeas \u3|sram_0|readdata[0] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[0] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y29_N25
dffeas \u3|sram_0|readdata[1] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[1] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \u3|sram_0|readdata[2]~feeder (
// Equation(s):
// \u3|sram_0|readdata[2]~feeder_combout  = \SRAM_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \u3|sram_0|readdata[2] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[2] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N0
cycloneive_lcell_comb \u3|sram_0|readdata[3]~feeder (
// Equation(s):
// \u3|sram_0|readdata[3]~feeder_combout  = \SRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y1_N1
dffeas \u3|sram_0|readdata[3] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[3] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y1_N24
cycloneive_lcell_comb \u3|sram_0|readdata[4]~feeder (
// Equation(s):
// \u3|sram_0|readdata[4]~feeder_combout  = \SRAM_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SRAM_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\u3|sram_0|readdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|sram_0|readdata[4]~feeder .lut_mask = 16'hFF00;
defparam \u3|sram_0|readdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y1_N25
dffeas \u3|sram_0|readdata[4] (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u3|sram_0|readdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|sram_0|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|sram_0|readdata[4] .is_wysiwyg = "true";
defparam \u3|sram_0|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \u5|oVGA_BLANK~0 (
// Equation(s):
// \u5|oVGA_BLANK~0_combout  = (\u5|LessThan0~3_combout ) # ((\u5|LessThan1~1_combout  & ((\u5|LessThan1~3_combout ) # (!\u5|V_Cont [5]))))

	.dataa(\u5|LessThan1~3_combout ),
	.datab(\u5|LessThan0~3_combout ),
	.datac(\u5|V_Cont [5]),
	.datad(\u5|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u5|oVGA_BLANK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|oVGA_BLANK~0 .lut_mask = 16'hEFCC;
defparam \u5|oVGA_BLANK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \u5|oVGA_VS~0 (
// Equation(s):
// \u5|oVGA_VS~0_combout  = (!\u5|V_Cont [4] & (\u5|V_Cont [0] & (\u5|V_Cont [3] & !\u5|V_Cont [2])))

	.dataa(\u5|V_Cont [4]),
	.datab(\u5|V_Cont [0]),
	.datac(\u5|V_Cont [3]),
	.datad(\u5|V_Cont [2]),
	.cin(gnd),
	.combout(\u5|oVGA_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|oVGA_VS~0 .lut_mask = 16'h0040;
defparam \u5|oVGA_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \u5|oVGA_VS~1 (
// Equation(s):
// \u5|oVGA_VS~1_combout  = (!\u5|V_Cont [5] & (!\u5|V_Cont [10] & (\u5|oVGA_VS~0_combout  & \u5|LessThan1~0_combout )))

	.dataa(\u5|V_Cont [5]),
	.datab(\u5|V_Cont [10]),
	.datac(\u5|oVGA_VS~0_combout ),
	.datad(\u5|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u5|oVGA_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|oVGA_VS~1 .lut_mask = 16'h1000;
defparam \u5|oVGA_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \u5|oVGA_VS~2 (
// Equation(s):
// \u5|oVGA_VS~2_combout  = (\u5|oVGA_VS~1_combout  & (!\u5|V_Cont [1])) # (!\u5|oVGA_VS~1_combout  & ((\u5|oVGA_VS~q )))

	.dataa(\u5|V_Cont [1]),
	.datab(gnd),
	.datac(\u5|oVGA_VS~q ),
	.datad(\u5|oVGA_VS~1_combout ),
	.cin(gnd),
	.combout(\u5|oVGA_VS~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|oVGA_VS~2 .lut_mask = 16'h55F0;
defparam \u5|oVGA_VS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N25
dffeas \u5|oVGA_VS (
	.clk(!\u5|oVGA_HS~clkctrl_outclk ),
	.d(\u5|oVGA_VS~2_combout ),
	.asdata(vcc),
	.clrn(\pin_reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|oVGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u5|oVGA_VS .is_wysiwyg = "true";
defparam \u5|oVGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y18_N12
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\fsmCamera.0011~q ) # ((\led_g0~reg0_q  & !\fsmCamera.0100~q ))

	.dataa(gnd),
	.datab(\fsmCamera.0011~q ),
	.datac(\led_g0~reg0_q ),
	.datad(\fsmCamera.0100~q ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hCCFC;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y18_N13
dffeas \led_g0~reg0 (
	.clk(\u1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fsmVGA.0011~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_g0~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led_g0~reg0 .is_wysiwyg = "true";
defparam \led_g0~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \sw_addr[0]~input (
	.i(sw_addr[0]),
	.ibar(gnd),
	.o(\sw_addr[0]~input_o ));
// synopsys translate_off
defparam \sw_addr[0]~input .bus_hold = "false";
defparam \sw_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \sw_addr[1]~input (
	.i(sw_addr[1]),
	.ibar(gnd),
	.o(\sw_addr[1]~input_o ));
// synopsys translate_off
defparam \sw_addr[1]~input .bus_hold = "false";
defparam \sw_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \sw_read~input (
	.i(sw_read),
	.ibar(gnd),
	.o(\sw_read~input_o ));
// synopsys translate_off
defparam \sw_read~input .bus_hold = "false";
defparam \sw_read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \sw_write~input (
	.i(sw_write),
	.ibar(gnd),
	.o(\sw_write~input_o ));
// synopsys translate_off
defparam \sw_write~input .bus_hold = "false";
defparam \sw_write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \pin_sda~input (
	.i(pin_sda),
	.ibar(gnd),
	.o(\pin_sda~input_o ));
// synopsys translate_off
defparam \pin_sda~input .bus_hold = "false";
defparam \pin_sda~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
