[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ClassVirtual/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:1:1: No timescale set for "pack".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:1:1: Compile package "pack".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:6:1: Compile class "pack::Base".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:9:1: Compile class "pack::uvm_port_base1".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:12:1: Compile class "pack::uvm_port_base2".
[INF:CP0302] ${SURELOG_DIR}/tests/ClassVirtual/dut.sv:3:1: Compile class "pack::uvm_void".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ClassDefn                                              4
ClassTypespec                                          4
Design                                                 1
Extends                                                2
Identifier                                             5
Package                                                1
RefTypespec                                            4
SourceFile                                             1
TypeParameter                                          2
------------------------------------------------------------
Total:                                                24
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClassVirtual/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pack)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:pack
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:
    \_Identifier: (uvm_void)
      |vpiParent:
      \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
      |vpiName:uvm_void
    |vpiFullName:pack::uvm_void
  |vpiInternalScope:
  \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:
    \_Identifier: (Base)
      |vpiParent:
      \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
      |vpiName:Base
    |vpiFullName:pack::Base
    |vpiDerivedClasses:
    \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
      |vpiParent:
      \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
      |vpiName:
      \_Identifier: (uvm_port_base2)
        |vpiParent:
        \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
        |vpiName:uvm_port_base2
      |vpiFullName:pack::uvm_port_base2
      |vpiParameter:
      \_TypeParameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
        |vpiParent:
        \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
        |vpiName:IF
        |vpiFullName:pack::uvm_port_base2::IF
        |vpiTypespec:
        \_RefTypespec: (pack::uvm_port_base2::IF::uvm_void), line:12:32, endln:12:40
          |vpiParent:
          \_TypeParameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
          |vpiName:uvm_void
          |vpiFullName:pack::uvm_port_base2::IF::uvm_void
          |vpiActual:
          \_ClassTypespec: (uvm_void)
      |vpiTypedef:
      \_TypeParameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
      |vpiImportTypespec:
      \_TypeParameter: (pack::uvm_port_base2::IF), line:12:29, endln:12:31
      |vpiExtends:
      \_Extends: , line:12:50, endln:12:54
        |vpiParent:
        \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
        |vpiClassTypespec:
        \_RefTypespec: (pack::uvm_port_base2::Base), line:12:50, endln:12:54
          |vpiParent:
          \_Extends: , line:12:50, endln:12:54
          |vpiName:Base
          |vpiFullName:pack::uvm_port_base2::Base
          |vpiActual:
          \_ClassTypespec: (Base)
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:
    \_Identifier: (uvm_port_base1)
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
      |vpiName:uvm_port_base1
    |vpiFullName:pack::uvm_port_base1
    |vpiParameter:
    \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
      |vpiName:IF
      |vpiFullName:pack::uvm_port_base1::IF
      |vpiTypespec:
      \_RefTypespec: (pack::uvm_port_base1::IF::uvm_void), line:9:40, endln:9:48
        |vpiParent:
        \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
        |vpiName:uvm_void
        |vpiFullName:pack::uvm_port_base1::IF::uvm_void
        |vpiActual:
        \_ClassTypespec: (uvm_void)
    |vpiTypedef:
    \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
    |vpiImportTypespec:
    \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
    |vpiVirtual:1
    |vpiExtends:
    \_Extends: , line:9:58, endln:9:60
      |vpiParent:
      \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
      |vpiClassTypespec:
      \_RefTypespec: (pack::uvm_port_base1::IF), line:9:58, endln:9:60
        |vpiParent:
        \_Extends: , line:9:58, endln:9:60
        |vpiName:IF
        |vpiFullName:pack::uvm_port_base1::IF
        |vpiActual:
        \_TypeParameter: (pack::uvm_port_base1::IF), line:9:37, endln:9:39
  |vpiInternalScope:
  \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
  |vpiTypedef:
  \_ClassTypespec: (uvm_void)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:uvm_void
    |vpiClassDefn:
    \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
  |vpiTypedef:
  \_ClassTypespec: (Base)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:Base
    |vpiClassDefn:
    \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
  |vpiTypedef:
  \_ClassTypespec: (uvm_port_base1)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:uvm_port_base1
    |vpiClassDefn:
    \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
  |vpiTypedef:
  \_ClassTypespec: (uvm_port_base2)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:1:1, endln:16:11
    |vpiName:uvm_port_base2
    |vpiClassDefn:
    \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_void)
  |vpiImportTypespec:
  \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
  |vpiImportTypespec:
  \_ClassTypespec: (Base)
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_port_base1)
  |vpiImportTypespec:
  \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
  |vpiImportTypespec:
  \_ClassTypespec: (uvm_port_base2)
  |vpiDefName:pack
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_void), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:3:1, endln:4:9
  |vpiClassDefn:
  \_ClassDefn: (pack::Base), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:6:1, endln:7:9
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_port_base1), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:9:9, endln:10:9
  |vpiClassDefn:
  \_ClassDefn: (pack::uvm_port_base2), file:${SURELOG_DIR}/tests/ClassVirtual/dut.sv, line:12:1, endln:13:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
