ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Mar 17, 2023 at 16:22:40 CST
ncverilog
	testfixture.v
	DT.sv
	+access+r
	+define+TB1
	+define+FSDB=2
	+nc64bit
	-sv
Recompiling... reason: file './DT.sv' is newer than expected.
	expected: Thu Mar 16 00:16:25 2023
	actual:   Fri Mar 17 16:21:25 2023
file: DT.sv
	module worklib.DT:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.DT:sv <0x765eaebb>
			streams:  32, words: 17979
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  4       4
		Registers:               40      40
		Scalar wires:            12       -
		Vectored wires:           5       -
		Always blocks:           10      10
		Initial blocks:          12      12
		Cont. assignments:        2       2
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'DT.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Dumping the MDA (testfixture.u_sti_ROM.sti_M).
*Verdi* : Dumping the MDA (testfixture.u_res_RAM.res_M).
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

FWPASS : Output pixel: 0 ~           0 are correct!

FWPASS : Output pixel: 0 ~        1000 are correct!

FWPASS : Output pixel: 0 ~        2000 are correct!

FWPASS : Output pixel: 0 ~        3000 are correct!

FWPASS : Output pixel: 0 ~        4000 are correct!

FWPASS : Output pixel: 0 ~        5000 are correct!

FWPASS : Output pixel: 0 ~        6000 are correct!

FWPASS : Output pixel: 0 ~        7000 are correct!

FWPASS : Output pixel: 0 ~        8000 are correct!

FWPASS : Output pixel: 0 ~        9000 are correct!

FWPASS : Output pixel: 0 ~       10000 are correct!

FWPASS : Output pixel: 0 ~       11000 are correct!

FWPASS : Output pixel: 0 ~       12000 are correct!

FWPASS : Output pixel: 0 ~       13000 are correct!

FWPASS : Output pixel: 0 ~       14000 are correct!

FWPASS : Output pixel: 0 ~       15000 are correct!

FWPASS : Output pixel: 0 ~       16000 are correct!

                                                     

Forward-Pass test PASS! 
                                                     

 Output pixel: 0 ~           0 are correct!

 Output pixel: 0 ~        1000 are correct!

 Output pixel: 0 ~        2000 are correct!

 Output pixel: 0 ~        3000 are correct!

 Output pixel: 0 ~        4000 are correct!

 Output pixel: 0 ~        5000 are correct!

 Output pixel: 0 ~        6000 are correct!

 Output pixel: 0 ~        7000 are correct!

 Output pixel: 0 ~        8000 are correct!

 Output pixel: 0 ~        9000 are correct!

 Output pixel: 0 ~       10000 are correct!

 Output pixel: 0 ~       11000 are correct!

 Output pixel: 0 ~       12000 are correct!

 Output pixel: 0 ~       13000 are correct!

 Output pixel: 0 ~       14000 are correct!

 Output pixel: 0 ~       15000 are correct!

 Output pixel: 0 ~       16000 are correct!

-------------------------------------------------------------

Congratulations!!! All data have been generated successfully!

---------- The test result is ..... PASS --------------------

                                                     

-----------------------------------------------------

Simulation complete via $finish(1) at time 1880789330 PS + 0
./testfixture.v:176       #(`CYCLE/3); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Mar 17, 2023 at 16:22:48 CST  (total: 00:00:08)
