// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _image_filter_HH_
#define _image_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "AXIvideo2Mat.h"
#include "Sobel.h"
#include "SubS.h"
#include "Scale.h"
#include "Erode.h"
#include "Dilate.h"
#include "Mat2AXIvideo.h"
#include "fifo_w8_d2_A.h"

namespace ap_rtl {

struct image_filter : public sc_module {
    // Port declarations 26
    sc_in< sc_lv<32> > INPUT_STREAM_TDATA;
    sc_in< sc_lv<4> > INPUT_STREAM_TKEEP;
    sc_in< sc_lv<4> > INPUT_STREAM_TSTRB;
    sc_in< sc_lv<1> > INPUT_STREAM_TUSER;
    sc_in< sc_lv<1> > INPUT_STREAM_TLAST;
    sc_in< sc_lv<1> > INPUT_STREAM_TID;
    sc_in< sc_lv<1> > INPUT_STREAM_TDEST;
    sc_out< sc_lv<32> > OUTPUT_STREAM_TDATA;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TKEEP;
    sc_out< sc_lv<4> > OUTPUT_STREAM_TSTRB;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TUSER;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TLAST;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TID;
    sc_out< sc_lv<1> > OUTPUT_STREAM_TDEST;
    sc_in< sc_lv<32> > rows;
    sc_in< sc_lv<32> > cols;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > INPUT_STREAM_TVALID;
    sc_out< sc_logic > INPUT_STREAM_TREADY;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > OUTPUT_STREAM_TVALID;
    sc_in< sc_logic > OUTPUT_STREAM_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    image_filter(sc_module_name name);
    SC_HAS_PROCESS(image_filter);

    ~image_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    AXIvideo2Mat* AXIvideo2Mat_U0;
    Sobel* Sobel_U0;
    SubS* SubS_U0;
    Scale* Scale_U0;
    Erode* Erode_U0;
    Dilate* Dilate_U0;
    Mat2AXIvideo* Mat2AXIvideo_U0;
    fifo_w8_d2_A* img_0_data_stream_0_U;
    fifo_w8_d2_A* img_0_data_stream_1_U;
    fifo_w8_d2_A* img_0_data_stream_2_U;
    fifo_w8_d2_A* img_1_data_stream_0_U;
    fifo_w8_d2_A* img_1_data_stream_1_U;
    fifo_w8_d2_A* img_1_data_stream_2_U;
    fifo_w8_d2_A* img_2_data_stream_0_U;
    fifo_w8_d2_A* img_2_data_stream_1_U;
    fifo_w8_d2_A* img_2_data_stream_2_U;
    fifo_w8_d2_A* img_3_data_stream_0_U;
    fifo_w8_d2_A* img_3_data_stream_1_U;
    fifo_w8_d2_A* img_3_data_stream_2_U;
    fifo_w8_d2_A* img_4_data_stream_0_U;
    fifo_w8_d2_A* img_4_data_stream_1_U;
    fifo_w8_d2_A* img_4_data_stream_2_U;
    fifo_w8_d2_A* img_5_data_stream_0_U;
    fifo_w8_d2_A* img_5_data_stream_1_U;
    fifo_w8_d2_A* img_5_data_stream_2_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_INPUT_STREAM_TREADY;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_logic > Sobel_U0_ap_start;
    sc_signal< sc_logic > Sobel_U0_ap_done;
    sc_signal< sc_logic > Sobel_U0_ap_continue;
    sc_signal< sc_logic > Sobel_U0_ap_idle;
    sc_signal< sc_logic > Sobel_U0_ap_ready;
    sc_signal< sc_logic > Sobel_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > Sobel_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > Sobel_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Sobel_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > Sobel_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Sobel_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > Sobel_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Sobel_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > Sobel_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > SubS_U0_ap_start;
    sc_signal< sc_logic > SubS_U0_ap_done;
    sc_signal< sc_logic > SubS_U0_ap_continue;
    sc_signal< sc_logic > SubS_U0_ap_idle;
    sc_signal< sc_logic > SubS_U0_ap_ready;
    sc_signal< sc_logic > SubS_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > SubS_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > SubS_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > SubS_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > SubS_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > SubS_U0_dst_data_stream_1_V_din;
    sc_signal< sc_logic > SubS_U0_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > SubS_U0_dst_data_stream_2_V_din;
    sc_signal< sc_logic > SubS_U0_dst_data_stream_2_V_write;
    sc_signal< sc_logic > Scale_U0_ap_start;
    sc_signal< sc_logic > Scale_U0_ap_done;
    sc_signal< sc_logic > Scale_U0_ap_continue;
    sc_signal< sc_logic > Scale_U0_ap_idle;
    sc_signal< sc_logic > Scale_U0_ap_ready;
    sc_signal< sc_logic > Scale_U0_src_data_stream_0_V_read;
    sc_signal< sc_logic > Scale_U0_src_data_stream_1_V_read;
    sc_signal< sc_logic > Scale_U0_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Scale_U0_dst_data_stream_0_V_din;
    sc_signal< sc_logic > Scale_U0_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Scale_U0_dst_data_stream_1_V_din;
    sc_signal< sc_logic > Scale_U0_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Scale_U0_dst_data_stream_2_V_din;
    sc_signal< sc_logic > Scale_U0_dst_data_stream_2_V_write;
    sc_signal< sc_logic > Erode_U0_ap_start;
    sc_signal< sc_logic > Erode_U0_ap_done;
    sc_signal< sc_logic > Erode_U0_ap_continue;
    sc_signal< sc_logic > Erode_U0_ap_idle;
    sc_signal< sc_logic > Erode_U0_ap_ready;
    sc_signal< sc_logic > Erode_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > Erode_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > Erode_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Erode_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > Erode_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Erode_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > Erode_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Erode_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > Erode_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > Dilate_U0_ap_start;
    sc_signal< sc_logic > Dilate_U0_ap_done;
    sc_signal< sc_logic > Dilate_U0_ap_continue;
    sc_signal< sc_logic > Dilate_U0_ap_idle;
    sc_signal< sc_logic > Dilate_U0_ap_ready;
    sc_signal< sc_logic > Dilate_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > Dilate_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > Dilate_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > Dilate_U0_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > Dilate_U0_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > Dilate_U0_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > Dilate_U0_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > Dilate_U0_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > Dilate_U0_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_0_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_1_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_2_V_read;
    sc_signal< sc_lv<32> > Mat2AXIvideo_U0_OUTPUT_STREAM_TDATA;
    sc_signal< sc_logic > Mat2AXIvideo_U0_OUTPUT_STREAM_TVALID;
    sc_signal< sc_lv<4> > Mat2AXIvideo_U0_OUTPUT_STREAM_TKEEP;
    sc_signal< sc_lv<4> > Mat2AXIvideo_U0_OUTPUT_STREAM_TSTRB;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_OUTPUT_STREAM_TUSER;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_OUTPUT_STREAM_TLAST;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_OUTPUT_STREAM_TID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_OUTPUT_STREAM_TDEST;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > img_0_data_stream_0_full_n;
    sc_signal< sc_lv<8> > img_0_data_stream_0_dout;
    sc_signal< sc_logic > img_0_data_stream_0_empty_n;
    sc_signal< sc_logic > img_0_data_stream_1_full_n;
    sc_signal< sc_lv<8> > img_0_data_stream_1_dout;
    sc_signal< sc_logic > img_0_data_stream_1_empty_n;
    sc_signal< sc_logic > img_0_data_stream_2_full_n;
    sc_signal< sc_lv<8> > img_0_data_stream_2_dout;
    sc_signal< sc_logic > img_0_data_stream_2_empty_n;
    sc_signal< sc_logic > img_1_data_stream_0_full_n;
    sc_signal< sc_lv<8> > img_1_data_stream_0_dout;
    sc_signal< sc_logic > img_1_data_stream_0_empty_n;
    sc_signal< sc_logic > img_1_data_stream_1_full_n;
    sc_signal< sc_lv<8> > img_1_data_stream_1_dout;
    sc_signal< sc_logic > img_1_data_stream_1_empty_n;
    sc_signal< sc_logic > img_1_data_stream_2_full_n;
    sc_signal< sc_lv<8> > img_1_data_stream_2_dout;
    sc_signal< sc_logic > img_1_data_stream_2_empty_n;
    sc_signal< sc_logic > img_2_data_stream_0_full_n;
    sc_signal< sc_lv<8> > img_2_data_stream_0_dout;
    sc_signal< sc_logic > img_2_data_stream_0_empty_n;
    sc_signal< sc_logic > img_2_data_stream_1_full_n;
    sc_signal< sc_lv<8> > img_2_data_stream_1_dout;
    sc_signal< sc_logic > img_2_data_stream_1_empty_n;
    sc_signal< sc_logic > img_2_data_stream_2_full_n;
    sc_signal< sc_lv<8> > img_2_data_stream_2_dout;
    sc_signal< sc_logic > img_2_data_stream_2_empty_n;
    sc_signal< sc_logic > img_3_data_stream_0_full_n;
    sc_signal< sc_lv<8> > img_3_data_stream_0_dout;
    sc_signal< sc_logic > img_3_data_stream_0_empty_n;
    sc_signal< sc_logic > img_3_data_stream_1_full_n;
    sc_signal< sc_lv<8> > img_3_data_stream_1_dout;
    sc_signal< sc_logic > img_3_data_stream_1_empty_n;
    sc_signal< sc_logic > img_3_data_stream_2_full_n;
    sc_signal< sc_lv<8> > img_3_data_stream_2_dout;
    sc_signal< sc_logic > img_3_data_stream_2_empty_n;
    sc_signal< sc_logic > img_4_data_stream_0_full_n;
    sc_signal< sc_lv<8> > img_4_data_stream_0_dout;
    sc_signal< sc_logic > img_4_data_stream_0_empty_n;
    sc_signal< sc_logic > img_4_data_stream_1_full_n;
    sc_signal< sc_lv<8> > img_4_data_stream_1_dout;
    sc_signal< sc_logic > img_4_data_stream_1_empty_n;
    sc_signal< sc_logic > img_4_data_stream_2_full_n;
    sc_signal< sc_lv<8> > img_4_data_stream_2_dout;
    sc_signal< sc_logic > img_4_data_stream_2_empty_n;
    sc_signal< sc_logic > img_5_data_stream_0_full_n;
    sc_signal< sc_lv<8> > img_5_data_stream_0_dout;
    sc_signal< sc_logic > img_5_data_stream_0_empty_n;
    sc_signal< sc_logic > img_5_data_stream_1_full_n;
    sc_signal< sc_lv<8> > img_5_data_stream_1_dout;
    sc_signal< sc_logic > img_5_data_stream_1_empty_n;
    sc_signal< sc_logic > img_5_data_stream_2_full_n;
    sc_signal< sc_lv<8> > img_5_data_stream_2_dout;
    sc_signal< sc_logic > img_5_data_stream_2_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_full_n;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_write;
    sc_signal< sc_logic > Sobel_U0_start_full_n;
    sc_signal< sc_logic > Sobel_U0_start_write;
    sc_signal< sc_logic > SubS_U0_start_full_n;
    sc_signal< sc_logic > SubS_U0_start_write;
    sc_signal< sc_logic > Scale_U0_start_full_n;
    sc_signal< sc_logic > Scale_U0_start_write;
    sc_signal< sc_logic > Erode_U0_start_full_n;
    sc_signal< sc_logic > Erode_U0_start_write;
    sc_signal< sc_logic > Dilate_U0_start_full_n;
    sc_signal< sc_logic > Dilate_U0_start_write;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_write;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_AXIvideo2Mat_U0_ap_continue();
    void thread_AXIvideo2Mat_U0_ap_start();
    void thread_AXIvideo2Mat_U0_start_full_n();
    void thread_AXIvideo2Mat_U0_start_write();
    void thread_Dilate_U0_ap_continue();
    void thread_Dilate_U0_ap_start();
    void thread_Dilate_U0_start_full_n();
    void thread_Dilate_U0_start_write();
    void thread_Erode_U0_ap_continue();
    void thread_Erode_U0_ap_start();
    void thread_Erode_U0_start_full_n();
    void thread_Erode_U0_start_write();
    void thread_INPUT_STREAM_TREADY();
    void thread_Mat2AXIvideo_U0_ap_continue();
    void thread_Mat2AXIvideo_U0_ap_start();
    void thread_Mat2AXIvideo_U0_start_full_n();
    void thread_Mat2AXIvideo_U0_start_write();
    void thread_OUTPUT_STREAM_TDATA();
    void thread_OUTPUT_STREAM_TDEST();
    void thread_OUTPUT_STREAM_TID();
    void thread_OUTPUT_STREAM_TKEEP();
    void thread_OUTPUT_STREAM_TLAST();
    void thread_OUTPUT_STREAM_TSTRB();
    void thread_OUTPUT_STREAM_TUSER();
    void thread_OUTPUT_STREAM_TVALID();
    void thread_Scale_U0_ap_continue();
    void thread_Scale_U0_ap_start();
    void thread_Scale_U0_start_full_n();
    void thread_Scale_U0_start_write();
    void thread_Sobel_U0_ap_continue();
    void thread_Sobel_U0_ap_start();
    void thread_Sobel_U0_start_full_n();
    void thread_Sobel_U0_start_write();
    void thread_SubS_U0_ap_continue();
    void thread_SubS_U0_ap_start();
    void thread_SubS_U0_start_full_n();
    void thread_SubS_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
