
centos-preinstalled/sg_format:     file format elf32-littlearm


Disassembly of section .init:

00010b98 <_init@@Base>:
   10b98:	push	{r3, lr}
   10b9c:	bl	1235c <abort@plt+0x1630>
   10ba0:	pop	{r3, pc}

Disassembly of section .plt:

00010ba4 <sg_simple_inquiry@plt-0x14>:
   10ba4:	push	{lr}		; (str lr, [sp, #-4]!)
   10ba8:	ldr	lr, [pc, #4]	; 10bb4 <_init@@Base+0x1c>
   10bac:	add	lr, pc, lr
   10bb0:	ldr	pc, [lr, #8]!
   10bb4:	andeq	r4, r1, ip, asr #8

00010bb8 <sg_simple_inquiry@plt>:
   10bb8:	add	ip, pc, #0, 12
   10bbc:	add	ip, ip, #20, 20	; 0x14000
   10bc0:	ldr	pc, [ip, #1100]!	; 0x44c

00010bc4 <raise@plt>:
   10bc4:	add	ip, pc, #0, 12
   10bc8:	add	ip, ip, #20, 20	; 0x14000
   10bcc:	ldr	pc, [ip, #1092]!	; 0x444

00010bd0 <sg_ll_readcap_10@plt>:
   10bd0:	add	ip, pc, #0, 12
   10bd4:	add	ip, ip, #20, 20	; 0x14000
   10bd8:	ldr	pc, [ip, #1084]!	; 0x43c

00010bdc <sg_ll_readcap_16@plt>:
   10bdc:	add	ip, pc, #0, 12
   10be0:	add	ip, ip, #20, 20	; 0x14000
   10be4:	ldr	pc, [ip, #1076]!	; 0x434

00010be8 <sg_cmds_close_device@plt>:
   10be8:	add	ip, pc, #0, 12
   10bec:	add	ip, ip, #20, 20	; 0x14000
   10bf0:	ldr	pc, [ip, #1068]!	; 0x42c

00010bf4 <sleep@plt>:
   10bf4:	add	ip, pc, #0, 12
   10bf8:	add	ip, ip, #20, 20	; 0x14000
   10bfc:	ldr	pc, [ip, #1060]!	; 0x424

00010c00 <sg_ll_test_unit_ready_progress@plt>:
   10c00:	add	ip, pc, #0, 12
   10c04:	add	ip, ip, #20, 20	; 0x14000
   10c08:	ldr	pc, [ip, #1052]!	; 0x41c

00010c0c <__stack_chk_fail@plt>:
   10c0c:	add	ip, pc, #0, 12
   10c10:	add	ip, ip, #20, 20	; 0x14000
   10c14:	ldr	pc, [ip, #1044]!	; 0x414

00010c18 <sg_ll_mode_select6@plt>:
   10c18:	add	ip, pc, #0, 12
   10c1c:	add	ip, ip, #20, 20	; 0x14000
   10c20:	ldr	pc, [ip, #1036]!	; 0x40c

00010c24 <fwrite@plt>:
   10c24:	add	ip, pc, #0, 12
   10c28:	add	ip, ip, #20, 20	; 0x14000
   10c2c:	ldr	pc, [ip, #1028]!	; 0x404

00010c30 <sg_ll_mode_sense10@plt>:
   10c30:	add	ip, pc, #0, 12
   10c34:	add	ip, ip, #20, 20	; 0x14000
   10c38:	ldr	pc, [ip, #1020]!	; 0x3fc

00010c3c <dStrHexErr@plt>:
   10c3c:	add	ip, pc, #0, 12
   10c40:	add	ip, ip, #20, 20	; 0x14000
   10c44:	ldr	pc, [ip, #1012]!	; 0x3f4

00010c48 <puts@plt>:
   10c48:	add	ip, pc, #0, 12
   10c4c:	add	ip, ip, #20, 20	; 0x14000
   10c50:	ldr	pc, [ip, #1004]!	; 0x3ec

00010c54 <__libc_start_main@plt>:
   10c54:	add	ip, pc, #0, 12
   10c58:	add	ip, ip, #20, 20	; 0x14000
   10c5c:	ldr	pc, [ip, #996]!	; 0x3e4

00010c60 <__gmon_start__@plt>:
   10c60:	add	ip, pc, #0, 12
   10c64:	add	ip, ip, #20, 20	; 0x14000
   10c68:	ldr	pc, [ip, #988]!	; 0x3dc

00010c6c <getopt_long@plt>:
   10c6c:	add	ip, pc, #0, 12
   10c70:	add	ip, ip, #20, 20	; 0x14000
   10c74:	ldr	pc, [ip, #980]!	; 0x3d4

00010c78 <sg_ll_mode_sense6@plt>:
   10c78:	add	ip, pc, #0, 12
   10c7c:	add	ip, ip, #20, 20	; 0x14000
   10c80:	ldr	pc, [ip, #972]!	; 0x3cc

00010c84 <sg_get_sense_progress_fld@plt>:
   10c84:	add	ip, pc, #0, 12
   10c88:	add	ip, ip, #20, 20	; 0x14000
   10c8c:	ldr	pc, [ip, #964]!	; 0x3c4

00010c90 <__gcc_personality_v0@plt>:
   10c90:	add	ip, pc, #0, 12
   10c94:	add	ip, ip, #20, 20	; 0x14000
   10c98:	ldr	pc, [ip, #956]!	; 0x3bc

00010c9c <memset@plt>:
   10c9c:	add	ip, pc, #0, 12
   10ca0:	add	ip, ip, #20, 20	; 0x14000
   10ca4:	ldr	pc, [ip, #948]!	; 0x3b4

00010ca8 <sg_ll_mode_select10@plt>:
   10ca8:	add	ip, pc, #0, 12
   10cac:	add	ip, ip, #20, 20	; 0x14000
   10cb0:	ldr	pc, [ip, #940]!	; 0x3ac

00010cb4 <__printf_chk@plt>:
   10cb4:	add	ip, pc, #0, 12
   10cb8:	add	ip, ip, #20, 20	; 0x14000
   10cbc:	ldr	pc, [ip, #932]!	; 0x3a4

00010cc0 <sg_get_llnum@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #20, 20	; 0x14000
   10cc8:	ldr	pc, [ip, #924]!	; 0x39c

00010ccc <__fprintf_chk@plt>:
   10ccc:	add	ip, pc, #0, 12
   10cd0:	add	ip, ip, #20, 20	; 0x14000
   10cd4:	ldr	pc, [ip, #916]!	; 0x394

00010cd8 <sg_ll_request_sense@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #20, 20	; 0x14000
   10ce0:	ldr	pc, [ip, #908]!	; 0x38c

00010ce4 <safe_strerror@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #20, 20	; 0x14000
   10cec:	ldr	pc, [ip, #900]!	; 0x384

00010cf0 <sg_get_num@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #20, 20	; 0x14000
   10cf8:	ldr	pc, [ip, #892]!	; 0x37c

00010cfc <sg_get_pdt_str@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #20, 20	; 0x14000
   10d04:	ldr	pc, [ip, #884]!	; 0x374

00010d08 <sg_cmds_open_device@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #20, 20	; 0x14000
   10d10:	ldr	pc, [ip, #876]!	; 0x36c

00010d14 <_Unwind_Resume@plt>:
   10d14:	add	ip, pc, #0, 12
   10d18:	add	ip, ip, #20, 20	; 0x14000
   10d1c:	ldr	pc, [ip, #868]!	; 0x364

00010d20 <sg_ll_format_unit@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #20, 20	; 0x14000
   10d28:	ldr	pc, [ip, #860]!	; 0x35c

00010d2c <abort@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #20, 20	; 0x14000
   10d34:	ldr	pc, [ip, #852]!	; 0x354

Disassembly of section .text:

00010d38 <.text>:
   10d38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d3c:	add	fp, sp, #32
   10d40:	sub	sp, sp, #516	; 0x204
   10d44:	movw	r8, #20968	; 0x51e8
   10d48:	movt	r8, #2
   10d4c:	sub	sl, fp, #512	; 0x200
   10d50:	mov	r4, #0
   10d54:	ldr	r3, [r8]
   10d58:	mov	r6, #0
   10d5c:	mov	r7, #0
   10d60:	movw	r9, #20984	; 0x51f8
   10d64:	strd	r6, [sl, #68]	; 0x44
   10d68:	movt	r9, #2
   10d6c:	sub	r7, fp, #412	; 0x19c
   10d70:	mov	r5, r0
   10d74:	mov	r6, r1
   10d78:	mov	sl, r4
   10d7c:	mov	ip, #1
   10d80:	str	r4, [fp, #-460]	; 0xfffffe34
   10d84:	str	r4, [fp, #-452]	; 0xfffffe3c
   10d88:	str	r4, [fp, #-480]	; 0xfffffe20
   10d8c:	str	r4, [fp, #-436]	; 0xfffffe4c
   10d90:	str	r4, [fp, #-456]	; 0xfffffe38
   10d94:	str	r4, [fp, #-488]	; 0xfffffe18
   10d98:	str	r4, [fp, #-492]	; 0xfffffe14
   10d9c:	str	r4, [fp, #-500]	; 0xfffffe0c
   10da0:	str	r4, [fp, #-496]	; 0xfffffe10
   10da4:	str	r4, [fp, #-476]	; 0xfffffe24
   10da8:	str	r4, [fp, #-448]	; 0xfffffe40
   10dac:	str	r4, [fp, #-504]	; 0xfffffe08
   10db0:	str	r4, [fp, #-468]	; 0xfffffe2c
   10db4:	str	r4, [fp, #-464]	; 0xfffffe30
   10db8:	str	r4, [fp, #-472]	; 0xfffffe28
   10dbc:	str	ip, [fp, #-484]	; 0xfffffe1c
   10dc0:	str	r3, [fp, #-40]	; 0xffffffd8
   10dc4:	mov	r3, #0
   10dc8:	movw	r2, #13808	; 0x35f0
   10dcc:	str	r3, [fp, #-412]	; 0xfffffe64
   10dd0:	movt	r2, #1
   10dd4:	str	r7, [sp]
   10dd8:	movw	r3, #20628	; 0x5094
   10ddc:	mov	r0, r5
   10de0:	movt	r3, #2
   10de4:	mov	r1, r6
   10de8:	bl	10c6c <getopt_long@plt>
   10dec:	cmn	r0, #1
   10df0:	beq	111a4 <abort@plt+0x478>
   10df4:	sub	r0, r0, #54	; 0x36
   10df8:	cmp	r0, #66	; 0x42
   10dfc:	ldrls	pc, [pc, r0, lsl #2]
   10e00:	b	111d8 <abort@plt+0x4ac>
   10e04:	andeq	r1, r1, r0, lsl #1
   10e08:	ldrdeq	r1, [r1], -r8
   10e0c:	ldrdeq	r1, [r1], -r8
   10e10:	ldrdeq	r1, [r1], -r8
   10e14:	ldrdeq	r1, [r1], -r8
   10e18:	ldrdeq	r1, [r1], -r8
   10e1c:	ldrdeq	r1, [r1], -r8
   10e20:	ldrdeq	r1, [r1], -r8
   10e24:	ldrdeq	r1, [r1], -r8
   10e28:	ldrdeq	r1, [r1], -r8
   10e2c:	ldrdeq	r1, [r1], -r8
   10e30:	ldrdeq	r1, [r1], -r8
   10e34:	ldrdeq	r1, [r1], -r8
   10e38:	andeq	r1, r1, r4, asr #32
   10e3c:	andeq	r1, r1, r8, lsr r0
   10e40:	ldrdeq	r1, [r1], -r8
   10e44:	andeq	r1, r1, ip, lsr #32
   10e48:	ldrdeq	r1, [r1], -r8
   10e4c:	ldrdeq	r1, [r1], -r8
   10e50:	ldrdeq	r1, [r1], -r8
   10e54:	ldrdeq	r1, [r1], -r8
   10e58:	ldrdeq	r1, [r1], -r8
   10e5c:	ldrdeq	r1, [r1], -r8
   10e60:	ldrdeq	r1, [r1], -r8
   10e64:	ldrdeq	r1, [r1], -r8
   10e68:	ldrdeq	r1, [r1], -r8
   10e6c:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10e70:	ldrdeq	r1, [r1], -r8
   10e74:	andeq	r0, r1, r4, ror #31
   10e78:	ldrdeq	r0, [r1], -r8
   10e7c:	ldrdeq	r1, [r1], -r8
   10e80:	ldrdeq	r1, [r1], -r8
   10e84:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   10e88:	ldrdeq	r1, [r1], -r8
   10e8c:	ldrdeq	r1, [r1], -r8
   10e90:	ldrdeq	r1, [r1], -r8
   10e94:	ldrdeq	r1, [r1], -r8
   10e98:	ldrdeq	r1, [r1], -r8
   10e9c:	ldrdeq	r1, [r1], -r8
   10ea0:	ldrdeq	r1, [r1], -r8
   10ea4:	ldrdeq	r1, [r1], -r8
   10ea8:	ldrdeq	r1, [r1], -r8
   10eac:	ldrdeq	r1, [r1], -r8
   10eb0:	ldrdeq	r1, [r1], -r8
   10eb4:	ldrdeq	r1, [r1], -r8
   10eb8:	andeq	r0, r1, r8, lsl pc
   10ebc:	ldrdeq	r1, [r1], -r8
   10ec0:	andeq	r0, r1, r0, lsl pc
   10ec4:	andeq	r1, r1, r8, ror #2
   10ec8:	ldrdeq	r1, [r1], -r8
   10ecc:	andeq	r1, r1, ip, asr r1
   10ed0:	ldrdeq	r1, [r1], -r8
   10ed4:	ldrdeq	r1, [r1], -r8
   10ed8:	ldrdeq	r1, [r1], -r8
   10edc:	andeq	r1, r1, r0, asr r1
   10ee0:	ldrdeq	r1, [r1], -r8
   10ee4:	ldrdeq	r1, [r1], -r8
   10ee8:	ldrdeq	r1, [r1], -r8
   10eec:	andeq	r1, r1, r4, asr #2
   10ef0:	andeq	r1, r1, r8, lsl #2
   10ef4:	strdeq	r1, [r1], -ip
   10ef8:	andeq	r1, r1, r0, asr #1
   10efc:	ldrdeq	r1, [r1], -r8
   10f00:	ldrdeq	r1, [r1], -r8
   10f04:	strheq	r1, [r1], -r0
   10f08:	andeq	r1, r1, r4, lsr #1
   10f0c:	andeq	r1, r1, ip, lsl #1
   10f10:	mov	r4, #1
   10f14:	b	10dc4 <abort@plt+0x98>
   10f18:	ldr	r0, [r9]
   10f1c:	ldrb	r3, [r0]
   10f20:	cmp	r3, #45	; 0x2d
   10f24:	bne	10f50 <abort@plt+0x224>
   10f28:	ldrb	r3, [r0, #1]
   10f2c:	cmp	r3, #49	; 0x31
   10f30:	bne	10f50 <abort@plt+0x224>
   10f34:	ldrb	r3, [r0, #2]
   10f38:	cmp	r3, #0
   10f3c:	subeq	r2, fp, #512	; 0x200
   10f40:	mvneq	r0, #0
   10f44:	mvneq	r1, #0
   10f48:	strdeq	r0, [r2, #68]	; 0x44
   10f4c:	beq	10dc4 <abort@plt+0x98>
   10f50:	bl	10cc0 <sg_get_llnum@plt>
   10f54:	sub	r2, fp, #512	; 0x200
   10f58:	mvn	r3, #0
   10f5c:	strd	r0, [r2, #68]	; 0x44
   10f60:	mvn	r2, #0
   10f64:	cmp	r1, r3
   10f68:	cmpeq	r0, r2
   10f6c:	bne	10dc4 <abort@plt+0x98>
   10f70:	movw	r3, #20980	; 0x51f4
   10f74:	movt	r3, #2
   10f78:	movw	r0, #13836	; 0x360c
   10f7c:	mov	r1, #1
   10f80:	ldr	r3, [r3]
   10f84:	movt	r0, #1
   10f88:	mov	r2, #26
   10f8c:	bl	10c24 <fwrite@plt>
   10f90:	mov	r0, #1
   10f94:	b	10fc0 <abort@plt+0x294>
   10f98:	movw	r1, #20980	; 0x51f4
   10f9c:	movt	r1, #2
   10fa0:	movw	r2, #14108	; 0x371c
   10fa4:	movw	r3, #14132	; 0x3734
   10fa8:	ldr	r0, [r1]
   10fac:	movt	r2, #1
   10fb0:	movt	r3, #1
   10fb4:	mov	r1, #1
   10fb8:	bl	10ccc <__fprintf_chk@plt>
   10fbc:	mov	r0, #0
   10fc0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   10fc4:	ldr	r3, [r8]
   10fc8:	cmp	r2, r3
   10fcc:	bne	11c4c <abort@plt+0xf20>
   10fd0:	sub	sp, fp, #32
   10fd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10fd8:	mov	ip, #1
   10fdc:	str	ip, [fp, #-460]	; 0xfffffe34
   10fe0:	b	10dc4 <abort@plt+0x98>
   10fe4:	mov	ip, #1
   10fe8:	str	ip, [fp, #-436]	; 0xfffffe4c
   10fec:	b	10dc4 <abort@plt+0x98>
   10ff0:	ldr	r0, [r9]
   10ff4:	bl	10cf0 <sg_get_num@plt>
   10ff8:	cmp	r0, #7
   10ffc:	str	r0, [fp, #-488]	; 0xfffffe18
   11000:	bls	10dc4 <abort@plt+0x98>
   11004:	movw	r3, #20980	; 0x51f4
   11008:	movt	r3, #2
   1100c:	movw	r0, #13964	; 0x368c
   11010:	mov	r1, #1
   11014:	ldr	r3, [r3]
   11018:	movt	r0, #1
   1101c:	mov	r2, #50	; 0x32
   11020:	bl	10c24 <fwrite@plt>
   11024:	mov	r0, #1
   11028:	b	10fc0 <abort@plt+0x294>
   1102c:	mov	ip, #1
   11030:	str	ip, [fp, #-464]	; 0xfffffe30
   11034:	b	10dc4 <abort@plt+0x98>
   11038:	mov	ip, #1
   1103c:	str	ip, [fp, #-452]	; 0xfffffe3c
   11040:	b	10dc4 <abort@plt+0x98>
   11044:	ldr	r0, [r9]
   11048:	bl	10cf0 <sg_get_num@plt>
   1104c:	cmp	r0, #1
   11050:	str	r0, [fp, #-484]	; 0xfffffe1c
   11054:	bls	10dc4 <abort@plt+0x98>
   11058:	movw	r3, #20980	; 0x51f4
   1105c:	movt	r3, #2
   11060:	movw	r0, #13864	; 0x3628
   11064:	mov	r1, #1
   11068:	ldr	r3, [r3]
   1106c:	movt	r0, #1
   11070:	mov	r2, #40	; 0x28
   11074:	bl	10c24 <fwrite@plt>
   11078:	mov	r0, #1
   1107c:	b	10fc0 <abort@plt+0x294>
   11080:	mov	ip, #1
   11084:	str	ip, [fp, #-476]	; 0xfffffe24
   11088:	b	10dc4 <abort@plt+0x98>
   1108c:	ldr	r0, [r9]
   11090:	bl	10cf0 <sg_get_num@plt>
   11094:	adds	r0, r0, #0
   11098:	movne	r0, #1
   1109c:	str	r0, [fp, #-456]	; 0xfffffe38
   110a0:	b	10dc4 <abort@plt+0x98>
   110a4:	mov	ip, #1
   110a8:	str	ip, [fp, #-448]	; 0xfffffe40
   110ac:	b	10dc4 <abort@plt+0x98>
   110b0:	ldr	r0, [fp, #-504]	; 0xfffffe08
   110b4:	add	r0, r0, #1
   110b8:	str	r0, [fp, #-504]	; 0xfffffe08
   110bc:	b	10dc4 <abort@plt+0x98>
   110c0:	ldr	r0, [r9]
   110c4:	bl	10cf0 <sg_get_num@plt>
   110c8:	cmp	r0, #0
   110cc:	str	r0, [fp, #-472]	; 0xfffffe28
   110d0:	bgt	10dc4 <abort@plt+0x98>
   110d4:	movw	r3, #20980	; 0x51f4
   110d8:	movt	r3, #2
   110dc:	movw	r0, #14068	; 0x36f4
   110e0:	mov	r1, #1
   110e4:	ldr	r3, [r3]
   110e8:	movt	r0, #1
   110ec:	mov	r2, #39	; 0x27
   110f0:	bl	10c24 <fwrite@plt>
   110f4:	mov	r0, #1
   110f8:	b	10fc0 <abort@plt+0x294>
   110fc:	mov	ip, #1
   11100:	str	ip, [fp, #-468]	; 0xfffffe2c
   11104:	b	10dc4 <abort@plt+0x98>
   11108:	ldr	r0, [r9]
   1110c:	bl	10cf0 <sg_get_num@plt>
   11110:	cmp	r0, #15
   11114:	str	r0, [fp, #-492]	; 0xfffffe14
   11118:	bls	10dc4 <abort@plt+0x98>
   1111c:	movw	r3, #20980	; 0x51f4
   11120:	movt	r3, #2
   11124:	movw	r0, #14016	; 0x36c0
   11128:	mov	r1, #1
   1112c:	ldr	r3, [r3]
   11130:	movt	r0, #1
   11134:	mov	r2, #51	; 0x33
   11138:	bl	10c24 <fwrite@plt>
   1113c:	mov	r0, #1
   11140:	b	10fc0 <abort@plt+0x294>
   11144:	mov	ip, #1
   11148:	str	ip, [fp, #-500]	; 0xfffffe0c
   1114c:	b	10dc4 <abort@plt+0x98>
   11150:	mov	sl, #1
   11154:	str	sl, [fp, #-480]	; 0xfffffe20
   11158:	b	10dc4 <abort@plt+0x98>
   1115c:	bl	12454 <abort@plt+0x1728>
   11160:	mov	r0, #0
   11164:	b	10fc0 <abort@plt+0x294>
   11168:	ldr	r0, [r9]
   1116c:	bl	10cf0 <sg_get_num@plt>
   11170:	cmp	r0, #3
   11174:	str	r0, [fp, #-496]	; 0xfffffe10
   11178:	bls	10dc4 <abort@plt+0x98>
   1117c:	movw	r3, #20980	; 0x51f4
   11180:	movt	r3, #2
   11184:	movw	r0, #13908	; 0x3654
   11188:	mov	r1, #1
   1118c:	ldr	r3, [r3]
   11190:	movt	r0, #1
   11194:	mov	r2, #55	; 0x37
   11198:	bl	10c24 <fwrite@plt>
   1119c:	mov	r0, #1
   111a0:	b	10fc0 <abort@plt+0x294>
   111a4:	movw	ip, #20976	; 0x51f0
   111a8:	movt	ip, #2
   111ac:	ldr	r2, [ip]
   111b0:	cmp	r5, r2
   111b4:	bgt	111e4 <abort@plt+0x4b8>
   111b8:	movw	r3, #20980	; 0x51f4
   111bc:	movt	r3, #2
   111c0:	movw	r0, #14148	; 0x3744
   111c4:	mov	r1, #1
   111c8:	ldr	r3, [r3]
   111cc:	movt	r0, #1
   111d0:	mov	r2, #21
   111d4:	bl	10c24 <fwrite@plt>
   111d8:	bl	12454 <abort@plt+0x1728>
   111dc:	mov	r0, #1
   111e0:	b	10fc0 <abort@plt+0x294>
   111e4:	add	r3, r2, #1
   111e8:	ldr	r2, [r6, r2, lsl #2]
   111ec:	cmp	r5, r3
   111f0:	str	r3, [ip]
   111f4:	str	r2, [fp, #-432]	; 0xfffffe50
   111f8:	ble	11238 <abort@plt+0x50c>
   111fc:	movw	r9, #20980	; 0x51f4
   11200:	movt	r9, #2
   11204:	mov	r4, ip
   11208:	ldr	r3, [r6, r3, lsl #2]
   1120c:	movw	r2, #14172	; 0x375c
   11210:	ldr	r0, [r9]
   11214:	movt	r2, #1
   11218:	mov	r1, #1
   1121c:	bl	10ccc <__fprintf_chk@plt>
   11220:	ldr	r3, [r4]
   11224:	add	r3, r3, #1
   11228:	str	r3, [r4]
   1122c:	cmp	r5, r3
   11230:	bgt	11208 <abort@plt+0x4dc>
   11234:	b	111d8 <abort@plt+0x4ac>
   11238:	ldr	r6, [fp, #-432]	; 0xfffffe50
   1123c:	cmp	r6, #0
   11240:	beq	111b8 <abort@plt+0x48c>
   11244:	ldr	r9, [fp, #-468]	; 0xfffffe2c
   11248:	cmp	r9, #0
   1124c:	bne	1131c <abort@plt+0x5f0>
   11250:	ldr	r9, [fp, #-500]	; 0xfffffe0c
   11254:	ldr	ip, [fp, #-436]	; 0xfffffe4c
   11258:	orrs	r9, r9, ip
   1125c:	bne	1126c <abort@plt+0x540>
   11260:	ldr	r6, [fp, #-496]	; 0xfffffe10
   11264:	cmp	r6, #0
   11268:	beq	112a4 <abort@plt+0x578>
   1126c:	ldr	r9, [fp, #-436]	; 0xfffffe4c
   11270:	ldr	ip, [fp, #-500]	; 0xfffffe0c
   11274:	orrs	r9, r9, ip
   11278:	beq	112a4 <abort@plt+0x578>
   1127c:	ldr	r6, [fp, #-496]	; 0xfffffe10
   11280:	cmp	r6, #0
   11284:	bne	11710 <abort@plt+0x9e4>
   11288:	ldr	ip, [fp, #-500]	; 0xfffffe0c
   1128c:	ldr	r9, [fp, #-436]	; 0xfffffe4c
   11290:	lsl	ip, ip, #1
   11294:	cmp	r9, #0
   11298:	str	ip, [fp, #-496]	; 0xfffffe10
   1129c:	orrne	ip, ip, #1
   112a0:	strne	ip, [fp, #-496]	; 0xfffffe10
   112a4:	ldr	r0, [fp, #-432]	; 0xfffffe50
   112a8:	mov	r1, #0
   112ac:	ldr	r2, [fp, #-504]	; 0xfffffe08
   112b0:	bl	10d08 <sg_cmds_open_device@plt>
   112b4:	subs	r6, r0, #0
   112b8:	str	r6, [fp, #-436]	; 0xfffffe4c
   112bc:	blt	11370 <abort@plt+0x644>
   112c0:	mov	r2, #1
   112c4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   112c8:	sub	r1, fp, #396	; 0x18c
   112cc:	bl	10bb8 <sg_simple_inquiry@plt>
   112d0:	cmp	r0, #0
   112d4:	beq	113a8 <abort@plt+0x67c>
   112d8:	movw	r1, #20980	; 0x51f4
   112dc:	movt	r1, #2
   112e0:	movw	r2, #14484	; 0x3894
   112e4:	ldr	r3, [fp, #-432]	; 0xfffffe50
   112e8:	ldr	r0, [r1]
   112ec:	movt	r2, #1
   112f0:	mov	r1, #1
   112f4:	mov	r5, #99	; 0x63
   112f8:	bl	10ccc <__fprintf_chk@plt>
   112fc:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   11300:	bl	10be8 <sg_cmds_close_device@plt>
   11304:	cmp	r0, #0
   11308:	blt	1173c <abort@plt+0xa10>
   1130c:	cmp	r5, #0
   11310:	movge	r0, r5
   11314:	movlt	r0, #99	; 0x63
   11318:	b	10fc0 <abort@plt+0x294>
   1131c:	ldr	ip, [fp, #-464]	; 0xfffffe30
   11320:	cmp	ip, #0
   11324:	bne	116b8 <abort@plt+0x98c>
   11328:	sub	r0, fp, #512	; 0x200
   1132c:	ldrd	r0, [r0, #68]	; 0x44
   11330:	orrs	r1, r0, r1
   11334:	beq	116e4 <abort@plt+0x9b8>
   11338:	ldr	r6, [fp, #-472]	; 0xfffffe28
   1133c:	cmp	r6, #0
   11340:	beq	11250 <abort@plt+0x524>
   11344:	movw	r3, #20980	; 0x51f4
   11348:	movt	r3, #2
   1134c:	mov	r1, #1
   11350:	mov	r2, #40	; 0x28
   11354:	ldr	r3, [r3]
   11358:	movw	r0, #14300	; 0x37dc
   1135c:	movt	r0, #1
   11360:	bl	10c24 <fwrite@plt>
   11364:	bl	12454 <abort@plt+0x1728>
   11368:	mov	r0, #1
   1136c:	b	10fc0 <abort@plt+0x294>
   11370:	movw	r3, #20980	; 0x51f4
   11374:	movt	r3, #2
   11378:	rsb	r0, r6, #0
   1137c:	ldr	r4, [r3]
   11380:	bl	10ce4 <safe_strerror@plt>
   11384:	ldr	r3, [fp, #-432]	; 0xfffffe50
   11388:	movw	r2, #14448	; 0x3870
   1138c:	mov	r1, #1
   11390:	movt	r2, #1
   11394:	str	r0, [sp]
   11398:	mov	r0, r4
   1139c:	bl	10ccc <__fprintf_chk@plt>
   113a0:	mov	r0, #15
   113a4:	b	10fc0 <abort@plt+0x294>
   113a8:	mov	r1, #64	; 0x40
   113ac:	sub	r2, fp, #356	; 0x164
   113b0:	ldrb	r0, [fp, #-395]	; 0xfffffe75
   113b4:	sub	r9, fp, #396	; 0x18c
   113b8:	bl	10cfc <sg_get_pdt_str@plt>
   113bc:	add	r3, r9, #34	; 0x22
   113c0:	str	r3, [sp]
   113c4:	movw	r1, #14524	; 0x38bc
   113c8:	add	r3, r9, #17
   113cc:	sub	r2, fp, #388	; 0x184
   113d0:	movt	r1, #1
   113d4:	str	r0, [sp, #4]
   113d8:	mov	r0, #1
   113dc:	ldrb	ip, [fp, #-395]	; 0xfffffe75
   113e0:	str	ip, [sp, #8]
   113e4:	bl	10cb4 <__printf_chk@plt>
   113e8:	ldr	r6, [fp, #-504]	; 0xfffffe08
   113ec:	cmp	r6, #0
   113f0:	beq	1140c <abort@plt+0x6e0>
   113f4:	ldrb	r2, [fp, #-391]	; 0xfffffe79
   113f8:	movw	r1, #14576	; 0x38f0
   113fc:	mov	r0, #1
   11400:	movt	r1, #1
   11404:	and	r2, r2, r0
   11408:	bl	10cb4 <__printf_chk@plt>
   1140c:	ldrb	r3, [fp, #-391]	; 0xfffffe79
   11410:	tst	r3, #1
   11414:	beq	11424 <abort@plt+0x6f8>
   11418:	movw	r0, #14596	; 0x3904
   1141c:	movt	r0, #1
   11420:	bl	10c48 <puts@plt>
   11424:	ldrb	r3, [fp, #-395]	; 0xfffffe75
   11428:	cmp	r3, #0
   1142c:	cmpne	r3, #7
   11430:	beq	11464 <abort@plt+0x738>
   11434:	cmp	r3, #14
   11438:	beq	11464 <abort@plt+0x738>
   1143c:	movw	r3, #20980	; 0x51f4
   11440:	movt	r3, #2
   11444:	movw	r0, #14640	; 0x3930
   11448:	mov	r1, #1
   1144c:	ldr	r3, [r3]
   11450:	mov	r2, #72	; 0x48
   11454:	movt	r0, #1
   11458:	mov	r5, #97	; 0x61
   1145c:	bl	10c24 <fwrite@plt>
   11460:	b	112fc <abort@plt+0x5d0>
   11464:	str	r4, [fp, #-416]	; 0xfffffe60
   11468:	movw	r9, #20992	; 0x5200
   1146c:	ldr	r4, [fp, #-476]	; 0xfffffe24
   11470:	movt	r9, #2
   11474:	movw	ip, #20980	; 0x51f4
   11478:	str	r9, [fp, #-500]	; 0xfffffe0c
   1147c:	movt	ip, #2
   11480:	str	r8, [fp, #-424]	; 0xfffffe58
   11484:	str	ip, [fp, #-428]	; 0xfffffe54
   11488:	mov	r5, #252	; 0xfc
   1148c:	movw	r0, #20992	; 0x5200
   11490:	mov	r2, r5
   11494:	movt	r0, #2
   11498:	mov	r1, #0
   1149c:	bl	10c9c <memset@plt>
   114a0:	cmp	r4, #0
   114a4:	beq	11618 <abort@plt+0x8ec>
   114a8:	movw	r2, #20992	; 0x5200
   114ac:	movt	r2, #2
   114b0:	stmib	sp, {r2, r5}
   114b4:	mov	r0, #0
   114b8:	ldr	r8, [fp, #-504]	; 0xfffffe08
   114bc:	mov	r6, #1
   114c0:	str	r0, [sp]
   114c4:	mov	r1, r0
   114c8:	mov	r2, r0
   114cc:	mov	r3, r6
   114d0:	str	r8, [sp, #16]
   114d4:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   114d8:	str	r6, [sp, #12]
   114dc:	bl	10c78 <sg_ll_mode_sense6@plt>
   114e0:	cmp	r0, #0
   114e4:	bne	11b68 <abort@plt+0xe3c>
   114e8:	movw	r8, #20992	; 0x5200
   114ec:	movt	r8, #2
   114f0:	mov	r5, r0
   114f4:	mov	ip, #4
   114f8:	ldrb	r6, [r8]
   114fc:	ldrb	sl, [r8, #2]
   11500:	strb	r0, [r8, #1]
   11504:	add	r6, r6, #1
   11508:	strb	r0, [r8]
   1150c:	strb	r0, [r8, #2]
   11510:	ldrb	r8, [r8, #3]
   11514:	add	r3, ip, r8
   11518:	movw	r0, #15076	; 0x3ae4
   1151c:	cmp	r6, r3
   11520:	movt	r0, #1
   11524:	ldrgt	r9, [fp, #-500]	; 0xfffffe0c
   11528:	ldrbgt	r2, [r9, r3]
   1152c:	andgt	r2, r2, #127	; 0x7f
   11530:	strbgt	r2, [r9, r3]
   11534:	str	ip, [fp, #-508]	; 0xfffffe04
   11538:	bl	10c48 <puts@plt>
   1153c:	tst	sl, #64	; 0x40
   11540:	ldr	ip, [fp, #-508]	; 0xfffffe04
   11544:	bne	116a4 <abort@plt+0x978>
   11548:	cmp	r8, #0
   1154c:	beq	11778 <abort@plt+0xa4c>
   11550:	sub	r2, fp, #512	; 0x200
   11554:	ldr	r9, [fp, #-500]	; 0xfffffe0c
   11558:	mov	r0, #0
   1155c:	mov	r1, #0
   11560:	add	lr, r9, ip
   11564:	strd	r0, [r2, #-4]
   11568:	mov	sl, r8
   1156c:	mov	r0, #0
   11570:	b	115b8 <abort@plt+0x88c>
   11574:	cmp	r0, #0
   11578:	beq	11598 <abort@plt+0x86c>
   1157c:	ldr	r1, [fp, #-512]	; 0xfffffe00
   11580:	ldr	r8, [fp, #-516]	; 0xfffffdfc
   11584:	lsl	r3, r1, #8
   11588:	lsl	r2, r8, #8
   1158c:	orr	r3, r3, r8, lsr #24
   11590:	str	r2, [fp, #-516]	; 0xfffffdfc
   11594:	str	r3, [fp, #-512]	; 0xfffffe00
   11598:	sub	r1, fp, #512	; 0x200
   1159c:	ldrb	r2, [lr, r0]
   115a0:	add	r0, r0, #1
   115a4:	mov	r3, #0
   115a8:	ldrd	r8, [r1, #-4]
   115ac:	orr	r8, r8, r2
   115b0:	orr	r9, r9, r3
   115b4:	strd	r8, [r1, #-4]
   115b8:	cmp	r5, #0
   115bc:	moveq	r3, #4
   115c0:	movne	r3, #8
   115c4:	cmp	r0, r3
   115c8:	blt	11574 <abort@plt+0x848>
   115cc:	sub	r1, fp, #512	; 0x200
   115d0:	mvn	r0, #0
   115d4:	ldrd	r2, [r1, #-4]
   115d8:	mov	r1, #0
   115dc:	cmp	r3, r1
   115e0:	cmpeq	r2, r0
   115e4:	eor	r3, r5, #1
   115e8:	movne	r3, #0
   115ec:	andeq	r3, r3, #1
   115f0:	cmp	r3, #0
   115f4:	beq	119c8 <abort@plt+0xc9c>
   115f8:	ldr	r6, [fp, #-504]	; 0xfffffe08
   115fc:	cmp	r6, #0
   11600:	bne	1199c <abort@plt+0xc70>
   11604:	mov	r8, #1
   11608:	mov	r4, r6
   1160c:	str	r8, [fp, #-480]	; 0xfffffe20
   11610:	mov	sl, r8
   11614:	b	11488 <abort@plt+0x75c>
   11618:	str	r4, [sp, #4]
   1161c:	movw	r9, #20992	; 0x5200
   11620:	movt	r9, #2
   11624:	str	r9, [sp, #8]
   11628:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   1162c:	mov	ip, #1
   11630:	str	r5, [sp, #12]
   11634:	mov	r1, sl
   11638:	ldr	r6, [fp, #-504]	; 0xfffffe08
   1163c:	mov	r2, r4
   11640:	str	ip, [sp]
   11644:	mov	r3, r4
   11648:	str	ip, [sp, #16]
   1164c:	str	r6, [sp, #20]
   11650:	bl	10c30 <sg_ll_mode_sense10@plt>
   11654:	cmp	r0, #0
   11658:	bne	11bcc <abort@plt+0xea0>
   1165c:	movw	r9, #20992	; 0x5200
   11660:	movt	r9, #2
   11664:	mov	ip, #8
   11668:	ldrb	r6, [r9]
   1166c:	ldrb	r2, [r9, #1]
   11670:	ldrb	r1, [r9, #6]
   11674:	ldrb	r3, [r9, #7]
   11678:	add	r6, r2, r6, lsl #8
   1167c:	ldrb	r5, [r9, #4]
   11680:	add	r6, r6, #2
   11684:	ldrb	sl, [r9, #3]
   11688:	add	r8, r3, r1, lsl #8
   1168c:	strb	r4, [r9, #2]
   11690:	and	r5, r5, #1
   11694:	strb	r4, [r9]
   11698:	strb	r4, [r9, #1]
   1169c:	strb	r4, [r9, #3]
   116a0:	b	11514 <abort@plt+0x7e8>
   116a4:	movw	r0, #15132	; 0x3b1c
   116a8:	movt	r0, #1
   116ac:	bl	10c48 <puts@plt>
   116b0:	ldr	ip, [fp, #-508]	; 0xfffffe04
   116b4:	b	11548 <abort@plt+0x81c>
   116b8:	movw	r3, #20980	; 0x51f4
   116bc:	movt	r3, #2
   116c0:	mov	r1, #1
   116c4:	mov	r2, #44	; 0x2c
   116c8:	ldr	r3, [r3]
   116cc:	movw	r0, #14204	; 0x377c
   116d0:	movt	r0, #1
   116d4:	bl	10c24 <fwrite@plt>
   116d8:	bl	12454 <abort@plt+0x1728>
   116dc:	mov	r0, #1
   116e0:	b	10fc0 <abort@plt+0x294>
   116e4:	movw	r3, #20980	; 0x51f4
   116e8:	movt	r3, #2
   116ec:	mov	r1, #1
   116f0:	mov	r2, #44	; 0x2c
   116f4:	ldr	r3, [r3]
   116f8:	movw	r0, #14252	; 0x37ac
   116fc:	movt	r0, #1
   11700:	bl	10c24 <fwrite@plt>
   11704:	bl	12454 <abort@plt+0x1728>
   11708:	mov	r0, #1
   1170c:	b	10fc0 <abort@plt+0x294>
   11710:	movw	r3, #20980	; 0x51f4
   11714:	movt	r3, #2
   11718:	mov	r1, #1
   1171c:	mov	r2, #100	; 0x64
   11720:	ldr	r3, [r3]
   11724:	movw	r0, #14344	; 0x3808
   11728:	movt	r0, #1
   1172c:	bl	10c24 <fwrite@plt>
   11730:	bl	12454 <abort@plt+0x1728>
   11734:	mov	r0, #1
   11738:	b	10fc0 <abort@plt+0x294>
   1173c:	movw	r3, #20980	; 0x51f4
   11740:	movt	r3, #2
   11744:	rsb	r0, r0, #0
   11748:	ldr	r4, [r3]
   1174c:	bl	10ce4 <safe_strerror@plt>
   11750:	movw	r2, #16544	; 0x40a0
   11754:	mov	r1, #1
   11758:	movt	r2, #1
   1175c:	mov	r3, r0
   11760:	mov	r0, r4
   11764:	bl	10ccc <__fprintf_chk@plt>
   11768:	cmp	r5, #0
   1176c:	bne	1130c <abort@plt+0x5e0>
   11770:	mov	r0, #15
   11774:	b	10fc0 <abort@plt+0x294>
   11778:	movw	r0, #15324	; 0x3bdc
   1177c:	movt	r0, #1
   11780:	str	r6, [fp, #-420]	; 0xfffffe5c
   11784:	mov	r6, r5
   11788:	str	r4, [fp, #-476]	; 0xfffffe24
   1178c:	mov	r5, r8
   11790:	str	ip, [fp, #-428]	; 0xfffffe54
   11794:	mov	r9, r5
   11798:	ldr	r4, [fp, #-416]	; 0xfffffe60
   1179c:	mov	sl, #1
   117a0:	ldr	r8, [fp, #-424]	; 0xfffffe58
   117a4:	bl	10c48 <puts@plt>
   117a8:	ldr	ip, [fp, #-468]	; 0xfffffe2c
   117ac:	cmp	ip, #0
   117b0:	bne	11824 <abort@plt+0xaf8>
   117b4:	ldr	ip, [fp, #-464]	; 0xfffffe30
   117b8:	cmp	ip, #0
   117bc:	bne	11ae4 <abort@plt+0xdb8>
   117c0:	ldr	r1, [fp, #-480]	; 0xfffffe20
   117c4:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   117c8:	ldr	r2, [fp, #-504]	; 0xfffffe08
   117cc:	bl	12480 <abort@plt+0x1754>
   117d0:	cmn	r0, #2
   117d4:	beq	11c50 <abort@plt+0xf24>
   117d8:	cmp	r0, #0
   117dc:	cmpgt	r9, #0
   117e0:	asr	r5, r0, #31
   117e4:	ble	11814 <abort@plt+0xae8>
   117e8:	cmp	r0, r9
   117ec:	beq	11814 <abort@plt+0xae8>
   117f0:	mov	r3, r0
   117f4:	mov	r2, r9
   117f8:	movw	r1, #15776	; 0x3da0
   117fc:	mov	r0, #1
   11800:	movt	r1, #1
   11804:	bl	10cb4 <__printf_chk@plt>
   11808:	movw	r0, #15856	; 0x3df0
   1180c:	movt	r0, #1
   11810:	bl	10c48 <puts@plt>
   11814:	movw	r0, #15892	; 0x3e14
   11818:	movt	r0, #1
   1181c:	bl	10c48 <puts@plt>
   11820:	b	112fc <abort@plt+0x5d0>
   11824:	cmp	sl, #0
   11828:	bne	11c0c <abort@plt+0xee0>
   1182c:	sub	r0, fp, #512	; 0x200
   11830:	ldrd	r0, [r0, #68]	; 0x44
   11834:	orrs	r1, r0, r1
   11838:	beq	11b0c <abort@plt+0xde0>
   1183c:	ldr	r1, [fp, #-500]	; 0xfffffe0c
   11840:	sub	r3, fp, #512	; 0x200
   11844:	ldr	r2, [fp, #-428]	; 0xfffffe54
   11848:	cmp	r6, #0
   1184c:	add	r5, r1, r2
   11850:	ldrd	r0, [r3, #68]	; 0x44
   11854:	moveq	ip, #4
   11858:	movne	ip, #8
   1185c:	sub	lr, ip, #-536870911	; 0xe0000001
   11860:	mov	r2, sl
   11864:	rsb	r3, r2, lr
   11868:	lsl	r3, r3, #3
   1186c:	subs	sl, r3, #32
   11870:	str	sl, [fp, #-444]	; 0xfffffe44
   11874:	rsb	sl, r3, #32
   11878:	lsr	r3, r0, r3
   1187c:	orr	r3, r3, r1, lsl sl
   11880:	ldrpl	sl, [fp, #-444]	; 0xfffffe44
   11884:	orrpl	r3, r3, r1, asr sl
   11888:	strb	r3, [r5, r2]
   1188c:	add	r2, r2, #1
   11890:	cmp	ip, r2
   11894:	bgt	11864 <abort@plt+0xb38>
   11898:	ldr	ip, [fp, #-472]	; 0xfffffe28
   1189c:	cmp	r9, ip
   118a0:	cmpne	ip, #0
   118a4:	ble	118dc <abort@plt+0xbb0>
   118a8:	ldr	ip, [fp, #-500]	; 0xfffffe0c
   118ac:	cmp	r6, #0
   118b0:	ldr	r6, [fp, #-428]	; 0xfffffe54
   118b4:	ldr	sl, [fp, #-472]	; 0xfffffe28
   118b8:	add	r3, ip, r6
   118bc:	beq	11b50 <abort@plt+0xe24>
   118c0:	lsr	r0, sl, #24
   118c4:	asr	r1, sl, #16
   118c8:	asr	r2, sl, #8
   118cc:	strb	sl, [r3, #15]
   118d0:	strb	r0, [r3, #12]
   118d4:	strb	r1, [r3, #13]
   118d8:	strb	r2, [r3, #14]
   118dc:	ldr	ip, [fp, #-476]	; 0xfffffe24
   118e0:	mov	r3, #1
   118e4:	cmp	ip, #0
   118e8:	beq	11a84 <abort@plt+0xd58>
   118ec:	ldr	r6, [fp, #-420]	; 0xfffffe5c
   118f0:	mov	r1, r3
   118f4:	mov	r2, r3
   118f8:	str	r6, [sp]
   118fc:	ldr	sl, [fp, #-504]	; 0xfffffe08
   11900:	stmib	sp, {r3, sl}
   11904:	movw	r3, #20992	; 0x5200
   11908:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   1190c:	movt	r3, #2
   11910:	bl	10c18 <sg_ll_mode_select6@plt>
   11914:	mov	r5, r0
   11918:	cmp	r5, #0
   1191c:	beq	11a68 <abort@plt+0xd3c>
   11920:	cmp	r5, #2
   11924:	movw	r9, #20980	; 0x51f4
   11928:	movt	r9, #2
   1192c:	beq	11ffc <abort@plt+0x12d0>
   11930:	cmp	r5, #6
   11934:	beq	11fe0 <abort@plt+0x12b4>
   11938:	cmp	r5, #11
   1193c:	beq	12040 <abort@plt+0x1314>
   11940:	cmp	r5, #9
   11944:	beq	12018 <abort@plt+0x12ec>
   11948:	cmp	r5, #5
   1194c:	beq	11fb8 <abort@plt+0x128c>
   11950:	ldr	ip, [fp, #-476]	; 0xfffffe24
   11954:	movw	r2, #15692	; 0x3d4c
   11958:	ldr	r0, [r9]
   1195c:	movt	r2, #1
   11960:	cmp	ip, #0
   11964:	mov	r1, #1
   11968:	moveq	r3, #10
   1196c:	movne	r3, #6
   11970:	bl	10ccc <__fprintf_chk@plt>
   11974:	ldr	r6, [fp, #-504]	; 0xfffffe08
   11978:	cmp	r6, #0
   1197c:	ldreq	r3, [r9]
   11980:	bne	112fc <abort@plt+0x5d0>
   11984:	movw	r0, #15040	; 0x3ac0
   11988:	mov	r1, #1
   1198c:	mov	r2, #34	; 0x22
   11990:	movt	r0, #1
   11994:	bl	10c24 <fwrite@plt>
   11998:	b	112fc <abort@plt+0x5d0>
   1199c:	ldr	r9, [fp, #-428]	; 0xfffffe54
   119a0:	mov	r1, #1
   119a4:	movw	r0, #15172	; 0x3b44
   119a8:	mov	r2, #51	; 0x33
   119ac:	movt	r0, #1
   119b0:	str	r1, [fp, #-480]	; 0xfffffe20
   119b4:	ldr	r3, [r9]
   119b8:	mov	r4, #0
   119bc:	bl	10c24 <fwrite@plt>
   119c0:	ldr	sl, [fp, #-480]	; 0xfffffe20
   119c4:	b	11488 <abort@plt+0x75c>
   119c8:	str	r6, [fp, #-420]	; 0xfffffe5c
   119cc:	mov	r6, r5
   119d0:	cmp	r6, #0
   119d4:	str	r4, [fp, #-476]	; 0xfffffe24
   119d8:	str	ip, [fp, #-428]	; 0xfffffe54
   119dc:	mov	r5, sl
   119e0:	ldr	r4, [fp, #-416]	; 0xfffffe60
   119e4:	ldr	r8, [fp, #-424]	; 0xfffffe58
   119e8:	beq	11ab4 <abort@plt+0xd88>
   119ec:	ldr	r9, [fp, #-500]	; 0xfffffe0c
   119f0:	subs	sl, sl, #16
   119f4:	movw	r0, #15224	; 0x3b78
   119f8:	movt	r0, #1
   119fc:	add	r3, r9, ip
   11a00:	movne	sl, #1
   11a04:	ldrb	r1, [r3, #13]
   11a08:	ldrb	ip, [r3, #12]
   11a0c:	ldrb	r2, [r3, #14]
   11a10:	lsl	r1, r1, #16
   11a14:	ldrb	r3, [r3, #15]
   11a18:	add	r1, r1, ip, lsl #24
   11a1c:	add	r2, r1, r2, lsl #8
   11a20:	add	r9, r2, r3
   11a24:	bl	10c48 <puts@plt>
   11a28:	sub	r1, fp, #512	; 0x200
   11a2c:	sub	ip, fp, #512	; 0x200
   11a30:	ldrd	r0, [r1, #-4]
   11a34:	strd	r0, [sp]
   11a38:	movw	r1, #15264	; 0x3ba0
   11a3c:	ldrd	r2, [ip, #-4]
   11a40:	movt	r1, #1
   11a44:	mov	r0, #1
   11a48:	bl	10cb4 <__printf_chk@plt>
   11a4c:	movw	r1, #15300	; 0x3bc4
   11a50:	mov	r2, r9
   11a54:	movt	r1, #1
   11a58:	mov	r3, r9
   11a5c:	mov	r0, #1
   11a60:	bl	10cb4 <__printf_chk@plt>
   11a64:	b	117a8 <abort@plt+0xa7c>
   11a68:	ldr	sl, [fp, #-468]	; 0xfffffe2c
   11a6c:	cmp	sl, #0
   11a70:	beq	11c64 <abort@plt+0xf38>
   11a74:	movw	r0, #15728	; 0x3d70
   11a78:	movt	r0, #1
   11a7c:	bl	10c48 <puts@plt>
   11a80:	b	112fc <abort@plt+0x5d0>
   11a84:	ldr	ip, [fp, #-420]	; 0xfffffe5c
   11a88:	mov	r1, r3
   11a8c:	mov	r2, r3
   11a90:	str	ip, [sp]
   11a94:	ldr	r6, [fp, #-504]	; 0xfffffe08
   11a98:	stmib	sp, {r3, r6}
   11a9c:	movw	r3, #20992	; 0x5200
   11aa0:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   11aa4:	movt	r3, #2
   11aa8:	bl	10ca8 <sg_ll_mode_select10@plt>
   11aac:	mov	r5, r0
   11ab0:	b	11918 <abort@plt+0xbec>
   11ab4:	ldr	sl, [fp, #-500]	; 0xfffffe0c
   11ab8:	ldr	ip, [fp, #-428]	; 0xfffffe54
   11abc:	add	r3, sl, ip
   11ac0:	subs	sl, r5, #8
   11ac4:	ldrb	r1, [r3, #6]
   11ac8:	movne	sl, #1
   11acc:	ldrb	r2, [r3, #5]
   11ad0:	ldrb	r3, [r3, #7]
   11ad4:	lsl	r1, r1, #8
   11ad8:	add	r2, r1, r2, lsl #16
   11adc:	add	r9, r2, r3
   11ae0:	b	11a28 <abort@plt+0xcfc>
   11ae4:	sub	r0, fp, #512	; 0x200
   11ae8:	ldrd	r0, [r0, #68]	; 0x44
   11aec:	orrs	r1, r0, r1
   11af0:	bne	11824 <abort@plt+0xaf8>
   11af4:	ldr	ip, [fp, #-472]	; 0xfffffe28
   11af8:	cmp	r9, ip
   11afc:	cmpne	ip, #0
   11b00:	ble	11c70 <abort@plt+0xf44>
   11b04:	cmp	sl, #0
   11b08:	bne	11c0c <abort@plt+0xee0>
   11b0c:	ldr	sl, [fp, #-472]	; 0xfffffe28
   11b10:	cmp	r9, sl
   11b14:	cmpne	sl, #0
   11b18:	ble	11898 <abort@plt+0xb6c>
   11b1c:	ldr	ip, [fp, #-500]	; 0xfffffe0c
   11b20:	mov	r3, #0
   11b24:	ldr	sl, [fp, #-428]	; 0xfffffe54
   11b28:	cmp	r6, r3
   11b2c:	mov	r2, r3
   11b30:	add	r1, ip, sl
   11b34:	moveq	r0, #4
   11b38:	movne	r0, #8
   11b3c:	strb	r2, [r1, r3]
   11b40:	add	r3, r3, #1
   11b44:	cmp	r0, r3
   11b48:	bgt	11b3c <abort@plt+0xe10>
   11b4c:	b	11898 <abort@plt+0xb6c>
   11b50:	asr	r1, sl, #16
   11b54:	asr	r2, sl, #8
   11b58:	strb	sl, [r3, #7]
   11b5c:	strb	r1, [r3, #5]
   11b60:	strb	r2, [r3, #6]
   11b64:	b	118dc <abort@plt+0xbb0>
   11b68:	ldr	r8, [fp, #-424]	; 0xfffffe58
   11b6c:	mov	r5, r0
   11b70:	str	r6, [fp, #-476]	; 0xfffffe24
   11b74:	cmp	r5, #2
   11b78:	beq	11bdc <abort@plt+0xeb0>
   11b7c:	cmp	r5, #6
   11b80:	beq	1205c <abort@plt+0x1330>
   11b84:	cmp	r5, #11
   11b88:	beq	120b4 <abort@plt+0x1388>
   11b8c:	cmp	r5, #9
   11b90:	beq	11f14 <abort@plt+0x11e8>
   11b94:	cmp	r5, #5
   11b98:	beq	11f60 <abort@plt+0x1234>
   11b9c:	ldr	ip, [fp, #-476]	; 0xfffffe24
   11ba0:	movw	r9, #20980	; 0x51f4
   11ba4:	movt	r9, #2
   11ba8:	movw	r2, #15008	; 0x3aa0
   11bac:	cmp	ip, #0
   11bb0:	movt	r2, #1
   11bb4:	ldr	r0, [r9]
   11bb8:	mov	r1, #1
   11bbc:	moveq	r3, #10
   11bc0:	movne	r3, #6
   11bc4:	bl	10ccc <__fprintf_chk@plt>
   11bc8:	b	11974 <abort@plt+0xc48>
   11bcc:	mov	r5, r0
   11bd0:	str	r4, [fp, #-476]	; 0xfffffe24
   11bd4:	ldr	r8, [fp, #-424]	; 0xfffffe58
   11bd8:	b	11b74 <abort@plt+0xe48>
   11bdc:	ldr	r7, [fp, #-476]	; 0xfffffe24
   11be0:	movw	r9, #20980	; 0x51f4
   11be4:	movt	r9, #2
   11be8:	movw	r2, #14716	; 0x397c
   11bec:	cmp	r7, #0
   11bf0:	movt	r2, #1
   11bf4:	ldr	r0, [r9]
   11bf8:	mov	r1, #1
   11bfc:	moveq	r3, #10
   11c00:	movne	r3, #6
   11c04:	bl	10ccc <__fprintf_chk@plt>
   11c08:	b	11974 <abort@plt+0xc48>
   11c0c:	movw	r4, #20980	; 0x51f4
   11c10:	movt	r4, #2
   11c14:	mov	r1, #1
   11c18:	mov	r2, #73	; 0x49
   11c1c:	ldr	r3, [r4]
   11c20:	movw	r0, #15356	; 0x3bfc
   11c24:	movt	r0, #1
   11c28:	mov	r5, #97	; 0x61
   11c2c:	bl	10c24 <fwrite@plt>
   11c30:	ldr	r3, [r4]
   11c34:	movw	r0, #15432	; 0x3c48
   11c38:	mov	r1, #1
   11c3c:	mov	r2, #62	; 0x3e
   11c40:	movt	r0, #1
   11c44:	bl	10c24 <fwrite@plt>
   11c48:	b	112fc <abort@plt+0x5d0>
   11c4c:	bl	10c0c <__stack_chk_fail@plt>
   11c50:	ldr	r2, [fp, #-504]	; 0xfffffe08
   11c54:	mov	r1, #1
   11c58:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   11c5c:	bl	12480 <abort@plt+0x1754>
   11c60:	b	117d8 <abort@plt+0xaac>
   11c64:	ldr	ip, [fp, #-464]	; 0xfffffe30
   11c68:	cmp	ip, #0
   11c6c:	beq	117c0 <abort@plt+0xa94>
   11c70:	movw	r0, #15960	; 0x3e58
   11c74:	movt	r0, #1
   11c78:	bl	10c48 <puts@plt>
   11c7c:	ldr	r2, [fp, #-432]	; 0xfffffe50
   11c80:	movw	r1, #16000	; 0x3e80
   11c84:	mov	r0, #1
   11c88:	movt	r1, #1
   11c8c:	sub	r5, fp, #408	; 0x198
   11c90:	bl	10cb4 <__printf_chk@plt>
   11c94:	movw	r0, #16040	; 0x3ea8
   11c98:	movt	r0, #1
   11c9c:	ldr	r9, [fp, #-448]	; 0xfffffe40
   11ca0:	bl	10c48 <puts@plt>
   11ca4:	mov	r0, #5
   11ca8:	bl	10bf4 <sleep@plt>
   11cac:	movw	r0, #16076	; 0x3ecc
   11cb0:	movt	r0, #1
   11cb4:	eor	r6, r9, #1
   11cb8:	bl	10c48 <puts@plt>
   11cbc:	ldr	r2, [fp, #-432]	; 0xfffffe50
   11cc0:	movw	r1, #16000	; 0x3e80
   11cc4:	mov	r0, #1
   11cc8:	movt	r1, #1
   11ccc:	mov	sl, sp
   11cd0:	bl	10cb4 <__printf_chk@plt>
   11cd4:	movw	r0, #16040	; 0x3ea8
   11cd8:	movt	r0, #1
   11cdc:	bl	10c48 <puts@plt>
   11ce0:	mov	r0, #5
   11ce4:	bl	10bf4 <sleep@plt>
   11ce8:	mov	r2, #12
   11cec:	mov	r1, #0
   11cf0:	mov	r0, r5
   11cf4:	bl	10c9c <memset@plt>
   11cf8:	ldr	ip, [fp, #-492]	; 0xfffffe14
   11cfc:	ldr	r9, [fp, #-452]	; 0xfffffe3c
   11d00:	lsl	r3, r6, #1
   11d04:	cmp	ip, #0
   11d08:	strb	r3, [fp, #-407]	; 0xfffffe69
   11d0c:	movle	r2, #0
   11d10:	movgt	r2, #1
   11d14:	cmp	r2, #0
   11d18:	moveq	ip, #4
   11d1c:	movne	ip, #8
   11d20:	cmp	r9, #0
   11d24:	ldr	r9, [fp, #-488]	; 0xfffffe18
   11d28:	mvnne	r3, r3
   11d2c:	and	r1, r9, #7
   11d30:	andne	r3, r3, #95	; 0x5f
   11d34:	ldr	r9, [fp, #-460]	; 0xfffffe34
   11d38:	strb	r1, [fp, #-408]	; 0xfffffe68
   11d3c:	mvnne	r3, r3
   11d40:	strbne	r3, [fp, #-407]	; 0xfffffe69
   11d44:	cmp	r9, #0
   11d48:	beq	11d70 <abort@plt+0x1044>
   11d4c:	ldrb	r3, [fp, #-407]	; 0xfffffe69
   11d50:	sub	r0, fp, #36	; 0x24
   11d54:	mov	r1, #32
   11d58:	mvn	r3, r3
   11d5c:	and	r3, r3, #119	; 0x77
   11d60:	mvn	r3, r3
   11d64:	strb	r3, [fp, #-407]	; 0xfffffe69
   11d68:	add	r3, r0, ip
   11d6c:	strb	r1, [r3, #-372]	; 0xfffffe8c
   11d70:	cmp	r2, #0
   11d74:	ldr	r0, [fp, #-484]	; 0xfffffe1c
   11d78:	ldrne	r9, [fp, #-492]	; 0xfffffe14
   11d7c:	andne	r3, r9, #15
   11d80:	ldr	r9, [fp, #-452]	; 0xfffffe3c
   11d84:	strbne	r3, [fp, #-405]	; 0xfffffe6b
   11d88:	orr	r3, r9, r0
   11d8c:	ldr	r9, [fp, #-460]	; 0xfffffe34
   11d90:	orr	r3, r3, r9
   11d94:	orrs	r3, r3, r6
   11d98:	bne	11e38 <abort@plt+0x110c>
   11d9c:	ldr	r9, [fp, #-488]	; 0xfffffe18
   11da0:	cmp	r9, #0
   11da4:	movle	r3, r2
   11da8:	orrgt	r3, r2, #1
   11dac:	cmp	r3, #0
   11db0:	bne	11e38 <abort@plt+0x110c>
   11db4:	mov	r0, #6464	; 0x1940
   11db8:	movt	r0, #1
   11dbc:	mov	ip, r3
   11dc0:	ldr	r9, [fp, #-484]	; 0xfffffe1c
   11dc4:	str	r9, [sp]
   11dc8:	ldr	r1, [fp, #-496]	; 0xfffffe10
   11dcc:	str	r0, [sp, #8]
   11dd0:	mov	r0, #0
   11dd4:	str	ip, [sp, #16]
   11dd8:	mov	ip, #1
   11ddc:	str	r5, [sp, #12]
   11de0:	ldr	r9, [fp, #-504]	; 0xfffffe08
   11de4:	str	r0, [sp, #4]
   11de8:	str	r9, [sp, #24]
   11dec:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   11df0:	str	ip, [sp, #20]
   11df4:	bl	10d20 <sg_ll_format_unit@plt>
   11df8:	mov	r5, r0
   11dfc:	cmp	r0, #11
   11e00:	ldrls	pc, [pc, r0, lsl #2]
   11e04:	b	11e5c <abort@plt+0x1130>
   11e08:	andeq	r1, r1, r4, lsl #29
   11e0c:	andeq	r1, r1, ip, asr lr
   11e10:	muleq	r1, r8, lr
   11e14:	andeq	r1, r1, ip, asr lr
   11e18:	andeq	r1, r1, ip, asr lr
   11e1c:	andeq	r2, r1, r0, lsr #5
   11e20:	andeq	r2, r1, ip, ror r2
   11e24:	andeq	r1, r1, ip, asr lr
   11e28:	andeq	r1, r1, ip, asr lr
   11e2c:	andeq	r2, r1, r4, asr #5
   11e30:	andeq	r1, r1, ip, asr lr
   11e34:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   11e38:	ldr	r9, [fp, #-460]	; 0xfffffe34
   11e3c:	cmp	r6, #0
   11e40:	movne	r3, #1
   11e44:	movne	r0, #20
   11e48:	add	ip, ip, r9, lsl #2
   11e4c:	moveq	r3, #1
   11e50:	moveq	r0, #6464	; 0x1940
   11e54:	bfieq	r0, r3, #16, #16
   11e58:	b	11dc0 <abort@plt+0x1094>
   11e5c:	movw	r9, #20980	; 0x51f4
   11e60:	movt	r9, #2
   11e64:	movw	r0, #16284	; 0x3f9c
   11e68:	mov	r1, #1
   11e6c:	ldr	r3, [r9]
   11e70:	movt	r0, #1
   11e74:	mov	r2, #22
   11e78:	bl	10c24 <fwrite@plt>
   11e7c:	cmp	r5, #0
   11e80:	bne	11eb8 <abort@plt+0x118c>
   11e84:	cmp	r6, #0
   11e88:	bne	11ef0 <abort@plt+0x11c4>
   11e8c:	mov	r5, #0
   11e90:	mov	sp, sl
   11e94:	b	112fc <abort@plt+0x5d0>
   11e98:	movw	r9, #20980	; 0x51f4
   11e9c:	movt	r9, #2
   11ea0:	movw	r0, #16112	; 0x3ef0
   11ea4:	mov	r1, #1
   11ea8:	ldr	r3, [r9]
   11eac:	movt	r0, #1
   11eb0:	mov	r2, #33	; 0x21
   11eb4:	bl	10c24 <fwrite@plt>
   11eb8:	movw	r0, #16608	; 0x40e0
   11ebc:	movt	r0, #1
   11ec0:	ldr	r3, [r9]
   11ec4:	mov	sp, sl
   11ec8:	mov	r1, #1
   11ecc:	mov	r2, #14
   11ed0:	bl	10c24 <fwrite@plt>
   11ed4:	ldr	sl, [fp, #-504]	; 0xfffffe08
   11ed8:	movw	r3, #20980	; 0x51f4
   11edc:	movt	r3, #2
   11ee0:	cmp	sl, #0
   11ee4:	bne	112fc <abort@plt+0x5d0>
   11ee8:	ldr	r3, [r3]
   11eec:	b	11984 <abort@plt+0xc58>
   11ef0:	movw	r0, #16308	; 0x3fb4
   11ef4:	movt	r0, #1
   11ef8:	bl	10c48 <puts@plt>
   11efc:	cmp	r4, #0
   11f00:	beq	120e4 <abort@plt+0x13b8>
   11f04:	movw	r0, #16328	; 0x3fc8
   11f08:	movt	r0, #1
   11f0c:	bl	10c48 <puts@plt>
   11f10:	b	11e8c <abort@plt+0x1160>
   11f14:	ldr	r6, [fp, #-476]	; 0xfffffe24
   11f18:	movw	r9, #20980	; 0x51f4
   11f1c:	movt	r9, #2
   11f20:	cmp	r6, #0
   11f24:	ldr	r0, [r9]
   11f28:	beq	1208c <abort@plt+0x1360>
   11f2c:	mov	r3, #6
   11f30:	movw	r2, #16564	; 0x40b4
   11f34:	mov	r1, #1
   11f38:	movt	r2, #1
   11f3c:	bl	10ccc <__fprintf_chk@plt>
   11f40:	ldr	r0, [r9]
   11f44:	movw	r3, #13792	; 0x35e0
   11f48:	movt	r3, #1
   11f4c:	movw	r2, #14848	; 0x3a00
   11f50:	mov	r1, #1
   11f54:	movt	r2, #1
   11f58:	bl	10ccc <__fprintf_chk@plt>
   11f5c:	b	11974 <abort@plt+0xc48>
   11f60:	ldr	r7, [fp, #-476]	; 0xfffffe24
   11f64:	movw	r9, #20980	; 0x51f4
   11f68:	movt	r9, #2
   11f6c:	eor	r3, r7, #1
   11f70:	tst	r3, sl
   11f74:	beq	122e8 <abort@plt+0x15bc>
   11f78:	movw	r2, #14888	; 0x3a28
   11f7c:	mov	r1, #1
   11f80:	ldr	r0, [r9]
   11f84:	movt	r2, #1
   11f88:	mov	r3, #10
   11f8c:	bl	10ccc <__fprintf_chk@plt>
   11f90:	b	11974 <abort@plt+0xc48>
   11f94:	movw	r9, #20980	; 0x51f4
   11f98:	movt	r9, #2
   11f9c:	movw	r0, #16248	; 0x3f78
   11fa0:	mov	r1, #1
   11fa4:	ldr	r3, [r9]
   11fa8:	movt	r0, #1
   11fac:	mov	r2, #32
   11fb0:	bl	10c24 <fwrite@plt>
   11fb4:	b	11eb8 <abort@plt+0x118c>
   11fb8:	ldr	sl, [fp, #-476]	; 0xfffffe24
   11fbc:	movw	r2, #15660	; 0x3d2c
   11fc0:	ldr	r0, [r9]
   11fc4:	movt	r2, #1
   11fc8:	cmp	sl, #0
   11fcc:	mov	r1, #1
   11fd0:	moveq	r3, #10
   11fd4:	movne	r3, #6
   11fd8:	bl	10ccc <__fprintf_chk@plt>
   11fdc:	b	11974 <abort@plt+0xc48>
   11fe0:	movw	r0, #15536	; 0x3cb0
   11fe4:	mov	r1, #1
   11fe8:	ldr	r3, [r9]
   11fec:	mov	r2, #36	; 0x24
   11ff0:	movt	r0, #1
   11ff4:	bl	10c24 <fwrite@plt>
   11ff8:	b	11974 <abort@plt+0xc48>
   11ffc:	movw	r0, #15496	; 0x3c88
   12000:	mov	r1, #1
   12004:	ldr	r3, [r9]
   12008:	mov	r2, #38	; 0x26
   1200c:	movt	r0, #1
   12010:	bl	10c24 <fwrite@plt>
   12014:	b	11974 <abort@plt+0xc48>
   12018:	ldr	r7, [fp, #-476]	; 0xfffffe24
   1201c:	movw	r2, #15616	; 0x3d00
   12020:	ldr	r0, [r9]
   12024:	movt	r2, #1
   12028:	cmp	r7, #0
   1202c:	mov	r1, #1
   12030:	moveq	r3, #10
   12034:	movne	r3, #6
   12038:	bl	10ccc <__fprintf_chk@plt>
   1203c:	b	11974 <abort@plt+0xc48>
   12040:	movw	r0, #15576	; 0x3cd8
   12044:	mov	r1, #1
   12048:	ldr	r3, [r9]
   1204c:	mov	r2, #37	; 0x25
   12050:	movt	r0, #1
   12054:	bl	10c24 <fwrite@plt>
   12058:	b	11974 <abort@plt+0xc48>
   1205c:	ldr	sl, [fp, #-476]	; 0xfffffe24
   12060:	movw	r9, #20980	; 0x51f4
   12064:	movt	r9, #2
   12068:	movw	r2, #14760	; 0x39a8
   1206c:	cmp	sl, #0
   12070:	movt	r2, #1
   12074:	ldr	r0, [r9]
   12078:	mov	r1, #1
   1207c:	moveq	r3, #10
   12080:	movne	r3, #6
   12084:	bl	10ccc <__fprintf_chk@plt>
   12088:	b	11974 <abort@plt+0xc48>
   1208c:	mov	r3, #10
   12090:	movw	r2, #16564	; 0x40b4
   12094:	mov	r1, #1
   12098:	movt	r2, #1
   1209c:	bl	10ccc <__fprintf_chk@plt>
   120a0:	movw	r3, #13800	; 0x35e8
   120a4:	ldr	r0, [r9]
   120a8:	movt	r3, #1
   120ac:	b	11f4c <abort@plt+0x1220>
   120b0:	bl	10d14 <_Unwind_Resume@plt>
   120b4:	ldr	ip, [fp, #-476]	; 0xfffffe24
   120b8:	movw	r9, #20980	; 0x51f4
   120bc:	movt	r9, #2
   120c0:	movw	r2, #14804	; 0x39d4
   120c4:	cmp	ip, #0
   120c8:	movt	r2, #1
   120cc:	ldr	r0, [r9]
   120d0:	mov	r1, #1
   120d4:	moveq	r3, #10
   120d8:	movne	r3, #6
   120dc:	bl	10ccc <__fprintf_chk@plt>
   120e0:	b	11974 <abort@plt+0xc48>
   120e4:	ldr	r6, [fp, #-504]	; 0xfffffe08
   120e8:	ldr	r9, [fp, #-456]	; 0xfffffe38
   120ec:	cmp	r6, #1
   120f0:	subgt	r4, r6, #1
   120f4:	cmp	r9, #0
   120f8:	bne	12318 <abort@plt+0x15ec>
   120fc:	mvn	r5, #0
   12100:	mov	r6, #100	; 0x64
   12104:	b	12134 <abort@plt+0x1408>
   12108:	mul	r3, r6, r3
   1210c:	mov	r1, #656	; 0x290
   12110:	uxth	r0, r3
   12114:	asr	r9, r3, #16
   12118:	bl	127ac <abort@plt+0x1a80>
   1211c:	movw	r1, #16416	; 0x4020
   12120:	mov	r2, r9
   12124:	movt	r1, #1
   12128:	mov	r3, r0
   1212c:	mov	r0, #1
   12130:	bl	10cb4 <__printf_chk@plt>
   12134:	mov	r0, #60	; 0x3c
   12138:	bl	10bf4 <sleep@plt>
   1213c:	str	r5, [fp, #-412]	; 0xfffffe64
   12140:	mov	r1, #0
   12144:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   12148:	mov	r2, r7
   1214c:	str	r4, [sp]
   12150:	mov	r3, #1
   12154:	bl	10c00 <sg_ll_test_unit_ready_progress@plt>
   12158:	ldr	r3, [fp, #-412]	; 0xfffffe64
   1215c:	cmp	r3, #0
   12160:	bge	12108 <abort@plt+0x13dc>
   12164:	ldr	r6, [fp, #-456]	; 0xfffffe38
   12168:	cmp	r0, #2
   1216c:	orreq	r6, r6, #1
   12170:	cmp	r6, #0
   12174:	beq	1226c <abort@plt+0x1540>
   12178:	movw	r5, #20980	; 0x51f4
   1217c:	movt	r5, #2
   12180:	b	12210 <abort@plt+0x14e4>
   12184:	ldrb	r6, [fp, #-285]	; 0xfffffee3
   12188:	cmp	r4, #0
   1218c:	add	r6, r6, #8
   12190:	beq	121bc <abort@plt+0x1490>
   12194:	movw	r0, #16504	; 0x4078
   12198:	mov	r1, #1
   1219c:	movt	r0, #1
   121a0:	mov	r2, #23
   121a4:	ldr	r3, [r5]
   121a8:	bl	10c24 <fwrite@plt>
   121ac:	sub	r0, fp, #292	; 0x124
   121b0:	mov	r1, r6
   121b4:	mov	r2, #1
   121b8:	bl	10c3c <dStrHexErr@plt>
   121bc:	mov	r1, r6
   121c0:	sub	r0, fp, #292	; 0x124
   121c4:	mov	r2, r7
   121c8:	mvn	r3, #0
   121cc:	str	r3, [fp, #-412]	; 0xfffffe64
   121d0:	bl	10c84 <sg_get_sense_progress_fld@plt>
   121d4:	ldr	r3, [fp, #-412]	; 0xfffffe64
   121d8:	cmp	r3, #0
   121dc:	blt	1226c <abort@plt+0x1540>
   121e0:	mov	r2, #100	; 0x64
   121e4:	mov	r1, #656	; 0x290
   121e8:	mul	r3, r2, r3
   121ec:	uxth	r0, r3
   121f0:	asr	r6, r3, #16
   121f4:	bl	127ac <abort@plt+0x1a80>
   121f8:	movw	r1, #16416	; 0x4020
   121fc:	mov	r2, r6
   12200:	movt	r1, #1
   12204:	mov	r3, r0
   12208:	mov	r0, #1
   1220c:	bl	10cb4 <__printf_chk@plt>
   12210:	mov	r0, #60	; 0x3c
   12214:	bl	10bf4 <sleep@plt>
   12218:	mov	r1, #0
   1221c:	mov	r2, #252	; 0xfc
   12220:	sub	r0, fp, #292	; 0x124
   12224:	bl	10c9c <memset@plt>
   12228:	mov	r3, #0
   1222c:	str	r4, [sp, #4]
   12230:	mov	r1, r3
   12234:	str	r3, [sp]
   12238:	sub	r2, fp, #292	; 0x124
   1223c:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   12240:	mov	r3, #252	; 0xfc
   12244:	bl	10cd8 <sg_ll_request_sense@plt>
   12248:	subs	r3, r0, #0
   1224c:	beq	12184 <abort@plt+0x1458>
   12250:	movw	r1, #20980	; 0x51f4
   12254:	movt	r1, #2
   12258:	movw	r2, #16452	; 0x4044
   1225c:	movt	r2, #1
   12260:	ldr	r0, [r1]
   12264:	mov	r1, #1
   12268:	bl	10ccc <__fprintf_chk@plt>
   1226c:	movw	r0, #16528	; 0x4090
   12270:	movt	r0, #1
   12274:	bl	10c48 <puts@plt>
   12278:	b	11e8c <abort@plt+0x1160>
   1227c:	movw	r9, #20980	; 0x51f4
   12280:	movt	r9, #2
   12284:	movw	r0, #16216	; 0x3f58
   12288:	mov	r1, #1
   1228c:	ldr	r3, [r9]
   12290:	movt	r0, #1
   12294:	mov	r2, #31
   12298:	bl	10c24 <fwrite@plt>
   1229c:	b	11eb8 <abort@plt+0x118c>
   122a0:	movw	r9, #20980	; 0x51f4
   122a4:	movt	r9, #2
   122a8:	movw	r0, #16180	; 0x3f34
   122ac:	mov	r1, #1
   122b0:	ldr	r3, [r9]
   122b4:	movt	r0, #1
   122b8:	mov	r2, #34	; 0x22
   122bc:	bl	10c24 <fwrite@plt>
   122c0:	b	11eb8 <abort@plt+0x118c>
   122c4:	movw	r9, #20980	; 0x51f4
   122c8:	movt	r9, #2
   122cc:	movw	r0, #16148	; 0x3f14
   122d0:	mov	r1, #1
   122d4:	ldr	r3, [r9]
   122d8:	movt	r0, #1
   122dc:	mov	r2, #29
   122e0:	bl	10c24 <fwrite@plt>
   122e4:	b	11eb8 <abort@plt+0x118c>
   122e8:	ldr	sl, [fp, #-476]	; 0xfffffe24
   122ec:	mov	r2, #1
   122f0:	ldr	r0, [r9]
   122f4:	mov	r1, r2
   122f8:	cmp	sl, #0
   122fc:	str	r2, [sp]
   12300:	movw	r2, #14948	; 0x3a64
   12304:	movt	r2, #1
   12308:	moveq	r3, #10
   1230c:	movne	r3, #6
   12310:	bl	10ccc <__fprintf_chk@plt>
   12314:	b	11974 <abort@plt+0xc48>
   12318:	mov	r0, #0
   1231c:	b	12164 <abort@plt+0x1438>
   12320:	mov	fp, #0
   12324:	mov	lr, #0
   12328:	pop	{r1}		; (ldr r1, [sp], #4)
   1232c:	mov	r2, sp
   12330:	push	{r2}		; (str r2, [sp, #-4]!)
   12334:	push	{r0}		; (str r0, [sp, #-4]!)
   12338:	ldr	ip, [pc, #16]	; 12350 <abort@plt+0x1624>
   1233c:	push	{ip}		; (str ip, [sp, #-4]!)
   12340:	ldr	r0, [pc, #12]	; 12354 <abort@plt+0x1628>
   12344:	ldr	r3, [pc, #12]	; 12358 <abort@plt+0x162c>
   12348:	bl	10c54 <__libc_start_main@plt>
   1234c:	bl	10d2c <abort@plt>
   12350:	andeq	r2, r1, r0, ror #20
   12354:	andeq	r0, r1, r8, lsr sp
   12358:	strdeq	r2, [r1], -ip
   1235c:	ldr	r3, [pc, #20]	; 12378 <abort@plt+0x164c>
   12360:	ldr	r2, [pc, #20]	; 1237c <abort@plt+0x1650>
   12364:	add	r3, pc, r3
   12368:	ldr	r2, [r3, r2]
   1236c:	cmp	r2, #0
   12370:	bxeq	lr
   12374:	b	10c60 <__gmon_start__@plt>
   12378:	muleq	r1, r4, ip
   1237c:	andeq	r0, r0, ip, lsl #1
   12380:	push	{r3, lr}
   12384:	movw	r0, #20964	; 0x51e4
   12388:	ldr	r3, [pc, #36]	; 123b4 <abort@plt+0x1688>
   1238c:	movt	r0, #2
   12390:	rsb	r3, r0, r3
   12394:	cmp	r3, #6
   12398:	popls	{r3, pc}
   1239c:	movw	r3, #0
   123a0:	movt	r3, #0
   123a4:	cmp	r3, #0
   123a8:	popeq	{r3, pc}
   123ac:	blx	r3
   123b0:	pop	{r3, pc}
   123b4:	andeq	r5, r2, r7, ror #3
   123b8:	push	{r3, lr}
   123bc:	movw	r0, #20964	; 0x51e4
   123c0:	movw	r3, #20964	; 0x51e4
   123c4:	movt	r0, #2
   123c8:	movt	r3, #2
   123cc:	rsb	r3, r0, r3
   123d0:	asr	r3, r3, #2
   123d4:	add	r3, r3, r3, lsr #31
   123d8:	asrs	r1, r3, #1
   123dc:	popeq	{r3, pc}
   123e0:	movw	r2, #0
   123e4:	movt	r2, #0
   123e8:	cmp	r2, #0
   123ec:	popeq	{r3, pc}
   123f0:	blx	r2
   123f4:	pop	{r3, pc}
   123f8:	push	{r4, lr}
   123fc:	movw	r4, #20988	; 0x51fc
   12400:	movt	r4, #2
   12404:	ldrb	r3, [r4]
   12408:	cmp	r3, #0
   1240c:	popne	{r4, pc}
   12410:	bl	12380 <abort@plt+0x1654>
   12414:	mov	r3, #1
   12418:	strb	r3, [r4]
   1241c:	pop	{r4, pc}
   12420:	movw	r0, #20220	; 0x4efc
   12424:	movt	r0, #2
   12428:	push	{r3, lr}
   1242c:	ldr	r3, [r0]
   12430:	cmp	r3, #0
   12434:	beq	1244c <abort@plt+0x1720>
   12438:	movw	r3, #0
   1243c:	movt	r3, #0
   12440:	cmp	r3, #0
   12444:	beq	1244c <abort@plt+0x1720>
   12448:	blx	r3
   1244c:	pop	{r3, lr}
   12450:	b	123b8 <abort@plt+0x168c>
   12454:	push	{r3, lr}
   12458:	movw	r0, #10868	; 0x2a74
   1245c:	movt	r0, #1
   12460:	bl	10c48 <puts@plt>
   12464:	movw	r0, #12216	; 0x2fb8
   12468:	movt	r0, #1
   1246c:	bl	10c48 <puts@plt>
   12470:	movw	r0, #13076	; 0x3314
   12474:	pop	{r3, lr}
   12478:	movt	r0, #1
   1247c:	b	10c48 <puts@plt>
   12480:	push	{r4, r5, r6, r7, r8, r9, lr}
   12484:	movw	r8, #20968	; 0x51e8
   12488:	movt	r8, #2
   1248c:	sub	sp, sp, #60	; 0x3c
   12490:	subs	r7, r1, #0
   12494:	mov	r6, r2
   12498:	ldr	ip, [r8]
   1249c:	str	ip, [sp, #52]	; 0x34
   124a0:	beq	125e4 <abort@plt+0x18b8>
   124a4:	str	r2, [sp, #12]
   124a8:	mov	r3, #32
   124ac:	add	r9, sp, #20
   124b0:	str	r3, [sp, #4]
   124b4:	str	r9, [sp]
   124b8:	mov	r3, #1
   124bc:	mov	r1, #0
   124c0:	str	r3, [sp, #8]
   124c4:	mov	r2, #0
   124c8:	mov	r3, #0
   124cc:	bl	10bdc <sg_ll_readcap_16@plt>
   124d0:	cmp	r0, #0
   124d4:	bne	12608 <abort@plt+0x18dc>
   124d8:	add	r0, r9, #7
   124dc:	add	r1, sp, #19
   124e0:	mov	r6, #0
   124e4:	mov	r7, #0
   124e8:	ldrb	r2, [r1, #1]!
   124ec:	lsl	r5, r7, #8
   124f0:	orr	r5, r5, r6, lsr #24
   124f4:	lsl	r4, r6, #8
   124f8:	cmp	r1, r0
   124fc:	mov	r3, #0
   12500:	orr	r6, r2, r4
   12504:	orr	r7, r3, r5
   12508:	bne	124e8 <abort@plt+0x17bc>
   1250c:	ldrb	r4, [sp, #29]
   12510:	movw	r0, #13204	; 0x3394
   12514:	ldrb	r1, [sp, #28]
   12518:	movt	r0, #1
   1251c:	ldrb	r2, [sp, #31]
   12520:	ldrb	r3, [sp, #30]
   12524:	lsl	r4, r4, #16
   12528:	orr	r4, r4, r1, lsl #24
   1252c:	orr	r4, r4, r2
   12530:	orr	r4, r4, r3, lsl #8
   12534:	bl	10c48 <puts@plt>
   12538:	ldrb	ip, [sp, #33]	; 0x21
   1253c:	mov	r0, #1
   12540:	ldrb	r3, [sp, #32]
   12544:	movw	r1, #13232	; 0x33b0
   12548:	movt	r1, #1
   1254c:	lsr	ip, ip, #4
   12550:	and	r2, r3, r0
   12554:	str	ip, [sp]
   12558:	ubfx	r3, r3, #1, #3
   1255c:	bl	10cb4 <__printf_chk@plt>
   12560:	ldrb	r2, [sp, #34]	; 0x22
   12564:	movw	r1, #13288	; 0x33e8
   12568:	mov	r0, #1
   1256c:	ubfx	r3, r2, #6, #1
   12570:	movt	r1, #1
   12574:	lsr	r2, r2, #7
   12578:	bl	10cb4 <__printf_chk@plt>
   1257c:	ldrb	r2, [sp, #33]	; 0x21
   12580:	movw	r1, #13340	; 0x341c
   12584:	mov	r0, #1
   12588:	and	r2, r2, #15
   1258c:	movt	r1, #1
   12590:	bl	10cb4 <__printf_chk@plt>
   12594:	ldrb	r2, [sp, #34]	; 0x22
   12598:	ldrb	r3, [sp, #35]	; 0x23
   1259c:	movw	r1, #13392	; 0x3450
   125a0:	and	r2, r2, #63	; 0x3f
   125a4:	movt	r1, #1
   125a8:	mov	r0, #1
   125ac:	add	r2, r3, r2, lsl #8
   125b0:	bl	10cb4 <__printf_chk@plt>
   125b4:	adds	r2, r6, #1
   125b8:	adc	r3, r7, #0
   125bc:	movw	r1, #13436	; 0x347c
   125c0:	mov	r0, #1
   125c4:	movt	r1, #1
   125c8:	bl	10cb4 <__printf_chk@plt>
   125cc:	mov	r2, r4
   125d0:	movw	r1, #13472	; 0x34a0
   125d4:	mov	r0, #1
   125d8:	movt	r1, #1
   125dc:	bl	10cb4 <__printf_chk@plt>
   125e0:	b	1265c <abort@plt+0x1930>
   125e4:	str	r2, [sp, #8]
   125e8:	mov	r3, #8
   125ec:	mov	r5, #1
   125f0:	mov	r2, r7
   125f4:	stm	sp, {r3, r5}
   125f8:	add	r3, sp, #20
   125fc:	bl	10bd0 <sg_ll_readcap_10@plt>
   12600:	cmp	r0, #0
   12604:	beq	12678 <abort@plt+0x194c>
   12608:	cmp	r0, #2
   1260c:	beq	12718 <abort@plt+0x19ec>
   12610:	cmp	r0, #9
   12614:	beq	12748 <abort@plt+0x1a1c>
   12618:	cmp	r0, #5
   1261c:	beq	12778 <abort@plt+0x1a4c>
   12620:	cmp	r6, #0
   12624:	mvneq	r4, #0
   12628:	beq	1265c <abort@plt+0x1930>
   1262c:	cmp	r7, #0
   12630:	movw	r2, #20980	; 0x51f4
   12634:	movt	r2, #2
   12638:	str	r0, [sp]
   1263c:	moveq	r3, #10
   12640:	movne	r3, #16
   12644:	ldr	r0, [r2]
   12648:	mov	r1, #1
   1264c:	movw	r2, #13756	; 0x35bc
   12650:	movt	r2, #1
   12654:	mvn	r4, #0
   12658:	bl	10ccc <__fprintf_chk@plt>
   1265c:	ldr	r2, [sp, #52]	; 0x34
   12660:	mov	r0, r4
   12664:	ldr	r3, [r8]
   12668:	cmp	r2, r3
   1266c:	bne	127a8 <abort@plt+0x1a7c>
   12670:	add	sp, sp, #60	; 0x3c
   12674:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12678:	ldrb	r7, [sp, #21]
   1267c:	ldrb	r1, [sp, #20]
   12680:	ldrb	r2, [sp, #23]
   12684:	ldrb	r3, [sp, #22]
   12688:	lsl	r7, r7, #16
   1268c:	orr	r7, r7, r1, lsl #24
   12690:	ldrb	r0, [sp, #25]
   12694:	orr	r7, r7, r2
   12698:	ldrb	r1, [sp, #24]
   1269c:	orr	r7, r7, r3, lsl #8
   126a0:	ldrb	r2, [sp, #27]
   126a4:	cmn	r7, #1
   126a8:	ldrb	r3, [sp, #26]
   126ac:	bne	126d0 <abort@plt+0x19a4>
   126b0:	cmp	r6, #0
   126b4:	mvneq	r4, #1
   126b8:	beq	1265c <abort@plt+0x1930>
   126bc:	movw	r0, #13504	; 0x34c0
   126c0:	movt	r0, #1
   126c4:	bl	10c48 <puts@plt>
   126c8:	mvn	r4, #1
   126cc:	b	1265c <abort@plt+0x1930>
   126d0:	lsl	ip, r0, #16
   126d4:	movw	r0, #13580	; 0x350c
   126d8:	orr	r1, ip, r1, lsl #24
   126dc:	movt	r0, #1
   126e0:	orr	r2, r1, r2
   126e4:	orr	r4, r2, r3, lsl #8
   126e8:	bl	10c48 <puts@plt>
   126ec:	add	r2, r7, #1
   126f0:	mov	r0, r5
   126f4:	movw	r1, #13608	; 0x3528
   126f8:	movt	r1, #1
   126fc:	bl	10cb4 <__printf_chk@plt>
   12700:	mov	r0, r5
   12704:	mov	r2, r4
   12708:	movw	r1, #13472	; 0x34a0
   1270c:	movt	r1, #1
   12710:	bl	10cb4 <__printf_chk@plt>
   12714:	b	1265c <abort@plt+0x1930>
   12718:	cmp	r7, #0
   1271c:	movw	r1, #20980	; 0x51f4
   12720:	movt	r1, #2
   12724:	movw	r2, #13640	; 0x3548
   12728:	moveq	r3, #10
   1272c:	movne	r3, #16
   12730:	ldr	r0, [r1]
   12734:	movt	r2, #1
   12738:	mov	r1, #1
   1273c:	mvn	r4, #0
   12740:	bl	10ccc <__fprintf_chk@plt>
   12744:	b	1265c <abort@plt+0x1930>
   12748:	cmp	r7, #0
   1274c:	movw	r1, #20980	; 0x51f4
   12750:	movt	r1, #2
   12754:	movw	r2, #13680	; 0x3570
   12758:	moveq	r3, #10
   1275c:	movne	r3, #16
   12760:	ldr	r0, [r1]
   12764:	movt	r2, #1
   12768:	mov	r1, #1
   1276c:	mvn	r4, #0
   12770:	bl	10ccc <__fprintf_chk@plt>
   12774:	b	1265c <abort@plt+0x1930>
   12778:	cmp	r7, #0
   1277c:	movw	r1, #20980	; 0x51f4
   12780:	movt	r1, #2
   12784:	movw	r2, #13716	; 0x3594
   12788:	moveq	r3, #10
   1278c:	movne	r3, #16
   12790:	ldr	r0, [r1]
   12794:	movt	r2, #1
   12798:	mov	r1, #1
   1279c:	mvn	r4, #0
   127a0:	bl	10ccc <__fprintf_chk@plt>
   127a4:	b	1265c <abort@plt+0x1930>
   127a8:	bl	10c0c <__stack_chk_fail@plt>
   127ac:	cmp	r1, #0
   127b0:	beq	129bc <abort@plt+0x1c90>
   127b4:	eor	ip, r0, r1
   127b8:	rsbmi	r1, r1, #0
   127bc:	subs	r2, r1, #1
   127c0:	beq	12988 <abort@plt+0x1c5c>
   127c4:	movs	r3, r0
   127c8:	rsbmi	r3, r0, #0
   127cc:	cmp	r3, r1
   127d0:	bls	12994 <abort@plt+0x1c68>
   127d4:	tst	r1, r2
   127d8:	beq	129a4 <abort@plt+0x1c78>
   127dc:	clz	r2, r3
   127e0:	clz	r0, r1
   127e4:	sub	r2, r0, r2
   127e8:	rsbs	r2, r2, #31
   127ec:	addne	r2, r2, r2, lsl #1
   127f0:	mov	r0, #0
   127f4:	addne	pc, pc, r2, lsl #2
   127f8:	nop	{0}
   127fc:	cmp	r3, r1, lsl #31
   12800:	adc	r0, r0, r0
   12804:	subcs	r3, r3, r1, lsl #31
   12808:	cmp	r3, r1, lsl #30
   1280c:	adc	r0, r0, r0
   12810:	subcs	r3, r3, r1, lsl #30
   12814:	cmp	r3, r1, lsl #29
   12818:	adc	r0, r0, r0
   1281c:	subcs	r3, r3, r1, lsl #29
   12820:	cmp	r3, r1, lsl #28
   12824:	adc	r0, r0, r0
   12828:	subcs	r3, r3, r1, lsl #28
   1282c:	cmp	r3, r1, lsl #27
   12830:	adc	r0, r0, r0
   12834:	subcs	r3, r3, r1, lsl #27
   12838:	cmp	r3, r1, lsl #26
   1283c:	adc	r0, r0, r0
   12840:	subcs	r3, r3, r1, lsl #26
   12844:	cmp	r3, r1, lsl #25
   12848:	adc	r0, r0, r0
   1284c:	subcs	r3, r3, r1, lsl #25
   12850:	cmp	r3, r1, lsl #24
   12854:	adc	r0, r0, r0
   12858:	subcs	r3, r3, r1, lsl #24
   1285c:	cmp	r3, r1, lsl #23
   12860:	adc	r0, r0, r0
   12864:	subcs	r3, r3, r1, lsl #23
   12868:	cmp	r3, r1, lsl #22
   1286c:	adc	r0, r0, r0
   12870:	subcs	r3, r3, r1, lsl #22
   12874:	cmp	r3, r1, lsl #21
   12878:	adc	r0, r0, r0
   1287c:	subcs	r3, r3, r1, lsl #21
   12880:	cmp	r3, r1, lsl #20
   12884:	adc	r0, r0, r0
   12888:	subcs	r3, r3, r1, lsl #20
   1288c:	cmp	r3, r1, lsl #19
   12890:	adc	r0, r0, r0
   12894:	subcs	r3, r3, r1, lsl #19
   12898:	cmp	r3, r1, lsl #18
   1289c:	adc	r0, r0, r0
   128a0:	subcs	r3, r3, r1, lsl #18
   128a4:	cmp	r3, r1, lsl #17
   128a8:	adc	r0, r0, r0
   128ac:	subcs	r3, r3, r1, lsl #17
   128b0:	cmp	r3, r1, lsl #16
   128b4:	adc	r0, r0, r0
   128b8:	subcs	r3, r3, r1, lsl #16
   128bc:	cmp	r3, r1, lsl #15
   128c0:	adc	r0, r0, r0
   128c4:	subcs	r3, r3, r1, lsl #15
   128c8:	cmp	r3, r1, lsl #14
   128cc:	adc	r0, r0, r0
   128d0:	subcs	r3, r3, r1, lsl #14
   128d4:	cmp	r3, r1, lsl #13
   128d8:	adc	r0, r0, r0
   128dc:	subcs	r3, r3, r1, lsl #13
   128e0:	cmp	r3, r1, lsl #12
   128e4:	adc	r0, r0, r0
   128e8:	subcs	r3, r3, r1, lsl #12
   128ec:	cmp	r3, r1, lsl #11
   128f0:	adc	r0, r0, r0
   128f4:	subcs	r3, r3, r1, lsl #11
   128f8:	cmp	r3, r1, lsl #10
   128fc:	adc	r0, r0, r0
   12900:	subcs	r3, r3, r1, lsl #10
   12904:	cmp	r3, r1, lsl #9
   12908:	adc	r0, r0, r0
   1290c:	subcs	r3, r3, r1, lsl #9
   12910:	cmp	r3, r1, lsl #8
   12914:	adc	r0, r0, r0
   12918:	subcs	r3, r3, r1, lsl #8
   1291c:	cmp	r3, r1, lsl #7
   12920:	adc	r0, r0, r0
   12924:	subcs	r3, r3, r1, lsl #7
   12928:	cmp	r3, r1, lsl #6
   1292c:	adc	r0, r0, r0
   12930:	subcs	r3, r3, r1, lsl #6
   12934:	cmp	r3, r1, lsl #5
   12938:	adc	r0, r0, r0
   1293c:	subcs	r3, r3, r1, lsl #5
   12940:	cmp	r3, r1, lsl #4
   12944:	adc	r0, r0, r0
   12948:	subcs	r3, r3, r1, lsl #4
   1294c:	cmp	r3, r1, lsl #3
   12950:	adc	r0, r0, r0
   12954:	subcs	r3, r3, r1, lsl #3
   12958:	cmp	r3, r1, lsl #2
   1295c:	adc	r0, r0, r0
   12960:	subcs	r3, r3, r1, lsl #2
   12964:	cmp	r3, r1, lsl #1
   12968:	adc	r0, r0, r0
   1296c:	subcs	r3, r3, r1, lsl #1
   12970:	cmp	r3, r1
   12974:	adc	r0, r0, r0
   12978:	subcs	r3, r3, r1
   1297c:	cmp	ip, #0
   12980:	rsbmi	r0, r0, #0
   12984:	bx	lr
   12988:	teq	ip, r0
   1298c:	rsbmi	r0, r0, #0
   12990:	bx	lr
   12994:	movcc	r0, #0
   12998:	asreq	r0, ip, #31
   1299c:	orreq	r0, r0, #1
   129a0:	bx	lr
   129a4:	clz	r2, r1
   129a8:	rsb	r2, r2, #31
   129ac:	cmp	ip, #0
   129b0:	lsr	r0, r3, r2
   129b4:	rsbmi	r0, r0, #0
   129b8:	bx	lr
   129bc:	cmp	r0, #0
   129c0:	mvngt	r0, #-2147483648	; 0x80000000
   129c4:	movlt	r0, #-2147483648	; 0x80000000
   129c8:	b	129ec <abort@plt+0x1cc0>
   129cc:	cmp	r1, #0
   129d0:	beq	129bc <abort@plt+0x1c90>
   129d4:	push	{r0, r1, lr}
   129d8:	bl	127b4 <abort@plt+0x1a88>
   129dc:	pop	{r1, r2, lr}
   129e0:	mul	r3, r2, r0
   129e4:	sub	r1, r1, r3
   129e8:	bx	lr
   129ec:	push	{r1, lr}
   129f0:	mov	r0, #8
   129f4:	bl	10bc4 <raise@plt>
   129f8:	pop	{r1, pc}
   129fc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   12a00:	mov	r7, r0
   12a04:	ldr	r6, [pc, #76]	; 12a58 <abort@plt+0x1d2c>
   12a08:	mov	r8, r1
   12a0c:	ldr	r5, [pc, #72]	; 12a5c <abort@plt+0x1d30>
   12a10:	mov	r9, r2
   12a14:	add	r6, pc, r6
   12a18:	bl	10b98 <_init@@Base>
   12a1c:	add	r5, pc, r5
   12a20:	rsb	r6, r5, r6
   12a24:	asrs	r6, r6, #2
   12a28:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   12a2c:	sub	r5, r5, #4
   12a30:	mov	r4, #0
   12a34:	add	r4, r4, #1
   12a38:	ldr	r3, [r5, #4]!
   12a3c:	mov	r0, r7
   12a40:	mov	r1, r8
   12a44:	mov	r2, r9
   12a48:	blx	r3
   12a4c:	cmp	r4, r6
   12a50:	bne	12a34 <abort@plt+0x1d08>
   12a54:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12a58:	ldrdeq	r2, [r1], -ip
   12a5c:	ldrdeq	r2, [r1], -r0
   12a60:	bx	lr

Disassembly of section .fini:

00012a64 <_fini@@Base>:
   12a64:	push	{r3, lr}
   12a68:	pop	{r3, pc}
