//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 3:42 AM
//
//
module testbench;
	reg [0:32] indata_array;
	reg bench_reset;
	wire [31:0]bench_in;
	wire bench_clk;
	wire [31:0]bench_out;



	assign bench_in = indata_array[0:31];
	assign bench_clk = indata_array[32:32];

	initial
	begin
    $dumpfile("10.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	e16_synchronizer inst(
        .in(bench_in), 
        .clk(bench_clk), 
        .reset(bench_reset), 
        .out(bench_out)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, in = %b , clk = %b , out = %b  ",
			bench_reset, bench_in, bench_clk, bench_out);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
