// Seed: 4216066625
module module_0;
  wire id_1;
  assign id_1 = id_1;
  tri0 id_2;
  assign module_1.type_17 = 0;
  assign {id_2, 1} = 'b0;
endmodule
module module_1 (
    output tri   id_0,
    output wire  id_1,
    input  uwire id_2,
    output uwire id_3,
    output logic id_4,
    input  wire  id_5,
    output uwire id_6,
    output wand  id_7,
    input  logic id_8,
    input  wand  id_9,
    output uwire id_10
);
  assign id_10 = 1;
  always_comb @(posedge (1'b0)) #1 id_4 <= id_8;
  wire id_12;
  module_0 modCall_1 ();
endmodule
