\hypertarget{group__RCCEx__USART1__Clock__Source}{}\doxysection{USART1 Clock Source}
\label{group__RCCEx__USART1__Clock__Source}\index{USART1 Clock Source@{USART1 Clock Source}}
Collaboration diagram for USART1 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__USART1__Clock__Source_ga0b28509687786167271f0eb84b80b124}\label{group__RCCEx__USART1__Clock__Source_ga0b28509687786167271f0eb84b80b124}} 
\#define {\bfseries RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+PCLK2}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__USART1__Clock__Source_ga50441be9ccc8a7abbdba23cfd7f7286c}\label{group__RCCEx__USART1__Clock__Source_ga50441be9ccc8a7abbdba23cfd7f7286c}} 
\#define {\bfseries RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+SYSCLK}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__USART1__Clock__Source_ga15818f4637d9721117cf6751ad79af28}\label{group__RCCEx__USART1__Clock__Source_ga15818f4637d9721117cf6751ad79af28}} 
\#define {\bfseries RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__USART1__Clock__Source_gac2e82299a4295d0e5bf42950f99ddb39}\label{group__RCCEx__USART1__Clock__Source_gac2e82299a4295d0e5bf42950f99ddb39}} 
\#define {\bfseries RCC\+\_\+\+USART1\+CLKSOURCE\+\_\+\+LSE}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
