{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607476998988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607476999003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 01:23:18 2020 " "Processing started: Wed Dec 09 01:23:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607476999003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607476999003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC_Decoder -c CRC_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC_Decoder -c CRC_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607476999003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607476999638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607476999638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_Checker-Structure " "Found design unit 1: CRC_Checker-Structure" {  } { { "CRC_Checker.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Checker.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607477012966 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_Checker " "Found entity 1: CRC_Checker" {  } { { "CRC_Checker.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Checker.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607477012966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607477012966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_checker_std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_checker_std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_Checker_STD-Structure " "Found design unit 1: CRC_Checker_STD-Structure" {  } { { "CRC_Checker_STD.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Checker_STD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607477012966 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_Checker_STD " "Found entity 1: CRC_Checker_STD" {  } { { "CRC_Checker_STD.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Checker_STD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607477012966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607477012966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC_ENCODER-Structural " "Found design unit 1: CRC_ENCODER-Structural" {  } { { "CRC_Encoder.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Encoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607477012966 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC_ENCODER " "Found entity 1: CRC_ENCODER" {  } { { "CRC_Encoder.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607477012966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607477012966 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "exor.vhdl " "Can't analyze file -- file exor.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607477012981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRC_Checker_STD " "Elaborating entity \"CRC_Checker_STD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607477013028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Checker CRC_Checker:crc_e " "Elaborating entity \"CRC_Checker\" for hierarchy \"CRC_Checker:crc_e\"" {  } { { "CRC_Checker_STD.vhd" "crc_e" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Checker_STD.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607477013044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_ENCODER CRC_Checker:crc_e\|CRC_ENCODER:crc_16to8 " "Elaborating entity \"CRC_ENCODER\" for hierarchy \"CRC_Checker:crc_e\|CRC_ENCODER:crc_16to8\"" {  } { { "CRC_Checker.vhd" "crc_16to8" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Checker.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607477013059 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CRC_7 CRC_Encoder.vhd(12) " "VHDL Signal Declaration warning at CRC_Encoder.vhd(12): used implicit default value for signal \"CRC_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CRC_Encoder.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Encoder.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607477013059 "|CRC_Checker_STD|CRC_Checker:crc_e|CRC_ENCODER:crc_16to8"}
{ "Warning" "WSGN_SEARCH_FILE" "exor.vhd 2 1 " "Using design file exor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exor-logicFUNCTION " "Found design unit 1: exor-logicFUNCTION" {  } { { "exor.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/exor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607477013090 ""} { "Info" "ISGN_ENTITY_NAME" "1 exor " "Found entity 1: exor" {  } { { "exor.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/exor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607477013090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607477013090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exor CRC_Checker:crc_e\|CRC_ENCODER:crc_16to8\|exor:d_16_17 " "Elaborating entity \"exor\" for hierarchy \"CRC_Checker:crc_e\|CRC_ENCODER:crc_16to8\|exor:d_16_17\"" {  } { { "CRC_Encoder.vhd" "d_16_17" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Encoder.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607477013090 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CRC_err\[7\] GND " "Pin \"CRC_err\[7\]\" is stuck at GND" {  } { { "CRC_Checker_STD.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Checker_STD.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607477013612 "|CRC_Checker_STD|CRC_err[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607477013612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607477013705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607477014174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607477014174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dIN\[7\] " "No output dependent on input pin \"dIN\[7\]\"" {  } { { "CRC_Checker_STD.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/4_ano_1_semestre/ACA/Projeto 1/CRC_Checker/CRC_Checker_STD.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607477014268 "|CRC_Checker_STD|dIN[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607477014268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607477014268 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607477014268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607477014268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607477014268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607477014330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 01:23:34 2020 " "Processing ended: Wed Dec 09 01:23:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607477014330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607477014330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607477014330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607477014330 ""}
