
search risc v trap handler

https://www.reddit.com/r/RISCV/comments/dureua/riscv_exception_handler_trap/
  1. The core jumps to the address stored in the mtvec CSR register. Details you can find here:
      https://riscv.org/specifications/privileged-isa/
  2. pk at 
      https://github.com/riscv/riscv-pk


search trap in picorv32 issues on github

https://github.com/cliffordwolf/picorv32/issues/72
LH instruction causes MISALIGNED HALFWORD error

  disable CATCH_MISALIGN


