#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x56721d6aaed0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56721d6dca70 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x56721d6e63c0 .functor NOT 1, L_0x56721d70ce10, C4<0>, C4<0>, C4<0>;
L_0x56721d70cc10 .functor XOR 2, L_0x56721d70cad0, L_0x56721d70cb70, C4<00>, C4<00>;
L_0x56721d70cd50 .functor XOR 2, L_0x56721d70cc10, L_0x56721d70cc80, C4<00>, C4<00>;
v0x56721d709340_0 .net *"_ivl_10", 1 0, L_0x56721d70cc80;  1 drivers
v0x56721d709440_0 .net *"_ivl_12", 1 0, L_0x56721d70cd50;  1 drivers
v0x56721d709520_0 .net *"_ivl_2", 1 0, L_0x56721d70ca30;  1 drivers
v0x56721d7095e0_0 .net *"_ivl_4", 1 0, L_0x56721d70cad0;  1 drivers
v0x56721d7096c0_0 .net *"_ivl_6", 1 0, L_0x56721d70cb70;  1 drivers
v0x56721d7097a0_0 .net *"_ivl_8", 1 0, L_0x56721d70cc10;  1 drivers
v0x56721d709880_0 .var "clk", 0 0;
v0x56721d709920_0 .net "p1a", 0 0, v0x56721d703b90_0;  1 drivers
v0x56721d709a50_0 .net "p1b", 0 0, v0x56721d703c50_0;  1 drivers
v0x56721d709c10_0 .net "p1c", 0 0, v0x56721d703cf0_0;  1 drivers
v0x56721d709cb0_0 .net "p1d", 0 0, v0x56721d703d90_0;  1 drivers
v0x56721d709d50_0 .net "p1y_dut", 0 0, L_0x56721d70c270;  1 drivers
v0x56721d709df0_0 .net "p1y_ref", 0 0, L_0x56721d70a8f0;  1 drivers
v0x56721d709e90_0 .net "p2a", 0 0, v0x56721d703e80_0;  1 drivers
v0x56721d709f30_0 .net "p2b", 0 0, v0x56721d703f20_0;  1 drivers
v0x56721d709fd0_0 .net "p2c", 0 0, v0x56721d703fc0_0;  1 drivers
v0x56721d70a070_0 .net "p2d", 0 0, v0x56721d704090_0;  1 drivers
v0x56721d70a220_0 .net "p2y_dut", 0 0, L_0x56721d70c940;  1 drivers
v0x56721d70a2c0_0 .net "p2y_ref", 0 0, L_0x56721d70aa30;  1 drivers
v0x56721d70a360_0 .var/2u "stats1", 223 0;
v0x56721d70a400_0 .var/2u "strobe", 0 0;
v0x56721d70a4a0_0 .net "tb_match", 0 0, L_0x56721d70ce10;  1 drivers
v0x56721d70a560_0 .net "tb_mismatch", 0 0, L_0x56721d6e63c0;  1 drivers
v0x56721d70a620_0 .net "wavedrom_enable", 0 0, v0x56721d7041f0_0;  1 drivers
v0x56721d70a6c0_0 .net "wavedrom_title", 511 0, v0x56721d704290_0;  1 drivers
L_0x56721d70ca30 .concat [ 1 1 0 0], L_0x56721d70aa30, L_0x56721d70a8f0;
L_0x56721d70cad0 .concat [ 1 1 0 0], L_0x56721d70aa30, L_0x56721d70a8f0;
L_0x56721d70cb70 .concat [ 1 1 0 0], L_0x56721d70c940, L_0x56721d70c270;
L_0x56721d70cc80 .concat [ 1 1 0 0], L_0x56721d70aa30, L_0x56721d70a8f0;
L_0x56721d70ce10 .cmp/eeq 2, L_0x56721d70ca30, L_0x56721d70cd50;
S_0x56721d6c0890 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x56721d6dca70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x56721d6e6560_0 .net *"_ivl_0", 3 0, L_0x56721d70a7f0;  1 drivers
v0x56721d6e6600_0 .net *"_ivl_4", 3 0, L_0x56721d70a990;  1 drivers
v0x56721d6816e0_0 .net "p1a", 0 0, v0x56721d703b90_0;  alias, 1 drivers
v0x56721d6d6060_0 .net "p1b", 0 0, v0x56721d703c50_0;  alias, 1 drivers
v0x56721d6d8820_0 .net "p1c", 0 0, v0x56721d703cf0_0;  alias, 1 drivers
v0x56721d6d7440_0 .net "p1d", 0 0, v0x56721d703d90_0;  alias, 1 drivers
v0x56721d6b8530_0 .net "p1y", 0 0, L_0x56721d70a8f0;  alias, 1 drivers
v0x56721d702c30_0 .net "p2a", 0 0, v0x56721d703e80_0;  alias, 1 drivers
v0x56721d702cf0_0 .net "p2b", 0 0, v0x56721d703f20_0;  alias, 1 drivers
v0x56721d702e40_0 .net "p2c", 0 0, v0x56721d703fc0_0;  alias, 1 drivers
v0x56721d702f00_0 .net "p2d", 0 0, v0x56721d704090_0;  alias, 1 drivers
v0x56721d702fc0_0 .net "p2y", 0 0, L_0x56721d70aa30;  alias, 1 drivers
L_0x56721d70a7f0 .concat [ 1 1 1 1], v0x56721d703d90_0, v0x56721d703cf0_0, v0x56721d703c50_0, v0x56721d703b90_0;
L_0x56721d70a8f0 .reduce/nand L_0x56721d70a7f0;
L_0x56721d70a990 .concat [ 1 1 1 1], v0x56721d704090_0, v0x56721d703fc0_0, v0x56721d703f20_0, v0x56721d703e80_0;
L_0x56721d70aa30 .reduce/nand L_0x56721d70a990;
S_0x56721d7031c0 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x56721d6dca70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x56721d703ad0_0 .net "clk", 0 0, v0x56721d709880_0;  1 drivers
v0x56721d703b90_0 .var "p1a", 0 0;
v0x56721d703c50_0 .var "p1b", 0 0;
v0x56721d703cf0_0 .var "p1c", 0 0;
v0x56721d703d90_0 .var "p1d", 0 0;
v0x56721d703e80_0 .var "p2a", 0 0;
v0x56721d703f20_0 .var "p2b", 0 0;
v0x56721d703fc0_0 .var "p2c", 0 0;
v0x56721d704090_0 .var "p2d", 0 0;
v0x56721d7041f0_0 .var "wavedrom_enable", 0 0;
v0x56721d704290_0 .var "wavedrom_title", 511 0;
S_0x56721d703370 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x56721d7031c0;
 .timescale -12 -12;
v0x56721d703560_0 .var/2s "count", 31 0;
E_0x56721d6b6510/0 .event negedge, v0x56721d703ad0_0;
E_0x56721d6b6510/1 .event posedge, v0x56721d703ad0_0;
E_0x56721d6b6510 .event/or E_0x56721d6b6510/0, E_0x56721d6b6510/1;
E_0x56721d6bb680 .event posedge, v0x56721d703ad0_0;
S_0x56721d703660 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x56721d7031c0;
 .timescale -12 -12;
v0x56721d703810_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x56721d7038f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x56721d7031c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x56721d7043b0 .scope module, "top_module1" "top_module" 3 135, 4 7 0, S_0x56721d6dca70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
o0x7235ef0c8218 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x56721d708370_0 name=_ivl_10
o0x7235ef0c8248 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x56721d708450_0 name=_ivl_13
v0x56721d708530_0 .net "nand1", 3 0, L_0x56721d70cfa0;  1 drivers
v0x56721d7085d0_0 .net "nand2", 3 0, L_0x56721d70d0e0;  1 drivers
v0x56721d708670_0 .net "p1a", 0 0, v0x56721d703b90_0;  alias, 1 drivers
v0x56721d708710_0 .net "p1b", 0 0, v0x56721d703c50_0;  alias, 1 drivers
v0x56721d7087b0_0 .net "p1c", 0 0, v0x56721d703cf0_0;  alias, 1 drivers
v0x56721d7088e0_0 .net "p1d", 0 0, v0x56721d703d90_0;  alias, 1 drivers
v0x56721d708a10_0 .net "p1y", 0 0, L_0x56721d70c270;  alias, 1 drivers
v0x56721d708b40_0 .net "p2a", 0 0, v0x56721d703e80_0;  alias, 1 drivers
v0x56721d708be0_0 .net "p2b", 0 0, v0x56721d703f20_0;  alias, 1 drivers
v0x56721d708d10_0 .net "p2c", 0 0, v0x56721d703fc0_0;  alias, 1 drivers
v0x56721d708e40_0 .net "p2d", 0 0, v0x56721d704090_0;  alias, 1 drivers
v0x56721d708f70_0 .net "p2y", 0 0, L_0x56721d70c940;  alias, 1 drivers
L_0x56721d70cfa0 .concat [ 1 1 2 0], L_0x56721d70ac30, L_0x56721d70b270, o0x7235ef0c8218;
L_0x56721d70d0e0 .concat [ 1 1 2 0], L_0x56721d70b690, L_0x56721d70bbc0, o0x7235ef0c8248;
S_0x56721d704670 .scope module, "u1" "nand4" 4 23, 4 1 0, S_0x56721d7043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x56721d6c9bc0 .functor AND 1, v0x56721d703b90_0, v0x56721d703c50_0, C4<1>, C4<1>;
L_0x56721d70ab00 .functor AND 1, L_0x56721d6c9bc0, v0x56721d703cf0_0, C4<1>, C4<1>;
L_0x56721d70ab70 .functor AND 1, L_0x56721d70ab00, v0x56721d703d90_0, C4<1>, C4<1>;
L_0x56721d70ac30 .functor NOT 1, L_0x56721d70ab70, C4<0>, C4<0>, C4<0>;
v0x56721d704880_0 .net *"_ivl_0", 0 0, L_0x56721d6c9bc0;  1 drivers
v0x56721d704980_0 .net *"_ivl_2", 0 0, L_0x56721d70ab00;  1 drivers
v0x56721d704a60_0 .net *"_ivl_4", 0 0, L_0x56721d70ab70;  1 drivers
v0x56721d704b50_0 .net "a", 0 0, v0x56721d703b90_0;  alias, 1 drivers
v0x56721d704c40_0 .net "b", 0 0, v0x56721d703c50_0;  alias, 1 drivers
v0x56721d704d80_0 .net "c", 0 0, v0x56721d703cf0_0;  alias, 1 drivers
v0x56721d704e70_0 .net "d", 0 0, v0x56721d703d90_0;  alias, 1 drivers
v0x56721d704f60_0 .net "y", 0 0, L_0x56721d70ac30;  1 drivers
S_0x56721d7050c0 .scope module, "u2" "nand4" 4 31, 4 1 0, S_0x56721d7043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x56721d70ad20 .functor AND 1, v0x56721d703cf0_0, v0x56721d703d90_0, C4<1>, C4<1>;
L_0x56721d70afb0 .functor AND 1, L_0x56721d70ad20, v0x56721d703e80_0, C4<1>, C4<1>;
L_0x56721d70b1b0 .functor AND 1, L_0x56721d70afb0, v0x56721d703f20_0, C4<1>, C4<1>;
L_0x56721d70b270 .functor NOT 1, L_0x56721d70b1b0, C4<0>, C4<0>, C4<0>;
v0x56721d705340_0 .net *"_ivl_0", 0 0, L_0x56721d70ad20;  1 drivers
v0x56721d705420_0 .net *"_ivl_2", 0 0, L_0x56721d70afb0;  1 drivers
v0x56721d705500_0 .net *"_ivl_4", 0 0, L_0x56721d70b1b0;  1 drivers
v0x56721d7055c0_0 .net "a", 0 0, v0x56721d703cf0_0;  alias, 1 drivers
v0x56721d705660_0 .net "b", 0 0, v0x56721d703d90_0;  alias, 1 drivers
v0x56721d705750_0 .net "c", 0 0, v0x56721d703e80_0;  alias, 1 drivers
v0x56721d705840_0 .net "d", 0 0, v0x56721d703f20_0;  alias, 1 drivers
v0x56721d705930_0 .net "y", 0 0, L_0x56721d70b270;  1 drivers
S_0x56721d705a90 .scope module, "u3" "nand4" 4 39, 4 1 0, S_0x56721d7043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x56721d70b360 .functor AND 1, v0x56721d703e80_0, v0x56721d703f20_0, C4<1>, C4<1>;
L_0x56721d70b4e0 .functor AND 1, L_0x56721d70b360, v0x56721d703fc0_0, C4<1>, C4<1>;
L_0x56721d70b5d0 .functor AND 1, L_0x56721d70b4e0, v0x56721d704090_0, C4<1>, C4<1>;
L_0x56721d70b690 .functor NOT 1, L_0x56721d70b5d0, C4<0>, C4<0>, C4<0>;
v0x56721d705cf0_0 .net *"_ivl_0", 0 0, L_0x56721d70b360;  1 drivers
v0x56721d705dd0_0 .net *"_ivl_2", 0 0, L_0x56721d70b4e0;  1 drivers
v0x56721d705eb0_0 .net *"_ivl_4", 0 0, L_0x56721d70b5d0;  1 drivers
v0x56721d705f70_0 .net "a", 0 0, v0x56721d703e80_0;  alias, 1 drivers
v0x56721d706010_0 .net "b", 0 0, v0x56721d703f20_0;  alias, 1 drivers
v0x56721d706100_0 .net "c", 0 0, v0x56721d703fc0_0;  alias, 1 drivers
v0x56721d7061f0_0 .net "d", 0 0, v0x56721d704090_0;  alias, 1 drivers
v0x56721d7062e0_0 .net "y", 0 0, L_0x56721d70b690;  1 drivers
S_0x56721d706440 .scope module, "u4" "nand4" 4 47, 4 1 0, S_0x56721d7043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x56721d70b780 .functor AND 1, v0x56721d703fc0_0, v0x56721d704090_0, C4<1>, C4<1>;
L_0x56721d70ba10 .functor AND 1, L_0x56721d70b780, v0x56721d703e80_0, C4<1>, C4<1>;
L_0x56721d70bb00 .functor AND 1, L_0x56721d70ba10, L_0x56721d70c270, C4<1>, C4<1>;
L_0x56721d70bbc0 .functor NOT 1, L_0x56721d70bb00, C4<0>, C4<0>, C4<0>;
v0x56721d7066a0_0 .net *"_ivl_0", 0 0, L_0x56721d70b780;  1 drivers
v0x56721d7067a0_0 .net *"_ivl_2", 0 0, L_0x56721d70ba10;  1 drivers
v0x56721d706880_0 .net *"_ivl_4", 0 0, L_0x56721d70bb00;  1 drivers
v0x56721d706940_0 .net "a", 0 0, v0x56721d703fc0_0;  alias, 1 drivers
v0x56721d7069e0_0 .net "b", 0 0, v0x56721d704090_0;  alias, 1 drivers
v0x56721d706ad0_0 .net "c", 0 0, v0x56721d703e80_0;  alias, 1 drivers
v0x56721d706c00_0 .net "d", 0 0, L_0x56721d70c270;  alias, 1 drivers
v0x56721d706cc0_0 .net "y", 0 0, L_0x56721d70bbc0;  1 drivers
S_0x56721d706e20 .scope module, "u5" "nand2" 4 55, 4 4 0, S_0x56721d7043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x56721d70bdf0 .functor AND 1, L_0x56721d70bc60, L_0x56721d70bd50, C4<1>, C4<1>;
L_0x56721d70bfd0 .functor AND 1, L_0x56721d70bdf0, L_0x56721d70bf30, C4<1>, C4<1>;
L_0x56721d70c160 .functor AND 1, L_0x56721d70bfd0, L_0x56721d70c090, C4<1>, C4<1>;
L_0x56721d70c270 .functor NOT 1, L_0x56721d70c160, C4<0>, C4<0>, C4<0>;
v0x56721d707020_0 .net *"_ivl_1", 0 0, L_0x56721d70bc60;  1 drivers
v0x56721d707120_0 .net *"_ivl_11", 0 0, L_0x56721d70c090;  1 drivers
v0x56721d707200_0 .net *"_ivl_12", 0 0, L_0x56721d70c160;  1 drivers
v0x56721d7072c0_0 .net *"_ivl_3", 0 0, L_0x56721d70bd50;  1 drivers
v0x56721d7073a0_0 .net *"_ivl_4", 0 0, L_0x56721d70bdf0;  1 drivers
v0x56721d7074d0_0 .net *"_ivl_7", 0 0, L_0x56721d70bf30;  1 drivers
v0x56721d7075b0_0 .net *"_ivl_8", 0 0, L_0x56721d70bfd0;  1 drivers
v0x56721d707690_0 .net "a", 3 0, L_0x56721d70cfa0;  alias, 1 drivers
v0x56721d707770_0 .net "y", 0 0, L_0x56721d70c270;  alias, 1 drivers
L_0x56721d70bc60 .part L_0x56721d70cfa0, 0, 1;
L_0x56721d70bd50 .part L_0x56721d70cfa0, 1, 1;
L_0x56721d70bf30 .part L_0x56721d70cfa0, 2, 1;
L_0x56721d70c090 .part L_0x56721d70cfa0, 3, 1;
S_0x56721d7078e0 .scope module, "u6" "nand2" 4 60, 4 4 0, S_0x56721d7043b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x56721d70c4f0 .functor AND 1, L_0x56721d70c360, L_0x56721d70c450, C4<1>, C4<1>;
L_0x56721d70c6a0 .functor AND 1, L_0x56721d70c4f0, L_0x56721d70c600, C4<1>, C4<1>;
L_0x56721d70c830 .functor AND 1, L_0x56721d70c6a0, L_0x56721d70c760, C4<1>, C4<1>;
L_0x56721d70c940 .functor NOT 1, L_0x56721d70c830, C4<0>, C4<0>, C4<0>;
v0x56721d707a70_0 .net *"_ivl_1", 0 0, L_0x56721d70c360;  1 drivers
v0x56721d707b70_0 .net *"_ivl_11", 0 0, L_0x56721d70c760;  1 drivers
v0x56721d707c50_0 .net *"_ivl_12", 0 0, L_0x56721d70c830;  1 drivers
v0x56721d707d10_0 .net *"_ivl_3", 0 0, L_0x56721d70c450;  1 drivers
v0x56721d707df0_0 .net *"_ivl_4", 0 0, L_0x56721d70c4f0;  1 drivers
v0x56721d707f20_0 .net *"_ivl_7", 0 0, L_0x56721d70c600;  1 drivers
v0x56721d708000_0 .net *"_ivl_8", 0 0, L_0x56721d70c6a0;  1 drivers
v0x56721d7080e0_0 .net "a", 3 0, L_0x56721d70d0e0;  alias, 1 drivers
v0x56721d7081c0_0 .net "y", 0 0, L_0x56721d70c940;  alias, 1 drivers
L_0x56721d70c360 .part L_0x56721d70d0e0, 0, 1;
L_0x56721d70c450 .part L_0x56721d70d0e0, 1, 1;
L_0x56721d70c600 .part L_0x56721d70d0e0, 2, 1;
L_0x56721d70c760 .part L_0x56721d70d0e0, 3, 1;
S_0x56721d709170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x56721d6dca70;
 .timescale -12 -12;
E_0x56721d6e6490 .event anyedge, v0x56721d70a400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56721d70a400_0;
    %nor/r;
    %assign/vec4 v0x56721d70a400_0, 0;
    %wait E_0x56721d6e6490;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56721d7031c0;
T_3 ;
    %fork t_1, S_0x56721d703370;
    %jmp t_0;
    .scope S_0x56721d703370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56721d703560_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56721d703d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703c50_0, 0;
    %assign/vec4 v0x56721d703b90_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x56721d704090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703f20_0, 0;
    %assign/vec4 v0x56721d703e80_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56721d6bb680;
    %load/vec4 v0x56721d703560_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x56721d703d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703c50_0, 0;
    %assign/vec4 v0x56721d703b90_0, 0;
    %load/vec4 v0x56721d703560_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x56721d704090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703f20_0, 0;
    %assign/vec4 v0x56721d703e80_0, 0;
    %load/vec4 v0x56721d703560_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x56721d703560_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x56721d7038f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56721d6b6510;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x56721d704090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x56721d703c50_0, 0;
    %assign/vec4 v0x56721d703b90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x56721d7031c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x56721d6dca70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56721d709880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56721d70a400_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x56721d6dca70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x56721d709880_0;
    %inv;
    %store/vec4 v0x56721d709880_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x56721d6dca70;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x56721d703ad0_0, v0x56721d70a560_0, v0x56721d709920_0, v0x56721d709a50_0, v0x56721d709c10_0, v0x56721d709cb0_0, v0x56721d709e90_0, v0x56721d709f30_0, v0x56721d709fd0_0, v0x56721d70a070_0, v0x56721d709df0_0, v0x56721d709d50_0, v0x56721d70a2c0_0, v0x56721d70a220_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x56721d6dca70;
T_7 ;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x56721d6dca70;
T_8 ;
    %wait E_0x56721d6b6510;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56721d70a360_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56721d70a360_0, 4, 32;
    %load/vec4 v0x56721d70a4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56721d70a360_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56721d70a360_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56721d70a360_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x56721d709df0_0;
    %load/vec4 v0x56721d709df0_0;
    %load/vec4 v0x56721d709d50_0;
    %xor;
    %load/vec4 v0x56721d709df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56721d70a360_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56721d70a360_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x56721d70a2c0_0;
    %load/vec4 v0x56721d70a2c0_0;
    %load/vec4 v0x56721d70a220_0;
    %xor;
    %load/vec4 v0x56721d70a2c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56721d70a360_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x56721d70a360_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56721d70a360_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth3/7420/iter3/response1/top_module.sv";
