
BLDC_STM32F030R8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ceb0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  0800cf70  0800cf70  0001cf70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d534  0800d534  00020200  2**0
                  CONTENTS
  4 .ARM          00000000  0800d534  0800d534  00020200  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d534  0800d534  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d534  0800d534  0001d534  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d538  0800d538  0001d538  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800d53c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20000200  0800d73c  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d8  0800d73c  000205d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001163a  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a61  00000000  00000000  00031862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ea8  00000000  00000000  000342c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d70  00000000  00000000  00035170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000047bd  00000000  00000000  00035ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000147e8  00000000  00000000  0003a69d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006bd56  00000000  00000000  0004ee85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000babdb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004900  00000000  00000000  000bac2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000200 	.word	0x20000200
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800cf58 	.word	0x0800cf58

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000204 	.word	0x20000204
 8000104:	0800cf58 	.word	0x0800cf58

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ffcb 	bl	80013d8 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 ff1b 	bl	8001288 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ffbd 	bl	80013d8 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ffb3 	bl	80013d8 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff43 	bl	800130c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff39 	bl	800130c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_d2uiz>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	2200      	movs	r2, #0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004ae:	0004      	movs	r4, r0
 80004b0:	000d      	movs	r5, r1
 80004b2:	f7ff ffef 	bl	8000494 <__aeabi_dcmpge>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d104      	bne.n	80004c4 <__aeabi_d2uiz+0x1c>
 80004ba:	0020      	movs	r0, r4
 80004bc:	0029      	movs	r1, r5
 80004be:	f001 fe0b 	bl	80020d8 <__aeabi_d2iz>
 80004c2:	bd70      	pop	{r4, r5, r6, pc}
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	0020      	movs	r0, r4
 80004ca:	0029      	movs	r1, r5
 80004cc:	f001 fa54 	bl	8001978 <__aeabi_dsub>
 80004d0:	f001 fe02 	bl	80020d8 <__aeabi_d2iz>
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	061b      	lsls	r3, r3, #24
 80004d8:	469c      	mov	ip, r3
 80004da:	4460      	add	r0, ip
 80004dc:	e7f1      	b.n	80004c2 <__aeabi_d2uiz+0x1a>
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	41e00000 	.word	0x41e00000

080004e4 <__aeabi_d2lz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	0005      	movs	r5, r0
 80004e8:	000c      	movs	r4, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	2300      	movs	r3, #0
 80004ee:	0028      	movs	r0, r5
 80004f0:	0021      	movs	r1, r4
 80004f2:	f7ff ffb1 	bl	8000458 <__aeabi_dcmplt>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	d108      	bne.n	800050c <__aeabi_d2lz+0x28>
 80004fa:	0028      	movs	r0, r5
 80004fc:	0021      	movs	r1, r4
 80004fe:	f000 f80f 	bl	8000520 <__aeabi_d2ulz>
 8000502:	0002      	movs	r2, r0
 8000504:	000b      	movs	r3, r1
 8000506:	0010      	movs	r0, r2
 8000508:	0019      	movs	r1, r3
 800050a:	bd70      	pop	{r4, r5, r6, pc}
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	061b      	lsls	r3, r3, #24
 8000510:	18e1      	adds	r1, r4, r3
 8000512:	0028      	movs	r0, r5
 8000514:	f000 f804 	bl	8000520 <__aeabi_d2ulz>
 8000518:	2300      	movs	r3, #0
 800051a:	4242      	negs	r2, r0
 800051c:	418b      	sbcs	r3, r1
 800051e:	e7f2      	b.n	8000506 <__aeabi_d2lz+0x22>

08000520 <__aeabi_d2ulz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <__aeabi_d2ulz+0x34>)
 8000526:	000d      	movs	r5, r1
 8000528:	0004      	movs	r4, r0
 800052a:	f000 ffb9 	bl	80014a0 <__aeabi_dmul>
 800052e:	f7ff ffbb 	bl	80004a8 <__aeabi_d2uiz>
 8000532:	0006      	movs	r6, r0
 8000534:	f001 fe36 	bl	80021a4 <__aeabi_ui2d>
 8000538:	2200      	movs	r2, #0
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <__aeabi_d2ulz+0x38>)
 800053c:	f000 ffb0 	bl	80014a0 <__aeabi_dmul>
 8000540:	0002      	movs	r2, r0
 8000542:	000b      	movs	r3, r1
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 fa16 	bl	8001978 <__aeabi_dsub>
 800054c:	f7ff ffac 	bl	80004a8 <__aeabi_d2uiz>
 8000550:	0031      	movs	r1, r6
 8000552:	bd70      	pop	{r4, r5, r6, pc}
 8000554:	3df00000 	.word	0x3df00000
 8000558:	41f00000 	.word	0x41f00000

0800055c <__aeabi_l2d>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	0006      	movs	r6, r0
 8000560:	0008      	movs	r0, r1
 8000562:	f001 fdef 	bl	8002144 <__aeabi_i2d>
 8000566:	2200      	movs	r2, #0
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <__aeabi_l2d+0x28>)
 800056a:	f000 ff99 	bl	80014a0 <__aeabi_dmul>
 800056e:	000d      	movs	r5, r1
 8000570:	0004      	movs	r4, r0
 8000572:	0030      	movs	r0, r6
 8000574:	f001 fe16 	bl	80021a4 <__aeabi_ui2d>
 8000578:	002b      	movs	r3, r5
 800057a:	0022      	movs	r2, r4
 800057c:	f000 f852 	bl	8000624 <__aeabi_dadd>
 8000580:	bd70      	pop	{r4, r5, r6, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	41f00000 	.word	0x41f00000

08000588 <__aeabi_i2f>:
 8000588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800058a:	2800      	cmp	r0, #0
 800058c:	d013      	beq.n	80005b6 <__aeabi_i2f+0x2e>
 800058e:	17c3      	asrs	r3, r0, #31
 8000590:	18c6      	adds	r6, r0, r3
 8000592:	405e      	eors	r6, r3
 8000594:	0fc4      	lsrs	r4, r0, #31
 8000596:	0030      	movs	r0, r6
 8000598:	f001 fefa 	bl	8002390 <__clzsi2>
 800059c:	239e      	movs	r3, #158	; 0x9e
 800059e:	0005      	movs	r5, r0
 80005a0:	1a1b      	subs	r3, r3, r0
 80005a2:	2b96      	cmp	r3, #150	; 0x96
 80005a4:	dc0f      	bgt.n	80005c6 <__aeabi_i2f+0x3e>
 80005a6:	2808      	cmp	r0, #8
 80005a8:	dd01      	ble.n	80005ae <__aeabi_i2f+0x26>
 80005aa:	3d08      	subs	r5, #8
 80005ac:	40ae      	lsls	r6, r5
 80005ae:	0276      	lsls	r6, r6, #9
 80005b0:	0a76      	lsrs	r6, r6, #9
 80005b2:	b2d8      	uxtb	r0, r3
 80005b4:	e002      	b.n	80005bc <__aeabi_i2f+0x34>
 80005b6:	2400      	movs	r4, #0
 80005b8:	2000      	movs	r0, #0
 80005ba:	2600      	movs	r6, #0
 80005bc:	05c0      	lsls	r0, r0, #23
 80005be:	4330      	orrs	r0, r6
 80005c0:	07e4      	lsls	r4, r4, #31
 80005c2:	4320      	orrs	r0, r4
 80005c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005c6:	2b99      	cmp	r3, #153	; 0x99
 80005c8:	dd0c      	ble.n	80005e4 <__aeabi_i2f+0x5c>
 80005ca:	2205      	movs	r2, #5
 80005cc:	0031      	movs	r1, r6
 80005ce:	1a12      	subs	r2, r2, r0
 80005d0:	40d1      	lsrs	r1, r2
 80005d2:	000a      	movs	r2, r1
 80005d4:	0001      	movs	r1, r0
 80005d6:	0030      	movs	r0, r6
 80005d8:	311b      	adds	r1, #27
 80005da:	4088      	lsls	r0, r1
 80005dc:	1e41      	subs	r1, r0, #1
 80005de:	4188      	sbcs	r0, r1
 80005e0:	4302      	orrs	r2, r0
 80005e2:	0016      	movs	r6, r2
 80005e4:	2d05      	cmp	r5, #5
 80005e6:	dc12      	bgt.n	800060e <__aeabi_i2f+0x86>
 80005e8:	0031      	movs	r1, r6
 80005ea:	4f0d      	ldr	r7, [pc, #52]	; (8000620 <__aeabi_i2f+0x98>)
 80005ec:	4039      	ands	r1, r7
 80005ee:	0772      	lsls	r2, r6, #29
 80005f0:	d009      	beq.n	8000606 <__aeabi_i2f+0x7e>
 80005f2:	200f      	movs	r0, #15
 80005f4:	4030      	ands	r0, r6
 80005f6:	2804      	cmp	r0, #4
 80005f8:	d005      	beq.n	8000606 <__aeabi_i2f+0x7e>
 80005fa:	3104      	adds	r1, #4
 80005fc:	014a      	lsls	r2, r1, #5
 80005fe:	d502      	bpl.n	8000606 <__aeabi_i2f+0x7e>
 8000600:	239f      	movs	r3, #159	; 0x9f
 8000602:	4039      	ands	r1, r7
 8000604:	1b5b      	subs	r3, r3, r5
 8000606:	0189      	lsls	r1, r1, #6
 8000608:	0a4e      	lsrs	r6, r1, #9
 800060a:	b2d8      	uxtb	r0, r3
 800060c:	e7d6      	b.n	80005bc <__aeabi_i2f+0x34>
 800060e:	1f6a      	subs	r2, r5, #5
 8000610:	4096      	lsls	r6, r2
 8000612:	0031      	movs	r1, r6
 8000614:	4f02      	ldr	r7, [pc, #8]	; (8000620 <__aeabi_i2f+0x98>)
 8000616:	4039      	ands	r1, r7
 8000618:	0772      	lsls	r2, r6, #29
 800061a:	d0f4      	beq.n	8000606 <__aeabi_i2f+0x7e>
 800061c:	e7e9      	b.n	80005f2 <__aeabi_i2f+0x6a>
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	fbffffff 	.word	0xfbffffff

08000624 <__aeabi_dadd>:
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	464f      	mov	r7, r9
 8000628:	4646      	mov	r6, r8
 800062a:	46d6      	mov	lr, sl
 800062c:	000d      	movs	r5, r1
 800062e:	0004      	movs	r4, r0
 8000630:	b5c0      	push	{r6, r7, lr}
 8000632:	001f      	movs	r7, r3
 8000634:	0011      	movs	r1, r2
 8000636:	0328      	lsls	r0, r5, #12
 8000638:	0f62      	lsrs	r2, r4, #29
 800063a:	0a40      	lsrs	r0, r0, #9
 800063c:	4310      	orrs	r0, r2
 800063e:	007a      	lsls	r2, r7, #1
 8000640:	0d52      	lsrs	r2, r2, #21
 8000642:	00e3      	lsls	r3, r4, #3
 8000644:	033c      	lsls	r4, r7, #12
 8000646:	4691      	mov	r9, r2
 8000648:	0a64      	lsrs	r4, r4, #9
 800064a:	0ffa      	lsrs	r2, r7, #31
 800064c:	0f4f      	lsrs	r7, r1, #29
 800064e:	006e      	lsls	r6, r5, #1
 8000650:	4327      	orrs	r7, r4
 8000652:	4692      	mov	sl, r2
 8000654:	46b8      	mov	r8, r7
 8000656:	0d76      	lsrs	r6, r6, #21
 8000658:	0fed      	lsrs	r5, r5, #31
 800065a:	00c9      	lsls	r1, r1, #3
 800065c:	4295      	cmp	r5, r2
 800065e:	d100      	bne.n	8000662 <__aeabi_dadd+0x3e>
 8000660:	e099      	b.n	8000796 <__aeabi_dadd+0x172>
 8000662:	464c      	mov	r4, r9
 8000664:	1b34      	subs	r4, r6, r4
 8000666:	46a4      	mov	ip, r4
 8000668:	2c00      	cmp	r4, #0
 800066a:	dc00      	bgt.n	800066e <__aeabi_dadd+0x4a>
 800066c:	e07c      	b.n	8000768 <__aeabi_dadd+0x144>
 800066e:	464a      	mov	r2, r9
 8000670:	2a00      	cmp	r2, #0
 8000672:	d100      	bne.n	8000676 <__aeabi_dadd+0x52>
 8000674:	e0b8      	b.n	80007e8 <__aeabi_dadd+0x1c4>
 8000676:	4ac5      	ldr	r2, [pc, #788]	; (800098c <__aeabi_dadd+0x368>)
 8000678:	4296      	cmp	r6, r2
 800067a:	d100      	bne.n	800067e <__aeabi_dadd+0x5a>
 800067c:	e11c      	b.n	80008b8 <__aeabi_dadd+0x294>
 800067e:	2280      	movs	r2, #128	; 0x80
 8000680:	003c      	movs	r4, r7
 8000682:	0412      	lsls	r2, r2, #16
 8000684:	4314      	orrs	r4, r2
 8000686:	46a0      	mov	r8, r4
 8000688:	4662      	mov	r2, ip
 800068a:	2a38      	cmp	r2, #56	; 0x38
 800068c:	dd00      	ble.n	8000690 <__aeabi_dadd+0x6c>
 800068e:	e161      	b.n	8000954 <__aeabi_dadd+0x330>
 8000690:	2a1f      	cmp	r2, #31
 8000692:	dd00      	ble.n	8000696 <__aeabi_dadd+0x72>
 8000694:	e1cc      	b.n	8000a30 <__aeabi_dadd+0x40c>
 8000696:	4664      	mov	r4, ip
 8000698:	2220      	movs	r2, #32
 800069a:	1b12      	subs	r2, r2, r4
 800069c:	4644      	mov	r4, r8
 800069e:	4094      	lsls	r4, r2
 80006a0:	000f      	movs	r7, r1
 80006a2:	46a1      	mov	r9, r4
 80006a4:	4664      	mov	r4, ip
 80006a6:	4091      	lsls	r1, r2
 80006a8:	40e7      	lsrs	r7, r4
 80006aa:	464c      	mov	r4, r9
 80006ac:	1e4a      	subs	r2, r1, #1
 80006ae:	4191      	sbcs	r1, r2
 80006b0:	433c      	orrs	r4, r7
 80006b2:	4642      	mov	r2, r8
 80006b4:	4321      	orrs	r1, r4
 80006b6:	4664      	mov	r4, ip
 80006b8:	40e2      	lsrs	r2, r4
 80006ba:	1a80      	subs	r0, r0, r2
 80006bc:	1a5c      	subs	r4, r3, r1
 80006be:	42a3      	cmp	r3, r4
 80006c0:	419b      	sbcs	r3, r3
 80006c2:	425f      	negs	r7, r3
 80006c4:	1bc7      	subs	r7, r0, r7
 80006c6:	023b      	lsls	r3, r7, #8
 80006c8:	d400      	bmi.n	80006cc <__aeabi_dadd+0xa8>
 80006ca:	e0d0      	b.n	800086e <__aeabi_dadd+0x24a>
 80006cc:	027f      	lsls	r7, r7, #9
 80006ce:	0a7f      	lsrs	r7, r7, #9
 80006d0:	2f00      	cmp	r7, #0
 80006d2:	d100      	bne.n	80006d6 <__aeabi_dadd+0xb2>
 80006d4:	e0ff      	b.n	80008d6 <__aeabi_dadd+0x2b2>
 80006d6:	0038      	movs	r0, r7
 80006d8:	f001 fe5a 	bl	8002390 <__clzsi2>
 80006dc:	0001      	movs	r1, r0
 80006de:	3908      	subs	r1, #8
 80006e0:	2320      	movs	r3, #32
 80006e2:	0022      	movs	r2, r4
 80006e4:	1a5b      	subs	r3, r3, r1
 80006e6:	408f      	lsls	r7, r1
 80006e8:	40da      	lsrs	r2, r3
 80006ea:	408c      	lsls	r4, r1
 80006ec:	4317      	orrs	r7, r2
 80006ee:	42b1      	cmp	r1, r6
 80006f0:	da00      	bge.n	80006f4 <__aeabi_dadd+0xd0>
 80006f2:	e0ff      	b.n	80008f4 <__aeabi_dadd+0x2d0>
 80006f4:	1b89      	subs	r1, r1, r6
 80006f6:	1c4b      	adds	r3, r1, #1
 80006f8:	2b1f      	cmp	r3, #31
 80006fa:	dd00      	ble.n	80006fe <__aeabi_dadd+0xda>
 80006fc:	e0a8      	b.n	8000850 <__aeabi_dadd+0x22c>
 80006fe:	2220      	movs	r2, #32
 8000700:	0039      	movs	r1, r7
 8000702:	1ad2      	subs	r2, r2, r3
 8000704:	0020      	movs	r0, r4
 8000706:	4094      	lsls	r4, r2
 8000708:	4091      	lsls	r1, r2
 800070a:	40d8      	lsrs	r0, r3
 800070c:	1e62      	subs	r2, r4, #1
 800070e:	4194      	sbcs	r4, r2
 8000710:	40df      	lsrs	r7, r3
 8000712:	2600      	movs	r6, #0
 8000714:	4301      	orrs	r1, r0
 8000716:	430c      	orrs	r4, r1
 8000718:	0763      	lsls	r3, r4, #29
 800071a:	d009      	beq.n	8000730 <__aeabi_dadd+0x10c>
 800071c:	230f      	movs	r3, #15
 800071e:	4023      	ands	r3, r4
 8000720:	2b04      	cmp	r3, #4
 8000722:	d005      	beq.n	8000730 <__aeabi_dadd+0x10c>
 8000724:	1d23      	adds	r3, r4, #4
 8000726:	42a3      	cmp	r3, r4
 8000728:	41a4      	sbcs	r4, r4
 800072a:	4264      	negs	r4, r4
 800072c:	193f      	adds	r7, r7, r4
 800072e:	001c      	movs	r4, r3
 8000730:	023b      	lsls	r3, r7, #8
 8000732:	d400      	bmi.n	8000736 <__aeabi_dadd+0x112>
 8000734:	e09e      	b.n	8000874 <__aeabi_dadd+0x250>
 8000736:	4b95      	ldr	r3, [pc, #596]	; (800098c <__aeabi_dadd+0x368>)
 8000738:	3601      	adds	r6, #1
 800073a:	429e      	cmp	r6, r3
 800073c:	d100      	bne.n	8000740 <__aeabi_dadd+0x11c>
 800073e:	e0b7      	b.n	80008b0 <__aeabi_dadd+0x28c>
 8000740:	4a93      	ldr	r2, [pc, #588]	; (8000990 <__aeabi_dadd+0x36c>)
 8000742:	08e4      	lsrs	r4, r4, #3
 8000744:	4017      	ands	r7, r2
 8000746:	077b      	lsls	r3, r7, #29
 8000748:	0571      	lsls	r1, r6, #21
 800074a:	027f      	lsls	r7, r7, #9
 800074c:	4323      	orrs	r3, r4
 800074e:	0b3f      	lsrs	r7, r7, #12
 8000750:	0d4a      	lsrs	r2, r1, #21
 8000752:	0512      	lsls	r2, r2, #20
 8000754:	433a      	orrs	r2, r7
 8000756:	07ed      	lsls	r5, r5, #31
 8000758:	432a      	orrs	r2, r5
 800075a:	0018      	movs	r0, r3
 800075c:	0011      	movs	r1, r2
 800075e:	bce0      	pop	{r5, r6, r7}
 8000760:	46ba      	mov	sl, r7
 8000762:	46b1      	mov	r9, r6
 8000764:	46a8      	mov	r8, r5
 8000766:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000768:	2c00      	cmp	r4, #0
 800076a:	d04b      	beq.n	8000804 <__aeabi_dadd+0x1e0>
 800076c:	464c      	mov	r4, r9
 800076e:	1ba4      	subs	r4, r4, r6
 8000770:	46a4      	mov	ip, r4
 8000772:	2e00      	cmp	r6, #0
 8000774:	d000      	beq.n	8000778 <__aeabi_dadd+0x154>
 8000776:	e123      	b.n	80009c0 <__aeabi_dadd+0x39c>
 8000778:	0004      	movs	r4, r0
 800077a:	431c      	orrs	r4, r3
 800077c:	d100      	bne.n	8000780 <__aeabi_dadd+0x15c>
 800077e:	e1af      	b.n	8000ae0 <__aeabi_dadd+0x4bc>
 8000780:	4662      	mov	r2, ip
 8000782:	1e54      	subs	r4, r2, #1
 8000784:	2a01      	cmp	r2, #1
 8000786:	d100      	bne.n	800078a <__aeabi_dadd+0x166>
 8000788:	e215      	b.n	8000bb6 <__aeabi_dadd+0x592>
 800078a:	4d80      	ldr	r5, [pc, #512]	; (800098c <__aeabi_dadd+0x368>)
 800078c:	45ac      	cmp	ip, r5
 800078e:	d100      	bne.n	8000792 <__aeabi_dadd+0x16e>
 8000790:	e1c8      	b.n	8000b24 <__aeabi_dadd+0x500>
 8000792:	46a4      	mov	ip, r4
 8000794:	e11b      	b.n	80009ce <__aeabi_dadd+0x3aa>
 8000796:	464a      	mov	r2, r9
 8000798:	1ab2      	subs	r2, r6, r2
 800079a:	4694      	mov	ip, r2
 800079c:	2a00      	cmp	r2, #0
 800079e:	dc00      	bgt.n	80007a2 <__aeabi_dadd+0x17e>
 80007a0:	e0ac      	b.n	80008fc <__aeabi_dadd+0x2d8>
 80007a2:	464a      	mov	r2, r9
 80007a4:	2a00      	cmp	r2, #0
 80007a6:	d043      	beq.n	8000830 <__aeabi_dadd+0x20c>
 80007a8:	4a78      	ldr	r2, [pc, #480]	; (800098c <__aeabi_dadd+0x368>)
 80007aa:	4296      	cmp	r6, r2
 80007ac:	d100      	bne.n	80007b0 <__aeabi_dadd+0x18c>
 80007ae:	e1af      	b.n	8000b10 <__aeabi_dadd+0x4ec>
 80007b0:	2280      	movs	r2, #128	; 0x80
 80007b2:	003c      	movs	r4, r7
 80007b4:	0412      	lsls	r2, r2, #16
 80007b6:	4314      	orrs	r4, r2
 80007b8:	46a0      	mov	r8, r4
 80007ba:	4662      	mov	r2, ip
 80007bc:	2a38      	cmp	r2, #56	; 0x38
 80007be:	dc67      	bgt.n	8000890 <__aeabi_dadd+0x26c>
 80007c0:	2a1f      	cmp	r2, #31
 80007c2:	dc00      	bgt.n	80007c6 <__aeabi_dadd+0x1a2>
 80007c4:	e15f      	b.n	8000a86 <__aeabi_dadd+0x462>
 80007c6:	4647      	mov	r7, r8
 80007c8:	3a20      	subs	r2, #32
 80007ca:	40d7      	lsrs	r7, r2
 80007cc:	4662      	mov	r2, ip
 80007ce:	2a20      	cmp	r2, #32
 80007d0:	d005      	beq.n	80007de <__aeabi_dadd+0x1ba>
 80007d2:	4664      	mov	r4, ip
 80007d4:	2240      	movs	r2, #64	; 0x40
 80007d6:	1b12      	subs	r2, r2, r4
 80007d8:	4644      	mov	r4, r8
 80007da:	4094      	lsls	r4, r2
 80007dc:	4321      	orrs	r1, r4
 80007de:	1e4a      	subs	r2, r1, #1
 80007e0:	4191      	sbcs	r1, r2
 80007e2:	000c      	movs	r4, r1
 80007e4:	433c      	orrs	r4, r7
 80007e6:	e057      	b.n	8000898 <__aeabi_dadd+0x274>
 80007e8:	003a      	movs	r2, r7
 80007ea:	430a      	orrs	r2, r1
 80007ec:	d100      	bne.n	80007f0 <__aeabi_dadd+0x1cc>
 80007ee:	e105      	b.n	80009fc <__aeabi_dadd+0x3d8>
 80007f0:	0022      	movs	r2, r4
 80007f2:	3a01      	subs	r2, #1
 80007f4:	2c01      	cmp	r4, #1
 80007f6:	d100      	bne.n	80007fa <__aeabi_dadd+0x1d6>
 80007f8:	e182      	b.n	8000b00 <__aeabi_dadd+0x4dc>
 80007fa:	4c64      	ldr	r4, [pc, #400]	; (800098c <__aeabi_dadd+0x368>)
 80007fc:	45a4      	cmp	ip, r4
 80007fe:	d05b      	beq.n	80008b8 <__aeabi_dadd+0x294>
 8000800:	4694      	mov	ip, r2
 8000802:	e741      	b.n	8000688 <__aeabi_dadd+0x64>
 8000804:	4c63      	ldr	r4, [pc, #396]	; (8000994 <__aeabi_dadd+0x370>)
 8000806:	1c77      	adds	r7, r6, #1
 8000808:	4227      	tst	r7, r4
 800080a:	d000      	beq.n	800080e <__aeabi_dadd+0x1ea>
 800080c:	e0c4      	b.n	8000998 <__aeabi_dadd+0x374>
 800080e:	0004      	movs	r4, r0
 8000810:	431c      	orrs	r4, r3
 8000812:	2e00      	cmp	r6, #0
 8000814:	d000      	beq.n	8000818 <__aeabi_dadd+0x1f4>
 8000816:	e169      	b.n	8000aec <__aeabi_dadd+0x4c8>
 8000818:	2c00      	cmp	r4, #0
 800081a:	d100      	bne.n	800081e <__aeabi_dadd+0x1fa>
 800081c:	e1bf      	b.n	8000b9e <__aeabi_dadd+0x57a>
 800081e:	4644      	mov	r4, r8
 8000820:	430c      	orrs	r4, r1
 8000822:	d000      	beq.n	8000826 <__aeabi_dadd+0x202>
 8000824:	e1d0      	b.n	8000bc8 <__aeabi_dadd+0x5a4>
 8000826:	0742      	lsls	r2, r0, #29
 8000828:	08db      	lsrs	r3, r3, #3
 800082a:	4313      	orrs	r3, r2
 800082c:	08c0      	lsrs	r0, r0, #3
 800082e:	e029      	b.n	8000884 <__aeabi_dadd+0x260>
 8000830:	003a      	movs	r2, r7
 8000832:	430a      	orrs	r2, r1
 8000834:	d100      	bne.n	8000838 <__aeabi_dadd+0x214>
 8000836:	e170      	b.n	8000b1a <__aeabi_dadd+0x4f6>
 8000838:	4662      	mov	r2, ip
 800083a:	4664      	mov	r4, ip
 800083c:	3a01      	subs	r2, #1
 800083e:	2c01      	cmp	r4, #1
 8000840:	d100      	bne.n	8000844 <__aeabi_dadd+0x220>
 8000842:	e0e0      	b.n	8000a06 <__aeabi_dadd+0x3e2>
 8000844:	4c51      	ldr	r4, [pc, #324]	; (800098c <__aeabi_dadd+0x368>)
 8000846:	45a4      	cmp	ip, r4
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x228>
 800084a:	e161      	b.n	8000b10 <__aeabi_dadd+0x4ec>
 800084c:	4694      	mov	ip, r2
 800084e:	e7b4      	b.n	80007ba <__aeabi_dadd+0x196>
 8000850:	003a      	movs	r2, r7
 8000852:	391f      	subs	r1, #31
 8000854:	40ca      	lsrs	r2, r1
 8000856:	0011      	movs	r1, r2
 8000858:	2b20      	cmp	r3, #32
 800085a:	d003      	beq.n	8000864 <__aeabi_dadd+0x240>
 800085c:	2240      	movs	r2, #64	; 0x40
 800085e:	1ad3      	subs	r3, r2, r3
 8000860:	409f      	lsls	r7, r3
 8000862:	433c      	orrs	r4, r7
 8000864:	1e63      	subs	r3, r4, #1
 8000866:	419c      	sbcs	r4, r3
 8000868:	2700      	movs	r7, #0
 800086a:	2600      	movs	r6, #0
 800086c:	430c      	orrs	r4, r1
 800086e:	0763      	lsls	r3, r4, #29
 8000870:	d000      	beq.n	8000874 <__aeabi_dadd+0x250>
 8000872:	e753      	b.n	800071c <__aeabi_dadd+0xf8>
 8000874:	46b4      	mov	ip, r6
 8000876:	08e4      	lsrs	r4, r4, #3
 8000878:	077b      	lsls	r3, r7, #29
 800087a:	4323      	orrs	r3, r4
 800087c:	08f8      	lsrs	r0, r7, #3
 800087e:	4a43      	ldr	r2, [pc, #268]	; (800098c <__aeabi_dadd+0x368>)
 8000880:	4594      	cmp	ip, r2
 8000882:	d01d      	beq.n	80008c0 <__aeabi_dadd+0x29c>
 8000884:	4662      	mov	r2, ip
 8000886:	0307      	lsls	r7, r0, #12
 8000888:	0552      	lsls	r2, r2, #21
 800088a:	0b3f      	lsrs	r7, r7, #12
 800088c:	0d52      	lsrs	r2, r2, #21
 800088e:	e760      	b.n	8000752 <__aeabi_dadd+0x12e>
 8000890:	4644      	mov	r4, r8
 8000892:	430c      	orrs	r4, r1
 8000894:	1e62      	subs	r2, r4, #1
 8000896:	4194      	sbcs	r4, r2
 8000898:	18e4      	adds	r4, r4, r3
 800089a:	429c      	cmp	r4, r3
 800089c:	419b      	sbcs	r3, r3
 800089e:	425f      	negs	r7, r3
 80008a0:	183f      	adds	r7, r7, r0
 80008a2:	023b      	lsls	r3, r7, #8
 80008a4:	d5e3      	bpl.n	800086e <__aeabi_dadd+0x24a>
 80008a6:	4b39      	ldr	r3, [pc, #228]	; (800098c <__aeabi_dadd+0x368>)
 80008a8:	3601      	adds	r6, #1
 80008aa:	429e      	cmp	r6, r3
 80008ac:	d000      	beq.n	80008b0 <__aeabi_dadd+0x28c>
 80008ae:	e0b5      	b.n	8000a1c <__aeabi_dadd+0x3f8>
 80008b0:	0032      	movs	r2, r6
 80008b2:	2700      	movs	r7, #0
 80008b4:	2300      	movs	r3, #0
 80008b6:	e74c      	b.n	8000752 <__aeabi_dadd+0x12e>
 80008b8:	0742      	lsls	r2, r0, #29
 80008ba:	08db      	lsrs	r3, r3, #3
 80008bc:	4313      	orrs	r3, r2
 80008be:	08c0      	lsrs	r0, r0, #3
 80008c0:	001a      	movs	r2, r3
 80008c2:	4302      	orrs	r2, r0
 80008c4:	d100      	bne.n	80008c8 <__aeabi_dadd+0x2a4>
 80008c6:	e1e1      	b.n	8000c8c <__aeabi_dadd+0x668>
 80008c8:	2780      	movs	r7, #128	; 0x80
 80008ca:	033f      	lsls	r7, r7, #12
 80008cc:	4307      	orrs	r7, r0
 80008ce:	033f      	lsls	r7, r7, #12
 80008d0:	4a2e      	ldr	r2, [pc, #184]	; (800098c <__aeabi_dadd+0x368>)
 80008d2:	0b3f      	lsrs	r7, r7, #12
 80008d4:	e73d      	b.n	8000752 <__aeabi_dadd+0x12e>
 80008d6:	0020      	movs	r0, r4
 80008d8:	f001 fd5a 	bl	8002390 <__clzsi2>
 80008dc:	0001      	movs	r1, r0
 80008de:	3118      	adds	r1, #24
 80008e0:	291f      	cmp	r1, #31
 80008e2:	dc00      	bgt.n	80008e6 <__aeabi_dadd+0x2c2>
 80008e4:	e6fc      	b.n	80006e0 <__aeabi_dadd+0xbc>
 80008e6:	3808      	subs	r0, #8
 80008e8:	4084      	lsls	r4, r0
 80008ea:	0027      	movs	r7, r4
 80008ec:	2400      	movs	r4, #0
 80008ee:	42b1      	cmp	r1, r6
 80008f0:	db00      	blt.n	80008f4 <__aeabi_dadd+0x2d0>
 80008f2:	e6ff      	b.n	80006f4 <__aeabi_dadd+0xd0>
 80008f4:	4a26      	ldr	r2, [pc, #152]	; (8000990 <__aeabi_dadd+0x36c>)
 80008f6:	1a76      	subs	r6, r6, r1
 80008f8:	4017      	ands	r7, r2
 80008fa:	e70d      	b.n	8000718 <__aeabi_dadd+0xf4>
 80008fc:	2a00      	cmp	r2, #0
 80008fe:	d02f      	beq.n	8000960 <__aeabi_dadd+0x33c>
 8000900:	464a      	mov	r2, r9
 8000902:	1b92      	subs	r2, r2, r6
 8000904:	4694      	mov	ip, r2
 8000906:	2e00      	cmp	r6, #0
 8000908:	d100      	bne.n	800090c <__aeabi_dadd+0x2e8>
 800090a:	e0ad      	b.n	8000a68 <__aeabi_dadd+0x444>
 800090c:	4a1f      	ldr	r2, [pc, #124]	; (800098c <__aeabi_dadd+0x368>)
 800090e:	4591      	cmp	r9, r2
 8000910:	d100      	bne.n	8000914 <__aeabi_dadd+0x2f0>
 8000912:	e10f      	b.n	8000b34 <__aeabi_dadd+0x510>
 8000914:	2280      	movs	r2, #128	; 0x80
 8000916:	0412      	lsls	r2, r2, #16
 8000918:	4310      	orrs	r0, r2
 800091a:	4662      	mov	r2, ip
 800091c:	2a38      	cmp	r2, #56	; 0x38
 800091e:	dd00      	ble.n	8000922 <__aeabi_dadd+0x2fe>
 8000920:	e10f      	b.n	8000b42 <__aeabi_dadd+0x51e>
 8000922:	2a1f      	cmp	r2, #31
 8000924:	dd00      	ble.n	8000928 <__aeabi_dadd+0x304>
 8000926:	e180      	b.n	8000c2a <__aeabi_dadd+0x606>
 8000928:	4664      	mov	r4, ip
 800092a:	2220      	movs	r2, #32
 800092c:	001e      	movs	r6, r3
 800092e:	1b12      	subs	r2, r2, r4
 8000930:	4667      	mov	r7, ip
 8000932:	0004      	movs	r4, r0
 8000934:	4093      	lsls	r3, r2
 8000936:	4094      	lsls	r4, r2
 8000938:	40fe      	lsrs	r6, r7
 800093a:	1e5a      	subs	r2, r3, #1
 800093c:	4193      	sbcs	r3, r2
 800093e:	40f8      	lsrs	r0, r7
 8000940:	4334      	orrs	r4, r6
 8000942:	431c      	orrs	r4, r3
 8000944:	4480      	add	r8, r0
 8000946:	1864      	adds	r4, r4, r1
 8000948:	428c      	cmp	r4, r1
 800094a:	41bf      	sbcs	r7, r7
 800094c:	427f      	negs	r7, r7
 800094e:	464e      	mov	r6, r9
 8000950:	4447      	add	r7, r8
 8000952:	e7a6      	b.n	80008a2 <__aeabi_dadd+0x27e>
 8000954:	4642      	mov	r2, r8
 8000956:	430a      	orrs	r2, r1
 8000958:	0011      	movs	r1, r2
 800095a:	1e4a      	subs	r2, r1, #1
 800095c:	4191      	sbcs	r1, r2
 800095e:	e6ad      	b.n	80006bc <__aeabi_dadd+0x98>
 8000960:	4c0c      	ldr	r4, [pc, #48]	; (8000994 <__aeabi_dadd+0x370>)
 8000962:	1c72      	adds	r2, r6, #1
 8000964:	4222      	tst	r2, r4
 8000966:	d000      	beq.n	800096a <__aeabi_dadd+0x346>
 8000968:	e0a1      	b.n	8000aae <__aeabi_dadd+0x48a>
 800096a:	0002      	movs	r2, r0
 800096c:	431a      	orrs	r2, r3
 800096e:	2e00      	cmp	r6, #0
 8000970:	d000      	beq.n	8000974 <__aeabi_dadd+0x350>
 8000972:	e0fa      	b.n	8000b6a <__aeabi_dadd+0x546>
 8000974:	2a00      	cmp	r2, #0
 8000976:	d100      	bne.n	800097a <__aeabi_dadd+0x356>
 8000978:	e145      	b.n	8000c06 <__aeabi_dadd+0x5e2>
 800097a:	003a      	movs	r2, r7
 800097c:	430a      	orrs	r2, r1
 800097e:	d000      	beq.n	8000982 <__aeabi_dadd+0x35e>
 8000980:	e146      	b.n	8000c10 <__aeabi_dadd+0x5ec>
 8000982:	0742      	lsls	r2, r0, #29
 8000984:	08db      	lsrs	r3, r3, #3
 8000986:	4313      	orrs	r3, r2
 8000988:	08c0      	lsrs	r0, r0, #3
 800098a:	e77b      	b.n	8000884 <__aeabi_dadd+0x260>
 800098c:	000007ff 	.word	0x000007ff
 8000990:	ff7fffff 	.word	0xff7fffff
 8000994:	000007fe 	.word	0x000007fe
 8000998:	4647      	mov	r7, r8
 800099a:	1a5c      	subs	r4, r3, r1
 800099c:	1bc2      	subs	r2, r0, r7
 800099e:	42a3      	cmp	r3, r4
 80009a0:	41bf      	sbcs	r7, r7
 80009a2:	427f      	negs	r7, r7
 80009a4:	46b9      	mov	r9, r7
 80009a6:	0017      	movs	r7, r2
 80009a8:	464a      	mov	r2, r9
 80009aa:	1abf      	subs	r7, r7, r2
 80009ac:	023a      	lsls	r2, r7, #8
 80009ae:	d500      	bpl.n	80009b2 <__aeabi_dadd+0x38e>
 80009b0:	e08d      	b.n	8000ace <__aeabi_dadd+0x4aa>
 80009b2:	0023      	movs	r3, r4
 80009b4:	433b      	orrs	r3, r7
 80009b6:	d000      	beq.n	80009ba <__aeabi_dadd+0x396>
 80009b8:	e68a      	b.n	80006d0 <__aeabi_dadd+0xac>
 80009ba:	2000      	movs	r0, #0
 80009bc:	2500      	movs	r5, #0
 80009be:	e761      	b.n	8000884 <__aeabi_dadd+0x260>
 80009c0:	4cb4      	ldr	r4, [pc, #720]	; (8000c94 <__aeabi_dadd+0x670>)
 80009c2:	45a1      	cmp	r9, r4
 80009c4:	d100      	bne.n	80009c8 <__aeabi_dadd+0x3a4>
 80009c6:	e0ad      	b.n	8000b24 <__aeabi_dadd+0x500>
 80009c8:	2480      	movs	r4, #128	; 0x80
 80009ca:	0424      	lsls	r4, r4, #16
 80009cc:	4320      	orrs	r0, r4
 80009ce:	4664      	mov	r4, ip
 80009d0:	2c38      	cmp	r4, #56	; 0x38
 80009d2:	dc3d      	bgt.n	8000a50 <__aeabi_dadd+0x42c>
 80009d4:	4662      	mov	r2, ip
 80009d6:	2c1f      	cmp	r4, #31
 80009d8:	dd00      	ble.n	80009dc <__aeabi_dadd+0x3b8>
 80009da:	e0b7      	b.n	8000b4c <__aeabi_dadd+0x528>
 80009dc:	2520      	movs	r5, #32
 80009de:	001e      	movs	r6, r3
 80009e0:	1b2d      	subs	r5, r5, r4
 80009e2:	0004      	movs	r4, r0
 80009e4:	40ab      	lsls	r3, r5
 80009e6:	40ac      	lsls	r4, r5
 80009e8:	40d6      	lsrs	r6, r2
 80009ea:	40d0      	lsrs	r0, r2
 80009ec:	4642      	mov	r2, r8
 80009ee:	1e5d      	subs	r5, r3, #1
 80009f0:	41ab      	sbcs	r3, r5
 80009f2:	4334      	orrs	r4, r6
 80009f4:	1a12      	subs	r2, r2, r0
 80009f6:	4690      	mov	r8, r2
 80009f8:	4323      	orrs	r3, r4
 80009fa:	e02c      	b.n	8000a56 <__aeabi_dadd+0x432>
 80009fc:	0742      	lsls	r2, r0, #29
 80009fe:	08db      	lsrs	r3, r3, #3
 8000a00:	4313      	orrs	r3, r2
 8000a02:	08c0      	lsrs	r0, r0, #3
 8000a04:	e73b      	b.n	800087e <__aeabi_dadd+0x25a>
 8000a06:	185c      	adds	r4, r3, r1
 8000a08:	429c      	cmp	r4, r3
 8000a0a:	419b      	sbcs	r3, r3
 8000a0c:	4440      	add	r0, r8
 8000a0e:	425b      	negs	r3, r3
 8000a10:	18c7      	adds	r7, r0, r3
 8000a12:	2601      	movs	r6, #1
 8000a14:	023b      	lsls	r3, r7, #8
 8000a16:	d400      	bmi.n	8000a1a <__aeabi_dadd+0x3f6>
 8000a18:	e729      	b.n	800086e <__aeabi_dadd+0x24a>
 8000a1a:	2602      	movs	r6, #2
 8000a1c:	4a9e      	ldr	r2, [pc, #632]	; (8000c98 <__aeabi_dadd+0x674>)
 8000a1e:	0863      	lsrs	r3, r4, #1
 8000a20:	4017      	ands	r7, r2
 8000a22:	2201      	movs	r2, #1
 8000a24:	4014      	ands	r4, r2
 8000a26:	431c      	orrs	r4, r3
 8000a28:	07fb      	lsls	r3, r7, #31
 8000a2a:	431c      	orrs	r4, r3
 8000a2c:	087f      	lsrs	r7, r7, #1
 8000a2e:	e673      	b.n	8000718 <__aeabi_dadd+0xf4>
 8000a30:	4644      	mov	r4, r8
 8000a32:	3a20      	subs	r2, #32
 8000a34:	40d4      	lsrs	r4, r2
 8000a36:	4662      	mov	r2, ip
 8000a38:	2a20      	cmp	r2, #32
 8000a3a:	d005      	beq.n	8000a48 <__aeabi_dadd+0x424>
 8000a3c:	4667      	mov	r7, ip
 8000a3e:	2240      	movs	r2, #64	; 0x40
 8000a40:	1bd2      	subs	r2, r2, r7
 8000a42:	4647      	mov	r7, r8
 8000a44:	4097      	lsls	r7, r2
 8000a46:	4339      	orrs	r1, r7
 8000a48:	1e4a      	subs	r2, r1, #1
 8000a4a:	4191      	sbcs	r1, r2
 8000a4c:	4321      	orrs	r1, r4
 8000a4e:	e635      	b.n	80006bc <__aeabi_dadd+0x98>
 8000a50:	4303      	orrs	r3, r0
 8000a52:	1e58      	subs	r0, r3, #1
 8000a54:	4183      	sbcs	r3, r0
 8000a56:	1acc      	subs	r4, r1, r3
 8000a58:	42a1      	cmp	r1, r4
 8000a5a:	41bf      	sbcs	r7, r7
 8000a5c:	4643      	mov	r3, r8
 8000a5e:	427f      	negs	r7, r7
 8000a60:	4655      	mov	r5, sl
 8000a62:	464e      	mov	r6, r9
 8000a64:	1bdf      	subs	r7, r3, r7
 8000a66:	e62e      	b.n	80006c6 <__aeabi_dadd+0xa2>
 8000a68:	0002      	movs	r2, r0
 8000a6a:	431a      	orrs	r2, r3
 8000a6c:	d100      	bne.n	8000a70 <__aeabi_dadd+0x44c>
 8000a6e:	e0bd      	b.n	8000bec <__aeabi_dadd+0x5c8>
 8000a70:	4662      	mov	r2, ip
 8000a72:	4664      	mov	r4, ip
 8000a74:	3a01      	subs	r2, #1
 8000a76:	2c01      	cmp	r4, #1
 8000a78:	d100      	bne.n	8000a7c <__aeabi_dadd+0x458>
 8000a7a:	e0e5      	b.n	8000c48 <__aeabi_dadd+0x624>
 8000a7c:	4c85      	ldr	r4, [pc, #532]	; (8000c94 <__aeabi_dadd+0x670>)
 8000a7e:	45a4      	cmp	ip, r4
 8000a80:	d058      	beq.n	8000b34 <__aeabi_dadd+0x510>
 8000a82:	4694      	mov	ip, r2
 8000a84:	e749      	b.n	800091a <__aeabi_dadd+0x2f6>
 8000a86:	4664      	mov	r4, ip
 8000a88:	2220      	movs	r2, #32
 8000a8a:	1b12      	subs	r2, r2, r4
 8000a8c:	4644      	mov	r4, r8
 8000a8e:	4094      	lsls	r4, r2
 8000a90:	000f      	movs	r7, r1
 8000a92:	46a1      	mov	r9, r4
 8000a94:	4664      	mov	r4, ip
 8000a96:	4091      	lsls	r1, r2
 8000a98:	40e7      	lsrs	r7, r4
 8000a9a:	464c      	mov	r4, r9
 8000a9c:	1e4a      	subs	r2, r1, #1
 8000a9e:	4191      	sbcs	r1, r2
 8000aa0:	433c      	orrs	r4, r7
 8000aa2:	4642      	mov	r2, r8
 8000aa4:	430c      	orrs	r4, r1
 8000aa6:	4661      	mov	r1, ip
 8000aa8:	40ca      	lsrs	r2, r1
 8000aaa:	1880      	adds	r0, r0, r2
 8000aac:	e6f4      	b.n	8000898 <__aeabi_dadd+0x274>
 8000aae:	4c79      	ldr	r4, [pc, #484]	; (8000c94 <__aeabi_dadd+0x670>)
 8000ab0:	42a2      	cmp	r2, r4
 8000ab2:	d100      	bne.n	8000ab6 <__aeabi_dadd+0x492>
 8000ab4:	e6fd      	b.n	80008b2 <__aeabi_dadd+0x28e>
 8000ab6:	1859      	adds	r1, r3, r1
 8000ab8:	4299      	cmp	r1, r3
 8000aba:	419b      	sbcs	r3, r3
 8000abc:	4440      	add	r0, r8
 8000abe:	425f      	negs	r7, r3
 8000ac0:	19c7      	adds	r7, r0, r7
 8000ac2:	07fc      	lsls	r4, r7, #31
 8000ac4:	0849      	lsrs	r1, r1, #1
 8000ac6:	0016      	movs	r6, r2
 8000ac8:	430c      	orrs	r4, r1
 8000aca:	087f      	lsrs	r7, r7, #1
 8000acc:	e6cf      	b.n	800086e <__aeabi_dadd+0x24a>
 8000ace:	1acc      	subs	r4, r1, r3
 8000ad0:	42a1      	cmp	r1, r4
 8000ad2:	41bf      	sbcs	r7, r7
 8000ad4:	4643      	mov	r3, r8
 8000ad6:	427f      	negs	r7, r7
 8000ad8:	1a18      	subs	r0, r3, r0
 8000ada:	4655      	mov	r5, sl
 8000adc:	1bc7      	subs	r7, r0, r7
 8000ade:	e5f7      	b.n	80006d0 <__aeabi_dadd+0xac>
 8000ae0:	08c9      	lsrs	r1, r1, #3
 8000ae2:	077b      	lsls	r3, r7, #29
 8000ae4:	4655      	mov	r5, sl
 8000ae6:	430b      	orrs	r3, r1
 8000ae8:	08f8      	lsrs	r0, r7, #3
 8000aea:	e6c8      	b.n	800087e <__aeabi_dadd+0x25a>
 8000aec:	2c00      	cmp	r4, #0
 8000aee:	d000      	beq.n	8000af2 <__aeabi_dadd+0x4ce>
 8000af0:	e081      	b.n	8000bf6 <__aeabi_dadd+0x5d2>
 8000af2:	4643      	mov	r3, r8
 8000af4:	430b      	orrs	r3, r1
 8000af6:	d115      	bne.n	8000b24 <__aeabi_dadd+0x500>
 8000af8:	2080      	movs	r0, #128	; 0x80
 8000afa:	2500      	movs	r5, #0
 8000afc:	0300      	lsls	r0, r0, #12
 8000afe:	e6e3      	b.n	80008c8 <__aeabi_dadd+0x2a4>
 8000b00:	1a5c      	subs	r4, r3, r1
 8000b02:	42a3      	cmp	r3, r4
 8000b04:	419b      	sbcs	r3, r3
 8000b06:	1bc7      	subs	r7, r0, r7
 8000b08:	425b      	negs	r3, r3
 8000b0a:	2601      	movs	r6, #1
 8000b0c:	1aff      	subs	r7, r7, r3
 8000b0e:	e5da      	b.n	80006c6 <__aeabi_dadd+0xa2>
 8000b10:	0742      	lsls	r2, r0, #29
 8000b12:	08db      	lsrs	r3, r3, #3
 8000b14:	4313      	orrs	r3, r2
 8000b16:	08c0      	lsrs	r0, r0, #3
 8000b18:	e6d2      	b.n	80008c0 <__aeabi_dadd+0x29c>
 8000b1a:	0742      	lsls	r2, r0, #29
 8000b1c:	08db      	lsrs	r3, r3, #3
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	08c0      	lsrs	r0, r0, #3
 8000b22:	e6ac      	b.n	800087e <__aeabi_dadd+0x25a>
 8000b24:	4643      	mov	r3, r8
 8000b26:	4642      	mov	r2, r8
 8000b28:	08c9      	lsrs	r1, r1, #3
 8000b2a:	075b      	lsls	r3, r3, #29
 8000b2c:	4655      	mov	r5, sl
 8000b2e:	430b      	orrs	r3, r1
 8000b30:	08d0      	lsrs	r0, r2, #3
 8000b32:	e6c5      	b.n	80008c0 <__aeabi_dadd+0x29c>
 8000b34:	4643      	mov	r3, r8
 8000b36:	4642      	mov	r2, r8
 8000b38:	075b      	lsls	r3, r3, #29
 8000b3a:	08c9      	lsrs	r1, r1, #3
 8000b3c:	430b      	orrs	r3, r1
 8000b3e:	08d0      	lsrs	r0, r2, #3
 8000b40:	e6be      	b.n	80008c0 <__aeabi_dadd+0x29c>
 8000b42:	4303      	orrs	r3, r0
 8000b44:	001c      	movs	r4, r3
 8000b46:	1e63      	subs	r3, r4, #1
 8000b48:	419c      	sbcs	r4, r3
 8000b4a:	e6fc      	b.n	8000946 <__aeabi_dadd+0x322>
 8000b4c:	0002      	movs	r2, r0
 8000b4e:	3c20      	subs	r4, #32
 8000b50:	40e2      	lsrs	r2, r4
 8000b52:	0014      	movs	r4, r2
 8000b54:	4662      	mov	r2, ip
 8000b56:	2a20      	cmp	r2, #32
 8000b58:	d003      	beq.n	8000b62 <__aeabi_dadd+0x53e>
 8000b5a:	2540      	movs	r5, #64	; 0x40
 8000b5c:	1aad      	subs	r5, r5, r2
 8000b5e:	40a8      	lsls	r0, r5
 8000b60:	4303      	orrs	r3, r0
 8000b62:	1e58      	subs	r0, r3, #1
 8000b64:	4183      	sbcs	r3, r0
 8000b66:	4323      	orrs	r3, r4
 8000b68:	e775      	b.n	8000a56 <__aeabi_dadd+0x432>
 8000b6a:	2a00      	cmp	r2, #0
 8000b6c:	d0e2      	beq.n	8000b34 <__aeabi_dadd+0x510>
 8000b6e:	003a      	movs	r2, r7
 8000b70:	430a      	orrs	r2, r1
 8000b72:	d0cd      	beq.n	8000b10 <__aeabi_dadd+0x4ec>
 8000b74:	0742      	lsls	r2, r0, #29
 8000b76:	08db      	lsrs	r3, r3, #3
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	2280      	movs	r2, #128	; 0x80
 8000b7c:	08c0      	lsrs	r0, r0, #3
 8000b7e:	0312      	lsls	r2, r2, #12
 8000b80:	4210      	tst	r0, r2
 8000b82:	d006      	beq.n	8000b92 <__aeabi_dadd+0x56e>
 8000b84:	08fc      	lsrs	r4, r7, #3
 8000b86:	4214      	tst	r4, r2
 8000b88:	d103      	bne.n	8000b92 <__aeabi_dadd+0x56e>
 8000b8a:	0020      	movs	r0, r4
 8000b8c:	08cb      	lsrs	r3, r1, #3
 8000b8e:	077a      	lsls	r2, r7, #29
 8000b90:	4313      	orrs	r3, r2
 8000b92:	0f5a      	lsrs	r2, r3, #29
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	0752      	lsls	r2, r2, #29
 8000b98:	08db      	lsrs	r3, r3, #3
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	e690      	b.n	80008c0 <__aeabi_dadd+0x29c>
 8000b9e:	4643      	mov	r3, r8
 8000ba0:	430b      	orrs	r3, r1
 8000ba2:	d100      	bne.n	8000ba6 <__aeabi_dadd+0x582>
 8000ba4:	e709      	b.n	80009ba <__aeabi_dadd+0x396>
 8000ba6:	4643      	mov	r3, r8
 8000ba8:	4642      	mov	r2, r8
 8000baa:	08c9      	lsrs	r1, r1, #3
 8000bac:	075b      	lsls	r3, r3, #29
 8000bae:	4655      	mov	r5, sl
 8000bb0:	430b      	orrs	r3, r1
 8000bb2:	08d0      	lsrs	r0, r2, #3
 8000bb4:	e666      	b.n	8000884 <__aeabi_dadd+0x260>
 8000bb6:	1acc      	subs	r4, r1, r3
 8000bb8:	42a1      	cmp	r1, r4
 8000bba:	4189      	sbcs	r1, r1
 8000bbc:	1a3f      	subs	r7, r7, r0
 8000bbe:	4249      	negs	r1, r1
 8000bc0:	4655      	mov	r5, sl
 8000bc2:	2601      	movs	r6, #1
 8000bc4:	1a7f      	subs	r7, r7, r1
 8000bc6:	e57e      	b.n	80006c6 <__aeabi_dadd+0xa2>
 8000bc8:	4642      	mov	r2, r8
 8000bca:	1a5c      	subs	r4, r3, r1
 8000bcc:	1a87      	subs	r7, r0, r2
 8000bce:	42a3      	cmp	r3, r4
 8000bd0:	4192      	sbcs	r2, r2
 8000bd2:	4252      	negs	r2, r2
 8000bd4:	1abf      	subs	r7, r7, r2
 8000bd6:	023a      	lsls	r2, r7, #8
 8000bd8:	d53d      	bpl.n	8000c56 <__aeabi_dadd+0x632>
 8000bda:	1acc      	subs	r4, r1, r3
 8000bdc:	42a1      	cmp	r1, r4
 8000bde:	4189      	sbcs	r1, r1
 8000be0:	4643      	mov	r3, r8
 8000be2:	4249      	negs	r1, r1
 8000be4:	1a1f      	subs	r7, r3, r0
 8000be6:	4655      	mov	r5, sl
 8000be8:	1a7f      	subs	r7, r7, r1
 8000bea:	e595      	b.n	8000718 <__aeabi_dadd+0xf4>
 8000bec:	077b      	lsls	r3, r7, #29
 8000bee:	08c9      	lsrs	r1, r1, #3
 8000bf0:	430b      	orrs	r3, r1
 8000bf2:	08f8      	lsrs	r0, r7, #3
 8000bf4:	e643      	b.n	800087e <__aeabi_dadd+0x25a>
 8000bf6:	4644      	mov	r4, r8
 8000bf8:	08db      	lsrs	r3, r3, #3
 8000bfa:	430c      	orrs	r4, r1
 8000bfc:	d130      	bne.n	8000c60 <__aeabi_dadd+0x63c>
 8000bfe:	0742      	lsls	r2, r0, #29
 8000c00:	4313      	orrs	r3, r2
 8000c02:	08c0      	lsrs	r0, r0, #3
 8000c04:	e65c      	b.n	80008c0 <__aeabi_dadd+0x29c>
 8000c06:	077b      	lsls	r3, r7, #29
 8000c08:	08c9      	lsrs	r1, r1, #3
 8000c0a:	430b      	orrs	r3, r1
 8000c0c:	08f8      	lsrs	r0, r7, #3
 8000c0e:	e639      	b.n	8000884 <__aeabi_dadd+0x260>
 8000c10:	185c      	adds	r4, r3, r1
 8000c12:	429c      	cmp	r4, r3
 8000c14:	419b      	sbcs	r3, r3
 8000c16:	4440      	add	r0, r8
 8000c18:	425b      	negs	r3, r3
 8000c1a:	18c7      	adds	r7, r0, r3
 8000c1c:	023b      	lsls	r3, r7, #8
 8000c1e:	d400      	bmi.n	8000c22 <__aeabi_dadd+0x5fe>
 8000c20:	e625      	b.n	800086e <__aeabi_dadd+0x24a>
 8000c22:	4b1d      	ldr	r3, [pc, #116]	; (8000c98 <__aeabi_dadd+0x674>)
 8000c24:	2601      	movs	r6, #1
 8000c26:	401f      	ands	r7, r3
 8000c28:	e621      	b.n	800086e <__aeabi_dadd+0x24a>
 8000c2a:	0004      	movs	r4, r0
 8000c2c:	3a20      	subs	r2, #32
 8000c2e:	40d4      	lsrs	r4, r2
 8000c30:	4662      	mov	r2, ip
 8000c32:	2a20      	cmp	r2, #32
 8000c34:	d004      	beq.n	8000c40 <__aeabi_dadd+0x61c>
 8000c36:	2240      	movs	r2, #64	; 0x40
 8000c38:	4666      	mov	r6, ip
 8000c3a:	1b92      	subs	r2, r2, r6
 8000c3c:	4090      	lsls	r0, r2
 8000c3e:	4303      	orrs	r3, r0
 8000c40:	1e5a      	subs	r2, r3, #1
 8000c42:	4193      	sbcs	r3, r2
 8000c44:	431c      	orrs	r4, r3
 8000c46:	e67e      	b.n	8000946 <__aeabi_dadd+0x322>
 8000c48:	185c      	adds	r4, r3, r1
 8000c4a:	428c      	cmp	r4, r1
 8000c4c:	4189      	sbcs	r1, r1
 8000c4e:	4440      	add	r0, r8
 8000c50:	4249      	negs	r1, r1
 8000c52:	1847      	adds	r7, r0, r1
 8000c54:	e6dd      	b.n	8000a12 <__aeabi_dadd+0x3ee>
 8000c56:	0023      	movs	r3, r4
 8000c58:	433b      	orrs	r3, r7
 8000c5a:	d100      	bne.n	8000c5e <__aeabi_dadd+0x63a>
 8000c5c:	e6ad      	b.n	80009ba <__aeabi_dadd+0x396>
 8000c5e:	e606      	b.n	800086e <__aeabi_dadd+0x24a>
 8000c60:	0744      	lsls	r4, r0, #29
 8000c62:	4323      	orrs	r3, r4
 8000c64:	2480      	movs	r4, #128	; 0x80
 8000c66:	08c0      	lsrs	r0, r0, #3
 8000c68:	0324      	lsls	r4, r4, #12
 8000c6a:	4220      	tst	r0, r4
 8000c6c:	d008      	beq.n	8000c80 <__aeabi_dadd+0x65c>
 8000c6e:	4642      	mov	r2, r8
 8000c70:	08d6      	lsrs	r6, r2, #3
 8000c72:	4226      	tst	r6, r4
 8000c74:	d104      	bne.n	8000c80 <__aeabi_dadd+0x65c>
 8000c76:	4655      	mov	r5, sl
 8000c78:	0030      	movs	r0, r6
 8000c7a:	08cb      	lsrs	r3, r1, #3
 8000c7c:	0751      	lsls	r1, r2, #29
 8000c7e:	430b      	orrs	r3, r1
 8000c80:	0f5a      	lsrs	r2, r3, #29
 8000c82:	00db      	lsls	r3, r3, #3
 8000c84:	08db      	lsrs	r3, r3, #3
 8000c86:	0752      	lsls	r2, r2, #29
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	e619      	b.n	80008c0 <__aeabi_dadd+0x29c>
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4a01      	ldr	r2, [pc, #4]	; (8000c94 <__aeabi_dadd+0x670>)
 8000c90:	001f      	movs	r7, r3
 8000c92:	e55e      	b.n	8000752 <__aeabi_dadd+0x12e>
 8000c94:	000007ff 	.word	0x000007ff
 8000c98:	ff7fffff 	.word	0xff7fffff

08000c9c <__aeabi_ddiv>:
 8000c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c9e:	4657      	mov	r7, sl
 8000ca0:	464e      	mov	r6, r9
 8000ca2:	4645      	mov	r5, r8
 8000ca4:	46de      	mov	lr, fp
 8000ca6:	b5e0      	push	{r5, r6, r7, lr}
 8000ca8:	4681      	mov	r9, r0
 8000caa:	0005      	movs	r5, r0
 8000cac:	030c      	lsls	r4, r1, #12
 8000cae:	0048      	lsls	r0, r1, #1
 8000cb0:	4692      	mov	sl, r2
 8000cb2:	001f      	movs	r7, r3
 8000cb4:	b085      	sub	sp, #20
 8000cb6:	0b24      	lsrs	r4, r4, #12
 8000cb8:	0d40      	lsrs	r0, r0, #21
 8000cba:	0fce      	lsrs	r6, r1, #31
 8000cbc:	2800      	cmp	r0, #0
 8000cbe:	d100      	bne.n	8000cc2 <__aeabi_ddiv+0x26>
 8000cc0:	e156      	b.n	8000f70 <__aeabi_ddiv+0x2d4>
 8000cc2:	4bd4      	ldr	r3, [pc, #848]	; (8001014 <__aeabi_ddiv+0x378>)
 8000cc4:	4298      	cmp	r0, r3
 8000cc6:	d100      	bne.n	8000cca <__aeabi_ddiv+0x2e>
 8000cc8:	e172      	b.n	8000fb0 <__aeabi_ddiv+0x314>
 8000cca:	0f6b      	lsrs	r3, r5, #29
 8000ccc:	00e4      	lsls	r4, r4, #3
 8000cce:	431c      	orrs	r4, r3
 8000cd0:	2380      	movs	r3, #128	; 0x80
 8000cd2:	041b      	lsls	r3, r3, #16
 8000cd4:	4323      	orrs	r3, r4
 8000cd6:	4698      	mov	r8, r3
 8000cd8:	4bcf      	ldr	r3, [pc, #828]	; (8001018 <__aeabi_ddiv+0x37c>)
 8000cda:	00ed      	lsls	r5, r5, #3
 8000cdc:	469b      	mov	fp, r3
 8000cde:	2300      	movs	r3, #0
 8000ce0:	4699      	mov	r9, r3
 8000ce2:	4483      	add	fp, r0
 8000ce4:	9300      	str	r3, [sp, #0]
 8000ce6:	033c      	lsls	r4, r7, #12
 8000ce8:	007b      	lsls	r3, r7, #1
 8000cea:	4650      	mov	r0, sl
 8000cec:	0b24      	lsrs	r4, r4, #12
 8000cee:	0d5b      	lsrs	r3, r3, #21
 8000cf0:	0fff      	lsrs	r7, r7, #31
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d100      	bne.n	8000cf8 <__aeabi_ddiv+0x5c>
 8000cf6:	e11f      	b.n	8000f38 <__aeabi_ddiv+0x29c>
 8000cf8:	4ac6      	ldr	r2, [pc, #792]	; (8001014 <__aeabi_ddiv+0x378>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_ddiv+0x64>
 8000cfe:	e162      	b.n	8000fc6 <__aeabi_ddiv+0x32a>
 8000d00:	49c5      	ldr	r1, [pc, #788]	; (8001018 <__aeabi_ddiv+0x37c>)
 8000d02:	0f42      	lsrs	r2, r0, #29
 8000d04:	468c      	mov	ip, r1
 8000d06:	00e4      	lsls	r4, r4, #3
 8000d08:	4659      	mov	r1, fp
 8000d0a:	4314      	orrs	r4, r2
 8000d0c:	2280      	movs	r2, #128	; 0x80
 8000d0e:	4463      	add	r3, ip
 8000d10:	0412      	lsls	r2, r2, #16
 8000d12:	1acb      	subs	r3, r1, r3
 8000d14:	4314      	orrs	r4, r2
 8000d16:	469b      	mov	fp, r3
 8000d18:	00c2      	lsls	r2, r0, #3
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	0033      	movs	r3, r6
 8000d1e:	407b      	eors	r3, r7
 8000d20:	469a      	mov	sl, r3
 8000d22:	464b      	mov	r3, r9
 8000d24:	2b0f      	cmp	r3, #15
 8000d26:	d827      	bhi.n	8000d78 <__aeabi_ddiv+0xdc>
 8000d28:	49bc      	ldr	r1, [pc, #752]	; (800101c <__aeabi_ddiv+0x380>)
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	58cb      	ldr	r3, [r1, r3]
 8000d2e:	469f      	mov	pc, r3
 8000d30:	46b2      	mov	sl, r6
 8000d32:	9b00      	ldr	r3, [sp, #0]
 8000d34:	2b02      	cmp	r3, #2
 8000d36:	d016      	beq.n	8000d66 <__aeabi_ddiv+0xca>
 8000d38:	2b03      	cmp	r3, #3
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_ddiv+0xa2>
 8000d3c:	e28e      	b.n	800125c <__aeabi_ddiv+0x5c0>
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d000      	beq.n	8000d44 <__aeabi_ddiv+0xa8>
 8000d42:	e0d9      	b.n	8000ef8 <__aeabi_ddiv+0x25c>
 8000d44:	2300      	movs	r3, #0
 8000d46:	2400      	movs	r4, #0
 8000d48:	2500      	movs	r5, #0
 8000d4a:	4652      	mov	r2, sl
 8000d4c:	051b      	lsls	r3, r3, #20
 8000d4e:	4323      	orrs	r3, r4
 8000d50:	07d2      	lsls	r2, r2, #31
 8000d52:	4313      	orrs	r3, r2
 8000d54:	0028      	movs	r0, r5
 8000d56:	0019      	movs	r1, r3
 8000d58:	b005      	add	sp, #20
 8000d5a:	bcf0      	pop	{r4, r5, r6, r7}
 8000d5c:	46bb      	mov	fp, r7
 8000d5e:	46b2      	mov	sl, r6
 8000d60:	46a9      	mov	r9, r5
 8000d62:	46a0      	mov	r8, r4
 8000d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d66:	2400      	movs	r4, #0
 8000d68:	2500      	movs	r5, #0
 8000d6a:	4baa      	ldr	r3, [pc, #680]	; (8001014 <__aeabi_ddiv+0x378>)
 8000d6c:	e7ed      	b.n	8000d4a <__aeabi_ddiv+0xae>
 8000d6e:	46ba      	mov	sl, r7
 8000d70:	46a0      	mov	r8, r4
 8000d72:	0015      	movs	r5, r2
 8000d74:	9000      	str	r0, [sp, #0]
 8000d76:	e7dc      	b.n	8000d32 <__aeabi_ddiv+0x96>
 8000d78:	4544      	cmp	r4, r8
 8000d7a:	d200      	bcs.n	8000d7e <__aeabi_ddiv+0xe2>
 8000d7c:	e1c7      	b.n	800110e <__aeabi_ddiv+0x472>
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_ddiv+0xe6>
 8000d80:	e1c2      	b.n	8001108 <__aeabi_ddiv+0x46c>
 8000d82:	2301      	movs	r3, #1
 8000d84:	425b      	negs	r3, r3
 8000d86:	469c      	mov	ip, r3
 8000d88:	002e      	movs	r6, r5
 8000d8a:	4640      	mov	r0, r8
 8000d8c:	2500      	movs	r5, #0
 8000d8e:	44e3      	add	fp, ip
 8000d90:	0223      	lsls	r3, r4, #8
 8000d92:	0e14      	lsrs	r4, r2, #24
 8000d94:	431c      	orrs	r4, r3
 8000d96:	0c1b      	lsrs	r3, r3, #16
 8000d98:	4699      	mov	r9, r3
 8000d9a:	0423      	lsls	r3, r4, #16
 8000d9c:	0c1f      	lsrs	r7, r3, #16
 8000d9e:	0212      	lsls	r2, r2, #8
 8000da0:	4649      	mov	r1, r9
 8000da2:	9200      	str	r2, [sp, #0]
 8000da4:	9701      	str	r7, [sp, #4]
 8000da6:	f7ff fa51 	bl	800024c <__aeabi_uidivmod>
 8000daa:	0002      	movs	r2, r0
 8000dac:	437a      	muls	r2, r7
 8000dae:	040b      	lsls	r3, r1, #16
 8000db0:	0c31      	lsrs	r1, r6, #16
 8000db2:	4680      	mov	r8, r0
 8000db4:	4319      	orrs	r1, r3
 8000db6:	428a      	cmp	r2, r1
 8000db8:	d907      	bls.n	8000dca <__aeabi_ddiv+0x12e>
 8000dba:	2301      	movs	r3, #1
 8000dbc:	425b      	negs	r3, r3
 8000dbe:	469c      	mov	ip, r3
 8000dc0:	1909      	adds	r1, r1, r4
 8000dc2:	44e0      	add	r8, ip
 8000dc4:	428c      	cmp	r4, r1
 8000dc6:	d800      	bhi.n	8000dca <__aeabi_ddiv+0x12e>
 8000dc8:	e207      	b.n	80011da <__aeabi_ddiv+0x53e>
 8000dca:	1a88      	subs	r0, r1, r2
 8000dcc:	4649      	mov	r1, r9
 8000dce:	f7ff fa3d 	bl	800024c <__aeabi_uidivmod>
 8000dd2:	0409      	lsls	r1, r1, #16
 8000dd4:	468c      	mov	ip, r1
 8000dd6:	0431      	lsls	r1, r6, #16
 8000dd8:	4666      	mov	r6, ip
 8000dda:	9a01      	ldr	r2, [sp, #4]
 8000ddc:	0c09      	lsrs	r1, r1, #16
 8000dde:	4342      	muls	r2, r0
 8000de0:	0003      	movs	r3, r0
 8000de2:	4331      	orrs	r1, r6
 8000de4:	428a      	cmp	r2, r1
 8000de6:	d904      	bls.n	8000df2 <__aeabi_ddiv+0x156>
 8000de8:	1909      	adds	r1, r1, r4
 8000dea:	3b01      	subs	r3, #1
 8000dec:	428c      	cmp	r4, r1
 8000dee:	d800      	bhi.n	8000df2 <__aeabi_ddiv+0x156>
 8000df0:	e1ed      	b.n	80011ce <__aeabi_ddiv+0x532>
 8000df2:	1a88      	subs	r0, r1, r2
 8000df4:	4642      	mov	r2, r8
 8000df6:	0412      	lsls	r2, r2, #16
 8000df8:	431a      	orrs	r2, r3
 8000dfa:	4690      	mov	r8, r2
 8000dfc:	4641      	mov	r1, r8
 8000dfe:	9b00      	ldr	r3, [sp, #0]
 8000e00:	040e      	lsls	r6, r1, #16
 8000e02:	0c1b      	lsrs	r3, r3, #16
 8000e04:	001f      	movs	r7, r3
 8000e06:	9302      	str	r3, [sp, #8]
 8000e08:	9b00      	ldr	r3, [sp, #0]
 8000e0a:	0c36      	lsrs	r6, r6, #16
 8000e0c:	041b      	lsls	r3, r3, #16
 8000e0e:	0c19      	lsrs	r1, r3, #16
 8000e10:	000b      	movs	r3, r1
 8000e12:	4373      	muls	r3, r6
 8000e14:	0c12      	lsrs	r2, r2, #16
 8000e16:	437e      	muls	r6, r7
 8000e18:	9103      	str	r1, [sp, #12]
 8000e1a:	4351      	muls	r1, r2
 8000e1c:	437a      	muls	r2, r7
 8000e1e:	0c1f      	lsrs	r7, r3, #16
 8000e20:	46bc      	mov	ip, r7
 8000e22:	1876      	adds	r6, r6, r1
 8000e24:	4466      	add	r6, ip
 8000e26:	42b1      	cmp	r1, r6
 8000e28:	d903      	bls.n	8000e32 <__aeabi_ddiv+0x196>
 8000e2a:	2180      	movs	r1, #128	; 0x80
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	468c      	mov	ip, r1
 8000e30:	4462      	add	r2, ip
 8000e32:	0c31      	lsrs	r1, r6, #16
 8000e34:	188a      	adds	r2, r1, r2
 8000e36:	0431      	lsls	r1, r6, #16
 8000e38:	041e      	lsls	r6, r3, #16
 8000e3a:	0c36      	lsrs	r6, r6, #16
 8000e3c:	198e      	adds	r6, r1, r6
 8000e3e:	4290      	cmp	r0, r2
 8000e40:	d302      	bcc.n	8000e48 <__aeabi_ddiv+0x1ac>
 8000e42:	d112      	bne.n	8000e6a <__aeabi_ddiv+0x1ce>
 8000e44:	42b5      	cmp	r5, r6
 8000e46:	d210      	bcs.n	8000e6a <__aeabi_ddiv+0x1ce>
 8000e48:	4643      	mov	r3, r8
 8000e4a:	1e59      	subs	r1, r3, #1
 8000e4c:	9b00      	ldr	r3, [sp, #0]
 8000e4e:	469c      	mov	ip, r3
 8000e50:	4465      	add	r5, ip
 8000e52:	001f      	movs	r7, r3
 8000e54:	429d      	cmp	r5, r3
 8000e56:	419b      	sbcs	r3, r3
 8000e58:	425b      	negs	r3, r3
 8000e5a:	191b      	adds	r3, r3, r4
 8000e5c:	18c0      	adds	r0, r0, r3
 8000e5e:	4284      	cmp	r4, r0
 8000e60:	d200      	bcs.n	8000e64 <__aeabi_ddiv+0x1c8>
 8000e62:	e1a0      	b.n	80011a6 <__aeabi_ddiv+0x50a>
 8000e64:	d100      	bne.n	8000e68 <__aeabi_ddiv+0x1cc>
 8000e66:	e19b      	b.n	80011a0 <__aeabi_ddiv+0x504>
 8000e68:	4688      	mov	r8, r1
 8000e6a:	1bae      	subs	r6, r5, r6
 8000e6c:	42b5      	cmp	r5, r6
 8000e6e:	41ad      	sbcs	r5, r5
 8000e70:	1a80      	subs	r0, r0, r2
 8000e72:	426d      	negs	r5, r5
 8000e74:	1b40      	subs	r0, r0, r5
 8000e76:	4284      	cmp	r4, r0
 8000e78:	d100      	bne.n	8000e7c <__aeabi_ddiv+0x1e0>
 8000e7a:	e1d5      	b.n	8001228 <__aeabi_ddiv+0x58c>
 8000e7c:	4649      	mov	r1, r9
 8000e7e:	f7ff f9e5 	bl	800024c <__aeabi_uidivmod>
 8000e82:	9a01      	ldr	r2, [sp, #4]
 8000e84:	040b      	lsls	r3, r1, #16
 8000e86:	4342      	muls	r2, r0
 8000e88:	0c31      	lsrs	r1, r6, #16
 8000e8a:	0005      	movs	r5, r0
 8000e8c:	4319      	orrs	r1, r3
 8000e8e:	428a      	cmp	r2, r1
 8000e90:	d900      	bls.n	8000e94 <__aeabi_ddiv+0x1f8>
 8000e92:	e16c      	b.n	800116e <__aeabi_ddiv+0x4d2>
 8000e94:	1a88      	subs	r0, r1, r2
 8000e96:	4649      	mov	r1, r9
 8000e98:	f7ff f9d8 	bl	800024c <__aeabi_uidivmod>
 8000e9c:	9a01      	ldr	r2, [sp, #4]
 8000e9e:	0436      	lsls	r6, r6, #16
 8000ea0:	4342      	muls	r2, r0
 8000ea2:	0409      	lsls	r1, r1, #16
 8000ea4:	0c36      	lsrs	r6, r6, #16
 8000ea6:	0003      	movs	r3, r0
 8000ea8:	430e      	orrs	r6, r1
 8000eaa:	42b2      	cmp	r2, r6
 8000eac:	d900      	bls.n	8000eb0 <__aeabi_ddiv+0x214>
 8000eae:	e153      	b.n	8001158 <__aeabi_ddiv+0x4bc>
 8000eb0:	9803      	ldr	r0, [sp, #12]
 8000eb2:	1ab6      	subs	r6, r6, r2
 8000eb4:	0002      	movs	r2, r0
 8000eb6:	042d      	lsls	r5, r5, #16
 8000eb8:	431d      	orrs	r5, r3
 8000eba:	9f02      	ldr	r7, [sp, #8]
 8000ebc:	042b      	lsls	r3, r5, #16
 8000ebe:	0c1b      	lsrs	r3, r3, #16
 8000ec0:	435a      	muls	r2, r3
 8000ec2:	437b      	muls	r3, r7
 8000ec4:	469c      	mov	ip, r3
 8000ec6:	0c29      	lsrs	r1, r5, #16
 8000ec8:	4348      	muls	r0, r1
 8000eca:	0c13      	lsrs	r3, r2, #16
 8000ecc:	4484      	add	ip, r0
 8000ece:	4463      	add	r3, ip
 8000ed0:	4379      	muls	r1, r7
 8000ed2:	4298      	cmp	r0, r3
 8000ed4:	d903      	bls.n	8000ede <__aeabi_ddiv+0x242>
 8000ed6:	2080      	movs	r0, #128	; 0x80
 8000ed8:	0240      	lsls	r0, r0, #9
 8000eda:	4684      	mov	ip, r0
 8000edc:	4461      	add	r1, ip
 8000ede:	0c18      	lsrs	r0, r3, #16
 8000ee0:	0412      	lsls	r2, r2, #16
 8000ee2:	041b      	lsls	r3, r3, #16
 8000ee4:	0c12      	lsrs	r2, r2, #16
 8000ee6:	1841      	adds	r1, r0, r1
 8000ee8:	189b      	adds	r3, r3, r2
 8000eea:	428e      	cmp	r6, r1
 8000eec:	d200      	bcs.n	8000ef0 <__aeabi_ddiv+0x254>
 8000eee:	e0ff      	b.n	80010f0 <__aeabi_ddiv+0x454>
 8000ef0:	d100      	bne.n	8000ef4 <__aeabi_ddiv+0x258>
 8000ef2:	e0fa      	b.n	80010ea <__aeabi_ddiv+0x44e>
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	431d      	orrs	r5, r3
 8000ef8:	4a49      	ldr	r2, [pc, #292]	; (8001020 <__aeabi_ddiv+0x384>)
 8000efa:	445a      	add	r2, fp
 8000efc:	2a00      	cmp	r2, #0
 8000efe:	dc00      	bgt.n	8000f02 <__aeabi_ddiv+0x266>
 8000f00:	e0aa      	b.n	8001058 <__aeabi_ddiv+0x3bc>
 8000f02:	076b      	lsls	r3, r5, #29
 8000f04:	d000      	beq.n	8000f08 <__aeabi_ddiv+0x26c>
 8000f06:	e13d      	b.n	8001184 <__aeabi_ddiv+0x4e8>
 8000f08:	08ed      	lsrs	r5, r5, #3
 8000f0a:	4643      	mov	r3, r8
 8000f0c:	01db      	lsls	r3, r3, #7
 8000f0e:	d506      	bpl.n	8000f1e <__aeabi_ddiv+0x282>
 8000f10:	4642      	mov	r2, r8
 8000f12:	4b44      	ldr	r3, [pc, #272]	; (8001024 <__aeabi_ddiv+0x388>)
 8000f14:	401a      	ands	r2, r3
 8000f16:	4690      	mov	r8, r2
 8000f18:	2280      	movs	r2, #128	; 0x80
 8000f1a:	00d2      	lsls	r2, r2, #3
 8000f1c:	445a      	add	r2, fp
 8000f1e:	4b42      	ldr	r3, [pc, #264]	; (8001028 <__aeabi_ddiv+0x38c>)
 8000f20:	429a      	cmp	r2, r3
 8000f22:	dd00      	ble.n	8000f26 <__aeabi_ddiv+0x28a>
 8000f24:	e71f      	b.n	8000d66 <__aeabi_ddiv+0xca>
 8000f26:	4643      	mov	r3, r8
 8000f28:	075b      	lsls	r3, r3, #29
 8000f2a:	431d      	orrs	r5, r3
 8000f2c:	4643      	mov	r3, r8
 8000f2e:	0552      	lsls	r2, r2, #21
 8000f30:	025c      	lsls	r4, r3, #9
 8000f32:	0b24      	lsrs	r4, r4, #12
 8000f34:	0d53      	lsrs	r3, r2, #21
 8000f36:	e708      	b.n	8000d4a <__aeabi_ddiv+0xae>
 8000f38:	4652      	mov	r2, sl
 8000f3a:	4322      	orrs	r2, r4
 8000f3c:	d100      	bne.n	8000f40 <__aeabi_ddiv+0x2a4>
 8000f3e:	e07b      	b.n	8001038 <__aeabi_ddiv+0x39c>
 8000f40:	2c00      	cmp	r4, #0
 8000f42:	d100      	bne.n	8000f46 <__aeabi_ddiv+0x2aa>
 8000f44:	e0fa      	b.n	800113c <__aeabi_ddiv+0x4a0>
 8000f46:	0020      	movs	r0, r4
 8000f48:	f001 fa22 	bl	8002390 <__clzsi2>
 8000f4c:	0002      	movs	r2, r0
 8000f4e:	3a0b      	subs	r2, #11
 8000f50:	231d      	movs	r3, #29
 8000f52:	0001      	movs	r1, r0
 8000f54:	1a9b      	subs	r3, r3, r2
 8000f56:	4652      	mov	r2, sl
 8000f58:	3908      	subs	r1, #8
 8000f5a:	40da      	lsrs	r2, r3
 8000f5c:	408c      	lsls	r4, r1
 8000f5e:	4314      	orrs	r4, r2
 8000f60:	4652      	mov	r2, sl
 8000f62:	408a      	lsls	r2, r1
 8000f64:	4b31      	ldr	r3, [pc, #196]	; (800102c <__aeabi_ddiv+0x390>)
 8000f66:	4458      	add	r0, fp
 8000f68:	469b      	mov	fp, r3
 8000f6a:	4483      	add	fp, r0
 8000f6c:	2000      	movs	r0, #0
 8000f6e:	e6d5      	b.n	8000d1c <__aeabi_ddiv+0x80>
 8000f70:	464b      	mov	r3, r9
 8000f72:	4323      	orrs	r3, r4
 8000f74:	4698      	mov	r8, r3
 8000f76:	d044      	beq.n	8001002 <__aeabi_ddiv+0x366>
 8000f78:	2c00      	cmp	r4, #0
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_ddiv+0x2e2>
 8000f7c:	e0ce      	b.n	800111c <__aeabi_ddiv+0x480>
 8000f7e:	0020      	movs	r0, r4
 8000f80:	f001 fa06 	bl	8002390 <__clzsi2>
 8000f84:	0001      	movs	r1, r0
 8000f86:	0002      	movs	r2, r0
 8000f88:	390b      	subs	r1, #11
 8000f8a:	231d      	movs	r3, #29
 8000f8c:	1a5b      	subs	r3, r3, r1
 8000f8e:	4649      	mov	r1, r9
 8000f90:	0010      	movs	r0, r2
 8000f92:	40d9      	lsrs	r1, r3
 8000f94:	3808      	subs	r0, #8
 8000f96:	4084      	lsls	r4, r0
 8000f98:	000b      	movs	r3, r1
 8000f9a:	464d      	mov	r5, r9
 8000f9c:	4323      	orrs	r3, r4
 8000f9e:	4698      	mov	r8, r3
 8000fa0:	4085      	lsls	r5, r0
 8000fa2:	4823      	ldr	r0, [pc, #140]	; (8001030 <__aeabi_ddiv+0x394>)
 8000fa4:	1a83      	subs	r3, r0, r2
 8000fa6:	469b      	mov	fp, r3
 8000fa8:	2300      	movs	r3, #0
 8000faa:	4699      	mov	r9, r3
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	e69a      	b.n	8000ce6 <__aeabi_ddiv+0x4a>
 8000fb0:	464b      	mov	r3, r9
 8000fb2:	4323      	orrs	r3, r4
 8000fb4:	4698      	mov	r8, r3
 8000fb6:	d11d      	bne.n	8000ff4 <__aeabi_ddiv+0x358>
 8000fb8:	2308      	movs	r3, #8
 8000fba:	4699      	mov	r9, r3
 8000fbc:	3b06      	subs	r3, #6
 8000fbe:	2500      	movs	r5, #0
 8000fc0:	4683      	mov	fp, r0
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	e68f      	b.n	8000ce6 <__aeabi_ddiv+0x4a>
 8000fc6:	4652      	mov	r2, sl
 8000fc8:	4322      	orrs	r2, r4
 8000fca:	d109      	bne.n	8000fe0 <__aeabi_ddiv+0x344>
 8000fcc:	2302      	movs	r3, #2
 8000fce:	4649      	mov	r1, r9
 8000fd0:	4319      	orrs	r1, r3
 8000fd2:	4b18      	ldr	r3, [pc, #96]	; (8001034 <__aeabi_ddiv+0x398>)
 8000fd4:	4689      	mov	r9, r1
 8000fd6:	469c      	mov	ip, r3
 8000fd8:	2400      	movs	r4, #0
 8000fda:	2002      	movs	r0, #2
 8000fdc:	44e3      	add	fp, ip
 8000fde:	e69d      	b.n	8000d1c <__aeabi_ddiv+0x80>
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	464a      	mov	r2, r9
 8000fe4:	431a      	orrs	r2, r3
 8000fe6:	4b13      	ldr	r3, [pc, #76]	; (8001034 <__aeabi_ddiv+0x398>)
 8000fe8:	4691      	mov	r9, r2
 8000fea:	469c      	mov	ip, r3
 8000fec:	4652      	mov	r2, sl
 8000fee:	2003      	movs	r0, #3
 8000ff0:	44e3      	add	fp, ip
 8000ff2:	e693      	b.n	8000d1c <__aeabi_ddiv+0x80>
 8000ff4:	230c      	movs	r3, #12
 8000ff6:	4699      	mov	r9, r3
 8000ff8:	3b09      	subs	r3, #9
 8000ffa:	46a0      	mov	r8, r4
 8000ffc:	4683      	mov	fp, r0
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	e671      	b.n	8000ce6 <__aeabi_ddiv+0x4a>
 8001002:	2304      	movs	r3, #4
 8001004:	4699      	mov	r9, r3
 8001006:	2300      	movs	r3, #0
 8001008:	469b      	mov	fp, r3
 800100a:	3301      	adds	r3, #1
 800100c:	2500      	movs	r5, #0
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	e669      	b.n	8000ce6 <__aeabi_ddiv+0x4a>
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	000007ff 	.word	0x000007ff
 8001018:	fffffc01 	.word	0xfffffc01
 800101c:	0800cfa4 	.word	0x0800cfa4
 8001020:	000003ff 	.word	0x000003ff
 8001024:	feffffff 	.word	0xfeffffff
 8001028:	000007fe 	.word	0x000007fe
 800102c:	000003f3 	.word	0x000003f3
 8001030:	fffffc0d 	.word	0xfffffc0d
 8001034:	fffff801 	.word	0xfffff801
 8001038:	4649      	mov	r1, r9
 800103a:	2301      	movs	r3, #1
 800103c:	4319      	orrs	r1, r3
 800103e:	4689      	mov	r9, r1
 8001040:	2400      	movs	r4, #0
 8001042:	2001      	movs	r0, #1
 8001044:	e66a      	b.n	8000d1c <__aeabi_ddiv+0x80>
 8001046:	2300      	movs	r3, #0
 8001048:	2480      	movs	r4, #128	; 0x80
 800104a:	469a      	mov	sl, r3
 800104c:	2500      	movs	r5, #0
 800104e:	4b8a      	ldr	r3, [pc, #552]	; (8001278 <__aeabi_ddiv+0x5dc>)
 8001050:	0324      	lsls	r4, r4, #12
 8001052:	e67a      	b.n	8000d4a <__aeabi_ddiv+0xae>
 8001054:	2501      	movs	r5, #1
 8001056:	426d      	negs	r5, r5
 8001058:	2301      	movs	r3, #1
 800105a:	1a9b      	subs	r3, r3, r2
 800105c:	2b38      	cmp	r3, #56	; 0x38
 800105e:	dd00      	ble.n	8001062 <__aeabi_ddiv+0x3c6>
 8001060:	e670      	b.n	8000d44 <__aeabi_ddiv+0xa8>
 8001062:	2b1f      	cmp	r3, #31
 8001064:	dc00      	bgt.n	8001068 <__aeabi_ddiv+0x3cc>
 8001066:	e0bf      	b.n	80011e8 <__aeabi_ddiv+0x54c>
 8001068:	211f      	movs	r1, #31
 800106a:	4249      	negs	r1, r1
 800106c:	1a8a      	subs	r2, r1, r2
 800106e:	4641      	mov	r1, r8
 8001070:	40d1      	lsrs	r1, r2
 8001072:	000a      	movs	r2, r1
 8001074:	2b20      	cmp	r3, #32
 8001076:	d004      	beq.n	8001082 <__aeabi_ddiv+0x3e6>
 8001078:	4641      	mov	r1, r8
 800107a:	4b80      	ldr	r3, [pc, #512]	; (800127c <__aeabi_ddiv+0x5e0>)
 800107c:	445b      	add	r3, fp
 800107e:	4099      	lsls	r1, r3
 8001080:	430d      	orrs	r5, r1
 8001082:	1e6b      	subs	r3, r5, #1
 8001084:	419d      	sbcs	r5, r3
 8001086:	2307      	movs	r3, #7
 8001088:	432a      	orrs	r2, r5
 800108a:	001d      	movs	r5, r3
 800108c:	2400      	movs	r4, #0
 800108e:	4015      	ands	r5, r2
 8001090:	4213      	tst	r3, r2
 8001092:	d100      	bne.n	8001096 <__aeabi_ddiv+0x3fa>
 8001094:	e0d4      	b.n	8001240 <__aeabi_ddiv+0x5a4>
 8001096:	210f      	movs	r1, #15
 8001098:	2300      	movs	r3, #0
 800109a:	4011      	ands	r1, r2
 800109c:	2904      	cmp	r1, #4
 800109e:	d100      	bne.n	80010a2 <__aeabi_ddiv+0x406>
 80010a0:	e0cb      	b.n	800123a <__aeabi_ddiv+0x59e>
 80010a2:	1d11      	adds	r1, r2, #4
 80010a4:	4291      	cmp	r1, r2
 80010a6:	4192      	sbcs	r2, r2
 80010a8:	4252      	negs	r2, r2
 80010aa:	189b      	adds	r3, r3, r2
 80010ac:	000a      	movs	r2, r1
 80010ae:	0219      	lsls	r1, r3, #8
 80010b0:	d400      	bmi.n	80010b4 <__aeabi_ddiv+0x418>
 80010b2:	e0c2      	b.n	800123a <__aeabi_ddiv+0x59e>
 80010b4:	2301      	movs	r3, #1
 80010b6:	2400      	movs	r4, #0
 80010b8:	2500      	movs	r5, #0
 80010ba:	e646      	b.n	8000d4a <__aeabi_ddiv+0xae>
 80010bc:	2380      	movs	r3, #128	; 0x80
 80010be:	4641      	mov	r1, r8
 80010c0:	031b      	lsls	r3, r3, #12
 80010c2:	4219      	tst	r1, r3
 80010c4:	d008      	beq.n	80010d8 <__aeabi_ddiv+0x43c>
 80010c6:	421c      	tst	r4, r3
 80010c8:	d106      	bne.n	80010d8 <__aeabi_ddiv+0x43c>
 80010ca:	431c      	orrs	r4, r3
 80010cc:	0324      	lsls	r4, r4, #12
 80010ce:	46ba      	mov	sl, r7
 80010d0:	0015      	movs	r5, r2
 80010d2:	4b69      	ldr	r3, [pc, #420]	; (8001278 <__aeabi_ddiv+0x5dc>)
 80010d4:	0b24      	lsrs	r4, r4, #12
 80010d6:	e638      	b.n	8000d4a <__aeabi_ddiv+0xae>
 80010d8:	2480      	movs	r4, #128	; 0x80
 80010da:	4643      	mov	r3, r8
 80010dc:	0324      	lsls	r4, r4, #12
 80010de:	431c      	orrs	r4, r3
 80010e0:	0324      	lsls	r4, r4, #12
 80010e2:	46b2      	mov	sl, r6
 80010e4:	4b64      	ldr	r3, [pc, #400]	; (8001278 <__aeabi_ddiv+0x5dc>)
 80010e6:	0b24      	lsrs	r4, r4, #12
 80010e8:	e62f      	b.n	8000d4a <__aeabi_ddiv+0xae>
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d100      	bne.n	80010f0 <__aeabi_ddiv+0x454>
 80010ee:	e703      	b.n	8000ef8 <__aeabi_ddiv+0x25c>
 80010f0:	19a6      	adds	r6, r4, r6
 80010f2:	1e68      	subs	r0, r5, #1
 80010f4:	42a6      	cmp	r6, r4
 80010f6:	d200      	bcs.n	80010fa <__aeabi_ddiv+0x45e>
 80010f8:	e08d      	b.n	8001216 <__aeabi_ddiv+0x57a>
 80010fa:	428e      	cmp	r6, r1
 80010fc:	d200      	bcs.n	8001100 <__aeabi_ddiv+0x464>
 80010fe:	e0a3      	b.n	8001248 <__aeabi_ddiv+0x5ac>
 8001100:	d100      	bne.n	8001104 <__aeabi_ddiv+0x468>
 8001102:	e0b3      	b.n	800126c <__aeabi_ddiv+0x5d0>
 8001104:	0005      	movs	r5, r0
 8001106:	e6f5      	b.n	8000ef4 <__aeabi_ddiv+0x258>
 8001108:	42aa      	cmp	r2, r5
 800110a:	d900      	bls.n	800110e <__aeabi_ddiv+0x472>
 800110c:	e639      	b.n	8000d82 <__aeabi_ddiv+0xe6>
 800110e:	4643      	mov	r3, r8
 8001110:	07de      	lsls	r6, r3, #31
 8001112:	0858      	lsrs	r0, r3, #1
 8001114:	086b      	lsrs	r3, r5, #1
 8001116:	431e      	orrs	r6, r3
 8001118:	07ed      	lsls	r5, r5, #31
 800111a:	e639      	b.n	8000d90 <__aeabi_ddiv+0xf4>
 800111c:	4648      	mov	r0, r9
 800111e:	f001 f937 	bl	8002390 <__clzsi2>
 8001122:	0001      	movs	r1, r0
 8001124:	0002      	movs	r2, r0
 8001126:	3115      	adds	r1, #21
 8001128:	3220      	adds	r2, #32
 800112a:	291c      	cmp	r1, #28
 800112c:	dc00      	bgt.n	8001130 <__aeabi_ddiv+0x494>
 800112e:	e72c      	b.n	8000f8a <__aeabi_ddiv+0x2ee>
 8001130:	464b      	mov	r3, r9
 8001132:	3808      	subs	r0, #8
 8001134:	4083      	lsls	r3, r0
 8001136:	2500      	movs	r5, #0
 8001138:	4698      	mov	r8, r3
 800113a:	e732      	b.n	8000fa2 <__aeabi_ddiv+0x306>
 800113c:	f001 f928 	bl	8002390 <__clzsi2>
 8001140:	0003      	movs	r3, r0
 8001142:	001a      	movs	r2, r3
 8001144:	3215      	adds	r2, #21
 8001146:	3020      	adds	r0, #32
 8001148:	2a1c      	cmp	r2, #28
 800114a:	dc00      	bgt.n	800114e <__aeabi_ddiv+0x4b2>
 800114c:	e700      	b.n	8000f50 <__aeabi_ddiv+0x2b4>
 800114e:	4654      	mov	r4, sl
 8001150:	3b08      	subs	r3, #8
 8001152:	2200      	movs	r2, #0
 8001154:	409c      	lsls	r4, r3
 8001156:	e705      	b.n	8000f64 <__aeabi_ddiv+0x2c8>
 8001158:	1936      	adds	r6, r6, r4
 800115a:	3b01      	subs	r3, #1
 800115c:	42b4      	cmp	r4, r6
 800115e:	d900      	bls.n	8001162 <__aeabi_ddiv+0x4c6>
 8001160:	e6a6      	b.n	8000eb0 <__aeabi_ddiv+0x214>
 8001162:	42b2      	cmp	r2, r6
 8001164:	d800      	bhi.n	8001168 <__aeabi_ddiv+0x4cc>
 8001166:	e6a3      	b.n	8000eb0 <__aeabi_ddiv+0x214>
 8001168:	1e83      	subs	r3, r0, #2
 800116a:	1936      	adds	r6, r6, r4
 800116c:	e6a0      	b.n	8000eb0 <__aeabi_ddiv+0x214>
 800116e:	1909      	adds	r1, r1, r4
 8001170:	3d01      	subs	r5, #1
 8001172:	428c      	cmp	r4, r1
 8001174:	d900      	bls.n	8001178 <__aeabi_ddiv+0x4dc>
 8001176:	e68d      	b.n	8000e94 <__aeabi_ddiv+0x1f8>
 8001178:	428a      	cmp	r2, r1
 800117a:	d800      	bhi.n	800117e <__aeabi_ddiv+0x4e2>
 800117c:	e68a      	b.n	8000e94 <__aeabi_ddiv+0x1f8>
 800117e:	1e85      	subs	r5, r0, #2
 8001180:	1909      	adds	r1, r1, r4
 8001182:	e687      	b.n	8000e94 <__aeabi_ddiv+0x1f8>
 8001184:	230f      	movs	r3, #15
 8001186:	402b      	ands	r3, r5
 8001188:	2b04      	cmp	r3, #4
 800118a:	d100      	bne.n	800118e <__aeabi_ddiv+0x4f2>
 800118c:	e6bc      	b.n	8000f08 <__aeabi_ddiv+0x26c>
 800118e:	2305      	movs	r3, #5
 8001190:	425b      	negs	r3, r3
 8001192:	42ab      	cmp	r3, r5
 8001194:	419b      	sbcs	r3, r3
 8001196:	3504      	adds	r5, #4
 8001198:	425b      	negs	r3, r3
 800119a:	08ed      	lsrs	r5, r5, #3
 800119c:	4498      	add	r8, r3
 800119e:	e6b4      	b.n	8000f0a <__aeabi_ddiv+0x26e>
 80011a0:	42af      	cmp	r7, r5
 80011a2:	d900      	bls.n	80011a6 <__aeabi_ddiv+0x50a>
 80011a4:	e660      	b.n	8000e68 <__aeabi_ddiv+0x1cc>
 80011a6:	4282      	cmp	r2, r0
 80011a8:	d804      	bhi.n	80011b4 <__aeabi_ddiv+0x518>
 80011aa:	d000      	beq.n	80011ae <__aeabi_ddiv+0x512>
 80011ac:	e65c      	b.n	8000e68 <__aeabi_ddiv+0x1cc>
 80011ae:	42ae      	cmp	r6, r5
 80011b0:	d800      	bhi.n	80011b4 <__aeabi_ddiv+0x518>
 80011b2:	e659      	b.n	8000e68 <__aeabi_ddiv+0x1cc>
 80011b4:	2302      	movs	r3, #2
 80011b6:	425b      	negs	r3, r3
 80011b8:	469c      	mov	ip, r3
 80011ba:	9b00      	ldr	r3, [sp, #0]
 80011bc:	44e0      	add	r8, ip
 80011be:	469c      	mov	ip, r3
 80011c0:	4465      	add	r5, ip
 80011c2:	429d      	cmp	r5, r3
 80011c4:	419b      	sbcs	r3, r3
 80011c6:	425b      	negs	r3, r3
 80011c8:	191b      	adds	r3, r3, r4
 80011ca:	18c0      	adds	r0, r0, r3
 80011cc:	e64d      	b.n	8000e6a <__aeabi_ddiv+0x1ce>
 80011ce:	428a      	cmp	r2, r1
 80011d0:	d800      	bhi.n	80011d4 <__aeabi_ddiv+0x538>
 80011d2:	e60e      	b.n	8000df2 <__aeabi_ddiv+0x156>
 80011d4:	1e83      	subs	r3, r0, #2
 80011d6:	1909      	adds	r1, r1, r4
 80011d8:	e60b      	b.n	8000df2 <__aeabi_ddiv+0x156>
 80011da:	428a      	cmp	r2, r1
 80011dc:	d800      	bhi.n	80011e0 <__aeabi_ddiv+0x544>
 80011de:	e5f4      	b.n	8000dca <__aeabi_ddiv+0x12e>
 80011e0:	1e83      	subs	r3, r0, #2
 80011e2:	4698      	mov	r8, r3
 80011e4:	1909      	adds	r1, r1, r4
 80011e6:	e5f0      	b.n	8000dca <__aeabi_ddiv+0x12e>
 80011e8:	4925      	ldr	r1, [pc, #148]	; (8001280 <__aeabi_ddiv+0x5e4>)
 80011ea:	0028      	movs	r0, r5
 80011ec:	4459      	add	r1, fp
 80011ee:	408d      	lsls	r5, r1
 80011f0:	4642      	mov	r2, r8
 80011f2:	408a      	lsls	r2, r1
 80011f4:	1e69      	subs	r1, r5, #1
 80011f6:	418d      	sbcs	r5, r1
 80011f8:	4641      	mov	r1, r8
 80011fa:	40d8      	lsrs	r0, r3
 80011fc:	40d9      	lsrs	r1, r3
 80011fe:	4302      	orrs	r2, r0
 8001200:	432a      	orrs	r2, r5
 8001202:	000b      	movs	r3, r1
 8001204:	0751      	lsls	r1, r2, #29
 8001206:	d100      	bne.n	800120a <__aeabi_ddiv+0x56e>
 8001208:	e751      	b.n	80010ae <__aeabi_ddiv+0x412>
 800120a:	210f      	movs	r1, #15
 800120c:	4011      	ands	r1, r2
 800120e:	2904      	cmp	r1, #4
 8001210:	d000      	beq.n	8001214 <__aeabi_ddiv+0x578>
 8001212:	e746      	b.n	80010a2 <__aeabi_ddiv+0x406>
 8001214:	e74b      	b.n	80010ae <__aeabi_ddiv+0x412>
 8001216:	0005      	movs	r5, r0
 8001218:	428e      	cmp	r6, r1
 800121a:	d000      	beq.n	800121e <__aeabi_ddiv+0x582>
 800121c:	e66a      	b.n	8000ef4 <__aeabi_ddiv+0x258>
 800121e:	9a00      	ldr	r2, [sp, #0]
 8001220:	4293      	cmp	r3, r2
 8001222:	d000      	beq.n	8001226 <__aeabi_ddiv+0x58a>
 8001224:	e666      	b.n	8000ef4 <__aeabi_ddiv+0x258>
 8001226:	e667      	b.n	8000ef8 <__aeabi_ddiv+0x25c>
 8001228:	4a16      	ldr	r2, [pc, #88]	; (8001284 <__aeabi_ddiv+0x5e8>)
 800122a:	445a      	add	r2, fp
 800122c:	2a00      	cmp	r2, #0
 800122e:	dc00      	bgt.n	8001232 <__aeabi_ddiv+0x596>
 8001230:	e710      	b.n	8001054 <__aeabi_ddiv+0x3b8>
 8001232:	2301      	movs	r3, #1
 8001234:	2500      	movs	r5, #0
 8001236:	4498      	add	r8, r3
 8001238:	e667      	b.n	8000f0a <__aeabi_ddiv+0x26e>
 800123a:	075d      	lsls	r5, r3, #29
 800123c:	025b      	lsls	r3, r3, #9
 800123e:	0b1c      	lsrs	r4, r3, #12
 8001240:	08d2      	lsrs	r2, r2, #3
 8001242:	2300      	movs	r3, #0
 8001244:	4315      	orrs	r5, r2
 8001246:	e580      	b.n	8000d4a <__aeabi_ddiv+0xae>
 8001248:	9800      	ldr	r0, [sp, #0]
 800124a:	3d02      	subs	r5, #2
 800124c:	0042      	lsls	r2, r0, #1
 800124e:	4282      	cmp	r2, r0
 8001250:	41bf      	sbcs	r7, r7
 8001252:	427f      	negs	r7, r7
 8001254:	193c      	adds	r4, r7, r4
 8001256:	1936      	adds	r6, r6, r4
 8001258:	9200      	str	r2, [sp, #0]
 800125a:	e7dd      	b.n	8001218 <__aeabi_ddiv+0x57c>
 800125c:	2480      	movs	r4, #128	; 0x80
 800125e:	4643      	mov	r3, r8
 8001260:	0324      	lsls	r4, r4, #12
 8001262:	431c      	orrs	r4, r3
 8001264:	0324      	lsls	r4, r4, #12
 8001266:	4b04      	ldr	r3, [pc, #16]	; (8001278 <__aeabi_ddiv+0x5dc>)
 8001268:	0b24      	lsrs	r4, r4, #12
 800126a:	e56e      	b.n	8000d4a <__aeabi_ddiv+0xae>
 800126c:	9a00      	ldr	r2, [sp, #0]
 800126e:	429a      	cmp	r2, r3
 8001270:	d3ea      	bcc.n	8001248 <__aeabi_ddiv+0x5ac>
 8001272:	0005      	movs	r5, r0
 8001274:	e7d3      	b.n	800121e <__aeabi_ddiv+0x582>
 8001276:	46c0      	nop			; (mov r8, r8)
 8001278:	000007ff 	.word	0x000007ff
 800127c:	0000043e 	.word	0x0000043e
 8001280:	0000041e 	.word	0x0000041e
 8001284:	000003ff 	.word	0x000003ff

08001288 <__eqdf2>:
 8001288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800128a:	464e      	mov	r6, r9
 800128c:	4645      	mov	r5, r8
 800128e:	46de      	mov	lr, fp
 8001290:	4657      	mov	r7, sl
 8001292:	4690      	mov	r8, r2
 8001294:	b5e0      	push	{r5, r6, r7, lr}
 8001296:	0017      	movs	r7, r2
 8001298:	031a      	lsls	r2, r3, #12
 800129a:	0b12      	lsrs	r2, r2, #12
 800129c:	0005      	movs	r5, r0
 800129e:	4684      	mov	ip, r0
 80012a0:	4819      	ldr	r0, [pc, #100]	; (8001308 <__eqdf2+0x80>)
 80012a2:	030e      	lsls	r6, r1, #12
 80012a4:	004c      	lsls	r4, r1, #1
 80012a6:	4691      	mov	r9, r2
 80012a8:	005a      	lsls	r2, r3, #1
 80012aa:	0fdb      	lsrs	r3, r3, #31
 80012ac:	469b      	mov	fp, r3
 80012ae:	0b36      	lsrs	r6, r6, #12
 80012b0:	0d64      	lsrs	r4, r4, #21
 80012b2:	0fc9      	lsrs	r1, r1, #31
 80012b4:	0d52      	lsrs	r2, r2, #21
 80012b6:	4284      	cmp	r4, r0
 80012b8:	d019      	beq.n	80012ee <__eqdf2+0x66>
 80012ba:	4282      	cmp	r2, r0
 80012bc:	d010      	beq.n	80012e0 <__eqdf2+0x58>
 80012be:	2001      	movs	r0, #1
 80012c0:	4294      	cmp	r4, r2
 80012c2:	d10e      	bne.n	80012e2 <__eqdf2+0x5a>
 80012c4:	454e      	cmp	r6, r9
 80012c6:	d10c      	bne.n	80012e2 <__eqdf2+0x5a>
 80012c8:	2001      	movs	r0, #1
 80012ca:	45c4      	cmp	ip, r8
 80012cc:	d109      	bne.n	80012e2 <__eqdf2+0x5a>
 80012ce:	4559      	cmp	r1, fp
 80012d0:	d017      	beq.n	8001302 <__eqdf2+0x7a>
 80012d2:	2c00      	cmp	r4, #0
 80012d4:	d105      	bne.n	80012e2 <__eqdf2+0x5a>
 80012d6:	0030      	movs	r0, r6
 80012d8:	4328      	orrs	r0, r5
 80012da:	1e43      	subs	r3, r0, #1
 80012dc:	4198      	sbcs	r0, r3
 80012de:	e000      	b.n	80012e2 <__eqdf2+0x5a>
 80012e0:	2001      	movs	r0, #1
 80012e2:	bcf0      	pop	{r4, r5, r6, r7}
 80012e4:	46bb      	mov	fp, r7
 80012e6:	46b2      	mov	sl, r6
 80012e8:	46a9      	mov	r9, r5
 80012ea:	46a0      	mov	r8, r4
 80012ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012ee:	0033      	movs	r3, r6
 80012f0:	2001      	movs	r0, #1
 80012f2:	432b      	orrs	r3, r5
 80012f4:	d1f5      	bne.n	80012e2 <__eqdf2+0x5a>
 80012f6:	42a2      	cmp	r2, r4
 80012f8:	d1f3      	bne.n	80012e2 <__eqdf2+0x5a>
 80012fa:	464b      	mov	r3, r9
 80012fc:	433b      	orrs	r3, r7
 80012fe:	d1f0      	bne.n	80012e2 <__eqdf2+0x5a>
 8001300:	e7e2      	b.n	80012c8 <__eqdf2+0x40>
 8001302:	2000      	movs	r0, #0
 8001304:	e7ed      	b.n	80012e2 <__eqdf2+0x5a>
 8001306:	46c0      	nop			; (mov r8, r8)
 8001308:	000007ff 	.word	0x000007ff

0800130c <__gedf2>:
 800130c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800130e:	4647      	mov	r7, r8
 8001310:	46ce      	mov	lr, r9
 8001312:	0004      	movs	r4, r0
 8001314:	0018      	movs	r0, r3
 8001316:	0016      	movs	r6, r2
 8001318:	031b      	lsls	r3, r3, #12
 800131a:	0b1b      	lsrs	r3, r3, #12
 800131c:	4d2d      	ldr	r5, [pc, #180]	; (80013d4 <__gedf2+0xc8>)
 800131e:	004a      	lsls	r2, r1, #1
 8001320:	4699      	mov	r9, r3
 8001322:	b580      	push	{r7, lr}
 8001324:	0043      	lsls	r3, r0, #1
 8001326:	030f      	lsls	r7, r1, #12
 8001328:	46a4      	mov	ip, r4
 800132a:	46b0      	mov	r8, r6
 800132c:	0b3f      	lsrs	r7, r7, #12
 800132e:	0d52      	lsrs	r2, r2, #21
 8001330:	0fc9      	lsrs	r1, r1, #31
 8001332:	0d5b      	lsrs	r3, r3, #21
 8001334:	0fc0      	lsrs	r0, r0, #31
 8001336:	42aa      	cmp	r2, r5
 8001338:	d021      	beq.n	800137e <__gedf2+0x72>
 800133a:	42ab      	cmp	r3, r5
 800133c:	d013      	beq.n	8001366 <__gedf2+0x5a>
 800133e:	2a00      	cmp	r2, #0
 8001340:	d122      	bne.n	8001388 <__gedf2+0x7c>
 8001342:	433c      	orrs	r4, r7
 8001344:	2b00      	cmp	r3, #0
 8001346:	d102      	bne.n	800134e <__gedf2+0x42>
 8001348:	464d      	mov	r5, r9
 800134a:	432e      	orrs	r6, r5
 800134c:	d022      	beq.n	8001394 <__gedf2+0x88>
 800134e:	2c00      	cmp	r4, #0
 8001350:	d010      	beq.n	8001374 <__gedf2+0x68>
 8001352:	4281      	cmp	r1, r0
 8001354:	d022      	beq.n	800139c <__gedf2+0x90>
 8001356:	2002      	movs	r0, #2
 8001358:	3901      	subs	r1, #1
 800135a:	4008      	ands	r0, r1
 800135c:	3801      	subs	r0, #1
 800135e:	bcc0      	pop	{r6, r7}
 8001360:	46b9      	mov	r9, r7
 8001362:	46b0      	mov	r8, r6
 8001364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001366:	464d      	mov	r5, r9
 8001368:	432e      	orrs	r6, r5
 800136a:	d129      	bne.n	80013c0 <__gedf2+0xb4>
 800136c:	2a00      	cmp	r2, #0
 800136e:	d1f0      	bne.n	8001352 <__gedf2+0x46>
 8001370:	433c      	orrs	r4, r7
 8001372:	d1ee      	bne.n	8001352 <__gedf2+0x46>
 8001374:	2800      	cmp	r0, #0
 8001376:	d1f2      	bne.n	800135e <__gedf2+0x52>
 8001378:	2001      	movs	r0, #1
 800137a:	4240      	negs	r0, r0
 800137c:	e7ef      	b.n	800135e <__gedf2+0x52>
 800137e:	003d      	movs	r5, r7
 8001380:	4325      	orrs	r5, r4
 8001382:	d11d      	bne.n	80013c0 <__gedf2+0xb4>
 8001384:	4293      	cmp	r3, r2
 8001386:	d0ee      	beq.n	8001366 <__gedf2+0x5a>
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1e2      	bne.n	8001352 <__gedf2+0x46>
 800138c:	464c      	mov	r4, r9
 800138e:	4326      	orrs	r6, r4
 8001390:	d1df      	bne.n	8001352 <__gedf2+0x46>
 8001392:	e7e0      	b.n	8001356 <__gedf2+0x4a>
 8001394:	2000      	movs	r0, #0
 8001396:	2c00      	cmp	r4, #0
 8001398:	d0e1      	beq.n	800135e <__gedf2+0x52>
 800139a:	e7dc      	b.n	8001356 <__gedf2+0x4a>
 800139c:	429a      	cmp	r2, r3
 800139e:	dc0a      	bgt.n	80013b6 <__gedf2+0xaa>
 80013a0:	dbe8      	blt.n	8001374 <__gedf2+0x68>
 80013a2:	454f      	cmp	r7, r9
 80013a4:	d8d7      	bhi.n	8001356 <__gedf2+0x4a>
 80013a6:	d00e      	beq.n	80013c6 <__gedf2+0xba>
 80013a8:	2000      	movs	r0, #0
 80013aa:	454f      	cmp	r7, r9
 80013ac:	d2d7      	bcs.n	800135e <__gedf2+0x52>
 80013ae:	2900      	cmp	r1, #0
 80013b0:	d0e2      	beq.n	8001378 <__gedf2+0x6c>
 80013b2:	0008      	movs	r0, r1
 80013b4:	e7d3      	b.n	800135e <__gedf2+0x52>
 80013b6:	4243      	negs	r3, r0
 80013b8:	4158      	adcs	r0, r3
 80013ba:	0040      	lsls	r0, r0, #1
 80013bc:	3801      	subs	r0, #1
 80013be:	e7ce      	b.n	800135e <__gedf2+0x52>
 80013c0:	2002      	movs	r0, #2
 80013c2:	4240      	negs	r0, r0
 80013c4:	e7cb      	b.n	800135e <__gedf2+0x52>
 80013c6:	45c4      	cmp	ip, r8
 80013c8:	d8c5      	bhi.n	8001356 <__gedf2+0x4a>
 80013ca:	2000      	movs	r0, #0
 80013cc:	45c4      	cmp	ip, r8
 80013ce:	d2c6      	bcs.n	800135e <__gedf2+0x52>
 80013d0:	e7ed      	b.n	80013ae <__gedf2+0xa2>
 80013d2:	46c0      	nop			; (mov r8, r8)
 80013d4:	000007ff 	.word	0x000007ff

080013d8 <__ledf2>:
 80013d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013da:	4647      	mov	r7, r8
 80013dc:	46ce      	mov	lr, r9
 80013de:	0004      	movs	r4, r0
 80013e0:	0018      	movs	r0, r3
 80013e2:	0016      	movs	r6, r2
 80013e4:	031b      	lsls	r3, r3, #12
 80013e6:	0b1b      	lsrs	r3, r3, #12
 80013e8:	4d2c      	ldr	r5, [pc, #176]	; (800149c <__ledf2+0xc4>)
 80013ea:	004a      	lsls	r2, r1, #1
 80013ec:	4699      	mov	r9, r3
 80013ee:	b580      	push	{r7, lr}
 80013f0:	0043      	lsls	r3, r0, #1
 80013f2:	030f      	lsls	r7, r1, #12
 80013f4:	46a4      	mov	ip, r4
 80013f6:	46b0      	mov	r8, r6
 80013f8:	0b3f      	lsrs	r7, r7, #12
 80013fa:	0d52      	lsrs	r2, r2, #21
 80013fc:	0fc9      	lsrs	r1, r1, #31
 80013fe:	0d5b      	lsrs	r3, r3, #21
 8001400:	0fc0      	lsrs	r0, r0, #31
 8001402:	42aa      	cmp	r2, r5
 8001404:	d00d      	beq.n	8001422 <__ledf2+0x4a>
 8001406:	42ab      	cmp	r3, r5
 8001408:	d010      	beq.n	800142c <__ledf2+0x54>
 800140a:	2a00      	cmp	r2, #0
 800140c:	d127      	bne.n	800145e <__ledf2+0x86>
 800140e:	433c      	orrs	r4, r7
 8001410:	2b00      	cmp	r3, #0
 8001412:	d111      	bne.n	8001438 <__ledf2+0x60>
 8001414:	464d      	mov	r5, r9
 8001416:	432e      	orrs	r6, r5
 8001418:	d10e      	bne.n	8001438 <__ledf2+0x60>
 800141a:	2000      	movs	r0, #0
 800141c:	2c00      	cmp	r4, #0
 800141e:	d015      	beq.n	800144c <__ledf2+0x74>
 8001420:	e00e      	b.n	8001440 <__ledf2+0x68>
 8001422:	003d      	movs	r5, r7
 8001424:	4325      	orrs	r5, r4
 8001426:	d110      	bne.n	800144a <__ledf2+0x72>
 8001428:	4293      	cmp	r3, r2
 800142a:	d118      	bne.n	800145e <__ledf2+0x86>
 800142c:	464d      	mov	r5, r9
 800142e:	432e      	orrs	r6, r5
 8001430:	d10b      	bne.n	800144a <__ledf2+0x72>
 8001432:	2a00      	cmp	r2, #0
 8001434:	d102      	bne.n	800143c <__ledf2+0x64>
 8001436:	433c      	orrs	r4, r7
 8001438:	2c00      	cmp	r4, #0
 800143a:	d00b      	beq.n	8001454 <__ledf2+0x7c>
 800143c:	4281      	cmp	r1, r0
 800143e:	d014      	beq.n	800146a <__ledf2+0x92>
 8001440:	2002      	movs	r0, #2
 8001442:	3901      	subs	r1, #1
 8001444:	4008      	ands	r0, r1
 8001446:	3801      	subs	r0, #1
 8001448:	e000      	b.n	800144c <__ledf2+0x74>
 800144a:	2002      	movs	r0, #2
 800144c:	bcc0      	pop	{r6, r7}
 800144e:	46b9      	mov	r9, r7
 8001450:	46b0      	mov	r8, r6
 8001452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001454:	2800      	cmp	r0, #0
 8001456:	d1f9      	bne.n	800144c <__ledf2+0x74>
 8001458:	2001      	movs	r0, #1
 800145a:	4240      	negs	r0, r0
 800145c:	e7f6      	b.n	800144c <__ledf2+0x74>
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1ec      	bne.n	800143c <__ledf2+0x64>
 8001462:	464c      	mov	r4, r9
 8001464:	4326      	orrs	r6, r4
 8001466:	d1e9      	bne.n	800143c <__ledf2+0x64>
 8001468:	e7ea      	b.n	8001440 <__ledf2+0x68>
 800146a:	429a      	cmp	r2, r3
 800146c:	dd04      	ble.n	8001478 <__ledf2+0xa0>
 800146e:	4243      	negs	r3, r0
 8001470:	4158      	adcs	r0, r3
 8001472:	0040      	lsls	r0, r0, #1
 8001474:	3801      	subs	r0, #1
 8001476:	e7e9      	b.n	800144c <__ledf2+0x74>
 8001478:	429a      	cmp	r2, r3
 800147a:	dbeb      	blt.n	8001454 <__ledf2+0x7c>
 800147c:	454f      	cmp	r7, r9
 800147e:	d8df      	bhi.n	8001440 <__ledf2+0x68>
 8001480:	d006      	beq.n	8001490 <__ledf2+0xb8>
 8001482:	2000      	movs	r0, #0
 8001484:	454f      	cmp	r7, r9
 8001486:	d2e1      	bcs.n	800144c <__ledf2+0x74>
 8001488:	2900      	cmp	r1, #0
 800148a:	d0e5      	beq.n	8001458 <__ledf2+0x80>
 800148c:	0008      	movs	r0, r1
 800148e:	e7dd      	b.n	800144c <__ledf2+0x74>
 8001490:	45c4      	cmp	ip, r8
 8001492:	d8d5      	bhi.n	8001440 <__ledf2+0x68>
 8001494:	2000      	movs	r0, #0
 8001496:	45c4      	cmp	ip, r8
 8001498:	d2d8      	bcs.n	800144c <__ledf2+0x74>
 800149a:	e7f5      	b.n	8001488 <__ledf2+0xb0>
 800149c:	000007ff 	.word	0x000007ff

080014a0 <__aeabi_dmul>:
 80014a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014a2:	4657      	mov	r7, sl
 80014a4:	464e      	mov	r6, r9
 80014a6:	4645      	mov	r5, r8
 80014a8:	46de      	mov	lr, fp
 80014aa:	b5e0      	push	{r5, r6, r7, lr}
 80014ac:	4698      	mov	r8, r3
 80014ae:	030c      	lsls	r4, r1, #12
 80014b0:	004b      	lsls	r3, r1, #1
 80014b2:	0006      	movs	r6, r0
 80014b4:	4692      	mov	sl, r2
 80014b6:	b087      	sub	sp, #28
 80014b8:	0b24      	lsrs	r4, r4, #12
 80014ba:	0d5b      	lsrs	r3, r3, #21
 80014bc:	0fcf      	lsrs	r7, r1, #31
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d100      	bne.n	80014c4 <__aeabi_dmul+0x24>
 80014c2:	e15c      	b.n	800177e <__aeabi_dmul+0x2de>
 80014c4:	4ad9      	ldr	r2, [pc, #868]	; (800182c <__aeabi_dmul+0x38c>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d100      	bne.n	80014cc <__aeabi_dmul+0x2c>
 80014ca:	e175      	b.n	80017b8 <__aeabi_dmul+0x318>
 80014cc:	0f42      	lsrs	r2, r0, #29
 80014ce:	00e4      	lsls	r4, r4, #3
 80014d0:	4314      	orrs	r4, r2
 80014d2:	2280      	movs	r2, #128	; 0x80
 80014d4:	0412      	lsls	r2, r2, #16
 80014d6:	4314      	orrs	r4, r2
 80014d8:	4ad5      	ldr	r2, [pc, #852]	; (8001830 <__aeabi_dmul+0x390>)
 80014da:	00c5      	lsls	r5, r0, #3
 80014dc:	4694      	mov	ip, r2
 80014de:	4463      	add	r3, ip
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	2300      	movs	r3, #0
 80014e4:	4699      	mov	r9, r3
 80014e6:	469b      	mov	fp, r3
 80014e8:	4643      	mov	r3, r8
 80014ea:	4642      	mov	r2, r8
 80014ec:	031e      	lsls	r6, r3, #12
 80014ee:	0fd2      	lsrs	r2, r2, #31
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4650      	mov	r0, sl
 80014f4:	4690      	mov	r8, r2
 80014f6:	0b36      	lsrs	r6, r6, #12
 80014f8:	0d5b      	lsrs	r3, r3, #21
 80014fa:	d100      	bne.n	80014fe <__aeabi_dmul+0x5e>
 80014fc:	e120      	b.n	8001740 <__aeabi_dmul+0x2a0>
 80014fe:	4acb      	ldr	r2, [pc, #812]	; (800182c <__aeabi_dmul+0x38c>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d100      	bne.n	8001506 <__aeabi_dmul+0x66>
 8001504:	e162      	b.n	80017cc <__aeabi_dmul+0x32c>
 8001506:	49ca      	ldr	r1, [pc, #808]	; (8001830 <__aeabi_dmul+0x390>)
 8001508:	0f42      	lsrs	r2, r0, #29
 800150a:	468c      	mov	ip, r1
 800150c:	9900      	ldr	r1, [sp, #0]
 800150e:	4463      	add	r3, ip
 8001510:	00f6      	lsls	r6, r6, #3
 8001512:	468c      	mov	ip, r1
 8001514:	4316      	orrs	r6, r2
 8001516:	2280      	movs	r2, #128	; 0x80
 8001518:	449c      	add	ip, r3
 800151a:	0412      	lsls	r2, r2, #16
 800151c:	4663      	mov	r3, ip
 800151e:	4316      	orrs	r6, r2
 8001520:	00c2      	lsls	r2, r0, #3
 8001522:	2000      	movs	r0, #0
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	9900      	ldr	r1, [sp, #0]
 8001528:	4643      	mov	r3, r8
 800152a:	3101      	adds	r1, #1
 800152c:	468c      	mov	ip, r1
 800152e:	4649      	mov	r1, r9
 8001530:	407b      	eors	r3, r7
 8001532:	9301      	str	r3, [sp, #4]
 8001534:	290f      	cmp	r1, #15
 8001536:	d826      	bhi.n	8001586 <__aeabi_dmul+0xe6>
 8001538:	4bbe      	ldr	r3, [pc, #760]	; (8001834 <__aeabi_dmul+0x394>)
 800153a:	0089      	lsls	r1, r1, #2
 800153c:	5859      	ldr	r1, [r3, r1]
 800153e:	468f      	mov	pc, r1
 8001540:	4643      	mov	r3, r8
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	0034      	movs	r4, r6
 8001546:	0015      	movs	r5, r2
 8001548:	4683      	mov	fp, r0
 800154a:	465b      	mov	r3, fp
 800154c:	2b02      	cmp	r3, #2
 800154e:	d016      	beq.n	800157e <__aeabi_dmul+0xde>
 8001550:	2b03      	cmp	r3, #3
 8001552:	d100      	bne.n	8001556 <__aeabi_dmul+0xb6>
 8001554:	e203      	b.n	800195e <__aeabi_dmul+0x4be>
 8001556:	2b01      	cmp	r3, #1
 8001558:	d000      	beq.n	800155c <__aeabi_dmul+0xbc>
 800155a:	e0cd      	b.n	80016f8 <__aeabi_dmul+0x258>
 800155c:	2200      	movs	r2, #0
 800155e:	2400      	movs	r4, #0
 8001560:	2500      	movs	r5, #0
 8001562:	9b01      	ldr	r3, [sp, #4]
 8001564:	0512      	lsls	r2, r2, #20
 8001566:	4322      	orrs	r2, r4
 8001568:	07db      	lsls	r3, r3, #31
 800156a:	431a      	orrs	r2, r3
 800156c:	0028      	movs	r0, r5
 800156e:	0011      	movs	r1, r2
 8001570:	b007      	add	sp, #28
 8001572:	bcf0      	pop	{r4, r5, r6, r7}
 8001574:	46bb      	mov	fp, r7
 8001576:	46b2      	mov	sl, r6
 8001578:	46a9      	mov	r9, r5
 800157a:	46a0      	mov	r8, r4
 800157c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800157e:	2400      	movs	r4, #0
 8001580:	2500      	movs	r5, #0
 8001582:	4aaa      	ldr	r2, [pc, #680]	; (800182c <__aeabi_dmul+0x38c>)
 8001584:	e7ed      	b.n	8001562 <__aeabi_dmul+0xc2>
 8001586:	0c28      	lsrs	r0, r5, #16
 8001588:	042d      	lsls	r5, r5, #16
 800158a:	0c2d      	lsrs	r5, r5, #16
 800158c:	002b      	movs	r3, r5
 800158e:	0c11      	lsrs	r1, r2, #16
 8001590:	0412      	lsls	r2, r2, #16
 8001592:	0c12      	lsrs	r2, r2, #16
 8001594:	4353      	muls	r3, r2
 8001596:	4698      	mov	r8, r3
 8001598:	0013      	movs	r3, r2
 800159a:	002f      	movs	r7, r5
 800159c:	4343      	muls	r3, r0
 800159e:	4699      	mov	r9, r3
 80015a0:	434f      	muls	r7, r1
 80015a2:	444f      	add	r7, r9
 80015a4:	46bb      	mov	fp, r7
 80015a6:	4647      	mov	r7, r8
 80015a8:	000b      	movs	r3, r1
 80015aa:	0c3f      	lsrs	r7, r7, #16
 80015ac:	46ba      	mov	sl, r7
 80015ae:	4343      	muls	r3, r0
 80015b0:	44da      	add	sl, fp
 80015b2:	9302      	str	r3, [sp, #8]
 80015b4:	45d1      	cmp	r9, sl
 80015b6:	d904      	bls.n	80015c2 <__aeabi_dmul+0x122>
 80015b8:	2780      	movs	r7, #128	; 0x80
 80015ba:	027f      	lsls	r7, r7, #9
 80015bc:	46b9      	mov	r9, r7
 80015be:	444b      	add	r3, r9
 80015c0:	9302      	str	r3, [sp, #8]
 80015c2:	4653      	mov	r3, sl
 80015c4:	0c1b      	lsrs	r3, r3, #16
 80015c6:	469b      	mov	fp, r3
 80015c8:	4653      	mov	r3, sl
 80015ca:	041f      	lsls	r7, r3, #16
 80015cc:	4643      	mov	r3, r8
 80015ce:	041b      	lsls	r3, r3, #16
 80015d0:	0c1b      	lsrs	r3, r3, #16
 80015d2:	4698      	mov	r8, r3
 80015d4:	003b      	movs	r3, r7
 80015d6:	4443      	add	r3, r8
 80015d8:	9304      	str	r3, [sp, #16]
 80015da:	0c33      	lsrs	r3, r6, #16
 80015dc:	0436      	lsls	r6, r6, #16
 80015de:	0c36      	lsrs	r6, r6, #16
 80015e0:	4698      	mov	r8, r3
 80015e2:	0033      	movs	r3, r6
 80015e4:	4343      	muls	r3, r0
 80015e6:	4699      	mov	r9, r3
 80015e8:	4643      	mov	r3, r8
 80015ea:	4343      	muls	r3, r0
 80015ec:	002f      	movs	r7, r5
 80015ee:	469a      	mov	sl, r3
 80015f0:	4643      	mov	r3, r8
 80015f2:	4377      	muls	r7, r6
 80015f4:	435d      	muls	r5, r3
 80015f6:	0c38      	lsrs	r0, r7, #16
 80015f8:	444d      	add	r5, r9
 80015fa:	1945      	adds	r5, r0, r5
 80015fc:	45a9      	cmp	r9, r5
 80015fe:	d903      	bls.n	8001608 <__aeabi_dmul+0x168>
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	025b      	lsls	r3, r3, #9
 8001604:	4699      	mov	r9, r3
 8001606:	44ca      	add	sl, r9
 8001608:	043f      	lsls	r7, r7, #16
 800160a:	0c28      	lsrs	r0, r5, #16
 800160c:	0c3f      	lsrs	r7, r7, #16
 800160e:	042d      	lsls	r5, r5, #16
 8001610:	19ed      	adds	r5, r5, r7
 8001612:	0c27      	lsrs	r7, r4, #16
 8001614:	0424      	lsls	r4, r4, #16
 8001616:	0c24      	lsrs	r4, r4, #16
 8001618:	0003      	movs	r3, r0
 800161a:	0020      	movs	r0, r4
 800161c:	4350      	muls	r0, r2
 800161e:	437a      	muls	r2, r7
 8001620:	4691      	mov	r9, r2
 8001622:	003a      	movs	r2, r7
 8001624:	4453      	add	r3, sl
 8001626:	9305      	str	r3, [sp, #20]
 8001628:	0c03      	lsrs	r3, r0, #16
 800162a:	469a      	mov	sl, r3
 800162c:	434a      	muls	r2, r1
 800162e:	4361      	muls	r1, r4
 8001630:	4449      	add	r1, r9
 8001632:	4451      	add	r1, sl
 8001634:	44ab      	add	fp, r5
 8001636:	4589      	cmp	r9, r1
 8001638:	d903      	bls.n	8001642 <__aeabi_dmul+0x1a2>
 800163a:	2380      	movs	r3, #128	; 0x80
 800163c:	025b      	lsls	r3, r3, #9
 800163e:	4699      	mov	r9, r3
 8001640:	444a      	add	r2, r9
 8001642:	0400      	lsls	r0, r0, #16
 8001644:	0c0b      	lsrs	r3, r1, #16
 8001646:	0c00      	lsrs	r0, r0, #16
 8001648:	0409      	lsls	r1, r1, #16
 800164a:	1809      	adds	r1, r1, r0
 800164c:	0020      	movs	r0, r4
 800164e:	4699      	mov	r9, r3
 8001650:	4643      	mov	r3, r8
 8001652:	4370      	muls	r0, r6
 8001654:	435c      	muls	r4, r3
 8001656:	437e      	muls	r6, r7
 8001658:	435f      	muls	r7, r3
 800165a:	0c03      	lsrs	r3, r0, #16
 800165c:	4698      	mov	r8, r3
 800165e:	19a4      	adds	r4, r4, r6
 8001660:	4444      	add	r4, r8
 8001662:	444a      	add	r2, r9
 8001664:	9703      	str	r7, [sp, #12]
 8001666:	42a6      	cmp	r6, r4
 8001668:	d904      	bls.n	8001674 <__aeabi_dmul+0x1d4>
 800166a:	2380      	movs	r3, #128	; 0x80
 800166c:	025b      	lsls	r3, r3, #9
 800166e:	4698      	mov	r8, r3
 8001670:	4447      	add	r7, r8
 8001672:	9703      	str	r7, [sp, #12]
 8001674:	0423      	lsls	r3, r4, #16
 8001676:	9e02      	ldr	r6, [sp, #8]
 8001678:	469a      	mov	sl, r3
 800167a:	9b05      	ldr	r3, [sp, #20]
 800167c:	445e      	add	r6, fp
 800167e:	4698      	mov	r8, r3
 8001680:	42ae      	cmp	r6, r5
 8001682:	41ad      	sbcs	r5, r5
 8001684:	1876      	adds	r6, r6, r1
 8001686:	428e      	cmp	r6, r1
 8001688:	4189      	sbcs	r1, r1
 800168a:	0400      	lsls	r0, r0, #16
 800168c:	0c00      	lsrs	r0, r0, #16
 800168e:	4450      	add	r0, sl
 8001690:	4440      	add	r0, r8
 8001692:	426d      	negs	r5, r5
 8001694:	1947      	adds	r7, r0, r5
 8001696:	46b8      	mov	r8, r7
 8001698:	4693      	mov	fp, r2
 800169a:	4249      	negs	r1, r1
 800169c:	4689      	mov	r9, r1
 800169e:	44c3      	add	fp, r8
 80016a0:	44d9      	add	r9, fp
 80016a2:	4298      	cmp	r0, r3
 80016a4:	4180      	sbcs	r0, r0
 80016a6:	45a8      	cmp	r8, r5
 80016a8:	41ad      	sbcs	r5, r5
 80016aa:	4593      	cmp	fp, r2
 80016ac:	4192      	sbcs	r2, r2
 80016ae:	4589      	cmp	r9, r1
 80016b0:	4189      	sbcs	r1, r1
 80016b2:	426d      	negs	r5, r5
 80016b4:	4240      	negs	r0, r0
 80016b6:	4328      	orrs	r0, r5
 80016b8:	0c24      	lsrs	r4, r4, #16
 80016ba:	4252      	negs	r2, r2
 80016bc:	4249      	negs	r1, r1
 80016be:	430a      	orrs	r2, r1
 80016c0:	9b03      	ldr	r3, [sp, #12]
 80016c2:	1900      	adds	r0, r0, r4
 80016c4:	1880      	adds	r0, r0, r2
 80016c6:	18c7      	adds	r7, r0, r3
 80016c8:	464b      	mov	r3, r9
 80016ca:	0ddc      	lsrs	r4, r3, #23
 80016cc:	9b04      	ldr	r3, [sp, #16]
 80016ce:	0275      	lsls	r5, r6, #9
 80016d0:	431d      	orrs	r5, r3
 80016d2:	1e6a      	subs	r2, r5, #1
 80016d4:	4195      	sbcs	r5, r2
 80016d6:	464b      	mov	r3, r9
 80016d8:	0df6      	lsrs	r6, r6, #23
 80016da:	027f      	lsls	r7, r7, #9
 80016dc:	4335      	orrs	r5, r6
 80016de:	025a      	lsls	r2, r3, #9
 80016e0:	433c      	orrs	r4, r7
 80016e2:	4315      	orrs	r5, r2
 80016e4:	01fb      	lsls	r3, r7, #7
 80016e6:	d400      	bmi.n	80016ea <__aeabi_dmul+0x24a>
 80016e8:	e11c      	b.n	8001924 <__aeabi_dmul+0x484>
 80016ea:	2101      	movs	r1, #1
 80016ec:	086a      	lsrs	r2, r5, #1
 80016ee:	400d      	ands	r5, r1
 80016f0:	4315      	orrs	r5, r2
 80016f2:	07e2      	lsls	r2, r4, #31
 80016f4:	4315      	orrs	r5, r2
 80016f6:	0864      	lsrs	r4, r4, #1
 80016f8:	494f      	ldr	r1, [pc, #316]	; (8001838 <__aeabi_dmul+0x398>)
 80016fa:	4461      	add	r1, ip
 80016fc:	2900      	cmp	r1, #0
 80016fe:	dc00      	bgt.n	8001702 <__aeabi_dmul+0x262>
 8001700:	e0b0      	b.n	8001864 <__aeabi_dmul+0x3c4>
 8001702:	076b      	lsls	r3, r5, #29
 8001704:	d009      	beq.n	800171a <__aeabi_dmul+0x27a>
 8001706:	220f      	movs	r2, #15
 8001708:	402a      	ands	r2, r5
 800170a:	2a04      	cmp	r2, #4
 800170c:	d005      	beq.n	800171a <__aeabi_dmul+0x27a>
 800170e:	1d2a      	adds	r2, r5, #4
 8001710:	42aa      	cmp	r2, r5
 8001712:	41ad      	sbcs	r5, r5
 8001714:	426d      	negs	r5, r5
 8001716:	1964      	adds	r4, r4, r5
 8001718:	0015      	movs	r5, r2
 800171a:	01e3      	lsls	r3, r4, #7
 800171c:	d504      	bpl.n	8001728 <__aeabi_dmul+0x288>
 800171e:	2180      	movs	r1, #128	; 0x80
 8001720:	4a46      	ldr	r2, [pc, #280]	; (800183c <__aeabi_dmul+0x39c>)
 8001722:	00c9      	lsls	r1, r1, #3
 8001724:	4014      	ands	r4, r2
 8001726:	4461      	add	r1, ip
 8001728:	4a45      	ldr	r2, [pc, #276]	; (8001840 <__aeabi_dmul+0x3a0>)
 800172a:	4291      	cmp	r1, r2
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0x290>
 800172e:	e726      	b.n	800157e <__aeabi_dmul+0xde>
 8001730:	0762      	lsls	r2, r4, #29
 8001732:	08ed      	lsrs	r5, r5, #3
 8001734:	0264      	lsls	r4, r4, #9
 8001736:	0549      	lsls	r1, r1, #21
 8001738:	4315      	orrs	r5, r2
 800173a:	0b24      	lsrs	r4, r4, #12
 800173c:	0d4a      	lsrs	r2, r1, #21
 800173e:	e710      	b.n	8001562 <__aeabi_dmul+0xc2>
 8001740:	4652      	mov	r2, sl
 8001742:	4332      	orrs	r2, r6
 8001744:	d100      	bne.n	8001748 <__aeabi_dmul+0x2a8>
 8001746:	e07f      	b.n	8001848 <__aeabi_dmul+0x3a8>
 8001748:	2e00      	cmp	r6, #0
 800174a:	d100      	bne.n	800174e <__aeabi_dmul+0x2ae>
 800174c:	e0dc      	b.n	8001908 <__aeabi_dmul+0x468>
 800174e:	0030      	movs	r0, r6
 8001750:	f000 fe1e 	bl	8002390 <__clzsi2>
 8001754:	0002      	movs	r2, r0
 8001756:	3a0b      	subs	r2, #11
 8001758:	231d      	movs	r3, #29
 800175a:	0001      	movs	r1, r0
 800175c:	1a9b      	subs	r3, r3, r2
 800175e:	4652      	mov	r2, sl
 8001760:	3908      	subs	r1, #8
 8001762:	40da      	lsrs	r2, r3
 8001764:	408e      	lsls	r6, r1
 8001766:	4316      	orrs	r6, r2
 8001768:	4652      	mov	r2, sl
 800176a:	408a      	lsls	r2, r1
 800176c:	9b00      	ldr	r3, [sp, #0]
 800176e:	4935      	ldr	r1, [pc, #212]	; (8001844 <__aeabi_dmul+0x3a4>)
 8001770:	1a18      	subs	r0, r3, r0
 8001772:	0003      	movs	r3, r0
 8001774:	468c      	mov	ip, r1
 8001776:	4463      	add	r3, ip
 8001778:	2000      	movs	r0, #0
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	e6d3      	b.n	8001526 <__aeabi_dmul+0x86>
 800177e:	0025      	movs	r5, r4
 8001780:	4305      	orrs	r5, r0
 8001782:	d04a      	beq.n	800181a <__aeabi_dmul+0x37a>
 8001784:	2c00      	cmp	r4, #0
 8001786:	d100      	bne.n	800178a <__aeabi_dmul+0x2ea>
 8001788:	e0b0      	b.n	80018ec <__aeabi_dmul+0x44c>
 800178a:	0020      	movs	r0, r4
 800178c:	f000 fe00 	bl	8002390 <__clzsi2>
 8001790:	0001      	movs	r1, r0
 8001792:	0002      	movs	r2, r0
 8001794:	390b      	subs	r1, #11
 8001796:	231d      	movs	r3, #29
 8001798:	0010      	movs	r0, r2
 800179a:	1a5b      	subs	r3, r3, r1
 800179c:	0031      	movs	r1, r6
 800179e:	0035      	movs	r5, r6
 80017a0:	3808      	subs	r0, #8
 80017a2:	4084      	lsls	r4, r0
 80017a4:	40d9      	lsrs	r1, r3
 80017a6:	4085      	lsls	r5, r0
 80017a8:	430c      	orrs	r4, r1
 80017aa:	4826      	ldr	r0, [pc, #152]	; (8001844 <__aeabi_dmul+0x3a4>)
 80017ac:	1a83      	subs	r3, r0, r2
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2300      	movs	r3, #0
 80017b2:	4699      	mov	r9, r3
 80017b4:	469b      	mov	fp, r3
 80017b6:	e697      	b.n	80014e8 <__aeabi_dmul+0x48>
 80017b8:	0005      	movs	r5, r0
 80017ba:	4325      	orrs	r5, r4
 80017bc:	d126      	bne.n	800180c <__aeabi_dmul+0x36c>
 80017be:	2208      	movs	r2, #8
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2302      	movs	r3, #2
 80017c4:	2400      	movs	r4, #0
 80017c6:	4691      	mov	r9, r2
 80017c8:	469b      	mov	fp, r3
 80017ca:	e68d      	b.n	80014e8 <__aeabi_dmul+0x48>
 80017cc:	4652      	mov	r2, sl
 80017ce:	9b00      	ldr	r3, [sp, #0]
 80017d0:	4332      	orrs	r2, r6
 80017d2:	d110      	bne.n	80017f6 <__aeabi_dmul+0x356>
 80017d4:	4915      	ldr	r1, [pc, #84]	; (800182c <__aeabi_dmul+0x38c>)
 80017d6:	2600      	movs	r6, #0
 80017d8:	468c      	mov	ip, r1
 80017da:	4463      	add	r3, ip
 80017dc:	4649      	mov	r1, r9
 80017de:	9300      	str	r3, [sp, #0]
 80017e0:	2302      	movs	r3, #2
 80017e2:	4319      	orrs	r1, r3
 80017e4:	4689      	mov	r9, r1
 80017e6:	2002      	movs	r0, #2
 80017e8:	e69d      	b.n	8001526 <__aeabi_dmul+0x86>
 80017ea:	465b      	mov	r3, fp
 80017ec:	9701      	str	r7, [sp, #4]
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d000      	beq.n	80017f4 <__aeabi_dmul+0x354>
 80017f2:	e6ad      	b.n	8001550 <__aeabi_dmul+0xb0>
 80017f4:	e6c3      	b.n	800157e <__aeabi_dmul+0xde>
 80017f6:	4a0d      	ldr	r2, [pc, #52]	; (800182c <__aeabi_dmul+0x38c>)
 80017f8:	2003      	movs	r0, #3
 80017fa:	4694      	mov	ip, r2
 80017fc:	4463      	add	r3, ip
 80017fe:	464a      	mov	r2, r9
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	2303      	movs	r3, #3
 8001804:	431a      	orrs	r2, r3
 8001806:	4691      	mov	r9, r2
 8001808:	4652      	mov	r2, sl
 800180a:	e68c      	b.n	8001526 <__aeabi_dmul+0x86>
 800180c:	220c      	movs	r2, #12
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	2303      	movs	r3, #3
 8001812:	0005      	movs	r5, r0
 8001814:	4691      	mov	r9, r2
 8001816:	469b      	mov	fp, r3
 8001818:	e666      	b.n	80014e8 <__aeabi_dmul+0x48>
 800181a:	2304      	movs	r3, #4
 800181c:	4699      	mov	r9, r3
 800181e:	2300      	movs	r3, #0
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	3301      	adds	r3, #1
 8001824:	2400      	movs	r4, #0
 8001826:	469b      	mov	fp, r3
 8001828:	e65e      	b.n	80014e8 <__aeabi_dmul+0x48>
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	000007ff 	.word	0x000007ff
 8001830:	fffffc01 	.word	0xfffffc01
 8001834:	0800cfe4 	.word	0x0800cfe4
 8001838:	000003ff 	.word	0x000003ff
 800183c:	feffffff 	.word	0xfeffffff
 8001840:	000007fe 	.word	0x000007fe
 8001844:	fffffc0d 	.word	0xfffffc0d
 8001848:	4649      	mov	r1, r9
 800184a:	2301      	movs	r3, #1
 800184c:	4319      	orrs	r1, r3
 800184e:	4689      	mov	r9, r1
 8001850:	2600      	movs	r6, #0
 8001852:	2001      	movs	r0, #1
 8001854:	e667      	b.n	8001526 <__aeabi_dmul+0x86>
 8001856:	2300      	movs	r3, #0
 8001858:	2480      	movs	r4, #128	; 0x80
 800185a:	2500      	movs	r5, #0
 800185c:	4a43      	ldr	r2, [pc, #268]	; (800196c <__aeabi_dmul+0x4cc>)
 800185e:	9301      	str	r3, [sp, #4]
 8001860:	0324      	lsls	r4, r4, #12
 8001862:	e67e      	b.n	8001562 <__aeabi_dmul+0xc2>
 8001864:	2001      	movs	r0, #1
 8001866:	1a40      	subs	r0, r0, r1
 8001868:	2838      	cmp	r0, #56	; 0x38
 800186a:	dd00      	ble.n	800186e <__aeabi_dmul+0x3ce>
 800186c:	e676      	b.n	800155c <__aeabi_dmul+0xbc>
 800186e:	281f      	cmp	r0, #31
 8001870:	dd5b      	ble.n	800192a <__aeabi_dmul+0x48a>
 8001872:	221f      	movs	r2, #31
 8001874:	0023      	movs	r3, r4
 8001876:	4252      	negs	r2, r2
 8001878:	1a51      	subs	r1, r2, r1
 800187a:	40cb      	lsrs	r3, r1
 800187c:	0019      	movs	r1, r3
 800187e:	2820      	cmp	r0, #32
 8001880:	d003      	beq.n	800188a <__aeabi_dmul+0x3ea>
 8001882:	4a3b      	ldr	r2, [pc, #236]	; (8001970 <__aeabi_dmul+0x4d0>)
 8001884:	4462      	add	r2, ip
 8001886:	4094      	lsls	r4, r2
 8001888:	4325      	orrs	r5, r4
 800188a:	1e6a      	subs	r2, r5, #1
 800188c:	4195      	sbcs	r5, r2
 800188e:	002a      	movs	r2, r5
 8001890:	430a      	orrs	r2, r1
 8001892:	2107      	movs	r1, #7
 8001894:	000d      	movs	r5, r1
 8001896:	2400      	movs	r4, #0
 8001898:	4015      	ands	r5, r2
 800189a:	4211      	tst	r1, r2
 800189c:	d05b      	beq.n	8001956 <__aeabi_dmul+0x4b6>
 800189e:	210f      	movs	r1, #15
 80018a0:	2400      	movs	r4, #0
 80018a2:	4011      	ands	r1, r2
 80018a4:	2904      	cmp	r1, #4
 80018a6:	d053      	beq.n	8001950 <__aeabi_dmul+0x4b0>
 80018a8:	1d11      	adds	r1, r2, #4
 80018aa:	4291      	cmp	r1, r2
 80018ac:	4192      	sbcs	r2, r2
 80018ae:	4252      	negs	r2, r2
 80018b0:	18a4      	adds	r4, r4, r2
 80018b2:	000a      	movs	r2, r1
 80018b4:	0223      	lsls	r3, r4, #8
 80018b6:	d54b      	bpl.n	8001950 <__aeabi_dmul+0x4b0>
 80018b8:	2201      	movs	r2, #1
 80018ba:	2400      	movs	r4, #0
 80018bc:	2500      	movs	r5, #0
 80018be:	e650      	b.n	8001562 <__aeabi_dmul+0xc2>
 80018c0:	2380      	movs	r3, #128	; 0x80
 80018c2:	031b      	lsls	r3, r3, #12
 80018c4:	421c      	tst	r4, r3
 80018c6:	d009      	beq.n	80018dc <__aeabi_dmul+0x43c>
 80018c8:	421e      	tst	r6, r3
 80018ca:	d107      	bne.n	80018dc <__aeabi_dmul+0x43c>
 80018cc:	4333      	orrs	r3, r6
 80018ce:	031c      	lsls	r4, r3, #12
 80018d0:	4643      	mov	r3, r8
 80018d2:	0015      	movs	r5, r2
 80018d4:	0b24      	lsrs	r4, r4, #12
 80018d6:	4a25      	ldr	r2, [pc, #148]	; (800196c <__aeabi_dmul+0x4cc>)
 80018d8:	9301      	str	r3, [sp, #4]
 80018da:	e642      	b.n	8001562 <__aeabi_dmul+0xc2>
 80018dc:	2280      	movs	r2, #128	; 0x80
 80018de:	0312      	lsls	r2, r2, #12
 80018e0:	4314      	orrs	r4, r2
 80018e2:	0324      	lsls	r4, r4, #12
 80018e4:	4a21      	ldr	r2, [pc, #132]	; (800196c <__aeabi_dmul+0x4cc>)
 80018e6:	0b24      	lsrs	r4, r4, #12
 80018e8:	9701      	str	r7, [sp, #4]
 80018ea:	e63a      	b.n	8001562 <__aeabi_dmul+0xc2>
 80018ec:	f000 fd50 	bl	8002390 <__clzsi2>
 80018f0:	0001      	movs	r1, r0
 80018f2:	0002      	movs	r2, r0
 80018f4:	3115      	adds	r1, #21
 80018f6:	3220      	adds	r2, #32
 80018f8:	291c      	cmp	r1, #28
 80018fa:	dc00      	bgt.n	80018fe <__aeabi_dmul+0x45e>
 80018fc:	e74b      	b.n	8001796 <__aeabi_dmul+0x2f6>
 80018fe:	0034      	movs	r4, r6
 8001900:	3808      	subs	r0, #8
 8001902:	2500      	movs	r5, #0
 8001904:	4084      	lsls	r4, r0
 8001906:	e750      	b.n	80017aa <__aeabi_dmul+0x30a>
 8001908:	f000 fd42 	bl	8002390 <__clzsi2>
 800190c:	0003      	movs	r3, r0
 800190e:	001a      	movs	r2, r3
 8001910:	3215      	adds	r2, #21
 8001912:	3020      	adds	r0, #32
 8001914:	2a1c      	cmp	r2, #28
 8001916:	dc00      	bgt.n	800191a <__aeabi_dmul+0x47a>
 8001918:	e71e      	b.n	8001758 <__aeabi_dmul+0x2b8>
 800191a:	4656      	mov	r6, sl
 800191c:	3b08      	subs	r3, #8
 800191e:	2200      	movs	r2, #0
 8001920:	409e      	lsls	r6, r3
 8001922:	e723      	b.n	800176c <__aeabi_dmul+0x2cc>
 8001924:	9b00      	ldr	r3, [sp, #0]
 8001926:	469c      	mov	ip, r3
 8001928:	e6e6      	b.n	80016f8 <__aeabi_dmul+0x258>
 800192a:	4912      	ldr	r1, [pc, #72]	; (8001974 <__aeabi_dmul+0x4d4>)
 800192c:	0022      	movs	r2, r4
 800192e:	4461      	add	r1, ip
 8001930:	002e      	movs	r6, r5
 8001932:	408d      	lsls	r5, r1
 8001934:	408a      	lsls	r2, r1
 8001936:	40c6      	lsrs	r6, r0
 8001938:	1e69      	subs	r1, r5, #1
 800193a:	418d      	sbcs	r5, r1
 800193c:	4332      	orrs	r2, r6
 800193e:	432a      	orrs	r2, r5
 8001940:	40c4      	lsrs	r4, r0
 8001942:	0753      	lsls	r3, r2, #29
 8001944:	d0b6      	beq.n	80018b4 <__aeabi_dmul+0x414>
 8001946:	210f      	movs	r1, #15
 8001948:	4011      	ands	r1, r2
 800194a:	2904      	cmp	r1, #4
 800194c:	d1ac      	bne.n	80018a8 <__aeabi_dmul+0x408>
 800194e:	e7b1      	b.n	80018b4 <__aeabi_dmul+0x414>
 8001950:	0765      	lsls	r5, r4, #29
 8001952:	0264      	lsls	r4, r4, #9
 8001954:	0b24      	lsrs	r4, r4, #12
 8001956:	08d2      	lsrs	r2, r2, #3
 8001958:	4315      	orrs	r5, r2
 800195a:	2200      	movs	r2, #0
 800195c:	e601      	b.n	8001562 <__aeabi_dmul+0xc2>
 800195e:	2280      	movs	r2, #128	; 0x80
 8001960:	0312      	lsls	r2, r2, #12
 8001962:	4314      	orrs	r4, r2
 8001964:	0324      	lsls	r4, r4, #12
 8001966:	4a01      	ldr	r2, [pc, #4]	; (800196c <__aeabi_dmul+0x4cc>)
 8001968:	0b24      	lsrs	r4, r4, #12
 800196a:	e5fa      	b.n	8001562 <__aeabi_dmul+0xc2>
 800196c:	000007ff 	.word	0x000007ff
 8001970:	0000043e 	.word	0x0000043e
 8001974:	0000041e 	.word	0x0000041e

08001978 <__aeabi_dsub>:
 8001978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800197a:	4657      	mov	r7, sl
 800197c:	464e      	mov	r6, r9
 800197e:	4645      	mov	r5, r8
 8001980:	46de      	mov	lr, fp
 8001982:	b5e0      	push	{r5, r6, r7, lr}
 8001984:	001e      	movs	r6, r3
 8001986:	0017      	movs	r7, r2
 8001988:	004a      	lsls	r2, r1, #1
 800198a:	030b      	lsls	r3, r1, #12
 800198c:	0d52      	lsrs	r2, r2, #21
 800198e:	0a5b      	lsrs	r3, r3, #9
 8001990:	4690      	mov	r8, r2
 8001992:	0f42      	lsrs	r2, r0, #29
 8001994:	431a      	orrs	r2, r3
 8001996:	0fcd      	lsrs	r5, r1, #31
 8001998:	4ccd      	ldr	r4, [pc, #820]	; (8001cd0 <__aeabi_dsub+0x358>)
 800199a:	0331      	lsls	r1, r6, #12
 800199c:	00c3      	lsls	r3, r0, #3
 800199e:	4694      	mov	ip, r2
 80019a0:	0070      	lsls	r0, r6, #1
 80019a2:	0f7a      	lsrs	r2, r7, #29
 80019a4:	0a49      	lsrs	r1, r1, #9
 80019a6:	00ff      	lsls	r7, r7, #3
 80019a8:	469a      	mov	sl, r3
 80019aa:	46b9      	mov	r9, r7
 80019ac:	0d40      	lsrs	r0, r0, #21
 80019ae:	0ff6      	lsrs	r6, r6, #31
 80019b0:	4311      	orrs	r1, r2
 80019b2:	42a0      	cmp	r0, r4
 80019b4:	d100      	bne.n	80019b8 <__aeabi_dsub+0x40>
 80019b6:	e0b1      	b.n	8001b1c <__aeabi_dsub+0x1a4>
 80019b8:	2201      	movs	r2, #1
 80019ba:	4056      	eors	r6, r2
 80019bc:	46b3      	mov	fp, r6
 80019be:	42b5      	cmp	r5, r6
 80019c0:	d100      	bne.n	80019c4 <__aeabi_dsub+0x4c>
 80019c2:	e088      	b.n	8001ad6 <__aeabi_dsub+0x15e>
 80019c4:	4642      	mov	r2, r8
 80019c6:	1a12      	subs	r2, r2, r0
 80019c8:	2a00      	cmp	r2, #0
 80019ca:	dc00      	bgt.n	80019ce <__aeabi_dsub+0x56>
 80019cc:	e0ae      	b.n	8001b2c <__aeabi_dsub+0x1b4>
 80019ce:	2800      	cmp	r0, #0
 80019d0:	d100      	bne.n	80019d4 <__aeabi_dsub+0x5c>
 80019d2:	e0c1      	b.n	8001b58 <__aeabi_dsub+0x1e0>
 80019d4:	48be      	ldr	r0, [pc, #760]	; (8001cd0 <__aeabi_dsub+0x358>)
 80019d6:	4580      	cmp	r8, r0
 80019d8:	d100      	bne.n	80019dc <__aeabi_dsub+0x64>
 80019da:	e151      	b.n	8001c80 <__aeabi_dsub+0x308>
 80019dc:	2080      	movs	r0, #128	; 0x80
 80019de:	0400      	lsls	r0, r0, #16
 80019e0:	4301      	orrs	r1, r0
 80019e2:	2a38      	cmp	r2, #56	; 0x38
 80019e4:	dd00      	ble.n	80019e8 <__aeabi_dsub+0x70>
 80019e6:	e17b      	b.n	8001ce0 <__aeabi_dsub+0x368>
 80019e8:	2a1f      	cmp	r2, #31
 80019ea:	dd00      	ble.n	80019ee <__aeabi_dsub+0x76>
 80019ec:	e1ee      	b.n	8001dcc <__aeabi_dsub+0x454>
 80019ee:	2020      	movs	r0, #32
 80019f0:	003e      	movs	r6, r7
 80019f2:	1a80      	subs	r0, r0, r2
 80019f4:	000c      	movs	r4, r1
 80019f6:	40d6      	lsrs	r6, r2
 80019f8:	40d1      	lsrs	r1, r2
 80019fa:	4087      	lsls	r7, r0
 80019fc:	4662      	mov	r2, ip
 80019fe:	4084      	lsls	r4, r0
 8001a00:	1a52      	subs	r2, r2, r1
 8001a02:	1e78      	subs	r0, r7, #1
 8001a04:	4187      	sbcs	r7, r0
 8001a06:	4694      	mov	ip, r2
 8001a08:	4334      	orrs	r4, r6
 8001a0a:	4327      	orrs	r7, r4
 8001a0c:	1bdc      	subs	r4, r3, r7
 8001a0e:	42a3      	cmp	r3, r4
 8001a10:	419b      	sbcs	r3, r3
 8001a12:	4662      	mov	r2, ip
 8001a14:	425b      	negs	r3, r3
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	4699      	mov	r9, r3
 8001a1a:	464b      	mov	r3, r9
 8001a1c:	021b      	lsls	r3, r3, #8
 8001a1e:	d400      	bmi.n	8001a22 <__aeabi_dsub+0xaa>
 8001a20:	e118      	b.n	8001c54 <__aeabi_dsub+0x2dc>
 8001a22:	464b      	mov	r3, r9
 8001a24:	0258      	lsls	r0, r3, #9
 8001a26:	0a43      	lsrs	r3, r0, #9
 8001a28:	4699      	mov	r9, r3
 8001a2a:	464b      	mov	r3, r9
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d100      	bne.n	8001a32 <__aeabi_dsub+0xba>
 8001a30:	e137      	b.n	8001ca2 <__aeabi_dsub+0x32a>
 8001a32:	4648      	mov	r0, r9
 8001a34:	f000 fcac 	bl	8002390 <__clzsi2>
 8001a38:	0001      	movs	r1, r0
 8001a3a:	3908      	subs	r1, #8
 8001a3c:	2320      	movs	r3, #32
 8001a3e:	0022      	movs	r2, r4
 8001a40:	4648      	mov	r0, r9
 8001a42:	1a5b      	subs	r3, r3, r1
 8001a44:	40da      	lsrs	r2, r3
 8001a46:	4088      	lsls	r0, r1
 8001a48:	408c      	lsls	r4, r1
 8001a4a:	4643      	mov	r3, r8
 8001a4c:	4310      	orrs	r0, r2
 8001a4e:	4588      	cmp	r8, r1
 8001a50:	dd00      	ble.n	8001a54 <__aeabi_dsub+0xdc>
 8001a52:	e136      	b.n	8001cc2 <__aeabi_dsub+0x34a>
 8001a54:	1ac9      	subs	r1, r1, r3
 8001a56:	1c4b      	adds	r3, r1, #1
 8001a58:	2b1f      	cmp	r3, #31
 8001a5a:	dd00      	ble.n	8001a5e <__aeabi_dsub+0xe6>
 8001a5c:	e0ea      	b.n	8001c34 <__aeabi_dsub+0x2bc>
 8001a5e:	2220      	movs	r2, #32
 8001a60:	0026      	movs	r6, r4
 8001a62:	1ad2      	subs	r2, r2, r3
 8001a64:	0001      	movs	r1, r0
 8001a66:	4094      	lsls	r4, r2
 8001a68:	40de      	lsrs	r6, r3
 8001a6a:	40d8      	lsrs	r0, r3
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	4091      	lsls	r1, r2
 8001a70:	1e62      	subs	r2, r4, #1
 8001a72:	4194      	sbcs	r4, r2
 8001a74:	4681      	mov	r9, r0
 8001a76:	4698      	mov	r8, r3
 8001a78:	4331      	orrs	r1, r6
 8001a7a:	430c      	orrs	r4, r1
 8001a7c:	0763      	lsls	r3, r4, #29
 8001a7e:	d009      	beq.n	8001a94 <__aeabi_dsub+0x11c>
 8001a80:	230f      	movs	r3, #15
 8001a82:	4023      	ands	r3, r4
 8001a84:	2b04      	cmp	r3, #4
 8001a86:	d005      	beq.n	8001a94 <__aeabi_dsub+0x11c>
 8001a88:	1d23      	adds	r3, r4, #4
 8001a8a:	42a3      	cmp	r3, r4
 8001a8c:	41a4      	sbcs	r4, r4
 8001a8e:	4264      	negs	r4, r4
 8001a90:	44a1      	add	r9, r4
 8001a92:	001c      	movs	r4, r3
 8001a94:	464b      	mov	r3, r9
 8001a96:	021b      	lsls	r3, r3, #8
 8001a98:	d400      	bmi.n	8001a9c <__aeabi_dsub+0x124>
 8001a9a:	e0de      	b.n	8001c5a <__aeabi_dsub+0x2e2>
 8001a9c:	4641      	mov	r1, r8
 8001a9e:	4b8c      	ldr	r3, [pc, #560]	; (8001cd0 <__aeabi_dsub+0x358>)
 8001aa0:	3101      	adds	r1, #1
 8001aa2:	4299      	cmp	r1, r3
 8001aa4:	d100      	bne.n	8001aa8 <__aeabi_dsub+0x130>
 8001aa6:	e0e7      	b.n	8001c78 <__aeabi_dsub+0x300>
 8001aa8:	464b      	mov	r3, r9
 8001aaa:	488a      	ldr	r0, [pc, #552]	; (8001cd4 <__aeabi_dsub+0x35c>)
 8001aac:	08e4      	lsrs	r4, r4, #3
 8001aae:	4003      	ands	r3, r0
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	0549      	lsls	r1, r1, #21
 8001ab4:	075b      	lsls	r3, r3, #29
 8001ab6:	0240      	lsls	r0, r0, #9
 8001ab8:	4323      	orrs	r3, r4
 8001aba:	0d4a      	lsrs	r2, r1, #21
 8001abc:	0b04      	lsrs	r4, r0, #12
 8001abe:	0512      	lsls	r2, r2, #20
 8001ac0:	07ed      	lsls	r5, r5, #31
 8001ac2:	4322      	orrs	r2, r4
 8001ac4:	432a      	orrs	r2, r5
 8001ac6:	0018      	movs	r0, r3
 8001ac8:	0011      	movs	r1, r2
 8001aca:	bcf0      	pop	{r4, r5, r6, r7}
 8001acc:	46bb      	mov	fp, r7
 8001ace:	46b2      	mov	sl, r6
 8001ad0:	46a9      	mov	r9, r5
 8001ad2:	46a0      	mov	r8, r4
 8001ad4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ad6:	4642      	mov	r2, r8
 8001ad8:	1a12      	subs	r2, r2, r0
 8001ada:	2a00      	cmp	r2, #0
 8001adc:	dd52      	ble.n	8001b84 <__aeabi_dsub+0x20c>
 8001ade:	2800      	cmp	r0, #0
 8001ae0:	d100      	bne.n	8001ae4 <__aeabi_dsub+0x16c>
 8001ae2:	e09c      	b.n	8001c1e <__aeabi_dsub+0x2a6>
 8001ae4:	45a0      	cmp	r8, r4
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dsub+0x172>
 8001ae8:	e0ca      	b.n	8001c80 <__aeabi_dsub+0x308>
 8001aea:	2080      	movs	r0, #128	; 0x80
 8001aec:	0400      	lsls	r0, r0, #16
 8001aee:	4301      	orrs	r1, r0
 8001af0:	2a38      	cmp	r2, #56	; 0x38
 8001af2:	dd00      	ble.n	8001af6 <__aeabi_dsub+0x17e>
 8001af4:	e149      	b.n	8001d8a <__aeabi_dsub+0x412>
 8001af6:	2a1f      	cmp	r2, #31
 8001af8:	dc00      	bgt.n	8001afc <__aeabi_dsub+0x184>
 8001afa:	e197      	b.n	8001e2c <__aeabi_dsub+0x4b4>
 8001afc:	0010      	movs	r0, r2
 8001afe:	000e      	movs	r6, r1
 8001b00:	3820      	subs	r0, #32
 8001b02:	40c6      	lsrs	r6, r0
 8001b04:	2a20      	cmp	r2, #32
 8001b06:	d004      	beq.n	8001b12 <__aeabi_dsub+0x19a>
 8001b08:	2040      	movs	r0, #64	; 0x40
 8001b0a:	1a82      	subs	r2, r0, r2
 8001b0c:	4091      	lsls	r1, r2
 8001b0e:	430f      	orrs	r7, r1
 8001b10:	46b9      	mov	r9, r7
 8001b12:	464c      	mov	r4, r9
 8001b14:	1e62      	subs	r2, r4, #1
 8001b16:	4194      	sbcs	r4, r2
 8001b18:	4334      	orrs	r4, r6
 8001b1a:	e13a      	b.n	8001d92 <__aeabi_dsub+0x41a>
 8001b1c:	000a      	movs	r2, r1
 8001b1e:	433a      	orrs	r2, r7
 8001b20:	d028      	beq.n	8001b74 <__aeabi_dsub+0x1fc>
 8001b22:	46b3      	mov	fp, r6
 8001b24:	42b5      	cmp	r5, r6
 8001b26:	d02b      	beq.n	8001b80 <__aeabi_dsub+0x208>
 8001b28:	4a6b      	ldr	r2, [pc, #428]	; (8001cd8 <__aeabi_dsub+0x360>)
 8001b2a:	4442      	add	r2, r8
 8001b2c:	2a00      	cmp	r2, #0
 8001b2e:	d05d      	beq.n	8001bec <__aeabi_dsub+0x274>
 8001b30:	4642      	mov	r2, r8
 8001b32:	4644      	mov	r4, r8
 8001b34:	1a82      	subs	r2, r0, r2
 8001b36:	2c00      	cmp	r4, #0
 8001b38:	d000      	beq.n	8001b3c <__aeabi_dsub+0x1c4>
 8001b3a:	e0f5      	b.n	8001d28 <__aeabi_dsub+0x3b0>
 8001b3c:	4665      	mov	r5, ip
 8001b3e:	431d      	orrs	r5, r3
 8001b40:	d100      	bne.n	8001b44 <__aeabi_dsub+0x1cc>
 8001b42:	e19c      	b.n	8001e7e <__aeabi_dsub+0x506>
 8001b44:	1e55      	subs	r5, r2, #1
 8001b46:	2a01      	cmp	r2, #1
 8001b48:	d100      	bne.n	8001b4c <__aeabi_dsub+0x1d4>
 8001b4a:	e1fb      	b.n	8001f44 <__aeabi_dsub+0x5cc>
 8001b4c:	4c60      	ldr	r4, [pc, #384]	; (8001cd0 <__aeabi_dsub+0x358>)
 8001b4e:	42a2      	cmp	r2, r4
 8001b50:	d100      	bne.n	8001b54 <__aeabi_dsub+0x1dc>
 8001b52:	e1bd      	b.n	8001ed0 <__aeabi_dsub+0x558>
 8001b54:	002a      	movs	r2, r5
 8001b56:	e0f0      	b.n	8001d3a <__aeabi_dsub+0x3c2>
 8001b58:	0008      	movs	r0, r1
 8001b5a:	4338      	orrs	r0, r7
 8001b5c:	d100      	bne.n	8001b60 <__aeabi_dsub+0x1e8>
 8001b5e:	e0c3      	b.n	8001ce8 <__aeabi_dsub+0x370>
 8001b60:	1e50      	subs	r0, r2, #1
 8001b62:	2a01      	cmp	r2, #1
 8001b64:	d100      	bne.n	8001b68 <__aeabi_dsub+0x1f0>
 8001b66:	e1a8      	b.n	8001eba <__aeabi_dsub+0x542>
 8001b68:	4c59      	ldr	r4, [pc, #356]	; (8001cd0 <__aeabi_dsub+0x358>)
 8001b6a:	42a2      	cmp	r2, r4
 8001b6c:	d100      	bne.n	8001b70 <__aeabi_dsub+0x1f8>
 8001b6e:	e087      	b.n	8001c80 <__aeabi_dsub+0x308>
 8001b70:	0002      	movs	r2, r0
 8001b72:	e736      	b.n	80019e2 <__aeabi_dsub+0x6a>
 8001b74:	2201      	movs	r2, #1
 8001b76:	4056      	eors	r6, r2
 8001b78:	46b3      	mov	fp, r6
 8001b7a:	42b5      	cmp	r5, r6
 8001b7c:	d000      	beq.n	8001b80 <__aeabi_dsub+0x208>
 8001b7e:	e721      	b.n	80019c4 <__aeabi_dsub+0x4c>
 8001b80:	4a55      	ldr	r2, [pc, #340]	; (8001cd8 <__aeabi_dsub+0x360>)
 8001b82:	4442      	add	r2, r8
 8001b84:	2a00      	cmp	r2, #0
 8001b86:	d100      	bne.n	8001b8a <__aeabi_dsub+0x212>
 8001b88:	e0b5      	b.n	8001cf6 <__aeabi_dsub+0x37e>
 8001b8a:	4642      	mov	r2, r8
 8001b8c:	4644      	mov	r4, r8
 8001b8e:	1a82      	subs	r2, r0, r2
 8001b90:	2c00      	cmp	r4, #0
 8001b92:	d100      	bne.n	8001b96 <__aeabi_dsub+0x21e>
 8001b94:	e138      	b.n	8001e08 <__aeabi_dsub+0x490>
 8001b96:	4e4e      	ldr	r6, [pc, #312]	; (8001cd0 <__aeabi_dsub+0x358>)
 8001b98:	42b0      	cmp	r0, r6
 8001b9a:	d100      	bne.n	8001b9e <__aeabi_dsub+0x226>
 8001b9c:	e1de      	b.n	8001f5c <__aeabi_dsub+0x5e4>
 8001b9e:	2680      	movs	r6, #128	; 0x80
 8001ba0:	4664      	mov	r4, ip
 8001ba2:	0436      	lsls	r6, r6, #16
 8001ba4:	4334      	orrs	r4, r6
 8001ba6:	46a4      	mov	ip, r4
 8001ba8:	2a38      	cmp	r2, #56	; 0x38
 8001baa:	dd00      	ble.n	8001bae <__aeabi_dsub+0x236>
 8001bac:	e196      	b.n	8001edc <__aeabi_dsub+0x564>
 8001bae:	2a1f      	cmp	r2, #31
 8001bb0:	dd00      	ble.n	8001bb4 <__aeabi_dsub+0x23c>
 8001bb2:	e224      	b.n	8001ffe <__aeabi_dsub+0x686>
 8001bb4:	2620      	movs	r6, #32
 8001bb6:	1ab4      	subs	r4, r6, r2
 8001bb8:	46a2      	mov	sl, r4
 8001bba:	4664      	mov	r4, ip
 8001bbc:	4656      	mov	r6, sl
 8001bbe:	40b4      	lsls	r4, r6
 8001bc0:	46a1      	mov	r9, r4
 8001bc2:	001c      	movs	r4, r3
 8001bc4:	464e      	mov	r6, r9
 8001bc6:	40d4      	lsrs	r4, r2
 8001bc8:	4326      	orrs	r6, r4
 8001bca:	0034      	movs	r4, r6
 8001bcc:	4656      	mov	r6, sl
 8001bce:	40b3      	lsls	r3, r6
 8001bd0:	1e5e      	subs	r6, r3, #1
 8001bd2:	41b3      	sbcs	r3, r6
 8001bd4:	431c      	orrs	r4, r3
 8001bd6:	4663      	mov	r3, ip
 8001bd8:	40d3      	lsrs	r3, r2
 8001bda:	18c9      	adds	r1, r1, r3
 8001bdc:	19e4      	adds	r4, r4, r7
 8001bde:	42bc      	cmp	r4, r7
 8001be0:	41bf      	sbcs	r7, r7
 8001be2:	427f      	negs	r7, r7
 8001be4:	46b9      	mov	r9, r7
 8001be6:	4680      	mov	r8, r0
 8001be8:	4489      	add	r9, r1
 8001bea:	e0d8      	b.n	8001d9e <__aeabi_dsub+0x426>
 8001bec:	4640      	mov	r0, r8
 8001bee:	4c3b      	ldr	r4, [pc, #236]	; (8001cdc <__aeabi_dsub+0x364>)
 8001bf0:	3001      	adds	r0, #1
 8001bf2:	4220      	tst	r0, r4
 8001bf4:	d000      	beq.n	8001bf8 <__aeabi_dsub+0x280>
 8001bf6:	e0b4      	b.n	8001d62 <__aeabi_dsub+0x3ea>
 8001bf8:	4640      	mov	r0, r8
 8001bfa:	2800      	cmp	r0, #0
 8001bfc:	d000      	beq.n	8001c00 <__aeabi_dsub+0x288>
 8001bfe:	e144      	b.n	8001e8a <__aeabi_dsub+0x512>
 8001c00:	4660      	mov	r0, ip
 8001c02:	4318      	orrs	r0, r3
 8001c04:	d100      	bne.n	8001c08 <__aeabi_dsub+0x290>
 8001c06:	e190      	b.n	8001f2a <__aeabi_dsub+0x5b2>
 8001c08:	0008      	movs	r0, r1
 8001c0a:	4338      	orrs	r0, r7
 8001c0c:	d000      	beq.n	8001c10 <__aeabi_dsub+0x298>
 8001c0e:	e1aa      	b.n	8001f66 <__aeabi_dsub+0x5ee>
 8001c10:	4661      	mov	r1, ip
 8001c12:	08db      	lsrs	r3, r3, #3
 8001c14:	0749      	lsls	r1, r1, #29
 8001c16:	430b      	orrs	r3, r1
 8001c18:	4661      	mov	r1, ip
 8001c1a:	08cc      	lsrs	r4, r1, #3
 8001c1c:	e027      	b.n	8001c6e <__aeabi_dsub+0x2f6>
 8001c1e:	0008      	movs	r0, r1
 8001c20:	4338      	orrs	r0, r7
 8001c22:	d061      	beq.n	8001ce8 <__aeabi_dsub+0x370>
 8001c24:	1e50      	subs	r0, r2, #1
 8001c26:	2a01      	cmp	r2, #1
 8001c28:	d100      	bne.n	8001c2c <__aeabi_dsub+0x2b4>
 8001c2a:	e139      	b.n	8001ea0 <__aeabi_dsub+0x528>
 8001c2c:	42a2      	cmp	r2, r4
 8001c2e:	d027      	beq.n	8001c80 <__aeabi_dsub+0x308>
 8001c30:	0002      	movs	r2, r0
 8001c32:	e75d      	b.n	8001af0 <__aeabi_dsub+0x178>
 8001c34:	0002      	movs	r2, r0
 8001c36:	391f      	subs	r1, #31
 8001c38:	40ca      	lsrs	r2, r1
 8001c3a:	0011      	movs	r1, r2
 8001c3c:	2b20      	cmp	r3, #32
 8001c3e:	d003      	beq.n	8001c48 <__aeabi_dsub+0x2d0>
 8001c40:	2240      	movs	r2, #64	; 0x40
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	4098      	lsls	r0, r3
 8001c46:	4304      	orrs	r4, r0
 8001c48:	1e63      	subs	r3, r4, #1
 8001c4a:	419c      	sbcs	r4, r3
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	4699      	mov	r9, r3
 8001c50:	4698      	mov	r8, r3
 8001c52:	430c      	orrs	r4, r1
 8001c54:	0763      	lsls	r3, r4, #29
 8001c56:	d000      	beq.n	8001c5a <__aeabi_dsub+0x2e2>
 8001c58:	e712      	b.n	8001a80 <__aeabi_dsub+0x108>
 8001c5a:	464b      	mov	r3, r9
 8001c5c:	464a      	mov	r2, r9
 8001c5e:	08e4      	lsrs	r4, r4, #3
 8001c60:	075b      	lsls	r3, r3, #29
 8001c62:	4323      	orrs	r3, r4
 8001c64:	08d4      	lsrs	r4, r2, #3
 8001c66:	4642      	mov	r2, r8
 8001c68:	4919      	ldr	r1, [pc, #100]	; (8001cd0 <__aeabi_dsub+0x358>)
 8001c6a:	428a      	cmp	r2, r1
 8001c6c:	d00e      	beq.n	8001c8c <__aeabi_dsub+0x314>
 8001c6e:	0324      	lsls	r4, r4, #12
 8001c70:	0552      	lsls	r2, r2, #21
 8001c72:	0b24      	lsrs	r4, r4, #12
 8001c74:	0d52      	lsrs	r2, r2, #21
 8001c76:	e722      	b.n	8001abe <__aeabi_dsub+0x146>
 8001c78:	000a      	movs	r2, r1
 8001c7a:	2400      	movs	r4, #0
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	e71e      	b.n	8001abe <__aeabi_dsub+0x146>
 8001c80:	08db      	lsrs	r3, r3, #3
 8001c82:	4662      	mov	r2, ip
 8001c84:	0752      	lsls	r2, r2, #29
 8001c86:	4313      	orrs	r3, r2
 8001c88:	4662      	mov	r2, ip
 8001c8a:	08d4      	lsrs	r4, r2, #3
 8001c8c:	001a      	movs	r2, r3
 8001c8e:	4322      	orrs	r2, r4
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x31c>
 8001c92:	e1fc      	b.n	800208e <__aeabi_dsub+0x716>
 8001c94:	2280      	movs	r2, #128	; 0x80
 8001c96:	0312      	lsls	r2, r2, #12
 8001c98:	4314      	orrs	r4, r2
 8001c9a:	0324      	lsls	r4, r4, #12
 8001c9c:	4a0c      	ldr	r2, [pc, #48]	; (8001cd0 <__aeabi_dsub+0x358>)
 8001c9e:	0b24      	lsrs	r4, r4, #12
 8001ca0:	e70d      	b.n	8001abe <__aeabi_dsub+0x146>
 8001ca2:	0020      	movs	r0, r4
 8001ca4:	f000 fb74 	bl	8002390 <__clzsi2>
 8001ca8:	0001      	movs	r1, r0
 8001caa:	3118      	adds	r1, #24
 8001cac:	291f      	cmp	r1, #31
 8001cae:	dc00      	bgt.n	8001cb2 <__aeabi_dsub+0x33a>
 8001cb0:	e6c4      	b.n	8001a3c <__aeabi_dsub+0xc4>
 8001cb2:	3808      	subs	r0, #8
 8001cb4:	4084      	lsls	r4, r0
 8001cb6:	4643      	mov	r3, r8
 8001cb8:	0020      	movs	r0, r4
 8001cba:	2400      	movs	r4, #0
 8001cbc:	4588      	cmp	r8, r1
 8001cbe:	dc00      	bgt.n	8001cc2 <__aeabi_dsub+0x34a>
 8001cc0:	e6c8      	b.n	8001a54 <__aeabi_dsub+0xdc>
 8001cc2:	4a04      	ldr	r2, [pc, #16]	; (8001cd4 <__aeabi_dsub+0x35c>)
 8001cc4:	1a5b      	subs	r3, r3, r1
 8001cc6:	4010      	ands	r0, r2
 8001cc8:	4698      	mov	r8, r3
 8001cca:	4681      	mov	r9, r0
 8001ccc:	e6d6      	b.n	8001a7c <__aeabi_dsub+0x104>
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	000007ff 	.word	0x000007ff
 8001cd4:	ff7fffff 	.word	0xff7fffff
 8001cd8:	fffff801 	.word	0xfffff801
 8001cdc:	000007fe 	.word	0x000007fe
 8001ce0:	430f      	orrs	r7, r1
 8001ce2:	1e7a      	subs	r2, r7, #1
 8001ce4:	4197      	sbcs	r7, r2
 8001ce6:	e691      	b.n	8001a0c <__aeabi_dsub+0x94>
 8001ce8:	4661      	mov	r1, ip
 8001cea:	08db      	lsrs	r3, r3, #3
 8001cec:	0749      	lsls	r1, r1, #29
 8001cee:	430b      	orrs	r3, r1
 8001cf0:	4661      	mov	r1, ip
 8001cf2:	08cc      	lsrs	r4, r1, #3
 8001cf4:	e7b8      	b.n	8001c68 <__aeabi_dsub+0x2f0>
 8001cf6:	4640      	mov	r0, r8
 8001cf8:	4cd3      	ldr	r4, [pc, #844]	; (8002048 <__aeabi_dsub+0x6d0>)
 8001cfa:	3001      	adds	r0, #1
 8001cfc:	4220      	tst	r0, r4
 8001cfe:	d000      	beq.n	8001d02 <__aeabi_dsub+0x38a>
 8001d00:	e0a2      	b.n	8001e48 <__aeabi_dsub+0x4d0>
 8001d02:	4640      	mov	r0, r8
 8001d04:	2800      	cmp	r0, #0
 8001d06:	d000      	beq.n	8001d0a <__aeabi_dsub+0x392>
 8001d08:	e101      	b.n	8001f0e <__aeabi_dsub+0x596>
 8001d0a:	4660      	mov	r0, ip
 8001d0c:	4318      	orrs	r0, r3
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0x39a>
 8001d10:	e15e      	b.n	8001fd0 <__aeabi_dsub+0x658>
 8001d12:	0008      	movs	r0, r1
 8001d14:	4338      	orrs	r0, r7
 8001d16:	d000      	beq.n	8001d1a <__aeabi_dsub+0x3a2>
 8001d18:	e15f      	b.n	8001fda <__aeabi_dsub+0x662>
 8001d1a:	4661      	mov	r1, ip
 8001d1c:	08db      	lsrs	r3, r3, #3
 8001d1e:	0749      	lsls	r1, r1, #29
 8001d20:	430b      	orrs	r3, r1
 8001d22:	4661      	mov	r1, ip
 8001d24:	08cc      	lsrs	r4, r1, #3
 8001d26:	e7a2      	b.n	8001c6e <__aeabi_dsub+0x2f6>
 8001d28:	4dc8      	ldr	r5, [pc, #800]	; (800204c <__aeabi_dsub+0x6d4>)
 8001d2a:	42a8      	cmp	r0, r5
 8001d2c:	d100      	bne.n	8001d30 <__aeabi_dsub+0x3b8>
 8001d2e:	e0cf      	b.n	8001ed0 <__aeabi_dsub+0x558>
 8001d30:	2580      	movs	r5, #128	; 0x80
 8001d32:	4664      	mov	r4, ip
 8001d34:	042d      	lsls	r5, r5, #16
 8001d36:	432c      	orrs	r4, r5
 8001d38:	46a4      	mov	ip, r4
 8001d3a:	2a38      	cmp	r2, #56	; 0x38
 8001d3c:	dc56      	bgt.n	8001dec <__aeabi_dsub+0x474>
 8001d3e:	2a1f      	cmp	r2, #31
 8001d40:	dd00      	ble.n	8001d44 <__aeabi_dsub+0x3cc>
 8001d42:	e0d1      	b.n	8001ee8 <__aeabi_dsub+0x570>
 8001d44:	2520      	movs	r5, #32
 8001d46:	001e      	movs	r6, r3
 8001d48:	1aad      	subs	r5, r5, r2
 8001d4a:	4664      	mov	r4, ip
 8001d4c:	40ab      	lsls	r3, r5
 8001d4e:	40ac      	lsls	r4, r5
 8001d50:	40d6      	lsrs	r6, r2
 8001d52:	1e5d      	subs	r5, r3, #1
 8001d54:	41ab      	sbcs	r3, r5
 8001d56:	4334      	orrs	r4, r6
 8001d58:	4323      	orrs	r3, r4
 8001d5a:	4664      	mov	r4, ip
 8001d5c:	40d4      	lsrs	r4, r2
 8001d5e:	1b09      	subs	r1, r1, r4
 8001d60:	e049      	b.n	8001df6 <__aeabi_dsub+0x47e>
 8001d62:	4660      	mov	r0, ip
 8001d64:	1bdc      	subs	r4, r3, r7
 8001d66:	1a46      	subs	r6, r0, r1
 8001d68:	42a3      	cmp	r3, r4
 8001d6a:	4180      	sbcs	r0, r0
 8001d6c:	4240      	negs	r0, r0
 8001d6e:	4681      	mov	r9, r0
 8001d70:	0030      	movs	r0, r6
 8001d72:	464e      	mov	r6, r9
 8001d74:	1b80      	subs	r0, r0, r6
 8001d76:	4681      	mov	r9, r0
 8001d78:	0200      	lsls	r0, r0, #8
 8001d7a:	d476      	bmi.n	8001e6a <__aeabi_dsub+0x4f2>
 8001d7c:	464b      	mov	r3, r9
 8001d7e:	4323      	orrs	r3, r4
 8001d80:	d000      	beq.n	8001d84 <__aeabi_dsub+0x40c>
 8001d82:	e652      	b.n	8001a2a <__aeabi_dsub+0xb2>
 8001d84:	2400      	movs	r4, #0
 8001d86:	2500      	movs	r5, #0
 8001d88:	e771      	b.n	8001c6e <__aeabi_dsub+0x2f6>
 8001d8a:	4339      	orrs	r1, r7
 8001d8c:	000c      	movs	r4, r1
 8001d8e:	1e62      	subs	r2, r4, #1
 8001d90:	4194      	sbcs	r4, r2
 8001d92:	18e4      	adds	r4, r4, r3
 8001d94:	429c      	cmp	r4, r3
 8001d96:	419b      	sbcs	r3, r3
 8001d98:	425b      	negs	r3, r3
 8001d9a:	4463      	add	r3, ip
 8001d9c:	4699      	mov	r9, r3
 8001d9e:	464b      	mov	r3, r9
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	d400      	bmi.n	8001da6 <__aeabi_dsub+0x42e>
 8001da4:	e756      	b.n	8001c54 <__aeabi_dsub+0x2dc>
 8001da6:	2301      	movs	r3, #1
 8001da8:	469c      	mov	ip, r3
 8001daa:	4ba8      	ldr	r3, [pc, #672]	; (800204c <__aeabi_dsub+0x6d4>)
 8001dac:	44e0      	add	r8, ip
 8001dae:	4598      	cmp	r8, r3
 8001db0:	d038      	beq.n	8001e24 <__aeabi_dsub+0x4ac>
 8001db2:	464b      	mov	r3, r9
 8001db4:	48a6      	ldr	r0, [pc, #664]	; (8002050 <__aeabi_dsub+0x6d8>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	4003      	ands	r3, r0
 8001dba:	0018      	movs	r0, r3
 8001dbc:	0863      	lsrs	r3, r4, #1
 8001dbe:	4014      	ands	r4, r2
 8001dc0:	431c      	orrs	r4, r3
 8001dc2:	07c3      	lsls	r3, r0, #31
 8001dc4:	431c      	orrs	r4, r3
 8001dc6:	0843      	lsrs	r3, r0, #1
 8001dc8:	4699      	mov	r9, r3
 8001dca:	e657      	b.n	8001a7c <__aeabi_dsub+0x104>
 8001dcc:	0010      	movs	r0, r2
 8001dce:	000e      	movs	r6, r1
 8001dd0:	3820      	subs	r0, #32
 8001dd2:	40c6      	lsrs	r6, r0
 8001dd4:	2a20      	cmp	r2, #32
 8001dd6:	d004      	beq.n	8001de2 <__aeabi_dsub+0x46a>
 8001dd8:	2040      	movs	r0, #64	; 0x40
 8001dda:	1a82      	subs	r2, r0, r2
 8001ddc:	4091      	lsls	r1, r2
 8001dde:	430f      	orrs	r7, r1
 8001de0:	46b9      	mov	r9, r7
 8001de2:	464f      	mov	r7, r9
 8001de4:	1e7a      	subs	r2, r7, #1
 8001de6:	4197      	sbcs	r7, r2
 8001de8:	4337      	orrs	r7, r6
 8001dea:	e60f      	b.n	8001a0c <__aeabi_dsub+0x94>
 8001dec:	4662      	mov	r2, ip
 8001dee:	431a      	orrs	r2, r3
 8001df0:	0013      	movs	r3, r2
 8001df2:	1e5a      	subs	r2, r3, #1
 8001df4:	4193      	sbcs	r3, r2
 8001df6:	1afc      	subs	r4, r7, r3
 8001df8:	42a7      	cmp	r7, r4
 8001dfa:	41bf      	sbcs	r7, r7
 8001dfc:	427f      	negs	r7, r7
 8001dfe:	1bcb      	subs	r3, r1, r7
 8001e00:	4699      	mov	r9, r3
 8001e02:	465d      	mov	r5, fp
 8001e04:	4680      	mov	r8, r0
 8001e06:	e608      	b.n	8001a1a <__aeabi_dsub+0xa2>
 8001e08:	4666      	mov	r6, ip
 8001e0a:	431e      	orrs	r6, r3
 8001e0c:	d100      	bne.n	8001e10 <__aeabi_dsub+0x498>
 8001e0e:	e0be      	b.n	8001f8e <__aeabi_dsub+0x616>
 8001e10:	1e56      	subs	r6, r2, #1
 8001e12:	2a01      	cmp	r2, #1
 8001e14:	d100      	bne.n	8001e18 <__aeabi_dsub+0x4a0>
 8001e16:	e109      	b.n	800202c <__aeabi_dsub+0x6b4>
 8001e18:	4c8c      	ldr	r4, [pc, #560]	; (800204c <__aeabi_dsub+0x6d4>)
 8001e1a:	42a2      	cmp	r2, r4
 8001e1c:	d100      	bne.n	8001e20 <__aeabi_dsub+0x4a8>
 8001e1e:	e119      	b.n	8002054 <__aeabi_dsub+0x6dc>
 8001e20:	0032      	movs	r2, r6
 8001e22:	e6c1      	b.n	8001ba8 <__aeabi_dsub+0x230>
 8001e24:	4642      	mov	r2, r8
 8001e26:	2400      	movs	r4, #0
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e648      	b.n	8001abe <__aeabi_dsub+0x146>
 8001e2c:	2020      	movs	r0, #32
 8001e2e:	000c      	movs	r4, r1
 8001e30:	1a80      	subs	r0, r0, r2
 8001e32:	003e      	movs	r6, r7
 8001e34:	4087      	lsls	r7, r0
 8001e36:	4084      	lsls	r4, r0
 8001e38:	40d6      	lsrs	r6, r2
 8001e3a:	1e78      	subs	r0, r7, #1
 8001e3c:	4187      	sbcs	r7, r0
 8001e3e:	40d1      	lsrs	r1, r2
 8001e40:	4334      	orrs	r4, r6
 8001e42:	433c      	orrs	r4, r7
 8001e44:	448c      	add	ip, r1
 8001e46:	e7a4      	b.n	8001d92 <__aeabi_dsub+0x41a>
 8001e48:	4a80      	ldr	r2, [pc, #512]	; (800204c <__aeabi_dsub+0x6d4>)
 8001e4a:	4290      	cmp	r0, r2
 8001e4c:	d100      	bne.n	8001e50 <__aeabi_dsub+0x4d8>
 8001e4e:	e0e9      	b.n	8002024 <__aeabi_dsub+0x6ac>
 8001e50:	19df      	adds	r7, r3, r7
 8001e52:	429f      	cmp	r7, r3
 8001e54:	419b      	sbcs	r3, r3
 8001e56:	4461      	add	r1, ip
 8001e58:	425b      	negs	r3, r3
 8001e5a:	18c9      	adds	r1, r1, r3
 8001e5c:	07cc      	lsls	r4, r1, #31
 8001e5e:	087f      	lsrs	r7, r7, #1
 8001e60:	084b      	lsrs	r3, r1, #1
 8001e62:	4699      	mov	r9, r3
 8001e64:	4680      	mov	r8, r0
 8001e66:	433c      	orrs	r4, r7
 8001e68:	e6f4      	b.n	8001c54 <__aeabi_dsub+0x2dc>
 8001e6a:	1afc      	subs	r4, r7, r3
 8001e6c:	42a7      	cmp	r7, r4
 8001e6e:	41bf      	sbcs	r7, r7
 8001e70:	4663      	mov	r3, ip
 8001e72:	427f      	negs	r7, r7
 8001e74:	1ac9      	subs	r1, r1, r3
 8001e76:	1bcb      	subs	r3, r1, r7
 8001e78:	4699      	mov	r9, r3
 8001e7a:	465d      	mov	r5, fp
 8001e7c:	e5d5      	b.n	8001a2a <__aeabi_dsub+0xb2>
 8001e7e:	08ff      	lsrs	r7, r7, #3
 8001e80:	074b      	lsls	r3, r1, #29
 8001e82:	465d      	mov	r5, fp
 8001e84:	433b      	orrs	r3, r7
 8001e86:	08cc      	lsrs	r4, r1, #3
 8001e88:	e6ee      	b.n	8001c68 <__aeabi_dsub+0x2f0>
 8001e8a:	4662      	mov	r2, ip
 8001e8c:	431a      	orrs	r2, r3
 8001e8e:	d000      	beq.n	8001e92 <__aeabi_dsub+0x51a>
 8001e90:	e082      	b.n	8001f98 <__aeabi_dsub+0x620>
 8001e92:	000b      	movs	r3, r1
 8001e94:	433b      	orrs	r3, r7
 8001e96:	d11b      	bne.n	8001ed0 <__aeabi_dsub+0x558>
 8001e98:	2480      	movs	r4, #128	; 0x80
 8001e9a:	2500      	movs	r5, #0
 8001e9c:	0324      	lsls	r4, r4, #12
 8001e9e:	e6f9      	b.n	8001c94 <__aeabi_dsub+0x31c>
 8001ea0:	19dc      	adds	r4, r3, r7
 8001ea2:	429c      	cmp	r4, r3
 8001ea4:	419b      	sbcs	r3, r3
 8001ea6:	4461      	add	r1, ip
 8001ea8:	4689      	mov	r9, r1
 8001eaa:	425b      	negs	r3, r3
 8001eac:	4499      	add	r9, r3
 8001eae:	464b      	mov	r3, r9
 8001eb0:	021b      	lsls	r3, r3, #8
 8001eb2:	d444      	bmi.n	8001f3e <__aeabi_dsub+0x5c6>
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	4698      	mov	r8, r3
 8001eb8:	e6cc      	b.n	8001c54 <__aeabi_dsub+0x2dc>
 8001eba:	1bdc      	subs	r4, r3, r7
 8001ebc:	4662      	mov	r2, ip
 8001ebe:	42a3      	cmp	r3, r4
 8001ec0:	419b      	sbcs	r3, r3
 8001ec2:	1a51      	subs	r1, r2, r1
 8001ec4:	425b      	negs	r3, r3
 8001ec6:	1acb      	subs	r3, r1, r3
 8001ec8:	4699      	mov	r9, r3
 8001eca:	2301      	movs	r3, #1
 8001ecc:	4698      	mov	r8, r3
 8001ece:	e5a4      	b.n	8001a1a <__aeabi_dsub+0xa2>
 8001ed0:	08ff      	lsrs	r7, r7, #3
 8001ed2:	074b      	lsls	r3, r1, #29
 8001ed4:	465d      	mov	r5, fp
 8001ed6:	433b      	orrs	r3, r7
 8001ed8:	08cc      	lsrs	r4, r1, #3
 8001eda:	e6d7      	b.n	8001c8c <__aeabi_dsub+0x314>
 8001edc:	4662      	mov	r2, ip
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	0014      	movs	r4, r2
 8001ee2:	1e63      	subs	r3, r4, #1
 8001ee4:	419c      	sbcs	r4, r3
 8001ee6:	e679      	b.n	8001bdc <__aeabi_dsub+0x264>
 8001ee8:	0015      	movs	r5, r2
 8001eea:	4664      	mov	r4, ip
 8001eec:	3d20      	subs	r5, #32
 8001eee:	40ec      	lsrs	r4, r5
 8001ef0:	46a0      	mov	r8, r4
 8001ef2:	2a20      	cmp	r2, #32
 8001ef4:	d005      	beq.n	8001f02 <__aeabi_dsub+0x58a>
 8001ef6:	2540      	movs	r5, #64	; 0x40
 8001ef8:	4664      	mov	r4, ip
 8001efa:	1aaa      	subs	r2, r5, r2
 8001efc:	4094      	lsls	r4, r2
 8001efe:	4323      	orrs	r3, r4
 8001f00:	469a      	mov	sl, r3
 8001f02:	4654      	mov	r4, sl
 8001f04:	1e63      	subs	r3, r4, #1
 8001f06:	419c      	sbcs	r4, r3
 8001f08:	4643      	mov	r3, r8
 8001f0a:	4323      	orrs	r3, r4
 8001f0c:	e773      	b.n	8001df6 <__aeabi_dsub+0x47e>
 8001f0e:	4662      	mov	r2, ip
 8001f10:	431a      	orrs	r2, r3
 8001f12:	d023      	beq.n	8001f5c <__aeabi_dsub+0x5e4>
 8001f14:	000a      	movs	r2, r1
 8001f16:	433a      	orrs	r2, r7
 8001f18:	d000      	beq.n	8001f1c <__aeabi_dsub+0x5a4>
 8001f1a:	e0a0      	b.n	800205e <__aeabi_dsub+0x6e6>
 8001f1c:	4662      	mov	r2, ip
 8001f1e:	08db      	lsrs	r3, r3, #3
 8001f20:	0752      	lsls	r2, r2, #29
 8001f22:	4313      	orrs	r3, r2
 8001f24:	4662      	mov	r2, ip
 8001f26:	08d4      	lsrs	r4, r2, #3
 8001f28:	e6b0      	b.n	8001c8c <__aeabi_dsub+0x314>
 8001f2a:	000b      	movs	r3, r1
 8001f2c:	433b      	orrs	r3, r7
 8001f2e:	d100      	bne.n	8001f32 <__aeabi_dsub+0x5ba>
 8001f30:	e728      	b.n	8001d84 <__aeabi_dsub+0x40c>
 8001f32:	08ff      	lsrs	r7, r7, #3
 8001f34:	074b      	lsls	r3, r1, #29
 8001f36:	465d      	mov	r5, fp
 8001f38:	433b      	orrs	r3, r7
 8001f3a:	08cc      	lsrs	r4, r1, #3
 8001f3c:	e697      	b.n	8001c6e <__aeabi_dsub+0x2f6>
 8001f3e:	2302      	movs	r3, #2
 8001f40:	4698      	mov	r8, r3
 8001f42:	e736      	b.n	8001db2 <__aeabi_dsub+0x43a>
 8001f44:	1afc      	subs	r4, r7, r3
 8001f46:	42a7      	cmp	r7, r4
 8001f48:	41bf      	sbcs	r7, r7
 8001f4a:	4663      	mov	r3, ip
 8001f4c:	427f      	negs	r7, r7
 8001f4e:	1ac9      	subs	r1, r1, r3
 8001f50:	1bcb      	subs	r3, r1, r7
 8001f52:	4699      	mov	r9, r3
 8001f54:	2301      	movs	r3, #1
 8001f56:	465d      	mov	r5, fp
 8001f58:	4698      	mov	r8, r3
 8001f5a:	e55e      	b.n	8001a1a <__aeabi_dsub+0xa2>
 8001f5c:	074b      	lsls	r3, r1, #29
 8001f5e:	08ff      	lsrs	r7, r7, #3
 8001f60:	433b      	orrs	r3, r7
 8001f62:	08cc      	lsrs	r4, r1, #3
 8001f64:	e692      	b.n	8001c8c <__aeabi_dsub+0x314>
 8001f66:	1bdc      	subs	r4, r3, r7
 8001f68:	4660      	mov	r0, ip
 8001f6a:	42a3      	cmp	r3, r4
 8001f6c:	41b6      	sbcs	r6, r6
 8001f6e:	1a40      	subs	r0, r0, r1
 8001f70:	4276      	negs	r6, r6
 8001f72:	1b80      	subs	r0, r0, r6
 8001f74:	4681      	mov	r9, r0
 8001f76:	0200      	lsls	r0, r0, #8
 8001f78:	d560      	bpl.n	800203c <__aeabi_dsub+0x6c4>
 8001f7a:	1afc      	subs	r4, r7, r3
 8001f7c:	42a7      	cmp	r7, r4
 8001f7e:	41bf      	sbcs	r7, r7
 8001f80:	4663      	mov	r3, ip
 8001f82:	427f      	negs	r7, r7
 8001f84:	1ac9      	subs	r1, r1, r3
 8001f86:	1bcb      	subs	r3, r1, r7
 8001f88:	4699      	mov	r9, r3
 8001f8a:	465d      	mov	r5, fp
 8001f8c:	e576      	b.n	8001a7c <__aeabi_dsub+0x104>
 8001f8e:	08ff      	lsrs	r7, r7, #3
 8001f90:	074b      	lsls	r3, r1, #29
 8001f92:	433b      	orrs	r3, r7
 8001f94:	08cc      	lsrs	r4, r1, #3
 8001f96:	e667      	b.n	8001c68 <__aeabi_dsub+0x2f0>
 8001f98:	000a      	movs	r2, r1
 8001f9a:	08db      	lsrs	r3, r3, #3
 8001f9c:	433a      	orrs	r2, r7
 8001f9e:	d100      	bne.n	8001fa2 <__aeabi_dsub+0x62a>
 8001fa0:	e66f      	b.n	8001c82 <__aeabi_dsub+0x30a>
 8001fa2:	4662      	mov	r2, ip
 8001fa4:	0752      	lsls	r2, r2, #29
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	4662      	mov	r2, ip
 8001faa:	08d4      	lsrs	r4, r2, #3
 8001fac:	2280      	movs	r2, #128	; 0x80
 8001fae:	0312      	lsls	r2, r2, #12
 8001fb0:	4214      	tst	r4, r2
 8001fb2:	d007      	beq.n	8001fc4 <__aeabi_dsub+0x64c>
 8001fb4:	08c8      	lsrs	r0, r1, #3
 8001fb6:	4210      	tst	r0, r2
 8001fb8:	d104      	bne.n	8001fc4 <__aeabi_dsub+0x64c>
 8001fba:	465d      	mov	r5, fp
 8001fbc:	0004      	movs	r4, r0
 8001fbe:	08fb      	lsrs	r3, r7, #3
 8001fc0:	0749      	lsls	r1, r1, #29
 8001fc2:	430b      	orrs	r3, r1
 8001fc4:	0f5a      	lsrs	r2, r3, #29
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	08db      	lsrs	r3, r3, #3
 8001fca:	0752      	lsls	r2, r2, #29
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	e65d      	b.n	8001c8c <__aeabi_dsub+0x314>
 8001fd0:	074b      	lsls	r3, r1, #29
 8001fd2:	08ff      	lsrs	r7, r7, #3
 8001fd4:	433b      	orrs	r3, r7
 8001fd6:	08cc      	lsrs	r4, r1, #3
 8001fd8:	e649      	b.n	8001c6e <__aeabi_dsub+0x2f6>
 8001fda:	19dc      	adds	r4, r3, r7
 8001fdc:	429c      	cmp	r4, r3
 8001fde:	419b      	sbcs	r3, r3
 8001fe0:	4461      	add	r1, ip
 8001fe2:	4689      	mov	r9, r1
 8001fe4:	425b      	negs	r3, r3
 8001fe6:	4499      	add	r9, r3
 8001fe8:	464b      	mov	r3, r9
 8001fea:	021b      	lsls	r3, r3, #8
 8001fec:	d400      	bmi.n	8001ff0 <__aeabi_dsub+0x678>
 8001fee:	e631      	b.n	8001c54 <__aeabi_dsub+0x2dc>
 8001ff0:	464a      	mov	r2, r9
 8001ff2:	4b17      	ldr	r3, [pc, #92]	; (8002050 <__aeabi_dsub+0x6d8>)
 8001ff4:	401a      	ands	r2, r3
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	4691      	mov	r9, r2
 8001ffa:	4698      	mov	r8, r3
 8001ffc:	e62a      	b.n	8001c54 <__aeabi_dsub+0x2dc>
 8001ffe:	0016      	movs	r6, r2
 8002000:	4664      	mov	r4, ip
 8002002:	3e20      	subs	r6, #32
 8002004:	40f4      	lsrs	r4, r6
 8002006:	46a0      	mov	r8, r4
 8002008:	2a20      	cmp	r2, #32
 800200a:	d005      	beq.n	8002018 <__aeabi_dsub+0x6a0>
 800200c:	2640      	movs	r6, #64	; 0x40
 800200e:	4664      	mov	r4, ip
 8002010:	1ab2      	subs	r2, r6, r2
 8002012:	4094      	lsls	r4, r2
 8002014:	4323      	orrs	r3, r4
 8002016:	469a      	mov	sl, r3
 8002018:	4654      	mov	r4, sl
 800201a:	1e63      	subs	r3, r4, #1
 800201c:	419c      	sbcs	r4, r3
 800201e:	4643      	mov	r3, r8
 8002020:	431c      	orrs	r4, r3
 8002022:	e5db      	b.n	8001bdc <__aeabi_dsub+0x264>
 8002024:	0002      	movs	r2, r0
 8002026:	2400      	movs	r4, #0
 8002028:	2300      	movs	r3, #0
 800202a:	e548      	b.n	8001abe <__aeabi_dsub+0x146>
 800202c:	19dc      	adds	r4, r3, r7
 800202e:	42bc      	cmp	r4, r7
 8002030:	41bf      	sbcs	r7, r7
 8002032:	4461      	add	r1, ip
 8002034:	4689      	mov	r9, r1
 8002036:	427f      	negs	r7, r7
 8002038:	44b9      	add	r9, r7
 800203a:	e738      	b.n	8001eae <__aeabi_dsub+0x536>
 800203c:	464b      	mov	r3, r9
 800203e:	4323      	orrs	r3, r4
 8002040:	d100      	bne.n	8002044 <__aeabi_dsub+0x6cc>
 8002042:	e69f      	b.n	8001d84 <__aeabi_dsub+0x40c>
 8002044:	e606      	b.n	8001c54 <__aeabi_dsub+0x2dc>
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	000007fe 	.word	0x000007fe
 800204c:	000007ff 	.word	0x000007ff
 8002050:	ff7fffff 	.word	0xff7fffff
 8002054:	08ff      	lsrs	r7, r7, #3
 8002056:	074b      	lsls	r3, r1, #29
 8002058:	433b      	orrs	r3, r7
 800205a:	08cc      	lsrs	r4, r1, #3
 800205c:	e616      	b.n	8001c8c <__aeabi_dsub+0x314>
 800205e:	4662      	mov	r2, ip
 8002060:	08db      	lsrs	r3, r3, #3
 8002062:	0752      	lsls	r2, r2, #29
 8002064:	4313      	orrs	r3, r2
 8002066:	4662      	mov	r2, ip
 8002068:	08d4      	lsrs	r4, r2, #3
 800206a:	2280      	movs	r2, #128	; 0x80
 800206c:	0312      	lsls	r2, r2, #12
 800206e:	4214      	tst	r4, r2
 8002070:	d007      	beq.n	8002082 <__aeabi_dsub+0x70a>
 8002072:	08c8      	lsrs	r0, r1, #3
 8002074:	4210      	tst	r0, r2
 8002076:	d104      	bne.n	8002082 <__aeabi_dsub+0x70a>
 8002078:	465d      	mov	r5, fp
 800207a:	0004      	movs	r4, r0
 800207c:	08fb      	lsrs	r3, r7, #3
 800207e:	0749      	lsls	r1, r1, #29
 8002080:	430b      	orrs	r3, r1
 8002082:	0f5a      	lsrs	r2, r3, #29
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	0752      	lsls	r2, r2, #29
 8002088:	08db      	lsrs	r3, r3, #3
 800208a:	4313      	orrs	r3, r2
 800208c:	e5fe      	b.n	8001c8c <__aeabi_dsub+0x314>
 800208e:	2300      	movs	r3, #0
 8002090:	4a01      	ldr	r2, [pc, #4]	; (8002098 <__aeabi_dsub+0x720>)
 8002092:	001c      	movs	r4, r3
 8002094:	e513      	b.n	8001abe <__aeabi_dsub+0x146>
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	000007ff 	.word	0x000007ff

0800209c <__aeabi_dcmpun>:
 800209c:	b570      	push	{r4, r5, r6, lr}
 800209e:	0005      	movs	r5, r0
 80020a0:	480c      	ldr	r0, [pc, #48]	; (80020d4 <__aeabi_dcmpun+0x38>)
 80020a2:	031c      	lsls	r4, r3, #12
 80020a4:	0016      	movs	r6, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	030a      	lsls	r2, r1, #12
 80020aa:	0049      	lsls	r1, r1, #1
 80020ac:	0b12      	lsrs	r2, r2, #12
 80020ae:	0d49      	lsrs	r1, r1, #21
 80020b0:	0b24      	lsrs	r4, r4, #12
 80020b2:	0d5b      	lsrs	r3, r3, #21
 80020b4:	4281      	cmp	r1, r0
 80020b6:	d008      	beq.n	80020ca <__aeabi_dcmpun+0x2e>
 80020b8:	4a06      	ldr	r2, [pc, #24]	; (80020d4 <__aeabi_dcmpun+0x38>)
 80020ba:	2000      	movs	r0, #0
 80020bc:	4293      	cmp	r3, r2
 80020be:	d103      	bne.n	80020c8 <__aeabi_dcmpun+0x2c>
 80020c0:	0020      	movs	r0, r4
 80020c2:	4330      	orrs	r0, r6
 80020c4:	1e43      	subs	r3, r0, #1
 80020c6:	4198      	sbcs	r0, r3
 80020c8:	bd70      	pop	{r4, r5, r6, pc}
 80020ca:	2001      	movs	r0, #1
 80020cc:	432a      	orrs	r2, r5
 80020ce:	d1fb      	bne.n	80020c8 <__aeabi_dcmpun+0x2c>
 80020d0:	e7f2      	b.n	80020b8 <__aeabi_dcmpun+0x1c>
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	000007ff 	.word	0x000007ff

080020d8 <__aeabi_d2iz>:
 80020d8:	000a      	movs	r2, r1
 80020da:	b530      	push	{r4, r5, lr}
 80020dc:	4c13      	ldr	r4, [pc, #76]	; (800212c <__aeabi_d2iz+0x54>)
 80020de:	0053      	lsls	r3, r2, #1
 80020e0:	0309      	lsls	r1, r1, #12
 80020e2:	0005      	movs	r5, r0
 80020e4:	0b09      	lsrs	r1, r1, #12
 80020e6:	2000      	movs	r0, #0
 80020e8:	0d5b      	lsrs	r3, r3, #21
 80020ea:	0fd2      	lsrs	r2, r2, #31
 80020ec:	42a3      	cmp	r3, r4
 80020ee:	dd04      	ble.n	80020fa <__aeabi_d2iz+0x22>
 80020f0:	480f      	ldr	r0, [pc, #60]	; (8002130 <__aeabi_d2iz+0x58>)
 80020f2:	4283      	cmp	r3, r0
 80020f4:	dd02      	ble.n	80020fc <__aeabi_d2iz+0x24>
 80020f6:	4b0f      	ldr	r3, [pc, #60]	; (8002134 <__aeabi_d2iz+0x5c>)
 80020f8:	18d0      	adds	r0, r2, r3
 80020fa:	bd30      	pop	{r4, r5, pc}
 80020fc:	2080      	movs	r0, #128	; 0x80
 80020fe:	0340      	lsls	r0, r0, #13
 8002100:	4301      	orrs	r1, r0
 8002102:	480d      	ldr	r0, [pc, #52]	; (8002138 <__aeabi_d2iz+0x60>)
 8002104:	1ac0      	subs	r0, r0, r3
 8002106:	281f      	cmp	r0, #31
 8002108:	dd08      	ble.n	800211c <__aeabi_d2iz+0x44>
 800210a:	480c      	ldr	r0, [pc, #48]	; (800213c <__aeabi_d2iz+0x64>)
 800210c:	1ac3      	subs	r3, r0, r3
 800210e:	40d9      	lsrs	r1, r3
 8002110:	000b      	movs	r3, r1
 8002112:	4258      	negs	r0, r3
 8002114:	2a00      	cmp	r2, #0
 8002116:	d1f0      	bne.n	80020fa <__aeabi_d2iz+0x22>
 8002118:	0018      	movs	r0, r3
 800211a:	e7ee      	b.n	80020fa <__aeabi_d2iz+0x22>
 800211c:	4c08      	ldr	r4, [pc, #32]	; (8002140 <__aeabi_d2iz+0x68>)
 800211e:	40c5      	lsrs	r5, r0
 8002120:	46a4      	mov	ip, r4
 8002122:	4463      	add	r3, ip
 8002124:	4099      	lsls	r1, r3
 8002126:	000b      	movs	r3, r1
 8002128:	432b      	orrs	r3, r5
 800212a:	e7f2      	b.n	8002112 <__aeabi_d2iz+0x3a>
 800212c:	000003fe 	.word	0x000003fe
 8002130:	0000041d 	.word	0x0000041d
 8002134:	7fffffff 	.word	0x7fffffff
 8002138:	00000433 	.word	0x00000433
 800213c:	00000413 	.word	0x00000413
 8002140:	fffffbed 	.word	0xfffffbed

08002144 <__aeabi_i2d>:
 8002144:	b570      	push	{r4, r5, r6, lr}
 8002146:	2800      	cmp	r0, #0
 8002148:	d016      	beq.n	8002178 <__aeabi_i2d+0x34>
 800214a:	17c3      	asrs	r3, r0, #31
 800214c:	18c5      	adds	r5, r0, r3
 800214e:	405d      	eors	r5, r3
 8002150:	0fc4      	lsrs	r4, r0, #31
 8002152:	0028      	movs	r0, r5
 8002154:	f000 f91c 	bl	8002390 <__clzsi2>
 8002158:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <__aeabi_i2d+0x5c>)
 800215a:	1a12      	subs	r2, r2, r0
 800215c:	280a      	cmp	r0, #10
 800215e:	dc16      	bgt.n	800218e <__aeabi_i2d+0x4a>
 8002160:	0003      	movs	r3, r0
 8002162:	002e      	movs	r6, r5
 8002164:	3315      	adds	r3, #21
 8002166:	409e      	lsls	r6, r3
 8002168:	230b      	movs	r3, #11
 800216a:	1a18      	subs	r0, r3, r0
 800216c:	40c5      	lsrs	r5, r0
 800216e:	0552      	lsls	r2, r2, #21
 8002170:	032d      	lsls	r5, r5, #12
 8002172:	0b2d      	lsrs	r5, r5, #12
 8002174:	0d53      	lsrs	r3, r2, #21
 8002176:	e003      	b.n	8002180 <__aeabi_i2d+0x3c>
 8002178:	2400      	movs	r4, #0
 800217a:	2300      	movs	r3, #0
 800217c:	2500      	movs	r5, #0
 800217e:	2600      	movs	r6, #0
 8002180:	051b      	lsls	r3, r3, #20
 8002182:	432b      	orrs	r3, r5
 8002184:	07e4      	lsls	r4, r4, #31
 8002186:	4323      	orrs	r3, r4
 8002188:	0030      	movs	r0, r6
 800218a:	0019      	movs	r1, r3
 800218c:	bd70      	pop	{r4, r5, r6, pc}
 800218e:	380b      	subs	r0, #11
 8002190:	4085      	lsls	r5, r0
 8002192:	0552      	lsls	r2, r2, #21
 8002194:	032d      	lsls	r5, r5, #12
 8002196:	2600      	movs	r6, #0
 8002198:	0b2d      	lsrs	r5, r5, #12
 800219a:	0d53      	lsrs	r3, r2, #21
 800219c:	e7f0      	b.n	8002180 <__aeabi_i2d+0x3c>
 800219e:	46c0      	nop			; (mov r8, r8)
 80021a0:	0000041e 	.word	0x0000041e

080021a4 <__aeabi_ui2d>:
 80021a4:	b510      	push	{r4, lr}
 80021a6:	1e04      	subs	r4, r0, #0
 80021a8:	d010      	beq.n	80021cc <__aeabi_ui2d+0x28>
 80021aa:	f000 f8f1 	bl	8002390 <__clzsi2>
 80021ae:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <__aeabi_ui2d+0x48>)
 80021b0:	1a1b      	subs	r3, r3, r0
 80021b2:	280a      	cmp	r0, #10
 80021b4:	dc11      	bgt.n	80021da <__aeabi_ui2d+0x36>
 80021b6:	220b      	movs	r2, #11
 80021b8:	0021      	movs	r1, r4
 80021ba:	1a12      	subs	r2, r2, r0
 80021bc:	40d1      	lsrs	r1, r2
 80021be:	3015      	adds	r0, #21
 80021c0:	030a      	lsls	r2, r1, #12
 80021c2:	055b      	lsls	r3, r3, #21
 80021c4:	4084      	lsls	r4, r0
 80021c6:	0b12      	lsrs	r2, r2, #12
 80021c8:	0d5b      	lsrs	r3, r3, #21
 80021ca:	e001      	b.n	80021d0 <__aeabi_ui2d+0x2c>
 80021cc:	2300      	movs	r3, #0
 80021ce:	2200      	movs	r2, #0
 80021d0:	051b      	lsls	r3, r3, #20
 80021d2:	4313      	orrs	r3, r2
 80021d4:	0020      	movs	r0, r4
 80021d6:	0019      	movs	r1, r3
 80021d8:	bd10      	pop	{r4, pc}
 80021da:	0022      	movs	r2, r4
 80021dc:	380b      	subs	r0, #11
 80021de:	4082      	lsls	r2, r0
 80021e0:	055b      	lsls	r3, r3, #21
 80021e2:	0312      	lsls	r2, r2, #12
 80021e4:	2400      	movs	r4, #0
 80021e6:	0b12      	lsrs	r2, r2, #12
 80021e8:	0d5b      	lsrs	r3, r3, #21
 80021ea:	e7f1      	b.n	80021d0 <__aeabi_ui2d+0x2c>
 80021ec:	0000041e 	.word	0x0000041e

080021f0 <__aeabi_f2d>:
 80021f0:	b570      	push	{r4, r5, r6, lr}
 80021f2:	0043      	lsls	r3, r0, #1
 80021f4:	0246      	lsls	r6, r0, #9
 80021f6:	0fc4      	lsrs	r4, r0, #31
 80021f8:	20fe      	movs	r0, #254	; 0xfe
 80021fa:	0e1b      	lsrs	r3, r3, #24
 80021fc:	1c59      	adds	r1, r3, #1
 80021fe:	0a75      	lsrs	r5, r6, #9
 8002200:	4208      	tst	r0, r1
 8002202:	d00c      	beq.n	800221e <__aeabi_f2d+0x2e>
 8002204:	22e0      	movs	r2, #224	; 0xe0
 8002206:	0092      	lsls	r2, r2, #2
 8002208:	4694      	mov	ip, r2
 800220a:	076d      	lsls	r5, r5, #29
 800220c:	0b36      	lsrs	r6, r6, #12
 800220e:	4463      	add	r3, ip
 8002210:	051b      	lsls	r3, r3, #20
 8002212:	4333      	orrs	r3, r6
 8002214:	07e4      	lsls	r4, r4, #31
 8002216:	4323      	orrs	r3, r4
 8002218:	0028      	movs	r0, r5
 800221a:	0019      	movs	r1, r3
 800221c:	bd70      	pop	{r4, r5, r6, pc}
 800221e:	2b00      	cmp	r3, #0
 8002220:	d114      	bne.n	800224c <__aeabi_f2d+0x5c>
 8002222:	2d00      	cmp	r5, #0
 8002224:	d01b      	beq.n	800225e <__aeabi_f2d+0x6e>
 8002226:	0028      	movs	r0, r5
 8002228:	f000 f8b2 	bl	8002390 <__clzsi2>
 800222c:	280a      	cmp	r0, #10
 800222e:	dc1c      	bgt.n	800226a <__aeabi_f2d+0x7a>
 8002230:	230b      	movs	r3, #11
 8002232:	002e      	movs	r6, r5
 8002234:	1a1b      	subs	r3, r3, r0
 8002236:	40de      	lsrs	r6, r3
 8002238:	0003      	movs	r3, r0
 800223a:	3315      	adds	r3, #21
 800223c:	409d      	lsls	r5, r3
 800223e:	4a0e      	ldr	r2, [pc, #56]	; (8002278 <__aeabi_f2d+0x88>)
 8002240:	0336      	lsls	r6, r6, #12
 8002242:	1a12      	subs	r2, r2, r0
 8002244:	0552      	lsls	r2, r2, #21
 8002246:	0b36      	lsrs	r6, r6, #12
 8002248:	0d53      	lsrs	r3, r2, #21
 800224a:	e7e1      	b.n	8002210 <__aeabi_f2d+0x20>
 800224c:	2d00      	cmp	r5, #0
 800224e:	d009      	beq.n	8002264 <__aeabi_f2d+0x74>
 8002250:	2280      	movs	r2, #128	; 0x80
 8002252:	0b36      	lsrs	r6, r6, #12
 8002254:	0312      	lsls	r2, r2, #12
 8002256:	4b09      	ldr	r3, [pc, #36]	; (800227c <__aeabi_f2d+0x8c>)
 8002258:	076d      	lsls	r5, r5, #29
 800225a:	4316      	orrs	r6, r2
 800225c:	e7d8      	b.n	8002210 <__aeabi_f2d+0x20>
 800225e:	2300      	movs	r3, #0
 8002260:	2600      	movs	r6, #0
 8002262:	e7d5      	b.n	8002210 <__aeabi_f2d+0x20>
 8002264:	2600      	movs	r6, #0
 8002266:	4b05      	ldr	r3, [pc, #20]	; (800227c <__aeabi_f2d+0x8c>)
 8002268:	e7d2      	b.n	8002210 <__aeabi_f2d+0x20>
 800226a:	0003      	movs	r3, r0
 800226c:	3b0b      	subs	r3, #11
 800226e:	409d      	lsls	r5, r3
 8002270:	002e      	movs	r6, r5
 8002272:	2500      	movs	r5, #0
 8002274:	e7e3      	b.n	800223e <__aeabi_f2d+0x4e>
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	00000389 	.word	0x00000389
 800227c:	000007ff 	.word	0x000007ff

08002280 <__aeabi_d2f>:
 8002280:	0002      	movs	r2, r0
 8002282:	004b      	lsls	r3, r1, #1
 8002284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002286:	0d5b      	lsrs	r3, r3, #21
 8002288:	030c      	lsls	r4, r1, #12
 800228a:	4e3d      	ldr	r6, [pc, #244]	; (8002380 <__aeabi_d2f+0x100>)
 800228c:	0a64      	lsrs	r4, r4, #9
 800228e:	0f40      	lsrs	r0, r0, #29
 8002290:	1c5f      	adds	r7, r3, #1
 8002292:	0fc9      	lsrs	r1, r1, #31
 8002294:	4304      	orrs	r4, r0
 8002296:	00d5      	lsls	r5, r2, #3
 8002298:	4237      	tst	r7, r6
 800229a:	d00a      	beq.n	80022b2 <__aeabi_d2f+0x32>
 800229c:	4839      	ldr	r0, [pc, #228]	; (8002384 <__aeabi_d2f+0x104>)
 800229e:	181e      	adds	r6, r3, r0
 80022a0:	2efe      	cmp	r6, #254	; 0xfe
 80022a2:	dd16      	ble.n	80022d2 <__aeabi_d2f+0x52>
 80022a4:	20ff      	movs	r0, #255	; 0xff
 80022a6:	2400      	movs	r4, #0
 80022a8:	05c0      	lsls	r0, r0, #23
 80022aa:	4320      	orrs	r0, r4
 80022ac:	07c9      	lsls	r1, r1, #31
 80022ae:	4308      	orrs	r0, r1
 80022b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d106      	bne.n	80022c4 <__aeabi_d2f+0x44>
 80022b6:	432c      	orrs	r4, r5
 80022b8:	d026      	beq.n	8002308 <__aeabi_d2f+0x88>
 80022ba:	2205      	movs	r2, #5
 80022bc:	0192      	lsls	r2, r2, #6
 80022be:	0a54      	lsrs	r4, r2, #9
 80022c0:	b2d8      	uxtb	r0, r3
 80022c2:	e7f1      	b.n	80022a8 <__aeabi_d2f+0x28>
 80022c4:	4325      	orrs	r5, r4
 80022c6:	d0ed      	beq.n	80022a4 <__aeabi_d2f+0x24>
 80022c8:	2080      	movs	r0, #128	; 0x80
 80022ca:	03c0      	lsls	r0, r0, #15
 80022cc:	4304      	orrs	r4, r0
 80022ce:	20ff      	movs	r0, #255	; 0xff
 80022d0:	e7ea      	b.n	80022a8 <__aeabi_d2f+0x28>
 80022d2:	2e00      	cmp	r6, #0
 80022d4:	dd1b      	ble.n	800230e <__aeabi_d2f+0x8e>
 80022d6:	0192      	lsls	r2, r2, #6
 80022d8:	1e53      	subs	r3, r2, #1
 80022da:	419a      	sbcs	r2, r3
 80022dc:	00e4      	lsls	r4, r4, #3
 80022de:	0f6d      	lsrs	r5, r5, #29
 80022e0:	4322      	orrs	r2, r4
 80022e2:	432a      	orrs	r2, r5
 80022e4:	0753      	lsls	r3, r2, #29
 80022e6:	d048      	beq.n	800237a <__aeabi_d2f+0xfa>
 80022e8:	230f      	movs	r3, #15
 80022ea:	4013      	ands	r3, r2
 80022ec:	2b04      	cmp	r3, #4
 80022ee:	d000      	beq.n	80022f2 <__aeabi_d2f+0x72>
 80022f0:	3204      	adds	r2, #4
 80022f2:	2380      	movs	r3, #128	; 0x80
 80022f4:	04db      	lsls	r3, r3, #19
 80022f6:	4013      	ands	r3, r2
 80022f8:	d03f      	beq.n	800237a <__aeabi_d2f+0xfa>
 80022fa:	1c70      	adds	r0, r6, #1
 80022fc:	2efe      	cmp	r6, #254	; 0xfe
 80022fe:	d0d1      	beq.n	80022a4 <__aeabi_d2f+0x24>
 8002300:	0192      	lsls	r2, r2, #6
 8002302:	0a54      	lsrs	r4, r2, #9
 8002304:	b2c0      	uxtb	r0, r0
 8002306:	e7cf      	b.n	80022a8 <__aeabi_d2f+0x28>
 8002308:	2000      	movs	r0, #0
 800230a:	2400      	movs	r4, #0
 800230c:	e7cc      	b.n	80022a8 <__aeabi_d2f+0x28>
 800230e:	0032      	movs	r2, r6
 8002310:	3217      	adds	r2, #23
 8002312:	db22      	blt.n	800235a <__aeabi_d2f+0xda>
 8002314:	2080      	movs	r0, #128	; 0x80
 8002316:	0400      	lsls	r0, r0, #16
 8002318:	4320      	orrs	r0, r4
 800231a:	241e      	movs	r4, #30
 800231c:	1ba4      	subs	r4, r4, r6
 800231e:	2c1f      	cmp	r4, #31
 8002320:	dd1d      	ble.n	800235e <__aeabi_d2f+0xde>
 8002322:	2202      	movs	r2, #2
 8002324:	4252      	negs	r2, r2
 8002326:	1b96      	subs	r6, r2, r6
 8002328:	0002      	movs	r2, r0
 800232a:	40f2      	lsrs	r2, r6
 800232c:	0016      	movs	r6, r2
 800232e:	2c20      	cmp	r4, #32
 8002330:	d004      	beq.n	800233c <__aeabi_d2f+0xbc>
 8002332:	4a15      	ldr	r2, [pc, #84]	; (8002388 <__aeabi_d2f+0x108>)
 8002334:	4694      	mov	ip, r2
 8002336:	4463      	add	r3, ip
 8002338:	4098      	lsls	r0, r3
 800233a:	4305      	orrs	r5, r0
 800233c:	002a      	movs	r2, r5
 800233e:	1e53      	subs	r3, r2, #1
 8002340:	419a      	sbcs	r2, r3
 8002342:	4332      	orrs	r2, r6
 8002344:	2600      	movs	r6, #0
 8002346:	0753      	lsls	r3, r2, #29
 8002348:	d1ce      	bne.n	80022e8 <__aeabi_d2f+0x68>
 800234a:	2480      	movs	r4, #128	; 0x80
 800234c:	0013      	movs	r3, r2
 800234e:	04e4      	lsls	r4, r4, #19
 8002350:	2001      	movs	r0, #1
 8002352:	4023      	ands	r3, r4
 8002354:	4222      	tst	r2, r4
 8002356:	d1d3      	bne.n	8002300 <__aeabi_d2f+0x80>
 8002358:	e7b0      	b.n	80022bc <__aeabi_d2f+0x3c>
 800235a:	2300      	movs	r3, #0
 800235c:	e7ad      	b.n	80022ba <__aeabi_d2f+0x3a>
 800235e:	4a0b      	ldr	r2, [pc, #44]	; (800238c <__aeabi_d2f+0x10c>)
 8002360:	4694      	mov	ip, r2
 8002362:	002a      	movs	r2, r5
 8002364:	40e2      	lsrs	r2, r4
 8002366:	0014      	movs	r4, r2
 8002368:	002a      	movs	r2, r5
 800236a:	4463      	add	r3, ip
 800236c:	409a      	lsls	r2, r3
 800236e:	4098      	lsls	r0, r3
 8002370:	1e55      	subs	r5, r2, #1
 8002372:	41aa      	sbcs	r2, r5
 8002374:	4302      	orrs	r2, r0
 8002376:	4322      	orrs	r2, r4
 8002378:	e7e4      	b.n	8002344 <__aeabi_d2f+0xc4>
 800237a:	0033      	movs	r3, r6
 800237c:	e79e      	b.n	80022bc <__aeabi_d2f+0x3c>
 800237e:	46c0      	nop			; (mov r8, r8)
 8002380:	000007fe 	.word	0x000007fe
 8002384:	fffffc80 	.word	0xfffffc80
 8002388:	fffffca2 	.word	0xfffffca2
 800238c:	fffffc82 	.word	0xfffffc82

08002390 <__clzsi2>:
 8002390:	211c      	movs	r1, #28
 8002392:	2301      	movs	r3, #1
 8002394:	041b      	lsls	r3, r3, #16
 8002396:	4298      	cmp	r0, r3
 8002398:	d301      	bcc.n	800239e <__clzsi2+0xe>
 800239a:	0c00      	lsrs	r0, r0, #16
 800239c:	3910      	subs	r1, #16
 800239e:	0a1b      	lsrs	r3, r3, #8
 80023a0:	4298      	cmp	r0, r3
 80023a2:	d301      	bcc.n	80023a8 <__clzsi2+0x18>
 80023a4:	0a00      	lsrs	r0, r0, #8
 80023a6:	3908      	subs	r1, #8
 80023a8:	091b      	lsrs	r3, r3, #4
 80023aa:	4298      	cmp	r0, r3
 80023ac:	d301      	bcc.n	80023b2 <__clzsi2+0x22>
 80023ae:	0900      	lsrs	r0, r0, #4
 80023b0:	3904      	subs	r1, #4
 80023b2:	a202      	add	r2, pc, #8	; (adr r2, 80023bc <__clzsi2+0x2c>)
 80023b4:	5c10      	ldrb	r0, [r2, r0]
 80023b6:	1840      	adds	r0, r0, r1
 80023b8:	4770      	bx	lr
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	02020304 	.word	0x02020304
 80023c0:	01010101 	.word	0x01010101
	...

080023cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80023d0:	f001 fc24 	bl	8003c1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023d4:	f000 f872 	bl	80024bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023d8:	f000 fb98 	bl	8002b0c <MX_GPIO_Init>
  MX_DMA_Init();
 80023dc:	f000 fb78 	bl	8002ad0 <MX_DMA_Init>
  MX_ADC_Init();
 80023e0:	f000 f9b0 	bl	8002744 <MX_ADC_Init>
//  MX_SPI1_Init();
  MX_TIM1_Init();
 80023e4:	f000 ff7e 	bl	80032e4 <MX_TIM1_Init>
  MX_TIM3_Init();
 80023e8:	f001 f882 	bl	80034f0 <MX_TIM3_Init>
  MX_TIM6_Init();
 80023ec:	f001 f91c 	bl	8003628 <MX_TIM6_Init>
  MX_TIM14_Init();
 80023f0:	f001 f93c 	bl	800366c <MX_TIM14_Init>
  MX_TIM15_Init();
 80023f4:	f001 f986 	bl	8003704 <MX_TIM15_Init>
  MX_USART1_UART_Init();
 80023f8:	f001 fb14 	bl	8003a24 <MX_USART1_UART_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 80023fc:	4b25      	ldr	r3, [pc, #148]	; (8002494 <main+0xc8>)
 80023fe:	0018      	movs	r0, r3
 8002400:	f003 faea 	bl	80059d8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 8002404:	4b24      	ldr	r3, [pc, #144]	; (8002498 <main+0xcc>)
 8002406:	0018      	movs	r0, r3
 8002408:	f003 fae6 	bl	80059d8 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, &rxdata, sizeof(rxdata));
 800240c:	4923      	ldr	r1, [pc, #140]	; (800249c <main+0xd0>)
 800240e:	4b24      	ldr	r3, [pc, #144]	; (80024a0 <main+0xd4>)
 8002410:	2201      	movs	r2, #1
 8002412:	0018      	movs	r0, r3
 8002414:	f004 fed4 	bl	80071c0 <HAL_UART_Receive_IT>
	if(HAL_ADC_Start_DMA(&hadc, (uint32_t*)adc_buf, sizeof(adc_buf)/2)!=HAL_OK)//Remember that the length of DMA is half world and size of return bytes:that is double of the data transmited so the array overfllow!
 8002418:	4922      	ldr	r1, [pc, #136]	; (80024a4 <main+0xd8>)
 800241a:	4b23      	ldr	r3, [pc, #140]	; (80024a8 <main+0xdc>)
 800241c:	220a      	movs	r2, #10
 800241e:	0018      	movs	r0, r3
 8002420:	f001 fda0 	bl	8003f64 <HAL_ADC_Start_DMA>
 8002424:	1e03      	subs	r3, r0, #0
 8002426:	d001      	beq.n	800242c <main+0x60>
	{
	 Error_Handler(); //This function also enable the interruption
 8002428:	f000 f8be 	bl	80025a8 <Error_Handler>
	}

  /* USER CODE BEGIN 2 */
	HX711_Calibration(&weight_par);
 800242c:	4b1f      	ldr	r3, [pc, #124]	; (80024ac <main+0xe0>)
 800242e:	0018      	movs	r0, r3
 8002430:	f000 fdce 	bl	8002fd0 <HX711_Calibration>
  /* USER CODE END 2 */

  HAL_TIM_OC_Start(&htim1,TIM_CHANNEL_4);
 8002434:	4b1e      	ldr	r3, [pc, #120]	; (80024b0 <main+0xe4>)
 8002436:	210c      	movs	r1, #12
 8002438:	0018      	movs	r0, r3
 800243a:	f003 fb9f 	bl	8005b7c <HAL_TIM_OC_Start>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800243e:	4b1d      	ldr	r3, [pc, #116]	; (80024b4 <main+0xe8>)
 8002440:	2100      	movs	r1, #0
 8002442:	0018      	movs	r0, r3
 8002444:	f003 fca4 	bl	8005d90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002448:	4b1a      	ldr	r3, [pc, #104]	; (80024b4 <main+0xe8>)
 800244a:	2104      	movs	r1, #4
 800244c:	0018      	movs	r0, r3
 800244e:	f003 fc9f 	bl	8005d90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002452:	4b18      	ldr	r3, [pc, #96]	; (80024b4 <main+0xe8>)
 8002454:	2108      	movs	r1, #8
 8002456:	0018      	movs	r0, r3
 8002458:	f003 fc9a 	bl	8005d90 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 800245c:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <main+0xe8>)
 800245e:	210c      	movs	r1, #12
 8002460:	0018      	movs	r0, r3
 8002462:	f003 fc95 	bl	8005d90 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(weight_par.calibration_flag)
 8002466:	4b11      	ldr	r3, [pc, #68]	; (80024ac <main+0xe0>)
 8002468:	7b1b      	ldrb	r3, [r3, #12]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00e      	beq.n	800248c <main+0xc0>
		  printf("Net Weight is: %.02f g\r\n", (float)weight_par.gram );
 800246e:	4b0f      	ldr	r3, [pc, #60]	; (80024ac <main+0xe0>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	0018      	movs	r0, r3
 8002474:	f7fe f888 	bl	8000588 <__aeabi_i2f>
 8002478:	1c03      	adds	r3, r0, #0
 800247a:	1c18      	adds	r0, r3, #0
 800247c:	f7ff feb8 	bl	80021f0 <__aeabi_f2d>
 8002480:	0002      	movs	r2, r0
 8002482:	000b      	movs	r3, r1
 8002484:	490c      	ldr	r1, [pc, #48]	; (80024b8 <main+0xec>)
 8002486:	0008      	movs	r0, r1
 8002488:	f006 fea2 	bl	80091d0 <iprintf>
	  Delay_ms(100);
 800248c:	2064      	movs	r0, #100	; 0x64
 800248e:	f000 f941 	bl	8002714 <Delay_ms>
	  if(weight_par.calibration_flag)
 8002492:	e7e8      	b.n	8002466 <main+0x9a>
 8002494:	2000035c 	.word	0x2000035c
 8002498:	200003a4 	.word	0x200003a4
 800249c:	20000533 	.word	0x20000533
 80024a0:	20000538 	.word	0x20000538
 80024a4:	2000021c 	.word	0x2000021c
 80024a8:	20000240 	.word	0x20000240
 80024ac:	20000230 	.word	0x20000230
 80024b0:	200002cc 	.word	0x200002cc
 80024b4:	20000314 	.word	0x20000314
 80024b8:	0800cf70 	.word	0x0800cf70

080024bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024bc:	b590      	push	{r4, r7, lr}
 80024be:	b095      	sub	sp, #84	; 0x54
 80024c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024c2:	2420      	movs	r4, #32
 80024c4:	193b      	adds	r3, r7, r4
 80024c6:	0018      	movs	r0, r3
 80024c8:	2330      	movs	r3, #48	; 0x30
 80024ca:	001a      	movs	r2, r3
 80024cc:	2100      	movs	r1, #0
 80024ce:	f006 f800 	bl	80084d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024d2:	2310      	movs	r3, #16
 80024d4:	18fb      	adds	r3, r7, r3
 80024d6:	0018      	movs	r0, r3
 80024d8:	2310      	movs	r3, #16
 80024da:	001a      	movs	r2, r3
 80024dc:	2100      	movs	r1, #0
 80024de:	f005 fff8 	bl	80084d2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024e2:	003b      	movs	r3, r7
 80024e4:	0018      	movs	r0, r3
 80024e6:	2310      	movs	r3, #16
 80024e8:	001a      	movs	r2, r3
 80024ea:	2100      	movs	r1, #0
 80024ec:	f005 fff1 	bl	80084d2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024f0:	0021      	movs	r1, r4
 80024f2:	187b      	adds	r3, r7, r1
 80024f4:	2202      	movs	r2, #2
 80024f6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024f8:	187b      	adds	r3, r7, r1
 80024fa:	2201      	movs	r2, #1
 80024fc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024fe:	187b      	adds	r3, r7, r1
 8002500:	2210      	movs	r2, #16
 8002502:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002504:	187b      	adds	r3, r7, r1
 8002506:	2202      	movs	r2, #2
 8002508:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800250a:	187b      	adds	r3, r7, r1
 800250c:	2200      	movs	r2, #0
 800250e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002510:	187b      	adds	r3, r7, r1
 8002512:	22a0      	movs	r2, #160	; 0xa0
 8002514:	0392      	lsls	r2, r2, #14
 8002516:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002518:	187b      	adds	r3, r7, r1
 800251a:	2200      	movs	r2, #0
 800251c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800251e:	187b      	adds	r3, r7, r1
 8002520:	0018      	movs	r0, r3
 8002522:	f002 fc73 	bl	8004e0c <HAL_RCC_OscConfig>
 8002526:	1e03      	subs	r3, r0, #0
 8002528:	d001      	beq.n	800252e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800252a:	f000 f83d 	bl	80025a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800252e:	2110      	movs	r1, #16
 8002530:	187b      	adds	r3, r7, r1
 8002532:	2207      	movs	r2, #7
 8002534:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002536:	187b      	adds	r3, r7, r1
 8002538:	2202      	movs	r2, #2
 800253a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800253c:	187b      	adds	r3, r7, r1
 800253e:	2200      	movs	r2, #0
 8002540:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002542:	187b      	adds	r3, r7, r1
 8002544:	2200      	movs	r2, #0
 8002546:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002548:	187b      	adds	r3, r7, r1
 800254a:	2101      	movs	r1, #1
 800254c:	0018      	movs	r0, r3
 800254e:	f002 ff77 	bl	8005440 <HAL_RCC_ClockConfig>
 8002552:	1e03      	subs	r3, r0, #0
 8002554:	d001      	beq.n	800255a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002556:	f000 f827 	bl	80025a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800255a:	003b      	movs	r3, r7
 800255c:	2201      	movs	r2, #1
 800255e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002560:	003b      	movs	r3, r7
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002566:	003b      	movs	r3, r7
 8002568:	0018      	movs	r0, r3
 800256a:	f003 f8ad 	bl	80056c8 <HAL_RCCEx_PeriphCLKConfig>
 800256e:	1e03      	subs	r3, r0, #0
 8002570:	d001      	beq.n	8002576 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002572:	f000 f819 	bl	80025a8 <Error_Handler>
  }
}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	46bd      	mov	sp, r7
 800257a:	b015      	add	sp, #84	; 0x54
 800257c:	bd90      	pop	{r4, r7, pc}
	...

08002580 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1 , (uint8_t *)&ch, 1, 0xFFFF);
 8002588:	4b05      	ldr	r3, [pc, #20]	; (80025a0 <__io_putchar+0x20>)
 800258a:	1d39      	adds	r1, r7, #4
 800258c:	4805      	ldr	r0, [pc, #20]	; (80025a4 <__io_putchar+0x24>)
 800258e:	2201      	movs	r2, #1
 8002590:	f004 fd76 	bl	8007080 <HAL_UART_Transmit>
    return ch;
 8002594:	687b      	ldr	r3, [r7, #4]
}
 8002596:	0018      	movs	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	b002      	add	sp, #8
 800259c:	bd80      	pop	{r7, pc}
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	0000ffff 	.word	0x0000ffff
 80025a4:	20000538 	.word	0x20000538

080025a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025ac:	b672      	cpsid	i
}
 80025ae:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025b0:	e7fe      	b.n	80025b0 <Error_Handler+0x8>
	...

080025b4 <HAL_TIM_PeriodElapsedCallback>:
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
	if(htim == &htim6)
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	4b12      	ldr	r3, [pc, #72]	; (8002608 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d10c      	bne.n	80025de <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
//		static int period1 = 1000;
//		period1 = period1<50? 1000: period1-20;
//		TIM6->ARR=period1;
//		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
		if(weight_par.calibration_flag == 1)
 80025c4:	4b11      	ldr	r3, [pc, #68]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x58>)
 80025c6:	7b1b      	ldrb	r3, [r3, #12]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d118      	bne.n	80025fe <HAL_TIM_PeriodElapsedCallback+0x4a>
		{
			Get_weight(&weight_par);
 80025cc:	4b0f      	ldr	r3, [pc, #60]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x58>)
 80025ce:	0018      	movs	r0, r3
 80025d0:	f000 fcd2 	bl	8002f78 <Get_weight>
			PWM_Delegation(&weight_par);
 80025d4:	4b0d      	ldr	r3, [pc, #52]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x58>)
 80025d6:	0018      	movs	r0, r3
 80025d8:	f000 fd34 	bl	8003044 <PWM_Delegation>
				period1--;
				TIM14->ARR=period1;
			}*/

	}
}
 80025dc:	e00f      	b.n	80025fe <HAL_TIM_PeriodElapsedCallback+0x4a>
	else if(htim == &htim14)//10ms enter
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d10b      	bne.n	80025fe <HAL_TIM_PeriodElapsedCallback+0x4a>
		if(adc_val.commutation_timeout >1000)//if 100ms no phase switching, 100us++
 80025e6:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80025e8:	8b5a      	ldrh	r2, [r3, #26]
 80025ea:	23fa      	movs	r3, #250	; 0xfa
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d905      	bls.n	80025fe <HAL_TIM_PeriodElapsedCallback+0x4a>
			adc_val.commutation_timeout = 0;
 80025f2:	4b08      	ldr	r3, [pc, #32]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	835a      	strh	r2, [r3, #26]
			adc_val.commutation_delay 	= 0;
 80025f8:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	831a      	strh	r2, [r3, #24]
}
 80025fe:	46c0      	nop			; (mov r8, r8)
 8002600:	46bd      	mov	sp, r7
 8002602:	b002      	add	sp, #8
 8002604:	bd80      	pop	{r7, pc}
 8002606:	46c0      	nop			; (mov r8, r8)
 8002608:	2000035c 	.word	0x2000035c
 800260c:	20000230 	.word	0x20000230
 8002610:	200003a4 	.word	0x200003a4
 8002614:	20000000 	.word	0x20000000

08002618 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)//every byte transmit complete, enter this function
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	4b2b      	ldr	r3, [pc, #172]	; (80026d0 <HAL_UART_RxCpltCallback+0xb8>)
 8002624:	429a      	cmp	r2, r3
 8002626:	d14e      	bne.n	80026c6 <HAL_UART_RxCpltCallback+0xae>
	{
		extern uint8_t cnt;
		cnt=cnt==255?1:cnt+1;
 8002628:	4b2a      	ldr	r3, [pc, #168]	; (80026d4 <HAL_UART_RxCpltCallback+0xbc>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2bff      	cmp	r3, #255	; 0xff
 800262e:	d004      	beq.n	800263a <HAL_UART_RxCpltCallback+0x22>
 8002630:	4b28      	ldr	r3, [pc, #160]	; (80026d4 <HAL_UART_RxCpltCallback+0xbc>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	3301      	adds	r3, #1
 8002636:	b2da      	uxtb	r2, r3
 8002638:	e000      	b.n	800263c <HAL_UART_RxCpltCallback+0x24>
 800263a:	2201      	movs	r2, #1
 800263c:	4b25      	ldr	r3, [pc, #148]	; (80026d4 <HAL_UART_RxCpltCallback+0xbc>)
 800263e:	701a      	strb	r2, [r3, #0]
		rxbuf[cnt] = rxdata;
 8002640:	4b24      	ldr	r3, [pc, #144]	; (80026d4 <HAL_UART_RxCpltCallback+0xbc>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	001a      	movs	r2, r3
 8002646:	4b24      	ldr	r3, [pc, #144]	; (80026d8 <HAL_UART_RxCpltCallback+0xc0>)
 8002648:	7819      	ldrb	r1, [r3, #0]
 800264a:	4b24      	ldr	r3, [pc, #144]	; (80026dc <HAL_UART_RxCpltCallback+0xc4>)
 800264c:	5499      	strb	r1, [r3, r2]
		switch(rxbuf[cnt])
 800264e:	4b21      	ldr	r3, [pc, #132]	; (80026d4 <HAL_UART_RxCpltCallback+0xbc>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	001a      	movs	r2, r3
 8002654:	4b21      	ldr	r3, [pc, #132]	; (80026dc <HAL_UART_RxCpltCallback+0xc4>)
 8002656:	5c9b      	ldrb	r3, [r3, r2]
 8002658:	2b34      	cmp	r3, #52	; 0x34
 800265a:	dc09      	bgt.n	8002670 <HAL_UART_RxCpltCallback+0x58>
 800265c:	2b2b      	cmp	r3, #43	; 0x2b
 800265e:	db25      	blt.n	80026ac <HAL_UART_RxCpltCallback+0x94>
 8002660:	3b2b      	subs	r3, #43	; 0x2b
 8002662:	2b09      	cmp	r3, #9
 8002664:	d822      	bhi.n	80026ac <HAL_UART_RxCpltCallback+0x94>
 8002666:	009a      	lsls	r2, r3, #2
 8002668:	4b1d      	ldr	r3, [pc, #116]	; (80026e0 <HAL_UART_RxCpltCallback+0xc8>)
 800266a:	18d3      	adds	r3, r2, r3
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	469f      	mov	pc, r3
 8002670:	2b70      	cmp	r3, #112	; 0x70
 8002672:	d012      	beq.n	800269a <HAL_UART_RxCpltCallback+0x82>
		case '4':
		{
			TIM14->ARR--;
		}
		default:
			break;
 8002674:	e01a      	b.n	80026ac <HAL_UART_RxCpltCallback+0x94>
			HAL_TIM_Base_Stop_IT(&htim6);
 8002676:	4b1b      	ldr	r3, [pc, #108]	; (80026e4 <HAL_UART_RxCpltCallback+0xcc>)
 8002678:	0018      	movs	r0, r3
 800267a:	f003 f9f9 	bl	8005a70 <HAL_TIM_Base_Stop_IT>
			break;
 800267e:	e016      	b.n	80026ae <HAL_UART_RxCpltCallback+0x96>
			HAL_TIM_Base_Start_IT(&htim6);
 8002680:	4b18      	ldr	r3, [pc, #96]	; (80026e4 <HAL_UART_RxCpltCallback+0xcc>)
 8002682:	0018      	movs	r0, r3
 8002684:	f003 f9a8 	bl	80059d8 <HAL_TIM_Base_Start_IT>
			break;
 8002688:	e011      	b.n	80026ae <HAL_UART_RxCpltCallback+0x96>
			BT_PWM_handle(TURE);
 800268a:	2001      	movs	r0, #1
 800268c:	f001 fa50 	bl	8003b30 <BT_PWM_handle>
			break;
 8002690:	e00d      	b.n	80026ae <HAL_UART_RxCpltCallback+0x96>
			BT_PWM_handle(FALSE);
 8002692:	2000      	movs	r0, #0
 8002694:	f001 fa4c 	bl	8003b30 <BT_PWM_handle>
			break;
 8002698:	e009      	b.n	80026ae <HAL_UART_RxCpltCallback+0x96>
			HAL_TIM_Base_Stop_IT(&htim1);
 800269a:	4b13      	ldr	r3, [pc, #76]	; (80026e8 <HAL_UART_RxCpltCallback+0xd0>)
 800269c:	0018      	movs	r0, r3
 800269e:	f003 f9e7 	bl	8005a70 <HAL_TIM_Base_Stop_IT>
			break;
 80026a2:	e004      	b.n	80026ae <HAL_UART_RxCpltCallback+0x96>
			TIM14->ARR--;
 80026a4:	4b11      	ldr	r3, [pc, #68]	; (80026ec <HAL_UART_RxCpltCallback+0xd4>)
 80026a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026a8:	3a01      	subs	r2, #1
 80026aa:	62da      	str	r2, [r3, #44]	; 0x2c
			break;
 80026ac:	46c0      	nop			; (mov r8, r8)
		}
		HAL_UART_Receive_IT(&huart1, &rxdata, sizeof(rxdata));
 80026ae:	490a      	ldr	r1, [pc, #40]	; (80026d8 <HAL_UART_RxCpltCallback+0xc0>)
 80026b0:	4b07      	ldr	r3, [pc, #28]	; (80026d0 <HAL_UART_RxCpltCallback+0xb8>)
 80026b2:	2201      	movs	r2, #1
 80026b4:	0018      	movs	r0, r3
 80026b6:	f004 fd83 	bl	80071c0 <HAL_UART_Receive_IT>
		cnt++;
 80026ba:	4b06      	ldr	r3, [pc, #24]	; (80026d4 <HAL_UART_RxCpltCallback+0xbc>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	3301      	adds	r3, #1
 80026c0:	b2da      	uxtb	r2, r3
 80026c2:	4b04      	ldr	r3, [pc, #16]	; (80026d4 <HAL_UART_RxCpltCallback+0xbc>)
 80026c4:	701a      	strb	r2, [r3, #0]
	}
}
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	46bd      	mov	sp, r7
 80026ca:	b002      	add	sp, #8
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	46c0      	nop			; (mov r8, r8)
 80026d0:	20000538 	.word	0x20000538
 80026d4:	20000534 	.word	0x20000534
 80026d8:	20000533 	.word	0x20000533
 80026dc:	20000434 	.word	0x20000434
 80026e0:	0800d024 	.word	0x0800d024
 80026e4:	2000035c 	.word	0x2000035c
 80026e8:	200002cc 	.word	0x200002cc
 80026ec:	40002000 	.word	0x40002000

080026f0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)// Using tim15 to get a 88us between each trigger 50us as TIM1 cycle, 14MHz ADC(12.5+55.5 cycles) consume 4.37ms to complete conversion
{													  // The ADC sample time is for all channel, the DMA
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08a      	sub	sp, #40	; 0x28
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6278      	str	r0, [r7, #36]	; 0x24
	My_ADC_getvalue(adc_buf, &adc_val);
 80026f8:	003b      	movs	r3, r7
 80026fa:	4a04      	ldr	r2, [pc, #16]	; (800270c <HAL_ADC_ConvCpltCallback+0x1c>)
 80026fc:	4904      	ldr	r1, [pc, #16]	; (8002710 <HAL_ADC_ConvCpltCallback+0x20>)
 80026fe:	0018      	movs	r0, r3
 8002700:	f000 f980 	bl	8002a04 <My_ADC_getvalue>
//	BLDC_Phase_switching(&adc_val);
}
 8002704:	46c0      	nop			; (mov r8, r8)
 8002706:	46bd      	mov	sp, r7
 8002708:	b00a      	add	sp, #40	; 0x28
 800270a:	bd80      	pop	{r7, pc}
 800270c:	20000000 	.word	0x20000000
 8002710:	2000021c 	.word	0x2000021c

08002714 <Delay_ms>:

void Delay_ms(uint32_t delay)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
	uint32_t tick_start;
	tick_start = HAL_GetTick();
 800271c:	f001 fad8 	bl	8003cd0 <HAL_GetTick>
 8002720:	0003      	movs	r3, r0
 8002722:	60fb      	str	r3, [r7, #12]
	while((HAL_GetTick()-tick_start)<delay)
 8002724:	e000      	b.n	8002728 <Delay_ms+0x14>
		__NOP();
 8002726:	46c0      	nop			; (mov r8, r8)
	while((HAL_GetTick()-tick_start)<delay)
 8002728:	f001 fad2 	bl	8003cd0 <HAL_GetTick>
 800272c:	0002      	movs	r2, r0
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	429a      	cmp	r2, r3
 8002736:	d8f6      	bhi.n	8002726 <Delay_ms+0x12>
}
 8002738:	46c0      	nop			; (mov r8, r8)
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	46bd      	mov	sp, r7
 800273e:	b004      	add	sp, #16
 8002740:	bd80      	pop	{r7, pc}
	...

08002744 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800274a:	1d3b      	adds	r3, r7, #4
 800274c:	0018      	movs	r0, r3
 800274e:	230c      	movs	r3, #12
 8002750:	001a      	movs	r2, r3
 8002752:	2100      	movs	r1, #0
 8002754:	f005 febd 	bl	80084d2 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002758:	4b60      	ldr	r3, [pc, #384]	; (80028dc <MX_ADC_Init+0x198>)
 800275a:	4a61      	ldr	r2, [pc, #388]	; (80028e0 <MX_ADC_Init+0x19c>)
 800275c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800275e:	4b5f      	ldr	r3, [pc, #380]	; (80028dc <MX_ADC_Init+0x198>)
 8002760:	2200      	movs	r2, #0
 8002762:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002764:	4b5d      	ldr	r3, [pc, #372]	; (80028dc <MX_ADC_Init+0x198>)
 8002766:	2200      	movs	r2, #0
 8002768:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800276a:	4b5c      	ldr	r3, [pc, #368]	; (80028dc <MX_ADC_Init+0x198>)
 800276c:	2200      	movs	r2, #0
 800276e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002770:	4b5a      	ldr	r3, [pc, #360]	; (80028dc <MX_ADC_Init+0x198>)
 8002772:	2201      	movs	r2, #1
 8002774:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002776:	4b59      	ldr	r3, [pc, #356]	; (80028dc <MX_ADC_Init+0x198>)
 8002778:	2208      	movs	r2, #8
 800277a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800277c:	4b57      	ldr	r3, [pc, #348]	; (80028dc <MX_ADC_Init+0x198>)
 800277e:	2200      	movs	r2, #0
 8002780:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002782:	4b56      	ldr	r3, [pc, #344]	; (80028dc <MX_ADC_Init+0x198>)
 8002784:	2200      	movs	r2, #0
 8002786:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002788:	4b54      	ldr	r3, [pc, #336]	; (80028dc <MX_ADC_Init+0x198>)
 800278a:	2200      	movs	r2, #0
 800278c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800278e:	4b53      	ldr	r3, [pc, #332]	; (80028dc <MX_ADC_Init+0x198>)
 8002790:	2200      	movs	r2, #0
 8002792:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC4;
 8002794:	4b51      	ldr	r3, [pc, #324]	; (80028dc <MX_ADC_Init+0x198>)
 8002796:	2240      	movs	r2, #64	; 0x40
 8002798:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800279a:	4b50      	ldr	r3, [pc, #320]	; (80028dc <MX_ADC_Init+0x198>)
 800279c:	2280      	movs	r2, #128	; 0x80
 800279e:	00d2      	lsls	r2, r2, #3
 80027a0:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80027a2:	4b4e      	ldr	r3, [pc, #312]	; (80028dc <MX_ADC_Init+0x198>)
 80027a4:	2224      	movs	r2, #36	; 0x24
 80027a6:	2101      	movs	r1, #1
 80027a8:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80027aa:	4b4c      	ldr	r3, [pc, #304]	; (80028dc <MX_ADC_Init+0x198>)
 80027ac:	2201      	movs	r2, #1
 80027ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80027b0:	4b4a      	ldr	r3, [pc, #296]	; (80028dc <MX_ADC_Init+0x198>)
 80027b2:	0018      	movs	r0, r3
 80027b4:	f001 fa96 	bl	8003ce4 <HAL_ADC_Init>
 80027b8:	1e03      	subs	r3, r0, #0
 80027ba:	d001      	beq.n	80027c0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80027bc:	f7ff fef4 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80027c0:	1d3b      	adds	r3, r7, #4
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80027c6:	1d3b      	adds	r3, r7, #4
 80027c8:	2280      	movs	r2, #128	; 0x80
 80027ca:	0152      	lsls	r2, r2, #5
 80027cc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80027ce:	1d3b      	adds	r3, r7, #4
 80027d0:	2206      	movs	r2, #6
 80027d2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80027d4:	1d3a      	adds	r2, r7, #4
 80027d6:	4b41      	ldr	r3, [pc, #260]	; (80028dc <MX_ADC_Init+0x198>)
 80027d8:	0011      	movs	r1, r2
 80027da:	0018      	movs	r0, r3
 80027dc:	f001 fc54 	bl	8004088 <HAL_ADC_ConfigChannel>
 80027e0:	1e03      	subs	r3, r0, #0
 80027e2:	d001      	beq.n	80027e8 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80027e4:	f7ff fee0 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80027e8:	1d3b      	adds	r3, r7, #4
 80027ea:	2201      	movs	r2, #1
 80027ec:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80027ee:	1d3a      	adds	r2, r7, #4
 80027f0:	4b3a      	ldr	r3, [pc, #232]	; (80028dc <MX_ADC_Init+0x198>)
 80027f2:	0011      	movs	r1, r2
 80027f4:	0018      	movs	r0, r3
 80027f6:	f001 fc47 	bl	8004088 <HAL_ADC_ConfigChannel>
 80027fa:	1e03      	subs	r3, r0, #0
 80027fc:	d001      	beq.n	8002802 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80027fe:	f7ff fed3 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	2202      	movs	r2, #2
 8002806:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002808:	1d3a      	adds	r2, r7, #4
 800280a:	4b34      	ldr	r3, [pc, #208]	; (80028dc <MX_ADC_Init+0x198>)
 800280c:	0011      	movs	r1, r2
 800280e:	0018      	movs	r0, r3
 8002810:	f001 fc3a 	bl	8004088 <HAL_ADC_ConfigChannel>
 8002814:	1e03      	subs	r3, r0, #0
 8002816:	d001      	beq.n	800281c <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8002818:	f7ff fec6 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800281c:	1d3b      	adds	r3, r7, #4
 800281e:	2203      	movs	r2, #3
 8002820:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002822:	1d3a      	adds	r2, r7, #4
 8002824:	4b2d      	ldr	r3, [pc, #180]	; (80028dc <MX_ADC_Init+0x198>)
 8002826:	0011      	movs	r1, r2
 8002828:	0018      	movs	r0, r3
 800282a:	f001 fc2d 	bl	8004088 <HAL_ADC_ConfigChannel>
 800282e:	1e03      	subs	r3, r0, #0
 8002830:	d001      	beq.n	8002836 <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 8002832:	f7ff feb9 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002836:	1d3b      	adds	r3, r7, #4
 8002838:	2204      	movs	r2, #4
 800283a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800283c:	1d3a      	adds	r2, r7, #4
 800283e:	4b27      	ldr	r3, [pc, #156]	; (80028dc <MX_ADC_Init+0x198>)
 8002840:	0011      	movs	r1, r2
 8002842:	0018      	movs	r0, r3
 8002844:	f001 fc20 	bl	8004088 <HAL_ADC_ConfigChannel>
 8002848:	1e03      	subs	r3, r0, #0
 800284a:	d001      	beq.n	8002850 <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 800284c:	f7ff feac 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002850:	1d3b      	adds	r3, r7, #4
 8002852:	2205      	movs	r2, #5
 8002854:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002856:	1d3a      	adds	r2, r7, #4
 8002858:	4b20      	ldr	r3, [pc, #128]	; (80028dc <MX_ADC_Init+0x198>)
 800285a:	0011      	movs	r1, r2
 800285c:	0018      	movs	r0, r3
 800285e:	f001 fc13 	bl	8004088 <HAL_ADC_ConfigChannel>
 8002862:	1e03      	subs	r3, r0, #0
 8002864:	d001      	beq.n	800286a <MX_ADC_Init+0x126>
  {
    Error_Handler();
 8002866:	f7ff fe9f 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800286a:	1d3b      	adds	r3, r7, #4
 800286c:	2206      	movs	r2, #6
 800286e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002870:	1d3a      	adds	r2, r7, #4
 8002872:	4b1a      	ldr	r3, [pc, #104]	; (80028dc <MX_ADC_Init+0x198>)
 8002874:	0011      	movs	r1, r2
 8002876:	0018      	movs	r0, r3
 8002878:	f001 fc06 	bl	8004088 <HAL_ADC_ConfigChannel>
 800287c:	1e03      	subs	r3, r0, #0
 800287e:	d001      	beq.n	8002884 <MX_ADC_Init+0x140>
  {
    Error_Handler();
 8002880:	f7ff fe92 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002884:	1d3b      	adds	r3, r7, #4
 8002886:	2207      	movs	r2, #7
 8002888:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800288a:	1d3a      	adds	r2, r7, #4
 800288c:	4b13      	ldr	r3, [pc, #76]	; (80028dc <MX_ADC_Init+0x198>)
 800288e:	0011      	movs	r1, r2
 8002890:	0018      	movs	r0, r3
 8002892:	f001 fbf9 	bl	8004088 <HAL_ADC_ConfigChannel>
 8002896:	1e03      	subs	r3, r0, #0
 8002898:	d001      	beq.n	800289e <MX_ADC_Init+0x15a>
  {
    Error_Handler();
 800289a:	f7ff fe85 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800289e:	1d3b      	adds	r3, r7, #4
 80028a0:	2208      	movs	r2, #8
 80028a2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80028a4:	1d3a      	adds	r2, r7, #4
 80028a6:	4b0d      	ldr	r3, [pc, #52]	; (80028dc <MX_ADC_Init+0x198>)
 80028a8:	0011      	movs	r1, r2
 80028aa:	0018      	movs	r0, r3
 80028ac:	f001 fbec 	bl	8004088 <HAL_ADC_ConfigChannel>
 80028b0:	1e03      	subs	r3, r0, #0
 80028b2:	d001      	beq.n	80028b8 <MX_ADC_Init+0x174>
  {
    Error_Handler();
 80028b4:	f7ff fe78 	bl	80025a8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80028b8:	1d3b      	adds	r3, r7, #4
 80028ba:	2211      	movs	r2, #17
 80028bc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80028be:	1d3a      	adds	r2, r7, #4
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <MX_ADC_Init+0x198>)
 80028c2:	0011      	movs	r1, r2
 80028c4:	0018      	movs	r0, r3
 80028c6:	f001 fbdf 	bl	8004088 <HAL_ADC_ConfigChannel>
 80028ca:	1e03      	subs	r3, r0, #0
 80028cc:	d001      	beq.n	80028d2 <MX_ADC_Init+0x18e>
  {
    Error_Handler();
 80028ce:	f7ff fe6b 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80028d2:	46c0      	nop			; (mov r8, r8)
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b004      	add	sp, #16
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	46c0      	nop			; (mov r8, r8)
 80028dc:	20000240 	.word	0x20000240
 80028e0:	40012400 	.word	0x40012400

080028e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80028e4:	b590      	push	{r4, r7, lr}
 80028e6:	b08b      	sub	sp, #44	; 0x2c
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ec:	2414      	movs	r4, #20
 80028ee:	193b      	adds	r3, r7, r4
 80028f0:	0018      	movs	r0, r3
 80028f2:	2314      	movs	r3, #20
 80028f4:	001a      	movs	r2, r3
 80028f6:	2100      	movs	r1, #0
 80028f8:	f005 fdeb 	bl	80084d2 <memset>
  if(adcHandle->Instance==ADC1)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a3b      	ldr	r2, [pc, #236]	; (80029f0 <HAL_ADC_MspInit+0x10c>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d170      	bne.n	80029e8 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002906:	4b3b      	ldr	r3, [pc, #236]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 8002908:	699a      	ldr	r2, [r3, #24]
 800290a:	4b3a      	ldr	r3, [pc, #232]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 800290c:	2180      	movs	r1, #128	; 0x80
 800290e:	0089      	lsls	r1, r1, #2
 8002910:	430a      	orrs	r2, r1
 8002912:	619a      	str	r2, [r3, #24]
 8002914:	4b37      	ldr	r3, [pc, #220]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 8002916:	699a      	ldr	r2, [r3, #24]
 8002918:	2380      	movs	r3, #128	; 0x80
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	4013      	ands	r3, r2
 800291e:	613b      	str	r3, [r7, #16]
 8002920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002922:	4b34      	ldr	r3, [pc, #208]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 8002924:	695a      	ldr	r2, [r3, #20]
 8002926:	4b33      	ldr	r3, [pc, #204]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 8002928:	2180      	movs	r1, #128	; 0x80
 800292a:	0289      	lsls	r1, r1, #10
 800292c:	430a      	orrs	r2, r1
 800292e:	615a      	str	r2, [r3, #20]
 8002930:	4b30      	ldr	r3, [pc, #192]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	2380      	movs	r3, #128	; 0x80
 8002936:	029b      	lsls	r3, r3, #10
 8002938:	4013      	ands	r3, r2
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800293e:	4b2d      	ldr	r3, [pc, #180]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 8002940:	695a      	ldr	r2, [r3, #20]
 8002942:	4b2c      	ldr	r3, [pc, #176]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 8002944:	2180      	movs	r1, #128	; 0x80
 8002946:	02c9      	lsls	r1, r1, #11
 8002948:	430a      	orrs	r2, r1
 800294a:	615a      	str	r2, [r3, #20]
 800294c:	4b29      	ldr	r3, [pc, #164]	; (80029f4 <HAL_ADC_MspInit+0x110>)
 800294e:	695a      	ldr	r2, [r3, #20]
 8002950:	2380      	movs	r3, #128	; 0x80
 8002952:	02db      	lsls	r3, r3, #11
 8002954:	4013      	ands	r3, r2
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800295a:	193b      	adds	r3, r7, r4
 800295c:	22ff      	movs	r2, #255	; 0xff
 800295e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002960:	193b      	adds	r3, r7, r4
 8002962:	2203      	movs	r2, #3
 8002964:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002966:	193b      	adds	r3, r7, r4
 8002968:	2200      	movs	r2, #0
 800296a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800296c:	193a      	adds	r2, r7, r4
 800296e:	2390      	movs	r3, #144	; 0x90
 8002970:	05db      	lsls	r3, r3, #23
 8002972:	0011      	movs	r1, r2
 8002974:	0018      	movs	r0, r3
 8002976:	f002 f879 	bl	8004a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800297a:	193b      	adds	r3, r7, r4
 800297c:	2201      	movs	r2, #1
 800297e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002980:	193b      	adds	r3, r7, r4
 8002982:	2203      	movs	r2, #3
 8002984:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002986:	193b      	adds	r3, r7, r4
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800298c:	193b      	adds	r3, r7, r4
 800298e:	4a1a      	ldr	r2, [pc, #104]	; (80029f8 <HAL_ADC_MspInit+0x114>)
 8002990:	0019      	movs	r1, r3
 8002992:	0010      	movs	r0, r2
 8002994:	f002 f86a 	bl	8004a6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002998:	4b18      	ldr	r3, [pc, #96]	; (80029fc <HAL_ADC_MspInit+0x118>)
 800299a:	4a19      	ldr	r2, [pc, #100]	; (8002a00 <HAL_ADC_MspInit+0x11c>)
 800299c:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800299e:	4b17      	ldr	r3, [pc, #92]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80029a4:	4b15      	ldr	r3, [pc, #84]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80029aa:	4b14      	ldr	r3, [pc, #80]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029ac:	2280      	movs	r2, #128	; 0x80
 80029ae:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029b0:	4b12      	ldr	r3, [pc, #72]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029b2:	2280      	movs	r2, #128	; 0x80
 80029b4:	0092      	lsls	r2, r2, #2
 80029b6:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029b8:	4b10      	ldr	r3, [pc, #64]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029ba:	2280      	movs	r2, #128	; 0x80
 80029bc:	00d2      	lsls	r2, r2, #3
 80029be:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80029c0:	4b0e      	ldr	r3, [pc, #56]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029c2:	2220      	movs	r2, #32
 80029c4:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80029c6:	4b0d      	ldr	r3, [pc, #52]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80029cc:	4b0b      	ldr	r3, [pc, #44]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029ce:	0018      	movs	r0, r3
 80029d0:	f001 fe36 	bl	8004640 <HAL_DMA_Init>
 80029d4:	1e03      	subs	r3, r0, #0
 80029d6:	d001      	beq.n	80029dc <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 80029d8:	f7ff fde6 	bl	80025a8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4a07      	ldr	r2, [pc, #28]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029e0:	631a      	str	r2, [r3, #48]	; 0x30
 80029e2:	4b06      	ldr	r3, [pc, #24]	; (80029fc <HAL_ADC_MspInit+0x118>)
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80029e8:	46c0      	nop			; (mov r8, r8)
 80029ea:	46bd      	mov	sp, r7
 80029ec:	b00b      	add	sp, #44	; 0x2c
 80029ee:	bd90      	pop	{r4, r7, pc}
 80029f0:	40012400 	.word	0x40012400
 80029f4:	40021000 	.word	0x40021000
 80029f8:	48000400 	.word	0x48000400
 80029fc:	20000280 	.word	0x20000280
 8002a00:	40020008 	.word	0x40020008

08002a04 <My_ADC_getvalue>:
//How to get the actual Vdda
//Vrefint_cal is based on 3.3V VDDA, while Vrefint_data is based on actual VDDA
//Vref_int/Vref_cal == 3.3/4095	   Vref_int/Vrefint_data == VDDA/4095 ==> VDDA = 3.3V*Vreint_cal/Vrefint_data
//Then using the actual Vdda to get the actual Vrevint and Voltage of other channels
MADC_Structure My_ADC_getvalue(uint16_t* adc_buf, MADC_Structure * adc_val)// the local array addr is not valid after function done
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]

	adc_val->bemf_pa 		= adc_buf[0] / 300>1?1:0; //620 == 0.5V
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	8819      	ldrh	r1, [r3, #0]
 8002a14:	2396      	movs	r3, #150	; 0x96
 8002a16:	009a      	lsls	r2, r3, #2
 8002a18:	2300      	movs	r3, #0
 8002a1a:	4291      	cmp	r1, r2
 8002a1c:	415b      	adcs	r3, r3
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	801a      	strh	r2, [r3, #0]
	adc_val->bemf_pb 		= adc_buf[1] / 300>1?1:0;
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	3302      	adds	r3, #2
 8002a2a:	8819      	ldrh	r1, [r3, #0]
 8002a2c:	2396      	movs	r3, #150	; 0x96
 8002a2e:	009a      	lsls	r2, r3, #2
 8002a30:	2300      	movs	r3, #0
 8002a32:	4291      	cmp	r1, r2
 8002a34:	415b      	adcs	r3, r3
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	805a      	strh	r2, [r3, #2]
	adc_val->bemf_pc 		= adc_buf[2] / 300>1?1:0;
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	3304      	adds	r3, #4
 8002a42:	8819      	ldrh	r1, [r3, #0]
 8002a44:	2396      	movs	r3, #150	; 0x96
 8002a46:	009a      	lsls	r2, r3, #2
 8002a48:	2300      	movs	r3, #0
 8002a4a:	4291      	cmp	r1, r2
 8002a4c:	415b      	adcs	r3, r3
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	809a      	strh	r2, [r3, #4]
	adc_val->vbat 			= adc_buf[3];
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	88da      	ldrh	r2, [r3, #6]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	821a      	strh	r2, [r3, #16]
	adc_val->ia				= adc_buf[4];
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	891a      	ldrh	r2, [r3, #8]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	811a      	strh	r2, [r3, #8]
	adc_val->ib				= adc_buf[5];
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	895a      	ldrh	r2, [r3, #10]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	815a      	strh	r2, [r3, #10]
	adc_val->isum			= adc_buf[6];
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	899a      	ldrh	r2, [r3, #12]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	819a      	strh	r2, [r3, #12]
	adc_val->isum_filtered 	= adc_buf[7];
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	89da      	ldrh	r2, [r3, #14]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	81da      	strh	r2, [r3, #14]
	adc_val->bemf_mid		= adc_buf[8];
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	8a1a      	ldrh	r2, [r3, #16]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	80da      	strh	r2, [r3, #6]
	adc_val->vref_data 		= adc_buf[9];
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	8a5a      	ldrh	r2, [r3, #18]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	825a      	strh	r2, [r3, #18]

	// zero_acrross_flag <<= adc_val_bemf_pa if(zero_acrross_flag==0xff) ,

	adc_val->bemf_last = adc_val->bemf_now;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	7d1a      	ldrb	r2, [r3, #20]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	755a      	strb	r2, [r3, #21]
	adc_val->bemf_now  = adc_val->bemf_pa * 4 + adc_val->bemf_pb * 2 + adc_val->bemf_pc * 1;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	881b      	ldrh	r3, [r3, #0]
 8002a9a:	005b      	lsls	r3, r3, #1
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	8852      	ldrh	r2, [r2, #2]
 8002aa0:	189b      	adds	r3, r3, r2
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	18db      	adds	r3, r3, r3
 8002aa6:	b2da      	uxtb	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	889b      	ldrh	r3, [r3, #4]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	18d3      	adds	r3, r2, r3
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	751a      	strb	r2, [r3, #20]

	return *adc_val;
 8002ab6:	68fa      	ldr	r2, [r7, #12]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	0010      	movs	r0, r2
 8002abc:	0019      	movs	r1, r3
 8002abe:	231e      	movs	r3, #30
 8002ac0:	001a      	movs	r2, r3
 8002ac2:	f005 fcfd 	bl	80084c0 <memcpy>
}
 8002ac6:	68f8      	ldr	r0, [r7, #12]
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b004      	add	sp, #16
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ad6:	4b0c      	ldr	r3, [pc, #48]	; (8002b08 <MX_DMA_Init+0x38>)
 8002ad8:	695a      	ldr	r2, [r3, #20]
 8002ada:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <MX_DMA_Init+0x38>)
 8002adc:	2101      	movs	r1, #1
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	615a      	str	r2, [r3, #20]
 8002ae2:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <MX_DMA_Init+0x38>)
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	4013      	ands	r3, r2
 8002aea:	607b      	str	r3, [r7, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002aee:	2200      	movs	r2, #0
 8002af0:	2100      	movs	r1, #0
 8002af2:	2009      	movs	r0, #9
 8002af4:	f001 fd72 	bl	80045dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002af8:	2009      	movs	r0, #9
 8002afa:	f001 fd84 	bl	8004606 <HAL_NVIC_EnableIRQ>

}
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	46bd      	mov	sp, r7
 8002b02:	b002      	add	sp, #8
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	46c0      	nop			; (mov r8, r8)
 8002b08:	40021000 	.word	0x40021000

08002b0c <MX_GPIO_Init>:
        * EXTI
     PB8   ------> I2C1_SCL
     PB9   ------> I2C1_SDA
*/
void MX_GPIO_Init(void)
{
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b08b      	sub	sp, #44	; 0x2c
 8002b10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b12:	2414      	movs	r4, #20
 8002b14:	193b      	adds	r3, r7, r4
 8002b16:	0018      	movs	r0, r3
 8002b18:	2314      	movs	r3, #20
 8002b1a:	001a      	movs	r2, r3
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	f005 fcd8 	bl	80084d2 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b22:	4b97      	ldr	r3, [pc, #604]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b24:	695a      	ldr	r2, [r3, #20]
 8002b26:	4b96      	ldr	r3, [pc, #600]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b28:	2180      	movs	r1, #128	; 0x80
 8002b2a:	0309      	lsls	r1, r1, #12
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	615a      	str	r2, [r3, #20]
 8002b30:	4b93      	ldr	r3, [pc, #588]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b32:	695a      	ldr	r2, [r3, #20]
 8002b34:	2380      	movs	r3, #128	; 0x80
 8002b36:	031b      	lsls	r3, r3, #12
 8002b38:	4013      	ands	r3, r2
 8002b3a:	613b      	str	r3, [r7, #16]
 8002b3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b3e:	4b90      	ldr	r3, [pc, #576]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b40:	695a      	ldr	r2, [r3, #20]
 8002b42:	4b8f      	ldr	r3, [pc, #572]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b44:	2180      	movs	r1, #128	; 0x80
 8002b46:	03c9      	lsls	r1, r1, #15
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	615a      	str	r2, [r3, #20]
 8002b4c:	4b8c      	ldr	r3, [pc, #560]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b4e:	695a      	ldr	r2, [r3, #20]
 8002b50:	2380      	movs	r3, #128	; 0x80
 8002b52:	03db      	lsls	r3, r3, #15
 8002b54:	4013      	ands	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5a:	4b89      	ldr	r3, [pc, #548]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b5c:	695a      	ldr	r2, [r3, #20]
 8002b5e:	4b88      	ldr	r3, [pc, #544]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b60:	2180      	movs	r1, #128	; 0x80
 8002b62:	0289      	lsls	r1, r1, #10
 8002b64:	430a      	orrs	r2, r1
 8002b66:	615a      	str	r2, [r3, #20]
 8002b68:	4b85      	ldr	r3, [pc, #532]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b6a:	695a      	ldr	r2, [r3, #20]
 8002b6c:	2380      	movs	r3, #128	; 0x80
 8002b6e:	029b      	lsls	r3, r3, #10
 8002b70:	4013      	ands	r3, r2
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b76:	4b82      	ldr	r3, [pc, #520]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b78:	695a      	ldr	r2, [r3, #20]
 8002b7a:	4b81      	ldr	r3, [pc, #516]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b7c:	2180      	movs	r1, #128	; 0x80
 8002b7e:	02c9      	lsls	r1, r1, #11
 8002b80:	430a      	orrs	r2, r1
 8002b82:	615a      	str	r2, [r3, #20]
 8002b84:	4b7e      	ldr	r3, [pc, #504]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b86:	695a      	ldr	r2, [r3, #20]
 8002b88:	2380      	movs	r3, #128	; 0x80
 8002b8a:	02db      	lsls	r3, r3, #11
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	607b      	str	r3, [r7, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b92:	4b7b      	ldr	r3, [pc, #492]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	4b7a      	ldr	r3, [pc, #488]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002b98:	2180      	movs	r1, #128	; 0x80
 8002b9a:	0349      	lsls	r1, r1, #13
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	615a      	str	r2, [r3, #20]
 8002ba0:	4b77      	ldr	r3, [pc, #476]	; (8002d80 <MX_GPIO_Init+0x274>)
 8002ba2:	695a      	ldr	r2, [r3, #20]
 8002ba4:	2380      	movs	r3, #128	; 0x80
 8002ba6:	035b      	lsls	r3, r3, #13
 8002ba8:	4013      	ands	r3, r2
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14|GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_10
 8002bae:	4975      	ldr	r1, [pc, #468]	; (8002d84 <MX_GPIO_Init+0x278>)
 8002bb0:	4b75      	ldr	r3, [pc, #468]	; (8002d88 <MX_GPIO_Init+0x27c>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	f002 f8e6 	bl	8004d86 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8002bba:	4974      	ldr	r1, [pc, #464]	; (8002d8c <MX_GPIO_Init+0x280>)
 8002bbc:	4b74      	ldr	r3, [pc, #464]	; (8002d90 <MX_GPIO_Init+0x284>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f002 f8e0 	bl	8004d86 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002bc6:	2380      	movs	r3, #128	; 0x80
 8002bc8:	0219      	lsls	r1, r3, #8
 8002bca:	2390      	movs	r3, #144	; 0x90
 8002bcc:	05db      	lsls	r3, r3, #23
 8002bce:	2200      	movs	r2, #0
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f002 f8d8 	bl	8004d86 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC5 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_11
 8002bd6:	193b      	adds	r3, r7, r4
 8002bd8:	4a6e      	ldr	r2, [pc, #440]	; (8002d94 <MX_GPIO_Init+0x288>)
 8002bda:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bdc:	193b      	adds	r3, r7, r4
 8002bde:	2201      	movs	r2, #1
 8002be0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002be2:	193b      	adds	r3, r7, r4
 8002be4:	2202      	movs	r2, #2
 8002be6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be8:	193b      	adds	r3, r7, r4
 8002bea:	2200      	movs	r2, #0
 8002bec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bee:	193b      	adds	r3, r7, r4
 8002bf0:	4a65      	ldr	r2, [pc, #404]	; (8002d88 <MX_GPIO_Init+0x27c>)
 8002bf2:	0019      	movs	r1, r3
 8002bf4:	0010      	movs	r0, r2
 8002bf6:	f001 ff39 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002bfa:	0021      	movs	r1, r4
 8002bfc:	187b      	adds	r3, r7, r1
 8002bfe:	2280      	movs	r2, #128	; 0x80
 8002c00:	0212      	lsls	r2, r2, #8
 8002c02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c04:	000c      	movs	r4, r1
 8002c06:	193b      	adds	r3, r7, r4
 8002c08:	2200      	movs	r2, #0
 8002c0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0c:	193b      	adds	r3, r7, r4
 8002c0e:	2200      	movs	r2, #0
 8002c10:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c12:	193b      	adds	r3, r7, r4
 8002c14:	4a5c      	ldr	r2, [pc, #368]	; (8002d88 <MX_GPIO_Init+0x27c>)
 8002c16:	0019      	movs	r1, r3
 8002c18:	0010      	movs	r0, r2
 8002c1a:	f001 ff27 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6;
 8002c1e:	193b      	adds	r3, r7, r4
 8002c20:	2243      	movs	r2, #67	; 0x43
 8002c22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c24:	193b      	adds	r3, r7, r4
 8002c26:	2203      	movs	r2, #3
 8002c28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2a:	193b      	adds	r3, r7, r4
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c30:	193b      	adds	r3, r7, r4
 8002c32:	4a59      	ldr	r2, [pc, #356]	; (8002d98 <MX_GPIO_Init+0x28c>)
 8002c34:	0019      	movs	r1, r3
 8002c36:	0010      	movs	r0, r2
 8002c38:	f001 ff18 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c3c:	193b      	adds	r3, r7, r4
 8002c3e:	2201      	movs	r2, #1
 8002c40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c42:	193b      	adds	r3, r7, r4
 8002c44:	2201      	movs	r2, #1
 8002c46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c48:	193b      	adds	r3, r7, r4
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4e:	193b      	adds	r3, r7, r4
 8002c50:	2200      	movs	r2, #0
 8002c52:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c54:	193b      	adds	r3, r7, r4
 8002c56:	4a4c      	ldr	r2, [pc, #304]	; (8002d88 <MX_GPIO_Init+0x27c>)
 8002c58:	0019      	movs	r1, r3
 8002c5a:	0010      	movs	r0, r2
 8002c5c:	f001 ff06 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002c60:	193b      	adds	r3, r7, r4
 8002c62:	220e      	movs	r2, #14
 8002c64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c66:	193b      	adds	r3, r7, r4
 8002c68:	2203      	movs	r2, #3
 8002c6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6c:	193b      	adds	r3, r7, r4
 8002c6e:	2200      	movs	r2, #0
 8002c70:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c72:	193b      	adds	r3, r7, r4
 8002c74:	4a44      	ldr	r2, [pc, #272]	; (8002d88 <MX_GPIO_Init+0x27c>)
 8002c76:	0019      	movs	r1, r3
 8002c78:	0010      	movs	r0, r2
 8002c7a:	f001 fef7 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF4 PF5 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8002c7e:	0021      	movs	r1, r4
 8002c80:	187b      	adds	r3, r7, r1
 8002c82:	22b0      	movs	r2, #176	; 0xb0
 8002c84:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c86:	187b      	adds	r3, r7, r1
 8002c88:	2288      	movs	r2, #136	; 0x88
 8002c8a:	0352      	lsls	r2, r2, #13
 8002c8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8e:	000c      	movs	r4, r1
 8002c90:	193b      	adds	r3, r7, r4
 8002c92:	2200      	movs	r2, #0
 8002c94:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c96:	193b      	adds	r3, r7, r4
 8002c98:	4a3f      	ldr	r2, [pc, #252]	; (8002d98 <MX_GPIO_Init+0x28c>)
 8002c9a:	0019      	movs	r1, r3
 8002c9c:	0010      	movs	r0, r2
 8002c9e:	f001 fee5 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB11 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8002ca2:	193b      	adds	r3, r7, r4
 8002ca4:	4a39      	ldr	r2, [pc, #228]	; (8002d8c <MX_GPIO_Init+0x280>)
 8002ca6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ca8:	193b      	adds	r3, r7, r4
 8002caa:	2201      	movs	r2, #1
 8002cac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cae:	193b      	adds	r3, r7, r4
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb4:	193b      	adds	r3, r7, r4
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cba:	193b      	adds	r3, r7, r4
 8002cbc:	4a34      	ldr	r2, [pc, #208]	; (8002d90 <MX_GPIO_Init+0x284>)
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	0010      	movs	r0, r2
 8002cc2:	f001 fed3 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002cc6:	193b      	adds	r3, r7, r4
 8002cc8:	22c0      	movs	r2, #192	; 0xc0
 8002cca:	0152      	lsls	r2, r2, #5
 8002ccc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cce:	193b      	adds	r3, r7, r4
 8002cd0:	2203      	movs	r2, #3
 8002cd2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd4:	193b      	adds	r3, r7, r4
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cda:	193a      	adds	r2, r7, r4
 8002cdc:	2390      	movs	r3, #144	; 0x90
 8002cde:	05db      	lsls	r3, r3, #23
 8002ce0:	0011      	movs	r1, r2
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	f001 fec2 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002ce8:	0021      	movs	r1, r4
 8002cea:	187b      	adds	r3, r7, r1
 8002cec:	2280      	movs	r2, #128	; 0x80
 8002cee:	0212      	lsls	r2, r2, #8
 8002cf0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf2:	000c      	movs	r4, r1
 8002cf4:	193b      	adds	r3, r7, r4
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	193b      	adds	r3, r7, r4
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d00:	193b      	adds	r3, r7, r4
 8002d02:	2200      	movs	r2, #0
 8002d04:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d06:	193a      	adds	r2, r7, r4
 8002d08:	2390      	movs	r3, #144	; 0x90
 8002d0a:	05db      	lsls	r3, r3, #23
 8002d0c:	0011      	movs	r1, r2
 8002d0e:	0018      	movs	r0, r3
 8002d10:	f001 feac 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d14:	0021      	movs	r1, r4
 8002d16:	187b      	adds	r3, r7, r1
 8002d18:	2204      	movs	r2, #4
 8002d1a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d1c:	187b      	adds	r3, r7, r1
 8002d1e:	2288      	movs	r2, #136	; 0x88
 8002d20:	0352      	lsls	r2, r2, #13
 8002d22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d24:	187b      	adds	r3, r7, r1
 8002d26:	2200      	movs	r2, #0
 8002d28:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d2a:	000c      	movs	r4, r1
 8002d2c:	187b      	adds	r3, r7, r1
 8002d2e:	4a1b      	ldr	r2, [pc, #108]	; (8002d9c <MX_GPIO_Init+0x290>)
 8002d30:	0019      	movs	r1, r3
 8002d32:	0010      	movs	r0, r2
 8002d34:	f001 fe9a 	bl	8004a6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d38:	0021      	movs	r1, r4
 8002d3a:	187b      	adds	r3, r7, r1
 8002d3c:	22c0      	movs	r2, #192	; 0xc0
 8002d3e:	0092      	lsls	r2, r2, #2
 8002d40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d42:	187b      	adds	r3, r7, r1
 8002d44:	2212      	movs	r2, #18
 8002d46:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d48:	187b      	adds	r3, r7, r1
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d4e:	187b      	adds	r3, r7, r1
 8002d50:	2203      	movs	r2, #3
 8002d52:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002d54:	187b      	adds	r3, r7, r1
 8002d56:	2201      	movs	r2, #1
 8002d58:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d5a:	187b      	adds	r3, r7, r1
 8002d5c:	4a0c      	ldr	r2, [pc, #48]	; (8002d90 <MX_GPIO_Init+0x284>)
 8002d5e:	0019      	movs	r1, r3
 8002d60:	0010      	movs	r0, r2
 8002d62:	f001 fe83 	bl	8004a6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002d66:	2200      	movs	r2, #0
 8002d68:	2100      	movs	r1, #0
 8002d6a:	2007      	movs	r0, #7
 8002d6c:	f001 fc36 	bl	80045dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002d70:	2007      	movs	r0, #7
 8002d72:	f001 fc48 	bl	8004606 <HAL_NVIC_EnableIRQ>

}
 8002d76:	46c0      	nop			; (mov r8, r8)
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	b00b      	add	sp, #44	; 0x2c
 8002d7c:	bd90      	pop	{r4, r7, pc}
 8002d7e:	46c0      	nop			; (mov r8, r8)
 8002d80:	40021000 	.word	0x40021000
 8002d84:	00005c21 	.word	0x00005c21
 8002d88:	48000800 	.word	0x48000800
 8002d8c:	0000fc04 	.word	0x0000fc04
 8002d90:	48000400 	.word	0x48000400
 8002d94:	00005c20 	.word	0x00005c20
 8002d98:	48001400 	.word	0x48001400
 8002d9c:	48000c00 	.word	0x48000c00

08002da0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002da6:	4b0f      	ldr	r3, [pc, #60]	; (8002de4 <HAL_MspInit+0x44>)
 8002da8:	699a      	ldr	r2, [r3, #24]
 8002daa:	4b0e      	ldr	r3, [pc, #56]	; (8002de4 <HAL_MspInit+0x44>)
 8002dac:	2101      	movs	r1, #1
 8002dae:	430a      	orrs	r2, r1
 8002db0:	619a      	str	r2, [r3, #24]
 8002db2:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <HAL_MspInit+0x44>)
 8002db4:	699b      	ldr	r3, [r3, #24]
 8002db6:	2201      	movs	r2, #1
 8002db8:	4013      	ands	r3, r2
 8002dba:	607b      	str	r3, [r7, #4]
 8002dbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dbe:	4b09      	ldr	r3, [pc, #36]	; (8002de4 <HAL_MspInit+0x44>)
 8002dc0:	69da      	ldr	r2, [r3, #28]
 8002dc2:	4b08      	ldr	r3, [pc, #32]	; (8002de4 <HAL_MspInit+0x44>)
 8002dc4:	2180      	movs	r1, #128	; 0x80
 8002dc6:	0549      	lsls	r1, r1, #21
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	61da      	str	r2, [r3, #28]
 8002dcc:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <HAL_MspInit+0x44>)
 8002dce:	69da      	ldr	r2, [r3, #28]
 8002dd0:	2380      	movs	r3, #128	; 0x80
 8002dd2:	055b      	lsls	r3, r3, #21
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	603b      	str	r3, [r7, #0]
 8002dd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dda:	46c0      	nop			; (mov r8, r8)
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	b002      	add	sp, #8
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	46c0      	nop			; (mov r8, r8)
 8002de4:	40021000 	.word	0x40021000

08002de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002dec:	e7fe      	b.n	8002dec <NMI_Handler+0x4>

08002dee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002df2:	e7fe      	b.n	8002df2 <HardFault_Handler+0x4>

08002df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002df8:	46c0      	nop			; (mov r8, r8)
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e02:	46c0      	nop			; (mov r8, r8)
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e0c:	f000 ff4e 	bl	8003cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e10:	46c0      	nop			; (mov r8, r8)
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002e1a:	2010      	movs	r0, #16
 8002e1c:	f001 ffd0 	bl	8004dc0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002e20:	2020      	movs	r0, #32
 8002e22:	f001 ffcd 	bl	8004dc0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002e26:	2080      	movs	r0, #128	; 0x80
 8002e28:	f001 ffca 	bl	8004dc0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002e2c:	46c0      	nop			; (mov r8, r8)
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
	...

08002e34 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

//	HAL_ADC_Start_DMA(&hadc, (uint32_t*) adc_buf,sizeof(adc_buf));
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002e38:	4b03      	ldr	r3, [pc, #12]	; (8002e48 <DMA1_Channel1_IRQHandler+0x14>)
 8002e3a:	0018      	movs	r0, r3
 8002e3c:	f001 fd2b 	bl	8004896 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002e40:	46c0      	nop			; (mov r8, r8)
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	46c0      	nop			; (mov r8, r8)
 8002e48:	20000280 	.word	0x20000280

08002e4c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e50:	4b03      	ldr	r3, [pc, #12]	; (8002e60 <TIM6_IRQHandler+0x14>)
 8002e52:	0018      	movs	r0, r3
 8002e54:	f003 f8ca 	bl	8005fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002e58:	46c0      	nop			; (mov r8, r8)
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	46c0      	nop			; (mov r8, r8)
 8002e60:	2000035c 	.word	0x2000035c

08002e64 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8002e68:	4b03      	ldr	r3, [pc, #12]	; (8002e78 <TIM14_IRQHandler+0x14>)
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	f003 f8be 	bl	8005fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8002e70:	46c0      	nop			; (mov r8, r8)
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	200003a4 	.word	0x200003a4

08002e7c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e80:	4b03      	ldr	r3, [pc, #12]	; (8002e90 <USART1_IRQHandler+0x14>)
 8002e82:	0018      	movs	r0, r3
 8002e84:	f004 f9f4 	bl	8007270 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e88:	46c0      	nop			; (mov r8, r8)
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	20000538 	.word	0x20000538

08002e94 <Get_24bit_Weight>:
 *      Author: kzhou
 */
#include "sw_spi.h"

unsigned int Get_24bit_Weight(char channel_gain)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	0002      	movs	r2, r0
 8002e9c:	1dfb      	adds	r3, r7, #7
 8002e9e:	701a      	strb	r2, [r3, #0]
	unsigned int weight=0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
	SW_SPI_PWR_ON; //Pull down clk
 8002ea4:	2380      	movs	r3, #128	; 0x80
 8002ea6:	01db      	lsls	r3, r3, #7
 8002ea8:	4832      	ldr	r0, [pc, #200]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	0019      	movs	r1, r3
 8002eae:	f001 ff6a 	bl	8004d86 <HAL_GPIO_WritePin>

	while(SW_SPI_DAT_RDY)
 8002eb2:	e00d      	b.n	8002ed0 <Get_24bit_Weight+0x3c>
	{
		SW_SPI_CLK_H;
 8002eb4:	2380      	movs	r3, #128	; 0x80
 8002eb6:	01db      	lsls	r3, r3, #7
 8002eb8:	482e      	ldr	r0, [pc, #184]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002eba:	2201      	movs	r2, #1
 8002ebc:	0019      	movs	r1, r3
 8002ebe:	f001 ff62 	bl	8004d86 <HAL_GPIO_WritePin>
//		delay_us(1);
		SW_SPI_CLK_L;
 8002ec2:	2380      	movs	r3, #128	; 0x80
 8002ec4:	01db      	lsls	r3, r3, #7
 8002ec6:	482b      	ldr	r0, [pc, #172]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	0019      	movs	r1, r3
 8002ecc:	f001 ff5b 	bl	8004d86 <HAL_GPIO_WritePin>
	while(SW_SPI_DAT_RDY)
 8002ed0:	2380      	movs	r3, #128	; 0x80
 8002ed2:	021b      	lsls	r3, r3, #8
 8002ed4:	4a27      	ldr	r2, [pc, #156]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002ed6:	0019      	movs	r1, r3
 8002ed8:	0010      	movs	r0, r2
 8002eda:	f001 ff37 	bl	8004d4c <HAL_GPIO_ReadPin>
 8002ede:	1e03      	subs	r3, r0, #0
 8002ee0:	d1e8      	bne.n	8002eb4 <Get_24bit_Weight+0x20>
	}

	for(char i = 24; i!=0; i--)
 8002ee2:	230b      	movs	r3, #11
 8002ee4:	18fb      	adds	r3, r7, r3
 8002ee6:	2218      	movs	r2, #24
 8002ee8:	701a      	strb	r2, [r3, #0]
 8002eea:	e025      	b.n	8002f38 <Get_24bit_Weight+0xa4>
	{
		SW_SPI_CLK_H;
 8002eec:	2380      	movs	r3, #128	; 0x80
 8002eee:	01db      	lsls	r3, r3, #7
 8002ef0:	4820      	ldr	r0, [pc, #128]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	0019      	movs	r1, r3
 8002ef6:	f001 ff46 	bl	8004d86 <HAL_GPIO_WritePin>
		weight = weight<<1;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	60fb      	str	r3, [r7, #12]
	//	delay_us(1);
		SW_SPI_CLK_L;
 8002f00:	2380      	movs	r3, #128	; 0x80
 8002f02:	01db      	lsls	r3, r3, #7
 8002f04:	481b      	ldr	r0, [pc, #108]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	0019      	movs	r1, r3
 8002f0a:	f001 ff3c 	bl	8004d86 <HAL_GPIO_WritePin>
		if(SW_SPI_DAT_RDY)
 8002f0e:	2380      	movs	r3, #128	; 0x80
 8002f10:	021b      	lsls	r3, r3, #8
 8002f12:	4a18      	ldr	r2, [pc, #96]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002f14:	0019      	movs	r1, r3
 8002f16:	0010      	movs	r0, r2
 8002f18:	f001 ff18 	bl	8004d4c <HAL_GPIO_ReadPin>
 8002f1c:	1e03      	subs	r3, r0, #0
 8002f1e:	d002      	beq.n	8002f26 <Get_24bit_Weight+0x92>
		{
		 weight+=1;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	3301      	adds	r3, #1
 8002f24:	60fb      	str	r3, [r7, #12]
		}
		delay_us(1);
 8002f26:	2001      	movs	r0, #1
 8002f28:	f000 fd4e 	bl	80039c8 <delay_us>
	for(char i = 24; i!=0; i--)
 8002f2c:	210b      	movs	r1, #11
 8002f2e:	187b      	adds	r3, r7, r1
 8002f30:	781a      	ldrb	r2, [r3, #0]
 8002f32:	187b      	adds	r3, r7, r1
 8002f34:	3a01      	subs	r2, #1
 8002f36:	701a      	strb	r2, [r3, #0]
 8002f38:	230b      	movs	r3, #11
 8002f3a:	18fb      	adds	r3, r7, r3
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1d4      	bne.n	8002eec <Get_24bit_Weight+0x58>
	}
	SW_SPI_CLK_H;
 8002f42:	2380      	movs	r3, #128	; 0x80
 8002f44:	01db      	lsls	r3, r3, #7
 8002f46:	480b      	ldr	r0, [pc, #44]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002f48:	2201      	movs	r2, #1
 8002f4a:	0019      	movs	r1, r3
 8002f4c:	f001 ff1b 	bl	8004d86 <HAL_GPIO_WritePin>
//	delay_us(1);
	weight = weight^0x800000;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2280      	movs	r2, #128	; 0x80
 8002f54:	0412      	lsls	r2, r2, #16
 8002f56:	4053      	eors	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]
	SW_SPI_CLK_L;
 8002f5a:	2380      	movs	r3, #128	; 0x80
 8002f5c:	01db      	lsls	r3, r3, #7
 8002f5e:	4805      	ldr	r0, [pc, #20]	; (8002f74 <Get_24bit_Weight+0xe0>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	0019      	movs	r1, r3
 8002f64:	f001 ff0f 	bl	8004d86 <HAL_GPIO_WritePin>

	//Preserved for channel selection

	return weight;
 8002f68:	68fb      	ldr	r3, [r7, #12]
}
 8002f6a:	0018      	movs	r0, r3
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	b004      	add	sp, #16
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	48000800 	.word	0x48000800

08002f78 <Get_weight>:

void Get_weight(HX711_Structure* weight_par)		// AKg * AVDDmV/X Kg = Y   A:weight AVDD:sensor power X:max weight of load cell Y:AD reading from module
{													// Example: A Kg * 3.24mV/10Kg => A*128 = 0.324*128AmV = 41.472AmV  => 41.472AmV/AD = 3.24V/0xffffff => AD = 214748.352A(Kg)  A(g) = AD/214.748
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
	weight_par->gross_weight = Get_24bit_Weight(CHA_128);
 8002f80:	2019      	movs	r0, #25
 8002f82:	f7ff ff87 	bl	8002e94 <Get_24bit_Weight>
 8002f86:	0003      	movs	r3, r0
 8002f88:	001a      	movs	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	605a      	str	r2, [r3, #4]
	if(weight_par->calibration_flag)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	7b1b      	ldrb	r3, [r3, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d017      	beq.n	8002fc6 <Get_weight+0x4e>
	{
		if(weight_par->gross_weight - weight_par->calibrated_value>0)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	dd0d      	ble.n	8002fc0 <Get_weight+0x48>
			weight_par->gram = (weight_par->gross_weight - weight_par->calibrated_value)/LOAD_CELL_FACTOR;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685a      	ldr	r2, [r3, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	21e1      	movs	r1, #225	; 0xe1
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	f7fd f94f 	bl	8000254 <__divsi3>
 8002fb6:	0003      	movs	r3, r0
 8002fb8:	001a      	movs	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	601a      	str	r2, [r3, #0]
		else
			weight_par->gram = 0;

		//Kalman  filter
	}
}
 8002fbe:	e002      	b.n	8002fc6 <Get_weight+0x4e>
			weight_par->gram = 0;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	601a      	str	r2, [r3, #0]
}
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	b002      	add	sp, #8
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <HX711_Calibration>:

void HX711_Calibration(HX711_Structure* weight_par)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
	  /*******Get gross weight**************/
	  SW_SPI_PWR_OFF;
 8002fd8:	2380      	movs	r3, #128	; 0x80
 8002fda:	01db      	lsls	r3, r3, #7
 8002fdc:	4817      	ldr	r0, [pc, #92]	; (800303c <HX711_Calibration+0x6c>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	0019      	movs	r1, r3
 8002fe2:	f001 fed0 	bl	8004d86 <HAL_GPIO_WritePin>
	  delay_us(200);
 8002fe6:	20c8      	movs	r0, #200	; 0xc8
 8002fe8:	f000 fcee 	bl	80039c8 <delay_us>
	  SW_SPI_PWR_ON;
 8002fec:	2380      	movs	r3, #128	; 0x80
 8002fee:	01db      	lsls	r3, r3, #7
 8002ff0:	4812      	ldr	r0, [pc, #72]	; (800303c <HX711_Calibration+0x6c>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	0019      	movs	r1, r3
 8002ff6:	f001 fec6 	bl	8004d86 <HAL_GPIO_WritePin>
	  weight_par->calibrated_value = Get_24bit_Weight(CHA_128);
 8002ffa:	2019      	movs	r0, #25
 8002ffc:	f7ff ff4a 	bl	8002e94 <Get_24bit_Weight>
 8003000:	0003      	movs	r3, r0
 8003002:	001a      	movs	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	609a      	str	r2, [r3, #8]
	  delay_us(2000);
 8003008:	23fa      	movs	r3, #250	; 0xfa
 800300a:	00db      	lsls	r3, r3, #3
 800300c:	0018      	movs	r0, r3
 800300e:	f000 fcdb 	bl	80039c8 <delay_us>
	  weight_par->calibrated_value = Get_24bit_Weight(CHA_128);
 8003012:	2019      	movs	r0, #25
 8003014:	f7ff ff3e 	bl	8002e94 <Get_24bit_Weight>
 8003018:	0003      	movs	r3, r0
 800301a:	001a      	movs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	609a      	str	r2, [r3, #8]

	  printf("calibration weight:%d", weight_par->calibrated_value);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	4b06      	ldr	r3, [pc, #24]	; (8003040 <HX711_Calibration+0x70>)
 8003026:	0011      	movs	r1, r2
 8003028:	0018      	movs	r0, r3
 800302a:	f006 f8d1 	bl	80091d0 <iprintf>
	  weight_par->calibration_flag = 1; //Calibration done
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2201      	movs	r2, #1
 8003032:	731a      	strb	r2, [r3, #12]

}
 8003034:	46c0      	nop			; (mov r8, r8)
 8003036:	46bd      	mov	sp, r7
 8003038:	b002      	add	sp, #8
 800303a:	bd80      	pop	{r7, pc}
 800303c:	48000800 	.word	0x48000800
 8003040:	0800cf8c 	.word	0x0800cf8c

08003044 <PWM_Delegation>:

void PWM_Delegation(HX711_Structure* weight_par)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
	static char dc_pwm;
	if(weight_par->gram>PULL_FORCE_THR)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	23fa      	movs	r3, #250	; 0xfa
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	429a      	cmp	r2, r3
 8003056:	dd41      	ble.n	80030dc <PWM_Delegation+0x98>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8003058:	4b3c      	ldr	r3, [pc, #240]	; (800314c <PWM_Delegation+0x108>)
 800305a:	2200      	movs	r2, #0
 800305c:	2101      	movs	r1, #1
 800305e:	0018      	movs	r0, r3
 8003060:	f001 fe91 	bl	8004d86 <HAL_GPIO_WritePin>
		AHBL_ON;
 8003064:	4b3a      	ldr	r3, [pc, #232]	; (8003150 <PWM_Delegation+0x10c>)
 8003066:	2100      	movs	r1, #0
 8003068:	0018      	movs	r0, r3
 800306a:	f002 ff43 	bl	8005ef4 <HAL_TIM_PWM_Stop>
 800306e:	4b38      	ldr	r3, [pc, #224]	; (8003150 <PWM_Delegation+0x10c>)
 8003070:	2104      	movs	r1, #4
 8003072:	0018      	movs	r0, r3
 8003074:	f002 ff3e 	bl	8005ef4 <HAL_TIM_PWM_Stop>
 8003078:	4b35      	ldr	r3, [pc, #212]	; (8003150 <PWM_Delegation+0x10c>)
 800307a:	2108      	movs	r1, #8
 800307c:	0018      	movs	r0, r3
 800307e:	f002 ff39 	bl	8005ef4 <HAL_TIM_PWM_Stop>
 8003082:	23e0      	movs	r3, #224	; 0xe0
 8003084:	021b      	lsls	r3, r3, #8
 8003086:	4833      	ldr	r0, [pc, #204]	; (8003154 <PWM_Delegation+0x110>)
 8003088:	2200      	movs	r2, #0
 800308a:	0019      	movs	r1, r3
 800308c:	f001 fe7b 	bl	8004d86 <HAL_GPIO_WritePin>
 8003090:	4b2f      	ldr	r3, [pc, #188]	; (8003150 <PWM_Delegation+0x10c>)
 8003092:	2100      	movs	r1, #0
 8003094:	0018      	movs	r0, r3
 8003096:	f002 fe7b 	bl	8005d90 <HAL_TIM_PWM_Start>
 800309a:	2380      	movs	r3, #128	; 0x80
 800309c:	01db      	lsls	r3, r3, #7
 800309e:	482d      	ldr	r0, [pc, #180]	; (8003154 <PWM_Delegation+0x110>)
 80030a0:	2201      	movs	r2, #1
 80030a2:	0019      	movs	r1, r3
 80030a4:	f001 fe6f 	bl	8004d86 <HAL_GPIO_WritePin>
		weight_par->eps_flag = 1;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	735a      	strb	r2, [r3, #13]
		dc_pwm = dc_pwm>=90? 99:dc_pwm+10;
 80030ae:	4b2a      	ldr	r3, [pc, #168]	; (8003158 <PWM_Delegation+0x114>)
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	1c1a      	adds	r2, r3, #0
 80030b4:	b2d3      	uxtb	r3, r2
 80030b6:	2b59      	cmp	r3, #89	; 0x59
 80030b8:	d901      	bls.n	80030be <PWM_Delegation+0x7a>
 80030ba:	2359      	movs	r3, #89	; 0x59
 80030bc:	1c1a      	adds	r2, r3, #0
 80030be:	b2d3      	uxtb	r3, r2
 80030c0:	330a      	adds	r3, #10
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	4b24      	ldr	r3, [pc, #144]	; (8003158 <PWM_Delegation+0x114>)
 80030c6:	701a      	strb	r2, [r3, #0]
		if(dc_pwm>20)
 80030c8:	4b23      	ldr	r3, [pc, #140]	; (8003158 <PWM_Delegation+0x114>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	2b14      	cmp	r3, #20
 80030ce:	d939      	bls.n	8003144 <PWM_Delegation+0x100>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dc_pwm);
 80030d0:	4b21      	ldr	r3, [pc, #132]	; (8003158 <PWM_Delegation+0x114>)
 80030d2:	781a      	ldrb	r2, [r3, #0]
 80030d4:	4b1e      	ldr	r3, [pc, #120]	; (8003150 <PWM_Delegation+0x10c>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	635a      	str	r2, [r3, #52]	; 0x34
		CLOSE_PWM;
		weight_par->eps_flag = 0;
		dc_pwm = dc_pwm<=10? 0:dc_pwm-5;
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dc_pwm);
	}
}
 80030da:	e033      	b.n	8003144 <PWM_Delegation+0x100>
	else if(weight_par->gram>100&&(weight_par->eps_flag==1))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2b64      	cmp	r3, #100	; 0x64
 80030e2:	dd09      	ble.n	80030f8 <PWM_Delegation+0xb4>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	7b5b      	ldrb	r3, [r3, #13]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d105      	bne.n	80030f8 <PWM_Delegation+0xb4>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dc_pwm);
 80030ec:	4b1a      	ldr	r3, [pc, #104]	; (8003158 <PWM_Delegation+0x114>)
 80030ee:	781a      	ldrb	r2, [r3, #0]
 80030f0:	4b17      	ldr	r3, [pc, #92]	; (8003150 <PWM_Delegation+0x10c>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80030f6:	e025      	b.n	8003144 <PWM_Delegation+0x100>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80030f8:	4b14      	ldr	r3, [pc, #80]	; (800314c <PWM_Delegation+0x108>)
 80030fa:	2201      	movs	r2, #1
 80030fc:	2101      	movs	r1, #1
 80030fe:	0018      	movs	r0, r3
 8003100:	f001 fe41 	bl	8004d86 <HAL_GPIO_WritePin>
		CLOSE_PWM;
 8003104:	4b12      	ldr	r3, [pc, #72]	; (8003150 <PWM_Delegation+0x10c>)
 8003106:	2100      	movs	r1, #0
 8003108:	0018      	movs	r0, r3
 800310a:	f002 fef3 	bl	8005ef4 <HAL_TIM_PWM_Stop>
 800310e:	2380      	movs	r3, #128	; 0x80
 8003110:	01db      	lsls	r3, r3, #7
 8003112:	4810      	ldr	r0, [pc, #64]	; (8003154 <PWM_Delegation+0x110>)
 8003114:	2200      	movs	r2, #0
 8003116:	0019      	movs	r1, r3
 8003118:	f001 fe35 	bl	8004d86 <HAL_GPIO_WritePin>
		weight_par->eps_flag = 0;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	735a      	strb	r2, [r3, #13]
		dc_pwm = dc_pwm<=10? 0:dc_pwm-5;
 8003122:	4b0d      	ldr	r3, [pc, #52]	; (8003158 <PWM_Delegation+0x114>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2b0a      	cmp	r3, #10
 8003128:	d904      	bls.n	8003134 <PWM_Delegation+0xf0>
 800312a:	4b0b      	ldr	r3, [pc, #44]	; (8003158 <PWM_Delegation+0x114>)
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	3b05      	subs	r3, #5
 8003130:	b2da      	uxtb	r2, r3
 8003132:	e000      	b.n	8003136 <PWM_Delegation+0xf2>
 8003134:	2200      	movs	r2, #0
 8003136:	4b08      	ldr	r3, [pc, #32]	; (8003158 <PWM_Delegation+0x114>)
 8003138:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dc_pwm);
 800313a:	4b07      	ldr	r3, [pc, #28]	; (8003158 <PWM_Delegation+0x114>)
 800313c:	781a      	ldrb	r2, [r3, #0]
 800313e:	4b04      	ldr	r3, [pc, #16]	; (8003150 <PWM_Delegation+0x10c>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003144:	46c0      	nop			; (mov r8, r8)
 8003146:	46bd      	mov	sp, r7
 8003148:	b002      	add	sp, #8
 800314a:	bd80      	pop	{r7, pc}
 800314c:	48000800 	.word	0x48000800
 8003150:	200002cc 	.word	0x200002cc
 8003154:	48000400 	.word	0x48000400
 8003158:	200002c4 	.word	0x200002c4

0800315c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  return 1;
 8003160:	2301      	movs	r3, #1
}
 8003162:	0018      	movs	r0, r3
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <_kill>:

int _kill(int pid, int sig)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003172:	f005 f97b 	bl	800846c <__errno>
 8003176:	0003      	movs	r3, r0
 8003178:	2216      	movs	r2, #22
 800317a:	601a      	str	r2, [r3, #0]
  return -1;
 800317c:	2301      	movs	r3, #1
 800317e:	425b      	negs	r3, r3
}
 8003180:	0018      	movs	r0, r3
 8003182:	46bd      	mov	sp, r7
 8003184:	b002      	add	sp, #8
 8003186:	bd80      	pop	{r7, pc}

08003188 <_exit>:

void _exit (int status)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003190:	2301      	movs	r3, #1
 8003192:	425a      	negs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	0011      	movs	r1, r2
 8003198:	0018      	movs	r0, r3
 800319a:	f7ff ffe5 	bl	8003168 <_kill>
  while (1) {}    /* Make sure we hang here */
 800319e:	e7fe      	b.n	800319e <_exit+0x16>

080031a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ac:	2300      	movs	r3, #0
 80031ae:	617b      	str	r3, [r7, #20]
 80031b0:	e00a      	b.n	80031c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031b2:	e000      	b.n	80031b6 <_read+0x16>
 80031b4:	bf00      	nop
 80031b6:	0001      	movs	r1, r0
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	60ba      	str	r2, [r7, #8]
 80031be:	b2ca      	uxtb	r2, r1
 80031c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	3301      	adds	r3, #1
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	697a      	ldr	r2, [r7, #20]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	dbf0      	blt.n	80031b2 <_read+0x12>
  }

  return len;
 80031d0:	687b      	ldr	r3, [r7, #4]
}
 80031d2:	0018      	movs	r0, r3
 80031d4:	46bd      	mov	sp, r7
 80031d6:	b006      	add	sp, #24
 80031d8:	bd80      	pop	{r7, pc}

080031da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b086      	sub	sp, #24
 80031de:	af00      	add	r7, sp, #0
 80031e0:	60f8      	str	r0, [r7, #12]
 80031e2:	60b9      	str	r1, [r7, #8]
 80031e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e6:	2300      	movs	r3, #0
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	e009      	b.n	8003200 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	1c5a      	adds	r2, r3, #1
 80031f0:	60ba      	str	r2, [r7, #8]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	0018      	movs	r0, r3
 80031f6:	f7ff f9c3 	bl	8002580 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	3301      	adds	r3, #1
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	697a      	ldr	r2, [r7, #20]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	429a      	cmp	r2, r3
 8003206:	dbf1      	blt.n	80031ec <_write+0x12>
  }
  return len;
 8003208:	687b      	ldr	r3, [r7, #4]
}
 800320a:	0018      	movs	r0, r3
 800320c:	46bd      	mov	sp, r7
 800320e:	b006      	add	sp, #24
 8003210:	bd80      	pop	{r7, pc}

08003212 <_close>:
		}
		return len;
}*/

int _close(int file)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b082      	sub	sp, #8
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800321a:	2301      	movs	r3, #1
 800321c:	425b      	negs	r3, r3
}
 800321e:	0018      	movs	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	b002      	add	sp, #8
 8003224:	bd80      	pop	{r7, pc}

08003226 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003226:	b580      	push	{r7, lr}
 8003228:	b082      	sub	sp, #8
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
 800322e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	2280      	movs	r2, #128	; 0x80
 8003234:	0192      	lsls	r2, r2, #6
 8003236:	605a      	str	r2, [r3, #4]
  return 0;
 8003238:	2300      	movs	r3, #0
}
 800323a:	0018      	movs	r0, r3
 800323c:	46bd      	mov	sp, r7
 800323e:	b002      	add	sp, #8
 8003240:	bd80      	pop	{r7, pc}

08003242 <_isatty>:

int _isatty(int file)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b082      	sub	sp, #8
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800324a:	2301      	movs	r3, #1
}
 800324c:	0018      	movs	r0, r3
 800324e:	46bd      	mov	sp, r7
 8003250:	b002      	add	sp, #8
 8003252:	bd80      	pop	{r7, pc}

08003254 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003260:	2300      	movs	r3, #0
}
 8003262:	0018      	movs	r0, r3
 8003264:	46bd      	mov	sp, r7
 8003266:	b004      	add	sp, #16
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003274:	4a14      	ldr	r2, [pc, #80]	; (80032c8 <_sbrk+0x5c>)
 8003276:	4b15      	ldr	r3, [pc, #84]	; (80032cc <_sbrk+0x60>)
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003280:	4b13      	ldr	r3, [pc, #76]	; (80032d0 <_sbrk+0x64>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d102      	bne.n	800328e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003288:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <_sbrk+0x64>)
 800328a:	4a12      	ldr	r2, [pc, #72]	; (80032d4 <_sbrk+0x68>)
 800328c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800328e:	4b10      	ldr	r3, [pc, #64]	; (80032d0 <_sbrk+0x64>)
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	18d3      	adds	r3, r2, r3
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	429a      	cmp	r2, r3
 800329a:	d207      	bcs.n	80032ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800329c:	f005 f8e6 	bl	800846c <__errno>
 80032a0:	0003      	movs	r3, r0
 80032a2:	220c      	movs	r2, #12
 80032a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032a6:	2301      	movs	r3, #1
 80032a8:	425b      	negs	r3, r3
 80032aa:	e009      	b.n	80032c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032ac:	4b08      	ldr	r3, [pc, #32]	; (80032d0 <_sbrk+0x64>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032b2:	4b07      	ldr	r3, [pc, #28]	; (80032d0 <_sbrk+0x64>)
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	18d2      	adds	r2, r2, r3
 80032ba:	4b05      	ldr	r3, [pc, #20]	; (80032d0 <_sbrk+0x64>)
 80032bc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80032be:	68fb      	ldr	r3, [r7, #12]
}
 80032c0:	0018      	movs	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	b006      	add	sp, #24
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20002000 	.word	0x20002000
 80032cc:	00000400 	.word	0x00000400
 80032d0:	200002c8 	.word	0x200002c8
 80032d4:	200005d8 	.word	0x200005d8

080032d8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80032dc:	46c0      	nop			; (mov r8, r8)
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
	...

080032e4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b09a      	sub	sp, #104	; 0x68
 80032e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032ea:	2358      	movs	r3, #88	; 0x58
 80032ec:	18fb      	adds	r3, r7, r3
 80032ee:	0018      	movs	r0, r3
 80032f0:	2310      	movs	r3, #16
 80032f2:	001a      	movs	r2, r3
 80032f4:	2100      	movs	r1, #0
 80032f6:	f005 f8ec 	bl	80084d2 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80032fa:	2344      	movs	r3, #68	; 0x44
 80032fc:	18fb      	adds	r3, r7, r3
 80032fe:	0018      	movs	r0, r3
 8003300:	2314      	movs	r3, #20
 8003302:	001a      	movs	r2, r3
 8003304:	2100      	movs	r1, #0
 8003306:	f005 f8e4 	bl	80084d2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800330a:	233c      	movs	r3, #60	; 0x3c
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	0018      	movs	r0, r3
 8003310:	2308      	movs	r3, #8
 8003312:	001a      	movs	r2, r3
 8003314:	2100      	movs	r1, #0
 8003316:	f005 f8dc 	bl	80084d2 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800331a:	2320      	movs	r3, #32
 800331c:	18fb      	adds	r3, r7, r3
 800331e:	0018      	movs	r0, r3
 8003320:	231c      	movs	r3, #28
 8003322:	001a      	movs	r2, r3
 8003324:	2100      	movs	r1, #0
 8003326:	f005 f8d4 	bl	80084d2 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800332a:	003b      	movs	r3, r7
 800332c:	0018      	movs	r0, r3
 800332e:	2320      	movs	r3, #32
 8003330:	001a      	movs	r2, r3
 8003332:	2100      	movs	r1, #0
 8003334:	f005 f8cd 	bl	80084d2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003338:	4b6b      	ldr	r3, [pc, #428]	; (80034e8 <MX_TIM1_Init+0x204>)
 800333a:	4a6c      	ldr	r2, [pc, #432]	; (80034ec <MX_TIM1_Init+0x208>)
 800333c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 800333e:	4b6a      	ldr	r3, [pc, #424]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003340:	2218      	movs	r2, #24
 8003342:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003344:	4b68      	ldr	r3, [pc, #416]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003346:	2200      	movs	r2, #0
 8003348:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800334a:	4b67      	ldr	r3, [pc, #412]	; (80034e8 <MX_TIM1_Init+0x204>)
 800334c:	2263      	movs	r2, #99	; 0x63
 800334e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003350:	4b65      	ldr	r3, [pc, #404]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003352:	2200      	movs	r2, #0
 8003354:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003356:	4b64      	ldr	r3, [pc, #400]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003358:	2200      	movs	r2, #0
 800335a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800335c:	4b62      	ldr	r3, [pc, #392]	; (80034e8 <MX_TIM1_Init+0x204>)
 800335e:	2200      	movs	r2, #0
 8003360:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003362:	4b61      	ldr	r3, [pc, #388]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003364:	0018      	movs	r0, r3
 8003366:	f002 fa7d 	bl	8005864 <HAL_TIM_Base_Init>
 800336a:	1e03      	subs	r3, r0, #0
 800336c:	d001      	beq.n	8003372 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800336e:	f7ff f91b 	bl	80025a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003372:	2158      	movs	r1, #88	; 0x58
 8003374:	187b      	adds	r3, r7, r1
 8003376:	2280      	movs	r2, #128	; 0x80
 8003378:	0152      	lsls	r2, r2, #5
 800337a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800337c:	187a      	adds	r2, r7, r1
 800337e:	4b5a      	ldr	r3, [pc, #360]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003380:	0011      	movs	r1, r2
 8003382:	0018      	movs	r0, r3
 8003384:	f003 f866 	bl	8006454 <HAL_TIM_ConfigClockSource>
 8003388:	1e03      	subs	r3, r0, #0
 800338a:	d001      	beq.n	8003390 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800338c:	f7ff f90c 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003390:	4b55      	ldr	r3, [pc, #340]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003392:	0018      	movs	r0, r3
 8003394:	f002 fca4 	bl	8005ce0 <HAL_TIM_PWM_Init>
 8003398:	1e03      	subs	r3, r0, #0
 800339a:	d001      	beq.n	80033a0 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800339c:	f7ff f904 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80033a0:	4b51      	ldr	r3, [pc, #324]	; (80034e8 <MX_TIM1_Init+0x204>)
 80033a2:	0018      	movs	r0, r3
 80033a4:	f002 fb92 	bl	8005acc <HAL_TIM_OC_Init>
 80033a8:	1e03      	subs	r3, r0, #0
 80033aa:	d001      	beq.n	80033b0 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80033ac:	f7ff f8fc 	bl	80025a8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80033b0:	2144      	movs	r1, #68	; 0x44
 80033b2:	187b      	adds	r3, r7, r1
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80033b8:	187b      	adds	r3, r7, r1
 80033ba:	2200      	movs	r2, #0
 80033bc:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80033be:	187a      	adds	r2, r7, r1
 80033c0:	4b49      	ldr	r3, [pc, #292]	; (80034e8 <MX_TIM1_Init+0x204>)
 80033c2:	0011      	movs	r1, r2
 80033c4:	0018      	movs	r0, r3
 80033c6:	f003 f919 	bl	80065fc <HAL_TIM_SlaveConfigSynchro>
 80033ca:	1e03      	subs	r3, r0, #0
 80033cc:	d001      	beq.n	80033d2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80033ce:	f7ff f8eb 	bl	80025a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80033d2:	213c      	movs	r1, #60	; 0x3c
 80033d4:	187b      	adds	r3, r7, r1
 80033d6:	2270      	movs	r2, #112	; 0x70
 80033d8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033da:	187b      	adds	r3, r7, r1
 80033dc:	2200      	movs	r2, #0
 80033de:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033e0:	187a      	adds	r2, r7, r1
 80033e2:	4b41      	ldr	r3, [pc, #260]	; (80034e8 <MX_TIM1_Init+0x204>)
 80033e4:	0011      	movs	r1, r2
 80033e6:	0018      	movs	r0, r3
 80033e8:	f003 fd30 	bl	8006e4c <HAL_TIMEx_MasterConfigSynchronization>
 80033ec:	1e03      	subs	r3, r0, #0
 80033ee:	d001      	beq.n	80033f4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80033f0:	f7ff f8da 	bl	80025a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033f4:	2120      	movs	r1, #32
 80033f6:	187b      	adds	r3, r7, r1
 80033f8:	2260      	movs	r2, #96	; 0x60
 80033fa:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 50;
 80033fc:	187b      	adds	r3, r7, r1
 80033fe:	2232      	movs	r2, #50	; 0x32
 8003400:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003402:	187b      	adds	r3, r7, r1
 8003404:	2200      	movs	r2, #0
 8003406:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003408:	187b      	adds	r3, r7, r1
 800340a:	2200      	movs	r2, #0
 800340c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800340e:	187b      	adds	r3, r7, r1
 8003410:	2200      	movs	r2, #0
 8003412:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003414:	187b      	adds	r3, r7, r1
 8003416:	2200      	movs	r2, #0
 8003418:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800341a:	187b      	adds	r3, r7, r1
 800341c:	2200      	movs	r2, #0
 800341e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003420:	1879      	adds	r1, r7, r1
 8003422:	4b31      	ldr	r3, [pc, #196]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003424:	2200      	movs	r2, #0
 8003426:	0018      	movs	r0, r3
 8003428:	f002 ff4e 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 800342c:	1e03      	subs	r3, r0, #0
 800342e:	d001      	beq.n	8003434 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8003430:	f7ff f8ba 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003434:	2320      	movs	r3, #32
 8003436:	18f9      	adds	r1, r7, r3
 8003438:	4b2b      	ldr	r3, [pc, #172]	; (80034e8 <MX_TIM1_Init+0x204>)
 800343a:	2204      	movs	r2, #4
 800343c:	0018      	movs	r0, r3
 800343e:	f002 ff43 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 8003442:	1e03      	subs	r3, r0, #0
 8003444:	d001      	beq.n	800344a <MX_TIM1_Init+0x166>
  {
    Error_Handler();
 8003446:	f7ff f8af 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800344a:	2320      	movs	r3, #32
 800344c:	18f9      	adds	r1, r7, r3
 800344e:	4b26      	ldr	r3, [pc, #152]	; (80034e8 <MX_TIM1_Init+0x204>)
 8003450:	2208      	movs	r2, #8
 8003452:	0018      	movs	r0, r3
 8003454:	f002 ff38 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 8003458:	1e03      	subs	r3, r0, #0
 800345a:	d001      	beq.n	8003460 <MX_TIM1_Init+0x17c>
  {
    Error_Handler();
 800345c:	f7ff f8a4 	bl	80025a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8003460:	2120      	movs	r1, #32
 8003462:	187b      	adds	r3, r7, r1
 8003464:	2230      	movs	r2, #48	; 0x30
 8003466:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003468:	1879      	adds	r1, r7, r1
 800346a:	4b1f      	ldr	r3, [pc, #124]	; (80034e8 <MX_TIM1_Init+0x204>)
 800346c:	220c      	movs	r2, #12
 800346e:	0018      	movs	r0, r3
 8003470:	f002 fed2 	bl	8006218 <HAL_TIM_OC_ConfigChannel>
 8003474:	1e03      	subs	r3, r0, #0
 8003476:	d001      	beq.n	800347c <MX_TIM1_Init+0x198>
  {
    Error_Handler();
 8003478:	f7ff f896 	bl	80025a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800347c:	003b      	movs	r3, r7
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003482:	003b      	movs	r3, r7
 8003484:	2200      	movs	r2, #0
 8003486:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003488:	003b      	movs	r3, r7
 800348a:	2200      	movs	r2, #0
 800348c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800348e:	003b      	movs	r3, r7
 8003490:	2200      	movs	r2, #0
 8003492:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003494:	003b      	movs	r3, r7
 8003496:	2200      	movs	r2, #0
 8003498:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800349a:	003b      	movs	r3, r7
 800349c:	2280      	movs	r2, #128	; 0x80
 800349e:	0192      	lsls	r2, r2, #6
 80034a0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80034a2:	003b      	movs	r3, r7
 80034a4:	2200      	movs	r2, #0
 80034a6:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80034a8:	003a      	movs	r2, r7
 80034aa:	4b0f      	ldr	r3, [pc, #60]	; (80034e8 <MX_TIM1_Init+0x204>)
 80034ac:	0011      	movs	r1, r2
 80034ae:	0018      	movs	r0, r3
 80034b0:	f003 fd24 	bl	8006efc <HAL_TIMEx_ConfigBreakDeadTime>
 80034b4:	1e03      	subs	r3, r0, #0
 80034b6:	d001      	beq.n	80034bc <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 80034b8:	f7ff f876 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  sBreakDeadTimeConfig.DeadTime = 499;//50 = 1us
 80034bc:	003b      	movs	r3, r7
 80034be:	22f4      	movs	r2, #244	; 0xf4
 80034c0:	32ff      	adds	r2, #255	; 0xff
 80034c2:	60da      	str	r2, [r3, #12]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80034c4:	003a      	movs	r2, r7
 80034c6:	4b08      	ldr	r3, [pc, #32]	; (80034e8 <MX_TIM1_Init+0x204>)
 80034c8:	0011      	movs	r1, r2
 80034ca:	0018      	movs	r0, r3
 80034cc:	f003 fd16 	bl	8006efc <HAL_TIMEx_ConfigBreakDeadTime>
 80034d0:	1e03      	subs	r3, r0, #0
 80034d2:	d001      	beq.n	80034d8 <MX_TIM1_Init+0x1f4>
  {
    Error_Handler();
 80034d4:	f7ff f868 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80034d8:	4b03      	ldr	r3, [pc, #12]	; (80034e8 <MX_TIM1_Init+0x204>)
 80034da:	0018      	movs	r0, r3
 80034dc:	f000 f9ee 	bl	80038bc <HAL_TIM_MspPostInit>

}
 80034e0:	46c0      	nop			; (mov r8, r8)
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b01a      	add	sp, #104	; 0x68
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	200002cc 	.word	0x200002cc
 80034ec:	40012c00 	.word	0x40012c00

080034f0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b08e      	sub	sp, #56	; 0x38
 80034f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034f6:	2328      	movs	r3, #40	; 0x28
 80034f8:	18fb      	adds	r3, r7, r3
 80034fa:	0018      	movs	r0, r3
 80034fc:	2310      	movs	r3, #16
 80034fe:	001a      	movs	r2, r3
 8003500:	2100      	movs	r1, #0
 8003502:	f004 ffe6 	bl	80084d2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003506:	2320      	movs	r3, #32
 8003508:	18fb      	adds	r3, r7, r3
 800350a:	0018      	movs	r0, r3
 800350c:	2308      	movs	r3, #8
 800350e:	001a      	movs	r2, r3
 8003510:	2100      	movs	r1, #0
 8003512:	f004 ffde 	bl	80084d2 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003516:	1d3b      	adds	r3, r7, #4
 8003518:	0018      	movs	r0, r3
 800351a:	231c      	movs	r3, #28
 800351c:	001a      	movs	r2, r3
 800351e:	2100      	movs	r1, #0
 8003520:	f004 ffd7 	bl	80084d2 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003524:	4b3e      	ldr	r3, [pc, #248]	; (8003620 <MX_TIM3_Init+0x130>)
 8003526:	4a3f      	ldr	r2, [pc, #252]	; (8003624 <MX_TIM3_Init+0x134>)
 8003528:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 800352a:	4b3d      	ldr	r3, [pc, #244]	; (8003620 <MX_TIM3_Init+0x130>)
 800352c:	220f      	movs	r2, #15
 800352e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003530:	4b3b      	ldr	r3, [pc, #236]	; (8003620 <MX_TIM3_Init+0x130>)
 8003532:	2200      	movs	r2, #0
 8003534:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8003536:	4b3a      	ldr	r3, [pc, #232]	; (8003620 <MX_TIM3_Init+0x130>)
 8003538:	2263      	movs	r2, #99	; 0x63
 800353a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800353c:	4b38      	ldr	r3, [pc, #224]	; (8003620 <MX_TIM3_Init+0x130>)
 800353e:	2200      	movs	r2, #0
 8003540:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003542:	4b37      	ldr	r3, [pc, #220]	; (8003620 <MX_TIM3_Init+0x130>)
 8003544:	2200      	movs	r2, #0
 8003546:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003548:	4b35      	ldr	r3, [pc, #212]	; (8003620 <MX_TIM3_Init+0x130>)
 800354a:	0018      	movs	r0, r3
 800354c:	f002 f98a 	bl	8005864 <HAL_TIM_Base_Init>
 8003550:	1e03      	subs	r3, r0, #0
 8003552:	d001      	beq.n	8003558 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003554:	f7ff f828 	bl	80025a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003558:	2128      	movs	r1, #40	; 0x28
 800355a:	187b      	adds	r3, r7, r1
 800355c:	2280      	movs	r2, #128	; 0x80
 800355e:	0152      	lsls	r2, r2, #5
 8003560:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003562:	187a      	adds	r2, r7, r1
 8003564:	4b2e      	ldr	r3, [pc, #184]	; (8003620 <MX_TIM3_Init+0x130>)
 8003566:	0011      	movs	r1, r2
 8003568:	0018      	movs	r0, r3
 800356a:	f002 ff73 	bl	8006454 <HAL_TIM_ConfigClockSource>
 800356e:	1e03      	subs	r3, r0, #0
 8003570:	d001      	beq.n	8003576 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8003572:	f7ff f819 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003576:	4b2a      	ldr	r3, [pc, #168]	; (8003620 <MX_TIM3_Init+0x130>)
 8003578:	0018      	movs	r0, r3
 800357a:	f002 fbb1 	bl	8005ce0 <HAL_TIM_PWM_Init>
 800357e:	1e03      	subs	r3, r0, #0
 8003580:	d001      	beq.n	8003586 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8003582:	f7ff f811 	bl	80025a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003586:	2120      	movs	r1, #32
 8003588:	187b      	adds	r3, r7, r1
 800358a:	2200      	movs	r2, #0
 800358c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800358e:	187b      	adds	r3, r7, r1
 8003590:	2200      	movs	r2, #0
 8003592:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003594:	187a      	adds	r2, r7, r1
 8003596:	4b22      	ldr	r3, [pc, #136]	; (8003620 <MX_TIM3_Init+0x130>)
 8003598:	0011      	movs	r1, r2
 800359a:	0018      	movs	r0, r3
 800359c:	f003 fc56 	bl	8006e4c <HAL_TIMEx_MasterConfigSynchronization>
 80035a0:	1e03      	subs	r3, r0, #0
 80035a2:	d001      	beq.n	80035a8 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80035a4:	f7ff f800 	bl	80025a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035a8:	1d3b      	adds	r3, r7, #4
 80035aa:	2260      	movs	r2, #96	; 0x60
 80035ac:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80035ae:	1d3b      	adds	r3, r7, #4
 80035b0:	2200      	movs	r2, #0
 80035b2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035b4:	1d3b      	adds	r3, r7, #4
 80035b6:	2200      	movs	r2, #0
 80035b8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035ba:	1d3b      	adds	r3, r7, #4
 80035bc:	2200      	movs	r2, #0
 80035be:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035c0:	1d39      	adds	r1, r7, #4
 80035c2:	4b17      	ldr	r3, [pc, #92]	; (8003620 <MX_TIM3_Init+0x130>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	0018      	movs	r0, r3
 80035c8:	f002 fe7e 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 80035cc:	1e03      	subs	r3, r0, #0
 80035ce:	d001      	beq.n	80035d4 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80035d0:	f7fe ffea 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80035d4:	1d39      	adds	r1, r7, #4
 80035d6:	4b12      	ldr	r3, [pc, #72]	; (8003620 <MX_TIM3_Init+0x130>)
 80035d8:	2204      	movs	r2, #4
 80035da:	0018      	movs	r0, r3
 80035dc:	f002 fe74 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 80035e0:	1e03      	subs	r3, r0, #0
 80035e2:	d001      	beq.n	80035e8 <MX_TIM3_Init+0xf8>
  {
    Error_Handler();
 80035e4:	f7fe ffe0 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80035e8:	1d39      	adds	r1, r7, #4
 80035ea:	4b0d      	ldr	r3, [pc, #52]	; (8003620 <MX_TIM3_Init+0x130>)
 80035ec:	2208      	movs	r2, #8
 80035ee:	0018      	movs	r0, r3
 80035f0:	f002 fe6a 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 80035f4:	1e03      	subs	r3, r0, #0
 80035f6:	d001      	beq.n	80035fc <MX_TIM3_Init+0x10c>
  {
    Error_Handler();
 80035f8:	f7fe ffd6 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80035fc:	1d39      	adds	r1, r7, #4
 80035fe:	4b08      	ldr	r3, [pc, #32]	; (8003620 <MX_TIM3_Init+0x130>)
 8003600:	220c      	movs	r2, #12
 8003602:	0018      	movs	r0, r3
 8003604:	f002 fe60 	bl	80062c8 <HAL_TIM_PWM_ConfigChannel>
 8003608:	1e03      	subs	r3, r0, #0
 800360a:	d001      	beq.n	8003610 <MX_TIM3_Init+0x120>
  {
    Error_Handler();
 800360c:	f7fe ffcc 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003610:	4b03      	ldr	r3, [pc, #12]	; (8003620 <MX_TIM3_Init+0x130>)
 8003612:	0018      	movs	r0, r3
 8003614:	f000 f952 	bl	80038bc <HAL_TIM_MspPostInit>

}
 8003618:	46c0      	nop			; (mov r8, r8)
 800361a:	46bd      	mov	sp, r7
 800361c:	b00e      	add	sp, #56	; 0x38
 800361e:	bd80      	pop	{r7, pc}
 8003620:	20000314 	.word	0x20000314
 8003624:	40000400 	.word	0x40000400

08003628 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800362c:	4b0c      	ldr	r3, [pc, #48]	; (8003660 <MX_TIM6_Init+0x38>)
 800362e:	4a0d      	ldr	r2, [pc, #52]	; (8003664 <MX_TIM6_Init+0x3c>)
 8003630:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 48000-1;
 8003632:	4b0b      	ldr	r3, [pc, #44]	; (8003660 <MX_TIM6_Init+0x38>)
 8003634:	4a0c      	ldr	r2, [pc, #48]	; (8003668 <MX_TIM6_Init+0x40>)
 8003636:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003638:	4b09      	ldr	r3, [pc, #36]	; (8003660 <MX_TIM6_Init+0x38>)
 800363a:	2200      	movs	r2, #0
 800363c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 800363e:	4b08      	ldr	r3, [pc, #32]	; (8003660 <MX_TIM6_Init+0x38>)
 8003640:	2263      	movs	r2, #99	; 0x63
 8003642:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003644:	4b06      	ldr	r3, [pc, #24]	; (8003660 <MX_TIM6_Init+0x38>)
 8003646:	2280      	movs	r2, #128	; 0x80
 8003648:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800364a:	4b05      	ldr	r3, [pc, #20]	; (8003660 <MX_TIM6_Init+0x38>)
 800364c:	0018      	movs	r0, r3
 800364e:	f002 f909 	bl	8005864 <HAL_TIM_Base_Init>
 8003652:	1e03      	subs	r3, r0, #0
 8003654:	d001      	beq.n	800365a <MX_TIM6_Init+0x32>
  {
    Error_Handler();
 8003656:	f7fe ffa7 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800365a:	46c0      	nop			; (mov r8, r8)
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	2000035c 	.word	0x2000035c
 8003664:	40001000 	.word	0x40001000
 8003668:	0000bb7f 	.word	0x0000bb7f

0800366c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b088      	sub	sp, #32
 8003670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003672:	1d3b      	adds	r3, r7, #4
 8003674:	0018      	movs	r0, r3
 8003676:	231c      	movs	r3, #28
 8003678:	001a      	movs	r2, r3
 800367a:	2100      	movs	r1, #0
 800367c:	f004 ff29 	bl	80084d2 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8003680:	4b1d      	ldr	r3, [pc, #116]	; (80036f8 <MX_TIM14_Init+0x8c>)
 8003682:	4a1e      	ldr	r2, [pc, #120]	; (80036fc <MX_TIM14_Init+0x90>)
 8003684:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 4800-1;
 8003686:	4b1c      	ldr	r3, [pc, #112]	; (80036f8 <MX_TIM14_Init+0x8c>)
 8003688:	4a1d      	ldr	r2, [pc, #116]	; (8003700 <MX_TIM14_Init+0x94>)
 800368a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800368c:	4b1a      	ldr	r3, [pc, #104]	; (80036f8 <MX_TIM14_Init+0x8c>)
 800368e:	2200      	movs	r2, #0
 8003690:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 100-1;
 8003692:	4b19      	ldr	r3, [pc, #100]	; (80036f8 <MX_TIM14_Init+0x8c>)
 8003694:	2263      	movs	r2, #99	; 0x63
 8003696:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003698:	4b17      	ldr	r3, [pc, #92]	; (80036f8 <MX_TIM14_Init+0x8c>)
 800369a:	2200      	movs	r2, #0
 800369c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800369e:	4b16      	ldr	r3, [pc, #88]	; (80036f8 <MX_TIM14_Init+0x8c>)
 80036a0:	2280      	movs	r2, #128	; 0x80
 80036a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80036a4:	4b14      	ldr	r3, [pc, #80]	; (80036f8 <MX_TIM14_Init+0x8c>)
 80036a6:	0018      	movs	r0, r3
 80036a8:	f002 f8dc 	bl	8005864 <HAL_TIM_Base_Init>
 80036ac:	1e03      	subs	r3, r0, #0
 80036ae:	d001      	beq.n	80036b4 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 80036b0:	f7fe ff7a 	bl	80025a8 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 80036b4:	4b10      	ldr	r3, [pc, #64]	; (80036f8 <MX_TIM14_Init+0x8c>)
 80036b6:	0018      	movs	r0, r3
 80036b8:	f002 fa08 	bl	8005acc <HAL_TIM_OC_Init>
 80036bc:	1e03      	subs	r3, r0, #0
 80036be:	d001      	beq.n	80036c4 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 80036c0:	f7fe ff72 	bl	80025a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80036c4:	1d3b      	adds	r3, r7, #4
 80036c6:	2200      	movs	r2, #0
 80036c8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80036ca:	1d3b      	adds	r3, r7, #4
 80036cc:	2200      	movs	r2, #0
 80036ce:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80036d0:	1d3b      	adds	r3, r7, #4
 80036d2:	2200      	movs	r2, #0
 80036d4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80036d6:	1d3b      	adds	r3, r7, #4
 80036d8:	2200      	movs	r2, #0
 80036da:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036dc:	1d39      	adds	r1, r7, #4
 80036de:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <MX_TIM14_Init+0x8c>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	0018      	movs	r0, r3
 80036e4:	f002 fd98 	bl	8006218 <HAL_TIM_OC_ConfigChannel>
 80036e8:	1e03      	subs	r3, r0, #0
 80036ea:	d001      	beq.n	80036f0 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 80036ec:	f7fe ff5c 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80036f0:	46c0      	nop			; (mov r8, r8)
 80036f2:	46bd      	mov	sp, r7
 80036f4:	b008      	add	sp, #32
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	200003a4 	.word	0x200003a4
 80036fc:	40002000 	.word	0x40002000
 8003700:	000012bf 	.word	0x000012bf

08003704 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800370a:	2308      	movs	r3, #8
 800370c:	18fb      	adds	r3, r7, r3
 800370e:	0018      	movs	r0, r3
 8003710:	2310      	movs	r3, #16
 8003712:	001a      	movs	r2, r3
 8003714:	2100      	movs	r1, #0
 8003716:	f004 fedc 	bl	80084d2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800371a:	003b      	movs	r3, r7
 800371c:	0018      	movs	r0, r3
 800371e:	2308      	movs	r3, #8
 8003720:	001a      	movs	r2, r3
 8003722:	2100      	movs	r1, #0
 8003724:	f004 fed5 	bl	80084d2 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8003728:	4b1f      	ldr	r3, [pc, #124]	; (80037a8 <MX_TIM15_Init+0xa4>)
 800372a:	4a20      	ldr	r2, [pc, #128]	; (80037ac <MX_TIM15_Init+0xa8>)
 800372c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 48-1;
 800372e:	4b1e      	ldr	r3, [pc, #120]	; (80037a8 <MX_TIM15_Init+0xa4>)
 8003730:	222f      	movs	r2, #47	; 0x2f
 8003732:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003734:	4b1c      	ldr	r3, [pc, #112]	; (80037a8 <MX_TIM15_Init+0xa4>)
 8003736:	2200      	movs	r2, #0
 8003738:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 800373a:	4b1b      	ldr	r3, [pc, #108]	; (80037a8 <MX_TIM15_Init+0xa4>)
 800373c:	4a1c      	ldr	r2, [pc, #112]	; (80037b0 <MX_TIM15_Init+0xac>)
 800373e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003740:	4b19      	ldr	r3, [pc, #100]	; (80037a8 <MX_TIM15_Init+0xa4>)
 8003742:	2200      	movs	r2, #0
 8003744:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8003746:	4b18      	ldr	r3, [pc, #96]	; (80037a8 <MX_TIM15_Init+0xa4>)
 8003748:	2200      	movs	r2, #0
 800374a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800374c:	4b16      	ldr	r3, [pc, #88]	; (80037a8 <MX_TIM15_Init+0xa4>)
 800374e:	2280      	movs	r2, #128	; 0x80
 8003750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8003752:	4b15      	ldr	r3, [pc, #84]	; (80037a8 <MX_TIM15_Init+0xa4>)
 8003754:	0018      	movs	r0, r3
 8003756:	f002 f885 	bl	8005864 <HAL_TIM_Base_Init>
 800375a:	1e03      	subs	r3, r0, #0
 800375c:	d001      	beq.n	8003762 <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 800375e:	f7fe ff23 	bl	80025a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003762:	2108      	movs	r1, #8
 8003764:	187b      	adds	r3, r7, r1
 8003766:	2280      	movs	r2, #128	; 0x80
 8003768:	0152      	lsls	r2, r2, #5
 800376a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800376c:	187a      	adds	r2, r7, r1
 800376e:	4b0e      	ldr	r3, [pc, #56]	; (80037a8 <MX_TIM15_Init+0xa4>)
 8003770:	0011      	movs	r1, r2
 8003772:	0018      	movs	r0, r3
 8003774:	f002 fe6e 	bl	8006454 <HAL_TIM_ConfigClockSource>
 8003778:	1e03      	subs	r3, r0, #0
 800377a:	d001      	beq.n	8003780 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 800377c:	f7fe ff14 	bl	80025a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003780:	003b      	movs	r3, r7
 8003782:	2200      	movs	r2, #0
 8003784:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003786:	003b      	movs	r3, r7
 8003788:	2200      	movs	r2, #0
 800378a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800378c:	003a      	movs	r2, r7
 800378e:	4b06      	ldr	r3, [pc, #24]	; (80037a8 <MX_TIM15_Init+0xa4>)
 8003790:	0011      	movs	r1, r2
 8003792:	0018      	movs	r0, r3
 8003794:	f003 fb5a 	bl	8006e4c <HAL_TIMEx_MasterConfigSynchronization>
 8003798:	1e03      	subs	r3, r0, #0
 800379a:	d001      	beq.n	80037a0 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 800379c:	f7fe ff04 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80037a0:	46c0      	nop			; (mov r8, r8)
 80037a2:	46bd      	mov	sp, r7
 80037a4:	b006      	add	sp, #24
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	200003ec 	.word	0x200003ec
 80037ac:	40014000 	.word	0x40014000
 80037b0:	0000ffff 	.word	0x0000ffff

080037b4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b088      	sub	sp, #32
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a38      	ldr	r2, [pc, #224]	; (80038a4 <HAL_TIM_Base_MspInit+0xf0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d10e      	bne.n	80037e4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037c6:	4b38      	ldr	r3, [pc, #224]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 80037c8:	699a      	ldr	r2, [r3, #24]
 80037ca:	4b37      	ldr	r3, [pc, #220]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 80037cc:	2180      	movs	r1, #128	; 0x80
 80037ce:	0109      	lsls	r1, r1, #4
 80037d0:	430a      	orrs	r2, r1
 80037d2:	619a      	str	r2, [r3, #24]
 80037d4:	4b34      	ldr	r3, [pc, #208]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 80037d6:	699a      	ldr	r2, [r3, #24]
 80037d8:	2380      	movs	r3, #128	; 0x80
 80037da:	011b      	lsls	r3, r3, #4
 80037dc:	4013      	ands	r3, r2
 80037de:	61fb      	str	r3, [r7, #28]
 80037e0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80037e2:	e05a      	b.n	800389a <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM3)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a30      	ldr	r2, [pc, #192]	; (80038ac <HAL_TIM_Base_MspInit+0xf8>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d10c      	bne.n	8003808 <HAL_TIM_Base_MspInit+0x54>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037ee:	4b2e      	ldr	r3, [pc, #184]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 80037f0:	69da      	ldr	r2, [r3, #28]
 80037f2:	4b2d      	ldr	r3, [pc, #180]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 80037f4:	2102      	movs	r1, #2
 80037f6:	430a      	orrs	r2, r1
 80037f8:	61da      	str	r2, [r3, #28]
 80037fa:	4b2b      	ldr	r3, [pc, #172]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	2202      	movs	r2, #2
 8003800:	4013      	ands	r3, r2
 8003802:	61bb      	str	r3, [r7, #24]
 8003804:	69bb      	ldr	r3, [r7, #24]
}
 8003806:	e048      	b.n	800389a <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM6)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a28      	ldr	r2, [pc, #160]	; (80038b0 <HAL_TIM_Base_MspInit+0xfc>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d114      	bne.n	800383c <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003812:	4b25      	ldr	r3, [pc, #148]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 8003814:	69da      	ldr	r2, [r3, #28]
 8003816:	4b24      	ldr	r3, [pc, #144]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 8003818:	2110      	movs	r1, #16
 800381a:	430a      	orrs	r2, r1
 800381c:	61da      	str	r2, [r3, #28]
 800381e:	4b22      	ldr	r3, [pc, #136]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	2210      	movs	r2, #16
 8003824:	4013      	ands	r3, r2
 8003826:	617b      	str	r3, [r7, #20]
 8003828:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 800382a:	2200      	movs	r2, #0
 800382c:	2101      	movs	r1, #1
 800382e:	2011      	movs	r0, #17
 8003830:	f000 fed4 	bl	80045dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003834:	2011      	movs	r0, #17
 8003836:	f000 fee6 	bl	8004606 <HAL_NVIC_EnableIRQ>
}
 800383a:	e02e      	b.n	800389a <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM14)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a1c      	ldr	r2, [pc, #112]	; (80038b4 <HAL_TIM_Base_MspInit+0x100>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d116      	bne.n	8003874 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003846:	4b18      	ldr	r3, [pc, #96]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 8003848:	69da      	ldr	r2, [r3, #28]
 800384a:	4b17      	ldr	r3, [pc, #92]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 800384c:	2180      	movs	r1, #128	; 0x80
 800384e:	0049      	lsls	r1, r1, #1
 8003850:	430a      	orrs	r2, r1
 8003852:	61da      	str	r2, [r3, #28]
 8003854:	4b14      	ldr	r3, [pc, #80]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 8003856:	69da      	ldr	r2, [r3, #28]
 8003858:	2380      	movs	r3, #128	; 0x80
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	4013      	ands	r3, r2
 800385e:	613b      	str	r3, [r7, #16]
 8003860:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8003862:	2200      	movs	r2, #0
 8003864:	2101      	movs	r1, #1
 8003866:	2013      	movs	r0, #19
 8003868:	f000 feb8 	bl	80045dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 800386c:	2013      	movs	r0, #19
 800386e:	f000 feca 	bl	8004606 <HAL_NVIC_EnableIRQ>
}
 8003872:	e012      	b.n	800389a <HAL_TIM_Base_MspInit+0xe6>
  else if(tim_baseHandle->Instance==TIM15)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a0f      	ldr	r2, [pc, #60]	; (80038b8 <HAL_TIM_Base_MspInit+0x104>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d10d      	bne.n	800389a <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800387e:	4b0a      	ldr	r3, [pc, #40]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 8003880:	699a      	ldr	r2, [r3, #24]
 8003882:	4b09      	ldr	r3, [pc, #36]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 8003884:	2180      	movs	r1, #128	; 0x80
 8003886:	0249      	lsls	r1, r1, #9
 8003888:	430a      	orrs	r2, r1
 800388a:	619a      	str	r2, [r3, #24]
 800388c:	4b06      	ldr	r3, [pc, #24]	; (80038a8 <HAL_TIM_Base_MspInit+0xf4>)
 800388e:	699a      	ldr	r2, [r3, #24]
 8003890:	2380      	movs	r3, #128	; 0x80
 8003892:	025b      	lsls	r3, r3, #9
 8003894:	4013      	ands	r3, r2
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	68fb      	ldr	r3, [r7, #12]
}
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	46bd      	mov	sp, r7
 800389e:	b008      	add	sp, #32
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	46c0      	nop			; (mov r8, r8)
 80038a4:	40012c00 	.word	0x40012c00
 80038a8:	40021000 	.word	0x40021000
 80038ac:	40000400 	.word	0x40000400
 80038b0:	40001000 	.word	0x40001000
 80038b4:	40002000 	.word	0x40002000
 80038b8:	40014000 	.word	0x40014000

080038bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80038bc:	b590      	push	{r4, r7, lr}
 80038be:	b08b      	sub	sp, #44	; 0x2c
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038c4:	2414      	movs	r4, #20
 80038c6:	193b      	adds	r3, r7, r4
 80038c8:	0018      	movs	r0, r3
 80038ca:	2314      	movs	r3, #20
 80038cc:	001a      	movs	r2, r3
 80038ce:	2100      	movs	r1, #0
 80038d0:	f004 fdff 	bl	80084d2 <memset>
  if(timHandle->Instance==TIM1)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a37      	ldr	r2, [pc, #220]	; (80039b8 <HAL_TIM_MspPostInit+0xfc>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d126      	bne.n	800392c <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038de:	4b37      	ldr	r3, [pc, #220]	; (80039bc <HAL_TIM_MspPostInit+0x100>)
 80038e0:	695a      	ldr	r2, [r3, #20]
 80038e2:	4b36      	ldr	r3, [pc, #216]	; (80039bc <HAL_TIM_MspPostInit+0x100>)
 80038e4:	2180      	movs	r1, #128	; 0x80
 80038e6:	0289      	lsls	r1, r1, #10
 80038e8:	430a      	orrs	r2, r1
 80038ea:	615a      	str	r2, [r3, #20]
 80038ec:	4b33      	ldr	r3, [pc, #204]	; (80039bc <HAL_TIM_MspPostInit+0x100>)
 80038ee:	695a      	ldr	r2, [r3, #20]
 80038f0:	2380      	movs	r3, #128	; 0x80
 80038f2:	029b      	lsls	r3, r3, #10
 80038f4:	4013      	ands	r3, r2
 80038f6:	613b      	str	r3, [r7, #16]
 80038f8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80038fa:	193b      	adds	r3, r7, r4
 80038fc:	22e0      	movs	r2, #224	; 0xe0
 80038fe:	00d2      	lsls	r2, r2, #3
 8003900:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003902:	0021      	movs	r1, r4
 8003904:	187b      	adds	r3, r7, r1
 8003906:	2202      	movs	r2, #2
 8003908:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390a:	187b      	adds	r3, r7, r1
 800390c:	2200      	movs	r2, #0
 800390e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003910:	187b      	adds	r3, r7, r1
 8003912:	2200      	movs	r2, #0
 8003914:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003916:	187b      	adds	r3, r7, r1
 8003918:	2202      	movs	r2, #2
 800391a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800391c:	187a      	adds	r2, r7, r1
 800391e:	2390      	movs	r3, #144	; 0x90
 8003920:	05db      	lsls	r3, r3, #23
 8003922:	0011      	movs	r1, r2
 8003924:	0018      	movs	r0, r3
 8003926:	f001 f8a1 	bl	8004a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800392a:	e041      	b.n	80039b0 <HAL_TIM_MspPostInit+0xf4>
  else if(timHandle->Instance==TIM3)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a23      	ldr	r2, [pc, #140]	; (80039c0 <HAL_TIM_MspPostInit+0x104>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d13c      	bne.n	80039b0 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003936:	4b21      	ldr	r3, [pc, #132]	; (80039bc <HAL_TIM_MspPostInit+0x100>)
 8003938:	695a      	ldr	r2, [r3, #20]
 800393a:	4b20      	ldr	r3, [pc, #128]	; (80039bc <HAL_TIM_MspPostInit+0x100>)
 800393c:	2180      	movs	r1, #128	; 0x80
 800393e:	0309      	lsls	r1, r1, #12
 8003940:	430a      	orrs	r2, r1
 8003942:	615a      	str	r2, [r3, #20]
 8003944:	4b1d      	ldr	r3, [pc, #116]	; (80039bc <HAL_TIM_MspPostInit+0x100>)
 8003946:	695a      	ldr	r2, [r3, #20]
 8003948:	2380      	movs	r3, #128	; 0x80
 800394a:	031b      	lsls	r3, r3, #12
 800394c:	4013      	ands	r3, r2
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9;
 8003952:	2114      	movs	r1, #20
 8003954:	187b      	adds	r3, r7, r1
 8003956:	22b0      	movs	r2, #176	; 0xb0
 8003958:	0092      	lsls	r2, r2, #2
 800395a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800395c:	000c      	movs	r4, r1
 800395e:	193b      	adds	r3, r7, r4
 8003960:	2202      	movs	r2, #2
 8003962:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003964:	193b      	adds	r3, r7, r4
 8003966:	2200      	movs	r2, #0
 8003968:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800396a:	193b      	adds	r3, r7, r4
 800396c:	2200      	movs	r2, #0
 800396e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003970:	193b      	adds	r3, r7, r4
 8003972:	2200      	movs	r2, #0
 8003974:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003976:	193b      	adds	r3, r7, r4
 8003978:	4a12      	ldr	r2, [pc, #72]	; (80039c4 <HAL_TIM_MspPostInit+0x108>)
 800397a:	0019      	movs	r1, r3
 800397c:	0010      	movs	r0, r2
 800397e:	f001 f875 	bl	8004a6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003982:	0021      	movs	r1, r4
 8003984:	187b      	adds	r3, r7, r1
 8003986:	2280      	movs	r2, #128	; 0x80
 8003988:	0052      	lsls	r2, r2, #1
 800398a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398c:	187b      	adds	r3, r7, r1
 800398e:	2202      	movs	r2, #2
 8003990:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003992:	187b      	adds	r3, r7, r1
 8003994:	2200      	movs	r2, #0
 8003996:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003998:	187b      	adds	r3, r7, r1
 800399a:	2200      	movs	r2, #0
 800399c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800399e:	187b      	adds	r3, r7, r1
 80039a0:	2201      	movs	r2, #1
 80039a2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039a4:	187b      	adds	r3, r7, r1
 80039a6:	4a07      	ldr	r2, [pc, #28]	; (80039c4 <HAL_TIM_MspPostInit+0x108>)
 80039a8:	0019      	movs	r1, r3
 80039aa:	0010      	movs	r0, r2
 80039ac:	f001 f85e 	bl	8004a6c <HAL_GPIO_Init>
}
 80039b0:	46c0      	nop			; (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b00b      	add	sp, #44	; 0x2c
 80039b6:	bd90      	pop	{r4, r7, pc}
 80039b8:	40012c00 	.word	0x40012c00
 80039bc:	40021000 	.word	0x40021000
 80039c0:	40000400 	.word	0x40000400
 80039c4:	48000800 	.word	0x48000800

080039c8 <delay_us>:
  }
}

/* USER CODE BEGIN 1 */
void delay_us(uint16_t us)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	0002      	movs	r2, r0
 80039d0:	1dbb      	adds	r3, r7, #6
 80039d2:	801a      	strh	r2, [r3, #0]
	us = 0xffff - us-10;
 80039d4:	1dbb      	adds	r3, r7, #6
 80039d6:	1dba      	adds	r2, r7, #6
 80039d8:	8812      	ldrh	r2, [r2, #0]
 80039da:	210b      	movs	r1, #11
 80039dc:	4249      	negs	r1, r1
 80039de:	1a8a      	subs	r2, r1, r2
 80039e0:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim15, us);//the auto reload is set to 65535
 80039e2:	4b0e      	ldr	r3, [pc, #56]	; (8003a1c <delay_us+0x54>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	1dba      	adds	r2, r7, #6
 80039e8:	8812      	ldrh	r2, [r2, #0]
 80039ea:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Start(&htim15);
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <delay_us+0x54>)
 80039ee:	0018      	movs	r0, r3
 80039f0:	f001 ff88 	bl	8005904 <HAL_TIM_Base_Start>
	while(us<0xffff-10)
 80039f4:	e004      	b.n	8003a00 <delay_us+0x38>
	{
		us = __HAL_TIM_GET_COUNTER(&htim15);
 80039f6:	4b09      	ldr	r3, [pc, #36]	; (8003a1c <delay_us+0x54>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039fc:	1dbb      	adds	r3, r7, #6
 80039fe:	801a      	strh	r2, [r3, #0]
	while(us<0xffff-10)
 8003a00:	1dbb      	adds	r3, r7, #6
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	4a06      	ldr	r2, [pc, #24]	; (8003a20 <delay_us+0x58>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d9f5      	bls.n	80039f6 <delay_us+0x2e>
	}
	HAL_TIM_Base_Stop(&htim15);
 8003a0a:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <delay_us+0x54>)
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f001 ffbd 	bl	800598c <HAL_TIM_Base_Stop>
}
 8003a12:	46c0      	nop			; (mov r8, r8)
 8003a14:	46bd      	mov	sp, r7
 8003a16:	b002      	add	sp, #8
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	46c0      	nop			; (mov r8, r8)
 8003a1c:	200003ec 	.word	0x200003ec
 8003a20:	0000fff4 	.word	0x0000fff4

08003a24 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003a28:	4b14      	ldr	r3, [pc, #80]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a2a:	4a15      	ldr	r2, [pc, #84]	; (8003a80 <MX_USART1_UART_Init+0x5c>)
 8003a2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003a2e:	4b13      	ldr	r3, [pc, #76]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a30:	22e1      	movs	r2, #225	; 0xe1
 8003a32:	0252      	lsls	r2, r2, #9
 8003a34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a36:	4b11      	ldr	r3, [pc, #68]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a3c:	4b0f      	ldr	r3, [pc, #60]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a42:	4b0e      	ldr	r3, [pc, #56]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a48:	4b0c      	ldr	r3, [pc, #48]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a4a:	220c      	movs	r2, #12
 8003a4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a54:	4b09      	ldr	r3, [pc, #36]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a5a:	4b08      	ldr	r3, [pc, #32]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a60:	4b06      	ldr	r3, [pc, #24]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a66:	4b05      	ldr	r3, [pc, #20]	; (8003a7c <MX_USART1_UART_Init+0x58>)
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f003 fab5 	bl	8006fd8 <HAL_UART_Init>
 8003a6e:	1e03      	subs	r3, r0, #0
 8003a70:	d001      	beq.n	8003a76 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003a72:	f7fe fd99 	bl	80025a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	20000538 	.word	0x20000538
 8003a80:	40013800 	.word	0x40013800

08003a84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a84:	b590      	push	{r4, r7, lr}
 8003a86:	b08b      	sub	sp, #44	; 0x2c
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a8c:	2414      	movs	r4, #20
 8003a8e:	193b      	adds	r3, r7, r4
 8003a90:	0018      	movs	r0, r3
 8003a92:	2314      	movs	r3, #20
 8003a94:	001a      	movs	r2, r3
 8003a96:	2100      	movs	r1, #0
 8003a98:	f004 fd1b 	bl	80084d2 <memset>
  if(uartHandle->Instance==USART1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a20      	ldr	r2, [pc, #128]	; (8003b24 <HAL_UART_MspInit+0xa0>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d139      	bne.n	8003b1a <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003aa6:	4b20      	ldr	r3, [pc, #128]	; (8003b28 <HAL_UART_MspInit+0xa4>)
 8003aa8:	699a      	ldr	r2, [r3, #24]
 8003aaa:	4b1f      	ldr	r3, [pc, #124]	; (8003b28 <HAL_UART_MspInit+0xa4>)
 8003aac:	2180      	movs	r1, #128	; 0x80
 8003aae:	01c9      	lsls	r1, r1, #7
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	619a      	str	r2, [r3, #24]
 8003ab4:	4b1c      	ldr	r3, [pc, #112]	; (8003b28 <HAL_UART_MspInit+0xa4>)
 8003ab6:	699a      	ldr	r2, [r3, #24]
 8003ab8:	2380      	movs	r3, #128	; 0x80
 8003aba:	01db      	lsls	r3, r3, #7
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ac2:	4b19      	ldr	r3, [pc, #100]	; (8003b28 <HAL_UART_MspInit+0xa4>)
 8003ac4:	695a      	ldr	r2, [r3, #20]
 8003ac6:	4b18      	ldr	r3, [pc, #96]	; (8003b28 <HAL_UART_MspInit+0xa4>)
 8003ac8:	2180      	movs	r1, #128	; 0x80
 8003aca:	02c9      	lsls	r1, r1, #11
 8003acc:	430a      	orrs	r2, r1
 8003ace:	615a      	str	r2, [r3, #20]
 8003ad0:	4b15      	ldr	r3, [pc, #84]	; (8003b28 <HAL_UART_MspInit+0xa4>)
 8003ad2:	695a      	ldr	r2, [r3, #20]
 8003ad4:	2380      	movs	r3, #128	; 0x80
 8003ad6:	02db      	lsls	r3, r3, #11
 8003ad8:	4013      	ands	r3, r2
 8003ada:	60fb      	str	r3, [r7, #12]
 8003adc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ade:	0021      	movs	r1, r4
 8003ae0:	187b      	adds	r3, r7, r1
 8003ae2:	22c0      	movs	r2, #192	; 0xc0
 8003ae4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ae6:	187b      	adds	r3, r7, r1
 8003ae8:	2202      	movs	r2, #2
 8003aea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aec:	187b      	adds	r3, r7, r1
 8003aee:	2200      	movs	r2, #0
 8003af0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003af2:	187b      	adds	r3, r7, r1
 8003af4:	2203      	movs	r2, #3
 8003af6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8003af8:	187b      	adds	r3, r7, r1
 8003afa:	2200      	movs	r2, #0
 8003afc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003afe:	187b      	adds	r3, r7, r1
 8003b00:	4a0a      	ldr	r2, [pc, #40]	; (8003b2c <HAL_UART_MspInit+0xa8>)
 8003b02:	0019      	movs	r1, r3
 8003b04:	0010      	movs	r0, r2
 8003b06:	f000 ffb1 	bl	8004a6c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	201b      	movs	r0, #27
 8003b10:	f000 fd64 	bl	80045dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003b14:	201b      	movs	r0, #27
 8003b16:	f000 fd76 	bl	8004606 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003b1a:	46c0      	nop			; (mov r8, r8)
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	b00b      	add	sp, #44	; 0x2c
 8003b20:	bd90      	pop	{r4, r7, pc}
 8003b22:	46c0      	nop			; (mov r8, r8)
 8003b24:	40013800 	.word	0x40013800
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	48000400 	.word	0x48000400

08003b30 <BT_PWM_handle>:
  }
}

/* USER CODE BEGIN 1 */
void BT_PWM_handle(char flag)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	0002      	movs	r2, r0
 8003b38:	1dfb      	adds	r3, r7, #7
 8003b3a:	701a      	strb	r2, [r3, #0]
	static signed char ch1=0;
	if(flag == TURE)
 8003b3c:	1dfb      	adds	r3, r7, #7
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d110      	bne.n	8003b66 <BT_PWM_handle+0x36>
	{
		ch1 = ch1+1>=10? 10:ch1+1;
 8003b44:	4b1e      	ldr	r3, [pc, #120]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	b25b      	sxtb	r3, r3
 8003b4a:	2b08      	cmp	r3, #8
 8003b4c:	dc07      	bgt.n	8003b5e <BT_PWM_handle+0x2e>
 8003b4e:	4b1c      	ldr	r3, [pc, #112]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	b25b      	sxtb	r3, r3
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	3301      	adds	r3, #1
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	b25a      	sxtb	r2, r3
 8003b5c:	e000      	b.n	8003b60 <BT_PWM_handle+0x30>
 8003b5e:	220a      	movs	r2, #10
 8003b60:	4b17      	ldr	r3, [pc, #92]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003b62:	701a      	strb	r2, [r3, #0]
 8003b64:	e00f      	b.n	8003b86 <BT_PWM_handle+0x56>
	}
	else
	{
		ch1 = ch1-1<=0?0:ch1-1;
 8003b66:	4b16      	ldr	r3, [pc, #88]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	b25b      	sxtb	r3, r3
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	dd07      	ble.n	8003b80 <BT_PWM_handle+0x50>
 8003b70:	4b13      	ldr	r3, [pc, #76]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	b25b      	sxtb	r3, r3
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	b25a      	sxtb	r2, r3
 8003b7e:	e000      	b.n	8003b82 <BT_PWM_handle+0x52>
 8003b80:	2200      	movs	r2, #0
 8003b82:	4b0f      	ldr	r3, [pc, #60]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003b84:	701a      	strb	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ch1);
 8003b86:	4b0e      	ldr	r3, [pc, #56]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	569a      	ldrsb	r2, [r3, r2]
 8003b8c:	4b0d      	ldr	r3, [pc, #52]	; (8003bc4 <BT_PWM_handle+0x94>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ch1);
 8003b92:	4b0b      	ldr	r3, [pc, #44]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	569a      	ldrsb	r2, [r3, r2]
 8003b98:	4b0a      	ldr	r3, [pc, #40]	; (8003bc4 <BT_PWM_handle+0x94>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ch1);
 8003b9e:	4b08      	ldr	r3, [pc, #32]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	569a      	ldrsb	r2, [r3, r2]
 8003ba4:	4b07      	ldr	r3, [pc, #28]	; (8003bc4 <BT_PWM_handle+0x94>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ch1);
 8003baa:	4b05      	ldr	r3, [pc, #20]	; (8003bc0 <BT_PWM_handle+0x90>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	569a      	ldrsb	r2, [r3, r2]
 8003bb0:	4b04      	ldr	r3, [pc, #16]	; (8003bc4 <BT_PWM_handle+0x94>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	b002      	add	sp, #8
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	46c0      	nop			; (mov r8, r8)
 8003bc0:	200005c0 	.word	0x200005c0
 8003bc4:	20000314 	.word	0x20000314

08003bc8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003bc8:	480d      	ldr	r0, [pc, #52]	; (8003c00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003bca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003bcc:	f7ff fb84 	bl	80032d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003bd0:	480c      	ldr	r0, [pc, #48]	; (8003c04 <LoopForever+0x6>)
  ldr r1, =_edata
 8003bd2:	490d      	ldr	r1, [pc, #52]	; (8003c08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003bd4:	4a0d      	ldr	r2, [pc, #52]	; (8003c0c <LoopForever+0xe>)
  movs r3, #0
 8003bd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bd8:	e002      	b.n	8003be0 <LoopCopyDataInit>

08003bda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bde:	3304      	adds	r3, #4

08003be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003be0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003be2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003be4:	d3f9      	bcc.n	8003bda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003be6:	4a0a      	ldr	r2, [pc, #40]	; (8003c10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003be8:	4c0a      	ldr	r4, [pc, #40]	; (8003c14 <LoopForever+0x16>)
  movs r3, #0
 8003bea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bec:	e001      	b.n	8003bf2 <LoopFillZerobss>

08003bee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bf0:	3204      	adds	r2, #4

08003bf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003bf4:	d3fb      	bcc.n	8003bee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003bf6:	f004 fc3f 	bl	8008478 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003bfa:	f7fe fbe7 	bl	80023cc <main>

08003bfe <LoopForever>:

LoopForever:
    b LoopForever
 8003bfe:	e7fe      	b.n	8003bfe <LoopForever>
  ldr   r0, =_estack
 8003c00:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003c04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c08:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8003c0c:	0800d53c 	.word	0x0800d53c
  ldr r2, =_sbss
 8003c10:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8003c14:	200005d8 	.word	0x200005d8

08003c18 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003c18:	e7fe      	b.n	8003c18 <ADC1_IRQHandler>
	...

08003c1c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c20:	4b07      	ldr	r3, [pc, #28]	; (8003c40 <HAL_Init+0x24>)
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	4b06      	ldr	r3, [pc, #24]	; (8003c40 <HAL_Init+0x24>)
 8003c26:	2110      	movs	r1, #16
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003c2c:	2003      	movs	r0, #3
 8003c2e:	f000 f809 	bl	8003c44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c32:	f7ff f8b5 	bl	8002da0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	0018      	movs	r0, r3
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	46c0      	nop			; (mov r8, r8)
 8003c40:	40022000 	.word	0x40022000

08003c44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c44:	b590      	push	{r4, r7, lr}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c4c:	4b14      	ldr	r3, [pc, #80]	; (8003ca0 <HAL_InitTick+0x5c>)
 8003c4e:	681c      	ldr	r4, [r3, #0]
 8003c50:	4b14      	ldr	r3, [pc, #80]	; (8003ca4 <HAL_InitTick+0x60>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	0019      	movs	r1, r3
 8003c56:	23fa      	movs	r3, #250	; 0xfa
 8003c58:	0098      	lsls	r0, r3, #2
 8003c5a:	f7fc fa71 	bl	8000140 <__udivsi3>
 8003c5e:	0003      	movs	r3, r0
 8003c60:	0019      	movs	r1, r3
 8003c62:	0020      	movs	r0, r4
 8003c64:	f7fc fa6c 	bl	8000140 <__udivsi3>
 8003c68:	0003      	movs	r3, r0
 8003c6a:	0018      	movs	r0, r3
 8003c6c:	f000 fcdb 	bl	8004626 <HAL_SYSTICK_Config>
 8003c70:	1e03      	subs	r3, r0, #0
 8003c72:	d001      	beq.n	8003c78 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e00f      	b.n	8003c98 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b03      	cmp	r3, #3
 8003c7c:	d80b      	bhi.n	8003c96 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c7e:	6879      	ldr	r1, [r7, #4]
 8003c80:	2301      	movs	r3, #1
 8003c82:	425b      	negs	r3, r3
 8003c84:	2200      	movs	r2, #0
 8003c86:	0018      	movs	r0, r3
 8003c88:	f000 fca8 	bl	80045dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c8c:	4b06      	ldr	r3, [pc, #24]	; (8003ca8 <HAL_InitTick+0x64>)
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
 8003c94:	e000      	b.n	8003c98 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
}
 8003c98:	0018      	movs	r0, r3
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	b003      	add	sp, #12
 8003c9e:	bd90      	pop	{r4, r7, pc}
 8003ca0:	20000020 	.word	0x20000020
 8003ca4:	20000028 	.word	0x20000028
 8003ca8:	20000024 	.word	0x20000024

08003cac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cb0:	4b05      	ldr	r3, [pc, #20]	; (8003cc8 <HAL_IncTick+0x1c>)
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	001a      	movs	r2, r3
 8003cb6:	4b05      	ldr	r3, [pc, #20]	; (8003ccc <HAL_IncTick+0x20>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	18d2      	adds	r2, r2, r3
 8003cbc:	4b03      	ldr	r3, [pc, #12]	; (8003ccc <HAL_IncTick+0x20>)
 8003cbe:	601a      	str	r2, [r3, #0]
}
 8003cc0:	46c0      	nop			; (mov r8, r8)
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	20000028 	.word	0x20000028
 8003ccc:	200005c4 	.word	0x200005c4

08003cd0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8003cd4:	4b02      	ldr	r3, [pc, #8]	; (8003ce0 <HAL_GetTick+0x10>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
}
 8003cd8:	0018      	movs	r0, r3
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	46c0      	nop			; (mov r8, r8)
 8003ce0:	200005c4 	.word	0x200005c4

08003ce4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cec:	230f      	movs	r3, #15
 8003cee:	18fb      	adds	r3, r7, r3
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e125      	b.n	8003f4e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d10a      	bne.n	8003d20 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2234      	movs	r2, #52	; 0x34
 8003d14:	2100      	movs	r1, #0
 8003d16:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	0018      	movs	r0, r3
 8003d1c:	f7fe fde2 	bl	80028e4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d24:	2210      	movs	r2, #16
 8003d26:	4013      	ands	r3, r2
 8003d28:	d000      	beq.n	8003d2c <HAL_ADC_Init+0x48>
 8003d2a:	e103      	b.n	8003f34 <HAL_ADC_Init+0x250>
 8003d2c:	230f      	movs	r3, #15
 8003d2e:	18fb      	adds	r3, r7, r3
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d000      	beq.n	8003d38 <HAL_ADC_Init+0x54>
 8003d36:	e0fd      	b.n	8003f34 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	2204      	movs	r2, #4
 8003d40:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003d42:	d000      	beq.n	8003d46 <HAL_ADC_Init+0x62>
 8003d44:	e0f6      	b.n	8003f34 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4a:	4a83      	ldr	r2, [pc, #524]	; (8003f58 <HAL_ADC_Init+0x274>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	2202      	movs	r2, #2
 8003d50:	431a      	orrs	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2203      	movs	r2, #3
 8003d5e:	4013      	ands	r3, r2
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d112      	bne.n	8003d8a <HAL_ADC_Init+0xa6>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d009      	beq.n	8003d86 <HAL_ADC_Init+0xa2>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	2380      	movs	r3, #128	; 0x80
 8003d7a:	021b      	lsls	r3, r3, #8
 8003d7c:	401a      	ands	r2, r3
 8003d7e:	2380      	movs	r3, #128	; 0x80
 8003d80:	021b      	lsls	r3, r3, #8
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d101      	bne.n	8003d8a <HAL_ADC_Init+0xa6>
 8003d86:	2301      	movs	r3, #1
 8003d88:	e000      	b.n	8003d8c <HAL_ADC_Init+0xa8>
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d116      	bne.n	8003dbe <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	2218      	movs	r2, #24
 8003d98:	4393      	bics	r3, r2
 8003d9a:	0019      	movs	r1, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	0899      	lsrs	r1, r3, #2
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685a      	ldr	r2, [r3, #4]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68da      	ldr	r2, [r3, #12]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4964      	ldr	r1, [pc, #400]	; (8003f5c <HAL_ADC_Init+0x278>)
 8003dca:	400a      	ands	r2, r1
 8003dcc:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	7e1b      	ldrb	r3, [r3, #24]
 8003dd2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	7e5b      	ldrb	r3, [r3, #25]
 8003dd8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003dda:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	7e9b      	ldrb	r3, [r3, #26]
 8003de0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003de2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d002      	beq.n	8003df2 <HAL_ADC_Init+0x10e>
 8003dec:	2380      	movs	r3, #128	; 0x80
 8003dee:	015b      	lsls	r3, r3, #5
 8003df0:	e000      	b.n	8003df4 <HAL_ADC_Init+0x110>
 8003df2:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003df4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003dfa:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d101      	bne.n	8003e08 <HAL_ADC_Init+0x124>
 8003e04:	2304      	movs	r3, #4
 8003e06:	e000      	b.n	8003e0a <HAL_ADC_Init+0x126>
 8003e08:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8003e0a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2124      	movs	r1, #36	; 0x24
 8003e10:	5c5b      	ldrb	r3, [r3, r1]
 8003e12:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003e14:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	7edb      	ldrb	r3, [r3, #27]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d115      	bne.n	8003e50 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	7e9b      	ldrb	r3, [r3, #26]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d105      	bne.n	8003e38 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	2280      	movs	r2, #128	; 0x80
 8003e30:	0252      	lsls	r2, r2, #9
 8003e32:	4313      	orrs	r3, r2
 8003e34:	60bb      	str	r3, [r7, #8]
 8003e36:	e00b      	b.n	8003e50 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e48:	2201      	movs	r2, #1
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	69da      	ldr	r2, [r3, #28]
 8003e54:	23c2      	movs	r3, #194	; 0xc2
 8003e56:	33ff      	adds	r3, #255	; 0xff
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d007      	beq.n	8003e6c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003e64:	4313      	orrs	r3, r2
 8003e66:	68ba      	ldr	r2, [r7, #8]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68d9      	ldr	r1, [r3, #12]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e80:	2380      	movs	r3, #128	; 0x80
 8003e82:	055b      	lsls	r3, r3, #21
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d01b      	beq.n	8003ec0 <HAL_ADC_Init+0x1dc>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d017      	beq.n	8003ec0 <HAL_ADC_Init+0x1dc>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d013      	beq.n	8003ec0 <HAL_ADC_Init+0x1dc>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e9c:	2b03      	cmp	r3, #3
 8003e9e:	d00f      	beq.n	8003ec0 <HAL_ADC_Init+0x1dc>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea4:	2b04      	cmp	r3, #4
 8003ea6:	d00b      	beq.n	8003ec0 <HAL_ADC_Init+0x1dc>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eac:	2b05      	cmp	r3, #5
 8003eae:	d007      	beq.n	8003ec0 <HAL_ADC_Init+0x1dc>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb4:	2b06      	cmp	r3, #6
 8003eb6:	d003      	beq.n	8003ec0 <HAL_ADC_Init+0x1dc>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebc:	2b07      	cmp	r3, #7
 8003ebe:	d112      	bne.n	8003ee6 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695a      	ldr	r2, [r3, #20]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2107      	movs	r1, #7
 8003ecc:	438a      	bics	r2, r1
 8003ece:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6959      	ldr	r1, [r3, #20]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eda:	2207      	movs	r2, #7
 8003edc:	401a      	ands	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	430a      	orrs	r2, r1
 8003ee4:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	4a1c      	ldr	r2, [pc, #112]	; (8003f60 <HAL_ADC_Init+0x27c>)
 8003eee:	4013      	ands	r3, r2
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d10b      	bne.n	8003f0e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f00:	2203      	movs	r2, #3
 8003f02:	4393      	bics	r3, r2
 8003f04:	2201      	movs	r2, #1
 8003f06:	431a      	orrs	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003f0c:	e01c      	b.n	8003f48 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f12:	2212      	movs	r2, #18
 8003f14:	4393      	bics	r3, r2
 8003f16:	2210      	movs	r2, #16
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f22:	2201      	movs	r2, #1
 8003f24:	431a      	orrs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8003f2a:	230f      	movs	r3, #15
 8003f2c:	18fb      	adds	r3, r7, r3
 8003f2e:	2201      	movs	r2, #1
 8003f30:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003f32:	e009      	b.n	8003f48 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f38:	2210      	movs	r2, #16
 8003f3a:	431a      	orrs	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8003f40:	230f      	movs	r3, #15
 8003f42:	18fb      	adds	r3, r7, r3
 8003f44:	2201      	movs	r2, #1
 8003f46:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003f48:	230f      	movs	r3, #15
 8003f4a:	18fb      	adds	r3, r7, r3
 8003f4c:	781b      	ldrb	r3, [r3, #0]
}
 8003f4e:	0018      	movs	r0, r3
 8003f50:	46bd      	mov	sp, r7
 8003f52:	b004      	add	sp, #16
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	46c0      	nop			; (mov r8, r8)
 8003f58:	fffffefd 	.word	0xfffffefd
 8003f5c:	fffe0219 	.word	0xfffe0219
 8003f60:	833fffe7 	.word	0x833fffe7

08003f64 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003f64:	b590      	push	{r4, r7, lr}
 8003f66:	b087      	sub	sp, #28
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f70:	2317      	movs	r3, #23
 8003f72:	18fb      	adds	r3, r7, r3
 8003f74:	2200      	movs	r2, #0
 8003f76:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	2204      	movs	r2, #4
 8003f80:	4013      	ands	r3, r2
 8003f82:	d15e      	bne.n	8004042 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2234      	movs	r2, #52	; 0x34
 8003f88:	5c9b      	ldrb	r3, [r3, r2]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d101      	bne.n	8003f92 <HAL_ADC_Start_DMA+0x2e>
 8003f8e:	2302      	movs	r3, #2
 8003f90:	e05e      	b.n	8004050 <HAL_ADC_Start_DMA+0xec>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2234      	movs	r2, #52	; 0x34
 8003f96:	2101      	movs	r1, #1
 8003f98:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	7e5b      	ldrb	r3, [r3, #25]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d007      	beq.n	8003fb2 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003fa2:	2317      	movs	r3, #23
 8003fa4:	18fc      	adds	r4, r7, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	0018      	movs	r0, r3
 8003faa:	f000 f963 	bl	8004274 <ADC_Enable>
 8003fae:	0003      	movs	r3, r0
 8003fb0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003fb2:	2317      	movs	r3, #23
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	781b      	ldrb	r3, [r3, #0]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d146      	bne.n	800404a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc0:	4a25      	ldr	r2, [pc, #148]	; (8004058 <HAL_ADC_Start_DMA+0xf4>)
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	2280      	movs	r2, #128	; 0x80
 8003fc6:	0052      	lsls	r2, r2, #1
 8003fc8:	431a      	orrs	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2234      	movs	r2, #52	; 0x34
 8003fd8:	2100      	movs	r1, #0
 8003fda:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe0:	4a1e      	ldr	r2, [pc, #120]	; (800405c <HAL_ADC_Start_DMA+0xf8>)
 8003fe2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe8:	4a1d      	ldr	r2, [pc, #116]	; (8004060 <HAL_ADC_Start_DMA+0xfc>)
 8003fea:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff0:	4a1c      	ldr	r2, [pc, #112]	; (8004064 <HAL_ADC_Start_DMA+0x100>)
 8003ff2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	221c      	movs	r2, #28
 8003ffa:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	685a      	ldr	r2, [r3, #4]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	2110      	movs	r1, #16
 8004008:	430a      	orrs	r2, r1
 800400a:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68da      	ldr	r2, [r3, #12]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2101      	movs	r1, #1
 8004018:	430a      	orrs	r2, r1
 800401a:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	3340      	adds	r3, #64	; 0x40
 8004026:	0019      	movs	r1, r3
 8004028:	68ba      	ldr	r2, [r7, #8]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f000 fb50 	bl	80046d0 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689a      	ldr	r2, [r3, #8]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2104      	movs	r1, #4
 800403c:	430a      	orrs	r2, r1
 800403e:	609a      	str	r2, [r3, #8]
 8004040:	e003      	b.n	800404a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004042:	2317      	movs	r3, #23
 8004044:	18fb      	adds	r3, r7, r3
 8004046:	2202      	movs	r2, #2
 8004048:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800404a:	2317      	movs	r3, #23
 800404c:	18fb      	adds	r3, r7, r3
 800404e:	781b      	ldrb	r3, [r3, #0]
}
 8004050:	0018      	movs	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	b007      	add	sp, #28
 8004056:	bd90      	pop	{r4, r7, pc}
 8004058:	fffff0fe 	.word	0xfffff0fe
 800405c:	0800437d 	.word	0x0800437d
 8004060:	08004431 	.word	0x08004431
 8004064:	0800444f 	.word	0x0800444f

08004068 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b082      	sub	sp, #8
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004070:	46c0      	nop			; (mov r8, r8)
 8004072:	46bd      	mov	sp, r7
 8004074:	b002      	add	sp, #8
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004080:	46c0      	nop			; (mov r8, r8)
 8004082:	46bd      	mov	sp, r7
 8004084:	b002      	add	sp, #8
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004092:	230f      	movs	r3, #15
 8004094:	18fb      	adds	r3, r7, r3
 8004096:	2200      	movs	r2, #0
 8004098:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800409a:	2300      	movs	r3, #0
 800409c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a2:	2380      	movs	r3, #128	; 0x80
 80040a4:	055b      	lsls	r3, r3, #21
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d011      	beq.n	80040ce <HAL_ADC_ConfigChannel+0x46>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d00d      	beq.n	80040ce <HAL_ADC_ConfigChannel+0x46>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d009      	beq.n	80040ce <HAL_ADC_ConfigChannel+0x46>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040be:	2b03      	cmp	r3, #3
 80040c0:	d005      	beq.n	80040ce <HAL_ADC_ConfigChannel+0x46>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c6:	2b04      	cmp	r3, #4
 80040c8:	d001      	beq.n	80040ce <HAL_ADC_ConfigChannel+0x46>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2234      	movs	r2, #52	; 0x34
 80040d2:	5c9b      	ldrb	r3, [r3, r2]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d101      	bne.n	80040dc <HAL_ADC_ConfigChannel+0x54>
 80040d8:	2302      	movs	r3, #2
 80040da:	e0bb      	b.n	8004254 <HAL_ADC_ConfigChannel+0x1cc>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2234      	movs	r2, #52	; 0x34
 80040e0:	2101      	movs	r1, #1
 80040e2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	2204      	movs	r2, #4
 80040ec:	4013      	ands	r3, r2
 80040ee:	d000      	beq.n	80040f2 <HAL_ADC_ConfigChannel+0x6a>
 80040f0:	e09f      	b.n	8004232 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	4a59      	ldr	r2, [pc, #356]	; (800425c <HAL_ADC_ConfigChannel+0x1d4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d100      	bne.n	80040fe <HAL_ADC_ConfigChannel+0x76>
 80040fc:	e077      	b.n	80041ee <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2201      	movs	r2, #1
 800410a:	409a      	lsls	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	430a      	orrs	r2, r1
 8004112:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004118:	2380      	movs	r3, #128	; 0x80
 800411a:	055b      	lsls	r3, r3, #21
 800411c:	429a      	cmp	r2, r3
 800411e:	d037      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004124:	2b01      	cmp	r3, #1
 8004126:	d033      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412c:	2b02      	cmp	r3, #2
 800412e:	d02f      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004134:	2b03      	cmp	r3, #3
 8004136:	d02b      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413c:	2b04      	cmp	r3, #4
 800413e:	d027      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	2b05      	cmp	r3, #5
 8004146:	d023      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414c:	2b06      	cmp	r3, #6
 800414e:	d01f      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004154:	2b07      	cmp	r3, #7
 8004156:	d01b      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	689a      	ldr	r2, [r3, #8]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	695b      	ldr	r3, [r3, #20]
 8004162:	2107      	movs	r1, #7
 8004164:	400b      	ands	r3, r1
 8004166:	429a      	cmp	r2, r3
 8004168:	d012      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	695a      	ldr	r2, [r3, #20]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2107      	movs	r1, #7
 8004176:	438a      	bics	r2, r1
 8004178:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	6959      	ldr	r1, [r3, #20]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	2207      	movs	r2, #7
 8004186:	401a      	ands	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2b10      	cmp	r3, #16
 8004196:	d003      	beq.n	80041a0 <HAL_ADC_ConfigChannel+0x118>
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b11      	cmp	r3, #17
 800419e:	d152      	bne.n	8004246 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80041a0:	4b2f      	ldr	r3, [pc, #188]	; (8004260 <HAL_ADC_ConfigChannel+0x1d8>)
 80041a2:	6819      	ldr	r1, [r3, #0]
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2b10      	cmp	r3, #16
 80041aa:	d102      	bne.n	80041b2 <HAL_ADC_ConfigChannel+0x12a>
 80041ac:	2380      	movs	r3, #128	; 0x80
 80041ae:	041b      	lsls	r3, r3, #16
 80041b0:	e001      	b.n	80041b6 <HAL_ADC_ConfigChannel+0x12e>
 80041b2:	2380      	movs	r3, #128	; 0x80
 80041b4:	03db      	lsls	r3, r3, #15
 80041b6:	4a2a      	ldr	r2, [pc, #168]	; (8004260 <HAL_ADC_ConfigChannel+0x1d8>)
 80041b8:	430b      	orrs	r3, r1
 80041ba:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2b10      	cmp	r3, #16
 80041c2:	d140      	bne.n	8004246 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041c4:	4b27      	ldr	r3, [pc, #156]	; (8004264 <HAL_ADC_ConfigChannel+0x1dc>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4927      	ldr	r1, [pc, #156]	; (8004268 <HAL_ADC_ConfigChannel+0x1e0>)
 80041ca:	0018      	movs	r0, r3
 80041cc:	f7fb ffb8 	bl	8000140 <__udivsi3>
 80041d0:	0003      	movs	r3, r0
 80041d2:	001a      	movs	r2, r3
 80041d4:	0013      	movs	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	189b      	adds	r3, r3, r2
 80041da:	005b      	lsls	r3, r3, #1
 80041dc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80041de:	e002      	b.n	80041e6 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	3b01      	subs	r3, #1
 80041e4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1f9      	bne.n	80041e0 <HAL_ADC_ConfigChannel+0x158>
 80041ec:	e02b      	b.n	8004246 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2101      	movs	r1, #1
 80041fa:	4099      	lsls	r1, r3
 80041fc:	000b      	movs	r3, r1
 80041fe:	43d9      	mvns	r1, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	400a      	ands	r2, r1
 8004206:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2b10      	cmp	r3, #16
 800420e:	d003      	beq.n	8004218 <HAL_ADC_ConfigChannel+0x190>
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b11      	cmp	r3, #17
 8004216:	d116      	bne.n	8004246 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004218:	4b11      	ldr	r3, [pc, #68]	; (8004260 <HAL_ADC_ConfigChannel+0x1d8>)
 800421a:	6819      	ldr	r1, [r3, #0]
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b10      	cmp	r3, #16
 8004222:	d101      	bne.n	8004228 <HAL_ADC_ConfigChannel+0x1a0>
 8004224:	4a11      	ldr	r2, [pc, #68]	; (800426c <HAL_ADC_ConfigChannel+0x1e4>)
 8004226:	e000      	b.n	800422a <HAL_ADC_ConfigChannel+0x1a2>
 8004228:	4a11      	ldr	r2, [pc, #68]	; (8004270 <HAL_ADC_ConfigChannel+0x1e8>)
 800422a:	4b0d      	ldr	r3, [pc, #52]	; (8004260 <HAL_ADC_ConfigChannel+0x1d8>)
 800422c:	400a      	ands	r2, r1
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	e009      	b.n	8004246 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004236:	2220      	movs	r2, #32
 8004238:	431a      	orrs	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800423e:	230f      	movs	r3, #15
 8004240:	18fb      	adds	r3, r7, r3
 8004242:	2201      	movs	r2, #1
 8004244:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2234      	movs	r2, #52	; 0x34
 800424a:	2100      	movs	r1, #0
 800424c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800424e:	230f      	movs	r3, #15
 8004250:	18fb      	adds	r3, r7, r3
 8004252:	781b      	ldrb	r3, [r3, #0]
}
 8004254:	0018      	movs	r0, r3
 8004256:	46bd      	mov	sp, r7
 8004258:	b004      	add	sp, #16
 800425a:	bd80      	pop	{r7, pc}
 800425c:	00001001 	.word	0x00001001
 8004260:	40012708 	.word	0x40012708
 8004264:	20000020 	.word	0x20000020
 8004268:	000f4240 	.word	0x000f4240
 800426c:	ff7fffff 	.word	0xff7fffff
 8004270:	ffbfffff 	.word	0xffbfffff

08004274 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800427c:	2300      	movs	r3, #0
 800427e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004280:	2300      	movs	r3, #0
 8004282:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	2203      	movs	r2, #3
 800428c:	4013      	ands	r3, r2
 800428e:	2b01      	cmp	r3, #1
 8004290:	d112      	bne.n	80042b8 <ADC_Enable+0x44>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	2201      	movs	r2, #1
 800429a:	4013      	ands	r3, r2
 800429c:	2b01      	cmp	r3, #1
 800429e:	d009      	beq.n	80042b4 <ADC_Enable+0x40>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68da      	ldr	r2, [r3, #12]
 80042a6:	2380      	movs	r3, #128	; 0x80
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	401a      	ands	r2, r3
 80042ac:	2380      	movs	r3, #128	; 0x80
 80042ae:	021b      	lsls	r3, r3, #8
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d101      	bne.n	80042b8 <ADC_Enable+0x44>
 80042b4:	2301      	movs	r3, #1
 80042b6:	e000      	b.n	80042ba <ADC_Enable+0x46>
 80042b8:	2300      	movs	r3, #0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d152      	bne.n	8004364 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	4a2a      	ldr	r2, [pc, #168]	; (8004370 <ADC_Enable+0xfc>)
 80042c6:	4013      	ands	r3, r2
 80042c8:	d00d      	beq.n	80042e6 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ce:	2210      	movs	r2, #16
 80042d0:	431a      	orrs	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042da:	2201      	movs	r2, #1
 80042dc:	431a      	orrs	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e03f      	b.n	8004366 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689a      	ldr	r2, [r3, #8]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2101      	movs	r1, #1
 80042f2:	430a      	orrs	r2, r1
 80042f4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80042f6:	4b1f      	ldr	r3, [pc, #124]	; (8004374 <ADC_Enable+0x100>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	491f      	ldr	r1, [pc, #124]	; (8004378 <ADC_Enable+0x104>)
 80042fc:	0018      	movs	r0, r3
 80042fe:	f7fb ff1f 	bl	8000140 <__udivsi3>
 8004302:	0003      	movs	r3, r0
 8004304:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004306:	e002      	b.n	800430e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	3b01      	subs	r3, #1
 800430c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1f9      	bne.n	8004308 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004314:	f7ff fcdc 	bl	8003cd0 <HAL_GetTick>
 8004318:	0003      	movs	r3, r0
 800431a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800431c:	e01b      	b.n	8004356 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800431e:	f7ff fcd7 	bl	8003cd0 <HAL_GetTick>
 8004322:	0002      	movs	r2, r0
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d914      	bls.n	8004356 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	2201      	movs	r2, #1
 8004334:	4013      	ands	r3, r2
 8004336:	2b01      	cmp	r3, #1
 8004338:	d00d      	beq.n	8004356 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433e:	2210      	movs	r2, #16
 8004340:	431a      	orrs	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800434a:	2201      	movs	r2, #1
 800434c:	431a      	orrs	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e007      	b.n	8004366 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2201      	movs	r2, #1
 800435e:	4013      	ands	r3, r2
 8004360:	2b01      	cmp	r3, #1
 8004362:	d1dc      	bne.n	800431e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	0018      	movs	r0, r3
 8004368:	46bd      	mov	sp, r7
 800436a:	b004      	add	sp, #16
 800436c:	bd80      	pop	{r7, pc}
 800436e:	46c0      	nop			; (mov r8, r8)
 8004370:	80000017 	.word	0x80000017
 8004374:	20000020 	.word	0x20000020
 8004378:	000f4240 	.word	0x000f4240

0800437c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800438e:	2250      	movs	r2, #80	; 0x50
 8004390:	4013      	ands	r3, r2
 8004392:	d140      	bne.n	8004416 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004398:	2280      	movs	r2, #128	; 0x80
 800439a:	0092      	lsls	r2, r2, #2
 800439c:	431a      	orrs	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68da      	ldr	r2, [r3, #12]
 80043a8:	23c0      	movs	r3, #192	; 0xc0
 80043aa:	011b      	lsls	r3, r3, #4
 80043ac:	4013      	ands	r3, r2
 80043ae:	d12d      	bne.n	800440c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d129      	bne.n	800440c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	2208      	movs	r2, #8
 80043c0:	4013      	ands	r3, r2
 80043c2:	2b08      	cmp	r3, #8
 80043c4:	d122      	bne.n	800440c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	2204      	movs	r2, #4
 80043ce:	4013      	ands	r3, r2
 80043d0:	d110      	bne.n	80043f4 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	210c      	movs	r1, #12
 80043de:	438a      	bics	r2, r1
 80043e0:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e6:	4a11      	ldr	r2, [pc, #68]	; (800442c <ADC_DMAConvCplt+0xb0>)
 80043e8:	4013      	ands	r3, r2
 80043ea:	2201      	movs	r2, #1
 80043ec:	431a      	orrs	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	639a      	str	r2, [r3, #56]	; 0x38
 80043f2:	e00b      	b.n	800440c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f8:	2220      	movs	r2, #32
 80043fa:	431a      	orrs	r2, r3
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004404:	2201      	movs	r2, #1
 8004406:	431a      	orrs	r2, r3
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	0018      	movs	r0, r3
 8004410:	f7fe f96e 	bl	80026f0 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8004414:	e005      	b.n	8004422 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	0010      	movs	r0, r2
 8004420:	4798      	blx	r3
}
 8004422:	46c0      	nop			; (mov r8, r8)
 8004424:	46bd      	mov	sp, r7
 8004426:	b004      	add	sp, #16
 8004428:	bd80      	pop	{r7, pc}
 800442a:	46c0      	nop			; (mov r8, r8)
 800442c:	fffffefe 	.word	0xfffffefe

08004430 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800443c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	0018      	movs	r0, r3
 8004442:	f7ff fe11 	bl	8004068 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004446:	46c0      	nop			; (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	b004      	add	sp, #16
 800444c:	bd80      	pop	{r7, pc}

0800444e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800444e:	b580      	push	{r7, lr}
 8004450:	b084      	sub	sp, #16
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004460:	2240      	movs	r2, #64	; 0x40
 8004462:	431a      	orrs	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800446c:	2204      	movs	r2, #4
 800446e:	431a      	orrs	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	0018      	movs	r0, r3
 8004478:	f7ff fdfe 	bl	8004078 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800447c:	46c0      	nop			; (mov r8, r8)
 800447e:	46bd      	mov	sp, r7
 8004480:	b004      	add	sp, #16
 8004482:	bd80      	pop	{r7, pc}

08004484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	0002      	movs	r2, r0
 800448c:	1dfb      	adds	r3, r7, #7
 800448e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004490:	1dfb      	adds	r3, r7, #7
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	2b7f      	cmp	r3, #127	; 0x7f
 8004496:	d809      	bhi.n	80044ac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004498:	1dfb      	adds	r3, r7, #7
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	001a      	movs	r2, r3
 800449e:	231f      	movs	r3, #31
 80044a0:	401a      	ands	r2, r3
 80044a2:	4b04      	ldr	r3, [pc, #16]	; (80044b4 <__NVIC_EnableIRQ+0x30>)
 80044a4:	2101      	movs	r1, #1
 80044a6:	4091      	lsls	r1, r2
 80044a8:	000a      	movs	r2, r1
 80044aa:	601a      	str	r2, [r3, #0]
  }
}
 80044ac:	46c0      	nop			; (mov r8, r8)
 80044ae:	46bd      	mov	sp, r7
 80044b0:	b002      	add	sp, #8
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	e000e100 	.word	0xe000e100

080044b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80044b8:	b590      	push	{r4, r7, lr}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	0002      	movs	r2, r0
 80044c0:	6039      	str	r1, [r7, #0]
 80044c2:	1dfb      	adds	r3, r7, #7
 80044c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80044c6:	1dfb      	adds	r3, r7, #7
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	2b7f      	cmp	r3, #127	; 0x7f
 80044cc:	d828      	bhi.n	8004520 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044ce:	4a2f      	ldr	r2, [pc, #188]	; (800458c <__NVIC_SetPriority+0xd4>)
 80044d0:	1dfb      	adds	r3, r7, #7
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	b25b      	sxtb	r3, r3
 80044d6:	089b      	lsrs	r3, r3, #2
 80044d8:	33c0      	adds	r3, #192	; 0xc0
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	589b      	ldr	r3, [r3, r2]
 80044de:	1dfa      	adds	r2, r7, #7
 80044e0:	7812      	ldrb	r2, [r2, #0]
 80044e2:	0011      	movs	r1, r2
 80044e4:	2203      	movs	r2, #3
 80044e6:	400a      	ands	r2, r1
 80044e8:	00d2      	lsls	r2, r2, #3
 80044ea:	21ff      	movs	r1, #255	; 0xff
 80044ec:	4091      	lsls	r1, r2
 80044ee:	000a      	movs	r2, r1
 80044f0:	43d2      	mvns	r2, r2
 80044f2:	401a      	ands	r2, r3
 80044f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	019b      	lsls	r3, r3, #6
 80044fa:	22ff      	movs	r2, #255	; 0xff
 80044fc:	401a      	ands	r2, r3
 80044fe:	1dfb      	adds	r3, r7, #7
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	0018      	movs	r0, r3
 8004504:	2303      	movs	r3, #3
 8004506:	4003      	ands	r3, r0
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800450c:	481f      	ldr	r0, [pc, #124]	; (800458c <__NVIC_SetPriority+0xd4>)
 800450e:	1dfb      	adds	r3, r7, #7
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	b25b      	sxtb	r3, r3
 8004514:	089b      	lsrs	r3, r3, #2
 8004516:	430a      	orrs	r2, r1
 8004518:	33c0      	adds	r3, #192	; 0xc0
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800451e:	e031      	b.n	8004584 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004520:	4a1b      	ldr	r2, [pc, #108]	; (8004590 <__NVIC_SetPriority+0xd8>)
 8004522:	1dfb      	adds	r3, r7, #7
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	0019      	movs	r1, r3
 8004528:	230f      	movs	r3, #15
 800452a:	400b      	ands	r3, r1
 800452c:	3b08      	subs	r3, #8
 800452e:	089b      	lsrs	r3, r3, #2
 8004530:	3306      	adds	r3, #6
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	18d3      	adds	r3, r2, r3
 8004536:	3304      	adds	r3, #4
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	1dfa      	adds	r2, r7, #7
 800453c:	7812      	ldrb	r2, [r2, #0]
 800453e:	0011      	movs	r1, r2
 8004540:	2203      	movs	r2, #3
 8004542:	400a      	ands	r2, r1
 8004544:	00d2      	lsls	r2, r2, #3
 8004546:	21ff      	movs	r1, #255	; 0xff
 8004548:	4091      	lsls	r1, r2
 800454a:	000a      	movs	r2, r1
 800454c:	43d2      	mvns	r2, r2
 800454e:	401a      	ands	r2, r3
 8004550:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	019b      	lsls	r3, r3, #6
 8004556:	22ff      	movs	r2, #255	; 0xff
 8004558:	401a      	ands	r2, r3
 800455a:	1dfb      	adds	r3, r7, #7
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	0018      	movs	r0, r3
 8004560:	2303      	movs	r3, #3
 8004562:	4003      	ands	r3, r0
 8004564:	00db      	lsls	r3, r3, #3
 8004566:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004568:	4809      	ldr	r0, [pc, #36]	; (8004590 <__NVIC_SetPriority+0xd8>)
 800456a:	1dfb      	adds	r3, r7, #7
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	001c      	movs	r4, r3
 8004570:	230f      	movs	r3, #15
 8004572:	4023      	ands	r3, r4
 8004574:	3b08      	subs	r3, #8
 8004576:	089b      	lsrs	r3, r3, #2
 8004578:	430a      	orrs	r2, r1
 800457a:	3306      	adds	r3, #6
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	18c3      	adds	r3, r0, r3
 8004580:	3304      	adds	r3, #4
 8004582:	601a      	str	r2, [r3, #0]
}
 8004584:	46c0      	nop			; (mov r8, r8)
 8004586:	46bd      	mov	sp, r7
 8004588:	b003      	add	sp, #12
 800458a:	bd90      	pop	{r4, r7, pc}
 800458c:	e000e100 	.word	0xe000e100
 8004590:	e000ed00 	.word	0xe000ed00

08004594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	1e5a      	subs	r2, r3, #1
 80045a0:	2380      	movs	r3, #128	; 0x80
 80045a2:	045b      	lsls	r3, r3, #17
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d301      	bcc.n	80045ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045a8:	2301      	movs	r3, #1
 80045aa:	e010      	b.n	80045ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045ac:	4b0a      	ldr	r3, [pc, #40]	; (80045d8 <SysTick_Config+0x44>)
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	3a01      	subs	r2, #1
 80045b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045b4:	2301      	movs	r3, #1
 80045b6:	425b      	negs	r3, r3
 80045b8:	2103      	movs	r1, #3
 80045ba:	0018      	movs	r0, r3
 80045bc:	f7ff ff7c 	bl	80044b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045c0:	4b05      	ldr	r3, [pc, #20]	; (80045d8 <SysTick_Config+0x44>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045c6:	4b04      	ldr	r3, [pc, #16]	; (80045d8 <SysTick_Config+0x44>)
 80045c8:	2207      	movs	r2, #7
 80045ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	0018      	movs	r0, r3
 80045d0:	46bd      	mov	sp, r7
 80045d2:	b002      	add	sp, #8
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	46c0      	nop			; (mov r8, r8)
 80045d8:	e000e010 	.word	0xe000e010

080045dc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	60b9      	str	r1, [r7, #8]
 80045e4:	607a      	str	r2, [r7, #4]
 80045e6:	210f      	movs	r1, #15
 80045e8:	187b      	adds	r3, r7, r1
 80045ea:	1c02      	adds	r2, r0, #0
 80045ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	187b      	adds	r3, r7, r1
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	b25b      	sxtb	r3, r3
 80045f6:	0011      	movs	r1, r2
 80045f8:	0018      	movs	r0, r3
 80045fa:	f7ff ff5d 	bl	80044b8 <__NVIC_SetPriority>
}
 80045fe:	46c0      	nop			; (mov r8, r8)
 8004600:	46bd      	mov	sp, r7
 8004602:	b004      	add	sp, #16
 8004604:	bd80      	pop	{r7, pc}

08004606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b082      	sub	sp, #8
 800460a:	af00      	add	r7, sp, #0
 800460c:	0002      	movs	r2, r0
 800460e:	1dfb      	adds	r3, r7, #7
 8004610:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004612:	1dfb      	adds	r3, r7, #7
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	b25b      	sxtb	r3, r3
 8004618:	0018      	movs	r0, r3
 800461a:	f7ff ff33 	bl	8004484 <__NVIC_EnableIRQ>
}
 800461e:	46c0      	nop			; (mov r8, r8)
 8004620:	46bd      	mov	sp, r7
 8004622:	b002      	add	sp, #8
 8004624:	bd80      	pop	{r7, pc}

08004626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b082      	sub	sp, #8
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	0018      	movs	r0, r3
 8004632:	f7ff ffaf 	bl	8004594 <SysTick_Config>
 8004636:	0003      	movs	r3, r0
}
 8004638:	0018      	movs	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	b002      	add	sp, #8
 800463e:	bd80      	pop	{r7, pc}

08004640 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004648:	2300      	movs	r3, #0
 800464a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e036      	b.n	80046c4 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2221      	movs	r2, #33	; 0x21
 800465a:	2102      	movs	r1, #2
 800465c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	4a18      	ldr	r2, [pc, #96]	; (80046cc <HAL_DMA_Init+0x8c>)
 800466a:	4013      	ands	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004676:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004682:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800468e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	69db      	ldr	r3, [r3, #28]
 8004694:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	4313      	orrs	r3, r2
 800469a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	0018      	movs	r0, r3
 80046a8:	f000 f9c4 	bl	8004a34 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2221      	movs	r2, #33	; 0x21
 80046b6:	2101      	movs	r1, #1
 80046b8:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2220      	movs	r2, #32
 80046be:	2100      	movs	r1, #0
 80046c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	0018      	movs	r0, r3
 80046c6:	46bd      	mov	sp, r7
 80046c8:	b004      	add	sp, #16
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	ffffc00f 	.word	0xffffc00f

080046d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b086      	sub	sp, #24
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	60b9      	str	r1, [r7, #8]
 80046da:	607a      	str	r2, [r7, #4]
 80046dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046de:	2317      	movs	r3, #23
 80046e0:	18fb      	adds	r3, r7, r3
 80046e2:	2200      	movs	r2, #0
 80046e4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2220      	movs	r2, #32
 80046ea:	5c9b      	ldrb	r3, [r3, r2]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_DMA_Start_IT+0x24>
 80046f0:	2302      	movs	r3, #2
 80046f2:	e04f      	b.n	8004794 <HAL_DMA_Start_IT+0xc4>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2220      	movs	r2, #32
 80046f8:	2101      	movs	r1, #1
 80046fa:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2221      	movs	r2, #33	; 0x21
 8004700:	5c9b      	ldrb	r3, [r3, r2]
 8004702:	b2db      	uxtb	r3, r3
 8004704:	2b01      	cmp	r3, #1
 8004706:	d13a      	bne.n	800477e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2221      	movs	r2, #33	; 0x21
 800470c:	2102      	movs	r1, #2
 800470e:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2200      	movs	r2, #0
 8004714:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2101      	movs	r1, #1
 8004722:	438a      	bics	r2, r1
 8004724:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	68b9      	ldr	r1, [r7, #8]
 800472c:	68f8      	ldr	r0, [r7, #12]
 800472e:	f000 f954 	bl	80049da <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004736:	2b00      	cmp	r3, #0
 8004738:	d008      	beq.n	800474c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	210e      	movs	r1, #14
 8004746:	430a      	orrs	r2, r1
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	e00f      	b.n	800476c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	210a      	movs	r1, #10
 8004758:	430a      	orrs	r2, r1
 800475a:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	2104      	movs	r1, #4
 8004768:	438a      	bics	r2, r1
 800476a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2101      	movs	r1, #1
 8004778:	430a      	orrs	r2, r1
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e007      	b.n	800478e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2220      	movs	r2, #32
 8004782:	2100      	movs	r1, #0
 8004784:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004786:	2317      	movs	r3, #23
 8004788:	18fb      	adds	r3, r7, r3
 800478a:	2202      	movs	r2, #2
 800478c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800478e:	2317      	movs	r3, #23
 8004790:	18fb      	adds	r3, r7, r3
 8004792:	781b      	ldrb	r3, [r3, #0]
}
 8004794:	0018      	movs	r0, r3
 8004796:	46bd      	mov	sp, r7
 8004798:	b006      	add	sp, #24
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2221      	movs	r2, #33	; 0x21
 80047a8:	5c9b      	ldrb	r3, [r3, r2]
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d008      	beq.n	80047c2 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2204      	movs	r2, #4
 80047b4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2220      	movs	r2, #32
 80047ba:	2100      	movs	r1, #0
 80047bc:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e020      	b.n	8004804 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	210e      	movs	r1, #14
 80047ce:	438a      	bics	r2, r1
 80047d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2101      	movs	r1, #1
 80047de:	438a      	bics	r2, r1
 80047e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ea:	2101      	movs	r1, #1
 80047ec:	4091      	lsls	r1, r2
 80047ee:	000a      	movs	r2, r1
 80047f0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2221      	movs	r2, #33	; 0x21
 80047f6:	2101      	movs	r1, #1
 80047f8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2220      	movs	r2, #32
 80047fe:	2100      	movs	r1, #0
 8004800:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004802:	2300      	movs	r3, #0
}
 8004804:	0018      	movs	r0, r3
 8004806:	46bd      	mov	sp, r7
 8004808:	b002      	add	sp, #8
 800480a:	bd80      	pop	{r7, pc}

0800480c <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004814:	210f      	movs	r1, #15
 8004816:	187b      	adds	r3, r7, r1
 8004818:	2200      	movs	r2, #0
 800481a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2221      	movs	r2, #33	; 0x21
 8004820:	5c9b      	ldrb	r3, [r3, r2]
 8004822:	b2db      	uxtb	r3, r3
 8004824:	2b02      	cmp	r3, #2
 8004826:	d006      	beq.n	8004836 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2204      	movs	r2, #4
 800482c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800482e:	187b      	adds	r3, r7, r1
 8004830:	2201      	movs	r2, #1
 8004832:	701a      	strb	r2, [r3, #0]
 8004834:	e028      	b.n	8004888 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	210e      	movs	r1, #14
 8004842:	438a      	bics	r2, r1
 8004844:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	2101      	movs	r1, #1
 8004852:	438a      	bics	r2, r1
 8004854:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485e:	2101      	movs	r1, #1
 8004860:	4091      	lsls	r1, r2
 8004862:	000a      	movs	r2, r1
 8004864:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2221      	movs	r2, #33	; 0x21
 800486a:	2101      	movs	r1, #1
 800486c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2220      	movs	r2, #32
 8004872:	2100      	movs	r1, #0
 8004874:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800487a:	2b00      	cmp	r3, #0
 800487c:	d004      	beq.n	8004888 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	0010      	movs	r0, r2
 8004886:	4798      	blx	r3
    }
  }
  return status;
 8004888:	230f      	movs	r3, #15
 800488a:	18fb      	adds	r3, r7, r3
 800488c:	781b      	ldrb	r3, [r3, #0]
}
 800488e:	0018      	movs	r0, r3
 8004890:	46bd      	mov	sp, r7
 8004892:	b004      	add	sp, #16
 8004894:	bd80      	pop	{r7, pc}

08004896 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b084      	sub	sp, #16
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	2204      	movs	r2, #4
 80048b4:	409a      	lsls	r2, r3
 80048b6:	0013      	movs	r3, r2
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	4013      	ands	r3, r2
 80048bc:	d024      	beq.n	8004908 <HAL_DMA_IRQHandler+0x72>
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2204      	movs	r2, #4
 80048c2:	4013      	ands	r3, r2
 80048c4:	d020      	beq.n	8004908 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2220      	movs	r2, #32
 80048ce:	4013      	ands	r3, r2
 80048d0:	d107      	bne.n	80048e2 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2104      	movs	r1, #4
 80048de:	438a      	bics	r2, r1
 80048e0:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ea:	2104      	movs	r1, #4
 80048ec:	4091      	lsls	r1, r2
 80048ee:	000a      	movs	r2, r1
 80048f0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d100      	bne.n	80048fc <HAL_DMA_IRQHandler+0x66>
 80048fa:	e06a      	b.n	80049d2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	0010      	movs	r0, r2
 8004904:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004906:	e064      	b.n	80049d2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490c:	2202      	movs	r2, #2
 800490e:	409a      	lsls	r2, r3
 8004910:	0013      	movs	r3, r2
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	4013      	ands	r3, r2
 8004916:	d02b      	beq.n	8004970 <HAL_DMA_IRQHandler+0xda>
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2202      	movs	r2, #2
 800491c:	4013      	ands	r3, r2
 800491e:	d027      	beq.n	8004970 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2220      	movs	r2, #32
 8004928:	4013      	ands	r3, r2
 800492a:	d10b      	bne.n	8004944 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	210a      	movs	r1, #10
 8004938:	438a      	bics	r2, r1
 800493a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2221      	movs	r2, #33	; 0x21
 8004940:	2101      	movs	r1, #1
 8004942:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800494c:	2102      	movs	r1, #2
 800494e:	4091      	lsls	r1, r2
 8004950:	000a      	movs	r2, r1
 8004952:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2220      	movs	r2, #32
 8004958:	2100      	movs	r1, #0
 800495a:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004960:	2b00      	cmp	r3, #0
 8004962:	d036      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	0010      	movs	r0, r2
 800496c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800496e:	e030      	b.n	80049d2 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004974:	2208      	movs	r2, #8
 8004976:	409a      	lsls	r2, r3
 8004978:	0013      	movs	r3, r2
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	4013      	ands	r3, r2
 800497e:	d028      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x13c>
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	2208      	movs	r2, #8
 8004984:	4013      	ands	r3, r2
 8004986:	d024      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	210e      	movs	r1, #14
 8004994:	438a      	bics	r2, r1
 8004996:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a0:	2101      	movs	r1, #1
 80049a2:	4091      	lsls	r1, r2
 80049a4:	000a      	movs	r2, r1
 80049a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2221      	movs	r2, #33	; 0x21
 80049b2:	2101      	movs	r1, #1
 80049b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2220      	movs	r2, #32
 80049ba:	2100      	movs	r1, #0
 80049bc:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d005      	beq.n	80049d2 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	0010      	movs	r0, r2
 80049ce:	4798      	blx	r3
    }
  }
}
 80049d0:	e7ff      	b.n	80049d2 <HAL_DMA_IRQHandler+0x13c>
 80049d2:	46c0      	nop			; (mov r8, r8)
 80049d4:	46bd      	mov	sp, r7
 80049d6:	b004      	add	sp, #16
 80049d8:	bd80      	pop	{r7, pc}

080049da <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b084      	sub	sp, #16
 80049de:	af00      	add	r7, sp, #0
 80049e0:	60f8      	str	r0, [r7, #12]
 80049e2:	60b9      	str	r1, [r7, #8]
 80049e4:	607a      	str	r2, [r7, #4]
 80049e6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f0:	2101      	movs	r1, #1
 80049f2:	4091      	lsls	r1, r2
 80049f4:	000a      	movs	r2, r1
 80049f6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	2b10      	cmp	r3, #16
 8004a06:	d108      	bne.n	8004a1a <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a18:	e007      	b.n	8004a2a <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	60da      	str	r2, [r3, #12]
}
 8004a2a:	46c0      	nop			; (mov r8, r8)
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	b004      	add	sp, #16
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a08      	ldr	r2, [pc, #32]	; (8004a64 <DMA_CalcBaseAndBitshift+0x30>)
 8004a42:	4694      	mov	ip, r2
 8004a44:	4463      	add	r3, ip
 8004a46:	2114      	movs	r1, #20
 8004a48:	0018      	movs	r0, r3
 8004a4a:	f7fb fb79 	bl	8000140 <__udivsi3>
 8004a4e:	0003      	movs	r3, r0
 8004a50:	009a      	lsls	r2, r3, #2
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a03      	ldr	r2, [pc, #12]	; (8004a68 <DMA_CalcBaseAndBitshift+0x34>)
 8004a5a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004a5c:	46c0      	nop			; (mov r8, r8)
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	b002      	add	sp, #8
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	bffdfff8 	.word	0xbffdfff8
 8004a68:	40020000 	.word	0x40020000

08004a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a76:	2300      	movs	r3, #0
 8004a78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a7a:	e14f      	b.n	8004d1c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2101      	movs	r1, #1
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	4091      	lsls	r1, r2
 8004a86:	000a      	movs	r2, r1
 8004a88:	4013      	ands	r3, r2
 8004a8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d100      	bne.n	8004a94 <HAL_GPIO_Init+0x28>
 8004a92:	e140      	b.n	8004d16 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	2203      	movs	r2, #3
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d005      	beq.n	8004aac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	2203      	movs	r2, #3
 8004aa6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d130      	bne.n	8004b0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	2203      	movs	r2, #3
 8004ab8:	409a      	lsls	r2, r3
 8004aba:	0013      	movs	r3, r2
 8004abc:	43da      	mvns	r2, r3
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	68da      	ldr	r2, [r3, #12]
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	005b      	lsls	r3, r3, #1
 8004acc:	409a      	lsls	r2, r3
 8004ace:	0013      	movs	r3, r2
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	409a      	lsls	r2, r3
 8004ae8:	0013      	movs	r3, r2
 8004aea:	43da      	mvns	r2, r3
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	4013      	ands	r3, r2
 8004af0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	091b      	lsrs	r3, r3, #4
 8004af8:	2201      	movs	r2, #1
 8004afa:	401a      	ands	r2, r3
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	409a      	lsls	r2, r3
 8004b00:	0013      	movs	r3, r2
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	693a      	ldr	r2, [r7, #16]
 8004b0c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	2203      	movs	r2, #3
 8004b14:	4013      	ands	r3, r2
 8004b16:	2b03      	cmp	r3, #3
 8004b18:	d017      	beq.n	8004b4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	005b      	lsls	r3, r3, #1
 8004b24:	2203      	movs	r2, #3
 8004b26:	409a      	lsls	r2, r3
 8004b28:	0013      	movs	r3, r2
 8004b2a:	43da      	mvns	r2, r3
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	4013      	ands	r3, r2
 8004b30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	689a      	ldr	r2, [r3, #8]
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	409a      	lsls	r2, r3
 8004b3c:	0013      	movs	r3, r2
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	2203      	movs	r2, #3
 8004b50:	4013      	ands	r3, r2
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d123      	bne.n	8004b9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	08da      	lsrs	r2, r3, #3
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	3208      	adds	r2, #8
 8004b5e:	0092      	lsls	r2, r2, #2
 8004b60:	58d3      	ldr	r3, [r2, r3]
 8004b62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	2207      	movs	r2, #7
 8004b68:	4013      	ands	r3, r2
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	220f      	movs	r2, #15
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	0013      	movs	r3, r2
 8004b72:	43da      	mvns	r2, r3
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	4013      	ands	r3, r2
 8004b78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	2107      	movs	r1, #7
 8004b82:	400b      	ands	r3, r1
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	409a      	lsls	r2, r3
 8004b88:	0013      	movs	r3, r2
 8004b8a:	693a      	ldr	r2, [r7, #16]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	08da      	lsrs	r2, r3, #3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	3208      	adds	r2, #8
 8004b98:	0092      	lsls	r2, r2, #2
 8004b9a:	6939      	ldr	r1, [r7, #16]
 8004b9c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	2203      	movs	r2, #3
 8004baa:	409a      	lsls	r2, r3
 8004bac:	0013      	movs	r3, r2
 8004bae:	43da      	mvns	r2, r3
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2203      	movs	r2, #3
 8004bbc:	401a      	ands	r2, r3
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	005b      	lsls	r3, r3, #1
 8004bc2:	409a      	lsls	r2, r3
 8004bc4:	0013      	movs	r3, r2
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	23c0      	movs	r3, #192	; 0xc0
 8004bd8:	029b      	lsls	r3, r3, #10
 8004bda:	4013      	ands	r3, r2
 8004bdc:	d100      	bne.n	8004be0 <HAL_GPIO_Init+0x174>
 8004bde:	e09a      	b.n	8004d16 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004be0:	4b54      	ldr	r3, [pc, #336]	; (8004d34 <HAL_GPIO_Init+0x2c8>)
 8004be2:	699a      	ldr	r2, [r3, #24]
 8004be4:	4b53      	ldr	r3, [pc, #332]	; (8004d34 <HAL_GPIO_Init+0x2c8>)
 8004be6:	2101      	movs	r1, #1
 8004be8:	430a      	orrs	r2, r1
 8004bea:	619a      	str	r2, [r3, #24]
 8004bec:	4b51      	ldr	r3, [pc, #324]	; (8004d34 <HAL_GPIO_Init+0x2c8>)
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	60bb      	str	r3, [r7, #8]
 8004bf6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004bf8:	4a4f      	ldr	r2, [pc, #316]	; (8004d38 <HAL_GPIO_Init+0x2cc>)
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	089b      	lsrs	r3, r3, #2
 8004bfe:	3302      	adds	r3, #2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	589b      	ldr	r3, [r3, r2]
 8004c04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	2203      	movs	r2, #3
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	009b      	lsls	r3, r3, #2
 8004c0e:	220f      	movs	r2, #15
 8004c10:	409a      	lsls	r2, r3
 8004c12:	0013      	movs	r3, r2
 8004c14:	43da      	mvns	r2, r3
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	2390      	movs	r3, #144	; 0x90
 8004c20:	05db      	lsls	r3, r3, #23
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d013      	beq.n	8004c4e <HAL_GPIO_Init+0x1e2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a44      	ldr	r2, [pc, #272]	; (8004d3c <HAL_GPIO_Init+0x2d0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d00d      	beq.n	8004c4a <HAL_GPIO_Init+0x1de>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a43      	ldr	r2, [pc, #268]	; (8004d40 <HAL_GPIO_Init+0x2d4>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d007      	beq.n	8004c46 <HAL_GPIO_Init+0x1da>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a42      	ldr	r2, [pc, #264]	; (8004d44 <HAL_GPIO_Init+0x2d8>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d101      	bne.n	8004c42 <HAL_GPIO_Init+0x1d6>
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e006      	b.n	8004c50 <HAL_GPIO_Init+0x1e4>
 8004c42:	2305      	movs	r3, #5
 8004c44:	e004      	b.n	8004c50 <HAL_GPIO_Init+0x1e4>
 8004c46:	2302      	movs	r3, #2
 8004c48:	e002      	b.n	8004c50 <HAL_GPIO_Init+0x1e4>
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e000      	b.n	8004c50 <HAL_GPIO_Init+0x1e4>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	697a      	ldr	r2, [r7, #20]
 8004c52:	2103      	movs	r1, #3
 8004c54:	400a      	ands	r2, r1
 8004c56:	0092      	lsls	r2, r2, #2
 8004c58:	4093      	lsls	r3, r2
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004c60:	4935      	ldr	r1, [pc, #212]	; (8004d38 <HAL_GPIO_Init+0x2cc>)
 8004c62:	697b      	ldr	r3, [r7, #20]
 8004c64:	089b      	lsrs	r3, r3, #2
 8004c66:	3302      	adds	r3, #2
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c6e:	4b36      	ldr	r3, [pc, #216]	; (8004d48 <HAL_GPIO_Init+0x2dc>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	43da      	mvns	r2, r3
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
 8004c82:	2380      	movs	r3, #128	; 0x80
 8004c84:	035b      	lsls	r3, r3, #13
 8004c86:	4013      	ands	r3, r2
 8004c88:	d003      	beq.n	8004c92 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004c92:	4b2d      	ldr	r3, [pc, #180]	; (8004d48 <HAL_GPIO_Init+0x2dc>)
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004c98:	4b2b      	ldr	r3, [pc, #172]	; (8004d48 <HAL_GPIO_Init+0x2dc>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	43da      	mvns	r2, r3
 8004ca2:	693b      	ldr	r3, [r7, #16]
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	2380      	movs	r3, #128	; 0x80
 8004cae:	039b      	lsls	r3, r3, #14
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	d003      	beq.n	8004cbc <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004cbc:	4b22      	ldr	r3, [pc, #136]	; (8004d48 <HAL_GPIO_Init+0x2dc>)
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8004cc2:	4b21      	ldr	r3, [pc, #132]	; (8004d48 <HAL_GPIO_Init+0x2dc>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	43da      	mvns	r2, r3
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	4013      	ands	r3, r2
 8004cd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	2380      	movs	r3, #128	; 0x80
 8004cd8:	029b      	lsls	r3, r3, #10
 8004cda:	4013      	ands	r3, r2
 8004cdc:	d003      	beq.n	8004ce6 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004ce6:	4b18      	ldr	r3, [pc, #96]	; (8004d48 <HAL_GPIO_Init+0x2dc>)
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8004cec:	4b16      	ldr	r3, [pc, #88]	; (8004d48 <HAL_GPIO_Init+0x2dc>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	43da      	mvns	r2, r3
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685a      	ldr	r2, [r3, #4]
 8004d00:	2380      	movs	r3, #128	; 0x80
 8004d02:	025b      	lsls	r3, r3, #9
 8004d04:	4013      	ands	r3, r2
 8004d06:	d003      	beq.n	8004d10 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004d10:	4b0d      	ldr	r3, [pc, #52]	; (8004d48 <HAL_GPIO_Init+0x2dc>)
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	3301      	adds	r3, #1
 8004d1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	40da      	lsrs	r2, r3
 8004d24:	1e13      	subs	r3, r2, #0
 8004d26:	d000      	beq.n	8004d2a <HAL_GPIO_Init+0x2be>
 8004d28:	e6a8      	b.n	8004a7c <HAL_GPIO_Init+0x10>
  } 
}
 8004d2a:	46c0      	nop			; (mov r8, r8)
 8004d2c:	46c0      	nop			; (mov r8, r8)
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	b006      	add	sp, #24
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40021000 	.word	0x40021000
 8004d38:	40010000 	.word	0x40010000
 8004d3c:	48000400 	.word	0x48000400
 8004d40:	48000800 	.word	0x48000800
 8004d44:	48000c00 	.word	0x48000c00
 8004d48:	40010400 	.word	0x40010400

08004d4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	000a      	movs	r2, r1
 8004d56:	1cbb      	adds	r3, r7, #2
 8004d58:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	1cba      	adds	r2, r7, #2
 8004d60:	8812      	ldrh	r2, [r2, #0]
 8004d62:	4013      	ands	r3, r2
 8004d64:	d004      	beq.n	8004d70 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004d66:	230f      	movs	r3, #15
 8004d68:	18fb      	adds	r3, r7, r3
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	701a      	strb	r2, [r3, #0]
 8004d6e:	e003      	b.n	8004d78 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d70:	230f      	movs	r3, #15
 8004d72:	18fb      	adds	r3, r7, r3
 8004d74:	2200      	movs	r2, #0
 8004d76:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004d78:	230f      	movs	r3, #15
 8004d7a:	18fb      	adds	r3, r7, r3
 8004d7c:	781b      	ldrb	r3, [r3, #0]
  }
 8004d7e:	0018      	movs	r0, r3
 8004d80:	46bd      	mov	sp, r7
 8004d82:	b004      	add	sp, #16
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b082      	sub	sp, #8
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
 8004d8e:	0008      	movs	r0, r1
 8004d90:	0011      	movs	r1, r2
 8004d92:	1cbb      	adds	r3, r7, #2
 8004d94:	1c02      	adds	r2, r0, #0
 8004d96:	801a      	strh	r2, [r3, #0]
 8004d98:	1c7b      	adds	r3, r7, #1
 8004d9a:	1c0a      	adds	r2, r1, #0
 8004d9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d9e:	1c7b      	adds	r3, r7, #1
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d004      	beq.n	8004db0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004da6:	1cbb      	adds	r3, r7, #2
 8004da8:	881a      	ldrh	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004dae:	e003      	b.n	8004db8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004db0:	1cbb      	adds	r3, r7, #2
 8004db2:	881a      	ldrh	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004db8:	46c0      	nop			; (mov r8, r8)
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	b002      	add	sp, #8
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	0002      	movs	r2, r0
 8004dc8:	1dbb      	adds	r3, r7, #6
 8004dca:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004dcc:	4b09      	ldr	r3, [pc, #36]	; (8004df4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	1dba      	adds	r2, r7, #6
 8004dd2:	8812      	ldrh	r2, [r2, #0]
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	d008      	beq.n	8004dea <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004dd8:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004dda:	1dba      	adds	r2, r7, #6
 8004ddc:	8812      	ldrh	r2, [r2, #0]
 8004dde:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004de0:	1dbb      	adds	r3, r7, #6
 8004de2:	881b      	ldrh	r3, [r3, #0]
 8004de4:	0018      	movs	r0, r3
 8004de6:	f000 f807 	bl	8004df8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	46bd      	mov	sp, r7
 8004dee:	b002      	add	sp, #8
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	46c0      	nop			; (mov r8, r8)
 8004df4:	40010400 	.word	0x40010400

08004df8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	0002      	movs	r2, r0
 8004e00:	1dbb      	adds	r3, r7, #6
 8004e02:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8004e04:	46c0      	nop			; (mov r8, r8)
 8004e06:	46bd      	mov	sp, r7
 8004e08:	b002      	add	sp, #8
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b088      	sub	sp, #32
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d101      	bne.n	8004e1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e301      	b.n	8005422 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2201      	movs	r2, #1
 8004e24:	4013      	ands	r3, r2
 8004e26:	d100      	bne.n	8004e2a <HAL_RCC_OscConfig+0x1e>
 8004e28:	e08d      	b.n	8004f46 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004e2a:	4bc3      	ldr	r3, [pc, #780]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	220c      	movs	r2, #12
 8004e30:	4013      	ands	r3, r2
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d00e      	beq.n	8004e54 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004e36:	4bc0      	ldr	r3, [pc, #768]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	220c      	movs	r2, #12
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	2b08      	cmp	r3, #8
 8004e40:	d116      	bne.n	8004e70 <HAL_RCC_OscConfig+0x64>
 8004e42:	4bbd      	ldr	r3, [pc, #756]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	2380      	movs	r3, #128	; 0x80
 8004e48:	025b      	lsls	r3, r3, #9
 8004e4a:	401a      	ands	r2, r3
 8004e4c:	2380      	movs	r3, #128	; 0x80
 8004e4e:	025b      	lsls	r3, r3, #9
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d10d      	bne.n	8004e70 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e54:	4bb8      	ldr	r3, [pc, #736]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	2380      	movs	r3, #128	; 0x80
 8004e5a:	029b      	lsls	r3, r3, #10
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	d100      	bne.n	8004e62 <HAL_RCC_OscConfig+0x56>
 8004e60:	e070      	b.n	8004f44 <HAL_RCC_OscConfig+0x138>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d000      	beq.n	8004e6c <HAL_RCC_OscConfig+0x60>
 8004e6a:	e06b      	b.n	8004f44 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e2d8      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d107      	bne.n	8004e88 <HAL_RCC_OscConfig+0x7c>
 8004e78:	4baf      	ldr	r3, [pc, #700]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	4bae      	ldr	r3, [pc, #696]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e7e:	2180      	movs	r1, #128	; 0x80
 8004e80:	0249      	lsls	r1, r1, #9
 8004e82:	430a      	orrs	r2, r1
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	e02f      	b.n	8004ee8 <HAL_RCC_OscConfig+0xdc>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10c      	bne.n	8004eaa <HAL_RCC_OscConfig+0x9e>
 8004e90:	4ba9      	ldr	r3, [pc, #676]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	4ba8      	ldr	r3, [pc, #672]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e96:	49a9      	ldr	r1, [pc, #676]	; (800513c <HAL_RCC_OscConfig+0x330>)
 8004e98:	400a      	ands	r2, r1
 8004e9a:	601a      	str	r2, [r3, #0]
 8004e9c:	4ba6      	ldr	r3, [pc, #664]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	4ba5      	ldr	r3, [pc, #660]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ea2:	49a7      	ldr	r1, [pc, #668]	; (8005140 <HAL_RCC_OscConfig+0x334>)
 8004ea4:	400a      	ands	r2, r1
 8004ea6:	601a      	str	r2, [r3, #0]
 8004ea8:	e01e      	b.n	8004ee8 <HAL_RCC_OscConfig+0xdc>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	2b05      	cmp	r3, #5
 8004eb0:	d10e      	bne.n	8004ed0 <HAL_RCC_OscConfig+0xc4>
 8004eb2:	4ba1      	ldr	r3, [pc, #644]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	4ba0      	ldr	r3, [pc, #640]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004eb8:	2180      	movs	r1, #128	; 0x80
 8004eba:	02c9      	lsls	r1, r1, #11
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	4b9d      	ldr	r3, [pc, #628]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	4b9c      	ldr	r3, [pc, #624]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ec6:	2180      	movs	r1, #128	; 0x80
 8004ec8:	0249      	lsls	r1, r1, #9
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	e00b      	b.n	8004ee8 <HAL_RCC_OscConfig+0xdc>
 8004ed0:	4b99      	ldr	r3, [pc, #612]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	4b98      	ldr	r3, [pc, #608]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ed6:	4999      	ldr	r1, [pc, #612]	; (800513c <HAL_RCC_OscConfig+0x330>)
 8004ed8:	400a      	ands	r2, r1
 8004eda:	601a      	str	r2, [r3, #0]
 8004edc:	4b96      	ldr	r3, [pc, #600]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	4b95      	ldr	r3, [pc, #596]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ee2:	4997      	ldr	r1, [pc, #604]	; (8005140 <HAL_RCC_OscConfig+0x334>)
 8004ee4:	400a      	ands	r2, r1
 8004ee6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d014      	beq.n	8004f1a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef0:	f7fe feee 	bl	8003cd0 <HAL_GetTick>
 8004ef4:	0003      	movs	r3, r0
 8004ef6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ef8:	e008      	b.n	8004f0c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004efa:	f7fe fee9 	bl	8003cd0 <HAL_GetTick>
 8004efe:	0002      	movs	r2, r0
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b64      	cmp	r3, #100	; 0x64
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e28a      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f0c:	4b8a      	ldr	r3, [pc, #552]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	2380      	movs	r3, #128	; 0x80
 8004f12:	029b      	lsls	r3, r3, #10
 8004f14:	4013      	ands	r3, r2
 8004f16:	d0f0      	beq.n	8004efa <HAL_RCC_OscConfig+0xee>
 8004f18:	e015      	b.n	8004f46 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1a:	f7fe fed9 	bl	8003cd0 <HAL_GetTick>
 8004f1e:	0003      	movs	r3, r0
 8004f20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f22:	e008      	b.n	8004f36 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f24:	f7fe fed4 	bl	8003cd0 <HAL_GetTick>
 8004f28:	0002      	movs	r2, r0
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b64      	cmp	r3, #100	; 0x64
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e275      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f36:	4b80      	ldr	r3, [pc, #512]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	2380      	movs	r3, #128	; 0x80
 8004f3c:	029b      	lsls	r3, r3, #10
 8004f3e:	4013      	ands	r3, r2
 8004f40:	d1f0      	bne.n	8004f24 <HAL_RCC_OscConfig+0x118>
 8004f42:	e000      	b.n	8004f46 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f44:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	d100      	bne.n	8004f52 <HAL_RCC_OscConfig+0x146>
 8004f50:	e069      	b.n	8005026 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004f52:	4b79      	ldr	r3, [pc, #484]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	220c      	movs	r2, #12
 8004f58:	4013      	ands	r3, r2
 8004f5a:	d00b      	beq.n	8004f74 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004f5c:	4b76      	ldr	r3, [pc, #472]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	220c      	movs	r2, #12
 8004f62:	4013      	ands	r3, r2
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d11c      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x196>
 8004f68:	4b73      	ldr	r3, [pc, #460]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	2380      	movs	r3, #128	; 0x80
 8004f6e:	025b      	lsls	r3, r3, #9
 8004f70:	4013      	ands	r3, r2
 8004f72:	d116      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f74:	4b70      	ldr	r3, [pc, #448]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2202      	movs	r2, #2
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	d005      	beq.n	8004f8a <HAL_RCC_OscConfig+0x17e>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d001      	beq.n	8004f8a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e24b      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f8a:	4b6b      	ldr	r3, [pc, #428]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	22f8      	movs	r2, #248	; 0xf8
 8004f90:	4393      	bics	r3, r2
 8004f92:	0019      	movs	r1, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	00da      	lsls	r2, r3, #3
 8004f9a:	4b67      	ldr	r3, [pc, #412]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fa0:	e041      	b.n	8005026 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d024      	beq.n	8004ff4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004faa:	4b63      	ldr	r3, [pc, #396]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	4b62      	ldr	r3, [pc, #392]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb6:	f7fe fe8b 	bl	8003cd0 <HAL_GetTick>
 8004fba:	0003      	movs	r3, r0
 8004fbc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fc0:	f7fe fe86 	bl	8003cd0 <HAL_GetTick>
 8004fc4:	0002      	movs	r2, r0
 8004fc6:	69bb      	ldr	r3, [r7, #24]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e227      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd2:	4b59      	ldr	r3, [pc, #356]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2202      	movs	r2, #2
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d0f1      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fdc:	4b56      	ldr	r3, [pc, #344]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	22f8      	movs	r2, #248	; 0xf8
 8004fe2:	4393      	bics	r3, r2
 8004fe4:	0019      	movs	r1, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	00da      	lsls	r2, r3, #3
 8004fec:	4b52      	ldr	r3, [pc, #328]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	601a      	str	r2, [r3, #0]
 8004ff2:	e018      	b.n	8005026 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ff4:	4b50      	ldr	r3, [pc, #320]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	4b4f      	ldr	r3, [pc, #316]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8004ffa:	2101      	movs	r1, #1
 8004ffc:	438a      	bics	r2, r1
 8004ffe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005000:	f7fe fe66 	bl	8003cd0 <HAL_GetTick>
 8005004:	0003      	movs	r3, r0
 8005006:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005008:	e008      	b.n	800501c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800500a:	f7fe fe61 	bl	8003cd0 <HAL_GetTick>
 800500e:	0002      	movs	r2, r0
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	2b02      	cmp	r3, #2
 8005016:	d901      	bls.n	800501c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e202      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800501c:	4b46      	ldr	r3, [pc, #280]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2202      	movs	r2, #2
 8005022:	4013      	ands	r3, r2
 8005024:	d1f1      	bne.n	800500a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2208      	movs	r2, #8
 800502c:	4013      	ands	r3, r2
 800502e:	d036      	beq.n	800509e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d019      	beq.n	800506c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005038:	4b3f      	ldr	r3, [pc, #252]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 800503a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800503c:	4b3e      	ldr	r3, [pc, #248]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 800503e:	2101      	movs	r1, #1
 8005040:	430a      	orrs	r2, r1
 8005042:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005044:	f7fe fe44 	bl	8003cd0 <HAL_GetTick>
 8005048:	0003      	movs	r3, r0
 800504a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800504c:	e008      	b.n	8005060 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800504e:	f7fe fe3f 	bl	8003cd0 <HAL_GetTick>
 8005052:	0002      	movs	r2, r0
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	2b02      	cmp	r3, #2
 800505a:	d901      	bls.n	8005060 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	e1e0      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005060:	4b35      	ldr	r3, [pc, #212]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8005062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005064:	2202      	movs	r2, #2
 8005066:	4013      	ands	r3, r2
 8005068:	d0f1      	beq.n	800504e <HAL_RCC_OscConfig+0x242>
 800506a:	e018      	b.n	800509e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800506c:	4b32      	ldr	r3, [pc, #200]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 800506e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005070:	4b31      	ldr	r3, [pc, #196]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8005072:	2101      	movs	r1, #1
 8005074:	438a      	bics	r2, r1
 8005076:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005078:	f7fe fe2a 	bl	8003cd0 <HAL_GetTick>
 800507c:	0003      	movs	r3, r0
 800507e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005080:	e008      	b.n	8005094 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005082:	f7fe fe25 	bl	8003cd0 <HAL_GetTick>
 8005086:	0002      	movs	r2, r0
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	2b02      	cmp	r3, #2
 800508e:	d901      	bls.n	8005094 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e1c6      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005094:	4b28      	ldr	r3, [pc, #160]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8005096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005098:	2202      	movs	r2, #2
 800509a:	4013      	ands	r3, r2
 800509c:	d1f1      	bne.n	8005082 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2204      	movs	r2, #4
 80050a4:	4013      	ands	r3, r2
 80050a6:	d100      	bne.n	80050aa <HAL_RCC_OscConfig+0x29e>
 80050a8:	e0b4      	b.n	8005214 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050aa:	201f      	movs	r0, #31
 80050ac:	183b      	adds	r3, r7, r0
 80050ae:	2200      	movs	r2, #0
 80050b0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050b2:	4b21      	ldr	r3, [pc, #132]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 80050b4:	69da      	ldr	r2, [r3, #28]
 80050b6:	2380      	movs	r3, #128	; 0x80
 80050b8:	055b      	lsls	r3, r3, #21
 80050ba:	4013      	ands	r3, r2
 80050bc:	d110      	bne.n	80050e0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050be:	4b1e      	ldr	r3, [pc, #120]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 80050c0:	69da      	ldr	r2, [r3, #28]
 80050c2:	4b1d      	ldr	r3, [pc, #116]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 80050c4:	2180      	movs	r1, #128	; 0x80
 80050c6:	0549      	lsls	r1, r1, #21
 80050c8:	430a      	orrs	r2, r1
 80050ca:	61da      	str	r2, [r3, #28]
 80050cc:	4b1a      	ldr	r3, [pc, #104]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 80050ce:	69da      	ldr	r2, [r3, #28]
 80050d0:	2380      	movs	r3, #128	; 0x80
 80050d2:	055b      	lsls	r3, r3, #21
 80050d4:	4013      	ands	r3, r2
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80050da:	183b      	adds	r3, r7, r0
 80050dc:	2201      	movs	r2, #1
 80050de:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e0:	4b18      	ldr	r3, [pc, #96]	; (8005144 <HAL_RCC_OscConfig+0x338>)
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	2380      	movs	r3, #128	; 0x80
 80050e6:	005b      	lsls	r3, r3, #1
 80050e8:	4013      	ands	r3, r2
 80050ea:	d11a      	bne.n	8005122 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050ec:	4b15      	ldr	r3, [pc, #84]	; (8005144 <HAL_RCC_OscConfig+0x338>)
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	4b14      	ldr	r3, [pc, #80]	; (8005144 <HAL_RCC_OscConfig+0x338>)
 80050f2:	2180      	movs	r1, #128	; 0x80
 80050f4:	0049      	lsls	r1, r1, #1
 80050f6:	430a      	orrs	r2, r1
 80050f8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050fa:	f7fe fde9 	bl	8003cd0 <HAL_GetTick>
 80050fe:	0003      	movs	r3, r0
 8005100:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005102:	e008      	b.n	8005116 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005104:	f7fe fde4 	bl	8003cd0 <HAL_GetTick>
 8005108:	0002      	movs	r2, r0
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	1ad3      	subs	r3, r2, r3
 800510e:	2b64      	cmp	r3, #100	; 0x64
 8005110:	d901      	bls.n	8005116 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8005112:	2303      	movs	r3, #3
 8005114:	e185      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005116:	4b0b      	ldr	r3, [pc, #44]	; (8005144 <HAL_RCC_OscConfig+0x338>)
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	2380      	movs	r3, #128	; 0x80
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	4013      	ands	r3, r2
 8005120:	d0f0      	beq.n	8005104 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d10e      	bne.n	8005148 <HAL_RCC_OscConfig+0x33c>
 800512a:	4b03      	ldr	r3, [pc, #12]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 800512c:	6a1a      	ldr	r2, [r3, #32]
 800512e:	4b02      	ldr	r3, [pc, #8]	; (8005138 <HAL_RCC_OscConfig+0x32c>)
 8005130:	2101      	movs	r1, #1
 8005132:	430a      	orrs	r2, r1
 8005134:	621a      	str	r2, [r3, #32]
 8005136:	e035      	b.n	80051a4 <HAL_RCC_OscConfig+0x398>
 8005138:	40021000 	.word	0x40021000
 800513c:	fffeffff 	.word	0xfffeffff
 8005140:	fffbffff 	.word	0xfffbffff
 8005144:	40007000 	.word	0x40007000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10c      	bne.n	800516a <HAL_RCC_OscConfig+0x35e>
 8005150:	4bb6      	ldr	r3, [pc, #728]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005152:	6a1a      	ldr	r2, [r3, #32]
 8005154:	4bb5      	ldr	r3, [pc, #724]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005156:	2101      	movs	r1, #1
 8005158:	438a      	bics	r2, r1
 800515a:	621a      	str	r2, [r3, #32]
 800515c:	4bb3      	ldr	r3, [pc, #716]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800515e:	6a1a      	ldr	r2, [r3, #32]
 8005160:	4bb2      	ldr	r3, [pc, #712]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005162:	2104      	movs	r1, #4
 8005164:	438a      	bics	r2, r1
 8005166:	621a      	str	r2, [r3, #32]
 8005168:	e01c      	b.n	80051a4 <HAL_RCC_OscConfig+0x398>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	2b05      	cmp	r3, #5
 8005170:	d10c      	bne.n	800518c <HAL_RCC_OscConfig+0x380>
 8005172:	4bae      	ldr	r3, [pc, #696]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005174:	6a1a      	ldr	r2, [r3, #32]
 8005176:	4bad      	ldr	r3, [pc, #692]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005178:	2104      	movs	r1, #4
 800517a:	430a      	orrs	r2, r1
 800517c:	621a      	str	r2, [r3, #32]
 800517e:	4bab      	ldr	r3, [pc, #684]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005180:	6a1a      	ldr	r2, [r3, #32]
 8005182:	4baa      	ldr	r3, [pc, #680]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005184:	2101      	movs	r1, #1
 8005186:	430a      	orrs	r2, r1
 8005188:	621a      	str	r2, [r3, #32]
 800518a:	e00b      	b.n	80051a4 <HAL_RCC_OscConfig+0x398>
 800518c:	4ba7      	ldr	r3, [pc, #668]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800518e:	6a1a      	ldr	r2, [r3, #32]
 8005190:	4ba6      	ldr	r3, [pc, #664]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005192:	2101      	movs	r1, #1
 8005194:	438a      	bics	r2, r1
 8005196:	621a      	str	r2, [r3, #32]
 8005198:	4ba4      	ldr	r3, [pc, #656]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800519a:	6a1a      	ldr	r2, [r3, #32]
 800519c:	4ba3      	ldr	r3, [pc, #652]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800519e:	2104      	movs	r1, #4
 80051a0:	438a      	bics	r2, r1
 80051a2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d014      	beq.n	80051d6 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051ac:	f7fe fd90 	bl	8003cd0 <HAL_GetTick>
 80051b0:	0003      	movs	r3, r0
 80051b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051b4:	e009      	b.n	80051ca <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051b6:	f7fe fd8b 	bl	8003cd0 <HAL_GetTick>
 80051ba:	0002      	movs	r2, r0
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	1ad3      	subs	r3, r2, r3
 80051c0:	4a9b      	ldr	r2, [pc, #620]	; (8005430 <HAL_RCC_OscConfig+0x624>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e12b      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ca:	4b98      	ldr	r3, [pc, #608]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80051cc:	6a1b      	ldr	r3, [r3, #32]
 80051ce:	2202      	movs	r2, #2
 80051d0:	4013      	ands	r3, r2
 80051d2:	d0f0      	beq.n	80051b6 <HAL_RCC_OscConfig+0x3aa>
 80051d4:	e013      	b.n	80051fe <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051d6:	f7fe fd7b 	bl	8003cd0 <HAL_GetTick>
 80051da:	0003      	movs	r3, r0
 80051dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051de:	e009      	b.n	80051f4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051e0:	f7fe fd76 	bl	8003cd0 <HAL_GetTick>
 80051e4:	0002      	movs	r2, r0
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	4a91      	ldr	r2, [pc, #580]	; (8005430 <HAL_RCC_OscConfig+0x624>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d901      	bls.n	80051f4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e116      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051f4:	4b8d      	ldr	r3, [pc, #564]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	2202      	movs	r2, #2
 80051fa:	4013      	ands	r3, r2
 80051fc:	d1f0      	bne.n	80051e0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80051fe:	231f      	movs	r3, #31
 8005200:	18fb      	adds	r3, r7, r3
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	2b01      	cmp	r3, #1
 8005206:	d105      	bne.n	8005214 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005208:	4b88      	ldr	r3, [pc, #544]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800520a:	69da      	ldr	r2, [r3, #28]
 800520c:	4b87      	ldr	r3, [pc, #540]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800520e:	4989      	ldr	r1, [pc, #548]	; (8005434 <HAL_RCC_OscConfig+0x628>)
 8005210:	400a      	ands	r2, r1
 8005212:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2210      	movs	r2, #16
 800521a:	4013      	ands	r3, r2
 800521c:	d063      	beq.n	80052e6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	2b01      	cmp	r3, #1
 8005224:	d12a      	bne.n	800527c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005226:	4b81      	ldr	r3, [pc, #516]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005228:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800522a:	4b80      	ldr	r3, [pc, #512]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800522c:	2104      	movs	r1, #4
 800522e:	430a      	orrs	r2, r1
 8005230:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005232:	4b7e      	ldr	r3, [pc, #504]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005234:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005236:	4b7d      	ldr	r3, [pc, #500]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005238:	2101      	movs	r1, #1
 800523a:	430a      	orrs	r2, r1
 800523c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800523e:	f7fe fd47 	bl	8003cd0 <HAL_GetTick>
 8005242:	0003      	movs	r3, r0
 8005244:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005246:	e008      	b.n	800525a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005248:	f7fe fd42 	bl	8003cd0 <HAL_GetTick>
 800524c:	0002      	movs	r2, r0
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	2b02      	cmp	r3, #2
 8005254:	d901      	bls.n	800525a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e0e3      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800525a:	4b74      	ldr	r3, [pc, #464]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800525c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800525e:	2202      	movs	r2, #2
 8005260:	4013      	ands	r3, r2
 8005262:	d0f1      	beq.n	8005248 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005264:	4b71      	ldr	r3, [pc, #452]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005268:	22f8      	movs	r2, #248	; 0xf8
 800526a:	4393      	bics	r3, r2
 800526c:	0019      	movs	r1, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	699b      	ldr	r3, [r3, #24]
 8005272:	00da      	lsls	r2, r3, #3
 8005274:	4b6d      	ldr	r3, [pc, #436]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005276:	430a      	orrs	r2, r1
 8005278:	635a      	str	r2, [r3, #52]	; 0x34
 800527a:	e034      	b.n	80052e6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	3305      	adds	r3, #5
 8005282:	d111      	bne.n	80052a8 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005284:	4b69      	ldr	r3, [pc, #420]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005286:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005288:	4b68      	ldr	r3, [pc, #416]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800528a:	2104      	movs	r1, #4
 800528c:	438a      	bics	r2, r1
 800528e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005290:	4b66      	ldr	r3, [pc, #408]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005294:	22f8      	movs	r2, #248	; 0xf8
 8005296:	4393      	bics	r3, r2
 8005298:	0019      	movs	r1, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	00da      	lsls	r2, r3, #3
 80052a0:	4b62      	ldr	r3, [pc, #392]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80052a2:	430a      	orrs	r2, r1
 80052a4:	635a      	str	r2, [r3, #52]	; 0x34
 80052a6:	e01e      	b.n	80052e6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80052a8:	4b60      	ldr	r3, [pc, #384]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80052aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052ac:	4b5f      	ldr	r3, [pc, #380]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80052ae:	2104      	movs	r1, #4
 80052b0:	430a      	orrs	r2, r1
 80052b2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80052b4:	4b5d      	ldr	r3, [pc, #372]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80052b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052b8:	4b5c      	ldr	r3, [pc, #368]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80052ba:	2101      	movs	r1, #1
 80052bc:	438a      	bics	r2, r1
 80052be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052c0:	f7fe fd06 	bl	8003cd0 <HAL_GetTick>
 80052c4:	0003      	movs	r3, r0
 80052c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80052c8:	e008      	b.n	80052dc <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80052ca:	f7fe fd01 	bl	8003cd0 <HAL_GetTick>
 80052ce:	0002      	movs	r2, r0
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	1ad3      	subs	r3, r2, r3
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d901      	bls.n	80052dc <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e0a2      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80052dc:	4b53      	ldr	r3, [pc, #332]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80052de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052e0:	2202      	movs	r2, #2
 80052e2:	4013      	ands	r3, r2
 80052e4:	d1f1      	bne.n	80052ca <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d100      	bne.n	80052f0 <HAL_RCC_OscConfig+0x4e4>
 80052ee:	e097      	b.n	8005420 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052f0:	4b4e      	ldr	r3, [pc, #312]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	220c      	movs	r2, #12
 80052f6:	4013      	ands	r3, r2
 80052f8:	2b08      	cmp	r3, #8
 80052fa:	d100      	bne.n	80052fe <HAL_RCC_OscConfig+0x4f2>
 80052fc:	e06b      	b.n	80053d6 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	2b02      	cmp	r3, #2
 8005304:	d14c      	bne.n	80053a0 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005306:	4b49      	ldr	r3, [pc, #292]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	4b48      	ldr	r3, [pc, #288]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800530c:	494a      	ldr	r1, [pc, #296]	; (8005438 <HAL_RCC_OscConfig+0x62c>)
 800530e:	400a      	ands	r2, r1
 8005310:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005312:	f7fe fcdd 	bl	8003cd0 <HAL_GetTick>
 8005316:	0003      	movs	r3, r0
 8005318:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800531a:	e008      	b.n	800532e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800531c:	f7fe fcd8 	bl	8003cd0 <HAL_GetTick>
 8005320:	0002      	movs	r2, r0
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	2b02      	cmp	r3, #2
 8005328:	d901      	bls.n	800532e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e079      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800532e:	4b3f      	ldr	r3, [pc, #252]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	2380      	movs	r3, #128	; 0x80
 8005334:	049b      	lsls	r3, r3, #18
 8005336:	4013      	ands	r3, r2
 8005338:	d1f0      	bne.n	800531c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800533a:	4b3c      	ldr	r3, [pc, #240]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800533c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533e:	220f      	movs	r2, #15
 8005340:	4393      	bics	r3, r2
 8005342:	0019      	movs	r1, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005348:	4b38      	ldr	r3, [pc, #224]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800534a:	430a      	orrs	r2, r1
 800534c:	62da      	str	r2, [r3, #44]	; 0x2c
 800534e:	4b37      	ldr	r3, [pc, #220]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	4a3a      	ldr	r2, [pc, #232]	; (800543c <HAL_RCC_OscConfig+0x630>)
 8005354:	4013      	ands	r3, r2
 8005356:	0019      	movs	r1, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005360:	431a      	orrs	r2, r3
 8005362:	4b32      	ldr	r3, [pc, #200]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005364:	430a      	orrs	r2, r1
 8005366:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005368:	4b30      	ldr	r3, [pc, #192]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	4b2f      	ldr	r3, [pc, #188]	; (800542c <HAL_RCC_OscConfig+0x620>)
 800536e:	2180      	movs	r1, #128	; 0x80
 8005370:	0449      	lsls	r1, r1, #17
 8005372:	430a      	orrs	r2, r1
 8005374:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005376:	f7fe fcab 	bl	8003cd0 <HAL_GetTick>
 800537a:	0003      	movs	r3, r0
 800537c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800537e:	e008      	b.n	8005392 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005380:	f7fe fca6 	bl	8003cd0 <HAL_GetTick>
 8005384:	0002      	movs	r2, r0
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	2b02      	cmp	r3, #2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e047      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005392:	4b26      	ldr	r3, [pc, #152]	; (800542c <HAL_RCC_OscConfig+0x620>)
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	049b      	lsls	r3, r3, #18
 800539a:	4013      	ands	r3, r2
 800539c:	d0f0      	beq.n	8005380 <HAL_RCC_OscConfig+0x574>
 800539e:	e03f      	b.n	8005420 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053a0:	4b22      	ldr	r3, [pc, #136]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	4b21      	ldr	r3, [pc, #132]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80053a6:	4924      	ldr	r1, [pc, #144]	; (8005438 <HAL_RCC_OscConfig+0x62c>)
 80053a8:	400a      	ands	r2, r1
 80053aa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053ac:	f7fe fc90 	bl	8003cd0 <HAL_GetTick>
 80053b0:	0003      	movs	r3, r0
 80053b2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053b4:	e008      	b.n	80053c8 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80053b6:	f7fe fc8b 	bl	8003cd0 <HAL_GetTick>
 80053ba:	0002      	movs	r2, r0
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	2b02      	cmp	r3, #2
 80053c2:	d901      	bls.n	80053c8 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e02c      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053c8:	4b18      	ldr	r3, [pc, #96]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	2380      	movs	r3, #128	; 0x80
 80053ce:	049b      	lsls	r3, r3, #18
 80053d0:	4013      	ands	r3, r2
 80053d2:	d1f0      	bne.n	80053b6 <HAL_RCC_OscConfig+0x5aa>
 80053d4:	e024      	b.n	8005420 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d101      	bne.n	80053e2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e01f      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80053e2:	4b12      	ldr	r3, [pc, #72]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80053e8:	4b10      	ldr	r3, [pc, #64]	; (800542c <HAL_RCC_OscConfig+0x620>)
 80053ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ec:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	2380      	movs	r3, #128	; 0x80
 80053f2:	025b      	lsls	r3, r3, #9
 80053f4:	401a      	ands	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d10e      	bne.n	800541c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	220f      	movs	r2, #15
 8005402:	401a      	ands	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005408:	429a      	cmp	r2, r3
 800540a:	d107      	bne.n	800541c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	23f0      	movs	r3, #240	; 0xf0
 8005410:	039b      	lsls	r3, r3, #14
 8005412:	401a      	ands	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005418:	429a      	cmp	r2, r3
 800541a:	d001      	beq.n	8005420 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e000      	b.n	8005422 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	0018      	movs	r0, r3
 8005424:	46bd      	mov	sp, r7
 8005426:	b008      	add	sp, #32
 8005428:	bd80      	pop	{r7, pc}
 800542a:	46c0      	nop			; (mov r8, r8)
 800542c:	40021000 	.word	0x40021000
 8005430:	00001388 	.word	0x00001388
 8005434:	efffffff 	.word	0xefffffff
 8005438:	feffffff 	.word	0xfeffffff
 800543c:	ffc2ffff 	.word	0xffc2ffff

08005440 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d101      	bne.n	8005454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	e0b3      	b.n	80055bc <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005454:	4b5b      	ldr	r3, [pc, #364]	; (80055c4 <HAL_RCC_ClockConfig+0x184>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2201      	movs	r2, #1
 800545a:	4013      	ands	r3, r2
 800545c:	683a      	ldr	r2, [r7, #0]
 800545e:	429a      	cmp	r2, r3
 8005460:	d911      	bls.n	8005486 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005462:	4b58      	ldr	r3, [pc, #352]	; (80055c4 <HAL_RCC_ClockConfig+0x184>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2201      	movs	r2, #1
 8005468:	4393      	bics	r3, r2
 800546a:	0019      	movs	r1, r3
 800546c:	4b55      	ldr	r3, [pc, #340]	; (80055c4 <HAL_RCC_ClockConfig+0x184>)
 800546e:	683a      	ldr	r2, [r7, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005474:	4b53      	ldr	r3, [pc, #332]	; (80055c4 <HAL_RCC_ClockConfig+0x184>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2201      	movs	r2, #1
 800547a:	4013      	ands	r3, r2
 800547c:	683a      	ldr	r2, [r7, #0]
 800547e:	429a      	cmp	r2, r3
 8005480:	d001      	beq.n	8005486 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e09a      	b.n	80055bc <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2202      	movs	r2, #2
 800548c:	4013      	ands	r3, r2
 800548e:	d015      	beq.n	80054bc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2204      	movs	r2, #4
 8005496:	4013      	ands	r3, r2
 8005498:	d006      	beq.n	80054a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800549a:	4b4b      	ldr	r3, [pc, #300]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 800549c:	685a      	ldr	r2, [r3, #4]
 800549e:	4b4a      	ldr	r3, [pc, #296]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 80054a0:	21e0      	movs	r1, #224	; 0xe0
 80054a2:	00c9      	lsls	r1, r1, #3
 80054a4:	430a      	orrs	r2, r1
 80054a6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054a8:	4b47      	ldr	r3, [pc, #284]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	22f0      	movs	r2, #240	; 0xf0
 80054ae:	4393      	bics	r3, r2
 80054b0:	0019      	movs	r1, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	4b44      	ldr	r3, [pc, #272]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 80054b8:	430a      	orrs	r2, r1
 80054ba:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2201      	movs	r2, #1
 80054c2:	4013      	ands	r3, r2
 80054c4:	d040      	beq.n	8005548 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d107      	bne.n	80054de <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054ce:	4b3e      	ldr	r3, [pc, #248]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	2380      	movs	r3, #128	; 0x80
 80054d4:	029b      	lsls	r3, r3, #10
 80054d6:	4013      	ands	r3, r2
 80054d8:	d114      	bne.n	8005504 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e06e      	b.n	80055bc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d107      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054e6:	4b38      	ldr	r3, [pc, #224]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	2380      	movs	r3, #128	; 0x80
 80054ec:	049b      	lsls	r3, r3, #18
 80054ee:	4013      	ands	r3, r2
 80054f0:	d108      	bne.n	8005504 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e062      	b.n	80055bc <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054f6:	4b34      	ldr	r3, [pc, #208]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	2202      	movs	r2, #2
 80054fc:	4013      	ands	r3, r2
 80054fe:	d101      	bne.n	8005504 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	e05b      	b.n	80055bc <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005504:	4b30      	ldr	r3, [pc, #192]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	2203      	movs	r2, #3
 800550a:	4393      	bics	r3, r2
 800550c:	0019      	movs	r1, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	4b2d      	ldr	r3, [pc, #180]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 8005514:	430a      	orrs	r2, r1
 8005516:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005518:	f7fe fbda 	bl	8003cd0 <HAL_GetTick>
 800551c:	0003      	movs	r3, r0
 800551e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005520:	e009      	b.n	8005536 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005522:	f7fe fbd5 	bl	8003cd0 <HAL_GetTick>
 8005526:	0002      	movs	r2, r0
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	4a27      	ldr	r2, [pc, #156]	; (80055cc <HAL_RCC_ClockConfig+0x18c>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d901      	bls.n	8005536 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e042      	b.n	80055bc <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005536:	4b24      	ldr	r3, [pc, #144]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	220c      	movs	r2, #12
 800553c:	401a      	ands	r2, r3
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	429a      	cmp	r2, r3
 8005546:	d1ec      	bne.n	8005522 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005548:	4b1e      	ldr	r3, [pc, #120]	; (80055c4 <HAL_RCC_ClockConfig+0x184>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2201      	movs	r2, #1
 800554e:	4013      	ands	r3, r2
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	429a      	cmp	r2, r3
 8005554:	d211      	bcs.n	800557a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005556:	4b1b      	ldr	r3, [pc, #108]	; (80055c4 <HAL_RCC_ClockConfig+0x184>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2201      	movs	r2, #1
 800555c:	4393      	bics	r3, r2
 800555e:	0019      	movs	r1, r3
 8005560:	4b18      	ldr	r3, [pc, #96]	; (80055c4 <HAL_RCC_ClockConfig+0x184>)
 8005562:	683a      	ldr	r2, [r7, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005568:	4b16      	ldr	r3, [pc, #88]	; (80055c4 <HAL_RCC_ClockConfig+0x184>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2201      	movs	r2, #1
 800556e:	4013      	ands	r3, r2
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	429a      	cmp	r2, r3
 8005574:	d001      	beq.n	800557a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e020      	b.n	80055bc <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2204      	movs	r2, #4
 8005580:	4013      	ands	r3, r2
 8005582:	d009      	beq.n	8005598 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005584:	4b10      	ldr	r3, [pc, #64]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	4a11      	ldr	r2, [pc, #68]	; (80055d0 <HAL_RCC_ClockConfig+0x190>)
 800558a:	4013      	ands	r3, r2
 800558c:	0019      	movs	r1, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68da      	ldr	r2, [r3, #12]
 8005592:	4b0d      	ldr	r3, [pc, #52]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 8005594:	430a      	orrs	r2, r1
 8005596:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005598:	f000 f820 	bl	80055dc <HAL_RCC_GetSysClockFreq>
 800559c:	0001      	movs	r1, r0
 800559e:	4b0a      	ldr	r3, [pc, #40]	; (80055c8 <HAL_RCC_ClockConfig+0x188>)
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	091b      	lsrs	r3, r3, #4
 80055a4:	220f      	movs	r2, #15
 80055a6:	4013      	ands	r3, r2
 80055a8:	4a0a      	ldr	r2, [pc, #40]	; (80055d4 <HAL_RCC_ClockConfig+0x194>)
 80055aa:	5cd3      	ldrb	r3, [r2, r3]
 80055ac:	000a      	movs	r2, r1
 80055ae:	40da      	lsrs	r2, r3
 80055b0:	4b09      	ldr	r3, [pc, #36]	; (80055d8 <HAL_RCC_ClockConfig+0x198>)
 80055b2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80055b4:	2003      	movs	r0, #3
 80055b6:	f7fe fb45 	bl	8003c44 <HAL_InitTick>
  
  return HAL_OK;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	0018      	movs	r0, r3
 80055be:	46bd      	mov	sp, r7
 80055c0:	b004      	add	sp, #16
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40022000 	.word	0x40022000
 80055c8:	40021000 	.word	0x40021000
 80055cc:	00001388 	.word	0x00001388
 80055d0:	fffff8ff 	.word	0xfffff8ff
 80055d4:	0800d04c 	.word	0x0800d04c
 80055d8:	20000020 	.word	0x20000020

080055dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b086      	sub	sp, #24
 80055e0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60fb      	str	r3, [r7, #12]
 80055e6:	2300      	movs	r3, #0
 80055e8:	60bb      	str	r3, [r7, #8]
 80055ea:	2300      	movs	r3, #0
 80055ec:	617b      	str	r3, [r7, #20]
 80055ee:	2300      	movs	r3, #0
 80055f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80055f2:	2300      	movs	r3, #0
 80055f4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80055f6:	4b20      	ldr	r3, [pc, #128]	; (8005678 <HAL_RCC_GetSysClockFreq+0x9c>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	220c      	movs	r2, #12
 8005600:	4013      	ands	r3, r2
 8005602:	2b04      	cmp	r3, #4
 8005604:	d002      	beq.n	800560c <HAL_RCC_GetSysClockFreq+0x30>
 8005606:	2b08      	cmp	r3, #8
 8005608:	d003      	beq.n	8005612 <HAL_RCC_GetSysClockFreq+0x36>
 800560a:	e02c      	b.n	8005666 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800560c:	4b1b      	ldr	r3, [pc, #108]	; (800567c <HAL_RCC_GetSysClockFreq+0xa0>)
 800560e:	613b      	str	r3, [r7, #16]
      break;
 8005610:	e02c      	b.n	800566c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	0c9b      	lsrs	r3, r3, #18
 8005616:	220f      	movs	r2, #15
 8005618:	4013      	ands	r3, r2
 800561a:	4a19      	ldr	r2, [pc, #100]	; (8005680 <HAL_RCC_GetSysClockFreq+0xa4>)
 800561c:	5cd3      	ldrb	r3, [r2, r3]
 800561e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005620:	4b15      	ldr	r3, [pc, #84]	; (8005678 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005624:	220f      	movs	r2, #15
 8005626:	4013      	ands	r3, r2
 8005628:	4a16      	ldr	r2, [pc, #88]	; (8005684 <HAL_RCC_GetSysClockFreq+0xa8>)
 800562a:	5cd3      	ldrb	r3, [r2, r3]
 800562c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	2380      	movs	r3, #128	; 0x80
 8005632:	025b      	lsls	r3, r3, #9
 8005634:	4013      	ands	r3, r2
 8005636:	d009      	beq.n	800564c <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005638:	68b9      	ldr	r1, [r7, #8]
 800563a:	4810      	ldr	r0, [pc, #64]	; (800567c <HAL_RCC_GetSysClockFreq+0xa0>)
 800563c:	f7fa fd80 	bl	8000140 <__udivsi3>
 8005640:	0003      	movs	r3, r0
 8005642:	001a      	movs	r2, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4353      	muls	r3, r2
 8005648:	617b      	str	r3, [r7, #20]
 800564a:	e009      	b.n	8005660 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800564c:	6879      	ldr	r1, [r7, #4]
 800564e:	000a      	movs	r2, r1
 8005650:	0152      	lsls	r2, r2, #5
 8005652:	1a52      	subs	r2, r2, r1
 8005654:	0193      	lsls	r3, r2, #6
 8005656:	1a9b      	subs	r3, r3, r2
 8005658:	00db      	lsls	r3, r3, #3
 800565a:	185b      	adds	r3, r3, r1
 800565c:	021b      	lsls	r3, r3, #8
 800565e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	613b      	str	r3, [r7, #16]
      break;
 8005664:	e002      	b.n	800566c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005666:	4b05      	ldr	r3, [pc, #20]	; (800567c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005668:	613b      	str	r3, [r7, #16]
      break;
 800566a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800566c:	693b      	ldr	r3, [r7, #16]
}
 800566e:	0018      	movs	r0, r3
 8005670:	46bd      	mov	sp, r7
 8005672:	b006      	add	sp, #24
 8005674:	bd80      	pop	{r7, pc}
 8005676:	46c0      	nop			; (mov r8, r8)
 8005678:	40021000 	.word	0x40021000
 800567c:	007a1200 	.word	0x007a1200
 8005680:	0800d064 	.word	0x0800d064
 8005684:	0800d074 	.word	0x0800d074

08005688 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800568c:	4b02      	ldr	r3, [pc, #8]	; (8005698 <HAL_RCC_GetHCLKFreq+0x10>)
 800568e:	681b      	ldr	r3, [r3, #0]
}
 8005690:	0018      	movs	r0, r3
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	46c0      	nop			; (mov r8, r8)
 8005698:	20000020 	.word	0x20000020

0800569c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80056a0:	f7ff fff2 	bl	8005688 <HAL_RCC_GetHCLKFreq>
 80056a4:	0001      	movs	r1, r0
 80056a6:	4b06      	ldr	r3, [pc, #24]	; (80056c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	0a1b      	lsrs	r3, r3, #8
 80056ac:	2207      	movs	r2, #7
 80056ae:	4013      	ands	r3, r2
 80056b0:	4a04      	ldr	r2, [pc, #16]	; (80056c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80056b2:	5cd3      	ldrb	r3, [r2, r3]
 80056b4:	40d9      	lsrs	r1, r3
 80056b6:	000b      	movs	r3, r1
}    
 80056b8:	0018      	movs	r0, r3
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	46c0      	nop			; (mov r8, r8)
 80056c0:	40021000 	.word	0x40021000
 80056c4:	0800d05c 	.word	0x0800d05c

080056c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b086      	sub	sp, #24
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80056d0:	2300      	movs	r3, #0
 80056d2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80056d4:	2300      	movs	r3, #0
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	2380      	movs	r3, #128	; 0x80
 80056de:	025b      	lsls	r3, r3, #9
 80056e0:	4013      	ands	r3, r2
 80056e2:	d100      	bne.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80056e4:	e08e      	b.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80056e6:	2017      	movs	r0, #23
 80056e8:	183b      	adds	r3, r7, r0
 80056ea:	2200      	movs	r2, #0
 80056ec:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056ee:	4b57      	ldr	r3, [pc, #348]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056f0:	69da      	ldr	r2, [r3, #28]
 80056f2:	2380      	movs	r3, #128	; 0x80
 80056f4:	055b      	lsls	r3, r3, #21
 80056f6:	4013      	ands	r3, r2
 80056f8:	d110      	bne.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80056fa:	4b54      	ldr	r3, [pc, #336]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80056fc:	69da      	ldr	r2, [r3, #28]
 80056fe:	4b53      	ldr	r3, [pc, #332]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005700:	2180      	movs	r1, #128	; 0x80
 8005702:	0549      	lsls	r1, r1, #21
 8005704:	430a      	orrs	r2, r1
 8005706:	61da      	str	r2, [r3, #28]
 8005708:	4b50      	ldr	r3, [pc, #320]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800570a:	69da      	ldr	r2, [r3, #28]
 800570c:	2380      	movs	r3, #128	; 0x80
 800570e:	055b      	lsls	r3, r3, #21
 8005710:	4013      	ands	r3, r2
 8005712:	60bb      	str	r3, [r7, #8]
 8005714:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005716:	183b      	adds	r3, r7, r0
 8005718:	2201      	movs	r2, #1
 800571a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800571c:	4b4c      	ldr	r3, [pc, #304]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	2380      	movs	r3, #128	; 0x80
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	4013      	ands	r3, r2
 8005726:	d11a      	bne.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005728:	4b49      	ldr	r3, [pc, #292]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	4b48      	ldr	r3, [pc, #288]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800572e:	2180      	movs	r1, #128	; 0x80
 8005730:	0049      	lsls	r1, r1, #1
 8005732:	430a      	orrs	r2, r1
 8005734:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005736:	f7fe facb 	bl	8003cd0 <HAL_GetTick>
 800573a:	0003      	movs	r3, r0
 800573c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800573e:	e008      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005740:	f7fe fac6 	bl	8003cd0 <HAL_GetTick>
 8005744:	0002      	movs	r2, r0
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	2b64      	cmp	r3, #100	; 0x64
 800574c:	d901      	bls.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e077      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005752:	4b3f      	ldr	r3, [pc, #252]	; (8005850 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	2380      	movs	r3, #128	; 0x80
 8005758:	005b      	lsls	r3, r3, #1
 800575a:	4013      	ands	r3, r2
 800575c:	d0f0      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800575e:	4b3b      	ldr	r3, [pc, #236]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005760:	6a1a      	ldr	r2, [r3, #32]
 8005762:	23c0      	movs	r3, #192	; 0xc0
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4013      	ands	r3, r2
 8005768:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d034      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685a      	ldr	r2, [r3, #4]
 8005774:	23c0      	movs	r3, #192	; 0xc0
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	4013      	ands	r3, r2
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	429a      	cmp	r2, r3
 800577e:	d02c      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005780:	4b32      	ldr	r3, [pc, #200]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	4a33      	ldr	r2, [pc, #204]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005786:	4013      	ands	r3, r2
 8005788:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800578a:	4b30      	ldr	r3, [pc, #192]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800578c:	6a1a      	ldr	r2, [r3, #32]
 800578e:	4b2f      	ldr	r3, [pc, #188]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005790:	2180      	movs	r1, #128	; 0x80
 8005792:	0249      	lsls	r1, r1, #9
 8005794:	430a      	orrs	r2, r1
 8005796:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005798:	4b2c      	ldr	r3, [pc, #176]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800579a:	6a1a      	ldr	r2, [r3, #32]
 800579c:	4b2b      	ldr	r3, [pc, #172]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800579e:	492e      	ldr	r1, [pc, #184]	; (8005858 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80057a0:	400a      	ands	r2, r1
 80057a2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80057a4:	4b29      	ldr	r3, [pc, #164]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2201      	movs	r2, #1
 80057ae:	4013      	ands	r3, r2
 80057b0:	d013      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b2:	f7fe fa8d 	bl	8003cd0 <HAL_GetTick>
 80057b6:	0003      	movs	r3, r0
 80057b8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ba:	e009      	b.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057bc:	f7fe fa88 	bl	8003cd0 <HAL_GetTick>
 80057c0:	0002      	movs	r2, r0
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	4a25      	ldr	r2, [pc, #148]	; (800585c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d901      	bls.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e038      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057d0:	4b1e      	ldr	r3, [pc, #120]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057d2:	6a1b      	ldr	r3, [r3, #32]
 80057d4:	2202      	movs	r2, #2
 80057d6:	4013      	ands	r3, r2
 80057d8:	d0f0      	beq.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057da:	4b1c      	ldr	r3, [pc, #112]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	4a1d      	ldr	r2, [pc, #116]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80057e0:	4013      	ands	r3, r2
 80057e2:	0019      	movs	r1, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	4b18      	ldr	r3, [pc, #96]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057ea:	430a      	orrs	r2, r1
 80057ec:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80057ee:	2317      	movs	r3, #23
 80057f0:	18fb      	adds	r3, r7, r3
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d105      	bne.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057f8:	4b14      	ldr	r3, [pc, #80]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057fa:	69da      	ldr	r2, [r3, #28]
 80057fc:	4b13      	ldr	r3, [pc, #76]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80057fe:	4918      	ldr	r1, [pc, #96]	; (8005860 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8005800:	400a      	ands	r2, r1
 8005802:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2201      	movs	r2, #1
 800580a:	4013      	ands	r3, r2
 800580c:	d009      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800580e:	4b0f      	ldr	r3, [pc, #60]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005812:	2203      	movs	r2, #3
 8005814:	4393      	bics	r3, r2
 8005816:	0019      	movs	r1, r3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	689a      	ldr	r2, [r3, #8]
 800581c:	4b0b      	ldr	r3, [pc, #44]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800581e:	430a      	orrs	r2, r1
 8005820:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2220      	movs	r2, #32
 8005828:	4013      	ands	r3, r2
 800582a:	d009      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800582c:	4b07      	ldr	r3, [pc, #28]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800582e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005830:	2210      	movs	r2, #16
 8005832:	4393      	bics	r3, r2
 8005834:	0019      	movs	r1, r3
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68da      	ldr	r2, [r3, #12]
 800583a:	4b04      	ldr	r3, [pc, #16]	; (800584c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800583c:	430a      	orrs	r2, r1
 800583e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	0018      	movs	r0, r3
 8005844:	46bd      	mov	sp, r7
 8005846:	b006      	add	sp, #24
 8005848:	bd80      	pop	{r7, pc}
 800584a:	46c0      	nop			; (mov r8, r8)
 800584c:	40021000 	.word	0x40021000
 8005850:	40007000 	.word	0x40007000
 8005854:	fffffcff 	.word	0xfffffcff
 8005858:	fffeffff 	.word	0xfffeffff
 800585c:	00001388 	.word	0x00001388
 8005860:	efffffff 	.word	0xefffffff

08005864 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d101      	bne.n	8005876 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e042      	b.n	80058fc <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	223d      	movs	r2, #61	; 0x3d
 800587a:	5c9b      	ldrb	r3, [r3, r2]
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	d107      	bne.n	8005892 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	223c      	movs	r2, #60	; 0x3c
 8005886:	2100      	movs	r1, #0
 8005888:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	0018      	movs	r0, r3
 800588e:	f7fd ff91 	bl	80037b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	223d      	movs	r2, #61	; 0x3d
 8005896:	2102      	movs	r1, #2
 8005898:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	3304      	adds	r3, #4
 80058a2:	0019      	movs	r1, r3
 80058a4:	0010      	movs	r0, r2
 80058a6:	f000 ff0f 	bl	80066c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2246      	movs	r2, #70	; 0x46
 80058ae:	2101      	movs	r1, #1
 80058b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	223e      	movs	r2, #62	; 0x3e
 80058b6:	2101      	movs	r1, #1
 80058b8:	5499      	strb	r1, [r3, r2]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	223f      	movs	r2, #63	; 0x3f
 80058be:	2101      	movs	r1, #1
 80058c0:	5499      	strb	r1, [r3, r2]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2240      	movs	r2, #64	; 0x40
 80058c6:	2101      	movs	r1, #1
 80058c8:	5499      	strb	r1, [r3, r2]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2241      	movs	r2, #65	; 0x41
 80058ce:	2101      	movs	r1, #1
 80058d0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2242      	movs	r2, #66	; 0x42
 80058d6:	2101      	movs	r1, #1
 80058d8:	5499      	strb	r1, [r3, r2]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2243      	movs	r2, #67	; 0x43
 80058de:	2101      	movs	r1, #1
 80058e0:	5499      	strb	r1, [r3, r2]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2244      	movs	r2, #68	; 0x44
 80058e6:	2101      	movs	r1, #1
 80058e8:	5499      	strb	r1, [r3, r2]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2245      	movs	r2, #69	; 0x45
 80058ee:	2101      	movs	r1, #1
 80058f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	223d      	movs	r2, #61	; 0x3d
 80058f6:	2101      	movs	r1, #1
 80058f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	0018      	movs	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	b002      	add	sp, #8
 8005902:	bd80      	pop	{r7, pc}

08005904 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	223d      	movs	r2, #61	; 0x3d
 8005910:	5c9b      	ldrb	r3, [r3, r2]
 8005912:	b2db      	uxtb	r3, r3
 8005914:	2b01      	cmp	r3, #1
 8005916:	d001      	beq.n	800591c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e02d      	b.n	8005978 <HAL_TIM_Base_Start+0x74>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	223d      	movs	r2, #61	; 0x3d
 8005920:	2102      	movs	r1, #2
 8005922:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a15      	ldr	r2, [pc, #84]	; (8005980 <HAL_TIM_Base_Start+0x7c>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d009      	beq.n	8005942 <HAL_TIM_Base_Start+0x3e>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a14      	ldr	r2, [pc, #80]	; (8005984 <HAL_TIM_Base_Start+0x80>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d004      	beq.n	8005942 <HAL_TIM_Base_Start+0x3e>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a12      	ldr	r2, [pc, #72]	; (8005988 <HAL_TIM_Base_Start+0x84>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d111      	bne.n	8005966 <HAL_TIM_Base_Start+0x62>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	2207      	movs	r2, #7
 800594a:	4013      	ands	r3, r2
 800594c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2b06      	cmp	r3, #6
 8005952:	d010      	beq.n	8005976 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2101      	movs	r1, #1
 8005960:	430a      	orrs	r2, r1
 8005962:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005964:	e007      	b.n	8005976 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2101      	movs	r1, #1
 8005972:	430a      	orrs	r2, r1
 8005974:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	0018      	movs	r0, r3
 800597a:	46bd      	mov	sp, r7
 800597c:	b004      	add	sp, #16
 800597e:	bd80      	pop	{r7, pc}
 8005980:	40012c00 	.word	0x40012c00
 8005984:	40000400 	.word	0x40000400
 8005988:	40014000 	.word	0x40014000

0800598c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	4a0d      	ldr	r2, [pc, #52]	; (80059d0 <HAL_TIM_Base_Stop+0x44>)
 800599c:	4013      	ands	r3, r2
 800599e:	d10d      	bne.n	80059bc <HAL_TIM_Base_Stop+0x30>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	4a0b      	ldr	r2, [pc, #44]	; (80059d4 <HAL_TIM_Base_Stop+0x48>)
 80059a8:	4013      	ands	r3, r2
 80059aa:	d107      	bne.n	80059bc <HAL_TIM_Base_Stop+0x30>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2101      	movs	r1, #1
 80059b8:	438a      	bics	r2, r1
 80059ba:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	223d      	movs	r2, #61	; 0x3d
 80059c0:	2101      	movs	r1, #1
 80059c2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	0018      	movs	r0, r3
 80059c8:	46bd      	mov	sp, r7
 80059ca:	b002      	add	sp, #8
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	46c0      	nop			; (mov r8, r8)
 80059d0:	00001111 	.word	0x00001111
 80059d4:	00000444 	.word	0x00000444

080059d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	223d      	movs	r2, #61	; 0x3d
 80059e4:	5c9b      	ldrb	r3, [r3, r2]
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d001      	beq.n	80059f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e035      	b.n	8005a5c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	223d      	movs	r2, #61	; 0x3d
 80059f4:	2102      	movs	r1, #2
 80059f6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68da      	ldr	r2, [r3, #12]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2101      	movs	r1, #1
 8005a04:	430a      	orrs	r2, r1
 8005a06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a15      	ldr	r2, [pc, #84]	; (8005a64 <HAL_TIM_Base_Start_IT+0x8c>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d009      	beq.n	8005a26 <HAL_TIM_Base_Start_IT+0x4e>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a14      	ldr	r2, [pc, #80]	; (8005a68 <HAL_TIM_Base_Start_IT+0x90>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d004      	beq.n	8005a26 <HAL_TIM_Base_Start_IT+0x4e>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a12      	ldr	r2, [pc, #72]	; (8005a6c <HAL_TIM_Base_Start_IT+0x94>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d111      	bne.n	8005a4a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	2207      	movs	r2, #7
 8005a2e:	4013      	ands	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2b06      	cmp	r3, #6
 8005a36:	d010      	beq.n	8005a5a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2101      	movs	r1, #1
 8005a44:	430a      	orrs	r2, r1
 8005a46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a48:	e007      	b.n	8005a5a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2101      	movs	r1, #1
 8005a56:	430a      	orrs	r2, r1
 8005a58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	0018      	movs	r0, r3
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	b004      	add	sp, #16
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	40012c00 	.word	0x40012c00
 8005a68:	40000400 	.word	0x40000400
 8005a6c:	40014000 	.word	0x40014000

08005a70 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2101      	movs	r1, #1
 8005a84:	438a      	bics	r2, r1
 8005a86:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	4a0d      	ldr	r2, [pc, #52]	; (8005ac4 <HAL_TIM_Base_Stop_IT+0x54>)
 8005a90:	4013      	ands	r3, r2
 8005a92:	d10d      	bne.n	8005ab0 <HAL_TIM_Base_Stop_IT+0x40>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	4a0b      	ldr	r2, [pc, #44]	; (8005ac8 <HAL_TIM_Base_Stop_IT+0x58>)
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	d107      	bne.n	8005ab0 <HAL_TIM_Base_Stop_IT+0x40>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2101      	movs	r1, #1
 8005aac:	438a      	bics	r2, r1
 8005aae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	223d      	movs	r2, #61	; 0x3d
 8005ab4:	2101      	movs	r1, #1
 8005ab6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	0018      	movs	r0, r3
 8005abc:	46bd      	mov	sp, r7
 8005abe:	b002      	add	sp, #8
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	46c0      	nop			; (mov r8, r8)
 8005ac4:	00001111 	.word	0x00001111
 8005ac8:	00000444 	.word	0x00000444

08005acc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e042      	b.n	8005b64 <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	223d      	movs	r2, #61	; 0x3d
 8005ae2:	5c9b      	ldrb	r3, [r3, r2]
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d107      	bne.n	8005afa <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	223c      	movs	r2, #60	; 0x3c
 8005aee:	2100      	movs	r1, #0
 8005af0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	0018      	movs	r0, r3
 8005af6:	f000 f839 	bl	8005b6c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	223d      	movs	r2, #61	; 0x3d
 8005afe:	2102      	movs	r1, #2
 8005b00:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	3304      	adds	r3, #4
 8005b0a:	0019      	movs	r1, r3
 8005b0c:	0010      	movs	r0, r2
 8005b0e:	f000 fddb 	bl	80066c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2246      	movs	r2, #70	; 0x46
 8005b16:	2101      	movs	r1, #1
 8005b18:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	223e      	movs	r2, #62	; 0x3e
 8005b1e:	2101      	movs	r1, #1
 8005b20:	5499      	strb	r1, [r3, r2]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	223f      	movs	r2, #63	; 0x3f
 8005b26:	2101      	movs	r1, #1
 8005b28:	5499      	strb	r1, [r3, r2]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2240      	movs	r2, #64	; 0x40
 8005b2e:	2101      	movs	r1, #1
 8005b30:	5499      	strb	r1, [r3, r2]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2241      	movs	r2, #65	; 0x41
 8005b36:	2101      	movs	r1, #1
 8005b38:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2242      	movs	r2, #66	; 0x42
 8005b3e:	2101      	movs	r1, #1
 8005b40:	5499      	strb	r1, [r3, r2]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2243      	movs	r2, #67	; 0x43
 8005b46:	2101      	movs	r1, #1
 8005b48:	5499      	strb	r1, [r3, r2]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2244      	movs	r2, #68	; 0x44
 8005b4e:	2101      	movs	r1, #1
 8005b50:	5499      	strb	r1, [r3, r2]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2245      	movs	r2, #69	; 0x45
 8005b56:	2101      	movs	r1, #1
 8005b58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	223d      	movs	r2, #61	; 0x3d
 8005b5e:	2101      	movs	r1, #1
 8005b60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	0018      	movs	r0, r3
 8005b66:	46bd      	mov	sp, r7
 8005b68:	b002      	add	sp, #8
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005b74:	46c0      	nop			; (mov r8, r8)
 8005b76:	46bd      	mov	sp, r7
 8005b78:	b002      	add	sp, #8
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d108      	bne.n	8005b9e <HAL_TIM_OC_Start+0x22>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	223e      	movs	r2, #62	; 0x3e
 8005b90:	5c9b      	ldrb	r3, [r3, r2]
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	3b01      	subs	r3, #1
 8005b96:	1e5a      	subs	r2, r3, #1
 8005b98:	4193      	sbcs	r3, r2
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	e01f      	b.n	8005bde <HAL_TIM_OC_Start+0x62>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	2b04      	cmp	r3, #4
 8005ba2:	d108      	bne.n	8005bb6 <HAL_TIM_OC_Start+0x3a>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	223f      	movs	r2, #63	; 0x3f
 8005ba8:	5c9b      	ldrb	r3, [r3, r2]
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	3b01      	subs	r3, #1
 8005bae:	1e5a      	subs	r2, r3, #1
 8005bb0:	4193      	sbcs	r3, r2
 8005bb2:	b2db      	uxtb	r3, r3
 8005bb4:	e013      	b.n	8005bde <HAL_TIM_OC_Start+0x62>
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	2b08      	cmp	r3, #8
 8005bba:	d108      	bne.n	8005bce <HAL_TIM_OC_Start+0x52>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2240      	movs	r2, #64	; 0x40
 8005bc0:	5c9b      	ldrb	r3, [r3, r2]
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	1e5a      	subs	r2, r3, #1
 8005bc8:	4193      	sbcs	r3, r2
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	e007      	b.n	8005bde <HAL_TIM_OC_Start+0x62>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2241      	movs	r2, #65	; 0x41
 8005bd2:	5c9b      	ldrb	r3, [r3, r2]
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	1e5a      	subs	r2, r3, #1
 8005bda:	4193      	sbcs	r3, r2
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <HAL_TIM_OC_Start+0x6a>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e06e      	b.n	8005cc4 <HAL_TIM_OC_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d104      	bne.n	8005bf6 <HAL_TIM_OC_Start+0x7a>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	223e      	movs	r2, #62	; 0x3e
 8005bf0:	2102      	movs	r1, #2
 8005bf2:	5499      	strb	r1, [r3, r2]
 8005bf4:	e013      	b.n	8005c1e <HAL_TIM_OC_Start+0xa2>
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	2b04      	cmp	r3, #4
 8005bfa:	d104      	bne.n	8005c06 <HAL_TIM_OC_Start+0x8a>
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	223f      	movs	r2, #63	; 0x3f
 8005c00:	2102      	movs	r1, #2
 8005c02:	5499      	strb	r1, [r3, r2]
 8005c04:	e00b      	b.n	8005c1e <HAL_TIM_OC_Start+0xa2>
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b08      	cmp	r3, #8
 8005c0a:	d104      	bne.n	8005c16 <HAL_TIM_OC_Start+0x9a>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2240      	movs	r2, #64	; 0x40
 8005c10:	2102      	movs	r1, #2
 8005c12:	5499      	strb	r1, [r3, r2]
 8005c14:	e003      	b.n	8005c1e <HAL_TIM_OC_Start+0xa2>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2241      	movs	r2, #65	; 0x41
 8005c1a:	2102      	movs	r1, #2
 8005c1c:	5499      	strb	r1, [r3, r2]

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	6839      	ldr	r1, [r7, #0]
 8005c24:	2201      	movs	r2, #1
 8005c26:	0018      	movs	r0, r3
 8005c28:	f001 f8ec 	bl	8006e04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a26      	ldr	r2, [pc, #152]	; (8005ccc <HAL_TIM_OC_Start+0x150>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d00e      	beq.n	8005c54 <HAL_TIM_OC_Start+0xd8>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a25      	ldr	r2, [pc, #148]	; (8005cd0 <HAL_TIM_OC_Start+0x154>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d009      	beq.n	8005c54 <HAL_TIM_OC_Start+0xd8>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a23      	ldr	r2, [pc, #140]	; (8005cd4 <HAL_TIM_OC_Start+0x158>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d004      	beq.n	8005c54 <HAL_TIM_OC_Start+0xd8>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a22      	ldr	r2, [pc, #136]	; (8005cd8 <HAL_TIM_OC_Start+0x15c>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d101      	bne.n	8005c58 <HAL_TIM_OC_Start+0xdc>
 8005c54:	2301      	movs	r3, #1
 8005c56:	e000      	b.n	8005c5a <HAL_TIM_OC_Start+0xde>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d008      	beq.n	8005c70 <HAL_TIM_OC_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2180      	movs	r1, #128	; 0x80
 8005c6a:	0209      	lsls	r1, r1, #8
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a15      	ldr	r2, [pc, #84]	; (8005ccc <HAL_TIM_OC_Start+0x150>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d009      	beq.n	8005c8e <HAL_TIM_OC_Start+0x112>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a17      	ldr	r2, [pc, #92]	; (8005cdc <HAL_TIM_OC_Start+0x160>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d004      	beq.n	8005c8e <HAL_TIM_OC_Start+0x112>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a11      	ldr	r2, [pc, #68]	; (8005cd0 <HAL_TIM_OC_Start+0x154>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d111      	bne.n	8005cb2 <HAL_TIM_OC_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	2207      	movs	r2, #7
 8005c96:	4013      	ands	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2b06      	cmp	r3, #6
 8005c9e:	d010      	beq.n	8005cc2 <HAL_TIM_OC_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2101      	movs	r1, #1
 8005cac:	430a      	orrs	r2, r1
 8005cae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb0:	e007      	b.n	8005cc2 <HAL_TIM_OC_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2101      	movs	r1, #1
 8005cbe:	430a      	orrs	r2, r1
 8005cc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	0018      	movs	r0, r3
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	b004      	add	sp, #16
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	40012c00 	.word	0x40012c00
 8005cd0:	40014000 	.word	0x40014000
 8005cd4:	40014400 	.word	0x40014400
 8005cd8:	40014800 	.word	0x40014800
 8005cdc:	40000400 	.word	0x40000400

08005ce0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d101      	bne.n	8005cf2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e042      	b.n	8005d78 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	223d      	movs	r2, #61	; 0x3d
 8005cf6:	5c9b      	ldrb	r3, [r3, r2]
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d107      	bne.n	8005d0e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	223c      	movs	r2, #60	; 0x3c
 8005d02:	2100      	movs	r1, #0
 8005d04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	0018      	movs	r0, r3
 8005d0a:	f000 f839 	bl	8005d80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	223d      	movs	r2, #61	; 0x3d
 8005d12:	2102      	movs	r1, #2
 8005d14:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	3304      	adds	r3, #4
 8005d1e:	0019      	movs	r1, r3
 8005d20:	0010      	movs	r0, r2
 8005d22:	f000 fcd1 	bl	80066c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2246      	movs	r2, #70	; 0x46
 8005d2a:	2101      	movs	r1, #1
 8005d2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	223e      	movs	r2, #62	; 0x3e
 8005d32:	2101      	movs	r1, #1
 8005d34:	5499      	strb	r1, [r3, r2]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	223f      	movs	r2, #63	; 0x3f
 8005d3a:	2101      	movs	r1, #1
 8005d3c:	5499      	strb	r1, [r3, r2]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2240      	movs	r2, #64	; 0x40
 8005d42:	2101      	movs	r1, #1
 8005d44:	5499      	strb	r1, [r3, r2]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2241      	movs	r2, #65	; 0x41
 8005d4a:	2101      	movs	r1, #1
 8005d4c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2242      	movs	r2, #66	; 0x42
 8005d52:	2101      	movs	r1, #1
 8005d54:	5499      	strb	r1, [r3, r2]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2243      	movs	r2, #67	; 0x43
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	5499      	strb	r1, [r3, r2]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2244      	movs	r2, #68	; 0x44
 8005d62:	2101      	movs	r1, #1
 8005d64:	5499      	strb	r1, [r3, r2]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2245      	movs	r2, #69	; 0x45
 8005d6a:	2101      	movs	r1, #1
 8005d6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	223d      	movs	r2, #61	; 0x3d
 8005d72:	2101      	movs	r1, #1
 8005d74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d76:	2300      	movs	r3, #0
}
 8005d78:	0018      	movs	r0, r3
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	b002      	add	sp, #8
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d88:	46c0      	nop			; (mov r8, r8)
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	b002      	add	sp, #8
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d108      	bne.n	8005db2 <HAL_TIM_PWM_Start+0x22>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	223e      	movs	r2, #62	; 0x3e
 8005da4:	5c9b      	ldrb	r3, [r3, r2]
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	3b01      	subs	r3, #1
 8005daa:	1e5a      	subs	r2, r3, #1
 8005dac:	4193      	sbcs	r3, r2
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	e01f      	b.n	8005df2 <HAL_TIM_PWM_Start+0x62>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b04      	cmp	r3, #4
 8005db6:	d108      	bne.n	8005dca <HAL_TIM_PWM_Start+0x3a>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	223f      	movs	r2, #63	; 0x3f
 8005dbc:	5c9b      	ldrb	r3, [r3, r2]
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	1e5a      	subs	r2, r3, #1
 8005dc4:	4193      	sbcs	r3, r2
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	e013      	b.n	8005df2 <HAL_TIM_PWM_Start+0x62>
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	2b08      	cmp	r3, #8
 8005dce:	d108      	bne.n	8005de2 <HAL_TIM_PWM_Start+0x52>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2240      	movs	r2, #64	; 0x40
 8005dd4:	5c9b      	ldrb	r3, [r3, r2]
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	1e5a      	subs	r2, r3, #1
 8005ddc:	4193      	sbcs	r3, r2
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	e007      	b.n	8005df2 <HAL_TIM_PWM_Start+0x62>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2241      	movs	r2, #65	; 0x41
 8005de6:	5c9b      	ldrb	r3, [r3, r2]
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	3b01      	subs	r3, #1
 8005dec:	1e5a      	subs	r2, r3, #1
 8005dee:	4193      	sbcs	r3, r2
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e06e      	b.n	8005ed8 <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d104      	bne.n	8005e0a <HAL_TIM_PWM_Start+0x7a>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	223e      	movs	r2, #62	; 0x3e
 8005e04:	2102      	movs	r1, #2
 8005e06:	5499      	strb	r1, [r3, r2]
 8005e08:	e013      	b.n	8005e32 <HAL_TIM_PWM_Start+0xa2>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	2b04      	cmp	r3, #4
 8005e0e:	d104      	bne.n	8005e1a <HAL_TIM_PWM_Start+0x8a>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	223f      	movs	r2, #63	; 0x3f
 8005e14:	2102      	movs	r1, #2
 8005e16:	5499      	strb	r1, [r3, r2]
 8005e18:	e00b      	b.n	8005e32 <HAL_TIM_PWM_Start+0xa2>
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	2b08      	cmp	r3, #8
 8005e1e:	d104      	bne.n	8005e2a <HAL_TIM_PWM_Start+0x9a>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2240      	movs	r2, #64	; 0x40
 8005e24:	2102      	movs	r1, #2
 8005e26:	5499      	strb	r1, [r3, r2]
 8005e28:	e003      	b.n	8005e32 <HAL_TIM_PWM_Start+0xa2>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2241      	movs	r2, #65	; 0x41
 8005e2e:	2102      	movs	r1, #2
 8005e30:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	6839      	ldr	r1, [r7, #0]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	0018      	movs	r0, r3
 8005e3c:	f000 ffe2 	bl	8006e04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a26      	ldr	r2, [pc, #152]	; (8005ee0 <HAL_TIM_PWM_Start+0x150>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d00e      	beq.n	8005e68 <HAL_TIM_PWM_Start+0xd8>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a25      	ldr	r2, [pc, #148]	; (8005ee4 <HAL_TIM_PWM_Start+0x154>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d009      	beq.n	8005e68 <HAL_TIM_PWM_Start+0xd8>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a23      	ldr	r2, [pc, #140]	; (8005ee8 <HAL_TIM_PWM_Start+0x158>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d004      	beq.n	8005e68 <HAL_TIM_PWM_Start+0xd8>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a22      	ldr	r2, [pc, #136]	; (8005eec <HAL_TIM_PWM_Start+0x15c>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d101      	bne.n	8005e6c <HAL_TIM_PWM_Start+0xdc>
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e000      	b.n	8005e6e <HAL_TIM_PWM_Start+0xde>
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d008      	beq.n	8005e84 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2180      	movs	r1, #128	; 0x80
 8005e7e:	0209      	lsls	r1, r1, #8
 8005e80:	430a      	orrs	r2, r1
 8005e82:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a15      	ldr	r2, [pc, #84]	; (8005ee0 <HAL_TIM_PWM_Start+0x150>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d009      	beq.n	8005ea2 <HAL_TIM_PWM_Start+0x112>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a17      	ldr	r2, [pc, #92]	; (8005ef0 <HAL_TIM_PWM_Start+0x160>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d004      	beq.n	8005ea2 <HAL_TIM_PWM_Start+0x112>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a11      	ldr	r2, [pc, #68]	; (8005ee4 <HAL_TIM_PWM_Start+0x154>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d111      	bne.n	8005ec6 <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	2207      	movs	r2, #7
 8005eaa:	4013      	ands	r3, r2
 8005eac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2b06      	cmp	r3, #6
 8005eb2:	d010      	beq.n	8005ed6 <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	2101      	movs	r1, #1
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ec4:	e007      	b.n	8005ed6 <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	0018      	movs	r0, r3
 8005eda:	46bd      	mov	sp, r7
 8005edc:	b004      	add	sp, #16
 8005ede:	bd80      	pop	{r7, pc}
 8005ee0:	40012c00 	.word	0x40012c00
 8005ee4:	40014000 	.word	0x40014000
 8005ee8:	40014400 	.word	0x40014400
 8005eec:	40014800 	.word	0x40014800
 8005ef0:	40000400 	.word	0x40000400

08005ef4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	6839      	ldr	r1, [r7, #0]
 8005f04:	2200      	movs	r2, #0
 8005f06:	0018      	movs	r0, r3
 8005f08:	f000 ff7c 	bl	8006e04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a2f      	ldr	r2, [pc, #188]	; (8005fd0 <HAL_TIM_PWM_Stop+0xdc>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d00e      	beq.n	8005f34 <HAL_TIM_PWM_Stop+0x40>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a2e      	ldr	r2, [pc, #184]	; (8005fd4 <HAL_TIM_PWM_Stop+0xe0>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d009      	beq.n	8005f34 <HAL_TIM_PWM_Stop+0x40>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a2c      	ldr	r2, [pc, #176]	; (8005fd8 <HAL_TIM_PWM_Stop+0xe4>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d004      	beq.n	8005f34 <HAL_TIM_PWM_Stop+0x40>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a2b      	ldr	r2, [pc, #172]	; (8005fdc <HAL_TIM_PWM_Stop+0xe8>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d101      	bne.n	8005f38 <HAL_TIM_PWM_Stop+0x44>
 8005f34:	2301      	movs	r3, #1
 8005f36:	e000      	b.n	8005f3a <HAL_TIM_PWM_Stop+0x46>
 8005f38:	2300      	movs	r3, #0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d013      	beq.n	8005f66 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	4a26      	ldr	r2, [pc, #152]	; (8005fe0 <HAL_TIM_PWM_Stop+0xec>)
 8005f46:	4013      	ands	r3, r2
 8005f48:	d10d      	bne.n	8005f66 <HAL_TIM_PWM_Stop+0x72>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	6a1b      	ldr	r3, [r3, #32]
 8005f50:	4a24      	ldr	r2, [pc, #144]	; (8005fe4 <HAL_TIM_PWM_Stop+0xf0>)
 8005f52:	4013      	ands	r3, r2
 8005f54:	d107      	bne.n	8005f66 <HAL_TIM_PWM_Stop+0x72>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4921      	ldr	r1, [pc, #132]	; (8005fe8 <HAL_TIM_PWM_Stop+0xf4>)
 8005f62:	400a      	ands	r2, r1
 8005f64:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6a1b      	ldr	r3, [r3, #32]
 8005f6c:	4a1c      	ldr	r2, [pc, #112]	; (8005fe0 <HAL_TIM_PWM_Stop+0xec>)
 8005f6e:	4013      	ands	r3, r2
 8005f70:	d10d      	bne.n	8005f8e <HAL_TIM_PWM_Stop+0x9a>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	4a1a      	ldr	r2, [pc, #104]	; (8005fe4 <HAL_TIM_PWM_Stop+0xf0>)
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	d107      	bne.n	8005f8e <HAL_TIM_PWM_Stop+0x9a>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2101      	movs	r1, #1
 8005f8a:	438a      	bics	r2, r1
 8005f8c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d104      	bne.n	8005f9e <HAL_TIM_PWM_Stop+0xaa>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	223e      	movs	r2, #62	; 0x3e
 8005f98:	2101      	movs	r1, #1
 8005f9a:	5499      	strb	r1, [r3, r2]
 8005f9c:	e013      	b.n	8005fc6 <HAL_TIM_PWM_Stop+0xd2>
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	2b04      	cmp	r3, #4
 8005fa2:	d104      	bne.n	8005fae <HAL_TIM_PWM_Stop+0xba>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	223f      	movs	r2, #63	; 0x3f
 8005fa8:	2101      	movs	r1, #1
 8005faa:	5499      	strb	r1, [r3, r2]
 8005fac:	e00b      	b.n	8005fc6 <HAL_TIM_PWM_Stop+0xd2>
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	2b08      	cmp	r3, #8
 8005fb2:	d104      	bne.n	8005fbe <HAL_TIM_PWM_Stop+0xca>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2240      	movs	r2, #64	; 0x40
 8005fb8:	2101      	movs	r1, #1
 8005fba:	5499      	strb	r1, [r3, r2]
 8005fbc:	e003      	b.n	8005fc6 <HAL_TIM_PWM_Stop+0xd2>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2241      	movs	r2, #65	; 0x41
 8005fc2:	2101      	movs	r1, #1
 8005fc4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
}
 8005fc8:	0018      	movs	r0, r3
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	b002      	add	sp, #8
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	40012c00 	.word	0x40012c00
 8005fd4:	40014000 	.word	0x40014000
 8005fd8:	40014400 	.word	0x40014400
 8005fdc:	40014800 	.word	0x40014800
 8005fe0:	00001111 	.word	0x00001111
 8005fe4:	00000444 	.word	0x00000444
 8005fe8:	ffff7fff 	.word	0xffff7fff

08005fec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	2b02      	cmp	r3, #2
 8006000:	d124      	bne.n	800604c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	2202      	movs	r2, #2
 800600a:	4013      	ands	r3, r2
 800600c:	2b02      	cmp	r3, #2
 800600e:	d11d      	bne.n	800604c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2203      	movs	r2, #3
 8006016:	4252      	negs	r2, r2
 8006018:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2201      	movs	r2, #1
 800601e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	2203      	movs	r2, #3
 8006028:	4013      	ands	r3, r2
 800602a:	d004      	beq.n	8006036 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	0018      	movs	r0, r3
 8006030:	f000 fb32 	bl	8006698 <HAL_TIM_IC_CaptureCallback>
 8006034:	e007      	b.n	8006046 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	0018      	movs	r0, r3
 800603a:	f000 fb25 	bl	8006688 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	0018      	movs	r0, r3
 8006042:	f000 fb31 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	2204      	movs	r2, #4
 8006054:	4013      	ands	r3, r2
 8006056:	2b04      	cmp	r3, #4
 8006058:	d125      	bne.n	80060a6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68db      	ldr	r3, [r3, #12]
 8006060:	2204      	movs	r2, #4
 8006062:	4013      	ands	r3, r2
 8006064:	2b04      	cmp	r3, #4
 8006066:	d11e      	bne.n	80060a6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2205      	movs	r2, #5
 800606e:	4252      	negs	r2, r2
 8006070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2202      	movs	r2, #2
 8006076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	699a      	ldr	r2, [r3, #24]
 800607e:	23c0      	movs	r3, #192	; 0xc0
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4013      	ands	r3, r2
 8006084:	d004      	beq.n	8006090 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	0018      	movs	r0, r3
 800608a:	f000 fb05 	bl	8006698 <HAL_TIM_IC_CaptureCallback>
 800608e:	e007      	b.n	80060a0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	0018      	movs	r0, r3
 8006094:	f000 faf8 	bl	8006688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	0018      	movs	r0, r3
 800609c:	f000 fb04 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2200      	movs	r2, #0
 80060a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	2208      	movs	r2, #8
 80060ae:	4013      	ands	r3, r2
 80060b0:	2b08      	cmp	r3, #8
 80060b2:	d124      	bne.n	80060fe <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	2208      	movs	r2, #8
 80060bc:	4013      	ands	r3, r2
 80060be:	2b08      	cmp	r3, #8
 80060c0:	d11d      	bne.n	80060fe <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2209      	movs	r2, #9
 80060c8:	4252      	negs	r2, r2
 80060ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2204      	movs	r2, #4
 80060d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	69db      	ldr	r3, [r3, #28]
 80060d8:	2203      	movs	r2, #3
 80060da:	4013      	ands	r3, r2
 80060dc:	d004      	beq.n	80060e8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	0018      	movs	r0, r3
 80060e2:	f000 fad9 	bl	8006698 <HAL_TIM_IC_CaptureCallback>
 80060e6:	e007      	b.n	80060f8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	0018      	movs	r0, r3
 80060ec:	f000 facc 	bl	8006688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	0018      	movs	r0, r3
 80060f4:	f000 fad8 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	2210      	movs	r2, #16
 8006106:	4013      	ands	r3, r2
 8006108:	2b10      	cmp	r3, #16
 800610a:	d125      	bne.n	8006158 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	2210      	movs	r2, #16
 8006114:	4013      	ands	r3, r2
 8006116:	2b10      	cmp	r3, #16
 8006118:	d11e      	bne.n	8006158 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2211      	movs	r2, #17
 8006120:	4252      	negs	r2, r2
 8006122:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2208      	movs	r2, #8
 8006128:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	69da      	ldr	r2, [r3, #28]
 8006130:	23c0      	movs	r3, #192	; 0xc0
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	4013      	ands	r3, r2
 8006136:	d004      	beq.n	8006142 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	0018      	movs	r0, r3
 800613c:	f000 faac 	bl	8006698 <HAL_TIM_IC_CaptureCallback>
 8006140:	e007      	b.n	8006152 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	0018      	movs	r0, r3
 8006146:	f000 fa9f 	bl	8006688 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	0018      	movs	r0, r3
 800614e:	f000 faab 	bl	80066a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	2201      	movs	r2, #1
 8006160:	4013      	ands	r3, r2
 8006162:	2b01      	cmp	r3, #1
 8006164:	d10f      	bne.n	8006186 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	2201      	movs	r2, #1
 800616e:	4013      	ands	r3, r2
 8006170:	2b01      	cmp	r3, #1
 8006172:	d108      	bne.n	8006186 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2202      	movs	r2, #2
 800617a:	4252      	negs	r2, r2
 800617c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	0018      	movs	r0, r3
 8006182:	f7fc fa17 	bl	80025b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	2280      	movs	r2, #128	; 0x80
 800618e:	4013      	ands	r3, r2
 8006190:	2b80      	cmp	r3, #128	; 0x80
 8006192:	d10f      	bne.n	80061b4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	2280      	movs	r2, #128	; 0x80
 800619c:	4013      	ands	r3, r2
 800619e:	2b80      	cmp	r3, #128	; 0x80
 80061a0:	d108      	bne.n	80061b4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2281      	movs	r2, #129	; 0x81
 80061a8:	4252      	negs	r2, r2
 80061aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	0018      	movs	r0, r3
 80061b0:	f000 ff0a 	bl	8006fc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	2240      	movs	r2, #64	; 0x40
 80061bc:	4013      	ands	r3, r2
 80061be:	2b40      	cmp	r3, #64	; 0x40
 80061c0:	d10f      	bne.n	80061e2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	2240      	movs	r2, #64	; 0x40
 80061ca:	4013      	ands	r3, r2
 80061cc:	2b40      	cmp	r3, #64	; 0x40
 80061ce:	d108      	bne.n	80061e2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2241      	movs	r2, #65	; 0x41
 80061d6:	4252      	negs	r2, r2
 80061d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	0018      	movs	r0, r3
 80061de:	f000 fa6b 	bl	80066b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	2220      	movs	r2, #32
 80061ea:	4013      	ands	r3, r2
 80061ec:	2b20      	cmp	r3, #32
 80061ee:	d10f      	bne.n	8006210 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	2220      	movs	r2, #32
 80061f8:	4013      	ands	r3, r2
 80061fa:	2b20      	cmp	r3, #32
 80061fc:	d108      	bne.n	8006210 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2221      	movs	r2, #33	; 0x21
 8006204:	4252      	negs	r2, r2
 8006206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	0018      	movs	r0, r3
 800620c:	f000 fed4 	bl	8006fb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006210:	46c0      	nop			; (mov r8, r8)
 8006212:	46bd      	mov	sp, r7
 8006214:	b002      	add	sp, #8
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b086      	sub	sp, #24
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006224:	2317      	movs	r3, #23
 8006226:	18fb      	adds	r3, r7, r3
 8006228:	2200      	movs	r2, #0
 800622a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	223c      	movs	r2, #60	; 0x3c
 8006230:	5c9b      	ldrb	r3, [r3, r2]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d101      	bne.n	800623a <HAL_TIM_OC_ConfigChannel+0x22>
 8006236:	2302      	movs	r3, #2
 8006238:	e042      	b.n	80062c0 <HAL_TIM_OC_ConfigChannel+0xa8>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	223c      	movs	r2, #60	; 0x3c
 800623e:	2101      	movs	r1, #1
 8006240:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2b0c      	cmp	r3, #12
 8006246:	d027      	beq.n	8006298 <HAL_TIM_OC_ConfigChannel+0x80>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b0c      	cmp	r3, #12
 800624c:	d82c      	bhi.n	80062a8 <HAL_TIM_OC_ConfigChannel+0x90>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2b08      	cmp	r3, #8
 8006252:	d019      	beq.n	8006288 <HAL_TIM_OC_ConfigChannel+0x70>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2b08      	cmp	r3, #8
 8006258:	d826      	bhi.n	80062a8 <HAL_TIM_OC_ConfigChannel+0x90>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d003      	beq.n	8006268 <HAL_TIM_OC_ConfigChannel+0x50>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b04      	cmp	r3, #4
 8006264:	d008      	beq.n	8006278 <HAL_TIM_OC_ConfigChannel+0x60>
 8006266:	e01f      	b.n	80062a8 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68ba      	ldr	r2, [r7, #8]
 800626e:	0011      	movs	r1, r2
 8006270:	0018      	movs	r0, r3
 8006272:	f000 fa9f 	bl	80067b4 <TIM_OC1_SetConfig>
      break;
 8006276:	e01c      	b.n	80062b2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68ba      	ldr	r2, [r7, #8]
 800627e:	0011      	movs	r1, r2
 8006280:	0018      	movs	r0, r3
 8006282:	f000 fb1f 	bl	80068c4 <TIM_OC2_SetConfig>
      break;
 8006286:	e014      	b.n	80062b2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	0011      	movs	r1, r2
 8006290:	0018      	movs	r0, r3
 8006292:	f000 fb9b 	bl	80069cc <TIM_OC3_SetConfig>
      break;
 8006296:	e00c      	b.n	80062b2 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	0011      	movs	r1, r2
 80062a0:	0018      	movs	r0, r3
 80062a2:	f000 fc19 	bl	8006ad8 <TIM_OC4_SetConfig>
      break;
 80062a6:	e004      	b.n	80062b2 <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 80062a8:	2317      	movs	r3, #23
 80062aa:	18fb      	adds	r3, r7, r3
 80062ac:	2201      	movs	r2, #1
 80062ae:	701a      	strb	r2, [r3, #0]
      break;
 80062b0:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	223c      	movs	r2, #60	; 0x3c
 80062b6:	2100      	movs	r1, #0
 80062b8:	5499      	strb	r1, [r3, r2]

  return status;
 80062ba:	2317      	movs	r3, #23
 80062bc:	18fb      	adds	r3, r7, r3
 80062be:	781b      	ldrb	r3, [r3, #0]
}
 80062c0:	0018      	movs	r0, r3
 80062c2:	46bd      	mov	sp, r7
 80062c4:	b006      	add	sp, #24
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062d4:	2317      	movs	r3, #23
 80062d6:	18fb      	adds	r3, r7, r3
 80062d8:	2200      	movs	r2, #0
 80062da:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	223c      	movs	r2, #60	; 0x3c
 80062e0:	5c9b      	ldrb	r3, [r3, r2]
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d101      	bne.n	80062ea <HAL_TIM_PWM_ConfigChannel+0x22>
 80062e6:	2302      	movs	r3, #2
 80062e8:	e0ad      	b.n	8006446 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	223c      	movs	r2, #60	; 0x3c
 80062ee:	2101      	movs	r1, #1
 80062f0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2b0c      	cmp	r3, #12
 80062f6:	d100      	bne.n	80062fa <HAL_TIM_PWM_ConfigChannel+0x32>
 80062f8:	e076      	b.n	80063e8 <HAL_TIM_PWM_ConfigChannel+0x120>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2b0c      	cmp	r3, #12
 80062fe:	d900      	bls.n	8006302 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8006300:	e095      	b.n	800642e <HAL_TIM_PWM_ConfigChannel+0x166>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b08      	cmp	r3, #8
 8006306:	d04e      	beq.n	80063a6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2b08      	cmp	r3, #8
 800630c:	d900      	bls.n	8006310 <HAL_TIM_PWM_ConfigChannel+0x48>
 800630e:	e08e      	b.n	800642e <HAL_TIM_PWM_ConfigChannel+0x166>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d003      	beq.n	800631e <HAL_TIM_PWM_ConfigChannel+0x56>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2b04      	cmp	r3, #4
 800631a:	d021      	beq.n	8006360 <HAL_TIM_PWM_ConfigChannel+0x98>
 800631c:	e087      	b.n	800642e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	0011      	movs	r1, r2
 8006326:	0018      	movs	r0, r3
 8006328:	f000 fa44 	bl	80067b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	699a      	ldr	r2, [r3, #24]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2108      	movs	r1, #8
 8006338:	430a      	orrs	r2, r1
 800633a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	699a      	ldr	r2, [r3, #24]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2104      	movs	r1, #4
 8006348:	438a      	bics	r2, r1
 800634a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6999      	ldr	r1, [r3, #24]
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	691a      	ldr	r2, [r3, #16]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	430a      	orrs	r2, r1
 800635c:	619a      	str	r2, [r3, #24]
      break;
 800635e:	e06b      	b.n	8006438 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68ba      	ldr	r2, [r7, #8]
 8006366:	0011      	movs	r1, r2
 8006368:	0018      	movs	r0, r3
 800636a:	f000 faab 	bl	80068c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	699a      	ldr	r2, [r3, #24]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2180      	movs	r1, #128	; 0x80
 800637a:	0109      	lsls	r1, r1, #4
 800637c:	430a      	orrs	r2, r1
 800637e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	699a      	ldr	r2, [r3, #24]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4931      	ldr	r1, [pc, #196]	; (8006450 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800638c:	400a      	ands	r2, r1
 800638e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	6999      	ldr	r1, [r3, #24]
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	021a      	lsls	r2, r3, #8
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	430a      	orrs	r2, r1
 80063a2:	619a      	str	r2, [r3, #24]
      break;
 80063a4:	e048      	b.n	8006438 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	0011      	movs	r1, r2
 80063ae:	0018      	movs	r0, r3
 80063b0:	f000 fb0c 	bl	80069cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	69da      	ldr	r2, [r3, #28]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	2108      	movs	r1, #8
 80063c0:	430a      	orrs	r2, r1
 80063c2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	69da      	ldr	r2, [r3, #28]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2104      	movs	r1, #4
 80063d0:	438a      	bics	r2, r1
 80063d2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	69d9      	ldr	r1, [r3, #28]
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	691a      	ldr	r2, [r3, #16]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	61da      	str	r2, [r3, #28]
      break;
 80063e6:	e027      	b.n	8006438 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	68ba      	ldr	r2, [r7, #8]
 80063ee:	0011      	movs	r1, r2
 80063f0:	0018      	movs	r0, r3
 80063f2:	f000 fb71 	bl	8006ad8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	69da      	ldr	r2, [r3, #28]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2180      	movs	r1, #128	; 0x80
 8006402:	0109      	lsls	r1, r1, #4
 8006404:	430a      	orrs	r2, r1
 8006406:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	69da      	ldr	r2, [r3, #28]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	490f      	ldr	r1, [pc, #60]	; (8006450 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8006414:	400a      	ands	r2, r1
 8006416:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	69d9      	ldr	r1, [r3, #28]
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	021a      	lsls	r2, r3, #8
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	430a      	orrs	r2, r1
 800642a:	61da      	str	r2, [r3, #28]
      break;
 800642c:	e004      	b.n	8006438 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800642e:	2317      	movs	r3, #23
 8006430:	18fb      	adds	r3, r7, r3
 8006432:	2201      	movs	r2, #1
 8006434:	701a      	strb	r2, [r3, #0]
      break;
 8006436:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	223c      	movs	r2, #60	; 0x3c
 800643c:	2100      	movs	r1, #0
 800643e:	5499      	strb	r1, [r3, r2]

  return status;
 8006440:	2317      	movs	r3, #23
 8006442:	18fb      	adds	r3, r7, r3
 8006444:	781b      	ldrb	r3, [r3, #0]
}
 8006446:	0018      	movs	r0, r3
 8006448:	46bd      	mov	sp, r7
 800644a:	b006      	add	sp, #24
 800644c:	bd80      	pop	{r7, pc}
 800644e:	46c0      	nop			; (mov r8, r8)
 8006450:	fffffbff 	.word	0xfffffbff

08006454 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800645e:	230f      	movs	r3, #15
 8006460:	18fb      	adds	r3, r7, r3
 8006462:	2200      	movs	r2, #0
 8006464:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	223c      	movs	r2, #60	; 0x3c
 800646a:	5c9b      	ldrb	r3, [r3, r2]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d101      	bne.n	8006474 <HAL_TIM_ConfigClockSource+0x20>
 8006470:	2302      	movs	r3, #2
 8006472:	e0bc      	b.n	80065ee <HAL_TIM_ConfigClockSource+0x19a>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	223c      	movs	r2, #60	; 0x3c
 8006478:	2101      	movs	r1, #1
 800647a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	223d      	movs	r2, #61	; 0x3d
 8006480:	2102      	movs	r1, #2
 8006482:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	2277      	movs	r2, #119	; 0x77
 8006490:	4393      	bics	r3, r2
 8006492:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	4a58      	ldr	r2, [pc, #352]	; (80065f8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006498:	4013      	ands	r3, r2
 800649a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	68ba      	ldr	r2, [r7, #8]
 80064a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2280      	movs	r2, #128	; 0x80
 80064aa:	0192      	lsls	r2, r2, #6
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d040      	beq.n	8006532 <HAL_TIM_ConfigClockSource+0xde>
 80064b0:	2280      	movs	r2, #128	; 0x80
 80064b2:	0192      	lsls	r2, r2, #6
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d900      	bls.n	80064ba <HAL_TIM_ConfigClockSource+0x66>
 80064b8:	e088      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064ba:	2280      	movs	r2, #128	; 0x80
 80064bc:	0152      	lsls	r2, r2, #5
 80064be:	4293      	cmp	r3, r2
 80064c0:	d100      	bne.n	80064c4 <HAL_TIM_ConfigClockSource+0x70>
 80064c2:	e088      	b.n	80065d6 <HAL_TIM_ConfigClockSource+0x182>
 80064c4:	2280      	movs	r2, #128	; 0x80
 80064c6:	0152      	lsls	r2, r2, #5
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d900      	bls.n	80064ce <HAL_TIM_ConfigClockSource+0x7a>
 80064cc:	e07e      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064ce:	2b70      	cmp	r3, #112	; 0x70
 80064d0:	d018      	beq.n	8006504 <HAL_TIM_ConfigClockSource+0xb0>
 80064d2:	d900      	bls.n	80064d6 <HAL_TIM_ConfigClockSource+0x82>
 80064d4:	e07a      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064d6:	2b60      	cmp	r3, #96	; 0x60
 80064d8:	d04f      	beq.n	800657a <HAL_TIM_ConfigClockSource+0x126>
 80064da:	d900      	bls.n	80064de <HAL_TIM_ConfigClockSource+0x8a>
 80064dc:	e076      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064de:	2b50      	cmp	r3, #80	; 0x50
 80064e0:	d03b      	beq.n	800655a <HAL_TIM_ConfigClockSource+0x106>
 80064e2:	d900      	bls.n	80064e6 <HAL_TIM_ConfigClockSource+0x92>
 80064e4:	e072      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064e6:	2b40      	cmp	r3, #64	; 0x40
 80064e8:	d057      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x146>
 80064ea:	d900      	bls.n	80064ee <HAL_TIM_ConfigClockSource+0x9a>
 80064ec:	e06e      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064ee:	2b30      	cmp	r3, #48	; 0x30
 80064f0:	d063      	beq.n	80065ba <HAL_TIM_ConfigClockSource+0x166>
 80064f2:	d86b      	bhi.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064f4:	2b20      	cmp	r3, #32
 80064f6:	d060      	beq.n	80065ba <HAL_TIM_ConfigClockSource+0x166>
 80064f8:	d868      	bhi.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d05d      	beq.n	80065ba <HAL_TIM_ConfigClockSource+0x166>
 80064fe:	2b10      	cmp	r3, #16
 8006500:	d05b      	beq.n	80065ba <HAL_TIM_ConfigClockSource+0x166>
 8006502:	e063      	b.n	80065cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	6818      	ldr	r0, [r3, #0]
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	6899      	ldr	r1, [r3, #8]
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	685a      	ldr	r2, [r3, #4]
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	f000 fc56 	bl	8006dc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	689b      	ldr	r3, [r3, #8]
 800651e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	2277      	movs	r2, #119	; 0x77
 8006524:	4313      	orrs	r3, r2
 8006526:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68ba      	ldr	r2, [r7, #8]
 800652e:	609a      	str	r2, [r3, #8]
      break;
 8006530:	e052      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6818      	ldr	r0, [r3, #0]
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	6899      	ldr	r1, [r3, #8]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f000 fc3f 	bl	8006dc4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	689a      	ldr	r2, [r3, #8]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2180      	movs	r1, #128	; 0x80
 8006552:	01c9      	lsls	r1, r1, #7
 8006554:	430a      	orrs	r2, r1
 8006556:	609a      	str	r2, [r3, #8]
      break;
 8006558:	e03e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6818      	ldr	r0, [r3, #0]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	6859      	ldr	r1, [r3, #4]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	001a      	movs	r2, r3
 8006568:	f000 fbb2 	bl	8006cd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2150      	movs	r1, #80	; 0x50
 8006572:	0018      	movs	r0, r3
 8006574:	f000 fc0c 	bl	8006d90 <TIM_ITRx_SetConfig>
      break;
 8006578:	e02e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6818      	ldr	r0, [r3, #0]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	6859      	ldr	r1, [r3, #4]
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	001a      	movs	r2, r3
 8006588:	f000 fbd0 	bl	8006d2c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2160      	movs	r1, #96	; 0x60
 8006592:	0018      	movs	r0, r3
 8006594:	f000 fbfc 	bl	8006d90 <TIM_ITRx_SetConfig>
      break;
 8006598:	e01e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6818      	ldr	r0, [r3, #0]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	6859      	ldr	r1, [r3, #4]
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	001a      	movs	r2, r3
 80065a8:	f000 fb92 	bl	8006cd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2140      	movs	r1, #64	; 0x40
 80065b2:	0018      	movs	r0, r3
 80065b4:	f000 fbec 	bl	8006d90 <TIM_ITRx_SetConfig>
      break;
 80065b8:	e00e      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	0019      	movs	r1, r3
 80065c4:	0010      	movs	r0, r2
 80065c6:	f000 fbe3 	bl	8006d90 <TIM_ITRx_SetConfig>
      break;
 80065ca:	e005      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80065cc:	230f      	movs	r3, #15
 80065ce:	18fb      	adds	r3, r7, r3
 80065d0:	2201      	movs	r2, #1
 80065d2:	701a      	strb	r2, [r3, #0]
      break;
 80065d4:	e000      	b.n	80065d8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80065d6:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	223d      	movs	r2, #61	; 0x3d
 80065dc:	2101      	movs	r1, #1
 80065de:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	223c      	movs	r2, #60	; 0x3c
 80065e4:	2100      	movs	r1, #0
 80065e6:	5499      	strb	r1, [r3, r2]

  return status;
 80065e8:	230f      	movs	r3, #15
 80065ea:	18fb      	adds	r3, r7, r3
 80065ec:	781b      	ldrb	r3, [r3, #0]
}
 80065ee:	0018      	movs	r0, r3
 80065f0:	46bd      	mov	sp, r7
 80065f2:	b004      	add	sp, #16
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	46c0      	nop			; (mov r8, r8)
 80065f8:	ffff00ff 	.word	0xffff00ff

080065fc <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b082      	sub	sp, #8
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	223c      	movs	r2, #60	; 0x3c
 800660a:	5c9b      	ldrb	r3, [r3, r2]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d101      	bne.n	8006614 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006610:	2302      	movs	r3, #2
 8006612:	e032      	b.n	800667a <HAL_TIM_SlaveConfigSynchro+0x7e>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	223c      	movs	r2, #60	; 0x3c
 8006618:	2101      	movs	r1, #1
 800661a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	223d      	movs	r2, #61	; 0x3d
 8006620:	2102      	movs	r1, #2
 8006622:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006624:	683a      	ldr	r2, [r7, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	0011      	movs	r1, r2
 800662a:	0018      	movs	r0, r3
 800662c:	f000 fabe 	bl	8006bac <TIM_SlaveTimer_SetConfig>
 8006630:	1e03      	subs	r3, r0, #0
 8006632:	d009      	beq.n	8006648 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	223d      	movs	r2, #61	; 0x3d
 8006638:	2101      	movs	r1, #1
 800663a:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	223c      	movs	r2, #60	; 0x3c
 8006640:	2100      	movs	r1, #0
 8006642:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e018      	b.n	800667a <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68da      	ldr	r2, [r3, #12]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2140      	movs	r1, #64	; 0x40
 8006654:	438a      	bics	r2, r1
 8006656:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68da      	ldr	r2, [r3, #12]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4908      	ldr	r1, [pc, #32]	; (8006684 <HAL_TIM_SlaveConfigSynchro+0x88>)
 8006664:	400a      	ands	r2, r1
 8006666:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	223d      	movs	r2, #61	; 0x3d
 800666c:	2101      	movs	r1, #1
 800666e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	223c      	movs	r2, #60	; 0x3c
 8006674:	2100      	movs	r1, #0
 8006676:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	0018      	movs	r0, r3
 800667c:	46bd      	mov	sp, r7
 800667e:	b002      	add	sp, #8
 8006680:	bd80      	pop	{r7, pc}
 8006682:	46c0      	nop			; (mov r8, r8)
 8006684:	ffffbfff 	.word	0xffffbfff

08006688 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006690:	46c0      	nop			; (mov r8, r8)
 8006692:	46bd      	mov	sp, r7
 8006694:	b002      	add	sp, #8
 8006696:	bd80      	pop	{r7, pc}

08006698 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066a0:	46c0      	nop			; (mov r8, r8)
 80066a2:	46bd      	mov	sp, r7
 80066a4:	b002      	add	sp, #8
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80066b0:	46c0      	nop			; (mov r8, r8)
 80066b2:	46bd      	mov	sp, r7
 80066b4:	b002      	add	sp, #8
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80066c0:	46c0      	nop			; (mov r8, r8)
 80066c2:	46bd      	mov	sp, r7
 80066c4:	b002      	add	sp, #8
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a2f      	ldr	r2, [pc, #188]	; (8006798 <TIM_Base_SetConfig+0xd0>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d003      	beq.n	80066e8 <TIM_Base_SetConfig+0x20>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a2e      	ldr	r2, [pc, #184]	; (800679c <TIM_Base_SetConfig+0xd4>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d108      	bne.n	80066fa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2270      	movs	r2, #112	; 0x70
 80066ec:	4393      	bics	r3, r2
 80066ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a26      	ldr	r2, [pc, #152]	; (8006798 <TIM_Base_SetConfig+0xd0>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d013      	beq.n	800672a <TIM_Base_SetConfig+0x62>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a25      	ldr	r2, [pc, #148]	; (800679c <TIM_Base_SetConfig+0xd4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d00f      	beq.n	800672a <TIM_Base_SetConfig+0x62>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a24      	ldr	r2, [pc, #144]	; (80067a0 <TIM_Base_SetConfig+0xd8>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d00b      	beq.n	800672a <TIM_Base_SetConfig+0x62>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a23      	ldr	r2, [pc, #140]	; (80067a4 <TIM_Base_SetConfig+0xdc>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d007      	beq.n	800672a <TIM_Base_SetConfig+0x62>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a22      	ldr	r2, [pc, #136]	; (80067a8 <TIM_Base_SetConfig+0xe0>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d003      	beq.n	800672a <TIM_Base_SetConfig+0x62>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a21      	ldr	r2, [pc, #132]	; (80067ac <TIM_Base_SetConfig+0xe4>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d108      	bne.n	800673c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	4a20      	ldr	r2, [pc, #128]	; (80067b0 <TIM_Base_SetConfig+0xe8>)
 800672e:	4013      	ands	r3, r2
 8006730:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	4313      	orrs	r3, r2
 800673a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2280      	movs	r2, #128	; 0x80
 8006740:	4393      	bics	r3, r2
 8006742:	001a      	movs	r2, r3
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	695b      	ldr	r3, [r3, #20]
 8006748:	4313      	orrs	r3, r2
 800674a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	689a      	ldr	r2, [r3, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a0c      	ldr	r2, [pc, #48]	; (8006798 <TIM_Base_SetConfig+0xd0>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d00b      	beq.n	8006782 <TIM_Base_SetConfig+0xba>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a0d      	ldr	r2, [pc, #52]	; (80067a4 <TIM_Base_SetConfig+0xdc>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d007      	beq.n	8006782 <TIM_Base_SetConfig+0xba>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a0c      	ldr	r2, [pc, #48]	; (80067a8 <TIM_Base_SetConfig+0xe0>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d003      	beq.n	8006782 <TIM_Base_SetConfig+0xba>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a0b      	ldr	r2, [pc, #44]	; (80067ac <TIM_Base_SetConfig+0xe4>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d103      	bne.n	800678a <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	691a      	ldr	r2, [r3, #16]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2201      	movs	r2, #1
 800678e:	615a      	str	r2, [r3, #20]
}
 8006790:	46c0      	nop			; (mov r8, r8)
 8006792:	46bd      	mov	sp, r7
 8006794:	b004      	add	sp, #16
 8006796:	bd80      	pop	{r7, pc}
 8006798:	40012c00 	.word	0x40012c00
 800679c:	40000400 	.word	0x40000400
 80067a0:	40002000 	.word	0x40002000
 80067a4:	40014000 	.word	0x40014000
 80067a8:	40014400 	.word	0x40014400
 80067ac:	40014800 	.word	0x40014800
 80067b0:	fffffcff 	.word	0xfffffcff

080067b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b086      	sub	sp, #24
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a1b      	ldr	r3, [r3, #32]
 80067c2:	2201      	movs	r2, #1
 80067c4:	4393      	bics	r3, r2
 80067c6:	001a      	movs	r2, r3
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2270      	movs	r2, #112	; 0x70
 80067e2:	4393      	bics	r3, r2
 80067e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2203      	movs	r2, #3
 80067ea:	4393      	bics	r3, r2
 80067ec:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	68fa      	ldr	r2, [r7, #12]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	2202      	movs	r2, #2
 80067fc:	4393      	bics	r3, r2
 80067fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	4313      	orrs	r3, r2
 8006808:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a27      	ldr	r2, [pc, #156]	; (80068ac <TIM_OC1_SetConfig+0xf8>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00b      	beq.n	800682a <TIM_OC1_SetConfig+0x76>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a26      	ldr	r2, [pc, #152]	; (80068b0 <TIM_OC1_SetConfig+0xfc>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d007      	beq.n	800682a <TIM_OC1_SetConfig+0x76>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a25      	ldr	r2, [pc, #148]	; (80068b4 <TIM_OC1_SetConfig+0x100>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d003      	beq.n	800682a <TIM_OC1_SetConfig+0x76>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a24      	ldr	r2, [pc, #144]	; (80068b8 <TIM_OC1_SetConfig+0x104>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d10c      	bne.n	8006844 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	2208      	movs	r2, #8
 800682e:	4393      	bics	r3, r2
 8006830:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	697a      	ldr	r2, [r7, #20]
 8006838:	4313      	orrs	r3, r2
 800683a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800683c:	697b      	ldr	r3, [r7, #20]
 800683e:	2204      	movs	r2, #4
 8006840:	4393      	bics	r3, r2
 8006842:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a19      	ldr	r2, [pc, #100]	; (80068ac <TIM_OC1_SetConfig+0xf8>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d00b      	beq.n	8006864 <TIM_OC1_SetConfig+0xb0>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a18      	ldr	r2, [pc, #96]	; (80068b0 <TIM_OC1_SetConfig+0xfc>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d007      	beq.n	8006864 <TIM_OC1_SetConfig+0xb0>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a17      	ldr	r2, [pc, #92]	; (80068b4 <TIM_OC1_SetConfig+0x100>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d003      	beq.n	8006864 <TIM_OC1_SetConfig+0xb0>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a16      	ldr	r2, [pc, #88]	; (80068b8 <TIM_OC1_SetConfig+0x104>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d111      	bne.n	8006888 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	4a15      	ldr	r2, [pc, #84]	; (80068bc <TIM_OC1_SetConfig+0x108>)
 8006868:	4013      	ands	r3, r2
 800686a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	4a14      	ldr	r2, [pc, #80]	; (80068c0 <TIM_OC1_SetConfig+0x10c>)
 8006870:	4013      	ands	r3, r2
 8006872:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	695b      	ldr	r3, [r3, #20]
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	4313      	orrs	r3, r2
 800687c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	693a      	ldr	r2, [r7, #16]
 8006884:	4313      	orrs	r3, r2
 8006886:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685a      	ldr	r2, [r3, #4]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	621a      	str	r2, [r3, #32]
}
 80068a2:	46c0      	nop			; (mov r8, r8)
 80068a4:	46bd      	mov	sp, r7
 80068a6:	b006      	add	sp, #24
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	46c0      	nop			; (mov r8, r8)
 80068ac:	40012c00 	.word	0x40012c00
 80068b0:	40014000 	.word	0x40014000
 80068b4:	40014400 	.word	0x40014400
 80068b8:	40014800 	.word	0x40014800
 80068bc:	fffffeff 	.word	0xfffffeff
 80068c0:	fffffdff 	.word	0xfffffdff

080068c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b086      	sub	sp, #24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a1b      	ldr	r3, [r3, #32]
 80068d2:	2210      	movs	r2, #16
 80068d4:	4393      	bics	r3, r2
 80068d6:	001a      	movs	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a1b      	ldr	r3, [r3, #32]
 80068e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	699b      	ldr	r3, [r3, #24]
 80068ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	4a2e      	ldr	r2, [pc, #184]	; (80069ac <TIM_OC2_SetConfig+0xe8>)
 80068f2:	4013      	ands	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	4a2d      	ldr	r2, [pc, #180]	; (80069b0 <TIM_OC2_SetConfig+0xec>)
 80068fa:	4013      	ands	r3, r2
 80068fc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	021b      	lsls	r3, r3, #8
 8006904:	68fa      	ldr	r2, [r7, #12]
 8006906:	4313      	orrs	r3, r2
 8006908:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	2220      	movs	r2, #32
 800690e:	4393      	bics	r3, r2
 8006910:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	011b      	lsls	r3, r3, #4
 8006918:	697a      	ldr	r2, [r7, #20]
 800691a:	4313      	orrs	r3, r2
 800691c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a24      	ldr	r2, [pc, #144]	; (80069b4 <TIM_OC2_SetConfig+0xf0>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d10d      	bne.n	8006942 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2280      	movs	r2, #128	; 0x80
 800692a:	4393      	bics	r3, r2
 800692c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	68db      	ldr	r3, [r3, #12]
 8006932:	011b      	lsls	r3, r3, #4
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	4313      	orrs	r3, r2
 8006938:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	2240      	movs	r2, #64	; 0x40
 800693e:	4393      	bics	r3, r2
 8006940:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a1b      	ldr	r2, [pc, #108]	; (80069b4 <TIM_OC2_SetConfig+0xf0>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d00b      	beq.n	8006962 <TIM_OC2_SetConfig+0x9e>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a1a      	ldr	r2, [pc, #104]	; (80069b8 <TIM_OC2_SetConfig+0xf4>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d007      	beq.n	8006962 <TIM_OC2_SetConfig+0x9e>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a19      	ldr	r2, [pc, #100]	; (80069bc <TIM_OC2_SetConfig+0xf8>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d003      	beq.n	8006962 <TIM_OC2_SetConfig+0x9e>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a18      	ldr	r2, [pc, #96]	; (80069c0 <TIM_OC2_SetConfig+0xfc>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d113      	bne.n	800698a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	4a17      	ldr	r2, [pc, #92]	; (80069c4 <TIM_OC2_SetConfig+0x100>)
 8006966:	4013      	ands	r3, r2
 8006968:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	4a16      	ldr	r2, [pc, #88]	; (80069c8 <TIM_OC2_SetConfig+0x104>)
 800696e:	4013      	ands	r3, r2
 8006970:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	009b      	lsls	r3, r3, #2
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	693a      	ldr	r2, [r7, #16]
 800698e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685a      	ldr	r2, [r3, #4]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	621a      	str	r2, [r3, #32]
}
 80069a4:	46c0      	nop			; (mov r8, r8)
 80069a6:	46bd      	mov	sp, r7
 80069a8:	b006      	add	sp, #24
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	ffff8fff 	.word	0xffff8fff
 80069b0:	fffffcff 	.word	0xfffffcff
 80069b4:	40012c00 	.word	0x40012c00
 80069b8:	40014000 	.word	0x40014000
 80069bc:	40014400 	.word	0x40014400
 80069c0:	40014800 	.word	0x40014800
 80069c4:	fffffbff 	.word	0xfffffbff
 80069c8:	fffff7ff 	.word	0xfffff7ff

080069cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b086      	sub	sp, #24
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	4a35      	ldr	r2, [pc, #212]	; (8006ab0 <TIM_OC3_SetConfig+0xe4>)
 80069dc:	401a      	ands	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	69db      	ldr	r3, [r3, #28]
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2270      	movs	r2, #112	; 0x70
 80069f8:	4393      	bics	r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2203      	movs	r2, #3
 8006a00:	4393      	bics	r3, r2
 8006a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	4a28      	ldr	r2, [pc, #160]	; (8006ab4 <TIM_OC3_SetConfig+0xe8>)
 8006a12:	4013      	ands	r3, r2
 8006a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	021b      	lsls	r3, r3, #8
 8006a1c:	697a      	ldr	r2, [r7, #20]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a24      	ldr	r2, [pc, #144]	; (8006ab8 <TIM_OC3_SetConfig+0xec>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d10d      	bne.n	8006a46 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	4a23      	ldr	r2, [pc, #140]	; (8006abc <TIM_OC3_SetConfig+0xf0>)
 8006a2e:	4013      	ands	r3, r2
 8006a30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	021b      	lsls	r3, r3, #8
 8006a38:	697a      	ldr	r2, [r7, #20]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	4a1f      	ldr	r2, [pc, #124]	; (8006ac0 <TIM_OC3_SetConfig+0xf4>)
 8006a42:	4013      	ands	r3, r2
 8006a44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a1b      	ldr	r2, [pc, #108]	; (8006ab8 <TIM_OC3_SetConfig+0xec>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d00b      	beq.n	8006a66 <TIM_OC3_SetConfig+0x9a>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a1c      	ldr	r2, [pc, #112]	; (8006ac4 <TIM_OC3_SetConfig+0xf8>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d007      	beq.n	8006a66 <TIM_OC3_SetConfig+0x9a>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a1b      	ldr	r2, [pc, #108]	; (8006ac8 <TIM_OC3_SetConfig+0xfc>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d003      	beq.n	8006a66 <TIM_OC3_SetConfig+0x9a>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a1a      	ldr	r2, [pc, #104]	; (8006acc <TIM_OC3_SetConfig+0x100>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d113      	bne.n	8006a8e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	4a19      	ldr	r2, [pc, #100]	; (8006ad0 <TIM_OC3_SetConfig+0x104>)
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	4a18      	ldr	r2, [pc, #96]	; (8006ad4 <TIM_OC3_SetConfig+0x108>)
 8006a72:	4013      	ands	r3, r2
 8006a74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	011b      	lsls	r3, r3, #4
 8006a7c:	693a      	ldr	r2, [r7, #16]
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	699b      	ldr	r3, [r3, #24]
 8006a86:	011b      	lsls	r3, r3, #4
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	693a      	ldr	r2, [r7, #16]
 8006a92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	621a      	str	r2, [r3, #32]
}
 8006aa8:	46c0      	nop			; (mov r8, r8)
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	b006      	add	sp, #24
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	fffffeff 	.word	0xfffffeff
 8006ab4:	fffffdff 	.word	0xfffffdff
 8006ab8:	40012c00 	.word	0x40012c00
 8006abc:	fffff7ff 	.word	0xfffff7ff
 8006ac0:	fffffbff 	.word	0xfffffbff
 8006ac4:	40014000 	.word	0x40014000
 8006ac8:	40014400 	.word	0x40014400
 8006acc:	40014800 	.word	0x40014800
 8006ad0:	ffffefff 	.word	0xffffefff
 8006ad4:	ffffdfff 	.word	0xffffdfff

08006ad8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	4a28      	ldr	r2, [pc, #160]	; (8006b88 <TIM_OC4_SetConfig+0xb0>)
 8006ae8:	401a      	ands	r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	4a22      	ldr	r2, [pc, #136]	; (8006b8c <TIM_OC4_SetConfig+0xb4>)
 8006b04:	4013      	ands	r3, r2
 8006b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	4a21      	ldr	r2, [pc, #132]	; (8006b90 <TIM_OC4_SetConfig+0xb8>)
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	021b      	lsls	r3, r3, #8
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	4a1d      	ldr	r2, [pc, #116]	; (8006b94 <TIM_OC4_SetConfig+0xbc>)
 8006b20:	4013      	ands	r3, r2
 8006b22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	031b      	lsls	r3, r3, #12
 8006b2a:	693a      	ldr	r2, [r7, #16]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a19      	ldr	r2, [pc, #100]	; (8006b98 <TIM_OC4_SetConfig+0xc0>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d00b      	beq.n	8006b50 <TIM_OC4_SetConfig+0x78>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a18      	ldr	r2, [pc, #96]	; (8006b9c <TIM_OC4_SetConfig+0xc4>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d007      	beq.n	8006b50 <TIM_OC4_SetConfig+0x78>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a17      	ldr	r2, [pc, #92]	; (8006ba0 <TIM_OC4_SetConfig+0xc8>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d003      	beq.n	8006b50 <TIM_OC4_SetConfig+0x78>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a16      	ldr	r2, [pc, #88]	; (8006ba4 <TIM_OC4_SetConfig+0xcc>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d109      	bne.n	8006b64 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	4a15      	ldr	r2, [pc, #84]	; (8006ba8 <TIM_OC4_SetConfig+0xd0>)
 8006b54:	4013      	ands	r3, r2
 8006b56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	695b      	ldr	r3, [r3, #20]
 8006b5c:	019b      	lsls	r3, r3, #6
 8006b5e:	697a      	ldr	r2, [r7, #20]
 8006b60:	4313      	orrs	r3, r2
 8006b62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	685a      	ldr	r2, [r3, #4]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	621a      	str	r2, [r3, #32]
}
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	46bd      	mov	sp, r7
 8006b82:	b006      	add	sp, #24
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	46c0      	nop			; (mov r8, r8)
 8006b88:	ffffefff 	.word	0xffffefff
 8006b8c:	ffff8fff 	.word	0xffff8fff
 8006b90:	fffffcff 	.word	0xfffffcff
 8006b94:	ffffdfff 	.word	0xffffdfff
 8006b98:	40012c00 	.word	0x40012c00
 8006b9c:	40014000 	.word	0x40014000
 8006ba0:	40014400 	.word	0x40014400
 8006ba4:	40014800 	.word	0x40014800
 8006ba8:	ffffbfff 	.word	0xffffbfff

08006bac <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b086      	sub	sp, #24
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
 8006bb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bb6:	2317      	movs	r3, #23
 8006bb8:	18fb      	adds	r3, r7, r3
 8006bba:	2200      	movs	r2, #0
 8006bbc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	2270      	movs	r2, #112	; 0x70
 8006bca:	4393      	bics	r3, r2
 8006bcc:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	2207      	movs	r2, #7
 8006bdc:	4393      	bics	r3, r2
 8006bde:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	693a      	ldr	r2, [r7, #16]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	693a      	ldr	r2, [r7, #16]
 8006bf0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	2b70      	cmp	r3, #112	; 0x70
 8006bf8:	d015      	beq.n	8006c26 <TIM_SlaveTimer_SetConfig+0x7a>
 8006bfa:	d900      	bls.n	8006bfe <TIM_SlaveTimer_SetConfig+0x52>
 8006bfc:	e05b      	b.n	8006cb6 <TIM_SlaveTimer_SetConfig+0x10a>
 8006bfe:	2b60      	cmp	r3, #96	; 0x60
 8006c00:	d04f      	beq.n	8006ca2 <TIM_SlaveTimer_SetConfig+0xf6>
 8006c02:	d858      	bhi.n	8006cb6 <TIM_SlaveTimer_SetConfig+0x10a>
 8006c04:	2b50      	cmp	r3, #80	; 0x50
 8006c06:	d042      	beq.n	8006c8e <TIM_SlaveTimer_SetConfig+0xe2>
 8006c08:	d855      	bhi.n	8006cb6 <TIM_SlaveTimer_SetConfig+0x10a>
 8006c0a:	2b40      	cmp	r3, #64	; 0x40
 8006c0c:	d016      	beq.n	8006c3c <TIM_SlaveTimer_SetConfig+0x90>
 8006c0e:	d852      	bhi.n	8006cb6 <TIM_SlaveTimer_SetConfig+0x10a>
 8006c10:	2b30      	cmp	r3, #48	; 0x30
 8006c12:	d055      	beq.n	8006cc0 <TIM_SlaveTimer_SetConfig+0x114>
 8006c14:	d84f      	bhi.n	8006cb6 <TIM_SlaveTimer_SetConfig+0x10a>
 8006c16:	2b20      	cmp	r3, #32
 8006c18:	d052      	beq.n	8006cc0 <TIM_SlaveTimer_SetConfig+0x114>
 8006c1a:	d84c      	bhi.n	8006cb6 <TIM_SlaveTimer_SetConfig+0x10a>
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d04f      	beq.n	8006cc0 <TIM_SlaveTimer_SetConfig+0x114>
 8006c20:	2b10      	cmp	r3, #16
 8006c22:	d04d      	beq.n	8006cc0 <TIM_SlaveTimer_SetConfig+0x114>
 8006c24:	e047      	b.n	8006cb6 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6818      	ldr	r0, [r3, #0]
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	68d9      	ldr	r1, [r3, #12]
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	689a      	ldr	r2, [r3, #8]
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	f000 f8c5 	bl	8006dc4 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006c3a:	e042      	b.n	8006cc2 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2b05      	cmp	r3, #5
 8006c42:	d101      	bne.n	8006c48 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e03f      	b.n	8006cc8 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	6a1a      	ldr	r2, [r3, #32]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2101      	movs	r1, #1
 8006c5c:	438a      	bics	r2, r1
 8006c5e:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	22f0      	movs	r2, #240	; 0xf0
 8006c6c:	4393      	bics	r3, r2
 8006c6e:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	691b      	ldr	r3, [r3, #16]
 8006c74:	011b      	lsls	r3, r3, #4
 8006c76:	68ba      	ldr	r2, [r7, #8]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68ba      	ldr	r2, [r7, #8]
 8006c82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	621a      	str	r2, [r3, #32]
      break;
 8006c8c:	e019      	b.n	8006cc2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6818      	ldr	r0, [r3, #0]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	6899      	ldr	r1, [r3, #8]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	001a      	movs	r2, r3
 8006c9c:	f000 f818 	bl	8006cd0 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006ca0:	e00f      	b.n	8006cc2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6818      	ldr	r0, [r3, #0]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	6899      	ldr	r1, [r3, #8]
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	001a      	movs	r2, r3
 8006cb0:	f000 f83c 	bl	8006d2c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006cb4:	e005      	b.n	8006cc2 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006cb6:	2317      	movs	r3, #23
 8006cb8:	18fb      	adds	r3, r7, r3
 8006cba:	2201      	movs	r2, #1
 8006cbc:	701a      	strb	r2, [r3, #0]
      break;
 8006cbe:	e000      	b.n	8006cc2 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8006cc0:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8006cc2:	2317      	movs	r3, #23
 8006cc4:	18fb      	adds	r3, r7, r3
 8006cc6:	781b      	ldrb	r3, [r3, #0]
}
 8006cc8:	0018      	movs	r0, r3
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	b006      	add	sp, #24
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	6a1b      	ldr	r3, [r3, #32]
 8006ce0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6a1b      	ldr	r3, [r3, #32]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	4393      	bics	r3, r2
 8006cea:	001a      	movs	r2, r3
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	699b      	ldr	r3, [r3, #24]
 8006cf4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	22f0      	movs	r2, #240	; 0xf0
 8006cfa:	4393      	bics	r3, r2
 8006cfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	011b      	lsls	r3, r3, #4
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	220a      	movs	r2, #10
 8006d0c:	4393      	bics	r3, r2
 8006d0e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d10:	697a      	ldr	r2, [r7, #20]
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	621a      	str	r2, [r3, #32]
}
 8006d24:	46c0      	nop			; (mov r8, r8)
 8006d26:	46bd      	mov	sp, r7
 8006d28:	b006      	add	sp, #24
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b086      	sub	sp, #24
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6a1b      	ldr	r3, [r3, #32]
 8006d3c:	2210      	movs	r2, #16
 8006d3e:	4393      	bics	r3, r2
 8006d40:	001a      	movs	r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	699b      	ldr	r3, [r3, #24]
 8006d4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6a1b      	ldr	r3, [r3, #32]
 8006d50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	4a0d      	ldr	r2, [pc, #52]	; (8006d8c <TIM_TI2_ConfigInputStage+0x60>)
 8006d56:	4013      	ands	r3, r2
 8006d58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	031b      	lsls	r3, r3, #12
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	4313      	orrs	r3, r2
 8006d62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	22a0      	movs	r2, #160	; 0xa0
 8006d68:	4393      	bics	r3, r2
 8006d6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	011b      	lsls	r3, r3, #4
 8006d70:	693a      	ldr	r2, [r7, #16]
 8006d72:	4313      	orrs	r3, r2
 8006d74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	697a      	ldr	r2, [r7, #20]
 8006d7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	693a      	ldr	r2, [r7, #16]
 8006d80:	621a      	str	r2, [r3, #32]
}
 8006d82:	46c0      	nop			; (mov r8, r8)
 8006d84:	46bd      	mov	sp, r7
 8006d86:	b006      	add	sp, #24
 8006d88:	bd80      	pop	{r7, pc}
 8006d8a:	46c0      	nop			; (mov r8, r8)
 8006d8c:	ffff0fff 	.word	0xffff0fff

08006d90 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	689b      	ldr	r3, [r3, #8]
 8006d9e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2270      	movs	r2, #112	; 0x70
 8006da4:	4393      	bics	r3, r2
 8006da6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006da8:	683a      	ldr	r2, [r7, #0]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	4313      	orrs	r3, r2
 8006dae:	2207      	movs	r2, #7
 8006db0:	4313      	orrs	r3, r2
 8006db2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	609a      	str	r2, [r3, #8]
}
 8006dba:	46c0      	nop			; (mov r8, r8)
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	b004      	add	sp, #16
 8006dc0:	bd80      	pop	{r7, pc}
	...

08006dc4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b086      	sub	sp, #24
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
 8006dd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dd8:	697b      	ldr	r3, [r7, #20]
 8006dda:	4a09      	ldr	r2, [pc, #36]	; (8006e00 <TIM_ETR_SetConfig+0x3c>)
 8006ddc:	4013      	ands	r3, r2
 8006dde:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	021a      	lsls	r2, r3, #8
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	431a      	orrs	r2, r3
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	697a      	ldr	r2, [r7, #20]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	697a      	ldr	r2, [r7, #20]
 8006df6:	609a      	str	r2, [r3, #8]
}
 8006df8:	46c0      	nop			; (mov r8, r8)
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	b006      	add	sp, #24
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	ffff00ff 	.word	0xffff00ff

08006e04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	b086      	sub	sp, #24
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	221f      	movs	r2, #31
 8006e14:	4013      	ands	r3, r2
 8006e16:	2201      	movs	r2, #1
 8006e18:	409a      	lsls	r2, r3
 8006e1a:	0013      	movs	r3, r2
 8006e1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	43d2      	mvns	r2, r2
 8006e26:	401a      	ands	r2, r3
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6a1a      	ldr	r2, [r3, #32]
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	211f      	movs	r1, #31
 8006e34:	400b      	ands	r3, r1
 8006e36:	6879      	ldr	r1, [r7, #4]
 8006e38:	4099      	lsls	r1, r3
 8006e3a:	000b      	movs	r3, r1
 8006e3c:	431a      	orrs	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	621a      	str	r2, [r3, #32]
}
 8006e42:	46c0      	nop			; (mov r8, r8)
 8006e44:	46bd      	mov	sp, r7
 8006e46:	b006      	add	sp, #24
 8006e48:	bd80      	pop	{r7, pc}
	...

08006e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	223c      	movs	r2, #60	; 0x3c
 8006e5a:	5c9b      	ldrb	r3, [r3, r2]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d101      	bne.n	8006e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e60:	2302      	movs	r3, #2
 8006e62:	e041      	b.n	8006ee8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	223c      	movs	r2, #60	; 0x3c
 8006e68:	2101      	movs	r1, #1
 8006e6a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	223d      	movs	r2, #61	; 0x3d
 8006e70:	2102      	movs	r1, #2
 8006e72:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2270      	movs	r2, #112	; 0x70
 8006e88:	4393      	bics	r3, r2
 8006e8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	68fa      	ldr	r2, [r7, #12]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68fa      	ldr	r2, [r7, #12]
 8006e9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a13      	ldr	r2, [pc, #76]	; (8006ef0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d009      	beq.n	8006ebc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a11      	ldr	r2, [pc, #68]	; (8006ef4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d004      	beq.n	8006ebc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a10      	ldr	r2, [pc, #64]	; (8006ef8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d10c      	bne.n	8006ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	2280      	movs	r2, #128	; 0x80
 8006ec0:	4393      	bics	r3, r2
 8006ec2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	68ba      	ldr	r2, [r7, #8]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68ba      	ldr	r2, [r7, #8]
 8006ed4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	223d      	movs	r2, #61	; 0x3d
 8006eda:	2101      	movs	r1, #1
 8006edc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	223c      	movs	r2, #60	; 0x3c
 8006ee2:	2100      	movs	r1, #0
 8006ee4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
}
 8006ee8:	0018      	movs	r0, r3
 8006eea:	46bd      	mov	sp, r7
 8006eec:	b004      	add	sp, #16
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	40012c00 	.word	0x40012c00
 8006ef4:	40000400 	.word	0x40000400
 8006ef8:	40014000 	.word	0x40014000

08006efc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b084      	sub	sp, #16
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
 8006f04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f06:	2300      	movs	r3, #0
 8006f08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	223c      	movs	r2, #60	; 0x3c
 8006f0e:	5c9b      	ldrb	r3, [r3, r2]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d101      	bne.n	8006f18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006f14:	2302      	movs	r3, #2
 8006f16:	e03e      	b.n	8006f96 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	223c      	movs	r2, #60	; 0x3c
 8006f1c:	2101      	movs	r1, #1
 8006f1e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	22ff      	movs	r2, #255	; 0xff
 8006f24:	4393      	bics	r3, r2
 8006f26:	001a      	movs	r2, r3
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	4a1b      	ldr	r2, [pc, #108]	; (8006fa0 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8006f34:	401a      	ands	r2, r3
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	4a18      	ldr	r2, [pc, #96]	; (8006fa4 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8006f42:	401a      	ands	r2, r3
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	4a16      	ldr	r2, [pc, #88]	; (8006fa8 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8006f50:	401a      	ands	r2, r3
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	4a13      	ldr	r2, [pc, #76]	; (8006fac <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8006f5e:	401a      	ands	r2, r3
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4a11      	ldr	r2, [pc, #68]	; (8006fb0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8006f6c:	401a      	ands	r2, r3
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	695b      	ldr	r3, [r3, #20]
 8006f72:	4313      	orrs	r3, r2
 8006f74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	4a0e      	ldr	r2, [pc, #56]	; (8006fb4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8006f7a:	401a      	ands	r2, r3
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	69db      	ldr	r3, [r3, #28]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	223c      	movs	r2, #60	; 0x3c
 8006f90:	2100      	movs	r1, #0
 8006f92:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	0018      	movs	r0, r3
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	b004      	add	sp, #16
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	46c0      	nop			; (mov r8, r8)
 8006fa0:	fffffcff 	.word	0xfffffcff
 8006fa4:	fffffbff 	.word	0xfffffbff
 8006fa8:	fffff7ff 	.word	0xfffff7ff
 8006fac:	ffffefff 	.word	0xffffefff
 8006fb0:	ffffdfff 	.word	0xffffdfff
 8006fb4:	ffffbfff 	.word	0xffffbfff

08006fb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fc0:	46c0      	nop			; (mov r8, r8)
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	b002      	add	sp, #8
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fd0:	46c0      	nop			; (mov r8, r8)
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	b002      	add	sp, #8
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d101      	bne.n	8006fea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e044      	b.n	8007074 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d107      	bne.n	8007002 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2278      	movs	r2, #120	; 0x78
 8006ff6:	2100      	movs	r1, #0
 8006ff8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	0018      	movs	r0, r3
 8006ffe:	f7fc fd41 	bl	8003a84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2224      	movs	r2, #36	; 0x24
 8007006:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2101      	movs	r1, #1
 8007014:	438a      	bics	r2, r1
 8007016:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	0018      	movs	r0, r3
 800701c:	f000 fc0c 	bl	8007838 <UART_SetConfig>
 8007020:	0003      	movs	r3, r0
 8007022:	2b01      	cmp	r3, #1
 8007024:	d101      	bne.n	800702a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	e024      	b.n	8007074 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702e:	2b00      	cmp	r3, #0
 8007030:	d003      	beq.n	800703a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	0018      	movs	r0, r3
 8007036:	f000 fd3f 	bl	8007ab8 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	490d      	ldr	r1, [pc, #52]	; (800707c <HAL_UART_Init+0xa4>)
 8007046:	400a      	ands	r2, r1
 8007048:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	689a      	ldr	r2, [r3, #8]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2108      	movs	r1, #8
 8007056:	438a      	bics	r2, r1
 8007058:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2101      	movs	r1, #1
 8007066:	430a      	orrs	r2, r1
 8007068:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	0018      	movs	r0, r3
 800706e:	f000 fdd7 	bl	8007c20 <UART_CheckIdleState>
 8007072:	0003      	movs	r3, r0
}
 8007074:	0018      	movs	r0, r3
 8007076:	46bd      	mov	sp, r7
 8007078:	b002      	add	sp, #8
 800707a:	bd80      	pop	{r7, pc}
 800707c:	fffff7ff 	.word	0xfffff7ff

08007080 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b08a      	sub	sp, #40	; 0x28
 8007084:	af02      	add	r7, sp, #8
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	1dbb      	adds	r3, r7, #6
 800708e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007094:	2b20      	cmp	r3, #32
 8007096:	d000      	beq.n	800709a <HAL_UART_Transmit+0x1a>
 8007098:	e08d      	b.n	80071b6 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d003      	beq.n	80070a8 <HAL_UART_Transmit+0x28>
 80070a0:	1dbb      	adds	r3, r7, #6
 80070a2:	881b      	ldrh	r3, [r3, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d101      	bne.n	80070ac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e085      	b.n	80071b8 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	689a      	ldr	r2, [r3, #8]
 80070b0:	2380      	movs	r3, #128	; 0x80
 80070b2:	015b      	lsls	r3, r3, #5
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d109      	bne.n	80070cc <HAL_UART_Transmit+0x4c>
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d105      	bne.n	80070cc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	2201      	movs	r2, #1
 80070c4:	4013      	ands	r3, r2
 80070c6:	d001      	beq.n	80070cc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	e075      	b.n	80071b8 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2284      	movs	r2, #132	; 0x84
 80070d0:	2100      	movs	r1, #0
 80070d2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2221      	movs	r2, #33	; 0x21
 80070d8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070da:	f7fc fdf9 	bl	8003cd0 <HAL_GetTick>
 80070de:	0003      	movs	r3, r0
 80070e0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	1dba      	adds	r2, r7, #6
 80070e6:	2150      	movs	r1, #80	; 0x50
 80070e8:	8812      	ldrh	r2, [r2, #0]
 80070ea:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	1dba      	adds	r2, r7, #6
 80070f0:	2152      	movs	r1, #82	; 0x52
 80070f2:	8812      	ldrh	r2, [r2, #0]
 80070f4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	689a      	ldr	r2, [r3, #8]
 80070fa:	2380      	movs	r3, #128	; 0x80
 80070fc:	015b      	lsls	r3, r3, #5
 80070fe:	429a      	cmp	r2, r3
 8007100:	d108      	bne.n	8007114 <HAL_UART_Transmit+0x94>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d104      	bne.n	8007114 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800710a:	2300      	movs	r3, #0
 800710c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	61bb      	str	r3, [r7, #24]
 8007112:	e003      	b.n	800711c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007118:	2300      	movs	r3, #0
 800711a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800711c:	e030      	b.n	8007180 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	68f8      	ldr	r0, [r7, #12]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	9300      	str	r3, [sp, #0]
 8007126:	0013      	movs	r3, r2
 8007128:	2200      	movs	r2, #0
 800712a:	2180      	movs	r1, #128	; 0x80
 800712c:	f000 fe20 	bl	8007d70 <UART_WaitOnFlagUntilTimeout>
 8007130:	1e03      	subs	r3, r0, #0
 8007132:	d004      	beq.n	800713e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2220      	movs	r2, #32
 8007138:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800713a:	2303      	movs	r3, #3
 800713c:	e03c      	b.n	80071b8 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d10b      	bne.n	800715c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007144:	69bb      	ldr	r3, [r7, #24]
 8007146:	881a      	ldrh	r2, [r3, #0]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	05d2      	lsls	r2, r2, #23
 800714e:	0dd2      	lsrs	r2, r2, #23
 8007150:	b292      	uxth	r2, r2
 8007152:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	3302      	adds	r3, #2
 8007158:	61bb      	str	r3, [r7, #24]
 800715a:	e008      	b.n	800716e <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800715c:	69fb      	ldr	r3, [r7, #28]
 800715e:	781a      	ldrb	r2, [r3, #0]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	b292      	uxth	r2, r2
 8007166:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	3301      	adds	r3, #1
 800716c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2252      	movs	r2, #82	; 0x52
 8007172:	5a9b      	ldrh	r3, [r3, r2]
 8007174:	b29b      	uxth	r3, r3
 8007176:	3b01      	subs	r3, #1
 8007178:	b299      	uxth	r1, r3
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2252      	movs	r2, #82	; 0x52
 800717e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2252      	movs	r2, #82	; 0x52
 8007184:	5a9b      	ldrh	r3, [r3, r2]
 8007186:	b29b      	uxth	r3, r3
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1c8      	bne.n	800711e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	68f8      	ldr	r0, [r7, #12]
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	0013      	movs	r3, r2
 8007196:	2200      	movs	r2, #0
 8007198:	2140      	movs	r1, #64	; 0x40
 800719a:	f000 fde9 	bl	8007d70 <UART_WaitOnFlagUntilTimeout>
 800719e:	1e03      	subs	r3, r0, #0
 80071a0:	d004      	beq.n	80071ac <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2220      	movs	r2, #32
 80071a6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80071a8:	2303      	movs	r3, #3
 80071aa:	e005      	b.n	80071b8 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2220      	movs	r2, #32
 80071b0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80071b2:	2300      	movs	r3, #0
 80071b4:	e000      	b.n	80071b8 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80071b6:	2302      	movs	r3, #2
  }
}
 80071b8:	0018      	movs	r0, r3
 80071ba:	46bd      	mov	sp, r7
 80071bc:	b008      	add	sp, #32
 80071be:	bd80      	pop	{r7, pc}

080071c0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b088      	sub	sp, #32
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	60f8      	str	r0, [r7, #12]
 80071c8:	60b9      	str	r1, [r7, #8]
 80071ca:	1dbb      	adds	r3, r7, #6
 80071cc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2280      	movs	r2, #128	; 0x80
 80071d2:	589b      	ldr	r3, [r3, r2]
 80071d4:	2b20      	cmp	r3, #32
 80071d6:	d145      	bne.n	8007264 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d003      	beq.n	80071e6 <HAL_UART_Receive_IT+0x26>
 80071de:	1dbb      	adds	r3, r7, #6
 80071e0:	881b      	ldrh	r3, [r3, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d101      	bne.n	80071ea <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e03d      	b.n	8007266 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	689a      	ldr	r2, [r3, #8]
 80071ee:	2380      	movs	r3, #128	; 0x80
 80071f0:	015b      	lsls	r3, r3, #5
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d109      	bne.n	800720a <HAL_UART_Receive_IT+0x4a>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d105      	bne.n	800720a <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	2201      	movs	r2, #1
 8007202:	4013      	ands	r3, r2
 8007204:	d001      	beq.n	800720a <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e02d      	b.n	8007266 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	2380      	movs	r3, #128	; 0x80
 8007218:	041b      	lsls	r3, r3, #16
 800721a:	4013      	ands	r3, r2
 800721c:	d019      	beq.n	8007252 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800721e:	f3ef 8310 	mrs	r3, PRIMASK
 8007222:	613b      	str	r3, [r7, #16]
  return(result);
 8007224:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007226:	61fb      	str	r3, [r7, #28]
 8007228:	2301      	movs	r3, #1
 800722a:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	f383 8810 	msr	PRIMASK, r3
}
 8007232:	46c0      	nop			; (mov r8, r8)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	681a      	ldr	r2, [r3, #0]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2180      	movs	r1, #128	; 0x80
 8007240:	04c9      	lsls	r1, r1, #19
 8007242:	430a      	orrs	r2, r1
 8007244:	601a      	str	r2, [r3, #0]
 8007246:	69fb      	ldr	r3, [r7, #28]
 8007248:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	f383 8810 	msr	PRIMASK, r3
}
 8007250:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007252:	1dbb      	adds	r3, r7, #6
 8007254:	881a      	ldrh	r2, [r3, #0]
 8007256:	68b9      	ldr	r1, [r7, #8]
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	0018      	movs	r0, r3
 800725c:	f000 fdf2 	bl	8007e44 <UART_Start_Receive_IT>
 8007260:	0003      	movs	r3, r0
 8007262:	e000      	b.n	8007266 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8007264:	2302      	movs	r3, #2
  }
}
 8007266:	0018      	movs	r0, r3
 8007268:	46bd      	mov	sp, r7
 800726a:	b008      	add	sp, #32
 800726c:	bd80      	pop	{r7, pc}
	...

08007270 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007270:	b590      	push	{r4, r7, lr}
 8007272:	b0ab      	sub	sp, #172	; 0xac
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	69db      	ldr	r3, [r3, #28]
 800727e:	22a4      	movs	r2, #164	; 0xa4
 8007280:	18b9      	adds	r1, r7, r2
 8007282:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	20a0      	movs	r0, #160	; 0xa0
 800728c:	1839      	adds	r1, r7, r0
 800728e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	219c      	movs	r1, #156	; 0x9c
 8007298:	1879      	adds	r1, r7, r1
 800729a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800729c:	0011      	movs	r1, r2
 800729e:	18bb      	adds	r3, r7, r2
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a99      	ldr	r2, [pc, #612]	; (8007508 <HAL_UART_IRQHandler+0x298>)
 80072a4:	4013      	ands	r3, r2
 80072a6:	2298      	movs	r2, #152	; 0x98
 80072a8:	18bc      	adds	r4, r7, r2
 80072aa:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80072ac:	18bb      	adds	r3, r7, r2
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d114      	bne.n	80072de <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80072b4:	187b      	adds	r3, r7, r1
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	2220      	movs	r2, #32
 80072ba:	4013      	ands	r3, r2
 80072bc:	d00f      	beq.n	80072de <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80072be:	183b      	adds	r3, r7, r0
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2220      	movs	r2, #32
 80072c4:	4013      	ands	r3, r2
 80072c6:	d00a      	beq.n	80072de <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d100      	bne.n	80072d2 <HAL_UART_IRQHandler+0x62>
 80072d0:	e286      	b.n	80077e0 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	0010      	movs	r0, r2
 80072da:	4798      	blx	r3
      }
      return;
 80072dc:	e280      	b.n	80077e0 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072de:	2398      	movs	r3, #152	; 0x98
 80072e0:	18fb      	adds	r3, r7, r3
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d100      	bne.n	80072ea <HAL_UART_IRQHandler+0x7a>
 80072e8:	e114      	b.n	8007514 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80072ea:	239c      	movs	r3, #156	; 0x9c
 80072ec:	18fb      	adds	r3, r7, r3
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2201      	movs	r2, #1
 80072f2:	4013      	ands	r3, r2
 80072f4:	d106      	bne.n	8007304 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80072f6:	23a0      	movs	r3, #160	; 0xa0
 80072f8:	18fb      	adds	r3, r7, r3
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a83      	ldr	r2, [pc, #524]	; (800750c <HAL_UART_IRQHandler+0x29c>)
 80072fe:	4013      	ands	r3, r2
 8007300:	d100      	bne.n	8007304 <HAL_UART_IRQHandler+0x94>
 8007302:	e107      	b.n	8007514 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007304:	23a4      	movs	r3, #164	; 0xa4
 8007306:	18fb      	adds	r3, r7, r3
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2201      	movs	r2, #1
 800730c:	4013      	ands	r3, r2
 800730e:	d012      	beq.n	8007336 <HAL_UART_IRQHandler+0xc6>
 8007310:	23a0      	movs	r3, #160	; 0xa0
 8007312:	18fb      	adds	r3, r7, r3
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	2380      	movs	r3, #128	; 0x80
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	4013      	ands	r3, r2
 800731c:	d00b      	beq.n	8007336 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2201      	movs	r2, #1
 8007324:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2284      	movs	r2, #132	; 0x84
 800732a:	589b      	ldr	r3, [r3, r2]
 800732c:	2201      	movs	r2, #1
 800732e:	431a      	orrs	r2, r3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2184      	movs	r1, #132	; 0x84
 8007334:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007336:	23a4      	movs	r3, #164	; 0xa4
 8007338:	18fb      	adds	r3, r7, r3
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2202      	movs	r2, #2
 800733e:	4013      	ands	r3, r2
 8007340:	d011      	beq.n	8007366 <HAL_UART_IRQHandler+0xf6>
 8007342:	239c      	movs	r3, #156	; 0x9c
 8007344:	18fb      	adds	r3, r7, r3
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2201      	movs	r2, #1
 800734a:	4013      	ands	r3, r2
 800734c:	d00b      	beq.n	8007366 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2202      	movs	r2, #2
 8007354:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2284      	movs	r2, #132	; 0x84
 800735a:	589b      	ldr	r3, [r3, r2]
 800735c:	2204      	movs	r2, #4
 800735e:	431a      	orrs	r2, r3
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2184      	movs	r1, #132	; 0x84
 8007364:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007366:	23a4      	movs	r3, #164	; 0xa4
 8007368:	18fb      	adds	r3, r7, r3
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2204      	movs	r2, #4
 800736e:	4013      	ands	r3, r2
 8007370:	d011      	beq.n	8007396 <HAL_UART_IRQHandler+0x126>
 8007372:	239c      	movs	r3, #156	; 0x9c
 8007374:	18fb      	adds	r3, r7, r3
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	2201      	movs	r2, #1
 800737a:	4013      	ands	r3, r2
 800737c:	d00b      	beq.n	8007396 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	2204      	movs	r2, #4
 8007384:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2284      	movs	r2, #132	; 0x84
 800738a:	589b      	ldr	r3, [r3, r2]
 800738c:	2202      	movs	r2, #2
 800738e:	431a      	orrs	r2, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2184      	movs	r1, #132	; 0x84
 8007394:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007396:	23a4      	movs	r3, #164	; 0xa4
 8007398:	18fb      	adds	r3, r7, r3
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2208      	movs	r2, #8
 800739e:	4013      	ands	r3, r2
 80073a0:	d017      	beq.n	80073d2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80073a2:	23a0      	movs	r3, #160	; 0xa0
 80073a4:	18fb      	adds	r3, r7, r3
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2220      	movs	r2, #32
 80073aa:	4013      	ands	r3, r2
 80073ac:	d105      	bne.n	80073ba <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80073ae:	239c      	movs	r3, #156	; 0x9c
 80073b0:	18fb      	adds	r3, r7, r3
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	2201      	movs	r2, #1
 80073b6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80073b8:	d00b      	beq.n	80073d2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2208      	movs	r2, #8
 80073c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2284      	movs	r2, #132	; 0x84
 80073c6:	589b      	ldr	r3, [r3, r2]
 80073c8:	2208      	movs	r2, #8
 80073ca:	431a      	orrs	r2, r3
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2184      	movs	r1, #132	; 0x84
 80073d0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073d2:	23a4      	movs	r3, #164	; 0xa4
 80073d4:	18fb      	adds	r3, r7, r3
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	2380      	movs	r3, #128	; 0x80
 80073da:	011b      	lsls	r3, r3, #4
 80073dc:	4013      	ands	r3, r2
 80073de:	d013      	beq.n	8007408 <HAL_UART_IRQHandler+0x198>
 80073e0:	23a0      	movs	r3, #160	; 0xa0
 80073e2:	18fb      	adds	r3, r7, r3
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	2380      	movs	r3, #128	; 0x80
 80073e8:	04db      	lsls	r3, r3, #19
 80073ea:	4013      	ands	r3, r2
 80073ec:	d00c      	beq.n	8007408 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2280      	movs	r2, #128	; 0x80
 80073f4:	0112      	lsls	r2, r2, #4
 80073f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2284      	movs	r2, #132	; 0x84
 80073fc:	589b      	ldr	r3, [r3, r2]
 80073fe:	2220      	movs	r2, #32
 8007400:	431a      	orrs	r2, r3
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2184      	movs	r1, #132	; 0x84
 8007406:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2284      	movs	r2, #132	; 0x84
 800740c:	589b      	ldr	r3, [r3, r2]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d100      	bne.n	8007414 <HAL_UART_IRQHandler+0x1a4>
 8007412:	e1e7      	b.n	80077e4 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007414:	23a4      	movs	r3, #164	; 0xa4
 8007416:	18fb      	adds	r3, r7, r3
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2220      	movs	r2, #32
 800741c:	4013      	ands	r3, r2
 800741e:	d00e      	beq.n	800743e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007420:	23a0      	movs	r3, #160	; 0xa0
 8007422:	18fb      	adds	r3, r7, r3
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	2220      	movs	r2, #32
 8007428:	4013      	ands	r3, r2
 800742a:	d008      	beq.n	800743e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007430:	2b00      	cmp	r3, #0
 8007432:	d004      	beq.n	800743e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	0010      	movs	r0, r2
 800743c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2284      	movs	r2, #132	; 0x84
 8007442:	589b      	ldr	r3, [r3, r2]
 8007444:	2194      	movs	r1, #148	; 0x94
 8007446:	187a      	adds	r2, r7, r1
 8007448:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	2240      	movs	r2, #64	; 0x40
 8007452:	4013      	ands	r3, r2
 8007454:	2b40      	cmp	r3, #64	; 0x40
 8007456:	d004      	beq.n	8007462 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007458:	187b      	adds	r3, r7, r1
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2228      	movs	r2, #40	; 0x28
 800745e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007460:	d047      	beq.n	80074f2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	0018      	movs	r0, r3
 8007466:	f000 fda3 	bl	8007fb0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	2240      	movs	r2, #64	; 0x40
 8007472:	4013      	ands	r3, r2
 8007474:	2b40      	cmp	r3, #64	; 0x40
 8007476:	d137      	bne.n	80074e8 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007478:	f3ef 8310 	mrs	r3, PRIMASK
 800747c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800747e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007480:	2090      	movs	r0, #144	; 0x90
 8007482:	183a      	adds	r2, r7, r0
 8007484:	6013      	str	r3, [r2, #0]
 8007486:	2301      	movs	r3, #1
 8007488:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800748a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800748c:	f383 8810 	msr	PRIMASK, r3
}
 8007490:	46c0      	nop			; (mov r8, r8)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	689a      	ldr	r2, [r3, #8]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2140      	movs	r1, #64	; 0x40
 800749e:	438a      	bics	r2, r1
 80074a0:	609a      	str	r2, [r3, #8]
 80074a2:	183b      	adds	r3, r7, r0
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80074aa:	f383 8810 	msr	PRIMASK, r3
}
 80074ae:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d012      	beq.n	80074de <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074bc:	4a14      	ldr	r2, [pc, #80]	; (8007510 <HAL_UART_IRQHandler+0x2a0>)
 80074be:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074c4:	0018      	movs	r0, r3
 80074c6:	f7fd f9a1 	bl	800480c <HAL_DMA_Abort_IT>
 80074ca:	1e03      	subs	r3, r0, #0
 80074cc:	d01a      	beq.n	8007504 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074d8:	0018      	movs	r0, r3
 80074da:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074dc:	e012      	b.n	8007504 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	0018      	movs	r0, r3
 80074e2:	f000 f995 	bl	8007810 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e6:	e00d      	b.n	8007504 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	0018      	movs	r0, r3
 80074ec:	f000 f990 	bl	8007810 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f0:	e008      	b.n	8007504 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	0018      	movs	r0, r3
 80074f6:	f000 f98b 	bl	8007810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2284      	movs	r2, #132	; 0x84
 80074fe:	2100      	movs	r1, #0
 8007500:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007502:	e16f      	b.n	80077e4 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007504:	46c0      	nop			; (mov r8, r8)
    return;
 8007506:	e16d      	b.n	80077e4 <HAL_UART_IRQHandler+0x574>
 8007508:	0000080f 	.word	0x0000080f
 800750c:	04000120 	.word	0x04000120
 8007510:	08008079 	.word	0x08008079

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007518:	2b01      	cmp	r3, #1
 800751a:	d000      	beq.n	800751e <HAL_UART_IRQHandler+0x2ae>
 800751c:	e139      	b.n	8007792 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800751e:	23a4      	movs	r3, #164	; 0xa4
 8007520:	18fb      	adds	r3, r7, r3
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2210      	movs	r2, #16
 8007526:	4013      	ands	r3, r2
 8007528:	d100      	bne.n	800752c <HAL_UART_IRQHandler+0x2bc>
 800752a:	e132      	b.n	8007792 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800752c:	23a0      	movs	r3, #160	; 0xa0
 800752e:	18fb      	adds	r3, r7, r3
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2210      	movs	r2, #16
 8007534:	4013      	ands	r3, r2
 8007536:	d100      	bne.n	800753a <HAL_UART_IRQHandler+0x2ca>
 8007538:	e12b      	b.n	8007792 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2210      	movs	r2, #16
 8007540:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	2240      	movs	r2, #64	; 0x40
 800754a:	4013      	ands	r3, r2
 800754c:	2b40      	cmp	r3, #64	; 0x40
 800754e:	d000      	beq.n	8007552 <HAL_UART_IRQHandler+0x2e2>
 8007550:	e09f      	b.n	8007692 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	685a      	ldr	r2, [r3, #4]
 800755a:	217e      	movs	r1, #126	; 0x7e
 800755c:	187b      	adds	r3, r7, r1
 800755e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007560:	187b      	adds	r3, r7, r1
 8007562:	881b      	ldrh	r3, [r3, #0]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d100      	bne.n	800756a <HAL_UART_IRQHandler+0x2fa>
 8007568:	e13e      	b.n	80077e8 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	2258      	movs	r2, #88	; 0x58
 800756e:	5a9b      	ldrh	r3, [r3, r2]
 8007570:	187a      	adds	r2, r7, r1
 8007572:	8812      	ldrh	r2, [r2, #0]
 8007574:	429a      	cmp	r2, r3
 8007576:	d300      	bcc.n	800757a <HAL_UART_IRQHandler+0x30a>
 8007578:	e136      	b.n	80077e8 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	187a      	adds	r2, r7, r1
 800757e:	215a      	movs	r1, #90	; 0x5a
 8007580:	8812      	ldrh	r2, [r2, #0]
 8007582:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007588:	699b      	ldr	r3, [r3, #24]
 800758a:	2b20      	cmp	r3, #32
 800758c:	d06f      	beq.n	800766e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800758e:	f3ef 8310 	mrs	r3, PRIMASK
 8007592:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007596:	67bb      	str	r3, [r7, #120]	; 0x78
 8007598:	2301      	movs	r3, #1
 800759a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800759c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800759e:	f383 8810 	msr	PRIMASK, r3
}
 80075a2:	46c0      	nop			; (mov r8, r8)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4992      	ldr	r1, [pc, #584]	; (80077f8 <HAL_UART_IRQHandler+0x588>)
 80075b0:	400a      	ands	r2, r1
 80075b2:	601a      	str	r2, [r3, #0]
 80075b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ba:	f383 8810 	msr	PRIMASK, r3
}
 80075be:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075c0:	f3ef 8310 	mrs	r3, PRIMASK
 80075c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80075c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075c8:	677b      	str	r3, [r7, #116]	; 0x74
 80075ca:	2301      	movs	r3, #1
 80075cc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075d0:	f383 8810 	msr	PRIMASK, r3
}
 80075d4:	46c0      	nop			; (mov r8, r8)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	689a      	ldr	r2, [r3, #8]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2101      	movs	r1, #1
 80075e2:	438a      	bics	r2, r1
 80075e4:	609a      	str	r2, [r3, #8]
 80075e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075e8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075ec:	f383 8810 	msr	PRIMASK, r3
}
 80075f0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075f2:	f3ef 8310 	mrs	r3, PRIMASK
 80075f6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80075f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075fa:	673b      	str	r3, [r7, #112]	; 0x70
 80075fc:	2301      	movs	r3, #1
 80075fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007602:	f383 8810 	msr	PRIMASK, r3
}
 8007606:	46c0      	nop			; (mov r8, r8)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	689a      	ldr	r2, [r3, #8]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2140      	movs	r1, #64	; 0x40
 8007614:	438a      	bics	r2, r1
 8007616:	609a      	str	r2, [r3, #8]
 8007618:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800761a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800761c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800761e:	f383 8810 	msr	PRIMASK, r3
}
 8007622:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2280      	movs	r2, #128	; 0x80
 8007628:	2120      	movs	r1, #32
 800762a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007632:	f3ef 8310 	mrs	r3, PRIMASK
 8007636:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8007638:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800763a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800763c:	2301      	movs	r3, #1
 800763e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007640:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007642:	f383 8810 	msr	PRIMASK, r3
}
 8007646:	46c0      	nop			; (mov r8, r8)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	2110      	movs	r1, #16
 8007654:	438a      	bics	r2, r1
 8007656:	601a      	str	r2, [r3, #0]
 8007658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800765a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800765c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800765e:	f383 8810 	msr	PRIMASK, r3
}
 8007662:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007668:	0018      	movs	r0, r3
 800766a:	f7fd f897 	bl	800479c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2202      	movs	r2, #2
 8007672:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2258      	movs	r2, #88	; 0x58
 8007678:	5a9a      	ldrh	r2, [r3, r2]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	215a      	movs	r1, #90	; 0x5a
 800767e:	5a5b      	ldrh	r3, [r3, r1]
 8007680:	b29b      	uxth	r3, r3
 8007682:	1ad3      	subs	r3, r2, r3
 8007684:	b29a      	uxth	r2, r3
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	0011      	movs	r1, r2
 800768a:	0018      	movs	r0, r3
 800768c:	f000 f8c8 	bl	8007820 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007690:	e0aa      	b.n	80077e8 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2258      	movs	r2, #88	; 0x58
 8007696:	5a99      	ldrh	r1, [r3, r2]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	225a      	movs	r2, #90	; 0x5a
 800769c:	5a9b      	ldrh	r3, [r3, r2]
 800769e:	b29a      	uxth	r2, r3
 80076a0:	208e      	movs	r0, #142	; 0x8e
 80076a2:	183b      	adds	r3, r7, r0
 80076a4:	1a8a      	subs	r2, r1, r2
 80076a6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	225a      	movs	r2, #90	; 0x5a
 80076ac:	5a9b      	ldrh	r3, [r3, r2]
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d100      	bne.n	80076b6 <HAL_UART_IRQHandler+0x446>
 80076b4:	e09a      	b.n	80077ec <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 80076b6:	183b      	adds	r3, r7, r0
 80076b8:	881b      	ldrh	r3, [r3, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d100      	bne.n	80076c0 <HAL_UART_IRQHandler+0x450>
 80076be:	e095      	b.n	80077ec <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076c0:	f3ef 8310 	mrs	r3, PRIMASK
 80076c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80076c6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076c8:	2488      	movs	r4, #136	; 0x88
 80076ca:	193a      	adds	r2, r7, r4
 80076cc:	6013      	str	r3, [r2, #0]
 80076ce:	2301      	movs	r3, #1
 80076d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	f383 8810 	msr	PRIMASK, r3
}
 80076d8:	46c0      	nop			; (mov r8, r8)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4945      	ldr	r1, [pc, #276]	; (80077fc <HAL_UART_IRQHandler+0x58c>)
 80076e6:	400a      	ands	r2, r1
 80076e8:	601a      	str	r2, [r3, #0]
 80076ea:	193b      	adds	r3, r7, r4
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	f383 8810 	msr	PRIMASK, r3
}
 80076f6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076f8:	f3ef 8310 	mrs	r3, PRIMASK
 80076fc:	61bb      	str	r3, [r7, #24]
  return(result);
 80076fe:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007700:	2484      	movs	r4, #132	; 0x84
 8007702:	193a      	adds	r2, r7, r4
 8007704:	6013      	str	r3, [r2, #0]
 8007706:	2301      	movs	r3, #1
 8007708:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800770a:	69fb      	ldr	r3, [r7, #28]
 800770c:	f383 8810 	msr	PRIMASK, r3
}
 8007710:	46c0      	nop			; (mov r8, r8)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2101      	movs	r1, #1
 800771e:	438a      	bics	r2, r1
 8007720:	609a      	str	r2, [r3, #8]
 8007722:	193b      	adds	r3, r7, r4
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	f383 8810 	msr	PRIMASK, r3
}
 800772e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2280      	movs	r2, #128	; 0x80
 8007734:	2120      	movs	r1, #32
 8007736:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007744:	f3ef 8310 	mrs	r3, PRIMASK
 8007748:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800774a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800774c:	2480      	movs	r4, #128	; 0x80
 800774e:	193a      	adds	r2, r7, r4
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	2301      	movs	r3, #1
 8007754:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007758:	f383 8810 	msr	PRIMASK, r3
}
 800775c:	46c0      	nop			; (mov r8, r8)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	2110      	movs	r1, #16
 800776a:	438a      	bics	r2, r1
 800776c:	601a      	str	r2, [r3, #0]
 800776e:	193b      	adds	r3, r7, r4
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007776:	f383 8810 	msr	PRIMASK, r3
}
 800777a:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	2202      	movs	r2, #2
 8007780:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007782:	183b      	adds	r3, r7, r0
 8007784:	881a      	ldrh	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	0011      	movs	r1, r2
 800778a:	0018      	movs	r0, r3
 800778c:	f000 f848 	bl	8007820 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007790:	e02c      	b.n	80077ec <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007792:	23a4      	movs	r3, #164	; 0xa4
 8007794:	18fb      	adds	r3, r7, r3
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2280      	movs	r2, #128	; 0x80
 800779a:	4013      	ands	r3, r2
 800779c:	d00f      	beq.n	80077be <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800779e:	23a0      	movs	r3, #160	; 0xa0
 80077a0:	18fb      	adds	r3, r7, r3
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2280      	movs	r2, #128	; 0x80
 80077a6:	4013      	ands	r3, r2
 80077a8:	d009      	beq.n	80077be <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d01e      	beq.n	80077f0 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	0010      	movs	r0, r2
 80077ba:	4798      	blx	r3
    }
    return;
 80077bc:	e018      	b.n	80077f0 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80077be:	23a4      	movs	r3, #164	; 0xa4
 80077c0:	18fb      	adds	r3, r7, r3
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	2240      	movs	r2, #64	; 0x40
 80077c6:	4013      	ands	r3, r2
 80077c8:	d013      	beq.n	80077f2 <HAL_UART_IRQHandler+0x582>
 80077ca:	23a0      	movs	r3, #160	; 0xa0
 80077cc:	18fb      	adds	r3, r7, r3
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2240      	movs	r2, #64	; 0x40
 80077d2:	4013      	ands	r3, r2
 80077d4:	d00d      	beq.n	80077f2 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	0018      	movs	r0, r3
 80077da:	f000 fc64 	bl	80080a6 <UART_EndTransmit_IT>
    return;
 80077de:	e008      	b.n	80077f2 <HAL_UART_IRQHandler+0x582>
      return;
 80077e0:	46c0      	nop			; (mov r8, r8)
 80077e2:	e006      	b.n	80077f2 <HAL_UART_IRQHandler+0x582>
    return;
 80077e4:	46c0      	nop			; (mov r8, r8)
 80077e6:	e004      	b.n	80077f2 <HAL_UART_IRQHandler+0x582>
      return;
 80077e8:	46c0      	nop			; (mov r8, r8)
 80077ea:	e002      	b.n	80077f2 <HAL_UART_IRQHandler+0x582>
      return;
 80077ec:	46c0      	nop			; (mov r8, r8)
 80077ee:	e000      	b.n	80077f2 <HAL_UART_IRQHandler+0x582>
    return;
 80077f0:	46c0      	nop			; (mov r8, r8)
  }

}
 80077f2:	46bd      	mov	sp, r7
 80077f4:	b02b      	add	sp, #172	; 0xac
 80077f6:	bd90      	pop	{r4, r7, pc}
 80077f8:	fffffeff 	.word	0xfffffeff
 80077fc:	fffffedf 	.word	0xfffffedf

08007800 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007808:	46c0      	nop			; (mov r8, r8)
 800780a:	46bd      	mov	sp, r7
 800780c:	b002      	add	sp, #8
 800780e:	bd80      	pop	{r7, pc}

08007810 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007818:	46c0      	nop			; (mov r8, r8)
 800781a:	46bd      	mov	sp, r7
 800781c:	b002      	add	sp, #8
 800781e:	bd80      	pop	{r7, pc}

08007820 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	000a      	movs	r2, r1
 800782a:	1cbb      	adds	r3, r7, #2
 800782c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800782e:	46c0      	nop			; (mov r8, r8)
 8007830:	46bd      	mov	sp, r7
 8007832:	b002      	add	sp, #8
 8007834:	bd80      	pop	{r7, pc}
	...

08007838 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b088      	sub	sp, #32
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007840:	231e      	movs	r3, #30
 8007842:	18fb      	adds	r3, r7, r3
 8007844:	2200      	movs	r2, #0
 8007846:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	689a      	ldr	r2, [r3, #8]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	691b      	ldr	r3, [r3, #16]
 8007850:	431a      	orrs	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	695b      	ldr	r3, [r3, #20]
 8007856:	431a      	orrs	r2, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	69db      	ldr	r3, [r3, #28]
 800785c:	4313      	orrs	r3, r2
 800785e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a8d      	ldr	r2, [pc, #564]	; (8007a9c <UART_SetConfig+0x264>)
 8007868:	4013      	ands	r3, r2
 800786a:	0019      	movs	r1, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	697a      	ldr	r2, [r7, #20]
 8007872:	430a      	orrs	r2, r1
 8007874:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	4a88      	ldr	r2, [pc, #544]	; (8007aa0 <UART_SetConfig+0x268>)
 800787e:	4013      	ands	r3, r2
 8007880:	0019      	movs	r1, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	68da      	ldr	r2, [r3, #12]
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	430a      	orrs	r2, r1
 800788c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6a1b      	ldr	r3, [r3, #32]
 8007898:	697a      	ldr	r2, [r7, #20]
 800789a:	4313      	orrs	r3, r2
 800789c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	4a7f      	ldr	r2, [pc, #508]	; (8007aa4 <UART_SetConfig+0x26c>)
 80078a6:	4013      	ands	r3, r2
 80078a8:	0019      	movs	r1, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a7b      	ldr	r2, [pc, #492]	; (8007aa8 <UART_SetConfig+0x270>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d127      	bne.n	800790e <UART_SetConfig+0xd6>
 80078be:	4b7b      	ldr	r3, [pc, #492]	; (8007aac <UART_SetConfig+0x274>)
 80078c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078c2:	2203      	movs	r2, #3
 80078c4:	4013      	ands	r3, r2
 80078c6:	2b03      	cmp	r3, #3
 80078c8:	d00d      	beq.n	80078e6 <UART_SetConfig+0xae>
 80078ca:	d81b      	bhi.n	8007904 <UART_SetConfig+0xcc>
 80078cc:	2b02      	cmp	r3, #2
 80078ce:	d014      	beq.n	80078fa <UART_SetConfig+0xc2>
 80078d0:	d818      	bhi.n	8007904 <UART_SetConfig+0xcc>
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d002      	beq.n	80078dc <UART_SetConfig+0xa4>
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d00a      	beq.n	80078f0 <UART_SetConfig+0xb8>
 80078da:	e013      	b.n	8007904 <UART_SetConfig+0xcc>
 80078dc:	231f      	movs	r3, #31
 80078de:	18fb      	adds	r3, r7, r3
 80078e0:	2200      	movs	r2, #0
 80078e2:	701a      	strb	r2, [r3, #0]
 80078e4:	e021      	b.n	800792a <UART_SetConfig+0xf2>
 80078e6:	231f      	movs	r3, #31
 80078e8:	18fb      	adds	r3, r7, r3
 80078ea:	2202      	movs	r2, #2
 80078ec:	701a      	strb	r2, [r3, #0]
 80078ee:	e01c      	b.n	800792a <UART_SetConfig+0xf2>
 80078f0:	231f      	movs	r3, #31
 80078f2:	18fb      	adds	r3, r7, r3
 80078f4:	2204      	movs	r2, #4
 80078f6:	701a      	strb	r2, [r3, #0]
 80078f8:	e017      	b.n	800792a <UART_SetConfig+0xf2>
 80078fa:	231f      	movs	r3, #31
 80078fc:	18fb      	adds	r3, r7, r3
 80078fe:	2208      	movs	r2, #8
 8007900:	701a      	strb	r2, [r3, #0]
 8007902:	e012      	b.n	800792a <UART_SetConfig+0xf2>
 8007904:	231f      	movs	r3, #31
 8007906:	18fb      	adds	r3, r7, r3
 8007908:	2210      	movs	r2, #16
 800790a:	701a      	strb	r2, [r3, #0]
 800790c:	e00d      	b.n	800792a <UART_SetConfig+0xf2>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a67      	ldr	r2, [pc, #412]	; (8007ab0 <UART_SetConfig+0x278>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d104      	bne.n	8007922 <UART_SetConfig+0xea>
 8007918:	231f      	movs	r3, #31
 800791a:	18fb      	adds	r3, r7, r3
 800791c:	2200      	movs	r2, #0
 800791e:	701a      	strb	r2, [r3, #0]
 8007920:	e003      	b.n	800792a <UART_SetConfig+0xf2>
 8007922:	231f      	movs	r3, #31
 8007924:	18fb      	adds	r3, r7, r3
 8007926:	2210      	movs	r2, #16
 8007928:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	69da      	ldr	r2, [r3, #28]
 800792e:	2380      	movs	r3, #128	; 0x80
 8007930:	021b      	lsls	r3, r3, #8
 8007932:	429a      	cmp	r2, r3
 8007934:	d15c      	bne.n	80079f0 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8007936:	231f      	movs	r3, #31
 8007938:	18fb      	adds	r3, r7, r3
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	2b08      	cmp	r3, #8
 800793e:	d015      	beq.n	800796c <UART_SetConfig+0x134>
 8007940:	dc18      	bgt.n	8007974 <UART_SetConfig+0x13c>
 8007942:	2b04      	cmp	r3, #4
 8007944:	d00d      	beq.n	8007962 <UART_SetConfig+0x12a>
 8007946:	dc15      	bgt.n	8007974 <UART_SetConfig+0x13c>
 8007948:	2b00      	cmp	r3, #0
 800794a:	d002      	beq.n	8007952 <UART_SetConfig+0x11a>
 800794c:	2b02      	cmp	r3, #2
 800794e:	d005      	beq.n	800795c <UART_SetConfig+0x124>
 8007950:	e010      	b.n	8007974 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007952:	f7fd fea3 	bl	800569c <HAL_RCC_GetPCLK1Freq>
 8007956:	0003      	movs	r3, r0
 8007958:	61bb      	str	r3, [r7, #24]
        break;
 800795a:	e012      	b.n	8007982 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800795c:	4b55      	ldr	r3, [pc, #340]	; (8007ab4 <UART_SetConfig+0x27c>)
 800795e:	61bb      	str	r3, [r7, #24]
        break;
 8007960:	e00f      	b.n	8007982 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007962:	f7fd fe3b 	bl	80055dc <HAL_RCC_GetSysClockFreq>
 8007966:	0003      	movs	r3, r0
 8007968:	61bb      	str	r3, [r7, #24]
        break;
 800796a:	e00a      	b.n	8007982 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800796c:	2380      	movs	r3, #128	; 0x80
 800796e:	021b      	lsls	r3, r3, #8
 8007970:	61bb      	str	r3, [r7, #24]
        break;
 8007972:	e006      	b.n	8007982 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8007974:	2300      	movs	r3, #0
 8007976:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007978:	231e      	movs	r3, #30
 800797a:	18fb      	adds	r3, r7, r3
 800797c:	2201      	movs	r2, #1
 800797e:	701a      	strb	r2, [r3, #0]
        break;
 8007980:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007982:	69bb      	ldr	r3, [r7, #24]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d100      	bne.n	800798a <UART_SetConfig+0x152>
 8007988:	e07a      	b.n	8007a80 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	005a      	lsls	r2, r3, #1
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	085b      	lsrs	r3, r3, #1
 8007994:	18d2      	adds	r2, r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	0019      	movs	r1, r3
 800799c:	0010      	movs	r0, r2
 800799e:	f7f8 fbcf 	bl	8000140 <__udivsi3>
 80079a2:	0003      	movs	r3, r0
 80079a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	2b0f      	cmp	r3, #15
 80079aa:	d91c      	bls.n	80079e6 <UART_SetConfig+0x1ae>
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	2380      	movs	r3, #128	; 0x80
 80079b0:	025b      	lsls	r3, r3, #9
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d217      	bcs.n	80079e6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	b29a      	uxth	r2, r3
 80079ba:	200e      	movs	r0, #14
 80079bc:	183b      	adds	r3, r7, r0
 80079be:	210f      	movs	r1, #15
 80079c0:	438a      	bics	r2, r1
 80079c2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	085b      	lsrs	r3, r3, #1
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	2207      	movs	r2, #7
 80079cc:	4013      	ands	r3, r2
 80079ce:	b299      	uxth	r1, r3
 80079d0:	183b      	adds	r3, r7, r0
 80079d2:	183a      	adds	r2, r7, r0
 80079d4:	8812      	ldrh	r2, [r2, #0]
 80079d6:	430a      	orrs	r2, r1
 80079d8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	183a      	adds	r2, r7, r0
 80079e0:	8812      	ldrh	r2, [r2, #0]
 80079e2:	60da      	str	r2, [r3, #12]
 80079e4:	e04c      	b.n	8007a80 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80079e6:	231e      	movs	r3, #30
 80079e8:	18fb      	adds	r3, r7, r3
 80079ea:	2201      	movs	r2, #1
 80079ec:	701a      	strb	r2, [r3, #0]
 80079ee:	e047      	b.n	8007a80 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079f0:	231f      	movs	r3, #31
 80079f2:	18fb      	adds	r3, r7, r3
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	2b08      	cmp	r3, #8
 80079f8:	d015      	beq.n	8007a26 <UART_SetConfig+0x1ee>
 80079fa:	dc18      	bgt.n	8007a2e <UART_SetConfig+0x1f6>
 80079fc:	2b04      	cmp	r3, #4
 80079fe:	d00d      	beq.n	8007a1c <UART_SetConfig+0x1e4>
 8007a00:	dc15      	bgt.n	8007a2e <UART_SetConfig+0x1f6>
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d002      	beq.n	8007a0c <UART_SetConfig+0x1d4>
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d005      	beq.n	8007a16 <UART_SetConfig+0x1de>
 8007a0a:	e010      	b.n	8007a2e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007a0c:	f7fd fe46 	bl	800569c <HAL_RCC_GetPCLK1Freq>
 8007a10:	0003      	movs	r3, r0
 8007a12:	61bb      	str	r3, [r7, #24]
        break;
 8007a14:	e012      	b.n	8007a3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007a16:	4b27      	ldr	r3, [pc, #156]	; (8007ab4 <UART_SetConfig+0x27c>)
 8007a18:	61bb      	str	r3, [r7, #24]
        break;
 8007a1a:	e00f      	b.n	8007a3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007a1c:	f7fd fdde 	bl	80055dc <HAL_RCC_GetSysClockFreq>
 8007a20:	0003      	movs	r3, r0
 8007a22:	61bb      	str	r3, [r7, #24]
        break;
 8007a24:	e00a      	b.n	8007a3c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a26:	2380      	movs	r3, #128	; 0x80
 8007a28:	021b      	lsls	r3, r3, #8
 8007a2a:	61bb      	str	r3, [r7, #24]
        break;
 8007a2c:	e006      	b.n	8007a3c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007a32:	231e      	movs	r3, #30
 8007a34:	18fb      	adds	r3, r7, r3
 8007a36:	2201      	movs	r2, #1
 8007a38:	701a      	strb	r2, [r3, #0]
        break;
 8007a3a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d01e      	beq.n	8007a80 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	085a      	lsrs	r2, r3, #1
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	18d2      	adds	r2, r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	0019      	movs	r1, r3
 8007a52:	0010      	movs	r0, r2
 8007a54:	f7f8 fb74 	bl	8000140 <__udivsi3>
 8007a58:	0003      	movs	r3, r0
 8007a5a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	2b0f      	cmp	r3, #15
 8007a60:	d90a      	bls.n	8007a78 <UART_SetConfig+0x240>
 8007a62:	693a      	ldr	r2, [r7, #16]
 8007a64:	2380      	movs	r3, #128	; 0x80
 8007a66:	025b      	lsls	r3, r3, #9
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d205      	bcs.n	8007a78 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	60da      	str	r2, [r3, #12]
 8007a76:	e003      	b.n	8007a80 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8007a78:	231e      	movs	r3, #30
 8007a7a:	18fb      	adds	r3, r7, r3
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2200      	movs	r2, #0
 8007a84:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007a8c:	231e      	movs	r3, #30
 8007a8e:	18fb      	adds	r3, r7, r3
 8007a90:	781b      	ldrb	r3, [r3, #0]
}
 8007a92:	0018      	movs	r0, r3
 8007a94:	46bd      	mov	sp, r7
 8007a96:	b008      	add	sp, #32
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	46c0      	nop			; (mov r8, r8)
 8007a9c:	ffff69f3 	.word	0xffff69f3
 8007aa0:	ffffcfff 	.word	0xffffcfff
 8007aa4:	fffff4ff 	.word	0xfffff4ff
 8007aa8:	40013800 	.word	0x40013800
 8007aac:	40021000 	.word	0x40021000
 8007ab0:	40004400 	.word	0x40004400
 8007ab4:	007a1200 	.word	0x007a1200

08007ab8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b082      	sub	sp, #8
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	d00b      	beq.n	8007ae2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	4a4a      	ldr	r2, [pc, #296]	; (8007bfc <UART_AdvFeatureConfig+0x144>)
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	0019      	movs	r1, r3
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	430a      	orrs	r2, r1
 8007ae0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae6:	2202      	movs	r2, #2
 8007ae8:	4013      	ands	r3, r2
 8007aea:	d00b      	beq.n	8007b04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	4a43      	ldr	r2, [pc, #268]	; (8007c00 <UART_AdvFeatureConfig+0x148>)
 8007af4:	4013      	ands	r3, r2
 8007af6:	0019      	movs	r1, r3
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	430a      	orrs	r2, r1
 8007b02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b08:	2204      	movs	r2, #4
 8007b0a:	4013      	ands	r3, r2
 8007b0c:	d00b      	beq.n	8007b26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	4a3b      	ldr	r2, [pc, #236]	; (8007c04 <UART_AdvFeatureConfig+0x14c>)
 8007b16:	4013      	ands	r3, r2
 8007b18:	0019      	movs	r1, r3
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	430a      	orrs	r2, r1
 8007b24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b2a:	2208      	movs	r2, #8
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	d00b      	beq.n	8007b48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	4a34      	ldr	r2, [pc, #208]	; (8007c08 <UART_AdvFeatureConfig+0x150>)
 8007b38:	4013      	ands	r3, r2
 8007b3a:	0019      	movs	r1, r3
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	430a      	orrs	r2, r1
 8007b46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b4c:	2210      	movs	r2, #16
 8007b4e:	4013      	ands	r3, r2
 8007b50:	d00b      	beq.n	8007b6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	4a2c      	ldr	r2, [pc, #176]	; (8007c0c <UART_AdvFeatureConfig+0x154>)
 8007b5a:	4013      	ands	r3, r2
 8007b5c:	0019      	movs	r1, r3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	430a      	orrs	r2, r1
 8007b68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b6e:	2220      	movs	r2, #32
 8007b70:	4013      	ands	r3, r2
 8007b72:	d00b      	beq.n	8007b8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	4a25      	ldr	r2, [pc, #148]	; (8007c10 <UART_AdvFeatureConfig+0x158>)
 8007b7c:	4013      	ands	r3, r2
 8007b7e:	0019      	movs	r1, r3
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	430a      	orrs	r2, r1
 8007b8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b90:	2240      	movs	r2, #64	; 0x40
 8007b92:	4013      	ands	r3, r2
 8007b94:	d01d      	beq.n	8007bd2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	4a1d      	ldr	r2, [pc, #116]	; (8007c14 <UART_AdvFeatureConfig+0x15c>)
 8007b9e:	4013      	ands	r3, r2
 8007ba0:	0019      	movs	r1, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	430a      	orrs	r2, r1
 8007bac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007bb2:	2380      	movs	r3, #128	; 0x80
 8007bb4:	035b      	lsls	r3, r3, #13
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d10b      	bne.n	8007bd2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	4a15      	ldr	r2, [pc, #84]	; (8007c18 <UART_AdvFeatureConfig+0x160>)
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	0019      	movs	r1, r3
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	430a      	orrs	r2, r1
 8007bd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd6:	2280      	movs	r2, #128	; 0x80
 8007bd8:	4013      	ands	r3, r2
 8007bda:	d00b      	beq.n	8007bf4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	4a0e      	ldr	r2, [pc, #56]	; (8007c1c <UART_AdvFeatureConfig+0x164>)
 8007be4:	4013      	ands	r3, r2
 8007be6:	0019      	movs	r1, r3
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	430a      	orrs	r2, r1
 8007bf2:	605a      	str	r2, [r3, #4]
  }
}
 8007bf4:	46c0      	nop			; (mov r8, r8)
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	b002      	add	sp, #8
 8007bfa:	bd80      	pop	{r7, pc}
 8007bfc:	fffdffff 	.word	0xfffdffff
 8007c00:	fffeffff 	.word	0xfffeffff
 8007c04:	fffbffff 	.word	0xfffbffff
 8007c08:	ffff7fff 	.word	0xffff7fff
 8007c0c:	ffffefff 	.word	0xffffefff
 8007c10:	ffffdfff 	.word	0xffffdfff
 8007c14:	ffefffff 	.word	0xffefffff
 8007c18:	ff9fffff 	.word	0xff9fffff
 8007c1c:	fff7ffff 	.word	0xfff7ffff

08007c20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b092      	sub	sp, #72	; 0x48
 8007c24:	af02      	add	r7, sp, #8
 8007c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2284      	movs	r2, #132	; 0x84
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c30:	f7fc f84e 	bl	8003cd0 <HAL_GetTick>
 8007c34:	0003      	movs	r3, r0
 8007c36:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2208      	movs	r2, #8
 8007c40:	4013      	ands	r3, r2
 8007c42:	2b08      	cmp	r3, #8
 8007c44:	d12c      	bne.n	8007ca0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c48:	2280      	movs	r2, #128	; 0x80
 8007c4a:	0391      	lsls	r1, r2, #14
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	4a46      	ldr	r2, [pc, #280]	; (8007d68 <UART_CheckIdleState+0x148>)
 8007c50:	9200      	str	r2, [sp, #0]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f000 f88c 	bl	8007d70 <UART_WaitOnFlagUntilTimeout>
 8007c58:	1e03      	subs	r3, r0, #0
 8007c5a:	d021      	beq.n	8007ca0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c5c:	f3ef 8310 	mrs	r3, PRIMASK
 8007c60:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007c64:	63bb      	str	r3, [r7, #56]	; 0x38
 8007c66:	2301      	movs	r3, #1
 8007c68:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c6c:	f383 8810 	msr	PRIMASK, r3
}
 8007c70:	46c0      	nop			; (mov r8, r8)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2180      	movs	r1, #128	; 0x80
 8007c7e:	438a      	bics	r2, r1
 8007c80:	601a      	str	r2, [r3, #0]
 8007c82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c84:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c88:	f383 8810 	msr	PRIMASK, r3
}
 8007c8c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2220      	movs	r2, #32
 8007c92:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2278      	movs	r2, #120	; 0x78
 8007c98:	2100      	movs	r1, #0
 8007c9a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c9c:	2303      	movs	r3, #3
 8007c9e:	e05f      	b.n	8007d60 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2204      	movs	r2, #4
 8007ca8:	4013      	ands	r3, r2
 8007caa:	2b04      	cmp	r3, #4
 8007cac:	d146      	bne.n	8007d3c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007cae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cb0:	2280      	movs	r2, #128	; 0x80
 8007cb2:	03d1      	lsls	r1, r2, #15
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	4a2c      	ldr	r2, [pc, #176]	; (8007d68 <UART_CheckIdleState+0x148>)
 8007cb8:	9200      	str	r2, [sp, #0]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f000 f858 	bl	8007d70 <UART_WaitOnFlagUntilTimeout>
 8007cc0:	1e03      	subs	r3, r0, #0
 8007cc2:	d03b      	beq.n	8007d3c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cc4:	f3ef 8310 	mrs	r3, PRIMASK
 8007cc8:	60fb      	str	r3, [r7, #12]
  return(result);
 8007cca:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ccc:	637b      	str	r3, [r7, #52]	; 0x34
 8007cce:	2301      	movs	r3, #1
 8007cd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	f383 8810 	msr	PRIMASK, r3
}
 8007cd8:	46c0      	nop			; (mov r8, r8)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	681a      	ldr	r2, [r3, #0]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4921      	ldr	r1, [pc, #132]	; (8007d6c <UART_CheckIdleState+0x14c>)
 8007ce6:	400a      	ands	r2, r1
 8007ce8:	601a      	str	r2, [r3, #0]
 8007cea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	f383 8810 	msr	PRIMASK, r3
}
 8007cf4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cf6:	f3ef 8310 	mrs	r3, PRIMASK
 8007cfa:	61bb      	str	r3, [r7, #24]
  return(result);
 8007cfc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cfe:	633b      	str	r3, [r7, #48]	; 0x30
 8007d00:	2301      	movs	r3, #1
 8007d02:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	f383 8810 	msr	PRIMASK, r3
}
 8007d0a:	46c0      	nop			; (mov r8, r8)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	689a      	ldr	r2, [r3, #8]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2101      	movs	r1, #1
 8007d18:	438a      	bics	r2, r1
 8007d1a:	609a      	str	r2, [r3, #8]
 8007d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d1e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d20:	6a3b      	ldr	r3, [r7, #32]
 8007d22:	f383 8810 	msr	PRIMASK, r3
}
 8007d26:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2280      	movs	r2, #128	; 0x80
 8007d2c:	2120      	movs	r1, #32
 8007d2e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2278      	movs	r2, #120	; 0x78
 8007d34:	2100      	movs	r1, #0
 8007d36:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d38:	2303      	movs	r3, #3
 8007d3a:	e011      	b.n	8007d60 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2220      	movs	r2, #32
 8007d40:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2280      	movs	r2, #128	; 0x80
 8007d46:	2120      	movs	r1, #32
 8007d48:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2278      	movs	r2, #120	; 0x78
 8007d5a:	2100      	movs	r1, #0
 8007d5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	0018      	movs	r0, r3
 8007d62:	46bd      	mov	sp, r7
 8007d64:	b010      	add	sp, #64	; 0x40
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	01ffffff 	.word	0x01ffffff
 8007d6c:	fffffedf 	.word	0xfffffedf

08007d70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	603b      	str	r3, [r7, #0]
 8007d7c:	1dfb      	adds	r3, r7, #7
 8007d7e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d80:	e04b      	b.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	3301      	adds	r3, #1
 8007d86:	d048      	beq.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d88:	f7fb ffa2 	bl	8003cd0 <HAL_GetTick>
 8007d8c:	0002      	movs	r2, r0
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	1ad3      	subs	r3, r2, r3
 8007d92:	69ba      	ldr	r2, [r7, #24]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d302      	bcc.n	8007d9e <UART_WaitOnFlagUntilTimeout+0x2e>
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d101      	bne.n	8007da2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007d9e:	2303      	movs	r3, #3
 8007da0:	e04b      	b.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2204      	movs	r2, #4
 8007daa:	4013      	ands	r3, r2
 8007dac:	d035      	beq.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	69db      	ldr	r3, [r3, #28]
 8007db4:	2208      	movs	r2, #8
 8007db6:	4013      	ands	r3, r2
 8007db8:	2b08      	cmp	r3, #8
 8007dba:	d111      	bne.n	8007de0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2208      	movs	r2, #8
 8007dc2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	0018      	movs	r0, r3
 8007dc8:	f000 f8f2 	bl	8007fb0 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2284      	movs	r2, #132	; 0x84
 8007dd0:	2108      	movs	r1, #8
 8007dd2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2278      	movs	r2, #120	; 0x78
 8007dd8:	2100      	movs	r1, #0
 8007dda:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e02c      	b.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	69da      	ldr	r2, [r3, #28]
 8007de6:	2380      	movs	r3, #128	; 0x80
 8007de8:	011b      	lsls	r3, r3, #4
 8007dea:	401a      	ands	r2, r3
 8007dec:	2380      	movs	r3, #128	; 0x80
 8007dee:	011b      	lsls	r3, r3, #4
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d112      	bne.n	8007e1a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2280      	movs	r2, #128	; 0x80
 8007dfa:	0112      	lsls	r2, r2, #4
 8007dfc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	0018      	movs	r0, r3
 8007e02:	f000 f8d5 	bl	8007fb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2284      	movs	r2, #132	; 0x84
 8007e0a:	2120      	movs	r1, #32
 8007e0c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2278      	movs	r2, #120	; 0x78
 8007e12:	2100      	movs	r1, #0
 8007e14:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007e16:	2303      	movs	r3, #3
 8007e18:	e00f      	b.n	8007e3a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	69db      	ldr	r3, [r3, #28]
 8007e20:	68ba      	ldr	r2, [r7, #8]
 8007e22:	4013      	ands	r3, r2
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	1ad3      	subs	r3, r2, r3
 8007e28:	425a      	negs	r2, r3
 8007e2a:	4153      	adcs	r3, r2
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	001a      	movs	r2, r3
 8007e30:	1dfb      	adds	r3, r7, #7
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d0a4      	beq.n	8007d82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	0018      	movs	r0, r3
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	b004      	add	sp, #16
 8007e40:	bd80      	pop	{r7, pc}
	...

08007e44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b090      	sub	sp, #64	; 0x40
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	60f8      	str	r0, [r7, #12]
 8007e4c:	60b9      	str	r1, [r7, #8]
 8007e4e:	1dbb      	adds	r3, r7, #6
 8007e50:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	68ba      	ldr	r2, [r7, #8]
 8007e56:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	1dba      	adds	r2, r7, #6
 8007e5c:	2158      	movs	r1, #88	; 0x58
 8007e5e:	8812      	ldrh	r2, [r2, #0]
 8007e60:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	1dba      	adds	r2, r7, #6
 8007e66:	215a      	movs	r1, #90	; 0x5a
 8007e68:	8812      	ldrh	r2, [r2, #0]
 8007e6a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	689a      	ldr	r2, [r3, #8]
 8007e76:	2380      	movs	r3, #128	; 0x80
 8007e78:	015b      	lsls	r3, r3, #5
 8007e7a:	429a      	cmp	r2, r3
 8007e7c:	d10d      	bne.n	8007e9a <UART_Start_Receive_IT+0x56>
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	691b      	ldr	r3, [r3, #16]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d104      	bne.n	8007e90 <UART_Start_Receive_IT+0x4c>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	225c      	movs	r2, #92	; 0x5c
 8007e8a:	4946      	ldr	r1, [pc, #280]	; (8007fa4 <UART_Start_Receive_IT+0x160>)
 8007e8c:	5299      	strh	r1, [r3, r2]
 8007e8e:	e01a      	b.n	8007ec6 <UART_Start_Receive_IT+0x82>
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	225c      	movs	r2, #92	; 0x5c
 8007e94:	21ff      	movs	r1, #255	; 0xff
 8007e96:	5299      	strh	r1, [r3, r2]
 8007e98:	e015      	b.n	8007ec6 <UART_Start_Receive_IT+0x82>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10d      	bne.n	8007ebe <UART_Start_Receive_IT+0x7a>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	691b      	ldr	r3, [r3, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d104      	bne.n	8007eb4 <UART_Start_Receive_IT+0x70>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	225c      	movs	r2, #92	; 0x5c
 8007eae:	21ff      	movs	r1, #255	; 0xff
 8007eb0:	5299      	strh	r1, [r3, r2]
 8007eb2:	e008      	b.n	8007ec6 <UART_Start_Receive_IT+0x82>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	225c      	movs	r2, #92	; 0x5c
 8007eb8:	217f      	movs	r1, #127	; 0x7f
 8007eba:	5299      	strh	r1, [r3, r2]
 8007ebc:	e003      	b.n	8007ec6 <UART_Start_Receive_IT+0x82>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	225c      	movs	r2, #92	; 0x5c
 8007ec2:	2100      	movs	r1, #0
 8007ec4:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	2284      	movs	r2, #132	; 0x84
 8007eca:	2100      	movs	r1, #0
 8007ecc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	2280      	movs	r2, #128	; 0x80
 8007ed2:	2122      	movs	r1, #34	; 0x22
 8007ed4:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ed6:	f3ef 8310 	mrs	r3, PRIMASK
 8007eda:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007edc:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ede:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee6:	f383 8810 	msr	PRIMASK, r3
}
 8007eea:	46c0      	nop			; (mov r8, r8)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	689a      	ldr	r2, [r3, #8]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2101      	movs	r1, #1
 8007ef8:	430a      	orrs	r2, r1
 8007efa:	609a      	str	r2, [r3, #8]
 8007efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007efe:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f02:	f383 8810 	msr	PRIMASK, r3
}
 8007f06:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	689a      	ldr	r2, [r3, #8]
 8007f0c:	2380      	movs	r3, #128	; 0x80
 8007f0e:	015b      	lsls	r3, r3, #5
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d107      	bne.n	8007f24 <UART_Start_Receive_IT+0xe0>
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d103      	bne.n	8007f24 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	4a22      	ldr	r2, [pc, #136]	; (8007fa8 <UART_Start_Receive_IT+0x164>)
 8007f20:	669a      	str	r2, [r3, #104]	; 0x68
 8007f22:	e002      	b.n	8007f2a <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	4a21      	ldr	r2, [pc, #132]	; (8007fac <UART_Start_Receive_IT+0x168>)
 8007f28:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d019      	beq.n	8007f66 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f32:	f3ef 8310 	mrs	r3, PRIMASK
 8007f36:	61fb      	str	r3, [r7, #28]
  return(result);
 8007f38:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007f3a:	637b      	str	r3, [r7, #52]	; 0x34
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f40:	6a3b      	ldr	r3, [r7, #32]
 8007f42:	f383 8810 	msr	PRIMASK, r3
}
 8007f46:	46c0      	nop			; (mov r8, r8)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2190      	movs	r1, #144	; 0x90
 8007f54:	0049      	lsls	r1, r1, #1
 8007f56:	430a      	orrs	r2, r1
 8007f58:	601a      	str	r2, [r3, #0]
 8007f5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f5c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f60:	f383 8810 	msr	PRIMASK, r3
}
 8007f64:	e018      	b.n	8007f98 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f66:	f3ef 8310 	mrs	r3, PRIMASK
 8007f6a:	613b      	str	r3, [r7, #16]
  return(result);
 8007f6c:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007f6e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007f70:	2301      	movs	r3, #1
 8007f72:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	f383 8810 	msr	PRIMASK, r3
}
 8007f7a:	46c0      	nop			; (mov r8, r8)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	2120      	movs	r1, #32
 8007f88:	430a      	orrs	r2, r1
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f8e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f90:	69bb      	ldr	r3, [r7, #24]
 8007f92:	f383 8810 	msr	PRIMASK, r3
}
 8007f96:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8007f98:	2300      	movs	r3, #0
}
 8007f9a:	0018      	movs	r0, r3
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	b010      	add	sp, #64	; 0x40
 8007fa0:	bd80      	pop	{r7, pc}
 8007fa2:	46c0      	nop			; (mov r8, r8)
 8007fa4:	000001ff 	.word	0x000001ff
 8007fa8:	080082b5 	.word	0x080082b5
 8007fac:	080080fd 	.word	0x080080fd

08007fb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b08e      	sub	sp, #56	; 0x38
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fb8:	f3ef 8310 	mrs	r3, PRIMASK
 8007fbc:	617b      	str	r3, [r7, #20]
  return(result);
 8007fbe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fc0:	637b      	str	r3, [r7, #52]	; 0x34
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	f383 8810 	msr	PRIMASK, r3
}
 8007fcc:	46c0      	nop			; (mov r8, r8)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4926      	ldr	r1, [pc, #152]	; (8008074 <UART_EndRxTransfer+0xc4>)
 8007fda:	400a      	ands	r2, r1
 8007fdc:	601a      	str	r2, [r3, #0]
 8007fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fe0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fe2:	69fb      	ldr	r3, [r7, #28]
 8007fe4:	f383 8810 	msr	PRIMASK, r3
}
 8007fe8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fea:	f3ef 8310 	mrs	r3, PRIMASK
 8007fee:	623b      	str	r3, [r7, #32]
  return(result);
 8007ff0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ff2:	633b      	str	r3, [r7, #48]	; 0x30
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ffa:	f383 8810 	msr	PRIMASK, r3
}
 8007ffe:	46c0      	nop			; (mov r8, r8)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	689a      	ldr	r2, [r3, #8]
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	2101      	movs	r1, #1
 800800c:	438a      	bics	r2, r1
 800800e:	609a      	str	r2, [r3, #8]
 8008010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008012:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008016:	f383 8810 	msr	PRIMASK, r3
}
 800801a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008020:	2b01      	cmp	r3, #1
 8008022:	d118      	bne.n	8008056 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008024:	f3ef 8310 	mrs	r3, PRIMASK
 8008028:	60bb      	str	r3, [r7, #8]
  return(result);
 800802a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800802c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800802e:	2301      	movs	r3, #1
 8008030:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f383 8810 	msr	PRIMASK, r3
}
 8008038:	46c0      	nop			; (mov r8, r8)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2110      	movs	r1, #16
 8008046:	438a      	bics	r2, r1
 8008048:	601a      	str	r2, [r3, #0]
 800804a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800804c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	f383 8810 	msr	PRIMASK, r3
}
 8008054:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2280      	movs	r2, #128	; 0x80
 800805a:	2120      	movs	r1, #32
 800805c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2200      	movs	r2, #0
 8008062:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2200      	movs	r2, #0
 8008068:	669a      	str	r2, [r3, #104]	; 0x68
}
 800806a:	46c0      	nop			; (mov r8, r8)
 800806c:	46bd      	mov	sp, r7
 800806e:	b00e      	add	sp, #56	; 0x38
 8008070:	bd80      	pop	{r7, pc}
 8008072:	46c0      	nop			; (mov r8, r8)
 8008074:	fffffedf 	.word	0xfffffedf

08008078 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008084:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	225a      	movs	r2, #90	; 0x5a
 800808a:	2100      	movs	r1, #0
 800808c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2252      	movs	r2, #82	; 0x52
 8008092:	2100      	movs	r1, #0
 8008094:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	0018      	movs	r0, r3
 800809a:	f7ff fbb9 	bl	8007810 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800809e:	46c0      	nop			; (mov r8, r8)
 80080a0:	46bd      	mov	sp, r7
 80080a2:	b004      	add	sp, #16
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b086      	sub	sp, #24
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080ae:	f3ef 8310 	mrs	r3, PRIMASK
 80080b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80080b4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080b6:	617b      	str	r3, [r7, #20]
 80080b8:	2301      	movs	r3, #1
 80080ba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f383 8810 	msr	PRIMASK, r3
}
 80080c2:	46c0      	nop			; (mov r8, r8)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2140      	movs	r1, #64	; 0x40
 80080d0:	438a      	bics	r2, r1
 80080d2:	601a      	str	r2, [r3, #0]
 80080d4:	697b      	ldr	r3, [r7, #20]
 80080d6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	f383 8810 	msr	PRIMASK, r3
}
 80080de:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2220      	movs	r2, #32
 80080e4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	0018      	movs	r0, r3
 80080f0:	f7ff fb86 	bl	8007800 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080f4:	46c0      	nop			; (mov r8, r8)
 80080f6:	46bd      	mov	sp, r7
 80080f8:	b006      	add	sp, #24
 80080fa:	bd80      	pop	{r7, pc}

080080fc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b094      	sub	sp, #80	; 0x50
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008104:	204e      	movs	r0, #78	; 0x4e
 8008106:	183b      	adds	r3, r7, r0
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	215c      	movs	r1, #92	; 0x5c
 800810c:	5a52      	ldrh	r2, [r2, r1]
 800810e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2280      	movs	r2, #128	; 0x80
 8008114:	589b      	ldr	r3, [r3, r2]
 8008116:	2b22      	cmp	r3, #34	; 0x22
 8008118:	d000      	beq.n	800811c <UART_RxISR_8BIT+0x20>
 800811a:	e0ba      	b.n	8008292 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	214c      	movs	r1, #76	; 0x4c
 8008122:	187b      	adds	r3, r7, r1
 8008124:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008126:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008128:	187b      	adds	r3, r7, r1
 800812a:	881b      	ldrh	r3, [r3, #0]
 800812c:	b2da      	uxtb	r2, r3
 800812e:	183b      	adds	r3, r7, r0
 8008130:	881b      	ldrh	r3, [r3, #0]
 8008132:	b2d9      	uxtb	r1, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008138:	400a      	ands	r2, r1
 800813a:	b2d2      	uxtb	r2, r2
 800813c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008142:	1c5a      	adds	r2, r3, #1
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	225a      	movs	r2, #90	; 0x5a
 800814c:	5a9b      	ldrh	r3, [r3, r2]
 800814e:	b29b      	uxth	r3, r3
 8008150:	3b01      	subs	r3, #1
 8008152:	b299      	uxth	r1, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	225a      	movs	r2, #90	; 0x5a
 8008158:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	225a      	movs	r2, #90	; 0x5a
 800815e:	5a9b      	ldrh	r3, [r3, r2]
 8008160:	b29b      	uxth	r3, r3
 8008162:	2b00      	cmp	r3, #0
 8008164:	d000      	beq.n	8008168 <UART_RxISR_8BIT+0x6c>
 8008166:	e09c      	b.n	80082a2 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008168:	f3ef 8310 	mrs	r3, PRIMASK
 800816c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800816e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008170:	64bb      	str	r3, [r7, #72]	; 0x48
 8008172:	2301      	movs	r3, #1
 8008174:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008178:	f383 8810 	msr	PRIMASK, r3
}
 800817c:	46c0      	nop			; (mov r8, r8)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4948      	ldr	r1, [pc, #288]	; (80082ac <UART_RxISR_8BIT+0x1b0>)
 800818a:	400a      	ands	r2, r1
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008190:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008194:	f383 8810 	msr	PRIMASK, r3
}
 8008198:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800819a:	f3ef 8310 	mrs	r3, PRIMASK
 800819e:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80081a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081a2:	647b      	str	r3, [r7, #68]	; 0x44
 80081a4:	2301      	movs	r3, #1
 80081a6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081aa:	f383 8810 	msr	PRIMASK, r3
}
 80081ae:	46c0      	nop			; (mov r8, r8)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	689a      	ldr	r2, [r3, #8]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2101      	movs	r1, #1
 80081bc:	438a      	bics	r2, r1
 80081be:	609a      	str	r2, [r3, #8]
 80081c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081c2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c6:	f383 8810 	msr	PRIMASK, r3
}
 80081ca:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2280      	movs	r2, #128	; 0x80
 80081d0:	2120      	movs	r1, #32
 80081d2:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2200      	movs	r2, #0
 80081d8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2200      	movs	r2, #0
 80081de:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	685a      	ldr	r2, [r3, #4]
 80081e6:	2380      	movs	r3, #128	; 0x80
 80081e8:	041b      	lsls	r3, r3, #16
 80081ea:	4013      	ands	r3, r2
 80081ec:	d018      	beq.n	8008220 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081ee:	f3ef 8310 	mrs	r3, PRIMASK
 80081f2:	61bb      	str	r3, [r7, #24]
  return(result);
 80081f4:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081f6:	643b      	str	r3, [r7, #64]	; 0x40
 80081f8:	2301      	movs	r3, #1
 80081fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	f383 8810 	msr	PRIMASK, r3
}
 8008202:	46c0      	nop			; (mov r8, r8)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	681a      	ldr	r2, [r3, #0]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4928      	ldr	r1, [pc, #160]	; (80082b0 <UART_RxISR_8BIT+0x1b4>)
 8008210:	400a      	ands	r2, r1
 8008212:	601a      	str	r2, [r3, #0]
 8008214:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008216:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008218:	6a3b      	ldr	r3, [r7, #32]
 800821a:	f383 8810 	msr	PRIMASK, r3
}
 800821e:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008224:	2b01      	cmp	r3, #1
 8008226:	d12f      	bne.n	8008288 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800822e:	f3ef 8310 	mrs	r3, PRIMASK
 8008232:	60fb      	str	r3, [r7, #12]
  return(result);
 8008234:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008236:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008238:	2301      	movs	r3, #1
 800823a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	f383 8810 	msr	PRIMASK, r3
}
 8008242:	46c0      	nop			; (mov r8, r8)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2110      	movs	r1, #16
 8008250:	438a      	bics	r2, r1
 8008252:	601a      	str	r2, [r3, #0]
 8008254:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008256:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008258:	697b      	ldr	r3, [r7, #20]
 800825a:	f383 8810 	msr	PRIMASK, r3
}
 800825e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	69db      	ldr	r3, [r3, #28]
 8008266:	2210      	movs	r2, #16
 8008268:	4013      	ands	r3, r2
 800826a:	2b10      	cmp	r3, #16
 800826c:	d103      	bne.n	8008276 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	2210      	movs	r2, #16
 8008274:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2258      	movs	r2, #88	; 0x58
 800827a:	5a9a      	ldrh	r2, [r3, r2]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	0011      	movs	r1, r2
 8008280:	0018      	movs	r0, r3
 8008282:	f7ff facd 	bl	8007820 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008286:	e00c      	b.n	80082a2 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	0018      	movs	r0, r3
 800828c:	f7fa f9c4 	bl	8002618 <HAL_UART_RxCpltCallback>
}
 8008290:	e007      	b.n	80082a2 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	699a      	ldr	r2, [r3, #24]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	2108      	movs	r1, #8
 800829e:	430a      	orrs	r2, r1
 80082a0:	619a      	str	r2, [r3, #24]
}
 80082a2:	46c0      	nop			; (mov r8, r8)
 80082a4:	46bd      	mov	sp, r7
 80082a6:	b014      	add	sp, #80	; 0x50
 80082a8:	bd80      	pop	{r7, pc}
 80082aa:	46c0      	nop			; (mov r8, r8)
 80082ac:	fffffedf 	.word	0xfffffedf
 80082b0:	fbffffff 	.word	0xfbffffff

080082b4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b094      	sub	sp, #80	; 0x50
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80082bc:	204e      	movs	r0, #78	; 0x4e
 80082be:	183b      	adds	r3, r7, r0
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	215c      	movs	r1, #92	; 0x5c
 80082c4:	5a52      	ldrh	r2, [r2, r1]
 80082c6:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2280      	movs	r2, #128	; 0x80
 80082cc:	589b      	ldr	r3, [r3, r2]
 80082ce:	2b22      	cmp	r3, #34	; 0x22
 80082d0:	d000      	beq.n	80082d4 <UART_RxISR_16BIT+0x20>
 80082d2:	e0ba      	b.n	800844a <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681a      	ldr	r2, [r3, #0]
 80082d8:	214c      	movs	r1, #76	; 0x4c
 80082da:	187b      	adds	r3, r7, r1
 80082dc:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80082de:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082e4:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80082e6:	187b      	adds	r3, r7, r1
 80082e8:	183a      	adds	r2, r7, r0
 80082ea:	881b      	ldrh	r3, [r3, #0]
 80082ec:	8812      	ldrh	r2, [r2, #0]
 80082ee:	4013      	ands	r3, r2
 80082f0:	b29a      	uxth	r2, r3
 80082f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082f4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082fa:	1c9a      	adds	r2, r3, #2
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	225a      	movs	r2, #90	; 0x5a
 8008304:	5a9b      	ldrh	r3, [r3, r2]
 8008306:	b29b      	uxth	r3, r3
 8008308:	3b01      	subs	r3, #1
 800830a:	b299      	uxth	r1, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	225a      	movs	r2, #90	; 0x5a
 8008310:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	225a      	movs	r2, #90	; 0x5a
 8008316:	5a9b      	ldrh	r3, [r3, r2]
 8008318:	b29b      	uxth	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	d000      	beq.n	8008320 <UART_RxISR_16BIT+0x6c>
 800831e:	e09c      	b.n	800845a <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008320:	f3ef 8310 	mrs	r3, PRIMASK
 8008324:	623b      	str	r3, [r7, #32]
  return(result);
 8008326:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008328:	647b      	str	r3, [r7, #68]	; 0x44
 800832a:	2301      	movs	r3, #1
 800832c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800832e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008330:	f383 8810 	msr	PRIMASK, r3
}
 8008334:	46c0      	nop			; (mov r8, r8)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4948      	ldr	r1, [pc, #288]	; (8008464 <UART_RxISR_16BIT+0x1b0>)
 8008342:	400a      	ands	r2, r1
 8008344:	601a      	str	r2, [r3, #0]
 8008346:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008348:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800834a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800834c:	f383 8810 	msr	PRIMASK, r3
}
 8008350:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008352:	f3ef 8310 	mrs	r3, PRIMASK
 8008356:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8008358:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800835a:	643b      	str	r3, [r7, #64]	; 0x40
 800835c:	2301      	movs	r3, #1
 800835e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008362:	f383 8810 	msr	PRIMASK, r3
}
 8008366:	46c0      	nop			; (mov r8, r8)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	689a      	ldr	r2, [r3, #8]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2101      	movs	r1, #1
 8008374:	438a      	bics	r2, r1
 8008376:	609a      	str	r2, [r3, #8]
 8008378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800837a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800837c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800837e:	f383 8810 	msr	PRIMASK, r3
}
 8008382:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2280      	movs	r2, #128	; 0x80
 8008388:	2120      	movs	r1, #32
 800838a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685a      	ldr	r2, [r3, #4]
 800839e:	2380      	movs	r3, #128	; 0x80
 80083a0:	041b      	lsls	r3, r3, #16
 80083a2:	4013      	ands	r3, r2
 80083a4:	d018      	beq.n	80083d8 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083a6:	f3ef 8310 	mrs	r3, PRIMASK
 80083aa:	617b      	str	r3, [r7, #20]
  return(result);
 80083ac:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80083b0:	2301      	movs	r3, #1
 80083b2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	f383 8810 	msr	PRIMASK, r3
}
 80083ba:	46c0      	nop			; (mov r8, r8)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4928      	ldr	r1, [pc, #160]	; (8008468 <UART_RxISR_16BIT+0x1b4>)
 80083c8:	400a      	ands	r2, r1
 80083ca:	601a      	str	r2, [r3, #0]
 80083cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	f383 8810 	msr	PRIMASK, r3
}
 80083d6:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d12f      	bne.n	8008440 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083e6:	f3ef 8310 	mrs	r3, PRIMASK
 80083ea:	60bb      	str	r3, [r7, #8]
  return(result);
 80083ec:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80083f0:	2301      	movs	r3, #1
 80083f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f383 8810 	msr	PRIMASK, r3
}
 80083fa:	46c0      	nop			; (mov r8, r8)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	681a      	ldr	r2, [r3, #0]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	2110      	movs	r1, #16
 8008408:	438a      	bics	r2, r1
 800840a:	601a      	str	r2, [r3, #0]
 800840c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800840e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	f383 8810 	msr	PRIMASK, r3
}
 8008416:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	69db      	ldr	r3, [r3, #28]
 800841e:	2210      	movs	r2, #16
 8008420:	4013      	ands	r3, r2
 8008422:	2b10      	cmp	r3, #16
 8008424:	d103      	bne.n	800842e <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	2210      	movs	r2, #16
 800842c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2258      	movs	r2, #88	; 0x58
 8008432:	5a9a      	ldrh	r2, [r3, r2]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	0011      	movs	r1, r2
 8008438:	0018      	movs	r0, r3
 800843a:	f7ff f9f1 	bl	8007820 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800843e:	e00c      	b.n	800845a <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	0018      	movs	r0, r3
 8008444:	f7fa f8e8 	bl	8002618 <HAL_UART_RxCpltCallback>
}
 8008448:	e007      	b.n	800845a <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	699a      	ldr	r2, [r3, #24]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2108      	movs	r1, #8
 8008456:	430a      	orrs	r2, r1
 8008458:	619a      	str	r2, [r3, #24]
}
 800845a:	46c0      	nop			; (mov r8, r8)
 800845c:	46bd      	mov	sp, r7
 800845e:	b014      	add	sp, #80	; 0x50
 8008460:	bd80      	pop	{r7, pc}
 8008462:	46c0      	nop			; (mov r8, r8)
 8008464:	fffffedf 	.word	0xfffffedf
 8008468:	fbffffff 	.word	0xfbffffff

0800846c <__errno>:
 800846c:	4b01      	ldr	r3, [pc, #4]	; (8008474 <__errno+0x8>)
 800846e:	6818      	ldr	r0, [r3, #0]
 8008470:	4770      	bx	lr
 8008472:	46c0      	nop			; (mov r8, r8)
 8008474:	2000002c 	.word	0x2000002c

08008478 <__libc_init_array>:
 8008478:	b570      	push	{r4, r5, r6, lr}
 800847a:	2600      	movs	r6, #0
 800847c:	4d0c      	ldr	r5, [pc, #48]	; (80084b0 <__libc_init_array+0x38>)
 800847e:	4c0d      	ldr	r4, [pc, #52]	; (80084b4 <__libc_init_array+0x3c>)
 8008480:	1b64      	subs	r4, r4, r5
 8008482:	10a4      	asrs	r4, r4, #2
 8008484:	42a6      	cmp	r6, r4
 8008486:	d109      	bne.n	800849c <__libc_init_array+0x24>
 8008488:	2600      	movs	r6, #0
 800848a:	f004 fd65 	bl	800cf58 <_init>
 800848e:	4d0a      	ldr	r5, [pc, #40]	; (80084b8 <__libc_init_array+0x40>)
 8008490:	4c0a      	ldr	r4, [pc, #40]	; (80084bc <__libc_init_array+0x44>)
 8008492:	1b64      	subs	r4, r4, r5
 8008494:	10a4      	asrs	r4, r4, #2
 8008496:	42a6      	cmp	r6, r4
 8008498:	d105      	bne.n	80084a6 <__libc_init_array+0x2e>
 800849a:	bd70      	pop	{r4, r5, r6, pc}
 800849c:	00b3      	lsls	r3, r6, #2
 800849e:	58eb      	ldr	r3, [r5, r3]
 80084a0:	4798      	blx	r3
 80084a2:	3601      	adds	r6, #1
 80084a4:	e7ee      	b.n	8008484 <__libc_init_array+0xc>
 80084a6:	00b3      	lsls	r3, r6, #2
 80084a8:	58eb      	ldr	r3, [r5, r3]
 80084aa:	4798      	blx	r3
 80084ac:	3601      	adds	r6, #1
 80084ae:	e7f2      	b.n	8008496 <__libc_init_array+0x1e>
 80084b0:	0800d534 	.word	0x0800d534
 80084b4:	0800d534 	.word	0x0800d534
 80084b8:	0800d534 	.word	0x0800d534
 80084bc:	0800d538 	.word	0x0800d538

080084c0 <memcpy>:
 80084c0:	2300      	movs	r3, #0
 80084c2:	b510      	push	{r4, lr}
 80084c4:	429a      	cmp	r2, r3
 80084c6:	d100      	bne.n	80084ca <memcpy+0xa>
 80084c8:	bd10      	pop	{r4, pc}
 80084ca:	5ccc      	ldrb	r4, [r1, r3]
 80084cc:	54c4      	strb	r4, [r0, r3]
 80084ce:	3301      	adds	r3, #1
 80084d0:	e7f8      	b.n	80084c4 <memcpy+0x4>

080084d2 <memset>:
 80084d2:	0003      	movs	r3, r0
 80084d4:	1882      	adds	r2, r0, r2
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d100      	bne.n	80084dc <memset+0xa>
 80084da:	4770      	bx	lr
 80084dc:	7019      	strb	r1, [r3, #0]
 80084de:	3301      	adds	r3, #1
 80084e0:	e7f9      	b.n	80084d6 <memset+0x4>

080084e2 <__cvt>:
 80084e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084e4:	001e      	movs	r6, r3
 80084e6:	2300      	movs	r3, #0
 80084e8:	0014      	movs	r4, r2
 80084ea:	b08b      	sub	sp, #44	; 0x2c
 80084ec:	429e      	cmp	r6, r3
 80084ee:	da04      	bge.n	80084fa <__cvt+0x18>
 80084f0:	2180      	movs	r1, #128	; 0x80
 80084f2:	0609      	lsls	r1, r1, #24
 80084f4:	1873      	adds	r3, r6, r1
 80084f6:	001e      	movs	r6, r3
 80084f8:	232d      	movs	r3, #45	; 0x2d
 80084fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084fc:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80084fe:	7013      	strb	r3, [r2, #0]
 8008500:	2320      	movs	r3, #32
 8008502:	2203      	movs	r2, #3
 8008504:	439f      	bics	r7, r3
 8008506:	2f46      	cmp	r7, #70	; 0x46
 8008508:	d007      	beq.n	800851a <__cvt+0x38>
 800850a:	003b      	movs	r3, r7
 800850c:	3b45      	subs	r3, #69	; 0x45
 800850e:	4259      	negs	r1, r3
 8008510:	414b      	adcs	r3, r1
 8008512:	9910      	ldr	r1, [sp, #64]	; 0x40
 8008514:	3a01      	subs	r2, #1
 8008516:	18cb      	adds	r3, r1, r3
 8008518:	9310      	str	r3, [sp, #64]	; 0x40
 800851a:	ab09      	add	r3, sp, #36	; 0x24
 800851c:	9304      	str	r3, [sp, #16]
 800851e:	ab08      	add	r3, sp, #32
 8008520:	9303      	str	r3, [sp, #12]
 8008522:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008524:	9200      	str	r2, [sp, #0]
 8008526:	9302      	str	r3, [sp, #8]
 8008528:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800852a:	0022      	movs	r2, r4
 800852c:	9301      	str	r3, [sp, #4]
 800852e:	0033      	movs	r3, r6
 8008530:	f001 fdde 	bl	800a0f0 <_dtoa_r>
 8008534:	0005      	movs	r5, r0
 8008536:	2f47      	cmp	r7, #71	; 0x47
 8008538:	d102      	bne.n	8008540 <__cvt+0x5e>
 800853a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800853c:	07db      	lsls	r3, r3, #31
 800853e:	d528      	bpl.n	8008592 <__cvt+0xb0>
 8008540:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008542:	18eb      	adds	r3, r5, r3
 8008544:	9307      	str	r3, [sp, #28]
 8008546:	2f46      	cmp	r7, #70	; 0x46
 8008548:	d114      	bne.n	8008574 <__cvt+0x92>
 800854a:	782b      	ldrb	r3, [r5, #0]
 800854c:	2b30      	cmp	r3, #48	; 0x30
 800854e:	d10c      	bne.n	800856a <__cvt+0x88>
 8008550:	2200      	movs	r2, #0
 8008552:	2300      	movs	r3, #0
 8008554:	0020      	movs	r0, r4
 8008556:	0031      	movs	r1, r6
 8008558:	f7f7 ff78 	bl	800044c <__aeabi_dcmpeq>
 800855c:	2800      	cmp	r0, #0
 800855e:	d104      	bne.n	800856a <__cvt+0x88>
 8008560:	2301      	movs	r3, #1
 8008562:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008564:	1a9b      	subs	r3, r3, r2
 8008566:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008568:	6013      	str	r3, [r2, #0]
 800856a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800856c:	9a07      	ldr	r2, [sp, #28]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	18d3      	adds	r3, r2, r3
 8008572:	9307      	str	r3, [sp, #28]
 8008574:	2200      	movs	r2, #0
 8008576:	2300      	movs	r3, #0
 8008578:	0020      	movs	r0, r4
 800857a:	0031      	movs	r1, r6
 800857c:	f7f7 ff66 	bl	800044c <__aeabi_dcmpeq>
 8008580:	2800      	cmp	r0, #0
 8008582:	d001      	beq.n	8008588 <__cvt+0xa6>
 8008584:	9b07      	ldr	r3, [sp, #28]
 8008586:	9309      	str	r3, [sp, #36]	; 0x24
 8008588:	2230      	movs	r2, #48	; 0x30
 800858a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800858c:	9907      	ldr	r1, [sp, #28]
 800858e:	428b      	cmp	r3, r1
 8008590:	d306      	bcc.n	80085a0 <__cvt+0xbe>
 8008592:	0028      	movs	r0, r5
 8008594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008596:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008598:	1b5b      	subs	r3, r3, r5
 800859a:	6013      	str	r3, [r2, #0]
 800859c:	b00b      	add	sp, #44	; 0x2c
 800859e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085a0:	1c59      	adds	r1, r3, #1
 80085a2:	9109      	str	r1, [sp, #36]	; 0x24
 80085a4:	701a      	strb	r2, [r3, #0]
 80085a6:	e7f0      	b.n	800858a <__cvt+0xa8>

080085a8 <__exponent>:
 80085a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085aa:	1c83      	adds	r3, r0, #2
 80085ac:	b087      	sub	sp, #28
 80085ae:	9303      	str	r3, [sp, #12]
 80085b0:	0005      	movs	r5, r0
 80085b2:	000c      	movs	r4, r1
 80085b4:	232b      	movs	r3, #43	; 0x2b
 80085b6:	7002      	strb	r2, [r0, #0]
 80085b8:	2900      	cmp	r1, #0
 80085ba:	da01      	bge.n	80085c0 <__exponent+0x18>
 80085bc:	424c      	negs	r4, r1
 80085be:	3302      	adds	r3, #2
 80085c0:	706b      	strb	r3, [r5, #1]
 80085c2:	2c09      	cmp	r4, #9
 80085c4:	dd31      	ble.n	800862a <__exponent+0x82>
 80085c6:	270a      	movs	r7, #10
 80085c8:	ab04      	add	r3, sp, #16
 80085ca:	1dde      	adds	r6, r3, #7
 80085cc:	0020      	movs	r0, r4
 80085ce:	0039      	movs	r1, r7
 80085d0:	9601      	str	r6, [sp, #4]
 80085d2:	f7f7 ff25 	bl	8000420 <__aeabi_idivmod>
 80085d6:	3e01      	subs	r6, #1
 80085d8:	3130      	adds	r1, #48	; 0x30
 80085da:	0020      	movs	r0, r4
 80085dc:	7031      	strb	r1, [r6, #0]
 80085de:	0039      	movs	r1, r7
 80085e0:	9402      	str	r4, [sp, #8]
 80085e2:	f7f7 fe37 	bl	8000254 <__divsi3>
 80085e6:	9b02      	ldr	r3, [sp, #8]
 80085e8:	0004      	movs	r4, r0
 80085ea:	2b63      	cmp	r3, #99	; 0x63
 80085ec:	dcee      	bgt.n	80085cc <__exponent+0x24>
 80085ee:	9b01      	ldr	r3, [sp, #4]
 80085f0:	3430      	adds	r4, #48	; 0x30
 80085f2:	1e9a      	subs	r2, r3, #2
 80085f4:	0013      	movs	r3, r2
 80085f6:	9903      	ldr	r1, [sp, #12]
 80085f8:	7014      	strb	r4, [r2, #0]
 80085fa:	a804      	add	r0, sp, #16
 80085fc:	3007      	adds	r0, #7
 80085fe:	4298      	cmp	r0, r3
 8008600:	d80e      	bhi.n	8008620 <__exponent+0x78>
 8008602:	ab04      	add	r3, sp, #16
 8008604:	3307      	adds	r3, #7
 8008606:	2000      	movs	r0, #0
 8008608:	429a      	cmp	r2, r3
 800860a:	d804      	bhi.n	8008616 <__exponent+0x6e>
 800860c:	ab04      	add	r3, sp, #16
 800860e:	3009      	adds	r0, #9
 8008610:	18c0      	adds	r0, r0, r3
 8008612:	9b01      	ldr	r3, [sp, #4]
 8008614:	1ac0      	subs	r0, r0, r3
 8008616:	9b03      	ldr	r3, [sp, #12]
 8008618:	1818      	adds	r0, r3, r0
 800861a:	1b40      	subs	r0, r0, r5
 800861c:	b007      	add	sp, #28
 800861e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008620:	7818      	ldrb	r0, [r3, #0]
 8008622:	3301      	adds	r3, #1
 8008624:	7008      	strb	r0, [r1, #0]
 8008626:	3101      	adds	r1, #1
 8008628:	e7e7      	b.n	80085fa <__exponent+0x52>
 800862a:	2330      	movs	r3, #48	; 0x30
 800862c:	18e4      	adds	r4, r4, r3
 800862e:	70ab      	strb	r3, [r5, #2]
 8008630:	1d28      	adds	r0, r5, #4
 8008632:	70ec      	strb	r4, [r5, #3]
 8008634:	e7f1      	b.n	800861a <__exponent+0x72>
	...

08008638 <_printf_float>:
 8008638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800863a:	b095      	sub	sp, #84	; 0x54
 800863c:	000c      	movs	r4, r1
 800863e:	9209      	str	r2, [sp, #36]	; 0x24
 8008640:	001e      	movs	r6, r3
 8008642:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008644:	0007      	movs	r7, r0
 8008646:	f002 ffe3 	bl	800b610 <_localeconv_r>
 800864a:	6803      	ldr	r3, [r0, #0]
 800864c:	0018      	movs	r0, r3
 800864e:	930c      	str	r3, [sp, #48]	; 0x30
 8008650:	f7f7 fd5a 	bl	8000108 <strlen>
 8008654:	2300      	movs	r3, #0
 8008656:	9312      	str	r3, [sp, #72]	; 0x48
 8008658:	7e23      	ldrb	r3, [r4, #24]
 800865a:	2207      	movs	r2, #7
 800865c:	930a      	str	r3, [sp, #40]	; 0x28
 800865e:	6823      	ldr	r3, [r4, #0]
 8008660:	900e      	str	r0, [sp, #56]	; 0x38
 8008662:	930d      	str	r3, [sp, #52]	; 0x34
 8008664:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008666:	682b      	ldr	r3, [r5, #0]
 8008668:	05c9      	lsls	r1, r1, #23
 800866a:	d547      	bpl.n	80086fc <_printf_float+0xc4>
 800866c:	189b      	adds	r3, r3, r2
 800866e:	4393      	bics	r3, r2
 8008670:	001a      	movs	r2, r3
 8008672:	3208      	adds	r2, #8
 8008674:	602a      	str	r2, [r5, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	64a2      	str	r2, [r4, #72]	; 0x48
 800867c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800867e:	2201      	movs	r2, #1
 8008680:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8008682:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8008684:	930b      	str	r3, [sp, #44]	; 0x2c
 8008686:	006b      	lsls	r3, r5, #1
 8008688:	085b      	lsrs	r3, r3, #1
 800868a:	930f      	str	r3, [sp, #60]	; 0x3c
 800868c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800868e:	4ba7      	ldr	r3, [pc, #668]	; (800892c <_printf_float+0x2f4>)
 8008690:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008692:	4252      	negs	r2, r2
 8008694:	f7f9 fd02 	bl	800209c <__aeabi_dcmpun>
 8008698:	2800      	cmp	r0, #0
 800869a:	d131      	bne.n	8008700 <_printf_float+0xc8>
 800869c:	2201      	movs	r2, #1
 800869e:	4ba3      	ldr	r3, [pc, #652]	; (800892c <_printf_float+0x2f4>)
 80086a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80086a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80086a4:	4252      	negs	r2, r2
 80086a6:	f7f7 fee1 	bl	800046c <__aeabi_dcmple>
 80086aa:	2800      	cmp	r0, #0
 80086ac:	d128      	bne.n	8008700 <_printf_float+0xc8>
 80086ae:	2200      	movs	r2, #0
 80086b0:	2300      	movs	r3, #0
 80086b2:	0029      	movs	r1, r5
 80086b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80086b6:	f7f7 fecf 	bl	8000458 <__aeabi_dcmplt>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d003      	beq.n	80086c6 <_printf_float+0x8e>
 80086be:	0023      	movs	r3, r4
 80086c0:	222d      	movs	r2, #45	; 0x2d
 80086c2:	3343      	adds	r3, #67	; 0x43
 80086c4:	701a      	strb	r2, [r3, #0]
 80086c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086c8:	4d99      	ldr	r5, [pc, #612]	; (8008930 <_printf_float+0x2f8>)
 80086ca:	2b47      	cmp	r3, #71	; 0x47
 80086cc:	d900      	bls.n	80086d0 <_printf_float+0x98>
 80086ce:	4d99      	ldr	r5, [pc, #612]	; (8008934 <_printf_float+0x2fc>)
 80086d0:	2303      	movs	r3, #3
 80086d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086d4:	6123      	str	r3, [r4, #16]
 80086d6:	3301      	adds	r3, #1
 80086d8:	439a      	bics	r2, r3
 80086da:	2300      	movs	r3, #0
 80086dc:	6022      	str	r2, [r4, #0]
 80086de:	930b      	str	r3, [sp, #44]	; 0x2c
 80086e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086e2:	0021      	movs	r1, r4
 80086e4:	0038      	movs	r0, r7
 80086e6:	9600      	str	r6, [sp, #0]
 80086e8:	aa13      	add	r2, sp, #76	; 0x4c
 80086ea:	f000 f9e7 	bl	8008abc <_printf_common>
 80086ee:	1c43      	adds	r3, r0, #1
 80086f0:	d000      	beq.n	80086f4 <_printf_float+0xbc>
 80086f2:	e0a2      	b.n	800883a <_printf_float+0x202>
 80086f4:	2001      	movs	r0, #1
 80086f6:	4240      	negs	r0, r0
 80086f8:	b015      	add	sp, #84	; 0x54
 80086fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086fc:	3307      	adds	r3, #7
 80086fe:	e7b6      	b.n	800866e <_printf_float+0x36>
 8008700:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008702:	002b      	movs	r3, r5
 8008704:	0010      	movs	r0, r2
 8008706:	0029      	movs	r1, r5
 8008708:	f7f9 fcc8 	bl	800209c <__aeabi_dcmpun>
 800870c:	2800      	cmp	r0, #0
 800870e:	d00b      	beq.n	8008728 <_printf_float+0xf0>
 8008710:	2d00      	cmp	r5, #0
 8008712:	da03      	bge.n	800871c <_printf_float+0xe4>
 8008714:	0023      	movs	r3, r4
 8008716:	222d      	movs	r2, #45	; 0x2d
 8008718:	3343      	adds	r3, #67	; 0x43
 800871a:	701a      	strb	r2, [r3, #0]
 800871c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800871e:	4d86      	ldr	r5, [pc, #536]	; (8008938 <_printf_float+0x300>)
 8008720:	2b47      	cmp	r3, #71	; 0x47
 8008722:	d9d5      	bls.n	80086d0 <_printf_float+0x98>
 8008724:	4d85      	ldr	r5, [pc, #532]	; (800893c <_printf_float+0x304>)
 8008726:	e7d3      	b.n	80086d0 <_printf_float+0x98>
 8008728:	2220      	movs	r2, #32
 800872a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800872c:	6863      	ldr	r3, [r4, #4]
 800872e:	4391      	bics	r1, r2
 8008730:	910f      	str	r1, [sp, #60]	; 0x3c
 8008732:	1c5a      	adds	r2, r3, #1
 8008734:	d149      	bne.n	80087ca <_printf_float+0x192>
 8008736:	3307      	adds	r3, #7
 8008738:	6063      	str	r3, [r4, #4]
 800873a:	2380      	movs	r3, #128	; 0x80
 800873c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800873e:	00db      	lsls	r3, r3, #3
 8008740:	4313      	orrs	r3, r2
 8008742:	2200      	movs	r2, #0
 8008744:	9206      	str	r2, [sp, #24]
 8008746:	aa12      	add	r2, sp, #72	; 0x48
 8008748:	9205      	str	r2, [sp, #20]
 800874a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800874c:	a908      	add	r1, sp, #32
 800874e:	9204      	str	r2, [sp, #16]
 8008750:	aa11      	add	r2, sp, #68	; 0x44
 8008752:	9203      	str	r2, [sp, #12]
 8008754:	2223      	movs	r2, #35	; 0x23
 8008756:	6023      	str	r3, [r4, #0]
 8008758:	9301      	str	r3, [sp, #4]
 800875a:	6863      	ldr	r3, [r4, #4]
 800875c:	1852      	adds	r2, r2, r1
 800875e:	9202      	str	r2, [sp, #8]
 8008760:	9300      	str	r3, [sp, #0]
 8008762:	0038      	movs	r0, r7
 8008764:	002b      	movs	r3, r5
 8008766:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008768:	f7ff febb 	bl	80084e2 <__cvt>
 800876c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800876e:	0005      	movs	r5, r0
 8008770:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008772:	2b47      	cmp	r3, #71	; 0x47
 8008774:	d108      	bne.n	8008788 <_printf_float+0x150>
 8008776:	1ccb      	adds	r3, r1, #3
 8008778:	db02      	blt.n	8008780 <_printf_float+0x148>
 800877a:	6863      	ldr	r3, [r4, #4]
 800877c:	4299      	cmp	r1, r3
 800877e:	dd48      	ble.n	8008812 <_printf_float+0x1da>
 8008780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008782:	3b02      	subs	r3, #2
 8008784:	b2db      	uxtb	r3, r3
 8008786:	930a      	str	r3, [sp, #40]	; 0x28
 8008788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800878a:	2b65      	cmp	r3, #101	; 0x65
 800878c:	d824      	bhi.n	80087d8 <_printf_float+0x1a0>
 800878e:	0020      	movs	r0, r4
 8008790:	001a      	movs	r2, r3
 8008792:	3901      	subs	r1, #1
 8008794:	3050      	adds	r0, #80	; 0x50
 8008796:	9111      	str	r1, [sp, #68]	; 0x44
 8008798:	f7ff ff06 	bl	80085a8 <__exponent>
 800879c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800879e:	900b      	str	r0, [sp, #44]	; 0x2c
 80087a0:	1813      	adds	r3, r2, r0
 80087a2:	6123      	str	r3, [r4, #16]
 80087a4:	2a01      	cmp	r2, #1
 80087a6:	dc02      	bgt.n	80087ae <_printf_float+0x176>
 80087a8:	6822      	ldr	r2, [r4, #0]
 80087aa:	07d2      	lsls	r2, r2, #31
 80087ac:	d501      	bpl.n	80087b2 <_printf_float+0x17a>
 80087ae:	3301      	adds	r3, #1
 80087b0:	6123      	str	r3, [r4, #16]
 80087b2:	2323      	movs	r3, #35	; 0x23
 80087b4:	aa08      	add	r2, sp, #32
 80087b6:	189b      	adds	r3, r3, r2
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d100      	bne.n	80087c0 <_printf_float+0x188>
 80087be:	e78f      	b.n	80086e0 <_printf_float+0xa8>
 80087c0:	0023      	movs	r3, r4
 80087c2:	222d      	movs	r2, #45	; 0x2d
 80087c4:	3343      	adds	r3, #67	; 0x43
 80087c6:	701a      	strb	r2, [r3, #0]
 80087c8:	e78a      	b.n	80086e0 <_printf_float+0xa8>
 80087ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80087cc:	2a47      	cmp	r2, #71	; 0x47
 80087ce:	d1b4      	bne.n	800873a <_printf_float+0x102>
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1b2      	bne.n	800873a <_printf_float+0x102>
 80087d4:	3301      	adds	r3, #1
 80087d6:	e7af      	b.n	8008738 <_printf_float+0x100>
 80087d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087da:	2b66      	cmp	r3, #102	; 0x66
 80087dc:	d11b      	bne.n	8008816 <_printf_float+0x1de>
 80087de:	6863      	ldr	r3, [r4, #4]
 80087e0:	2900      	cmp	r1, #0
 80087e2:	dd0d      	ble.n	8008800 <_printf_float+0x1c8>
 80087e4:	6121      	str	r1, [r4, #16]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d102      	bne.n	80087f0 <_printf_float+0x1b8>
 80087ea:	6822      	ldr	r2, [r4, #0]
 80087ec:	07d2      	lsls	r2, r2, #31
 80087ee:	d502      	bpl.n	80087f6 <_printf_float+0x1be>
 80087f0:	3301      	adds	r3, #1
 80087f2:	1859      	adds	r1, r3, r1
 80087f4:	6121      	str	r1, [r4, #16]
 80087f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087f8:	65a3      	str	r3, [r4, #88]	; 0x58
 80087fa:	2300      	movs	r3, #0
 80087fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80087fe:	e7d8      	b.n	80087b2 <_printf_float+0x17a>
 8008800:	2b00      	cmp	r3, #0
 8008802:	d103      	bne.n	800880c <_printf_float+0x1d4>
 8008804:	2201      	movs	r2, #1
 8008806:	6821      	ldr	r1, [r4, #0]
 8008808:	4211      	tst	r1, r2
 800880a:	d000      	beq.n	800880e <_printf_float+0x1d6>
 800880c:	1c9a      	adds	r2, r3, #2
 800880e:	6122      	str	r2, [r4, #16]
 8008810:	e7f1      	b.n	80087f6 <_printf_float+0x1be>
 8008812:	2367      	movs	r3, #103	; 0x67
 8008814:	930a      	str	r3, [sp, #40]	; 0x28
 8008816:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008818:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800881a:	4293      	cmp	r3, r2
 800881c:	db06      	blt.n	800882c <_printf_float+0x1f4>
 800881e:	6822      	ldr	r2, [r4, #0]
 8008820:	6123      	str	r3, [r4, #16]
 8008822:	07d2      	lsls	r2, r2, #31
 8008824:	d5e7      	bpl.n	80087f6 <_printf_float+0x1be>
 8008826:	3301      	adds	r3, #1
 8008828:	6123      	str	r3, [r4, #16]
 800882a:	e7e4      	b.n	80087f6 <_printf_float+0x1be>
 800882c:	2101      	movs	r1, #1
 800882e:	2b00      	cmp	r3, #0
 8008830:	dc01      	bgt.n	8008836 <_printf_float+0x1fe>
 8008832:	1849      	adds	r1, r1, r1
 8008834:	1ac9      	subs	r1, r1, r3
 8008836:	1852      	adds	r2, r2, r1
 8008838:	e7e9      	b.n	800880e <_printf_float+0x1d6>
 800883a:	6822      	ldr	r2, [r4, #0]
 800883c:	0553      	lsls	r3, r2, #21
 800883e:	d407      	bmi.n	8008850 <_printf_float+0x218>
 8008840:	6923      	ldr	r3, [r4, #16]
 8008842:	002a      	movs	r2, r5
 8008844:	0038      	movs	r0, r7
 8008846:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008848:	47b0      	blx	r6
 800884a:	1c43      	adds	r3, r0, #1
 800884c:	d128      	bne.n	80088a0 <_printf_float+0x268>
 800884e:	e751      	b.n	80086f4 <_printf_float+0xbc>
 8008850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008852:	2b65      	cmp	r3, #101	; 0x65
 8008854:	d800      	bhi.n	8008858 <_printf_float+0x220>
 8008856:	e0e1      	b.n	8008a1c <_printf_float+0x3e4>
 8008858:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800885a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800885c:	2200      	movs	r2, #0
 800885e:	2300      	movs	r3, #0
 8008860:	f7f7 fdf4 	bl	800044c <__aeabi_dcmpeq>
 8008864:	2800      	cmp	r0, #0
 8008866:	d031      	beq.n	80088cc <_printf_float+0x294>
 8008868:	2301      	movs	r3, #1
 800886a:	0038      	movs	r0, r7
 800886c:	4a34      	ldr	r2, [pc, #208]	; (8008940 <_printf_float+0x308>)
 800886e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008870:	47b0      	blx	r6
 8008872:	1c43      	adds	r3, r0, #1
 8008874:	d100      	bne.n	8008878 <_printf_float+0x240>
 8008876:	e73d      	b.n	80086f4 <_printf_float+0xbc>
 8008878:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800887a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800887c:	4293      	cmp	r3, r2
 800887e:	db02      	blt.n	8008886 <_printf_float+0x24e>
 8008880:	6823      	ldr	r3, [r4, #0]
 8008882:	07db      	lsls	r3, r3, #31
 8008884:	d50c      	bpl.n	80088a0 <_printf_float+0x268>
 8008886:	0038      	movs	r0, r7
 8008888:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800888a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800888c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800888e:	47b0      	blx	r6
 8008890:	2500      	movs	r5, #0
 8008892:	1c43      	adds	r3, r0, #1
 8008894:	d100      	bne.n	8008898 <_printf_float+0x260>
 8008896:	e72d      	b.n	80086f4 <_printf_float+0xbc>
 8008898:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800889a:	3b01      	subs	r3, #1
 800889c:	42ab      	cmp	r3, r5
 800889e:	dc0a      	bgt.n	80088b6 <_printf_float+0x27e>
 80088a0:	6823      	ldr	r3, [r4, #0]
 80088a2:	079b      	lsls	r3, r3, #30
 80088a4:	d500      	bpl.n	80088a8 <_printf_float+0x270>
 80088a6:	e106      	b.n	8008ab6 <_printf_float+0x47e>
 80088a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80088aa:	68e0      	ldr	r0, [r4, #12]
 80088ac:	4298      	cmp	r0, r3
 80088ae:	db00      	blt.n	80088b2 <_printf_float+0x27a>
 80088b0:	e722      	b.n	80086f8 <_printf_float+0xc0>
 80088b2:	0018      	movs	r0, r3
 80088b4:	e720      	b.n	80086f8 <_printf_float+0xc0>
 80088b6:	0022      	movs	r2, r4
 80088b8:	2301      	movs	r3, #1
 80088ba:	0038      	movs	r0, r7
 80088bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088be:	321a      	adds	r2, #26
 80088c0:	47b0      	blx	r6
 80088c2:	1c43      	adds	r3, r0, #1
 80088c4:	d100      	bne.n	80088c8 <_printf_float+0x290>
 80088c6:	e715      	b.n	80086f4 <_printf_float+0xbc>
 80088c8:	3501      	adds	r5, #1
 80088ca:	e7e5      	b.n	8008898 <_printf_float+0x260>
 80088cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	dc38      	bgt.n	8008944 <_printf_float+0x30c>
 80088d2:	2301      	movs	r3, #1
 80088d4:	0038      	movs	r0, r7
 80088d6:	4a1a      	ldr	r2, [pc, #104]	; (8008940 <_printf_float+0x308>)
 80088d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088da:	47b0      	blx	r6
 80088dc:	1c43      	adds	r3, r0, #1
 80088de:	d100      	bne.n	80088e2 <_printf_float+0x2aa>
 80088e0:	e708      	b.n	80086f4 <_printf_float+0xbc>
 80088e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088e6:	4313      	orrs	r3, r2
 80088e8:	d102      	bne.n	80088f0 <_printf_float+0x2b8>
 80088ea:	6823      	ldr	r3, [r4, #0]
 80088ec:	07db      	lsls	r3, r3, #31
 80088ee:	d5d7      	bpl.n	80088a0 <_printf_float+0x268>
 80088f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088f2:	0038      	movs	r0, r7
 80088f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088f8:	47b0      	blx	r6
 80088fa:	1c43      	adds	r3, r0, #1
 80088fc:	d100      	bne.n	8008900 <_printf_float+0x2c8>
 80088fe:	e6f9      	b.n	80086f4 <_printf_float+0xbc>
 8008900:	2300      	movs	r3, #0
 8008902:	930a      	str	r3, [sp, #40]	; 0x28
 8008904:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008906:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008908:	425b      	negs	r3, r3
 800890a:	4293      	cmp	r3, r2
 800890c:	dc01      	bgt.n	8008912 <_printf_float+0x2da>
 800890e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008910:	e797      	b.n	8008842 <_printf_float+0x20a>
 8008912:	0022      	movs	r2, r4
 8008914:	2301      	movs	r3, #1
 8008916:	0038      	movs	r0, r7
 8008918:	9909      	ldr	r1, [sp, #36]	; 0x24
 800891a:	321a      	adds	r2, #26
 800891c:	47b0      	blx	r6
 800891e:	1c43      	adds	r3, r0, #1
 8008920:	d100      	bne.n	8008924 <_printf_float+0x2ec>
 8008922:	e6e7      	b.n	80086f4 <_printf_float+0xbc>
 8008924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008926:	3301      	adds	r3, #1
 8008928:	e7eb      	b.n	8008902 <_printf_float+0x2ca>
 800892a:	46c0      	nop			; (mov r8, r8)
 800892c:	7fefffff 	.word	0x7fefffff
 8008930:	0800d088 	.word	0x0800d088
 8008934:	0800d08c 	.word	0x0800d08c
 8008938:	0800d090 	.word	0x0800d090
 800893c:	0800d094 	.word	0x0800d094
 8008940:	0800d098 	.word	0x0800d098
 8008944:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008946:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008948:	920a      	str	r2, [sp, #40]	; 0x28
 800894a:	429a      	cmp	r2, r3
 800894c:	dd00      	ble.n	8008950 <_printf_float+0x318>
 800894e:	930a      	str	r3, [sp, #40]	; 0x28
 8008950:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008952:	2b00      	cmp	r3, #0
 8008954:	dc3c      	bgt.n	80089d0 <_printf_float+0x398>
 8008956:	2300      	movs	r3, #0
 8008958:	930d      	str	r3, [sp, #52]	; 0x34
 800895a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800895c:	43db      	mvns	r3, r3
 800895e:	17db      	asrs	r3, r3, #31
 8008960:	930f      	str	r3, [sp, #60]	; 0x3c
 8008962:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008964:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008966:	930b      	str	r3, [sp, #44]	; 0x2c
 8008968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800896a:	4013      	ands	r3, r2
 800896c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800896e:	1ad3      	subs	r3, r2, r3
 8008970:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008972:	4293      	cmp	r3, r2
 8008974:	dc34      	bgt.n	80089e0 <_printf_float+0x3a8>
 8008976:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008978:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800897a:	4293      	cmp	r3, r2
 800897c:	db3d      	blt.n	80089fa <_printf_float+0x3c2>
 800897e:	6823      	ldr	r3, [r4, #0]
 8008980:	07db      	lsls	r3, r3, #31
 8008982:	d43a      	bmi.n	80089fa <_printf_float+0x3c2>
 8008984:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008988:	9911      	ldr	r1, [sp, #68]	; 0x44
 800898a:	1ad3      	subs	r3, r2, r3
 800898c:	1a52      	subs	r2, r2, r1
 800898e:	920a      	str	r2, [sp, #40]	; 0x28
 8008990:	429a      	cmp	r2, r3
 8008992:	dd00      	ble.n	8008996 <_printf_float+0x35e>
 8008994:	930a      	str	r3, [sp, #40]	; 0x28
 8008996:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008998:	2b00      	cmp	r3, #0
 800899a:	dc36      	bgt.n	8008a0a <_printf_float+0x3d2>
 800899c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800899e:	2500      	movs	r5, #0
 80089a0:	43db      	mvns	r3, r3
 80089a2:	17db      	asrs	r3, r3, #31
 80089a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80089a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80089a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80089ac:	1a9b      	subs	r3, r3, r2
 80089ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089b0:	400a      	ands	r2, r1
 80089b2:	1a9b      	subs	r3, r3, r2
 80089b4:	42ab      	cmp	r3, r5
 80089b6:	dc00      	bgt.n	80089ba <_printf_float+0x382>
 80089b8:	e772      	b.n	80088a0 <_printf_float+0x268>
 80089ba:	0022      	movs	r2, r4
 80089bc:	2301      	movs	r3, #1
 80089be:	0038      	movs	r0, r7
 80089c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089c2:	321a      	adds	r2, #26
 80089c4:	47b0      	blx	r6
 80089c6:	1c43      	adds	r3, r0, #1
 80089c8:	d100      	bne.n	80089cc <_printf_float+0x394>
 80089ca:	e693      	b.n	80086f4 <_printf_float+0xbc>
 80089cc:	3501      	adds	r5, #1
 80089ce:	e7ea      	b.n	80089a6 <_printf_float+0x36e>
 80089d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089d2:	002a      	movs	r2, r5
 80089d4:	0038      	movs	r0, r7
 80089d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089d8:	47b0      	blx	r6
 80089da:	1c43      	adds	r3, r0, #1
 80089dc:	d1bb      	bne.n	8008956 <_printf_float+0x31e>
 80089de:	e689      	b.n	80086f4 <_printf_float+0xbc>
 80089e0:	0022      	movs	r2, r4
 80089e2:	2301      	movs	r3, #1
 80089e4:	0038      	movs	r0, r7
 80089e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089e8:	321a      	adds	r2, #26
 80089ea:	47b0      	blx	r6
 80089ec:	1c43      	adds	r3, r0, #1
 80089ee:	d100      	bne.n	80089f2 <_printf_float+0x3ba>
 80089f0:	e680      	b.n	80086f4 <_printf_float+0xbc>
 80089f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089f4:	3301      	adds	r3, #1
 80089f6:	930d      	str	r3, [sp, #52]	; 0x34
 80089f8:	e7b3      	b.n	8008962 <_printf_float+0x32a>
 80089fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089fc:	0038      	movs	r0, r7
 80089fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a02:	47b0      	blx	r6
 8008a04:	1c43      	adds	r3, r0, #1
 8008a06:	d1bd      	bne.n	8008984 <_printf_float+0x34c>
 8008a08:	e674      	b.n	80086f4 <_printf_float+0xbc>
 8008a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a0c:	0038      	movs	r0, r7
 8008a0e:	18ea      	adds	r2, r5, r3
 8008a10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a14:	47b0      	blx	r6
 8008a16:	1c43      	adds	r3, r0, #1
 8008a18:	d1c0      	bne.n	800899c <_printf_float+0x364>
 8008a1a:	e66b      	b.n	80086f4 <_printf_float+0xbc>
 8008a1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	dc02      	bgt.n	8008a28 <_printf_float+0x3f0>
 8008a22:	2301      	movs	r3, #1
 8008a24:	421a      	tst	r2, r3
 8008a26:	d034      	beq.n	8008a92 <_printf_float+0x45a>
 8008a28:	2301      	movs	r3, #1
 8008a2a:	002a      	movs	r2, r5
 8008a2c:	0038      	movs	r0, r7
 8008a2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a30:	47b0      	blx	r6
 8008a32:	1c43      	adds	r3, r0, #1
 8008a34:	d100      	bne.n	8008a38 <_printf_float+0x400>
 8008a36:	e65d      	b.n	80086f4 <_printf_float+0xbc>
 8008a38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a3a:	0038      	movs	r0, r7
 8008a3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a40:	47b0      	blx	r6
 8008a42:	1c43      	adds	r3, r0, #1
 8008a44:	d100      	bne.n	8008a48 <_printf_float+0x410>
 8008a46:	e655      	b.n	80086f4 <_printf_float+0xbc>
 8008a48:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8008a4a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	2300      	movs	r3, #0
 8008a50:	f7f7 fcfc 	bl	800044c <__aeabi_dcmpeq>
 8008a54:	2800      	cmp	r0, #0
 8008a56:	d11a      	bne.n	8008a8e <_printf_float+0x456>
 8008a58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a5a:	1c6a      	adds	r2, r5, #1
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	0038      	movs	r0, r7
 8008a60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a62:	47b0      	blx	r6
 8008a64:	1c43      	adds	r3, r0, #1
 8008a66:	d10e      	bne.n	8008a86 <_printf_float+0x44e>
 8008a68:	e644      	b.n	80086f4 <_printf_float+0xbc>
 8008a6a:	0022      	movs	r2, r4
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	0038      	movs	r0, r7
 8008a70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a72:	321a      	adds	r2, #26
 8008a74:	47b0      	blx	r6
 8008a76:	1c43      	adds	r3, r0, #1
 8008a78:	d100      	bne.n	8008a7c <_printf_float+0x444>
 8008a7a:	e63b      	b.n	80086f4 <_printf_float+0xbc>
 8008a7c:	3501      	adds	r5, #1
 8008a7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a80:	3b01      	subs	r3, #1
 8008a82:	42ab      	cmp	r3, r5
 8008a84:	dcf1      	bgt.n	8008a6a <_printf_float+0x432>
 8008a86:	0022      	movs	r2, r4
 8008a88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a8a:	3250      	adds	r2, #80	; 0x50
 8008a8c:	e6da      	b.n	8008844 <_printf_float+0x20c>
 8008a8e:	2500      	movs	r5, #0
 8008a90:	e7f5      	b.n	8008a7e <_printf_float+0x446>
 8008a92:	002a      	movs	r2, r5
 8008a94:	e7e3      	b.n	8008a5e <_printf_float+0x426>
 8008a96:	0022      	movs	r2, r4
 8008a98:	2301      	movs	r3, #1
 8008a9a:	0038      	movs	r0, r7
 8008a9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008a9e:	3219      	adds	r2, #25
 8008aa0:	47b0      	blx	r6
 8008aa2:	1c43      	adds	r3, r0, #1
 8008aa4:	d100      	bne.n	8008aa8 <_printf_float+0x470>
 8008aa6:	e625      	b.n	80086f4 <_printf_float+0xbc>
 8008aa8:	3501      	adds	r5, #1
 8008aaa:	68e3      	ldr	r3, [r4, #12]
 8008aac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008aae:	1a9b      	subs	r3, r3, r2
 8008ab0:	42ab      	cmp	r3, r5
 8008ab2:	dcf0      	bgt.n	8008a96 <_printf_float+0x45e>
 8008ab4:	e6f8      	b.n	80088a8 <_printf_float+0x270>
 8008ab6:	2500      	movs	r5, #0
 8008ab8:	e7f7      	b.n	8008aaa <_printf_float+0x472>
 8008aba:	46c0      	nop			; (mov r8, r8)

08008abc <_printf_common>:
 8008abc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008abe:	0015      	movs	r5, r2
 8008ac0:	9301      	str	r3, [sp, #4]
 8008ac2:	688a      	ldr	r2, [r1, #8]
 8008ac4:	690b      	ldr	r3, [r1, #16]
 8008ac6:	000c      	movs	r4, r1
 8008ac8:	9000      	str	r0, [sp, #0]
 8008aca:	4293      	cmp	r3, r2
 8008acc:	da00      	bge.n	8008ad0 <_printf_common+0x14>
 8008ace:	0013      	movs	r3, r2
 8008ad0:	0022      	movs	r2, r4
 8008ad2:	602b      	str	r3, [r5, #0]
 8008ad4:	3243      	adds	r2, #67	; 0x43
 8008ad6:	7812      	ldrb	r2, [r2, #0]
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	d001      	beq.n	8008ae0 <_printf_common+0x24>
 8008adc:	3301      	adds	r3, #1
 8008ade:	602b      	str	r3, [r5, #0]
 8008ae0:	6823      	ldr	r3, [r4, #0]
 8008ae2:	069b      	lsls	r3, r3, #26
 8008ae4:	d502      	bpl.n	8008aec <_printf_common+0x30>
 8008ae6:	682b      	ldr	r3, [r5, #0]
 8008ae8:	3302      	adds	r3, #2
 8008aea:	602b      	str	r3, [r5, #0]
 8008aec:	6822      	ldr	r2, [r4, #0]
 8008aee:	2306      	movs	r3, #6
 8008af0:	0017      	movs	r7, r2
 8008af2:	401f      	ands	r7, r3
 8008af4:	421a      	tst	r2, r3
 8008af6:	d027      	beq.n	8008b48 <_printf_common+0x8c>
 8008af8:	0023      	movs	r3, r4
 8008afa:	3343      	adds	r3, #67	; 0x43
 8008afc:	781b      	ldrb	r3, [r3, #0]
 8008afe:	1e5a      	subs	r2, r3, #1
 8008b00:	4193      	sbcs	r3, r2
 8008b02:	6822      	ldr	r2, [r4, #0]
 8008b04:	0692      	lsls	r2, r2, #26
 8008b06:	d430      	bmi.n	8008b6a <_printf_common+0xae>
 8008b08:	0022      	movs	r2, r4
 8008b0a:	9901      	ldr	r1, [sp, #4]
 8008b0c:	9800      	ldr	r0, [sp, #0]
 8008b0e:	9e08      	ldr	r6, [sp, #32]
 8008b10:	3243      	adds	r2, #67	; 0x43
 8008b12:	47b0      	blx	r6
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d025      	beq.n	8008b64 <_printf_common+0xa8>
 8008b18:	2306      	movs	r3, #6
 8008b1a:	6820      	ldr	r0, [r4, #0]
 8008b1c:	682a      	ldr	r2, [r5, #0]
 8008b1e:	68e1      	ldr	r1, [r4, #12]
 8008b20:	2500      	movs	r5, #0
 8008b22:	4003      	ands	r3, r0
 8008b24:	2b04      	cmp	r3, #4
 8008b26:	d103      	bne.n	8008b30 <_printf_common+0x74>
 8008b28:	1a8d      	subs	r5, r1, r2
 8008b2a:	43eb      	mvns	r3, r5
 8008b2c:	17db      	asrs	r3, r3, #31
 8008b2e:	401d      	ands	r5, r3
 8008b30:	68a3      	ldr	r3, [r4, #8]
 8008b32:	6922      	ldr	r2, [r4, #16]
 8008b34:	4293      	cmp	r3, r2
 8008b36:	dd01      	ble.n	8008b3c <_printf_common+0x80>
 8008b38:	1a9b      	subs	r3, r3, r2
 8008b3a:	18ed      	adds	r5, r5, r3
 8008b3c:	2700      	movs	r7, #0
 8008b3e:	42bd      	cmp	r5, r7
 8008b40:	d120      	bne.n	8008b84 <_printf_common+0xc8>
 8008b42:	2000      	movs	r0, #0
 8008b44:	e010      	b.n	8008b68 <_printf_common+0xac>
 8008b46:	3701      	adds	r7, #1
 8008b48:	68e3      	ldr	r3, [r4, #12]
 8008b4a:	682a      	ldr	r2, [r5, #0]
 8008b4c:	1a9b      	subs	r3, r3, r2
 8008b4e:	42bb      	cmp	r3, r7
 8008b50:	ddd2      	ble.n	8008af8 <_printf_common+0x3c>
 8008b52:	0022      	movs	r2, r4
 8008b54:	2301      	movs	r3, #1
 8008b56:	9901      	ldr	r1, [sp, #4]
 8008b58:	9800      	ldr	r0, [sp, #0]
 8008b5a:	9e08      	ldr	r6, [sp, #32]
 8008b5c:	3219      	adds	r2, #25
 8008b5e:	47b0      	blx	r6
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	d1f0      	bne.n	8008b46 <_printf_common+0x8a>
 8008b64:	2001      	movs	r0, #1
 8008b66:	4240      	negs	r0, r0
 8008b68:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b6a:	2030      	movs	r0, #48	; 0x30
 8008b6c:	18e1      	adds	r1, r4, r3
 8008b6e:	3143      	adds	r1, #67	; 0x43
 8008b70:	7008      	strb	r0, [r1, #0]
 8008b72:	0021      	movs	r1, r4
 8008b74:	1c5a      	adds	r2, r3, #1
 8008b76:	3145      	adds	r1, #69	; 0x45
 8008b78:	7809      	ldrb	r1, [r1, #0]
 8008b7a:	18a2      	adds	r2, r4, r2
 8008b7c:	3243      	adds	r2, #67	; 0x43
 8008b7e:	3302      	adds	r3, #2
 8008b80:	7011      	strb	r1, [r2, #0]
 8008b82:	e7c1      	b.n	8008b08 <_printf_common+0x4c>
 8008b84:	0022      	movs	r2, r4
 8008b86:	2301      	movs	r3, #1
 8008b88:	9901      	ldr	r1, [sp, #4]
 8008b8a:	9800      	ldr	r0, [sp, #0]
 8008b8c:	9e08      	ldr	r6, [sp, #32]
 8008b8e:	321a      	adds	r2, #26
 8008b90:	47b0      	blx	r6
 8008b92:	1c43      	adds	r3, r0, #1
 8008b94:	d0e6      	beq.n	8008b64 <_printf_common+0xa8>
 8008b96:	3701      	adds	r7, #1
 8008b98:	e7d1      	b.n	8008b3e <_printf_common+0x82>
	...

08008b9c <_printf_i>:
 8008b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b9e:	b08b      	sub	sp, #44	; 0x2c
 8008ba0:	9206      	str	r2, [sp, #24]
 8008ba2:	000a      	movs	r2, r1
 8008ba4:	3243      	adds	r2, #67	; 0x43
 8008ba6:	9307      	str	r3, [sp, #28]
 8008ba8:	9005      	str	r0, [sp, #20]
 8008baa:	9204      	str	r2, [sp, #16]
 8008bac:	7e0a      	ldrb	r2, [r1, #24]
 8008bae:	000c      	movs	r4, r1
 8008bb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008bb2:	2a78      	cmp	r2, #120	; 0x78
 8008bb4:	d807      	bhi.n	8008bc6 <_printf_i+0x2a>
 8008bb6:	2a62      	cmp	r2, #98	; 0x62
 8008bb8:	d809      	bhi.n	8008bce <_printf_i+0x32>
 8008bba:	2a00      	cmp	r2, #0
 8008bbc:	d100      	bne.n	8008bc0 <_printf_i+0x24>
 8008bbe:	e0c1      	b.n	8008d44 <_printf_i+0x1a8>
 8008bc0:	2a58      	cmp	r2, #88	; 0x58
 8008bc2:	d100      	bne.n	8008bc6 <_printf_i+0x2a>
 8008bc4:	e08c      	b.n	8008ce0 <_printf_i+0x144>
 8008bc6:	0026      	movs	r6, r4
 8008bc8:	3642      	adds	r6, #66	; 0x42
 8008bca:	7032      	strb	r2, [r6, #0]
 8008bcc:	e022      	b.n	8008c14 <_printf_i+0x78>
 8008bce:	0010      	movs	r0, r2
 8008bd0:	3863      	subs	r0, #99	; 0x63
 8008bd2:	2815      	cmp	r0, #21
 8008bd4:	d8f7      	bhi.n	8008bc6 <_printf_i+0x2a>
 8008bd6:	f7f7 faa9 	bl	800012c <__gnu_thumb1_case_shi>
 8008bda:	0016      	.short	0x0016
 8008bdc:	fff6001f 	.word	0xfff6001f
 8008be0:	fff6fff6 	.word	0xfff6fff6
 8008be4:	001ffff6 	.word	0x001ffff6
 8008be8:	fff6fff6 	.word	0xfff6fff6
 8008bec:	fff6fff6 	.word	0xfff6fff6
 8008bf0:	003600a8 	.word	0x003600a8
 8008bf4:	fff6009a 	.word	0xfff6009a
 8008bf8:	00b9fff6 	.word	0x00b9fff6
 8008bfc:	0036fff6 	.word	0x0036fff6
 8008c00:	fff6fff6 	.word	0xfff6fff6
 8008c04:	009e      	.short	0x009e
 8008c06:	0026      	movs	r6, r4
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	3642      	adds	r6, #66	; 0x42
 8008c0c:	1d11      	adds	r1, r2, #4
 8008c0e:	6019      	str	r1, [r3, #0]
 8008c10:	6813      	ldr	r3, [r2, #0]
 8008c12:	7033      	strb	r3, [r6, #0]
 8008c14:	2301      	movs	r3, #1
 8008c16:	e0a7      	b.n	8008d68 <_printf_i+0x1cc>
 8008c18:	6808      	ldr	r0, [r1, #0]
 8008c1a:	6819      	ldr	r1, [r3, #0]
 8008c1c:	1d0a      	adds	r2, r1, #4
 8008c1e:	0605      	lsls	r5, r0, #24
 8008c20:	d50b      	bpl.n	8008c3a <_printf_i+0x9e>
 8008c22:	680d      	ldr	r5, [r1, #0]
 8008c24:	601a      	str	r2, [r3, #0]
 8008c26:	2d00      	cmp	r5, #0
 8008c28:	da03      	bge.n	8008c32 <_printf_i+0x96>
 8008c2a:	232d      	movs	r3, #45	; 0x2d
 8008c2c:	9a04      	ldr	r2, [sp, #16]
 8008c2e:	426d      	negs	r5, r5
 8008c30:	7013      	strb	r3, [r2, #0]
 8008c32:	4b61      	ldr	r3, [pc, #388]	; (8008db8 <_printf_i+0x21c>)
 8008c34:	270a      	movs	r7, #10
 8008c36:	9303      	str	r3, [sp, #12]
 8008c38:	e01b      	b.n	8008c72 <_printf_i+0xd6>
 8008c3a:	680d      	ldr	r5, [r1, #0]
 8008c3c:	601a      	str	r2, [r3, #0]
 8008c3e:	0641      	lsls	r1, r0, #25
 8008c40:	d5f1      	bpl.n	8008c26 <_printf_i+0x8a>
 8008c42:	b22d      	sxth	r5, r5
 8008c44:	e7ef      	b.n	8008c26 <_printf_i+0x8a>
 8008c46:	680d      	ldr	r5, [r1, #0]
 8008c48:	6819      	ldr	r1, [r3, #0]
 8008c4a:	1d08      	adds	r0, r1, #4
 8008c4c:	6018      	str	r0, [r3, #0]
 8008c4e:	062e      	lsls	r6, r5, #24
 8008c50:	d501      	bpl.n	8008c56 <_printf_i+0xba>
 8008c52:	680d      	ldr	r5, [r1, #0]
 8008c54:	e003      	b.n	8008c5e <_printf_i+0xc2>
 8008c56:	066d      	lsls	r5, r5, #25
 8008c58:	d5fb      	bpl.n	8008c52 <_printf_i+0xb6>
 8008c5a:	680d      	ldr	r5, [r1, #0]
 8008c5c:	b2ad      	uxth	r5, r5
 8008c5e:	4b56      	ldr	r3, [pc, #344]	; (8008db8 <_printf_i+0x21c>)
 8008c60:	2708      	movs	r7, #8
 8008c62:	9303      	str	r3, [sp, #12]
 8008c64:	2a6f      	cmp	r2, #111	; 0x6f
 8008c66:	d000      	beq.n	8008c6a <_printf_i+0xce>
 8008c68:	3702      	adds	r7, #2
 8008c6a:	0023      	movs	r3, r4
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	3343      	adds	r3, #67	; 0x43
 8008c70:	701a      	strb	r2, [r3, #0]
 8008c72:	6863      	ldr	r3, [r4, #4]
 8008c74:	60a3      	str	r3, [r4, #8]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	db03      	blt.n	8008c82 <_printf_i+0xe6>
 8008c7a:	2204      	movs	r2, #4
 8008c7c:	6821      	ldr	r1, [r4, #0]
 8008c7e:	4391      	bics	r1, r2
 8008c80:	6021      	str	r1, [r4, #0]
 8008c82:	2d00      	cmp	r5, #0
 8008c84:	d102      	bne.n	8008c8c <_printf_i+0xf0>
 8008c86:	9e04      	ldr	r6, [sp, #16]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d00c      	beq.n	8008ca6 <_printf_i+0x10a>
 8008c8c:	9e04      	ldr	r6, [sp, #16]
 8008c8e:	0028      	movs	r0, r5
 8008c90:	0039      	movs	r1, r7
 8008c92:	f7f7 fadb 	bl	800024c <__aeabi_uidivmod>
 8008c96:	9b03      	ldr	r3, [sp, #12]
 8008c98:	3e01      	subs	r6, #1
 8008c9a:	5c5b      	ldrb	r3, [r3, r1]
 8008c9c:	7033      	strb	r3, [r6, #0]
 8008c9e:	002b      	movs	r3, r5
 8008ca0:	0005      	movs	r5, r0
 8008ca2:	429f      	cmp	r7, r3
 8008ca4:	d9f3      	bls.n	8008c8e <_printf_i+0xf2>
 8008ca6:	2f08      	cmp	r7, #8
 8008ca8:	d109      	bne.n	8008cbe <_printf_i+0x122>
 8008caa:	6823      	ldr	r3, [r4, #0]
 8008cac:	07db      	lsls	r3, r3, #31
 8008cae:	d506      	bpl.n	8008cbe <_printf_i+0x122>
 8008cb0:	6863      	ldr	r3, [r4, #4]
 8008cb2:	6922      	ldr	r2, [r4, #16]
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	dc02      	bgt.n	8008cbe <_printf_i+0x122>
 8008cb8:	2330      	movs	r3, #48	; 0x30
 8008cba:	3e01      	subs	r6, #1
 8008cbc:	7033      	strb	r3, [r6, #0]
 8008cbe:	9b04      	ldr	r3, [sp, #16]
 8008cc0:	1b9b      	subs	r3, r3, r6
 8008cc2:	6123      	str	r3, [r4, #16]
 8008cc4:	9b07      	ldr	r3, [sp, #28]
 8008cc6:	0021      	movs	r1, r4
 8008cc8:	9300      	str	r3, [sp, #0]
 8008cca:	9805      	ldr	r0, [sp, #20]
 8008ccc:	9b06      	ldr	r3, [sp, #24]
 8008cce:	aa09      	add	r2, sp, #36	; 0x24
 8008cd0:	f7ff fef4 	bl	8008abc <_printf_common>
 8008cd4:	1c43      	adds	r3, r0, #1
 8008cd6:	d14c      	bne.n	8008d72 <_printf_i+0x1d6>
 8008cd8:	2001      	movs	r0, #1
 8008cda:	4240      	negs	r0, r0
 8008cdc:	b00b      	add	sp, #44	; 0x2c
 8008cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ce0:	3145      	adds	r1, #69	; 0x45
 8008ce2:	700a      	strb	r2, [r1, #0]
 8008ce4:	4a34      	ldr	r2, [pc, #208]	; (8008db8 <_printf_i+0x21c>)
 8008ce6:	9203      	str	r2, [sp, #12]
 8008ce8:	681a      	ldr	r2, [r3, #0]
 8008cea:	6821      	ldr	r1, [r4, #0]
 8008cec:	ca20      	ldmia	r2!, {r5}
 8008cee:	601a      	str	r2, [r3, #0]
 8008cf0:	0608      	lsls	r0, r1, #24
 8008cf2:	d516      	bpl.n	8008d22 <_printf_i+0x186>
 8008cf4:	07cb      	lsls	r3, r1, #31
 8008cf6:	d502      	bpl.n	8008cfe <_printf_i+0x162>
 8008cf8:	2320      	movs	r3, #32
 8008cfa:	4319      	orrs	r1, r3
 8008cfc:	6021      	str	r1, [r4, #0]
 8008cfe:	2710      	movs	r7, #16
 8008d00:	2d00      	cmp	r5, #0
 8008d02:	d1b2      	bne.n	8008c6a <_printf_i+0xce>
 8008d04:	2320      	movs	r3, #32
 8008d06:	6822      	ldr	r2, [r4, #0]
 8008d08:	439a      	bics	r2, r3
 8008d0a:	6022      	str	r2, [r4, #0]
 8008d0c:	e7ad      	b.n	8008c6a <_printf_i+0xce>
 8008d0e:	2220      	movs	r2, #32
 8008d10:	6809      	ldr	r1, [r1, #0]
 8008d12:	430a      	orrs	r2, r1
 8008d14:	6022      	str	r2, [r4, #0]
 8008d16:	0022      	movs	r2, r4
 8008d18:	2178      	movs	r1, #120	; 0x78
 8008d1a:	3245      	adds	r2, #69	; 0x45
 8008d1c:	7011      	strb	r1, [r2, #0]
 8008d1e:	4a27      	ldr	r2, [pc, #156]	; (8008dbc <_printf_i+0x220>)
 8008d20:	e7e1      	b.n	8008ce6 <_printf_i+0x14a>
 8008d22:	0648      	lsls	r0, r1, #25
 8008d24:	d5e6      	bpl.n	8008cf4 <_printf_i+0x158>
 8008d26:	b2ad      	uxth	r5, r5
 8008d28:	e7e4      	b.n	8008cf4 <_printf_i+0x158>
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	680d      	ldr	r5, [r1, #0]
 8008d2e:	1d10      	adds	r0, r2, #4
 8008d30:	6949      	ldr	r1, [r1, #20]
 8008d32:	6018      	str	r0, [r3, #0]
 8008d34:	6813      	ldr	r3, [r2, #0]
 8008d36:	062e      	lsls	r6, r5, #24
 8008d38:	d501      	bpl.n	8008d3e <_printf_i+0x1a2>
 8008d3a:	6019      	str	r1, [r3, #0]
 8008d3c:	e002      	b.n	8008d44 <_printf_i+0x1a8>
 8008d3e:	066d      	lsls	r5, r5, #25
 8008d40:	d5fb      	bpl.n	8008d3a <_printf_i+0x19e>
 8008d42:	8019      	strh	r1, [r3, #0]
 8008d44:	2300      	movs	r3, #0
 8008d46:	9e04      	ldr	r6, [sp, #16]
 8008d48:	6123      	str	r3, [r4, #16]
 8008d4a:	e7bb      	b.n	8008cc4 <_printf_i+0x128>
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	1d11      	adds	r1, r2, #4
 8008d50:	6019      	str	r1, [r3, #0]
 8008d52:	6816      	ldr	r6, [r2, #0]
 8008d54:	2100      	movs	r1, #0
 8008d56:	0030      	movs	r0, r6
 8008d58:	6862      	ldr	r2, [r4, #4]
 8008d5a:	f002 fc7d 	bl	800b658 <memchr>
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	d001      	beq.n	8008d66 <_printf_i+0x1ca>
 8008d62:	1b80      	subs	r0, r0, r6
 8008d64:	6060      	str	r0, [r4, #4]
 8008d66:	6863      	ldr	r3, [r4, #4]
 8008d68:	6123      	str	r3, [r4, #16]
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	9a04      	ldr	r2, [sp, #16]
 8008d6e:	7013      	strb	r3, [r2, #0]
 8008d70:	e7a8      	b.n	8008cc4 <_printf_i+0x128>
 8008d72:	6923      	ldr	r3, [r4, #16]
 8008d74:	0032      	movs	r2, r6
 8008d76:	9906      	ldr	r1, [sp, #24]
 8008d78:	9805      	ldr	r0, [sp, #20]
 8008d7a:	9d07      	ldr	r5, [sp, #28]
 8008d7c:	47a8      	blx	r5
 8008d7e:	1c43      	adds	r3, r0, #1
 8008d80:	d0aa      	beq.n	8008cd8 <_printf_i+0x13c>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	079b      	lsls	r3, r3, #30
 8008d86:	d415      	bmi.n	8008db4 <_printf_i+0x218>
 8008d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8a:	68e0      	ldr	r0, [r4, #12]
 8008d8c:	4298      	cmp	r0, r3
 8008d8e:	daa5      	bge.n	8008cdc <_printf_i+0x140>
 8008d90:	0018      	movs	r0, r3
 8008d92:	e7a3      	b.n	8008cdc <_printf_i+0x140>
 8008d94:	0022      	movs	r2, r4
 8008d96:	2301      	movs	r3, #1
 8008d98:	9906      	ldr	r1, [sp, #24]
 8008d9a:	9805      	ldr	r0, [sp, #20]
 8008d9c:	9e07      	ldr	r6, [sp, #28]
 8008d9e:	3219      	adds	r2, #25
 8008da0:	47b0      	blx	r6
 8008da2:	1c43      	adds	r3, r0, #1
 8008da4:	d098      	beq.n	8008cd8 <_printf_i+0x13c>
 8008da6:	3501      	adds	r5, #1
 8008da8:	68e3      	ldr	r3, [r4, #12]
 8008daa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dac:	1a9b      	subs	r3, r3, r2
 8008dae:	42ab      	cmp	r3, r5
 8008db0:	dcf0      	bgt.n	8008d94 <_printf_i+0x1f8>
 8008db2:	e7e9      	b.n	8008d88 <_printf_i+0x1ec>
 8008db4:	2500      	movs	r5, #0
 8008db6:	e7f7      	b.n	8008da8 <_printf_i+0x20c>
 8008db8:	0800d09a 	.word	0x0800d09a
 8008dbc:	0800d0ab 	.word	0x0800d0ab

08008dc0 <_scanf_float>:
 8008dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dc2:	b08b      	sub	sp, #44	; 0x2c
 8008dc4:	0015      	movs	r5, r2
 8008dc6:	9001      	str	r0, [sp, #4]
 8008dc8:	22ae      	movs	r2, #174	; 0xae
 8008dca:	2000      	movs	r0, #0
 8008dcc:	9306      	str	r3, [sp, #24]
 8008dce:	688b      	ldr	r3, [r1, #8]
 8008dd0:	000e      	movs	r6, r1
 8008dd2:	1e59      	subs	r1, r3, #1
 8008dd4:	0052      	lsls	r2, r2, #1
 8008dd6:	9005      	str	r0, [sp, #20]
 8008dd8:	4291      	cmp	r1, r2
 8008dda:	d905      	bls.n	8008de8 <_scanf_float+0x28>
 8008ddc:	3b5e      	subs	r3, #94	; 0x5e
 8008dde:	3bff      	subs	r3, #255	; 0xff
 8008de0:	9305      	str	r3, [sp, #20]
 8008de2:	235e      	movs	r3, #94	; 0x5e
 8008de4:	33ff      	adds	r3, #255	; 0xff
 8008de6:	60b3      	str	r3, [r6, #8]
 8008de8:	23f0      	movs	r3, #240	; 0xf0
 8008dea:	6832      	ldr	r2, [r6, #0]
 8008dec:	00db      	lsls	r3, r3, #3
 8008dee:	4313      	orrs	r3, r2
 8008df0:	6033      	str	r3, [r6, #0]
 8008df2:	0033      	movs	r3, r6
 8008df4:	2400      	movs	r4, #0
 8008df6:	331c      	adds	r3, #28
 8008df8:	001f      	movs	r7, r3
 8008dfa:	9303      	str	r3, [sp, #12]
 8008dfc:	9402      	str	r4, [sp, #8]
 8008dfe:	9408      	str	r4, [sp, #32]
 8008e00:	9407      	str	r4, [sp, #28]
 8008e02:	9400      	str	r4, [sp, #0]
 8008e04:	9404      	str	r4, [sp, #16]
 8008e06:	68b2      	ldr	r2, [r6, #8]
 8008e08:	2a00      	cmp	r2, #0
 8008e0a:	d00a      	beq.n	8008e22 <_scanf_float+0x62>
 8008e0c:	682b      	ldr	r3, [r5, #0]
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	2b4e      	cmp	r3, #78	; 0x4e
 8008e12:	d844      	bhi.n	8008e9e <_scanf_float+0xde>
 8008e14:	0018      	movs	r0, r3
 8008e16:	2b40      	cmp	r3, #64	; 0x40
 8008e18:	d82c      	bhi.n	8008e74 <_scanf_float+0xb4>
 8008e1a:	382b      	subs	r0, #43	; 0x2b
 8008e1c:	b2c1      	uxtb	r1, r0
 8008e1e:	290e      	cmp	r1, #14
 8008e20:	d92a      	bls.n	8008e78 <_scanf_float+0xb8>
 8008e22:	9b00      	ldr	r3, [sp, #0]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d003      	beq.n	8008e30 <_scanf_float+0x70>
 8008e28:	6832      	ldr	r2, [r6, #0]
 8008e2a:	4ba4      	ldr	r3, [pc, #656]	; (80090bc <_scanf_float+0x2fc>)
 8008e2c:	4013      	ands	r3, r2
 8008e2e:	6033      	str	r3, [r6, #0]
 8008e30:	9b02      	ldr	r3, [sp, #8]
 8008e32:	3b01      	subs	r3, #1
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d900      	bls.n	8008e3a <_scanf_float+0x7a>
 8008e38:	e0f9      	b.n	800902e <_scanf_float+0x26e>
 8008e3a:	24be      	movs	r4, #190	; 0xbe
 8008e3c:	0064      	lsls	r4, r4, #1
 8008e3e:	9b03      	ldr	r3, [sp, #12]
 8008e40:	429f      	cmp	r7, r3
 8008e42:	d900      	bls.n	8008e46 <_scanf_float+0x86>
 8008e44:	e0e9      	b.n	800901a <_scanf_float+0x25a>
 8008e46:	2301      	movs	r3, #1
 8008e48:	9302      	str	r3, [sp, #8]
 8008e4a:	e185      	b.n	8009158 <_scanf_float+0x398>
 8008e4c:	0018      	movs	r0, r3
 8008e4e:	3861      	subs	r0, #97	; 0x61
 8008e50:	280d      	cmp	r0, #13
 8008e52:	d8e6      	bhi.n	8008e22 <_scanf_float+0x62>
 8008e54:	f7f7 f96a 	bl	800012c <__gnu_thumb1_case_shi>
 8008e58:	ffe50083 	.word	0xffe50083
 8008e5c:	ffe5ffe5 	.word	0xffe5ffe5
 8008e60:	00a200b6 	.word	0x00a200b6
 8008e64:	ffe5ffe5 	.word	0xffe5ffe5
 8008e68:	ffe50089 	.word	0xffe50089
 8008e6c:	ffe5ffe5 	.word	0xffe5ffe5
 8008e70:	0065ffe5 	.word	0x0065ffe5
 8008e74:	3841      	subs	r0, #65	; 0x41
 8008e76:	e7eb      	b.n	8008e50 <_scanf_float+0x90>
 8008e78:	280e      	cmp	r0, #14
 8008e7a:	d8d2      	bhi.n	8008e22 <_scanf_float+0x62>
 8008e7c:	f7f7 f956 	bl	800012c <__gnu_thumb1_case_shi>
 8008e80:	ffd1004b 	.word	0xffd1004b
 8008e84:	0098004b 	.word	0x0098004b
 8008e88:	0020ffd1 	.word	0x0020ffd1
 8008e8c:	00400040 	.word	0x00400040
 8008e90:	00400040 	.word	0x00400040
 8008e94:	00400040 	.word	0x00400040
 8008e98:	00400040 	.word	0x00400040
 8008e9c:	0040      	.short	0x0040
 8008e9e:	2b6e      	cmp	r3, #110	; 0x6e
 8008ea0:	d809      	bhi.n	8008eb6 <_scanf_float+0xf6>
 8008ea2:	2b60      	cmp	r3, #96	; 0x60
 8008ea4:	d8d2      	bhi.n	8008e4c <_scanf_float+0x8c>
 8008ea6:	2b54      	cmp	r3, #84	; 0x54
 8008ea8:	d07d      	beq.n	8008fa6 <_scanf_float+0x1e6>
 8008eaa:	2b59      	cmp	r3, #89	; 0x59
 8008eac:	d1b9      	bne.n	8008e22 <_scanf_float+0x62>
 8008eae:	2c07      	cmp	r4, #7
 8008eb0:	d1b7      	bne.n	8008e22 <_scanf_float+0x62>
 8008eb2:	2408      	movs	r4, #8
 8008eb4:	e02c      	b.n	8008f10 <_scanf_float+0x150>
 8008eb6:	2b74      	cmp	r3, #116	; 0x74
 8008eb8:	d075      	beq.n	8008fa6 <_scanf_float+0x1e6>
 8008eba:	2b79      	cmp	r3, #121	; 0x79
 8008ebc:	d0f7      	beq.n	8008eae <_scanf_float+0xee>
 8008ebe:	e7b0      	b.n	8008e22 <_scanf_float+0x62>
 8008ec0:	6831      	ldr	r1, [r6, #0]
 8008ec2:	05c8      	lsls	r0, r1, #23
 8008ec4:	d51c      	bpl.n	8008f00 <_scanf_float+0x140>
 8008ec6:	2380      	movs	r3, #128	; 0x80
 8008ec8:	4399      	bics	r1, r3
 8008eca:	9b00      	ldr	r3, [sp, #0]
 8008ecc:	6031      	str	r1, [r6, #0]
 8008ece:	3301      	adds	r3, #1
 8008ed0:	9300      	str	r3, [sp, #0]
 8008ed2:	9b05      	ldr	r3, [sp, #20]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d003      	beq.n	8008ee0 <_scanf_float+0x120>
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	3201      	adds	r2, #1
 8008edc:	9305      	str	r3, [sp, #20]
 8008ede:	60b2      	str	r2, [r6, #8]
 8008ee0:	68b3      	ldr	r3, [r6, #8]
 8008ee2:	3b01      	subs	r3, #1
 8008ee4:	60b3      	str	r3, [r6, #8]
 8008ee6:	6933      	ldr	r3, [r6, #16]
 8008ee8:	3301      	adds	r3, #1
 8008eea:	6133      	str	r3, [r6, #16]
 8008eec:	686b      	ldr	r3, [r5, #4]
 8008eee:	3b01      	subs	r3, #1
 8008ef0:	606b      	str	r3, [r5, #4]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	dc00      	bgt.n	8008ef8 <_scanf_float+0x138>
 8008ef6:	e086      	b.n	8009006 <_scanf_float+0x246>
 8008ef8:	682b      	ldr	r3, [r5, #0]
 8008efa:	3301      	adds	r3, #1
 8008efc:	602b      	str	r3, [r5, #0]
 8008efe:	e782      	b.n	8008e06 <_scanf_float+0x46>
 8008f00:	9a02      	ldr	r2, [sp, #8]
 8008f02:	1912      	adds	r2, r2, r4
 8008f04:	2a00      	cmp	r2, #0
 8008f06:	d18c      	bne.n	8008e22 <_scanf_float+0x62>
 8008f08:	4a6d      	ldr	r2, [pc, #436]	; (80090c0 <_scanf_float+0x300>)
 8008f0a:	6831      	ldr	r1, [r6, #0]
 8008f0c:	400a      	ands	r2, r1
 8008f0e:	6032      	str	r2, [r6, #0]
 8008f10:	703b      	strb	r3, [r7, #0]
 8008f12:	3701      	adds	r7, #1
 8008f14:	e7e4      	b.n	8008ee0 <_scanf_float+0x120>
 8008f16:	2180      	movs	r1, #128	; 0x80
 8008f18:	6832      	ldr	r2, [r6, #0]
 8008f1a:	420a      	tst	r2, r1
 8008f1c:	d081      	beq.n	8008e22 <_scanf_float+0x62>
 8008f1e:	438a      	bics	r2, r1
 8008f20:	e7f5      	b.n	8008f0e <_scanf_float+0x14e>
 8008f22:	9a02      	ldr	r2, [sp, #8]
 8008f24:	2a00      	cmp	r2, #0
 8008f26:	d10f      	bne.n	8008f48 <_scanf_float+0x188>
 8008f28:	9a00      	ldr	r2, [sp, #0]
 8008f2a:	2a00      	cmp	r2, #0
 8008f2c:	d10f      	bne.n	8008f4e <_scanf_float+0x18e>
 8008f2e:	6832      	ldr	r2, [r6, #0]
 8008f30:	21e0      	movs	r1, #224	; 0xe0
 8008f32:	0010      	movs	r0, r2
 8008f34:	00c9      	lsls	r1, r1, #3
 8008f36:	4008      	ands	r0, r1
 8008f38:	4288      	cmp	r0, r1
 8008f3a:	d108      	bne.n	8008f4e <_scanf_float+0x18e>
 8008f3c:	4961      	ldr	r1, [pc, #388]	; (80090c4 <_scanf_float+0x304>)
 8008f3e:	400a      	ands	r2, r1
 8008f40:	6032      	str	r2, [r6, #0]
 8008f42:	2201      	movs	r2, #1
 8008f44:	9202      	str	r2, [sp, #8]
 8008f46:	e7e3      	b.n	8008f10 <_scanf_float+0x150>
 8008f48:	9a02      	ldr	r2, [sp, #8]
 8008f4a:	2a02      	cmp	r2, #2
 8008f4c:	d059      	beq.n	8009002 <_scanf_float+0x242>
 8008f4e:	2c01      	cmp	r4, #1
 8008f50:	d002      	beq.n	8008f58 <_scanf_float+0x198>
 8008f52:	2c04      	cmp	r4, #4
 8008f54:	d000      	beq.n	8008f58 <_scanf_float+0x198>
 8008f56:	e764      	b.n	8008e22 <_scanf_float+0x62>
 8008f58:	3401      	adds	r4, #1
 8008f5a:	b2e4      	uxtb	r4, r4
 8008f5c:	e7d8      	b.n	8008f10 <_scanf_float+0x150>
 8008f5e:	9a02      	ldr	r2, [sp, #8]
 8008f60:	2a01      	cmp	r2, #1
 8008f62:	d000      	beq.n	8008f66 <_scanf_float+0x1a6>
 8008f64:	e75d      	b.n	8008e22 <_scanf_float+0x62>
 8008f66:	2202      	movs	r2, #2
 8008f68:	e7ec      	b.n	8008f44 <_scanf_float+0x184>
 8008f6a:	2c00      	cmp	r4, #0
 8008f6c:	d110      	bne.n	8008f90 <_scanf_float+0x1d0>
 8008f6e:	9a00      	ldr	r2, [sp, #0]
 8008f70:	2a00      	cmp	r2, #0
 8008f72:	d000      	beq.n	8008f76 <_scanf_float+0x1b6>
 8008f74:	e758      	b.n	8008e28 <_scanf_float+0x68>
 8008f76:	6832      	ldr	r2, [r6, #0]
 8008f78:	21e0      	movs	r1, #224	; 0xe0
 8008f7a:	0010      	movs	r0, r2
 8008f7c:	00c9      	lsls	r1, r1, #3
 8008f7e:	4008      	ands	r0, r1
 8008f80:	4288      	cmp	r0, r1
 8008f82:	d000      	beq.n	8008f86 <_scanf_float+0x1c6>
 8008f84:	e754      	b.n	8008e30 <_scanf_float+0x70>
 8008f86:	494f      	ldr	r1, [pc, #316]	; (80090c4 <_scanf_float+0x304>)
 8008f88:	3401      	adds	r4, #1
 8008f8a:	400a      	ands	r2, r1
 8008f8c:	6032      	str	r2, [r6, #0]
 8008f8e:	e7bf      	b.n	8008f10 <_scanf_float+0x150>
 8008f90:	21fd      	movs	r1, #253	; 0xfd
 8008f92:	1ee2      	subs	r2, r4, #3
 8008f94:	420a      	tst	r2, r1
 8008f96:	d000      	beq.n	8008f9a <_scanf_float+0x1da>
 8008f98:	e743      	b.n	8008e22 <_scanf_float+0x62>
 8008f9a:	e7dd      	b.n	8008f58 <_scanf_float+0x198>
 8008f9c:	2c02      	cmp	r4, #2
 8008f9e:	d000      	beq.n	8008fa2 <_scanf_float+0x1e2>
 8008fa0:	e73f      	b.n	8008e22 <_scanf_float+0x62>
 8008fa2:	2403      	movs	r4, #3
 8008fa4:	e7b4      	b.n	8008f10 <_scanf_float+0x150>
 8008fa6:	2c06      	cmp	r4, #6
 8008fa8:	d000      	beq.n	8008fac <_scanf_float+0x1ec>
 8008faa:	e73a      	b.n	8008e22 <_scanf_float+0x62>
 8008fac:	2407      	movs	r4, #7
 8008fae:	e7af      	b.n	8008f10 <_scanf_float+0x150>
 8008fb0:	6832      	ldr	r2, [r6, #0]
 8008fb2:	0591      	lsls	r1, r2, #22
 8008fb4:	d400      	bmi.n	8008fb8 <_scanf_float+0x1f8>
 8008fb6:	e734      	b.n	8008e22 <_scanf_float+0x62>
 8008fb8:	4943      	ldr	r1, [pc, #268]	; (80090c8 <_scanf_float+0x308>)
 8008fba:	400a      	ands	r2, r1
 8008fbc:	6032      	str	r2, [r6, #0]
 8008fbe:	9a00      	ldr	r2, [sp, #0]
 8008fc0:	9204      	str	r2, [sp, #16]
 8008fc2:	e7a5      	b.n	8008f10 <_scanf_float+0x150>
 8008fc4:	21a0      	movs	r1, #160	; 0xa0
 8008fc6:	2080      	movs	r0, #128	; 0x80
 8008fc8:	6832      	ldr	r2, [r6, #0]
 8008fca:	00c9      	lsls	r1, r1, #3
 8008fcc:	4011      	ands	r1, r2
 8008fce:	00c0      	lsls	r0, r0, #3
 8008fd0:	4281      	cmp	r1, r0
 8008fd2:	d006      	beq.n	8008fe2 <_scanf_float+0x222>
 8008fd4:	4202      	tst	r2, r0
 8008fd6:	d100      	bne.n	8008fda <_scanf_float+0x21a>
 8008fd8:	e723      	b.n	8008e22 <_scanf_float+0x62>
 8008fda:	9900      	ldr	r1, [sp, #0]
 8008fdc:	2900      	cmp	r1, #0
 8008fde:	d100      	bne.n	8008fe2 <_scanf_float+0x222>
 8008fe0:	e726      	b.n	8008e30 <_scanf_float+0x70>
 8008fe2:	0591      	lsls	r1, r2, #22
 8008fe4:	d404      	bmi.n	8008ff0 <_scanf_float+0x230>
 8008fe6:	9900      	ldr	r1, [sp, #0]
 8008fe8:	9804      	ldr	r0, [sp, #16]
 8008fea:	9708      	str	r7, [sp, #32]
 8008fec:	1a09      	subs	r1, r1, r0
 8008fee:	9107      	str	r1, [sp, #28]
 8008ff0:	4934      	ldr	r1, [pc, #208]	; (80090c4 <_scanf_float+0x304>)
 8008ff2:	400a      	ands	r2, r1
 8008ff4:	21c0      	movs	r1, #192	; 0xc0
 8008ff6:	0049      	lsls	r1, r1, #1
 8008ff8:	430a      	orrs	r2, r1
 8008ffa:	6032      	str	r2, [r6, #0]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	9200      	str	r2, [sp, #0]
 8009000:	e786      	b.n	8008f10 <_scanf_float+0x150>
 8009002:	2203      	movs	r2, #3
 8009004:	e79e      	b.n	8008f44 <_scanf_float+0x184>
 8009006:	23c0      	movs	r3, #192	; 0xc0
 8009008:	005b      	lsls	r3, r3, #1
 800900a:	0029      	movs	r1, r5
 800900c:	58f3      	ldr	r3, [r6, r3]
 800900e:	9801      	ldr	r0, [sp, #4]
 8009010:	4798      	blx	r3
 8009012:	2800      	cmp	r0, #0
 8009014:	d100      	bne.n	8009018 <_scanf_float+0x258>
 8009016:	e6f6      	b.n	8008e06 <_scanf_float+0x46>
 8009018:	e703      	b.n	8008e22 <_scanf_float+0x62>
 800901a:	3f01      	subs	r7, #1
 800901c:	5933      	ldr	r3, [r6, r4]
 800901e:	002a      	movs	r2, r5
 8009020:	7839      	ldrb	r1, [r7, #0]
 8009022:	9801      	ldr	r0, [sp, #4]
 8009024:	4798      	blx	r3
 8009026:	6933      	ldr	r3, [r6, #16]
 8009028:	3b01      	subs	r3, #1
 800902a:	6133      	str	r3, [r6, #16]
 800902c:	e707      	b.n	8008e3e <_scanf_float+0x7e>
 800902e:	1e63      	subs	r3, r4, #1
 8009030:	2b06      	cmp	r3, #6
 8009032:	d80e      	bhi.n	8009052 <_scanf_float+0x292>
 8009034:	9702      	str	r7, [sp, #8]
 8009036:	2c02      	cmp	r4, #2
 8009038:	d920      	bls.n	800907c <_scanf_float+0x2bc>
 800903a:	1be3      	subs	r3, r4, r7
 800903c:	b2db      	uxtb	r3, r3
 800903e:	9305      	str	r3, [sp, #20]
 8009040:	9b02      	ldr	r3, [sp, #8]
 8009042:	9a05      	ldr	r2, [sp, #20]
 8009044:	189b      	adds	r3, r3, r2
 8009046:	b2db      	uxtb	r3, r3
 8009048:	2b03      	cmp	r3, #3
 800904a:	d827      	bhi.n	800909c <_scanf_float+0x2dc>
 800904c:	3c03      	subs	r4, #3
 800904e:	b2e4      	uxtb	r4, r4
 8009050:	1b3f      	subs	r7, r7, r4
 8009052:	6833      	ldr	r3, [r6, #0]
 8009054:	05da      	lsls	r2, r3, #23
 8009056:	d554      	bpl.n	8009102 <_scanf_float+0x342>
 8009058:	055b      	lsls	r3, r3, #21
 800905a:	d537      	bpl.n	80090cc <_scanf_float+0x30c>
 800905c:	24be      	movs	r4, #190	; 0xbe
 800905e:	0064      	lsls	r4, r4, #1
 8009060:	9b03      	ldr	r3, [sp, #12]
 8009062:	429f      	cmp	r7, r3
 8009064:	d800      	bhi.n	8009068 <_scanf_float+0x2a8>
 8009066:	e6ee      	b.n	8008e46 <_scanf_float+0x86>
 8009068:	3f01      	subs	r7, #1
 800906a:	5933      	ldr	r3, [r6, r4]
 800906c:	002a      	movs	r2, r5
 800906e:	7839      	ldrb	r1, [r7, #0]
 8009070:	9801      	ldr	r0, [sp, #4]
 8009072:	4798      	blx	r3
 8009074:	6933      	ldr	r3, [r6, #16]
 8009076:	3b01      	subs	r3, #1
 8009078:	6133      	str	r3, [r6, #16]
 800907a:	e7f1      	b.n	8009060 <_scanf_float+0x2a0>
 800907c:	24be      	movs	r4, #190	; 0xbe
 800907e:	0064      	lsls	r4, r4, #1
 8009080:	9b03      	ldr	r3, [sp, #12]
 8009082:	429f      	cmp	r7, r3
 8009084:	d800      	bhi.n	8009088 <_scanf_float+0x2c8>
 8009086:	e6de      	b.n	8008e46 <_scanf_float+0x86>
 8009088:	3f01      	subs	r7, #1
 800908a:	5933      	ldr	r3, [r6, r4]
 800908c:	002a      	movs	r2, r5
 800908e:	7839      	ldrb	r1, [r7, #0]
 8009090:	9801      	ldr	r0, [sp, #4]
 8009092:	4798      	blx	r3
 8009094:	6933      	ldr	r3, [r6, #16]
 8009096:	3b01      	subs	r3, #1
 8009098:	6133      	str	r3, [r6, #16]
 800909a:	e7f1      	b.n	8009080 <_scanf_float+0x2c0>
 800909c:	9b02      	ldr	r3, [sp, #8]
 800909e:	002a      	movs	r2, r5
 80090a0:	3b01      	subs	r3, #1
 80090a2:	7819      	ldrb	r1, [r3, #0]
 80090a4:	9302      	str	r3, [sp, #8]
 80090a6:	23be      	movs	r3, #190	; 0xbe
 80090a8:	005b      	lsls	r3, r3, #1
 80090aa:	58f3      	ldr	r3, [r6, r3]
 80090ac:	9801      	ldr	r0, [sp, #4]
 80090ae:	9309      	str	r3, [sp, #36]	; 0x24
 80090b0:	4798      	blx	r3
 80090b2:	6933      	ldr	r3, [r6, #16]
 80090b4:	3b01      	subs	r3, #1
 80090b6:	6133      	str	r3, [r6, #16]
 80090b8:	e7c2      	b.n	8009040 <_scanf_float+0x280>
 80090ba:	46c0      	nop			; (mov r8, r8)
 80090bc:	fffffeff 	.word	0xfffffeff
 80090c0:	fffffe7f 	.word	0xfffffe7f
 80090c4:	fffff87f 	.word	0xfffff87f
 80090c8:	fffffd7f 	.word	0xfffffd7f
 80090cc:	6933      	ldr	r3, [r6, #16]
 80090ce:	1e7c      	subs	r4, r7, #1
 80090d0:	7821      	ldrb	r1, [r4, #0]
 80090d2:	3b01      	subs	r3, #1
 80090d4:	6133      	str	r3, [r6, #16]
 80090d6:	2965      	cmp	r1, #101	; 0x65
 80090d8:	d00c      	beq.n	80090f4 <_scanf_float+0x334>
 80090da:	2945      	cmp	r1, #69	; 0x45
 80090dc:	d00a      	beq.n	80090f4 <_scanf_float+0x334>
 80090de:	23be      	movs	r3, #190	; 0xbe
 80090e0:	005b      	lsls	r3, r3, #1
 80090e2:	58f3      	ldr	r3, [r6, r3]
 80090e4:	002a      	movs	r2, r5
 80090e6:	9801      	ldr	r0, [sp, #4]
 80090e8:	4798      	blx	r3
 80090ea:	6933      	ldr	r3, [r6, #16]
 80090ec:	1ebc      	subs	r4, r7, #2
 80090ee:	3b01      	subs	r3, #1
 80090f0:	7821      	ldrb	r1, [r4, #0]
 80090f2:	6133      	str	r3, [r6, #16]
 80090f4:	23be      	movs	r3, #190	; 0xbe
 80090f6:	005b      	lsls	r3, r3, #1
 80090f8:	002a      	movs	r2, r5
 80090fa:	58f3      	ldr	r3, [r6, r3]
 80090fc:	9801      	ldr	r0, [sp, #4]
 80090fe:	4798      	blx	r3
 8009100:	0027      	movs	r7, r4
 8009102:	6832      	ldr	r2, [r6, #0]
 8009104:	2310      	movs	r3, #16
 8009106:	0011      	movs	r1, r2
 8009108:	4019      	ands	r1, r3
 800910a:	9102      	str	r1, [sp, #8]
 800910c:	421a      	tst	r2, r3
 800910e:	d158      	bne.n	80091c2 <_scanf_float+0x402>
 8009110:	23c0      	movs	r3, #192	; 0xc0
 8009112:	7039      	strb	r1, [r7, #0]
 8009114:	6832      	ldr	r2, [r6, #0]
 8009116:	00db      	lsls	r3, r3, #3
 8009118:	4013      	ands	r3, r2
 800911a:	2280      	movs	r2, #128	; 0x80
 800911c:	00d2      	lsls	r2, r2, #3
 800911e:	4293      	cmp	r3, r2
 8009120:	d11d      	bne.n	800915e <_scanf_float+0x39e>
 8009122:	9b04      	ldr	r3, [sp, #16]
 8009124:	9a00      	ldr	r2, [sp, #0]
 8009126:	9900      	ldr	r1, [sp, #0]
 8009128:	1a9a      	subs	r2, r3, r2
 800912a:	428b      	cmp	r3, r1
 800912c:	d124      	bne.n	8009178 <_scanf_float+0x3b8>
 800912e:	2200      	movs	r2, #0
 8009130:	9903      	ldr	r1, [sp, #12]
 8009132:	9801      	ldr	r0, [sp, #4]
 8009134:	f000 feb6 	bl	8009ea4 <_strtod_r>
 8009138:	9b06      	ldr	r3, [sp, #24]
 800913a:	000d      	movs	r5, r1
 800913c:	6831      	ldr	r1, [r6, #0]
 800913e:	0004      	movs	r4, r0
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	078a      	lsls	r2, r1, #30
 8009144:	d525      	bpl.n	8009192 <_scanf_float+0x3d2>
 8009146:	1d1a      	adds	r2, r3, #4
 8009148:	9906      	ldr	r1, [sp, #24]
 800914a:	600a      	str	r2, [r1, #0]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	601c      	str	r4, [r3, #0]
 8009150:	605d      	str	r5, [r3, #4]
 8009152:	68f3      	ldr	r3, [r6, #12]
 8009154:	3301      	adds	r3, #1
 8009156:	60f3      	str	r3, [r6, #12]
 8009158:	9802      	ldr	r0, [sp, #8]
 800915a:	b00b      	add	sp, #44	; 0x2c
 800915c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800915e:	9b07      	ldr	r3, [sp, #28]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d0e4      	beq.n	800912e <_scanf_float+0x36e>
 8009164:	9b08      	ldr	r3, [sp, #32]
 8009166:	9a02      	ldr	r2, [sp, #8]
 8009168:	1c59      	adds	r1, r3, #1
 800916a:	9801      	ldr	r0, [sp, #4]
 800916c:	230a      	movs	r3, #10
 800916e:	f000 ff2f 	bl	8009fd0 <_strtol_r>
 8009172:	9b07      	ldr	r3, [sp, #28]
 8009174:	9f08      	ldr	r7, [sp, #32]
 8009176:	1ac2      	subs	r2, r0, r3
 8009178:	0033      	movs	r3, r6
 800917a:	3370      	adds	r3, #112	; 0x70
 800917c:	33ff      	adds	r3, #255	; 0xff
 800917e:	429f      	cmp	r7, r3
 8009180:	d302      	bcc.n	8009188 <_scanf_float+0x3c8>
 8009182:	0037      	movs	r7, r6
 8009184:	376f      	adds	r7, #111	; 0x6f
 8009186:	37ff      	adds	r7, #255	; 0xff
 8009188:	0038      	movs	r0, r7
 800918a:	490f      	ldr	r1, [pc, #60]	; (80091c8 <_scanf_float+0x408>)
 800918c:	f000 f83e 	bl	800920c <siprintf>
 8009190:	e7cd      	b.n	800912e <_scanf_float+0x36e>
 8009192:	1d1a      	adds	r2, r3, #4
 8009194:	0749      	lsls	r1, r1, #29
 8009196:	d4d7      	bmi.n	8009148 <_scanf_float+0x388>
 8009198:	9906      	ldr	r1, [sp, #24]
 800919a:	0020      	movs	r0, r4
 800919c:	600a      	str	r2, [r1, #0]
 800919e:	681f      	ldr	r7, [r3, #0]
 80091a0:	0022      	movs	r2, r4
 80091a2:	002b      	movs	r3, r5
 80091a4:	0029      	movs	r1, r5
 80091a6:	f7f8 ff79 	bl	800209c <__aeabi_dcmpun>
 80091aa:	2800      	cmp	r0, #0
 80091ac:	d004      	beq.n	80091b8 <_scanf_float+0x3f8>
 80091ae:	4807      	ldr	r0, [pc, #28]	; (80091cc <_scanf_float+0x40c>)
 80091b0:	f000 f828 	bl	8009204 <nanf>
 80091b4:	6038      	str	r0, [r7, #0]
 80091b6:	e7cc      	b.n	8009152 <_scanf_float+0x392>
 80091b8:	0020      	movs	r0, r4
 80091ba:	0029      	movs	r1, r5
 80091bc:	f7f9 f860 	bl	8002280 <__aeabi_d2f>
 80091c0:	e7f8      	b.n	80091b4 <_scanf_float+0x3f4>
 80091c2:	2300      	movs	r3, #0
 80091c4:	e640      	b.n	8008e48 <_scanf_float+0x88>
 80091c6:	46c0      	nop			; (mov r8, r8)
 80091c8:	0800d0bc 	.word	0x0800d0bc
 80091cc:	0800d530 	.word	0x0800d530

080091d0 <iprintf>:
 80091d0:	b40f      	push	{r0, r1, r2, r3}
 80091d2:	4b0b      	ldr	r3, [pc, #44]	; (8009200 <iprintf+0x30>)
 80091d4:	b513      	push	{r0, r1, r4, lr}
 80091d6:	681c      	ldr	r4, [r3, #0]
 80091d8:	2c00      	cmp	r4, #0
 80091da:	d005      	beq.n	80091e8 <iprintf+0x18>
 80091dc:	69a3      	ldr	r3, [r4, #24]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d102      	bne.n	80091e8 <iprintf+0x18>
 80091e2:	0020      	movs	r0, r4
 80091e4:	f001 fe00 	bl	800ade8 <__sinit>
 80091e8:	ab05      	add	r3, sp, #20
 80091ea:	0020      	movs	r0, r4
 80091ec:	9a04      	ldr	r2, [sp, #16]
 80091ee:	68a1      	ldr	r1, [r4, #8]
 80091f0:	9301      	str	r3, [sp, #4]
 80091f2:	f003 f99f 	bl	800c534 <_vfiprintf_r>
 80091f6:	bc16      	pop	{r1, r2, r4}
 80091f8:	bc08      	pop	{r3}
 80091fa:	b004      	add	sp, #16
 80091fc:	4718      	bx	r3
 80091fe:	46c0      	nop			; (mov r8, r8)
 8009200:	2000002c 	.word	0x2000002c

08009204 <nanf>:
 8009204:	4800      	ldr	r0, [pc, #0]	; (8009208 <nanf+0x4>)
 8009206:	4770      	bx	lr
 8009208:	7fc00000 	.word	0x7fc00000

0800920c <siprintf>:
 800920c:	b40e      	push	{r1, r2, r3}
 800920e:	b500      	push	{lr}
 8009210:	490b      	ldr	r1, [pc, #44]	; (8009240 <siprintf+0x34>)
 8009212:	b09c      	sub	sp, #112	; 0x70
 8009214:	ab1d      	add	r3, sp, #116	; 0x74
 8009216:	9002      	str	r0, [sp, #8]
 8009218:	9006      	str	r0, [sp, #24]
 800921a:	9107      	str	r1, [sp, #28]
 800921c:	9104      	str	r1, [sp, #16]
 800921e:	4809      	ldr	r0, [pc, #36]	; (8009244 <siprintf+0x38>)
 8009220:	4909      	ldr	r1, [pc, #36]	; (8009248 <siprintf+0x3c>)
 8009222:	cb04      	ldmia	r3!, {r2}
 8009224:	9105      	str	r1, [sp, #20]
 8009226:	6800      	ldr	r0, [r0, #0]
 8009228:	a902      	add	r1, sp, #8
 800922a:	9301      	str	r3, [sp, #4]
 800922c:	f003 f85a 	bl	800c2e4 <_svfiprintf_r>
 8009230:	2300      	movs	r3, #0
 8009232:	9a02      	ldr	r2, [sp, #8]
 8009234:	7013      	strb	r3, [r2, #0]
 8009236:	b01c      	add	sp, #112	; 0x70
 8009238:	bc08      	pop	{r3}
 800923a:	b003      	add	sp, #12
 800923c:	4718      	bx	r3
 800923e:	46c0      	nop			; (mov r8, r8)
 8009240:	7fffffff 	.word	0x7fffffff
 8009244:	2000002c 	.word	0x2000002c
 8009248:	ffff0208 	.word	0xffff0208

0800924c <sulp>:
 800924c:	b570      	push	{r4, r5, r6, lr}
 800924e:	0016      	movs	r6, r2
 8009250:	000d      	movs	r5, r1
 8009252:	f002 fd91 	bl	800bd78 <__ulp>
 8009256:	2e00      	cmp	r6, #0
 8009258:	d00d      	beq.n	8009276 <sulp+0x2a>
 800925a:	236b      	movs	r3, #107	; 0x6b
 800925c:	006a      	lsls	r2, r5, #1
 800925e:	0d52      	lsrs	r2, r2, #21
 8009260:	1a9b      	subs	r3, r3, r2
 8009262:	2b00      	cmp	r3, #0
 8009264:	dd07      	ble.n	8009276 <sulp+0x2a>
 8009266:	2400      	movs	r4, #0
 8009268:	4a03      	ldr	r2, [pc, #12]	; (8009278 <sulp+0x2c>)
 800926a:	051b      	lsls	r3, r3, #20
 800926c:	189d      	adds	r5, r3, r2
 800926e:	002b      	movs	r3, r5
 8009270:	0022      	movs	r2, r4
 8009272:	f7f8 f915 	bl	80014a0 <__aeabi_dmul>
 8009276:	bd70      	pop	{r4, r5, r6, pc}
 8009278:	3ff00000 	.word	0x3ff00000

0800927c <_strtod_l>:
 800927c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800927e:	001d      	movs	r5, r3
 8009280:	2300      	movs	r3, #0
 8009282:	b0a5      	sub	sp, #148	; 0x94
 8009284:	9320      	str	r3, [sp, #128]	; 0x80
 8009286:	4bac      	ldr	r3, [pc, #688]	; (8009538 <_strtod_l+0x2bc>)
 8009288:	9005      	str	r0, [sp, #20]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	9108      	str	r1, [sp, #32]
 800928e:	0018      	movs	r0, r3
 8009290:	9307      	str	r3, [sp, #28]
 8009292:	921b      	str	r2, [sp, #108]	; 0x6c
 8009294:	f7f6 ff38 	bl	8000108 <strlen>
 8009298:	2600      	movs	r6, #0
 800929a:	0004      	movs	r4, r0
 800929c:	2700      	movs	r7, #0
 800929e:	9b08      	ldr	r3, [sp, #32]
 80092a0:	931f      	str	r3, [sp, #124]	; 0x7c
 80092a2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80092a4:	7813      	ldrb	r3, [r2, #0]
 80092a6:	2b2b      	cmp	r3, #43	; 0x2b
 80092a8:	d058      	beq.n	800935c <_strtod_l+0xe0>
 80092aa:	d844      	bhi.n	8009336 <_strtod_l+0xba>
 80092ac:	2b0d      	cmp	r3, #13
 80092ae:	d83d      	bhi.n	800932c <_strtod_l+0xb0>
 80092b0:	2b08      	cmp	r3, #8
 80092b2:	d83d      	bhi.n	8009330 <_strtod_l+0xb4>
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d047      	beq.n	8009348 <_strtod_l+0xcc>
 80092b8:	2300      	movs	r3, #0
 80092ba:	930e      	str	r3, [sp, #56]	; 0x38
 80092bc:	2200      	movs	r2, #0
 80092be:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80092c0:	920a      	str	r2, [sp, #40]	; 0x28
 80092c2:	9306      	str	r3, [sp, #24]
 80092c4:	781b      	ldrb	r3, [r3, #0]
 80092c6:	2b30      	cmp	r3, #48	; 0x30
 80092c8:	d000      	beq.n	80092cc <_strtod_l+0x50>
 80092ca:	e07f      	b.n	80093cc <_strtod_l+0x150>
 80092cc:	9b06      	ldr	r3, [sp, #24]
 80092ce:	3220      	adds	r2, #32
 80092d0:	785b      	ldrb	r3, [r3, #1]
 80092d2:	4393      	bics	r3, r2
 80092d4:	2b58      	cmp	r3, #88	; 0x58
 80092d6:	d000      	beq.n	80092da <_strtod_l+0x5e>
 80092d8:	e06e      	b.n	80093b8 <_strtod_l+0x13c>
 80092da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092dc:	9502      	str	r5, [sp, #8]
 80092de:	9301      	str	r3, [sp, #4]
 80092e0:	ab20      	add	r3, sp, #128	; 0x80
 80092e2:	9300      	str	r3, [sp, #0]
 80092e4:	4a95      	ldr	r2, [pc, #596]	; (800953c <_strtod_l+0x2c0>)
 80092e6:	ab21      	add	r3, sp, #132	; 0x84
 80092e8:	9805      	ldr	r0, [sp, #20]
 80092ea:	a91f      	add	r1, sp, #124	; 0x7c
 80092ec:	f001 fe86 	bl	800affc <__gethex>
 80092f0:	2307      	movs	r3, #7
 80092f2:	0005      	movs	r5, r0
 80092f4:	0004      	movs	r4, r0
 80092f6:	401d      	ands	r5, r3
 80092f8:	4218      	tst	r0, r3
 80092fa:	d006      	beq.n	800930a <_strtod_l+0x8e>
 80092fc:	2d06      	cmp	r5, #6
 80092fe:	d12f      	bne.n	8009360 <_strtod_l+0xe4>
 8009300:	9b06      	ldr	r3, [sp, #24]
 8009302:	3301      	adds	r3, #1
 8009304:	931f      	str	r3, [sp, #124]	; 0x7c
 8009306:	2300      	movs	r3, #0
 8009308:	930e      	str	r3, [sp, #56]	; 0x38
 800930a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800930c:	2b00      	cmp	r3, #0
 800930e:	d002      	beq.n	8009316 <_strtod_l+0x9a>
 8009310:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009312:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009314:	601a      	str	r2, [r3, #0]
 8009316:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009318:	2b00      	cmp	r3, #0
 800931a:	d01c      	beq.n	8009356 <_strtod_l+0xda>
 800931c:	2380      	movs	r3, #128	; 0x80
 800931e:	0032      	movs	r2, r6
 8009320:	061b      	lsls	r3, r3, #24
 8009322:	18fb      	adds	r3, r7, r3
 8009324:	0010      	movs	r0, r2
 8009326:	0019      	movs	r1, r3
 8009328:	b025      	add	sp, #148	; 0x94
 800932a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800932c:	2b20      	cmp	r3, #32
 800932e:	d1c3      	bne.n	80092b8 <_strtod_l+0x3c>
 8009330:	3201      	adds	r2, #1
 8009332:	921f      	str	r2, [sp, #124]	; 0x7c
 8009334:	e7b5      	b.n	80092a2 <_strtod_l+0x26>
 8009336:	2b2d      	cmp	r3, #45	; 0x2d
 8009338:	d1be      	bne.n	80092b8 <_strtod_l+0x3c>
 800933a:	3b2c      	subs	r3, #44	; 0x2c
 800933c:	930e      	str	r3, [sp, #56]	; 0x38
 800933e:	1c53      	adds	r3, r2, #1
 8009340:	931f      	str	r3, [sp, #124]	; 0x7c
 8009342:	7853      	ldrb	r3, [r2, #1]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d1b9      	bne.n	80092bc <_strtod_l+0x40>
 8009348:	9b08      	ldr	r3, [sp, #32]
 800934a:	931f      	str	r3, [sp, #124]	; 0x7c
 800934c:	2300      	movs	r3, #0
 800934e:	930e      	str	r3, [sp, #56]	; 0x38
 8009350:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009352:	2b00      	cmp	r3, #0
 8009354:	d1dc      	bne.n	8009310 <_strtod_l+0x94>
 8009356:	0032      	movs	r2, r6
 8009358:	003b      	movs	r3, r7
 800935a:	e7e3      	b.n	8009324 <_strtod_l+0xa8>
 800935c:	2300      	movs	r3, #0
 800935e:	e7ed      	b.n	800933c <_strtod_l+0xc0>
 8009360:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009362:	2a00      	cmp	r2, #0
 8009364:	d007      	beq.n	8009376 <_strtod_l+0xfa>
 8009366:	2135      	movs	r1, #53	; 0x35
 8009368:	a822      	add	r0, sp, #136	; 0x88
 800936a:	f002 fe06 	bl	800bf7a <__copybits>
 800936e:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009370:	9805      	ldr	r0, [sp, #20]
 8009372:	f002 f9c1 	bl	800b6f8 <_Bfree>
 8009376:	1e68      	subs	r0, r5, #1
 8009378:	2804      	cmp	r0, #4
 800937a:	d806      	bhi.n	800938a <_strtod_l+0x10e>
 800937c:	f7f6 fecc 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009380:	1816030b 	.word	0x1816030b
 8009384:	0b          	.byte	0x0b
 8009385:	00          	.byte	0x00
 8009386:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009388:	9f23      	ldr	r7, [sp, #140]	; 0x8c
 800938a:	0723      	lsls	r3, r4, #28
 800938c:	d5bd      	bpl.n	800930a <_strtod_l+0x8e>
 800938e:	2380      	movs	r3, #128	; 0x80
 8009390:	061b      	lsls	r3, r3, #24
 8009392:	431f      	orrs	r7, r3
 8009394:	e7b9      	b.n	800930a <_strtod_l+0x8e>
 8009396:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009398:	4a69      	ldr	r2, [pc, #420]	; (8009540 <_strtod_l+0x2c4>)
 800939a:	496a      	ldr	r1, [pc, #424]	; (8009544 <_strtod_l+0x2c8>)
 800939c:	401a      	ands	r2, r3
 800939e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093a0:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80093a2:	185b      	adds	r3, r3, r1
 80093a4:	051b      	lsls	r3, r3, #20
 80093a6:	431a      	orrs	r2, r3
 80093a8:	0017      	movs	r7, r2
 80093aa:	e7ee      	b.n	800938a <_strtod_l+0x10e>
 80093ac:	4f66      	ldr	r7, [pc, #408]	; (8009548 <_strtod_l+0x2cc>)
 80093ae:	e7ec      	b.n	800938a <_strtod_l+0x10e>
 80093b0:	2601      	movs	r6, #1
 80093b2:	4f66      	ldr	r7, [pc, #408]	; (800954c <_strtod_l+0x2d0>)
 80093b4:	4276      	negs	r6, r6
 80093b6:	e7e8      	b.n	800938a <_strtod_l+0x10e>
 80093b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80093ba:	1c5a      	adds	r2, r3, #1
 80093bc:	921f      	str	r2, [sp, #124]	; 0x7c
 80093be:	785b      	ldrb	r3, [r3, #1]
 80093c0:	2b30      	cmp	r3, #48	; 0x30
 80093c2:	d0f9      	beq.n	80093b8 <_strtod_l+0x13c>
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d0a0      	beq.n	800930a <_strtod_l+0x8e>
 80093c8:	2301      	movs	r3, #1
 80093ca:	930a      	str	r3, [sp, #40]	; 0x28
 80093cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80093ce:	220a      	movs	r2, #10
 80093d0:	9310      	str	r3, [sp, #64]	; 0x40
 80093d2:	2300      	movs	r3, #0
 80093d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80093d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80093d8:	9309      	str	r3, [sp, #36]	; 0x24
 80093da:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80093dc:	7805      	ldrb	r5, [r0, #0]
 80093de:	002b      	movs	r3, r5
 80093e0:	3b30      	subs	r3, #48	; 0x30
 80093e2:	b2d9      	uxtb	r1, r3
 80093e4:	2909      	cmp	r1, #9
 80093e6:	d927      	bls.n	8009438 <_strtod_l+0x1bc>
 80093e8:	0022      	movs	r2, r4
 80093ea:	9907      	ldr	r1, [sp, #28]
 80093ec:	f003 fa40 	bl	800c870 <strncmp>
 80093f0:	2800      	cmp	r0, #0
 80093f2:	d033      	beq.n	800945c <_strtod_l+0x1e0>
 80093f4:	2000      	movs	r0, #0
 80093f6:	002b      	movs	r3, r5
 80093f8:	4684      	mov	ip, r0
 80093fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093fc:	900c      	str	r0, [sp, #48]	; 0x30
 80093fe:	9206      	str	r2, [sp, #24]
 8009400:	2220      	movs	r2, #32
 8009402:	0019      	movs	r1, r3
 8009404:	4391      	bics	r1, r2
 8009406:	000a      	movs	r2, r1
 8009408:	2100      	movs	r1, #0
 800940a:	9107      	str	r1, [sp, #28]
 800940c:	2a45      	cmp	r2, #69	; 0x45
 800940e:	d000      	beq.n	8009412 <_strtod_l+0x196>
 8009410:	e0c5      	b.n	800959e <_strtod_l+0x322>
 8009412:	9b06      	ldr	r3, [sp, #24]
 8009414:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009416:	4303      	orrs	r3, r0
 8009418:	4313      	orrs	r3, r2
 800941a:	428b      	cmp	r3, r1
 800941c:	d094      	beq.n	8009348 <_strtod_l+0xcc>
 800941e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009420:	9308      	str	r3, [sp, #32]
 8009422:	3301      	adds	r3, #1
 8009424:	931f      	str	r3, [sp, #124]	; 0x7c
 8009426:	9b08      	ldr	r3, [sp, #32]
 8009428:	785b      	ldrb	r3, [r3, #1]
 800942a:	2b2b      	cmp	r3, #43	; 0x2b
 800942c:	d076      	beq.n	800951c <_strtod_l+0x2a0>
 800942e:	000c      	movs	r4, r1
 8009430:	2b2d      	cmp	r3, #45	; 0x2d
 8009432:	d179      	bne.n	8009528 <_strtod_l+0x2ac>
 8009434:	2401      	movs	r4, #1
 8009436:	e072      	b.n	800951e <_strtod_l+0x2a2>
 8009438:	9909      	ldr	r1, [sp, #36]	; 0x24
 800943a:	2908      	cmp	r1, #8
 800943c:	dc09      	bgt.n	8009452 <_strtod_l+0x1d6>
 800943e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009440:	4351      	muls	r1, r2
 8009442:	185b      	adds	r3, r3, r1
 8009444:	930b      	str	r3, [sp, #44]	; 0x2c
 8009446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009448:	3001      	adds	r0, #1
 800944a:	3301      	adds	r3, #1
 800944c:	9309      	str	r3, [sp, #36]	; 0x24
 800944e:	901f      	str	r0, [sp, #124]	; 0x7c
 8009450:	e7c3      	b.n	80093da <_strtod_l+0x15e>
 8009452:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009454:	4351      	muls	r1, r2
 8009456:	185b      	adds	r3, r3, r1
 8009458:	930f      	str	r3, [sp, #60]	; 0x3c
 800945a:	e7f4      	b.n	8009446 <_strtod_l+0x1ca>
 800945c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800945e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009460:	191c      	adds	r4, r3, r4
 8009462:	941f      	str	r4, [sp, #124]	; 0x7c
 8009464:	7823      	ldrb	r3, [r4, #0]
 8009466:	2a00      	cmp	r2, #0
 8009468:	d039      	beq.n	80094de <_strtod_l+0x262>
 800946a:	900c      	str	r0, [sp, #48]	; 0x30
 800946c:	9206      	str	r2, [sp, #24]
 800946e:	001a      	movs	r2, r3
 8009470:	3a30      	subs	r2, #48	; 0x30
 8009472:	2a09      	cmp	r2, #9
 8009474:	d912      	bls.n	800949c <_strtod_l+0x220>
 8009476:	2201      	movs	r2, #1
 8009478:	4694      	mov	ip, r2
 800947a:	e7c1      	b.n	8009400 <_strtod_l+0x184>
 800947c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800947e:	3001      	adds	r0, #1
 8009480:	1c5a      	adds	r2, r3, #1
 8009482:	921f      	str	r2, [sp, #124]	; 0x7c
 8009484:	785b      	ldrb	r3, [r3, #1]
 8009486:	2b30      	cmp	r3, #48	; 0x30
 8009488:	d0f8      	beq.n	800947c <_strtod_l+0x200>
 800948a:	001a      	movs	r2, r3
 800948c:	3a31      	subs	r2, #49	; 0x31
 800948e:	2a08      	cmp	r2, #8
 8009490:	d83f      	bhi.n	8009512 <_strtod_l+0x296>
 8009492:	900c      	str	r0, [sp, #48]	; 0x30
 8009494:	2000      	movs	r0, #0
 8009496:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8009498:	9006      	str	r0, [sp, #24]
 800949a:	9210      	str	r2, [sp, #64]	; 0x40
 800949c:	001a      	movs	r2, r3
 800949e:	1c41      	adds	r1, r0, #1
 80094a0:	3a30      	subs	r2, #48	; 0x30
 80094a2:	2b30      	cmp	r3, #48	; 0x30
 80094a4:	d015      	beq.n	80094d2 <_strtod_l+0x256>
 80094a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094a8:	185b      	adds	r3, r3, r1
 80094aa:	210a      	movs	r1, #10
 80094ac:	930c      	str	r3, [sp, #48]	; 0x30
 80094ae:	9b06      	ldr	r3, [sp, #24]
 80094b0:	18c4      	adds	r4, r0, r3
 80094b2:	42a3      	cmp	r3, r4
 80094b4:	d115      	bne.n	80094e2 <_strtod_l+0x266>
 80094b6:	9906      	ldr	r1, [sp, #24]
 80094b8:	9b06      	ldr	r3, [sp, #24]
 80094ba:	3101      	adds	r1, #1
 80094bc:	1809      	adds	r1, r1, r0
 80094be:	181b      	adds	r3, r3, r0
 80094c0:	9106      	str	r1, [sp, #24]
 80094c2:	2b08      	cmp	r3, #8
 80094c4:	dc1b      	bgt.n	80094fe <_strtod_l+0x282>
 80094c6:	230a      	movs	r3, #10
 80094c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80094ca:	434b      	muls	r3, r1
 80094cc:	2100      	movs	r1, #0
 80094ce:	18d3      	adds	r3, r2, r3
 80094d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80094d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80094d4:	0008      	movs	r0, r1
 80094d6:	1c5a      	adds	r2, r3, #1
 80094d8:	921f      	str	r2, [sp, #124]	; 0x7c
 80094da:	785b      	ldrb	r3, [r3, #1]
 80094dc:	e7c7      	b.n	800946e <_strtod_l+0x1f2>
 80094de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094e0:	e7d1      	b.n	8009486 <_strtod_l+0x20a>
 80094e2:	2b08      	cmp	r3, #8
 80094e4:	dc04      	bgt.n	80094f0 <_strtod_l+0x274>
 80094e6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80094e8:	434d      	muls	r5, r1
 80094ea:	950b      	str	r5, [sp, #44]	; 0x2c
 80094ec:	3301      	adds	r3, #1
 80094ee:	e7e0      	b.n	80094b2 <_strtod_l+0x236>
 80094f0:	1c5d      	adds	r5, r3, #1
 80094f2:	2d10      	cmp	r5, #16
 80094f4:	dcfa      	bgt.n	80094ec <_strtod_l+0x270>
 80094f6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80094f8:	434d      	muls	r5, r1
 80094fa:	950f      	str	r5, [sp, #60]	; 0x3c
 80094fc:	e7f6      	b.n	80094ec <_strtod_l+0x270>
 80094fe:	9b06      	ldr	r3, [sp, #24]
 8009500:	2100      	movs	r1, #0
 8009502:	2b10      	cmp	r3, #16
 8009504:	dce5      	bgt.n	80094d2 <_strtod_l+0x256>
 8009506:	230a      	movs	r3, #10
 8009508:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800950a:	4343      	muls	r3, r0
 800950c:	18d3      	adds	r3, r2, r3
 800950e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009510:	e7df      	b.n	80094d2 <_strtod_l+0x256>
 8009512:	2200      	movs	r2, #0
 8009514:	920c      	str	r2, [sp, #48]	; 0x30
 8009516:	9206      	str	r2, [sp, #24]
 8009518:	3201      	adds	r2, #1
 800951a:	e7ad      	b.n	8009478 <_strtod_l+0x1fc>
 800951c:	2400      	movs	r4, #0
 800951e:	9b08      	ldr	r3, [sp, #32]
 8009520:	3302      	adds	r3, #2
 8009522:	931f      	str	r3, [sp, #124]	; 0x7c
 8009524:	9b08      	ldr	r3, [sp, #32]
 8009526:	789b      	ldrb	r3, [r3, #2]
 8009528:	001a      	movs	r2, r3
 800952a:	3a30      	subs	r2, #48	; 0x30
 800952c:	2a09      	cmp	r2, #9
 800952e:	d913      	bls.n	8009558 <_strtod_l+0x2dc>
 8009530:	9a08      	ldr	r2, [sp, #32]
 8009532:	921f      	str	r2, [sp, #124]	; 0x7c
 8009534:	2200      	movs	r2, #0
 8009536:	e031      	b.n	800959c <_strtod_l+0x320>
 8009538:	0800d374 	.word	0x0800d374
 800953c:	0800d0c4 	.word	0x0800d0c4
 8009540:	ffefffff 	.word	0xffefffff
 8009544:	00000433 	.word	0x00000433
 8009548:	7ff00000 	.word	0x7ff00000
 800954c:	7fffffff 	.word	0x7fffffff
 8009550:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009552:	1c5a      	adds	r2, r3, #1
 8009554:	921f      	str	r2, [sp, #124]	; 0x7c
 8009556:	785b      	ldrb	r3, [r3, #1]
 8009558:	2b30      	cmp	r3, #48	; 0x30
 800955a:	d0f9      	beq.n	8009550 <_strtod_l+0x2d4>
 800955c:	2200      	movs	r2, #0
 800955e:	9207      	str	r2, [sp, #28]
 8009560:	001a      	movs	r2, r3
 8009562:	3a31      	subs	r2, #49	; 0x31
 8009564:	2a08      	cmp	r2, #8
 8009566:	d81a      	bhi.n	800959e <_strtod_l+0x322>
 8009568:	3b30      	subs	r3, #48	; 0x30
 800956a:	001a      	movs	r2, r3
 800956c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800956e:	9307      	str	r3, [sp, #28]
 8009570:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009572:	1c59      	adds	r1, r3, #1
 8009574:	911f      	str	r1, [sp, #124]	; 0x7c
 8009576:	785b      	ldrb	r3, [r3, #1]
 8009578:	001d      	movs	r5, r3
 800957a:	3d30      	subs	r5, #48	; 0x30
 800957c:	2d09      	cmp	r5, #9
 800957e:	d939      	bls.n	80095f4 <_strtod_l+0x378>
 8009580:	9d07      	ldr	r5, [sp, #28]
 8009582:	1b49      	subs	r1, r1, r5
 8009584:	4db0      	ldr	r5, [pc, #704]	; (8009848 <_strtod_l+0x5cc>)
 8009586:	9507      	str	r5, [sp, #28]
 8009588:	2908      	cmp	r1, #8
 800958a:	dc03      	bgt.n	8009594 <_strtod_l+0x318>
 800958c:	9207      	str	r2, [sp, #28]
 800958e:	42aa      	cmp	r2, r5
 8009590:	dd00      	ble.n	8009594 <_strtod_l+0x318>
 8009592:	9507      	str	r5, [sp, #28]
 8009594:	2c00      	cmp	r4, #0
 8009596:	d002      	beq.n	800959e <_strtod_l+0x322>
 8009598:	9a07      	ldr	r2, [sp, #28]
 800959a:	4252      	negs	r2, r2
 800959c:	9207      	str	r2, [sp, #28]
 800959e:	9a06      	ldr	r2, [sp, #24]
 80095a0:	2a00      	cmp	r2, #0
 80095a2:	d14b      	bne.n	800963c <_strtod_l+0x3c0>
 80095a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095a6:	4310      	orrs	r0, r2
 80095a8:	d000      	beq.n	80095ac <_strtod_l+0x330>
 80095aa:	e6ae      	b.n	800930a <_strtod_l+0x8e>
 80095ac:	4662      	mov	r2, ip
 80095ae:	2a00      	cmp	r2, #0
 80095b0:	d000      	beq.n	80095b4 <_strtod_l+0x338>
 80095b2:	e6c9      	b.n	8009348 <_strtod_l+0xcc>
 80095b4:	2b69      	cmp	r3, #105	; 0x69
 80095b6:	d025      	beq.n	8009604 <_strtod_l+0x388>
 80095b8:	dc21      	bgt.n	80095fe <_strtod_l+0x382>
 80095ba:	2b49      	cmp	r3, #73	; 0x49
 80095bc:	d022      	beq.n	8009604 <_strtod_l+0x388>
 80095be:	2b4e      	cmp	r3, #78	; 0x4e
 80095c0:	d000      	beq.n	80095c4 <_strtod_l+0x348>
 80095c2:	e6c1      	b.n	8009348 <_strtod_l+0xcc>
 80095c4:	49a1      	ldr	r1, [pc, #644]	; (800984c <_strtod_l+0x5d0>)
 80095c6:	a81f      	add	r0, sp, #124	; 0x7c
 80095c8:	f001 ff66 	bl	800b498 <__match>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	d100      	bne.n	80095d2 <_strtod_l+0x356>
 80095d0:	e6ba      	b.n	8009348 <_strtod_l+0xcc>
 80095d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80095d4:	781b      	ldrb	r3, [r3, #0]
 80095d6:	2b28      	cmp	r3, #40	; 0x28
 80095d8:	d12a      	bne.n	8009630 <_strtod_l+0x3b4>
 80095da:	499d      	ldr	r1, [pc, #628]	; (8009850 <_strtod_l+0x5d4>)
 80095dc:	aa22      	add	r2, sp, #136	; 0x88
 80095de:	a81f      	add	r0, sp, #124	; 0x7c
 80095e0:	f001 ff6e 	bl	800b4c0 <__hexnan>
 80095e4:	2805      	cmp	r0, #5
 80095e6:	d123      	bne.n	8009630 <_strtod_l+0x3b4>
 80095e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80095ea:	4a9a      	ldr	r2, [pc, #616]	; (8009854 <_strtod_l+0x5d8>)
 80095ec:	9e22      	ldr	r6, [sp, #136]	; 0x88
 80095ee:	431a      	orrs	r2, r3
 80095f0:	0017      	movs	r7, r2
 80095f2:	e68a      	b.n	800930a <_strtod_l+0x8e>
 80095f4:	210a      	movs	r1, #10
 80095f6:	434a      	muls	r2, r1
 80095f8:	18d2      	adds	r2, r2, r3
 80095fa:	3a30      	subs	r2, #48	; 0x30
 80095fc:	e7b8      	b.n	8009570 <_strtod_l+0x2f4>
 80095fe:	2b6e      	cmp	r3, #110	; 0x6e
 8009600:	d0e0      	beq.n	80095c4 <_strtod_l+0x348>
 8009602:	e6a1      	b.n	8009348 <_strtod_l+0xcc>
 8009604:	4994      	ldr	r1, [pc, #592]	; (8009858 <_strtod_l+0x5dc>)
 8009606:	a81f      	add	r0, sp, #124	; 0x7c
 8009608:	f001 ff46 	bl	800b498 <__match>
 800960c:	2800      	cmp	r0, #0
 800960e:	d100      	bne.n	8009612 <_strtod_l+0x396>
 8009610:	e69a      	b.n	8009348 <_strtod_l+0xcc>
 8009612:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009614:	4991      	ldr	r1, [pc, #580]	; (800985c <_strtod_l+0x5e0>)
 8009616:	3b01      	subs	r3, #1
 8009618:	a81f      	add	r0, sp, #124	; 0x7c
 800961a:	931f      	str	r3, [sp, #124]	; 0x7c
 800961c:	f001 ff3c 	bl	800b498 <__match>
 8009620:	2800      	cmp	r0, #0
 8009622:	d102      	bne.n	800962a <_strtod_l+0x3ae>
 8009624:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009626:	3301      	adds	r3, #1
 8009628:	931f      	str	r3, [sp, #124]	; 0x7c
 800962a:	2600      	movs	r6, #0
 800962c:	4f89      	ldr	r7, [pc, #548]	; (8009854 <_strtod_l+0x5d8>)
 800962e:	e66c      	b.n	800930a <_strtod_l+0x8e>
 8009630:	488b      	ldr	r0, [pc, #556]	; (8009860 <_strtod_l+0x5e4>)
 8009632:	f003 f8b9 	bl	800c7a8 <nan>
 8009636:	0006      	movs	r6, r0
 8009638:	000f      	movs	r7, r1
 800963a:	e666      	b.n	800930a <_strtod_l+0x8e>
 800963c:	9b07      	ldr	r3, [sp, #28]
 800963e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009640:	1a9b      	subs	r3, r3, r2
 8009642:	930a      	str	r3, [sp, #40]	; 0x28
 8009644:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <_strtod_l+0x3d2>
 800964a:	9b06      	ldr	r3, [sp, #24]
 800964c:	9309      	str	r3, [sp, #36]	; 0x24
 800964e:	9c06      	ldr	r4, [sp, #24]
 8009650:	2c10      	cmp	r4, #16
 8009652:	dd00      	ble.n	8009656 <_strtod_l+0x3da>
 8009654:	2410      	movs	r4, #16
 8009656:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009658:	f7f8 fda4 	bl	80021a4 <__aeabi_ui2d>
 800965c:	9b06      	ldr	r3, [sp, #24]
 800965e:	0006      	movs	r6, r0
 8009660:	000f      	movs	r7, r1
 8009662:	2b09      	cmp	r3, #9
 8009664:	dd15      	ble.n	8009692 <_strtod_l+0x416>
 8009666:	0022      	movs	r2, r4
 8009668:	4b7e      	ldr	r3, [pc, #504]	; (8009864 <_strtod_l+0x5e8>)
 800966a:	3a09      	subs	r2, #9
 800966c:	00d2      	lsls	r2, r2, #3
 800966e:	189b      	adds	r3, r3, r2
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	f7f7 ff14 	bl	80014a0 <__aeabi_dmul>
 8009678:	0006      	movs	r6, r0
 800967a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800967c:	000f      	movs	r7, r1
 800967e:	f7f8 fd91 	bl	80021a4 <__aeabi_ui2d>
 8009682:	0002      	movs	r2, r0
 8009684:	000b      	movs	r3, r1
 8009686:	0030      	movs	r0, r6
 8009688:	0039      	movs	r1, r7
 800968a:	f7f6 ffcb 	bl	8000624 <__aeabi_dadd>
 800968e:	0006      	movs	r6, r0
 8009690:	000f      	movs	r7, r1
 8009692:	9b06      	ldr	r3, [sp, #24]
 8009694:	2b0f      	cmp	r3, #15
 8009696:	dc39      	bgt.n	800970c <_strtod_l+0x490>
 8009698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800969a:	2b00      	cmp	r3, #0
 800969c:	d100      	bne.n	80096a0 <_strtod_l+0x424>
 800969e:	e634      	b.n	800930a <_strtod_l+0x8e>
 80096a0:	dd24      	ble.n	80096ec <_strtod_l+0x470>
 80096a2:	2b16      	cmp	r3, #22
 80096a4:	dc09      	bgt.n	80096ba <_strtod_l+0x43e>
 80096a6:	496f      	ldr	r1, [pc, #444]	; (8009864 <_strtod_l+0x5e8>)
 80096a8:	00db      	lsls	r3, r3, #3
 80096aa:	18c9      	adds	r1, r1, r3
 80096ac:	0032      	movs	r2, r6
 80096ae:	6808      	ldr	r0, [r1, #0]
 80096b0:	6849      	ldr	r1, [r1, #4]
 80096b2:	003b      	movs	r3, r7
 80096b4:	f7f7 fef4 	bl	80014a0 <__aeabi_dmul>
 80096b8:	e7bd      	b.n	8009636 <_strtod_l+0x3ba>
 80096ba:	2325      	movs	r3, #37	; 0x25
 80096bc:	9a06      	ldr	r2, [sp, #24]
 80096be:	1a9b      	subs	r3, r3, r2
 80096c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096c2:	4293      	cmp	r3, r2
 80096c4:	db22      	blt.n	800970c <_strtod_l+0x490>
 80096c6:	240f      	movs	r4, #15
 80096c8:	9b06      	ldr	r3, [sp, #24]
 80096ca:	4d66      	ldr	r5, [pc, #408]	; (8009864 <_strtod_l+0x5e8>)
 80096cc:	1ae4      	subs	r4, r4, r3
 80096ce:	00e1      	lsls	r1, r4, #3
 80096d0:	1869      	adds	r1, r5, r1
 80096d2:	0032      	movs	r2, r6
 80096d4:	6808      	ldr	r0, [r1, #0]
 80096d6:	6849      	ldr	r1, [r1, #4]
 80096d8:	003b      	movs	r3, r7
 80096da:	f7f7 fee1 	bl	80014a0 <__aeabi_dmul>
 80096de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096e0:	1b1c      	subs	r4, r3, r4
 80096e2:	00e4      	lsls	r4, r4, #3
 80096e4:	192c      	adds	r4, r5, r4
 80096e6:	6822      	ldr	r2, [r4, #0]
 80096e8:	6863      	ldr	r3, [r4, #4]
 80096ea:	e7e3      	b.n	80096b4 <_strtod_l+0x438>
 80096ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096ee:	3316      	adds	r3, #22
 80096f0:	db0c      	blt.n	800970c <_strtod_l+0x490>
 80096f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096f4:	9a07      	ldr	r2, [sp, #28]
 80096f6:	0030      	movs	r0, r6
 80096f8:	1a9a      	subs	r2, r3, r2
 80096fa:	4b5a      	ldr	r3, [pc, #360]	; (8009864 <_strtod_l+0x5e8>)
 80096fc:	00d2      	lsls	r2, r2, #3
 80096fe:	189b      	adds	r3, r3, r2
 8009700:	0039      	movs	r1, r7
 8009702:	681a      	ldr	r2, [r3, #0]
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	f7f7 fac9 	bl	8000c9c <__aeabi_ddiv>
 800970a:	e794      	b.n	8009636 <_strtod_l+0x3ba>
 800970c:	9b06      	ldr	r3, [sp, #24]
 800970e:	1b1c      	subs	r4, r3, r4
 8009710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009712:	18e4      	adds	r4, r4, r3
 8009714:	2c00      	cmp	r4, #0
 8009716:	dd72      	ble.n	80097fe <_strtod_l+0x582>
 8009718:	230f      	movs	r3, #15
 800971a:	0021      	movs	r1, r4
 800971c:	4019      	ands	r1, r3
 800971e:	421c      	tst	r4, r3
 8009720:	d00a      	beq.n	8009738 <_strtod_l+0x4bc>
 8009722:	00cb      	lsls	r3, r1, #3
 8009724:	494f      	ldr	r1, [pc, #316]	; (8009864 <_strtod_l+0x5e8>)
 8009726:	0032      	movs	r2, r6
 8009728:	18c9      	adds	r1, r1, r3
 800972a:	6808      	ldr	r0, [r1, #0]
 800972c:	6849      	ldr	r1, [r1, #4]
 800972e:	003b      	movs	r3, r7
 8009730:	f7f7 feb6 	bl	80014a0 <__aeabi_dmul>
 8009734:	0006      	movs	r6, r0
 8009736:	000f      	movs	r7, r1
 8009738:	230f      	movs	r3, #15
 800973a:	439c      	bics	r4, r3
 800973c:	d04a      	beq.n	80097d4 <_strtod_l+0x558>
 800973e:	3326      	adds	r3, #38	; 0x26
 8009740:	33ff      	adds	r3, #255	; 0xff
 8009742:	429c      	cmp	r4, r3
 8009744:	dd22      	ble.n	800978c <_strtod_l+0x510>
 8009746:	2300      	movs	r3, #0
 8009748:	9306      	str	r3, [sp, #24]
 800974a:	9307      	str	r3, [sp, #28]
 800974c:	930b      	str	r3, [sp, #44]	; 0x2c
 800974e:	9309      	str	r3, [sp, #36]	; 0x24
 8009750:	2322      	movs	r3, #34	; 0x22
 8009752:	2600      	movs	r6, #0
 8009754:	9a05      	ldr	r2, [sp, #20]
 8009756:	4f3f      	ldr	r7, [pc, #252]	; (8009854 <_strtod_l+0x5d8>)
 8009758:	6013      	str	r3, [r2, #0]
 800975a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800975c:	42b3      	cmp	r3, r6
 800975e:	d100      	bne.n	8009762 <_strtod_l+0x4e6>
 8009760:	e5d3      	b.n	800930a <_strtod_l+0x8e>
 8009762:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009764:	9805      	ldr	r0, [sp, #20]
 8009766:	f001 ffc7 	bl	800b6f8 <_Bfree>
 800976a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800976c:	9805      	ldr	r0, [sp, #20]
 800976e:	f001 ffc3 	bl	800b6f8 <_Bfree>
 8009772:	9907      	ldr	r1, [sp, #28]
 8009774:	9805      	ldr	r0, [sp, #20]
 8009776:	f001 ffbf 	bl	800b6f8 <_Bfree>
 800977a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800977c:	9805      	ldr	r0, [sp, #20]
 800977e:	f001 ffbb 	bl	800b6f8 <_Bfree>
 8009782:	9906      	ldr	r1, [sp, #24]
 8009784:	9805      	ldr	r0, [sp, #20]
 8009786:	f001 ffb7 	bl	800b6f8 <_Bfree>
 800978a:	e5be      	b.n	800930a <_strtod_l+0x8e>
 800978c:	2300      	movs	r3, #0
 800978e:	0030      	movs	r0, r6
 8009790:	0039      	movs	r1, r7
 8009792:	4d35      	ldr	r5, [pc, #212]	; (8009868 <_strtod_l+0x5ec>)
 8009794:	1124      	asrs	r4, r4, #4
 8009796:	9308      	str	r3, [sp, #32]
 8009798:	2c01      	cmp	r4, #1
 800979a:	dc1e      	bgt.n	80097da <_strtod_l+0x55e>
 800979c:	2b00      	cmp	r3, #0
 800979e:	d001      	beq.n	80097a4 <_strtod_l+0x528>
 80097a0:	0006      	movs	r6, r0
 80097a2:	000f      	movs	r7, r1
 80097a4:	4b31      	ldr	r3, [pc, #196]	; (800986c <_strtod_l+0x5f0>)
 80097a6:	0032      	movs	r2, r6
 80097a8:	18ff      	adds	r7, r7, r3
 80097aa:	9b08      	ldr	r3, [sp, #32]
 80097ac:	00dd      	lsls	r5, r3, #3
 80097ae:	4b2e      	ldr	r3, [pc, #184]	; (8009868 <_strtod_l+0x5ec>)
 80097b0:	195d      	adds	r5, r3, r5
 80097b2:	6828      	ldr	r0, [r5, #0]
 80097b4:	6869      	ldr	r1, [r5, #4]
 80097b6:	003b      	movs	r3, r7
 80097b8:	f7f7 fe72 	bl	80014a0 <__aeabi_dmul>
 80097bc:	4b25      	ldr	r3, [pc, #148]	; (8009854 <_strtod_l+0x5d8>)
 80097be:	4a2c      	ldr	r2, [pc, #176]	; (8009870 <_strtod_l+0x5f4>)
 80097c0:	0006      	movs	r6, r0
 80097c2:	400b      	ands	r3, r1
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d8be      	bhi.n	8009746 <_strtod_l+0x4ca>
 80097c8:	4a2a      	ldr	r2, [pc, #168]	; (8009874 <_strtod_l+0x5f8>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d913      	bls.n	80097f6 <_strtod_l+0x57a>
 80097ce:	2601      	movs	r6, #1
 80097d0:	4f29      	ldr	r7, [pc, #164]	; (8009878 <_strtod_l+0x5fc>)
 80097d2:	4276      	negs	r6, r6
 80097d4:	2300      	movs	r3, #0
 80097d6:	9308      	str	r3, [sp, #32]
 80097d8:	e087      	b.n	80098ea <_strtod_l+0x66e>
 80097da:	2201      	movs	r2, #1
 80097dc:	4214      	tst	r4, r2
 80097de:	d004      	beq.n	80097ea <_strtod_l+0x56e>
 80097e0:	682a      	ldr	r2, [r5, #0]
 80097e2:	686b      	ldr	r3, [r5, #4]
 80097e4:	f7f7 fe5c 	bl	80014a0 <__aeabi_dmul>
 80097e8:	2301      	movs	r3, #1
 80097ea:	9a08      	ldr	r2, [sp, #32]
 80097ec:	1064      	asrs	r4, r4, #1
 80097ee:	3201      	adds	r2, #1
 80097f0:	9208      	str	r2, [sp, #32]
 80097f2:	3508      	adds	r5, #8
 80097f4:	e7d0      	b.n	8009798 <_strtod_l+0x51c>
 80097f6:	23d4      	movs	r3, #212	; 0xd4
 80097f8:	049b      	lsls	r3, r3, #18
 80097fa:	18cf      	adds	r7, r1, r3
 80097fc:	e7ea      	b.n	80097d4 <_strtod_l+0x558>
 80097fe:	2c00      	cmp	r4, #0
 8009800:	d0e8      	beq.n	80097d4 <_strtod_l+0x558>
 8009802:	4264      	negs	r4, r4
 8009804:	220f      	movs	r2, #15
 8009806:	0023      	movs	r3, r4
 8009808:	4013      	ands	r3, r2
 800980a:	4214      	tst	r4, r2
 800980c:	d00a      	beq.n	8009824 <_strtod_l+0x5a8>
 800980e:	00da      	lsls	r2, r3, #3
 8009810:	4b14      	ldr	r3, [pc, #80]	; (8009864 <_strtod_l+0x5e8>)
 8009812:	0030      	movs	r0, r6
 8009814:	189b      	adds	r3, r3, r2
 8009816:	0039      	movs	r1, r7
 8009818:	681a      	ldr	r2, [r3, #0]
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	f7f7 fa3e 	bl	8000c9c <__aeabi_ddiv>
 8009820:	0006      	movs	r6, r0
 8009822:	000f      	movs	r7, r1
 8009824:	1124      	asrs	r4, r4, #4
 8009826:	d0d5      	beq.n	80097d4 <_strtod_l+0x558>
 8009828:	2c1f      	cmp	r4, #31
 800982a:	dd27      	ble.n	800987c <_strtod_l+0x600>
 800982c:	2300      	movs	r3, #0
 800982e:	9306      	str	r3, [sp, #24]
 8009830:	9307      	str	r3, [sp, #28]
 8009832:	930b      	str	r3, [sp, #44]	; 0x2c
 8009834:	9309      	str	r3, [sp, #36]	; 0x24
 8009836:	2322      	movs	r3, #34	; 0x22
 8009838:	9a05      	ldr	r2, [sp, #20]
 800983a:	2600      	movs	r6, #0
 800983c:	6013      	str	r3, [r2, #0]
 800983e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009840:	2700      	movs	r7, #0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d18d      	bne.n	8009762 <_strtod_l+0x4e6>
 8009846:	e560      	b.n	800930a <_strtod_l+0x8e>
 8009848:	00004e1f 	.word	0x00004e1f
 800984c:	0800d095 	.word	0x0800d095
 8009850:	0800d0d8 	.word	0x0800d0d8
 8009854:	7ff00000 	.word	0x7ff00000
 8009858:	0800d08d 	.word	0x0800d08d
 800985c:	0800d21c 	.word	0x0800d21c
 8009860:	0800d530 	.word	0x0800d530
 8009864:	0800d410 	.word	0x0800d410
 8009868:	0800d3e8 	.word	0x0800d3e8
 800986c:	fcb00000 	.word	0xfcb00000
 8009870:	7ca00000 	.word	0x7ca00000
 8009874:	7c900000 	.word	0x7c900000
 8009878:	7fefffff 	.word	0x7fefffff
 800987c:	2310      	movs	r3, #16
 800987e:	0022      	movs	r2, r4
 8009880:	401a      	ands	r2, r3
 8009882:	9208      	str	r2, [sp, #32]
 8009884:	421c      	tst	r4, r3
 8009886:	d001      	beq.n	800988c <_strtod_l+0x610>
 8009888:	335a      	adds	r3, #90	; 0x5a
 800988a:	9308      	str	r3, [sp, #32]
 800988c:	0030      	movs	r0, r6
 800988e:	0039      	movs	r1, r7
 8009890:	2300      	movs	r3, #0
 8009892:	4dc5      	ldr	r5, [pc, #788]	; (8009ba8 <_strtod_l+0x92c>)
 8009894:	2201      	movs	r2, #1
 8009896:	4214      	tst	r4, r2
 8009898:	d004      	beq.n	80098a4 <_strtod_l+0x628>
 800989a:	682a      	ldr	r2, [r5, #0]
 800989c:	686b      	ldr	r3, [r5, #4]
 800989e:	f7f7 fdff 	bl	80014a0 <__aeabi_dmul>
 80098a2:	2301      	movs	r3, #1
 80098a4:	1064      	asrs	r4, r4, #1
 80098a6:	3508      	adds	r5, #8
 80098a8:	2c00      	cmp	r4, #0
 80098aa:	d1f3      	bne.n	8009894 <_strtod_l+0x618>
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d001      	beq.n	80098b4 <_strtod_l+0x638>
 80098b0:	0006      	movs	r6, r0
 80098b2:	000f      	movs	r7, r1
 80098b4:	9b08      	ldr	r3, [sp, #32]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d00f      	beq.n	80098da <_strtod_l+0x65e>
 80098ba:	236b      	movs	r3, #107	; 0x6b
 80098bc:	007a      	lsls	r2, r7, #1
 80098be:	0d52      	lsrs	r2, r2, #21
 80098c0:	0039      	movs	r1, r7
 80098c2:	1a9b      	subs	r3, r3, r2
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	dd08      	ble.n	80098da <_strtod_l+0x65e>
 80098c8:	2b1f      	cmp	r3, #31
 80098ca:	dc00      	bgt.n	80098ce <_strtod_l+0x652>
 80098cc:	e124      	b.n	8009b18 <_strtod_l+0x89c>
 80098ce:	2600      	movs	r6, #0
 80098d0:	2b34      	cmp	r3, #52	; 0x34
 80098d2:	dc00      	bgt.n	80098d6 <_strtod_l+0x65a>
 80098d4:	e119      	b.n	8009b0a <_strtod_l+0x88e>
 80098d6:	27dc      	movs	r7, #220	; 0xdc
 80098d8:	04bf      	lsls	r7, r7, #18
 80098da:	2200      	movs	r2, #0
 80098dc:	2300      	movs	r3, #0
 80098de:	0030      	movs	r0, r6
 80098e0:	0039      	movs	r1, r7
 80098e2:	f7f6 fdb3 	bl	800044c <__aeabi_dcmpeq>
 80098e6:	2800      	cmp	r0, #0
 80098e8:	d1a0      	bne.n	800982c <_strtod_l+0x5b0>
 80098ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098ee:	9300      	str	r3, [sp, #0]
 80098f0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80098f2:	9b06      	ldr	r3, [sp, #24]
 80098f4:	9805      	ldr	r0, [sp, #20]
 80098f6:	f001 ff67 	bl	800b7c8 <__s2b>
 80098fa:	900b      	str	r0, [sp, #44]	; 0x2c
 80098fc:	2800      	cmp	r0, #0
 80098fe:	d100      	bne.n	8009902 <_strtod_l+0x686>
 8009900:	e721      	b.n	8009746 <_strtod_l+0x4ca>
 8009902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009904:	9907      	ldr	r1, [sp, #28]
 8009906:	17da      	asrs	r2, r3, #31
 8009908:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800990a:	1a5b      	subs	r3, r3, r1
 800990c:	401a      	ands	r2, r3
 800990e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009910:	9215      	str	r2, [sp, #84]	; 0x54
 8009912:	43db      	mvns	r3, r3
 8009914:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009916:	17db      	asrs	r3, r3, #31
 8009918:	401a      	ands	r2, r3
 800991a:	2300      	movs	r3, #0
 800991c:	921a      	str	r2, [sp, #104]	; 0x68
 800991e:	9306      	str	r3, [sp, #24]
 8009920:	9307      	str	r3, [sp, #28]
 8009922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009924:	9805      	ldr	r0, [sp, #20]
 8009926:	6859      	ldr	r1, [r3, #4]
 8009928:	f001 fea2 	bl	800b670 <_Balloc>
 800992c:	9009      	str	r0, [sp, #36]	; 0x24
 800992e:	2800      	cmp	r0, #0
 8009930:	d100      	bne.n	8009934 <_strtod_l+0x6b8>
 8009932:	e70d      	b.n	8009750 <_strtod_l+0x4d4>
 8009934:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009936:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009938:	691b      	ldr	r3, [r3, #16]
 800993a:	310c      	adds	r1, #12
 800993c:	1c9a      	adds	r2, r3, #2
 800993e:	0092      	lsls	r2, r2, #2
 8009940:	300c      	adds	r0, #12
 8009942:	930c      	str	r3, [sp, #48]	; 0x30
 8009944:	f7fe fdbc 	bl	80084c0 <memcpy>
 8009948:	ab22      	add	r3, sp, #136	; 0x88
 800994a:	9301      	str	r3, [sp, #4]
 800994c:	ab21      	add	r3, sp, #132	; 0x84
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	0032      	movs	r2, r6
 8009952:	003b      	movs	r3, r7
 8009954:	9805      	ldr	r0, [sp, #20]
 8009956:	9612      	str	r6, [sp, #72]	; 0x48
 8009958:	9713      	str	r7, [sp, #76]	; 0x4c
 800995a:	f002 fa81 	bl	800be60 <__d2b>
 800995e:	9020      	str	r0, [sp, #128]	; 0x80
 8009960:	2800      	cmp	r0, #0
 8009962:	d100      	bne.n	8009966 <_strtod_l+0x6ea>
 8009964:	e6f4      	b.n	8009750 <_strtod_l+0x4d4>
 8009966:	2101      	movs	r1, #1
 8009968:	9805      	ldr	r0, [sp, #20]
 800996a:	f001 ffc1 	bl	800b8f0 <__i2b>
 800996e:	9007      	str	r0, [sp, #28]
 8009970:	2800      	cmp	r0, #0
 8009972:	d100      	bne.n	8009976 <_strtod_l+0x6fa>
 8009974:	e6ec      	b.n	8009750 <_strtod_l+0x4d4>
 8009976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009978:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800997a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800997c:	1ad4      	subs	r4, r2, r3
 800997e:	2b00      	cmp	r3, #0
 8009980:	db01      	blt.n	8009986 <_strtod_l+0x70a>
 8009982:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8009984:	195d      	adds	r5, r3, r5
 8009986:	9908      	ldr	r1, [sp, #32]
 8009988:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800998a:	1a5b      	subs	r3, r3, r1
 800998c:	2136      	movs	r1, #54	; 0x36
 800998e:	189b      	adds	r3, r3, r2
 8009990:	1a8a      	subs	r2, r1, r2
 8009992:	4986      	ldr	r1, [pc, #536]	; (8009bac <_strtod_l+0x930>)
 8009994:	2001      	movs	r0, #1
 8009996:	468c      	mov	ip, r1
 8009998:	2100      	movs	r1, #0
 800999a:	3b01      	subs	r3, #1
 800999c:	9110      	str	r1, [sp, #64]	; 0x40
 800999e:	9014      	str	r0, [sp, #80]	; 0x50
 80099a0:	4563      	cmp	r3, ip
 80099a2:	da07      	bge.n	80099b4 <_strtod_l+0x738>
 80099a4:	4661      	mov	r1, ip
 80099a6:	1ac9      	subs	r1, r1, r3
 80099a8:	1a52      	subs	r2, r2, r1
 80099aa:	291f      	cmp	r1, #31
 80099ac:	dd00      	ble.n	80099b0 <_strtod_l+0x734>
 80099ae:	e0b8      	b.n	8009b22 <_strtod_l+0x8a6>
 80099b0:	4088      	lsls	r0, r1
 80099b2:	9014      	str	r0, [sp, #80]	; 0x50
 80099b4:	18ab      	adds	r3, r5, r2
 80099b6:	930c      	str	r3, [sp, #48]	; 0x30
 80099b8:	18a4      	adds	r4, r4, r2
 80099ba:	9b08      	ldr	r3, [sp, #32]
 80099bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099be:	191c      	adds	r4, r3, r4
 80099c0:	002b      	movs	r3, r5
 80099c2:	4295      	cmp	r5, r2
 80099c4:	dd00      	ble.n	80099c8 <_strtod_l+0x74c>
 80099c6:	0013      	movs	r3, r2
 80099c8:	42a3      	cmp	r3, r4
 80099ca:	dd00      	ble.n	80099ce <_strtod_l+0x752>
 80099cc:	0023      	movs	r3, r4
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	dd04      	ble.n	80099dc <_strtod_l+0x760>
 80099d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099d4:	1ae4      	subs	r4, r4, r3
 80099d6:	1ad2      	subs	r2, r2, r3
 80099d8:	920c      	str	r2, [sp, #48]	; 0x30
 80099da:	1aed      	subs	r5, r5, r3
 80099dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099de:	2b00      	cmp	r3, #0
 80099e0:	dd17      	ble.n	8009a12 <_strtod_l+0x796>
 80099e2:	001a      	movs	r2, r3
 80099e4:	9907      	ldr	r1, [sp, #28]
 80099e6:	9805      	ldr	r0, [sp, #20]
 80099e8:	f002 f848 	bl	800ba7c <__pow5mult>
 80099ec:	9007      	str	r0, [sp, #28]
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d100      	bne.n	80099f4 <_strtod_l+0x778>
 80099f2:	e6ad      	b.n	8009750 <_strtod_l+0x4d4>
 80099f4:	0001      	movs	r1, r0
 80099f6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80099f8:	9805      	ldr	r0, [sp, #20]
 80099fa:	f001 ff8f 	bl	800b91c <__multiply>
 80099fe:	900f      	str	r0, [sp, #60]	; 0x3c
 8009a00:	2800      	cmp	r0, #0
 8009a02:	d100      	bne.n	8009a06 <_strtod_l+0x78a>
 8009a04:	e6a4      	b.n	8009750 <_strtod_l+0x4d4>
 8009a06:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009a08:	9805      	ldr	r0, [sp, #20]
 8009a0a:	f001 fe75 	bl	800b6f8 <_Bfree>
 8009a0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a10:	9320      	str	r3, [sp, #128]	; 0x80
 8009a12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	dd00      	ble.n	8009a1a <_strtod_l+0x79e>
 8009a18:	e089      	b.n	8009b2e <_strtod_l+0x8b2>
 8009a1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	dd08      	ble.n	8009a32 <_strtod_l+0x7b6>
 8009a20:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009a22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a24:	9805      	ldr	r0, [sp, #20]
 8009a26:	f002 f829 	bl	800ba7c <__pow5mult>
 8009a2a:	9009      	str	r0, [sp, #36]	; 0x24
 8009a2c:	2800      	cmp	r0, #0
 8009a2e:	d100      	bne.n	8009a32 <_strtod_l+0x7b6>
 8009a30:	e68e      	b.n	8009750 <_strtod_l+0x4d4>
 8009a32:	2c00      	cmp	r4, #0
 8009a34:	dd08      	ble.n	8009a48 <_strtod_l+0x7cc>
 8009a36:	0022      	movs	r2, r4
 8009a38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a3a:	9805      	ldr	r0, [sp, #20]
 8009a3c:	f002 f87a 	bl	800bb34 <__lshift>
 8009a40:	9009      	str	r0, [sp, #36]	; 0x24
 8009a42:	2800      	cmp	r0, #0
 8009a44:	d100      	bne.n	8009a48 <_strtod_l+0x7cc>
 8009a46:	e683      	b.n	8009750 <_strtod_l+0x4d4>
 8009a48:	2d00      	cmp	r5, #0
 8009a4a:	dd08      	ble.n	8009a5e <_strtod_l+0x7e2>
 8009a4c:	002a      	movs	r2, r5
 8009a4e:	9907      	ldr	r1, [sp, #28]
 8009a50:	9805      	ldr	r0, [sp, #20]
 8009a52:	f002 f86f 	bl	800bb34 <__lshift>
 8009a56:	9007      	str	r0, [sp, #28]
 8009a58:	2800      	cmp	r0, #0
 8009a5a:	d100      	bne.n	8009a5e <_strtod_l+0x7e2>
 8009a5c:	e678      	b.n	8009750 <_strtod_l+0x4d4>
 8009a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a60:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009a62:	9805      	ldr	r0, [sp, #20]
 8009a64:	f002 f8f0 	bl	800bc48 <__mdiff>
 8009a68:	9006      	str	r0, [sp, #24]
 8009a6a:	2800      	cmp	r0, #0
 8009a6c:	d100      	bne.n	8009a70 <_strtod_l+0x7f4>
 8009a6e:	e66f      	b.n	8009750 <_strtod_l+0x4d4>
 8009a70:	2200      	movs	r2, #0
 8009a72:	68c3      	ldr	r3, [r0, #12]
 8009a74:	9907      	ldr	r1, [sp, #28]
 8009a76:	60c2      	str	r2, [r0, #12]
 8009a78:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a7a:	f002 f8c9 	bl	800bc10 <__mcmp>
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	da5f      	bge.n	8009b42 <_strtod_l+0x8c6>
 8009a82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a84:	4333      	orrs	r3, r6
 8009a86:	d000      	beq.n	8009a8a <_strtod_l+0x80e>
 8009a88:	e08a      	b.n	8009ba0 <_strtod_l+0x924>
 8009a8a:	033b      	lsls	r3, r7, #12
 8009a8c:	d000      	beq.n	8009a90 <_strtod_l+0x814>
 8009a8e:	e087      	b.n	8009ba0 <_strtod_l+0x924>
 8009a90:	22d6      	movs	r2, #214	; 0xd6
 8009a92:	4b47      	ldr	r3, [pc, #284]	; (8009bb0 <_strtod_l+0x934>)
 8009a94:	04d2      	lsls	r2, r2, #19
 8009a96:	403b      	ands	r3, r7
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d800      	bhi.n	8009a9e <_strtod_l+0x822>
 8009a9c:	e080      	b.n	8009ba0 <_strtod_l+0x924>
 8009a9e:	9b06      	ldr	r3, [sp, #24]
 8009aa0:	695b      	ldr	r3, [r3, #20]
 8009aa2:	930a      	str	r3, [sp, #40]	; 0x28
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d104      	bne.n	8009ab2 <_strtod_l+0x836>
 8009aa8:	9b06      	ldr	r3, [sp, #24]
 8009aaa:	691b      	ldr	r3, [r3, #16]
 8009aac:	930a      	str	r3, [sp, #40]	; 0x28
 8009aae:	2b01      	cmp	r3, #1
 8009ab0:	dd76      	ble.n	8009ba0 <_strtod_l+0x924>
 8009ab2:	9906      	ldr	r1, [sp, #24]
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	9805      	ldr	r0, [sp, #20]
 8009ab8:	f002 f83c 	bl	800bb34 <__lshift>
 8009abc:	9907      	ldr	r1, [sp, #28]
 8009abe:	9006      	str	r0, [sp, #24]
 8009ac0:	f002 f8a6 	bl	800bc10 <__mcmp>
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	dd6b      	ble.n	8009ba0 <_strtod_l+0x924>
 8009ac8:	9908      	ldr	r1, [sp, #32]
 8009aca:	003b      	movs	r3, r7
 8009acc:	4a38      	ldr	r2, [pc, #224]	; (8009bb0 <_strtod_l+0x934>)
 8009ace:	2900      	cmp	r1, #0
 8009ad0:	d100      	bne.n	8009ad4 <_strtod_l+0x858>
 8009ad2:	e092      	b.n	8009bfa <_strtod_l+0x97e>
 8009ad4:	0011      	movs	r1, r2
 8009ad6:	20d6      	movs	r0, #214	; 0xd6
 8009ad8:	4039      	ands	r1, r7
 8009ada:	04c0      	lsls	r0, r0, #19
 8009adc:	4281      	cmp	r1, r0
 8009ade:	dd00      	ble.n	8009ae2 <_strtod_l+0x866>
 8009ae0:	e08b      	b.n	8009bfa <_strtod_l+0x97e>
 8009ae2:	23dc      	movs	r3, #220	; 0xdc
 8009ae4:	049b      	lsls	r3, r3, #18
 8009ae6:	4299      	cmp	r1, r3
 8009ae8:	dc00      	bgt.n	8009aec <_strtod_l+0x870>
 8009aea:	e6a4      	b.n	8009836 <_strtod_l+0x5ba>
 8009aec:	0030      	movs	r0, r6
 8009aee:	0039      	movs	r1, r7
 8009af0:	2200      	movs	r2, #0
 8009af2:	4b30      	ldr	r3, [pc, #192]	; (8009bb4 <_strtod_l+0x938>)
 8009af4:	f7f7 fcd4 	bl	80014a0 <__aeabi_dmul>
 8009af8:	0006      	movs	r6, r0
 8009afa:	000f      	movs	r7, r1
 8009afc:	4308      	orrs	r0, r1
 8009afe:	d000      	beq.n	8009b02 <_strtod_l+0x886>
 8009b00:	e62f      	b.n	8009762 <_strtod_l+0x4e6>
 8009b02:	2322      	movs	r3, #34	; 0x22
 8009b04:	9a05      	ldr	r2, [sp, #20]
 8009b06:	6013      	str	r3, [r2, #0]
 8009b08:	e62b      	b.n	8009762 <_strtod_l+0x4e6>
 8009b0a:	234b      	movs	r3, #75	; 0x4b
 8009b0c:	1a9a      	subs	r2, r3, r2
 8009b0e:	3b4c      	subs	r3, #76	; 0x4c
 8009b10:	4093      	lsls	r3, r2
 8009b12:	4019      	ands	r1, r3
 8009b14:	000f      	movs	r7, r1
 8009b16:	e6e0      	b.n	80098da <_strtod_l+0x65e>
 8009b18:	2201      	movs	r2, #1
 8009b1a:	4252      	negs	r2, r2
 8009b1c:	409a      	lsls	r2, r3
 8009b1e:	4016      	ands	r6, r2
 8009b20:	e6db      	b.n	80098da <_strtod_l+0x65e>
 8009b22:	4925      	ldr	r1, [pc, #148]	; (8009bb8 <_strtod_l+0x93c>)
 8009b24:	1acb      	subs	r3, r1, r3
 8009b26:	0001      	movs	r1, r0
 8009b28:	4099      	lsls	r1, r3
 8009b2a:	9110      	str	r1, [sp, #64]	; 0x40
 8009b2c:	e741      	b.n	80099b2 <_strtod_l+0x736>
 8009b2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b30:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009b32:	9805      	ldr	r0, [sp, #20]
 8009b34:	f001 fffe 	bl	800bb34 <__lshift>
 8009b38:	9020      	str	r0, [sp, #128]	; 0x80
 8009b3a:	2800      	cmp	r0, #0
 8009b3c:	d000      	beq.n	8009b40 <_strtod_l+0x8c4>
 8009b3e:	e76c      	b.n	8009a1a <_strtod_l+0x79e>
 8009b40:	e606      	b.n	8009750 <_strtod_l+0x4d4>
 8009b42:	970c      	str	r7, [sp, #48]	; 0x30
 8009b44:	2800      	cmp	r0, #0
 8009b46:	d176      	bne.n	8009c36 <_strtod_l+0x9ba>
 8009b48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b4a:	033b      	lsls	r3, r7, #12
 8009b4c:	0b1b      	lsrs	r3, r3, #12
 8009b4e:	2a00      	cmp	r2, #0
 8009b50:	d038      	beq.n	8009bc4 <_strtod_l+0x948>
 8009b52:	4a1a      	ldr	r2, [pc, #104]	; (8009bbc <_strtod_l+0x940>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d138      	bne.n	8009bca <_strtod_l+0x94e>
 8009b58:	2201      	movs	r2, #1
 8009b5a:	9b08      	ldr	r3, [sp, #32]
 8009b5c:	4252      	negs	r2, r2
 8009b5e:	0031      	movs	r1, r6
 8009b60:	0010      	movs	r0, r2
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d00b      	beq.n	8009b7e <_strtod_l+0x902>
 8009b66:	24d4      	movs	r4, #212	; 0xd4
 8009b68:	4b11      	ldr	r3, [pc, #68]	; (8009bb0 <_strtod_l+0x934>)
 8009b6a:	0010      	movs	r0, r2
 8009b6c:	403b      	ands	r3, r7
 8009b6e:	04e4      	lsls	r4, r4, #19
 8009b70:	42a3      	cmp	r3, r4
 8009b72:	d804      	bhi.n	8009b7e <_strtod_l+0x902>
 8009b74:	306c      	adds	r0, #108	; 0x6c
 8009b76:	0d1b      	lsrs	r3, r3, #20
 8009b78:	1ac3      	subs	r3, r0, r3
 8009b7a:	409a      	lsls	r2, r3
 8009b7c:	0010      	movs	r0, r2
 8009b7e:	4281      	cmp	r1, r0
 8009b80:	d123      	bne.n	8009bca <_strtod_l+0x94e>
 8009b82:	4b0f      	ldr	r3, [pc, #60]	; (8009bc0 <_strtod_l+0x944>)
 8009b84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d102      	bne.n	8009b90 <_strtod_l+0x914>
 8009b8a:	1c4b      	adds	r3, r1, #1
 8009b8c:	d100      	bne.n	8009b90 <_strtod_l+0x914>
 8009b8e:	e5df      	b.n	8009750 <_strtod_l+0x4d4>
 8009b90:	4b07      	ldr	r3, [pc, #28]	; (8009bb0 <_strtod_l+0x934>)
 8009b92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b94:	2600      	movs	r6, #0
 8009b96:	401a      	ands	r2, r3
 8009b98:	0013      	movs	r3, r2
 8009b9a:	2280      	movs	r2, #128	; 0x80
 8009b9c:	0352      	lsls	r2, r2, #13
 8009b9e:	189f      	adds	r7, r3, r2
 8009ba0:	9b08      	ldr	r3, [sp, #32]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d1a2      	bne.n	8009aec <_strtod_l+0x870>
 8009ba6:	e5dc      	b.n	8009762 <_strtod_l+0x4e6>
 8009ba8:	0800d0f0 	.word	0x0800d0f0
 8009bac:	fffffc02 	.word	0xfffffc02
 8009bb0:	7ff00000 	.word	0x7ff00000
 8009bb4:	39500000 	.word	0x39500000
 8009bb8:	fffffbe2 	.word	0xfffffbe2
 8009bbc:	000fffff 	.word	0x000fffff
 8009bc0:	7fefffff 	.word	0x7fefffff
 8009bc4:	4333      	orrs	r3, r6
 8009bc6:	d100      	bne.n	8009bca <_strtod_l+0x94e>
 8009bc8:	e77e      	b.n	8009ac8 <_strtod_l+0x84c>
 8009bca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d01d      	beq.n	8009c0c <_strtod_l+0x990>
 8009bd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bd2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009bd4:	4213      	tst	r3, r2
 8009bd6:	d0e3      	beq.n	8009ba0 <_strtod_l+0x924>
 8009bd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bda:	0030      	movs	r0, r6
 8009bdc:	0039      	movs	r1, r7
 8009bde:	9a08      	ldr	r2, [sp, #32]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d017      	beq.n	8009c14 <_strtod_l+0x998>
 8009be4:	f7ff fb32 	bl	800924c <sulp>
 8009be8:	0002      	movs	r2, r0
 8009bea:	000b      	movs	r3, r1
 8009bec:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009bee:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009bf0:	f7f6 fd18 	bl	8000624 <__aeabi_dadd>
 8009bf4:	0006      	movs	r6, r0
 8009bf6:	000f      	movs	r7, r1
 8009bf8:	e7d2      	b.n	8009ba0 <_strtod_l+0x924>
 8009bfa:	2601      	movs	r6, #1
 8009bfc:	4013      	ands	r3, r2
 8009bfe:	4a99      	ldr	r2, [pc, #612]	; (8009e64 <_strtod_l+0xbe8>)
 8009c00:	4276      	negs	r6, r6
 8009c02:	189b      	adds	r3, r3, r2
 8009c04:	4a98      	ldr	r2, [pc, #608]	; (8009e68 <_strtod_l+0xbec>)
 8009c06:	431a      	orrs	r2, r3
 8009c08:	0017      	movs	r7, r2
 8009c0a:	e7c9      	b.n	8009ba0 <_strtod_l+0x924>
 8009c0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c0e:	4233      	tst	r3, r6
 8009c10:	d0c6      	beq.n	8009ba0 <_strtod_l+0x924>
 8009c12:	e7e1      	b.n	8009bd8 <_strtod_l+0x95c>
 8009c14:	f7ff fb1a 	bl	800924c <sulp>
 8009c18:	0002      	movs	r2, r0
 8009c1a:	000b      	movs	r3, r1
 8009c1c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009c1e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009c20:	f7f7 feaa 	bl	8001978 <__aeabi_dsub>
 8009c24:	2200      	movs	r2, #0
 8009c26:	2300      	movs	r3, #0
 8009c28:	0006      	movs	r6, r0
 8009c2a:	000f      	movs	r7, r1
 8009c2c:	f7f6 fc0e 	bl	800044c <__aeabi_dcmpeq>
 8009c30:	2800      	cmp	r0, #0
 8009c32:	d0b5      	beq.n	8009ba0 <_strtod_l+0x924>
 8009c34:	e5ff      	b.n	8009836 <_strtod_l+0x5ba>
 8009c36:	9907      	ldr	r1, [sp, #28]
 8009c38:	9806      	ldr	r0, [sp, #24]
 8009c3a:	f002 f975 	bl	800bf28 <__ratio>
 8009c3e:	2380      	movs	r3, #128	; 0x80
 8009c40:	2200      	movs	r2, #0
 8009c42:	05db      	lsls	r3, r3, #23
 8009c44:	0004      	movs	r4, r0
 8009c46:	000d      	movs	r5, r1
 8009c48:	f7f6 fc10 	bl	800046c <__aeabi_dcmple>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d075      	beq.n	8009d3c <_strtod_l+0xac0>
 8009c50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d047      	beq.n	8009ce6 <_strtod_l+0xa6a>
 8009c56:	2300      	movs	r3, #0
 8009c58:	4c84      	ldr	r4, [pc, #528]	; (8009e6c <_strtod_l+0xbf0>)
 8009c5a:	2500      	movs	r5, #0
 8009c5c:	9310      	str	r3, [sp, #64]	; 0x40
 8009c5e:	9411      	str	r4, [sp, #68]	; 0x44
 8009c60:	4c82      	ldr	r4, [pc, #520]	; (8009e6c <_strtod_l+0xbf0>)
 8009c62:	4a83      	ldr	r2, [pc, #524]	; (8009e70 <_strtod_l+0xbf4>)
 8009c64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c66:	4013      	ands	r3, r2
 8009c68:	9314      	str	r3, [sp, #80]	; 0x50
 8009c6a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c6c:	4b81      	ldr	r3, [pc, #516]	; (8009e74 <_strtod_l+0xbf8>)
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d000      	beq.n	8009c74 <_strtod_l+0x9f8>
 8009c72:	e0ac      	b.n	8009dce <_strtod_l+0xb52>
 8009c74:	4a80      	ldr	r2, [pc, #512]	; (8009e78 <_strtod_l+0xbfc>)
 8009c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009c78:	4694      	mov	ip, r2
 8009c7a:	4463      	add	r3, ip
 8009c7c:	001f      	movs	r7, r3
 8009c7e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009c80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c82:	0030      	movs	r0, r6
 8009c84:	0039      	movs	r1, r7
 8009c86:	920c      	str	r2, [sp, #48]	; 0x30
 8009c88:	930d      	str	r3, [sp, #52]	; 0x34
 8009c8a:	f002 f875 	bl	800bd78 <__ulp>
 8009c8e:	0002      	movs	r2, r0
 8009c90:	000b      	movs	r3, r1
 8009c92:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009c94:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009c96:	f7f7 fc03 	bl	80014a0 <__aeabi_dmul>
 8009c9a:	0032      	movs	r2, r6
 8009c9c:	003b      	movs	r3, r7
 8009c9e:	f7f6 fcc1 	bl	8000624 <__aeabi_dadd>
 8009ca2:	4a73      	ldr	r2, [pc, #460]	; (8009e70 <_strtod_l+0xbf4>)
 8009ca4:	4b75      	ldr	r3, [pc, #468]	; (8009e7c <_strtod_l+0xc00>)
 8009ca6:	0006      	movs	r6, r0
 8009ca8:	400a      	ands	r2, r1
 8009caa:	429a      	cmp	r2, r3
 8009cac:	d95e      	bls.n	8009d6c <_strtod_l+0xaf0>
 8009cae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009cb0:	4b73      	ldr	r3, [pc, #460]	; (8009e80 <_strtod_l+0xc04>)
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d103      	bne.n	8009cbe <_strtod_l+0xa42>
 8009cb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009cb8:	3301      	adds	r3, #1
 8009cba:	d100      	bne.n	8009cbe <_strtod_l+0xa42>
 8009cbc:	e548      	b.n	8009750 <_strtod_l+0x4d4>
 8009cbe:	2601      	movs	r6, #1
 8009cc0:	4f6f      	ldr	r7, [pc, #444]	; (8009e80 <_strtod_l+0xc04>)
 8009cc2:	4276      	negs	r6, r6
 8009cc4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009cc6:	9805      	ldr	r0, [sp, #20]
 8009cc8:	f001 fd16 	bl	800b6f8 <_Bfree>
 8009ccc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009cce:	9805      	ldr	r0, [sp, #20]
 8009cd0:	f001 fd12 	bl	800b6f8 <_Bfree>
 8009cd4:	9907      	ldr	r1, [sp, #28]
 8009cd6:	9805      	ldr	r0, [sp, #20]
 8009cd8:	f001 fd0e 	bl	800b6f8 <_Bfree>
 8009cdc:	9906      	ldr	r1, [sp, #24]
 8009cde:	9805      	ldr	r0, [sp, #20]
 8009ce0:	f001 fd0a 	bl	800b6f8 <_Bfree>
 8009ce4:	e61d      	b.n	8009922 <_strtod_l+0x6a6>
 8009ce6:	2e00      	cmp	r6, #0
 8009ce8:	d11c      	bne.n	8009d24 <_strtod_l+0xaa8>
 8009cea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cec:	031b      	lsls	r3, r3, #12
 8009cee:	d11f      	bne.n	8009d30 <_strtod_l+0xab4>
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	0020      	movs	r0, r4
 8009cf4:	0029      	movs	r1, r5
 8009cf6:	4b5d      	ldr	r3, [pc, #372]	; (8009e6c <_strtod_l+0xbf0>)
 8009cf8:	f7f6 fbae 	bl	8000458 <__aeabi_dcmplt>
 8009cfc:	2800      	cmp	r0, #0
 8009cfe:	d11a      	bne.n	8009d36 <_strtod_l+0xaba>
 8009d00:	0020      	movs	r0, r4
 8009d02:	0029      	movs	r1, r5
 8009d04:	2200      	movs	r2, #0
 8009d06:	4b5f      	ldr	r3, [pc, #380]	; (8009e84 <_strtod_l+0xc08>)
 8009d08:	f7f7 fbca 	bl	80014a0 <__aeabi_dmul>
 8009d0c:	0005      	movs	r5, r0
 8009d0e:	000c      	movs	r4, r1
 8009d10:	2380      	movs	r3, #128	; 0x80
 8009d12:	061b      	lsls	r3, r3, #24
 8009d14:	18e3      	adds	r3, r4, r3
 8009d16:	951c      	str	r5, [sp, #112]	; 0x70
 8009d18:	931d      	str	r3, [sp, #116]	; 0x74
 8009d1a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009d1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009d1e:	9210      	str	r2, [sp, #64]	; 0x40
 8009d20:	9311      	str	r3, [sp, #68]	; 0x44
 8009d22:	e79e      	b.n	8009c62 <_strtod_l+0x9e6>
 8009d24:	2e01      	cmp	r6, #1
 8009d26:	d103      	bne.n	8009d30 <_strtod_l+0xab4>
 8009d28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d100      	bne.n	8009d30 <_strtod_l+0xab4>
 8009d2e:	e582      	b.n	8009836 <_strtod_l+0x5ba>
 8009d30:	2300      	movs	r3, #0
 8009d32:	4c55      	ldr	r4, [pc, #340]	; (8009e88 <_strtod_l+0xc0c>)
 8009d34:	e791      	b.n	8009c5a <_strtod_l+0x9de>
 8009d36:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009d38:	4c52      	ldr	r4, [pc, #328]	; (8009e84 <_strtod_l+0xc08>)
 8009d3a:	e7e9      	b.n	8009d10 <_strtod_l+0xa94>
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	0020      	movs	r0, r4
 8009d40:	0029      	movs	r1, r5
 8009d42:	4b50      	ldr	r3, [pc, #320]	; (8009e84 <_strtod_l+0xc08>)
 8009d44:	f7f7 fbac 	bl	80014a0 <__aeabi_dmul>
 8009d48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009d4a:	0005      	movs	r5, r0
 8009d4c:	000b      	movs	r3, r1
 8009d4e:	000c      	movs	r4, r1
 8009d50:	2a00      	cmp	r2, #0
 8009d52:	d107      	bne.n	8009d64 <_strtod_l+0xae8>
 8009d54:	2280      	movs	r2, #128	; 0x80
 8009d56:	0612      	lsls	r2, r2, #24
 8009d58:	188b      	adds	r3, r1, r2
 8009d5a:	9016      	str	r0, [sp, #88]	; 0x58
 8009d5c:	9317      	str	r3, [sp, #92]	; 0x5c
 8009d5e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009d60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d62:	e7dc      	b.n	8009d1e <_strtod_l+0xaa2>
 8009d64:	0002      	movs	r2, r0
 8009d66:	9216      	str	r2, [sp, #88]	; 0x58
 8009d68:	9317      	str	r3, [sp, #92]	; 0x5c
 8009d6a:	e7f8      	b.n	8009d5e <_strtod_l+0xae2>
 8009d6c:	23d4      	movs	r3, #212	; 0xd4
 8009d6e:	049b      	lsls	r3, r3, #18
 8009d70:	18cf      	adds	r7, r1, r3
 8009d72:	9b08      	ldr	r3, [sp, #32]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d1a5      	bne.n	8009cc4 <_strtod_l+0xa48>
 8009d78:	4b3d      	ldr	r3, [pc, #244]	; (8009e70 <_strtod_l+0xbf4>)
 8009d7a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009d7c:	403b      	ands	r3, r7
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d1a0      	bne.n	8009cc4 <_strtod_l+0xa48>
 8009d82:	0028      	movs	r0, r5
 8009d84:	0021      	movs	r1, r4
 8009d86:	f7f6 fbad 	bl	80004e4 <__aeabi_d2lz>
 8009d8a:	f7f6 fbe7 	bl	800055c <__aeabi_l2d>
 8009d8e:	0002      	movs	r2, r0
 8009d90:	000b      	movs	r3, r1
 8009d92:	0028      	movs	r0, r5
 8009d94:	0021      	movs	r1, r4
 8009d96:	f7f7 fdef 	bl	8001978 <__aeabi_dsub>
 8009d9a:	033b      	lsls	r3, r7, #12
 8009d9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009d9e:	0b1b      	lsrs	r3, r3, #12
 8009da0:	4333      	orrs	r3, r6
 8009da2:	4313      	orrs	r3, r2
 8009da4:	0004      	movs	r4, r0
 8009da6:	000d      	movs	r5, r1
 8009da8:	4a38      	ldr	r2, [pc, #224]	; (8009e8c <_strtod_l+0xc10>)
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d055      	beq.n	8009e5a <_strtod_l+0xbde>
 8009dae:	4b38      	ldr	r3, [pc, #224]	; (8009e90 <_strtod_l+0xc14>)
 8009db0:	f7f6 fb52 	bl	8000458 <__aeabi_dcmplt>
 8009db4:	2800      	cmp	r0, #0
 8009db6:	d000      	beq.n	8009dba <_strtod_l+0xb3e>
 8009db8:	e4d3      	b.n	8009762 <_strtod_l+0x4e6>
 8009dba:	0020      	movs	r0, r4
 8009dbc:	0029      	movs	r1, r5
 8009dbe:	4a35      	ldr	r2, [pc, #212]	; (8009e94 <_strtod_l+0xc18>)
 8009dc0:	4b30      	ldr	r3, [pc, #192]	; (8009e84 <_strtod_l+0xc08>)
 8009dc2:	f7f6 fb5d 	bl	8000480 <__aeabi_dcmpgt>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d100      	bne.n	8009dcc <_strtod_l+0xb50>
 8009dca:	e77b      	b.n	8009cc4 <_strtod_l+0xa48>
 8009dcc:	e4c9      	b.n	8009762 <_strtod_l+0x4e6>
 8009dce:	9b08      	ldr	r3, [sp, #32]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d02b      	beq.n	8009e2c <_strtod_l+0xbb0>
 8009dd4:	23d4      	movs	r3, #212	; 0xd4
 8009dd6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009dd8:	04db      	lsls	r3, r3, #19
 8009dda:	429a      	cmp	r2, r3
 8009ddc:	d826      	bhi.n	8009e2c <_strtod_l+0xbb0>
 8009dde:	0028      	movs	r0, r5
 8009de0:	0021      	movs	r1, r4
 8009de2:	4a2d      	ldr	r2, [pc, #180]	; (8009e98 <_strtod_l+0xc1c>)
 8009de4:	4b2d      	ldr	r3, [pc, #180]	; (8009e9c <_strtod_l+0xc20>)
 8009de6:	f7f6 fb41 	bl	800046c <__aeabi_dcmple>
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d017      	beq.n	8009e1e <_strtod_l+0xba2>
 8009dee:	0028      	movs	r0, r5
 8009df0:	0021      	movs	r1, r4
 8009df2:	f7f6 fb59 	bl	80004a8 <__aeabi_d2uiz>
 8009df6:	2800      	cmp	r0, #0
 8009df8:	d100      	bne.n	8009dfc <_strtod_l+0xb80>
 8009dfa:	3001      	adds	r0, #1
 8009dfc:	f7f8 f9d2 	bl	80021a4 <__aeabi_ui2d>
 8009e00:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009e02:	0005      	movs	r5, r0
 8009e04:	000b      	movs	r3, r1
 8009e06:	000c      	movs	r4, r1
 8009e08:	2a00      	cmp	r2, #0
 8009e0a:	d122      	bne.n	8009e52 <_strtod_l+0xbd6>
 8009e0c:	2280      	movs	r2, #128	; 0x80
 8009e0e:	0612      	lsls	r2, r2, #24
 8009e10:	188b      	adds	r3, r1, r2
 8009e12:	9018      	str	r0, [sp, #96]	; 0x60
 8009e14:	9319      	str	r3, [sp, #100]	; 0x64
 8009e16:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009e18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009e1a:	9210      	str	r2, [sp, #64]	; 0x40
 8009e1c:	9311      	str	r3, [sp, #68]	; 0x44
 8009e1e:	22d6      	movs	r2, #214	; 0xd6
 8009e20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e22:	04d2      	lsls	r2, r2, #19
 8009e24:	189b      	adds	r3, r3, r2
 8009e26:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e28:	1a9b      	subs	r3, r3, r2
 8009e2a:	9311      	str	r3, [sp, #68]	; 0x44
 8009e2c:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009e2e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009e30:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8009e32:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8009e34:	f001 ffa0 	bl	800bd78 <__ulp>
 8009e38:	0002      	movs	r2, r0
 8009e3a:	000b      	movs	r3, r1
 8009e3c:	0030      	movs	r0, r6
 8009e3e:	0039      	movs	r1, r7
 8009e40:	f7f7 fb2e 	bl	80014a0 <__aeabi_dmul>
 8009e44:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e48:	f7f6 fbec 	bl	8000624 <__aeabi_dadd>
 8009e4c:	0006      	movs	r6, r0
 8009e4e:	000f      	movs	r7, r1
 8009e50:	e78f      	b.n	8009d72 <_strtod_l+0xaf6>
 8009e52:	0002      	movs	r2, r0
 8009e54:	9218      	str	r2, [sp, #96]	; 0x60
 8009e56:	9319      	str	r3, [sp, #100]	; 0x64
 8009e58:	e7dd      	b.n	8009e16 <_strtod_l+0xb9a>
 8009e5a:	4b11      	ldr	r3, [pc, #68]	; (8009ea0 <_strtod_l+0xc24>)
 8009e5c:	f7f6 fafc 	bl	8000458 <__aeabi_dcmplt>
 8009e60:	e7b1      	b.n	8009dc6 <_strtod_l+0xb4a>
 8009e62:	46c0      	nop			; (mov r8, r8)
 8009e64:	fff00000 	.word	0xfff00000
 8009e68:	000fffff 	.word	0x000fffff
 8009e6c:	3ff00000 	.word	0x3ff00000
 8009e70:	7ff00000 	.word	0x7ff00000
 8009e74:	7fe00000 	.word	0x7fe00000
 8009e78:	fcb00000 	.word	0xfcb00000
 8009e7c:	7c9fffff 	.word	0x7c9fffff
 8009e80:	7fefffff 	.word	0x7fefffff
 8009e84:	3fe00000 	.word	0x3fe00000
 8009e88:	bff00000 	.word	0xbff00000
 8009e8c:	94a03595 	.word	0x94a03595
 8009e90:	3fdfffff 	.word	0x3fdfffff
 8009e94:	35afe535 	.word	0x35afe535
 8009e98:	ffc00000 	.word	0xffc00000
 8009e9c:	41dfffff 	.word	0x41dfffff
 8009ea0:	3fcfffff 	.word	0x3fcfffff

08009ea4 <_strtod_r>:
 8009ea4:	b510      	push	{r4, lr}
 8009ea6:	4b02      	ldr	r3, [pc, #8]	; (8009eb0 <_strtod_r+0xc>)
 8009ea8:	f7ff f9e8 	bl	800927c <_strtod_l>
 8009eac:	bd10      	pop	{r4, pc}
 8009eae:	46c0      	nop			; (mov r8, r8)
 8009eb0:	20000094 	.word	0x20000094

08009eb4 <_strtol_l.constprop.0>:
 8009eb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009eb6:	b087      	sub	sp, #28
 8009eb8:	001e      	movs	r6, r3
 8009eba:	9005      	str	r0, [sp, #20]
 8009ebc:	9101      	str	r1, [sp, #4]
 8009ebe:	9202      	str	r2, [sp, #8]
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d045      	beq.n	8009f50 <_strtol_l.constprop.0+0x9c>
 8009ec4:	000b      	movs	r3, r1
 8009ec6:	2e24      	cmp	r6, #36	; 0x24
 8009ec8:	d842      	bhi.n	8009f50 <_strtol_l.constprop.0+0x9c>
 8009eca:	4a3f      	ldr	r2, [pc, #252]	; (8009fc8 <_strtol_l.constprop.0+0x114>)
 8009ecc:	2108      	movs	r1, #8
 8009ece:	4694      	mov	ip, r2
 8009ed0:	001a      	movs	r2, r3
 8009ed2:	4660      	mov	r0, ip
 8009ed4:	7814      	ldrb	r4, [r2, #0]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	5d00      	ldrb	r0, [r0, r4]
 8009eda:	001d      	movs	r5, r3
 8009edc:	0007      	movs	r7, r0
 8009ede:	400f      	ands	r7, r1
 8009ee0:	4208      	tst	r0, r1
 8009ee2:	d1f5      	bne.n	8009ed0 <_strtol_l.constprop.0+0x1c>
 8009ee4:	2c2d      	cmp	r4, #45	; 0x2d
 8009ee6:	d13a      	bne.n	8009f5e <_strtol_l.constprop.0+0xaa>
 8009ee8:	2701      	movs	r7, #1
 8009eea:	781c      	ldrb	r4, [r3, #0]
 8009eec:	1c95      	adds	r5, r2, #2
 8009eee:	2e00      	cmp	r6, #0
 8009ef0:	d065      	beq.n	8009fbe <_strtol_l.constprop.0+0x10a>
 8009ef2:	2e10      	cmp	r6, #16
 8009ef4:	d109      	bne.n	8009f0a <_strtol_l.constprop.0+0x56>
 8009ef6:	2c30      	cmp	r4, #48	; 0x30
 8009ef8:	d107      	bne.n	8009f0a <_strtol_l.constprop.0+0x56>
 8009efa:	2220      	movs	r2, #32
 8009efc:	782b      	ldrb	r3, [r5, #0]
 8009efe:	4393      	bics	r3, r2
 8009f00:	2b58      	cmp	r3, #88	; 0x58
 8009f02:	d157      	bne.n	8009fb4 <_strtol_l.constprop.0+0x100>
 8009f04:	2610      	movs	r6, #16
 8009f06:	786c      	ldrb	r4, [r5, #1]
 8009f08:	3502      	adds	r5, #2
 8009f0a:	4b30      	ldr	r3, [pc, #192]	; (8009fcc <_strtol_l.constprop.0+0x118>)
 8009f0c:	0031      	movs	r1, r6
 8009f0e:	18fb      	adds	r3, r7, r3
 8009f10:	0018      	movs	r0, r3
 8009f12:	9303      	str	r3, [sp, #12]
 8009f14:	f7f6 f99a 	bl	800024c <__aeabi_uidivmod>
 8009f18:	2300      	movs	r3, #0
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	4684      	mov	ip, r0
 8009f1e:	0018      	movs	r0, r3
 8009f20:	9104      	str	r1, [sp, #16]
 8009f22:	4252      	negs	r2, r2
 8009f24:	0021      	movs	r1, r4
 8009f26:	3930      	subs	r1, #48	; 0x30
 8009f28:	2909      	cmp	r1, #9
 8009f2a:	d81d      	bhi.n	8009f68 <_strtol_l.constprop.0+0xb4>
 8009f2c:	000c      	movs	r4, r1
 8009f2e:	42a6      	cmp	r6, r4
 8009f30:	dd28      	ble.n	8009f84 <_strtol_l.constprop.0+0xd0>
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	db24      	blt.n	8009f80 <_strtol_l.constprop.0+0xcc>
 8009f36:	0013      	movs	r3, r2
 8009f38:	4584      	cmp	ip, r0
 8009f3a:	d306      	bcc.n	8009f4a <_strtol_l.constprop.0+0x96>
 8009f3c:	d102      	bne.n	8009f44 <_strtol_l.constprop.0+0x90>
 8009f3e:	9904      	ldr	r1, [sp, #16]
 8009f40:	42a1      	cmp	r1, r4
 8009f42:	db02      	blt.n	8009f4a <_strtol_l.constprop.0+0x96>
 8009f44:	2301      	movs	r3, #1
 8009f46:	4370      	muls	r0, r6
 8009f48:	1820      	adds	r0, r4, r0
 8009f4a:	782c      	ldrb	r4, [r5, #0]
 8009f4c:	3501      	adds	r5, #1
 8009f4e:	e7e9      	b.n	8009f24 <_strtol_l.constprop.0+0x70>
 8009f50:	f7fe fa8c 	bl	800846c <__errno>
 8009f54:	2316      	movs	r3, #22
 8009f56:	6003      	str	r3, [r0, #0]
 8009f58:	2000      	movs	r0, #0
 8009f5a:	b007      	add	sp, #28
 8009f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f5e:	2c2b      	cmp	r4, #43	; 0x2b
 8009f60:	d1c5      	bne.n	8009eee <_strtol_l.constprop.0+0x3a>
 8009f62:	781c      	ldrb	r4, [r3, #0]
 8009f64:	1c95      	adds	r5, r2, #2
 8009f66:	e7c2      	b.n	8009eee <_strtol_l.constprop.0+0x3a>
 8009f68:	0021      	movs	r1, r4
 8009f6a:	3941      	subs	r1, #65	; 0x41
 8009f6c:	2919      	cmp	r1, #25
 8009f6e:	d801      	bhi.n	8009f74 <_strtol_l.constprop.0+0xc0>
 8009f70:	3c37      	subs	r4, #55	; 0x37
 8009f72:	e7dc      	b.n	8009f2e <_strtol_l.constprop.0+0x7a>
 8009f74:	0021      	movs	r1, r4
 8009f76:	3961      	subs	r1, #97	; 0x61
 8009f78:	2919      	cmp	r1, #25
 8009f7a:	d803      	bhi.n	8009f84 <_strtol_l.constprop.0+0xd0>
 8009f7c:	3c57      	subs	r4, #87	; 0x57
 8009f7e:	e7d6      	b.n	8009f2e <_strtol_l.constprop.0+0x7a>
 8009f80:	0013      	movs	r3, r2
 8009f82:	e7e2      	b.n	8009f4a <_strtol_l.constprop.0+0x96>
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	da09      	bge.n	8009f9c <_strtol_l.constprop.0+0xe8>
 8009f88:	2322      	movs	r3, #34	; 0x22
 8009f8a:	9a05      	ldr	r2, [sp, #20]
 8009f8c:	9803      	ldr	r0, [sp, #12]
 8009f8e:	6013      	str	r3, [r2, #0]
 8009f90:	9b02      	ldr	r3, [sp, #8]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d0e1      	beq.n	8009f5a <_strtol_l.constprop.0+0xa6>
 8009f96:	1e6b      	subs	r3, r5, #1
 8009f98:	9301      	str	r3, [sp, #4]
 8009f9a:	e007      	b.n	8009fac <_strtol_l.constprop.0+0xf8>
 8009f9c:	2f00      	cmp	r7, #0
 8009f9e:	d000      	beq.n	8009fa2 <_strtol_l.constprop.0+0xee>
 8009fa0:	4240      	negs	r0, r0
 8009fa2:	9a02      	ldr	r2, [sp, #8]
 8009fa4:	2a00      	cmp	r2, #0
 8009fa6:	d0d8      	beq.n	8009f5a <_strtol_l.constprop.0+0xa6>
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d1f4      	bne.n	8009f96 <_strtol_l.constprop.0+0xe2>
 8009fac:	9b02      	ldr	r3, [sp, #8]
 8009fae:	9a01      	ldr	r2, [sp, #4]
 8009fb0:	601a      	str	r2, [r3, #0]
 8009fb2:	e7d2      	b.n	8009f5a <_strtol_l.constprop.0+0xa6>
 8009fb4:	2430      	movs	r4, #48	; 0x30
 8009fb6:	2e00      	cmp	r6, #0
 8009fb8:	d1a7      	bne.n	8009f0a <_strtol_l.constprop.0+0x56>
 8009fba:	3608      	adds	r6, #8
 8009fbc:	e7a5      	b.n	8009f0a <_strtol_l.constprop.0+0x56>
 8009fbe:	2c30      	cmp	r4, #48	; 0x30
 8009fc0:	d09b      	beq.n	8009efa <_strtol_l.constprop.0+0x46>
 8009fc2:	260a      	movs	r6, #10
 8009fc4:	e7a1      	b.n	8009f0a <_strtol_l.constprop.0+0x56>
 8009fc6:	46c0      	nop			; (mov r8, r8)
 8009fc8:	0800d119 	.word	0x0800d119
 8009fcc:	7fffffff 	.word	0x7fffffff

08009fd0 <_strtol_r>:
 8009fd0:	b510      	push	{r4, lr}
 8009fd2:	f7ff ff6f 	bl	8009eb4 <_strtol_l.constprop.0>
 8009fd6:	bd10      	pop	{r4, pc}

08009fd8 <quorem>:
 8009fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fda:	0006      	movs	r6, r0
 8009fdc:	690b      	ldr	r3, [r1, #16]
 8009fde:	6932      	ldr	r2, [r6, #16]
 8009fe0:	b087      	sub	sp, #28
 8009fe2:	2000      	movs	r0, #0
 8009fe4:	9103      	str	r1, [sp, #12]
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	db65      	blt.n	800a0b6 <quorem+0xde>
 8009fea:	3b01      	subs	r3, #1
 8009fec:	009c      	lsls	r4, r3, #2
 8009fee:	9300      	str	r3, [sp, #0]
 8009ff0:	000b      	movs	r3, r1
 8009ff2:	3314      	adds	r3, #20
 8009ff4:	9305      	str	r3, [sp, #20]
 8009ff6:	191b      	adds	r3, r3, r4
 8009ff8:	9304      	str	r3, [sp, #16]
 8009ffa:	0033      	movs	r3, r6
 8009ffc:	3314      	adds	r3, #20
 8009ffe:	9302      	str	r3, [sp, #8]
 800a000:	191c      	adds	r4, r3, r4
 800a002:	9b04      	ldr	r3, [sp, #16]
 800a004:	6827      	ldr	r7, [r4, #0]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	0038      	movs	r0, r7
 800a00a:	1c5d      	adds	r5, r3, #1
 800a00c:	0029      	movs	r1, r5
 800a00e:	9301      	str	r3, [sp, #4]
 800a010:	f7f6 f896 	bl	8000140 <__udivsi3>
 800a014:	9001      	str	r0, [sp, #4]
 800a016:	42af      	cmp	r7, r5
 800a018:	d324      	bcc.n	800a064 <quorem+0x8c>
 800a01a:	2500      	movs	r5, #0
 800a01c:	46ac      	mov	ip, r5
 800a01e:	9802      	ldr	r0, [sp, #8]
 800a020:	9f05      	ldr	r7, [sp, #20]
 800a022:	cf08      	ldmia	r7!, {r3}
 800a024:	9a01      	ldr	r2, [sp, #4]
 800a026:	b299      	uxth	r1, r3
 800a028:	4351      	muls	r1, r2
 800a02a:	0c1b      	lsrs	r3, r3, #16
 800a02c:	4353      	muls	r3, r2
 800a02e:	1949      	adds	r1, r1, r5
 800a030:	0c0a      	lsrs	r2, r1, #16
 800a032:	189b      	adds	r3, r3, r2
 800a034:	6802      	ldr	r2, [r0, #0]
 800a036:	b289      	uxth	r1, r1
 800a038:	b292      	uxth	r2, r2
 800a03a:	4462      	add	r2, ip
 800a03c:	1a52      	subs	r2, r2, r1
 800a03e:	6801      	ldr	r1, [r0, #0]
 800a040:	0c1d      	lsrs	r5, r3, #16
 800a042:	0c09      	lsrs	r1, r1, #16
 800a044:	b29b      	uxth	r3, r3
 800a046:	1acb      	subs	r3, r1, r3
 800a048:	1411      	asrs	r1, r2, #16
 800a04a:	185b      	adds	r3, r3, r1
 800a04c:	1419      	asrs	r1, r3, #16
 800a04e:	b292      	uxth	r2, r2
 800a050:	041b      	lsls	r3, r3, #16
 800a052:	431a      	orrs	r2, r3
 800a054:	9b04      	ldr	r3, [sp, #16]
 800a056:	468c      	mov	ip, r1
 800a058:	c004      	stmia	r0!, {r2}
 800a05a:	42bb      	cmp	r3, r7
 800a05c:	d2e1      	bcs.n	800a022 <quorem+0x4a>
 800a05e:	6823      	ldr	r3, [r4, #0]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d030      	beq.n	800a0c6 <quorem+0xee>
 800a064:	0030      	movs	r0, r6
 800a066:	9903      	ldr	r1, [sp, #12]
 800a068:	f001 fdd2 	bl	800bc10 <__mcmp>
 800a06c:	2800      	cmp	r0, #0
 800a06e:	db21      	blt.n	800a0b4 <quorem+0xdc>
 800a070:	0030      	movs	r0, r6
 800a072:	2400      	movs	r4, #0
 800a074:	9b01      	ldr	r3, [sp, #4]
 800a076:	9903      	ldr	r1, [sp, #12]
 800a078:	3301      	adds	r3, #1
 800a07a:	9301      	str	r3, [sp, #4]
 800a07c:	3014      	adds	r0, #20
 800a07e:	3114      	adds	r1, #20
 800a080:	6803      	ldr	r3, [r0, #0]
 800a082:	c920      	ldmia	r1!, {r5}
 800a084:	b29a      	uxth	r2, r3
 800a086:	1914      	adds	r4, r2, r4
 800a088:	b2aa      	uxth	r2, r5
 800a08a:	1aa2      	subs	r2, r4, r2
 800a08c:	0c1b      	lsrs	r3, r3, #16
 800a08e:	0c2d      	lsrs	r5, r5, #16
 800a090:	1414      	asrs	r4, r2, #16
 800a092:	1b5b      	subs	r3, r3, r5
 800a094:	191b      	adds	r3, r3, r4
 800a096:	141c      	asrs	r4, r3, #16
 800a098:	b292      	uxth	r2, r2
 800a09a:	041b      	lsls	r3, r3, #16
 800a09c:	4313      	orrs	r3, r2
 800a09e:	c008      	stmia	r0!, {r3}
 800a0a0:	9b04      	ldr	r3, [sp, #16]
 800a0a2:	428b      	cmp	r3, r1
 800a0a4:	d2ec      	bcs.n	800a080 <quorem+0xa8>
 800a0a6:	9b00      	ldr	r3, [sp, #0]
 800a0a8:	9a02      	ldr	r2, [sp, #8]
 800a0aa:	009b      	lsls	r3, r3, #2
 800a0ac:	18d3      	adds	r3, r2, r3
 800a0ae:	681a      	ldr	r2, [r3, #0]
 800a0b0:	2a00      	cmp	r2, #0
 800a0b2:	d015      	beq.n	800a0e0 <quorem+0x108>
 800a0b4:	9801      	ldr	r0, [sp, #4]
 800a0b6:	b007      	add	sp, #28
 800a0b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0ba:	6823      	ldr	r3, [r4, #0]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d106      	bne.n	800a0ce <quorem+0xf6>
 800a0c0:	9b00      	ldr	r3, [sp, #0]
 800a0c2:	3b01      	subs	r3, #1
 800a0c4:	9300      	str	r3, [sp, #0]
 800a0c6:	9b02      	ldr	r3, [sp, #8]
 800a0c8:	3c04      	subs	r4, #4
 800a0ca:	42a3      	cmp	r3, r4
 800a0cc:	d3f5      	bcc.n	800a0ba <quorem+0xe2>
 800a0ce:	9b00      	ldr	r3, [sp, #0]
 800a0d0:	6133      	str	r3, [r6, #16]
 800a0d2:	e7c7      	b.n	800a064 <quorem+0x8c>
 800a0d4:	681a      	ldr	r2, [r3, #0]
 800a0d6:	2a00      	cmp	r2, #0
 800a0d8:	d106      	bne.n	800a0e8 <quorem+0x110>
 800a0da:	9a00      	ldr	r2, [sp, #0]
 800a0dc:	3a01      	subs	r2, #1
 800a0de:	9200      	str	r2, [sp, #0]
 800a0e0:	9a02      	ldr	r2, [sp, #8]
 800a0e2:	3b04      	subs	r3, #4
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d3f5      	bcc.n	800a0d4 <quorem+0xfc>
 800a0e8:	9b00      	ldr	r3, [sp, #0]
 800a0ea:	6133      	str	r3, [r6, #16]
 800a0ec:	e7e2      	b.n	800a0b4 <quorem+0xdc>
	...

0800a0f0 <_dtoa_r>:
 800a0f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0f2:	b09d      	sub	sp, #116	; 0x74
 800a0f4:	9202      	str	r2, [sp, #8]
 800a0f6:	9303      	str	r3, [sp, #12]
 800a0f8:	9b02      	ldr	r3, [sp, #8]
 800a0fa:	9c03      	ldr	r4, [sp, #12]
 800a0fc:	9308      	str	r3, [sp, #32]
 800a0fe:	9409      	str	r4, [sp, #36]	; 0x24
 800a100:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a102:	0007      	movs	r7, r0
 800a104:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800a106:	2c00      	cmp	r4, #0
 800a108:	d10e      	bne.n	800a128 <_dtoa_r+0x38>
 800a10a:	2010      	movs	r0, #16
 800a10c:	f001 fa88 	bl	800b620 <malloc>
 800a110:	1e02      	subs	r2, r0, #0
 800a112:	6278      	str	r0, [r7, #36]	; 0x24
 800a114:	d104      	bne.n	800a120 <_dtoa_r+0x30>
 800a116:	21ea      	movs	r1, #234	; 0xea
 800a118:	4bc7      	ldr	r3, [pc, #796]	; (800a438 <_dtoa_r+0x348>)
 800a11a:	48c8      	ldr	r0, [pc, #800]	; (800a43c <_dtoa_r+0x34c>)
 800a11c:	f002 fcaa 	bl	800ca74 <__assert_func>
 800a120:	6044      	str	r4, [r0, #4]
 800a122:	6084      	str	r4, [r0, #8]
 800a124:	6004      	str	r4, [r0, #0]
 800a126:	60c4      	str	r4, [r0, #12]
 800a128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a12a:	6819      	ldr	r1, [r3, #0]
 800a12c:	2900      	cmp	r1, #0
 800a12e:	d00a      	beq.n	800a146 <_dtoa_r+0x56>
 800a130:	685a      	ldr	r2, [r3, #4]
 800a132:	2301      	movs	r3, #1
 800a134:	4093      	lsls	r3, r2
 800a136:	604a      	str	r2, [r1, #4]
 800a138:	608b      	str	r3, [r1, #8]
 800a13a:	0038      	movs	r0, r7
 800a13c:	f001 fadc 	bl	800b6f8 <_Bfree>
 800a140:	2200      	movs	r2, #0
 800a142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	9b03      	ldr	r3, [sp, #12]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	da20      	bge.n	800a18e <_dtoa_r+0x9e>
 800a14c:	2301      	movs	r3, #1
 800a14e:	602b      	str	r3, [r5, #0]
 800a150:	9b03      	ldr	r3, [sp, #12]
 800a152:	005b      	lsls	r3, r3, #1
 800a154:	085b      	lsrs	r3, r3, #1
 800a156:	9309      	str	r3, [sp, #36]	; 0x24
 800a158:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a15a:	4bb9      	ldr	r3, [pc, #740]	; (800a440 <_dtoa_r+0x350>)
 800a15c:	4ab8      	ldr	r2, [pc, #736]	; (800a440 <_dtoa_r+0x350>)
 800a15e:	402b      	ands	r3, r5
 800a160:	4293      	cmp	r3, r2
 800a162:	d117      	bne.n	800a194 <_dtoa_r+0xa4>
 800a164:	4bb7      	ldr	r3, [pc, #732]	; (800a444 <_dtoa_r+0x354>)
 800a166:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a168:	0328      	lsls	r0, r5, #12
 800a16a:	6013      	str	r3, [r2, #0]
 800a16c:	9b02      	ldr	r3, [sp, #8]
 800a16e:	0b00      	lsrs	r0, r0, #12
 800a170:	4318      	orrs	r0, r3
 800a172:	d101      	bne.n	800a178 <_dtoa_r+0x88>
 800a174:	f000 fdbf 	bl	800acf6 <_dtoa_r+0xc06>
 800a178:	48b3      	ldr	r0, [pc, #716]	; (800a448 <_dtoa_r+0x358>)
 800a17a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a17c:	9006      	str	r0, [sp, #24]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d002      	beq.n	800a188 <_dtoa_r+0x98>
 800a182:	4bb2      	ldr	r3, [pc, #712]	; (800a44c <_dtoa_r+0x35c>)
 800a184:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a186:	6013      	str	r3, [r2, #0]
 800a188:	9806      	ldr	r0, [sp, #24]
 800a18a:	b01d      	add	sp, #116	; 0x74
 800a18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a18e:	2300      	movs	r3, #0
 800a190:	602b      	str	r3, [r5, #0]
 800a192:	e7e1      	b.n	800a158 <_dtoa_r+0x68>
 800a194:	9b08      	ldr	r3, [sp, #32]
 800a196:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a198:	9312      	str	r3, [sp, #72]	; 0x48
 800a19a:	9413      	str	r4, [sp, #76]	; 0x4c
 800a19c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a19e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	f7f6 f952 	bl	800044c <__aeabi_dcmpeq>
 800a1a8:	1e04      	subs	r4, r0, #0
 800a1aa:	d009      	beq.n	800a1c0 <_dtoa_r+0xd0>
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a1b0:	6013      	str	r3, [r2, #0]
 800a1b2:	4ba7      	ldr	r3, [pc, #668]	; (800a450 <_dtoa_r+0x360>)
 800a1b4:	9306      	str	r3, [sp, #24]
 800a1b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d0e5      	beq.n	800a188 <_dtoa_r+0x98>
 800a1bc:	4ba5      	ldr	r3, [pc, #660]	; (800a454 <_dtoa_r+0x364>)
 800a1be:	e7e1      	b.n	800a184 <_dtoa_r+0x94>
 800a1c0:	ab1a      	add	r3, sp, #104	; 0x68
 800a1c2:	9301      	str	r3, [sp, #4]
 800a1c4:	ab1b      	add	r3, sp, #108	; 0x6c
 800a1c6:	9300      	str	r3, [sp, #0]
 800a1c8:	0038      	movs	r0, r7
 800a1ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a1cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a1ce:	f001 fe47 	bl	800be60 <__d2b>
 800a1d2:	006e      	lsls	r6, r5, #1
 800a1d4:	9005      	str	r0, [sp, #20]
 800a1d6:	0d76      	lsrs	r6, r6, #21
 800a1d8:	d100      	bne.n	800a1dc <_dtoa_r+0xec>
 800a1da:	e07c      	b.n	800a2d6 <_dtoa_r+0x1e6>
 800a1dc:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a1de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a1e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a1e2:	4a9d      	ldr	r2, [pc, #628]	; (800a458 <_dtoa_r+0x368>)
 800a1e4:	031b      	lsls	r3, r3, #12
 800a1e6:	0b1b      	lsrs	r3, r3, #12
 800a1e8:	431a      	orrs	r2, r3
 800a1ea:	0011      	movs	r1, r2
 800a1ec:	4b9b      	ldr	r3, [pc, #620]	; (800a45c <_dtoa_r+0x36c>)
 800a1ee:	9418      	str	r4, [sp, #96]	; 0x60
 800a1f0:	18f6      	adds	r6, r6, r3
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	4b9a      	ldr	r3, [pc, #616]	; (800a460 <_dtoa_r+0x370>)
 800a1f6:	f7f7 fbbf 	bl	8001978 <__aeabi_dsub>
 800a1fa:	4a9a      	ldr	r2, [pc, #616]	; (800a464 <_dtoa_r+0x374>)
 800a1fc:	4b9a      	ldr	r3, [pc, #616]	; (800a468 <_dtoa_r+0x378>)
 800a1fe:	f7f7 f94f 	bl	80014a0 <__aeabi_dmul>
 800a202:	4a9a      	ldr	r2, [pc, #616]	; (800a46c <_dtoa_r+0x37c>)
 800a204:	4b9a      	ldr	r3, [pc, #616]	; (800a470 <_dtoa_r+0x380>)
 800a206:	f7f6 fa0d 	bl	8000624 <__aeabi_dadd>
 800a20a:	0004      	movs	r4, r0
 800a20c:	0030      	movs	r0, r6
 800a20e:	000d      	movs	r5, r1
 800a210:	f7f7 ff98 	bl	8002144 <__aeabi_i2d>
 800a214:	4a97      	ldr	r2, [pc, #604]	; (800a474 <_dtoa_r+0x384>)
 800a216:	4b98      	ldr	r3, [pc, #608]	; (800a478 <_dtoa_r+0x388>)
 800a218:	f7f7 f942 	bl	80014a0 <__aeabi_dmul>
 800a21c:	0002      	movs	r2, r0
 800a21e:	000b      	movs	r3, r1
 800a220:	0020      	movs	r0, r4
 800a222:	0029      	movs	r1, r5
 800a224:	f7f6 f9fe 	bl	8000624 <__aeabi_dadd>
 800a228:	0004      	movs	r4, r0
 800a22a:	000d      	movs	r5, r1
 800a22c:	f7f7 ff54 	bl	80020d8 <__aeabi_d2iz>
 800a230:	2200      	movs	r2, #0
 800a232:	9002      	str	r0, [sp, #8]
 800a234:	2300      	movs	r3, #0
 800a236:	0020      	movs	r0, r4
 800a238:	0029      	movs	r1, r5
 800a23a:	f7f6 f90d 	bl	8000458 <__aeabi_dcmplt>
 800a23e:	2800      	cmp	r0, #0
 800a240:	d00b      	beq.n	800a25a <_dtoa_r+0x16a>
 800a242:	9802      	ldr	r0, [sp, #8]
 800a244:	f7f7 ff7e 	bl	8002144 <__aeabi_i2d>
 800a248:	002b      	movs	r3, r5
 800a24a:	0022      	movs	r2, r4
 800a24c:	f7f6 f8fe 	bl	800044c <__aeabi_dcmpeq>
 800a250:	4243      	negs	r3, r0
 800a252:	4158      	adcs	r0, r3
 800a254:	9b02      	ldr	r3, [sp, #8]
 800a256:	1a1b      	subs	r3, r3, r0
 800a258:	9302      	str	r3, [sp, #8]
 800a25a:	2301      	movs	r3, #1
 800a25c:	9316      	str	r3, [sp, #88]	; 0x58
 800a25e:	9b02      	ldr	r3, [sp, #8]
 800a260:	2b16      	cmp	r3, #22
 800a262:	d80f      	bhi.n	800a284 <_dtoa_r+0x194>
 800a264:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a266:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a268:	00da      	lsls	r2, r3, #3
 800a26a:	4b84      	ldr	r3, [pc, #528]	; (800a47c <_dtoa_r+0x38c>)
 800a26c:	189b      	adds	r3, r3, r2
 800a26e:	681a      	ldr	r2, [r3, #0]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	f7f6 f8f1 	bl	8000458 <__aeabi_dcmplt>
 800a276:	2800      	cmp	r0, #0
 800a278:	d049      	beq.n	800a30e <_dtoa_r+0x21e>
 800a27a:	9b02      	ldr	r3, [sp, #8]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	9302      	str	r3, [sp, #8]
 800a280:	2300      	movs	r3, #0
 800a282:	9316      	str	r3, [sp, #88]	; 0x58
 800a284:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a286:	1b9e      	subs	r6, r3, r6
 800a288:	2300      	movs	r3, #0
 800a28a:	930a      	str	r3, [sp, #40]	; 0x28
 800a28c:	0033      	movs	r3, r6
 800a28e:	3b01      	subs	r3, #1
 800a290:	930d      	str	r3, [sp, #52]	; 0x34
 800a292:	d504      	bpl.n	800a29e <_dtoa_r+0x1ae>
 800a294:	2301      	movs	r3, #1
 800a296:	1b9b      	subs	r3, r3, r6
 800a298:	930a      	str	r3, [sp, #40]	; 0x28
 800a29a:	2300      	movs	r3, #0
 800a29c:	930d      	str	r3, [sp, #52]	; 0x34
 800a29e:	9b02      	ldr	r3, [sp, #8]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	db36      	blt.n	800a312 <_dtoa_r+0x222>
 800a2a4:	9a02      	ldr	r2, [sp, #8]
 800a2a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2a8:	4694      	mov	ip, r2
 800a2aa:	4463      	add	r3, ip
 800a2ac:	930d      	str	r3, [sp, #52]	; 0x34
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	9215      	str	r2, [sp, #84]	; 0x54
 800a2b2:	930e      	str	r3, [sp, #56]	; 0x38
 800a2b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a2b6:	2401      	movs	r4, #1
 800a2b8:	2b09      	cmp	r3, #9
 800a2ba:	d864      	bhi.n	800a386 <_dtoa_r+0x296>
 800a2bc:	2b05      	cmp	r3, #5
 800a2be:	dd02      	ble.n	800a2c6 <_dtoa_r+0x1d6>
 800a2c0:	2400      	movs	r4, #0
 800a2c2:	3b04      	subs	r3, #4
 800a2c4:	9322      	str	r3, [sp, #136]	; 0x88
 800a2c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a2c8:	1e98      	subs	r0, r3, #2
 800a2ca:	2803      	cmp	r0, #3
 800a2cc:	d864      	bhi.n	800a398 <_dtoa_r+0x2a8>
 800a2ce:	f7f5 ff23 	bl	8000118 <__gnu_thumb1_case_uqi>
 800a2d2:	3829      	.short	0x3829
 800a2d4:	5836      	.short	0x5836
 800a2d6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a2d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a2da:	189e      	adds	r6, r3, r2
 800a2dc:	4b68      	ldr	r3, [pc, #416]	; (800a480 <_dtoa_r+0x390>)
 800a2de:	18f2      	adds	r2, r6, r3
 800a2e0:	2a20      	cmp	r2, #32
 800a2e2:	dd0f      	ble.n	800a304 <_dtoa_r+0x214>
 800a2e4:	2340      	movs	r3, #64	; 0x40
 800a2e6:	1a9b      	subs	r3, r3, r2
 800a2e8:	409d      	lsls	r5, r3
 800a2ea:	4b66      	ldr	r3, [pc, #408]	; (800a484 <_dtoa_r+0x394>)
 800a2ec:	9802      	ldr	r0, [sp, #8]
 800a2ee:	18f3      	adds	r3, r6, r3
 800a2f0:	40d8      	lsrs	r0, r3
 800a2f2:	4328      	orrs	r0, r5
 800a2f4:	f7f7 ff56 	bl	80021a4 <__aeabi_ui2d>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	4c63      	ldr	r4, [pc, #396]	; (800a488 <_dtoa_r+0x398>)
 800a2fc:	3e01      	subs	r6, #1
 800a2fe:	1909      	adds	r1, r1, r4
 800a300:	9318      	str	r3, [sp, #96]	; 0x60
 800a302:	e776      	b.n	800a1f2 <_dtoa_r+0x102>
 800a304:	2320      	movs	r3, #32
 800a306:	9802      	ldr	r0, [sp, #8]
 800a308:	1a9b      	subs	r3, r3, r2
 800a30a:	4098      	lsls	r0, r3
 800a30c:	e7f2      	b.n	800a2f4 <_dtoa_r+0x204>
 800a30e:	9016      	str	r0, [sp, #88]	; 0x58
 800a310:	e7b8      	b.n	800a284 <_dtoa_r+0x194>
 800a312:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a314:	9a02      	ldr	r2, [sp, #8]
 800a316:	1a9b      	subs	r3, r3, r2
 800a318:	930a      	str	r3, [sp, #40]	; 0x28
 800a31a:	4253      	negs	r3, r2
 800a31c:	930e      	str	r3, [sp, #56]	; 0x38
 800a31e:	2300      	movs	r3, #0
 800a320:	9315      	str	r3, [sp, #84]	; 0x54
 800a322:	e7c7      	b.n	800a2b4 <_dtoa_r+0x1c4>
 800a324:	2300      	movs	r3, #0
 800a326:	930f      	str	r3, [sp, #60]	; 0x3c
 800a328:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a32a:	930c      	str	r3, [sp, #48]	; 0x30
 800a32c:	9307      	str	r3, [sp, #28]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	dc13      	bgt.n	800a35a <_dtoa_r+0x26a>
 800a332:	2301      	movs	r3, #1
 800a334:	001a      	movs	r2, r3
 800a336:	930c      	str	r3, [sp, #48]	; 0x30
 800a338:	9307      	str	r3, [sp, #28]
 800a33a:	9223      	str	r2, [sp, #140]	; 0x8c
 800a33c:	e00d      	b.n	800a35a <_dtoa_r+0x26a>
 800a33e:	2301      	movs	r3, #1
 800a340:	e7f1      	b.n	800a326 <_dtoa_r+0x236>
 800a342:	2300      	movs	r3, #0
 800a344:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a346:	930f      	str	r3, [sp, #60]	; 0x3c
 800a348:	4694      	mov	ip, r2
 800a34a:	9b02      	ldr	r3, [sp, #8]
 800a34c:	4463      	add	r3, ip
 800a34e:	930c      	str	r3, [sp, #48]	; 0x30
 800a350:	3301      	adds	r3, #1
 800a352:	9307      	str	r3, [sp, #28]
 800a354:	2b00      	cmp	r3, #0
 800a356:	dc00      	bgt.n	800a35a <_dtoa_r+0x26a>
 800a358:	2301      	movs	r3, #1
 800a35a:	2200      	movs	r2, #0
 800a35c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a35e:	6042      	str	r2, [r0, #4]
 800a360:	3204      	adds	r2, #4
 800a362:	0015      	movs	r5, r2
 800a364:	3514      	adds	r5, #20
 800a366:	6841      	ldr	r1, [r0, #4]
 800a368:	429d      	cmp	r5, r3
 800a36a:	d919      	bls.n	800a3a0 <_dtoa_r+0x2b0>
 800a36c:	0038      	movs	r0, r7
 800a36e:	f001 f97f 	bl	800b670 <_Balloc>
 800a372:	9006      	str	r0, [sp, #24]
 800a374:	2800      	cmp	r0, #0
 800a376:	d117      	bne.n	800a3a8 <_dtoa_r+0x2b8>
 800a378:	21d5      	movs	r1, #213	; 0xd5
 800a37a:	0002      	movs	r2, r0
 800a37c:	4b43      	ldr	r3, [pc, #268]	; (800a48c <_dtoa_r+0x39c>)
 800a37e:	0049      	lsls	r1, r1, #1
 800a380:	e6cb      	b.n	800a11a <_dtoa_r+0x2a>
 800a382:	2301      	movs	r3, #1
 800a384:	e7de      	b.n	800a344 <_dtoa_r+0x254>
 800a386:	2300      	movs	r3, #0
 800a388:	940f      	str	r4, [sp, #60]	; 0x3c
 800a38a:	9322      	str	r3, [sp, #136]	; 0x88
 800a38c:	3b01      	subs	r3, #1
 800a38e:	930c      	str	r3, [sp, #48]	; 0x30
 800a390:	9307      	str	r3, [sp, #28]
 800a392:	2200      	movs	r2, #0
 800a394:	3313      	adds	r3, #19
 800a396:	e7d0      	b.n	800a33a <_dtoa_r+0x24a>
 800a398:	2301      	movs	r3, #1
 800a39a:	930f      	str	r3, [sp, #60]	; 0x3c
 800a39c:	3b02      	subs	r3, #2
 800a39e:	e7f6      	b.n	800a38e <_dtoa_r+0x29e>
 800a3a0:	3101      	adds	r1, #1
 800a3a2:	6041      	str	r1, [r0, #4]
 800a3a4:	0052      	lsls	r2, r2, #1
 800a3a6:	e7dc      	b.n	800a362 <_dtoa_r+0x272>
 800a3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3aa:	9a06      	ldr	r2, [sp, #24]
 800a3ac:	601a      	str	r2, [r3, #0]
 800a3ae:	9b07      	ldr	r3, [sp, #28]
 800a3b0:	2b0e      	cmp	r3, #14
 800a3b2:	d900      	bls.n	800a3b6 <_dtoa_r+0x2c6>
 800a3b4:	e0eb      	b.n	800a58e <_dtoa_r+0x49e>
 800a3b6:	2c00      	cmp	r4, #0
 800a3b8:	d100      	bne.n	800a3bc <_dtoa_r+0x2cc>
 800a3ba:	e0e8      	b.n	800a58e <_dtoa_r+0x49e>
 800a3bc:	9b02      	ldr	r3, [sp, #8]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	dd68      	ble.n	800a494 <_dtoa_r+0x3a4>
 800a3c2:	001a      	movs	r2, r3
 800a3c4:	210f      	movs	r1, #15
 800a3c6:	4b2d      	ldr	r3, [pc, #180]	; (800a47c <_dtoa_r+0x38c>)
 800a3c8:	400a      	ands	r2, r1
 800a3ca:	00d2      	lsls	r2, r2, #3
 800a3cc:	189b      	adds	r3, r3, r2
 800a3ce:	681d      	ldr	r5, [r3, #0]
 800a3d0:	685e      	ldr	r6, [r3, #4]
 800a3d2:	9b02      	ldr	r3, [sp, #8]
 800a3d4:	111c      	asrs	r4, r3, #4
 800a3d6:	2302      	movs	r3, #2
 800a3d8:	9310      	str	r3, [sp, #64]	; 0x40
 800a3da:	9b02      	ldr	r3, [sp, #8]
 800a3dc:	05db      	lsls	r3, r3, #23
 800a3de:	d50b      	bpl.n	800a3f8 <_dtoa_r+0x308>
 800a3e0:	4b2b      	ldr	r3, [pc, #172]	; (800a490 <_dtoa_r+0x3a0>)
 800a3e2:	400c      	ands	r4, r1
 800a3e4:	6a1a      	ldr	r2, [r3, #32]
 800a3e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a3ea:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a3ec:	f7f6 fc56 	bl	8000c9c <__aeabi_ddiv>
 800a3f0:	2303      	movs	r3, #3
 800a3f2:	9008      	str	r0, [sp, #32]
 800a3f4:	9109      	str	r1, [sp, #36]	; 0x24
 800a3f6:	9310      	str	r3, [sp, #64]	; 0x40
 800a3f8:	4b25      	ldr	r3, [pc, #148]	; (800a490 <_dtoa_r+0x3a0>)
 800a3fa:	9314      	str	r3, [sp, #80]	; 0x50
 800a3fc:	2c00      	cmp	r4, #0
 800a3fe:	d108      	bne.n	800a412 <_dtoa_r+0x322>
 800a400:	9808      	ldr	r0, [sp, #32]
 800a402:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a404:	002a      	movs	r2, r5
 800a406:	0033      	movs	r3, r6
 800a408:	f7f6 fc48 	bl	8000c9c <__aeabi_ddiv>
 800a40c:	9008      	str	r0, [sp, #32]
 800a40e:	9109      	str	r1, [sp, #36]	; 0x24
 800a410:	e05c      	b.n	800a4cc <_dtoa_r+0x3dc>
 800a412:	2301      	movs	r3, #1
 800a414:	421c      	tst	r4, r3
 800a416:	d00b      	beq.n	800a430 <_dtoa_r+0x340>
 800a418:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a41a:	0028      	movs	r0, r5
 800a41c:	3301      	adds	r3, #1
 800a41e:	9310      	str	r3, [sp, #64]	; 0x40
 800a420:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a422:	0031      	movs	r1, r6
 800a424:	681a      	ldr	r2, [r3, #0]
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	f7f7 f83a 	bl	80014a0 <__aeabi_dmul>
 800a42c:	0005      	movs	r5, r0
 800a42e:	000e      	movs	r6, r1
 800a430:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a432:	1064      	asrs	r4, r4, #1
 800a434:	3308      	adds	r3, #8
 800a436:	e7e0      	b.n	800a3fa <_dtoa_r+0x30a>
 800a438:	0800d226 	.word	0x0800d226
 800a43c:	0800d23d 	.word	0x0800d23d
 800a440:	7ff00000 	.word	0x7ff00000
 800a444:	0000270f 	.word	0x0000270f
 800a448:	0800d222 	.word	0x0800d222
 800a44c:	0800d225 	.word	0x0800d225
 800a450:	0800d098 	.word	0x0800d098
 800a454:	0800d099 	.word	0x0800d099
 800a458:	3ff00000 	.word	0x3ff00000
 800a45c:	fffffc01 	.word	0xfffffc01
 800a460:	3ff80000 	.word	0x3ff80000
 800a464:	636f4361 	.word	0x636f4361
 800a468:	3fd287a7 	.word	0x3fd287a7
 800a46c:	8b60c8b3 	.word	0x8b60c8b3
 800a470:	3fc68a28 	.word	0x3fc68a28
 800a474:	509f79fb 	.word	0x509f79fb
 800a478:	3fd34413 	.word	0x3fd34413
 800a47c:	0800d410 	.word	0x0800d410
 800a480:	00000432 	.word	0x00000432
 800a484:	00000412 	.word	0x00000412
 800a488:	fe100000 	.word	0xfe100000
 800a48c:	0800d298 	.word	0x0800d298
 800a490:	0800d3e8 	.word	0x0800d3e8
 800a494:	2302      	movs	r3, #2
 800a496:	9310      	str	r3, [sp, #64]	; 0x40
 800a498:	9b02      	ldr	r3, [sp, #8]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d016      	beq.n	800a4cc <_dtoa_r+0x3dc>
 800a49e:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a4a0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a4a2:	425c      	negs	r4, r3
 800a4a4:	230f      	movs	r3, #15
 800a4a6:	4ab6      	ldr	r2, [pc, #728]	; (800a780 <_dtoa_r+0x690>)
 800a4a8:	4023      	ands	r3, r4
 800a4aa:	00db      	lsls	r3, r3, #3
 800a4ac:	18d3      	adds	r3, r2, r3
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	685b      	ldr	r3, [r3, #4]
 800a4b2:	f7f6 fff5 	bl	80014a0 <__aeabi_dmul>
 800a4b6:	2601      	movs	r6, #1
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	9008      	str	r0, [sp, #32]
 800a4bc:	9109      	str	r1, [sp, #36]	; 0x24
 800a4be:	4db1      	ldr	r5, [pc, #708]	; (800a784 <_dtoa_r+0x694>)
 800a4c0:	1124      	asrs	r4, r4, #4
 800a4c2:	2c00      	cmp	r4, #0
 800a4c4:	d000      	beq.n	800a4c8 <_dtoa_r+0x3d8>
 800a4c6:	e094      	b.n	800a5f2 <_dtoa_r+0x502>
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d19f      	bne.n	800a40c <_dtoa_r+0x31c>
 800a4cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d100      	bne.n	800a4d4 <_dtoa_r+0x3e4>
 800a4d2:	e09b      	b.n	800a60c <_dtoa_r+0x51c>
 800a4d4:	9c08      	ldr	r4, [sp, #32]
 800a4d6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a4d8:	2200      	movs	r2, #0
 800a4da:	0020      	movs	r0, r4
 800a4dc:	0029      	movs	r1, r5
 800a4de:	4baa      	ldr	r3, [pc, #680]	; (800a788 <_dtoa_r+0x698>)
 800a4e0:	f7f5 ffba 	bl	8000458 <__aeabi_dcmplt>
 800a4e4:	2800      	cmp	r0, #0
 800a4e6:	d100      	bne.n	800a4ea <_dtoa_r+0x3fa>
 800a4e8:	e090      	b.n	800a60c <_dtoa_r+0x51c>
 800a4ea:	9b07      	ldr	r3, [sp, #28]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d100      	bne.n	800a4f2 <_dtoa_r+0x402>
 800a4f0:	e08c      	b.n	800a60c <_dtoa_r+0x51c>
 800a4f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	dd46      	ble.n	800a586 <_dtoa_r+0x496>
 800a4f8:	9b02      	ldr	r3, [sp, #8]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	0020      	movs	r0, r4
 800a4fe:	0029      	movs	r1, r5
 800a500:	1e5e      	subs	r6, r3, #1
 800a502:	4ba2      	ldr	r3, [pc, #648]	; (800a78c <_dtoa_r+0x69c>)
 800a504:	f7f6 ffcc 	bl	80014a0 <__aeabi_dmul>
 800a508:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a50a:	9008      	str	r0, [sp, #32]
 800a50c:	9109      	str	r1, [sp, #36]	; 0x24
 800a50e:	3301      	adds	r3, #1
 800a510:	9310      	str	r3, [sp, #64]	; 0x40
 800a512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a514:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a516:	9c08      	ldr	r4, [sp, #32]
 800a518:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a51a:	9314      	str	r3, [sp, #80]	; 0x50
 800a51c:	f7f7 fe12 	bl	8002144 <__aeabi_i2d>
 800a520:	0022      	movs	r2, r4
 800a522:	002b      	movs	r3, r5
 800a524:	f7f6 ffbc 	bl	80014a0 <__aeabi_dmul>
 800a528:	2200      	movs	r2, #0
 800a52a:	4b99      	ldr	r3, [pc, #612]	; (800a790 <_dtoa_r+0x6a0>)
 800a52c:	f7f6 f87a 	bl	8000624 <__aeabi_dadd>
 800a530:	9010      	str	r0, [sp, #64]	; 0x40
 800a532:	9111      	str	r1, [sp, #68]	; 0x44
 800a534:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a536:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a538:	9208      	str	r2, [sp, #32]
 800a53a:	9309      	str	r3, [sp, #36]	; 0x24
 800a53c:	4a95      	ldr	r2, [pc, #596]	; (800a794 <_dtoa_r+0x6a4>)
 800a53e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a540:	4694      	mov	ip, r2
 800a542:	4463      	add	r3, ip
 800a544:	9317      	str	r3, [sp, #92]	; 0x5c
 800a546:	9309      	str	r3, [sp, #36]	; 0x24
 800a548:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d161      	bne.n	800a612 <_dtoa_r+0x522>
 800a54e:	2200      	movs	r2, #0
 800a550:	0020      	movs	r0, r4
 800a552:	0029      	movs	r1, r5
 800a554:	4b90      	ldr	r3, [pc, #576]	; (800a798 <_dtoa_r+0x6a8>)
 800a556:	f7f7 fa0f 	bl	8001978 <__aeabi_dsub>
 800a55a:	9a08      	ldr	r2, [sp, #32]
 800a55c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a55e:	0004      	movs	r4, r0
 800a560:	000d      	movs	r5, r1
 800a562:	f7f5 ff8d 	bl	8000480 <__aeabi_dcmpgt>
 800a566:	2800      	cmp	r0, #0
 800a568:	d000      	beq.n	800a56c <_dtoa_r+0x47c>
 800a56a:	e2af      	b.n	800aacc <_dtoa_r+0x9dc>
 800a56c:	488b      	ldr	r0, [pc, #556]	; (800a79c <_dtoa_r+0x6ac>)
 800a56e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a570:	4684      	mov	ip, r0
 800a572:	4461      	add	r1, ip
 800a574:	000b      	movs	r3, r1
 800a576:	0020      	movs	r0, r4
 800a578:	0029      	movs	r1, r5
 800a57a:	9a08      	ldr	r2, [sp, #32]
 800a57c:	f7f5 ff6c 	bl	8000458 <__aeabi_dcmplt>
 800a580:	2800      	cmp	r0, #0
 800a582:	d000      	beq.n	800a586 <_dtoa_r+0x496>
 800a584:	e29f      	b.n	800aac6 <_dtoa_r+0x9d6>
 800a586:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a588:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a58a:	9308      	str	r3, [sp, #32]
 800a58c:	9409      	str	r4, [sp, #36]	; 0x24
 800a58e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a590:	2b00      	cmp	r3, #0
 800a592:	da00      	bge.n	800a596 <_dtoa_r+0x4a6>
 800a594:	e172      	b.n	800a87c <_dtoa_r+0x78c>
 800a596:	9a02      	ldr	r2, [sp, #8]
 800a598:	2a0e      	cmp	r2, #14
 800a59a:	dd00      	ble.n	800a59e <_dtoa_r+0x4ae>
 800a59c:	e16e      	b.n	800a87c <_dtoa_r+0x78c>
 800a59e:	4b78      	ldr	r3, [pc, #480]	; (800a780 <_dtoa_r+0x690>)
 800a5a0:	00d2      	lsls	r2, r2, #3
 800a5a2:	189b      	adds	r3, r3, r2
 800a5a4:	685c      	ldr	r4, [r3, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	930a      	str	r3, [sp, #40]	; 0x28
 800a5aa:	940b      	str	r4, [sp, #44]	; 0x2c
 800a5ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	db00      	blt.n	800a5b4 <_dtoa_r+0x4c4>
 800a5b2:	e0f7      	b.n	800a7a4 <_dtoa_r+0x6b4>
 800a5b4:	9b07      	ldr	r3, [sp, #28]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	dd00      	ble.n	800a5bc <_dtoa_r+0x4cc>
 800a5ba:	e0f3      	b.n	800a7a4 <_dtoa_r+0x6b4>
 800a5bc:	d000      	beq.n	800a5c0 <_dtoa_r+0x4d0>
 800a5be:	e282      	b.n	800aac6 <_dtoa_r+0x9d6>
 800a5c0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a5c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	4b74      	ldr	r3, [pc, #464]	; (800a798 <_dtoa_r+0x6a8>)
 800a5c8:	f7f6 ff6a 	bl	80014a0 <__aeabi_dmul>
 800a5cc:	9a08      	ldr	r2, [sp, #32]
 800a5ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5d0:	f7f5 ff60 	bl	8000494 <__aeabi_dcmpge>
 800a5d4:	9e07      	ldr	r6, [sp, #28]
 800a5d6:	0035      	movs	r5, r6
 800a5d8:	2800      	cmp	r0, #0
 800a5da:	d000      	beq.n	800a5de <_dtoa_r+0x4ee>
 800a5dc:	e259      	b.n	800aa92 <_dtoa_r+0x9a2>
 800a5de:	9b06      	ldr	r3, [sp, #24]
 800a5e0:	9a06      	ldr	r2, [sp, #24]
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	9308      	str	r3, [sp, #32]
 800a5e6:	2331      	movs	r3, #49	; 0x31
 800a5e8:	7013      	strb	r3, [r2, #0]
 800a5ea:	9b02      	ldr	r3, [sp, #8]
 800a5ec:	3301      	adds	r3, #1
 800a5ee:	9302      	str	r3, [sp, #8]
 800a5f0:	e254      	b.n	800aa9c <_dtoa_r+0x9ac>
 800a5f2:	4234      	tst	r4, r6
 800a5f4:	d007      	beq.n	800a606 <_dtoa_r+0x516>
 800a5f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5f8:	3301      	adds	r3, #1
 800a5fa:	9310      	str	r3, [sp, #64]	; 0x40
 800a5fc:	682a      	ldr	r2, [r5, #0]
 800a5fe:	686b      	ldr	r3, [r5, #4]
 800a600:	f7f6 ff4e 	bl	80014a0 <__aeabi_dmul>
 800a604:	0033      	movs	r3, r6
 800a606:	1064      	asrs	r4, r4, #1
 800a608:	3508      	adds	r5, #8
 800a60a:	e75a      	b.n	800a4c2 <_dtoa_r+0x3d2>
 800a60c:	9e02      	ldr	r6, [sp, #8]
 800a60e:	9b07      	ldr	r3, [sp, #28]
 800a610:	e780      	b.n	800a514 <_dtoa_r+0x424>
 800a612:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a614:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a616:	1e5a      	subs	r2, r3, #1
 800a618:	4b59      	ldr	r3, [pc, #356]	; (800a780 <_dtoa_r+0x690>)
 800a61a:	00d2      	lsls	r2, r2, #3
 800a61c:	189b      	adds	r3, r3, r2
 800a61e:	681a      	ldr	r2, [r3, #0]
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	2900      	cmp	r1, #0
 800a624:	d051      	beq.n	800a6ca <_dtoa_r+0x5da>
 800a626:	2000      	movs	r0, #0
 800a628:	495d      	ldr	r1, [pc, #372]	; (800a7a0 <_dtoa_r+0x6b0>)
 800a62a:	f7f6 fb37 	bl	8000c9c <__aeabi_ddiv>
 800a62e:	9a08      	ldr	r2, [sp, #32]
 800a630:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a632:	f7f7 f9a1 	bl	8001978 <__aeabi_dsub>
 800a636:	9a06      	ldr	r2, [sp, #24]
 800a638:	9b06      	ldr	r3, [sp, #24]
 800a63a:	4694      	mov	ip, r2
 800a63c:	9317      	str	r3, [sp, #92]	; 0x5c
 800a63e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a640:	9010      	str	r0, [sp, #64]	; 0x40
 800a642:	9111      	str	r1, [sp, #68]	; 0x44
 800a644:	4463      	add	r3, ip
 800a646:	9319      	str	r3, [sp, #100]	; 0x64
 800a648:	0029      	movs	r1, r5
 800a64a:	0020      	movs	r0, r4
 800a64c:	f7f7 fd44 	bl	80020d8 <__aeabi_d2iz>
 800a650:	9014      	str	r0, [sp, #80]	; 0x50
 800a652:	f7f7 fd77 	bl	8002144 <__aeabi_i2d>
 800a656:	0002      	movs	r2, r0
 800a658:	000b      	movs	r3, r1
 800a65a:	0020      	movs	r0, r4
 800a65c:	0029      	movs	r1, r5
 800a65e:	f7f7 f98b 	bl	8001978 <__aeabi_dsub>
 800a662:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a664:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a666:	3301      	adds	r3, #1
 800a668:	9308      	str	r3, [sp, #32]
 800a66a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a66c:	0004      	movs	r4, r0
 800a66e:	3330      	adds	r3, #48	; 0x30
 800a670:	7013      	strb	r3, [r2, #0]
 800a672:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a674:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a676:	000d      	movs	r5, r1
 800a678:	f7f5 feee 	bl	8000458 <__aeabi_dcmplt>
 800a67c:	2800      	cmp	r0, #0
 800a67e:	d175      	bne.n	800a76c <_dtoa_r+0x67c>
 800a680:	0022      	movs	r2, r4
 800a682:	002b      	movs	r3, r5
 800a684:	2000      	movs	r0, #0
 800a686:	4940      	ldr	r1, [pc, #256]	; (800a788 <_dtoa_r+0x698>)
 800a688:	f7f7 f976 	bl	8001978 <__aeabi_dsub>
 800a68c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a68e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a690:	f7f5 fee2 	bl	8000458 <__aeabi_dcmplt>
 800a694:	2800      	cmp	r0, #0
 800a696:	d000      	beq.n	800a69a <_dtoa_r+0x5aa>
 800a698:	e0d2      	b.n	800a840 <_dtoa_r+0x750>
 800a69a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a69c:	9a08      	ldr	r2, [sp, #32]
 800a69e:	4293      	cmp	r3, r2
 800a6a0:	d100      	bne.n	800a6a4 <_dtoa_r+0x5b4>
 800a6a2:	e770      	b.n	800a586 <_dtoa_r+0x496>
 800a6a4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a6a6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	4b38      	ldr	r3, [pc, #224]	; (800a78c <_dtoa_r+0x69c>)
 800a6ac:	f7f6 fef8 	bl	80014a0 <__aeabi_dmul>
 800a6b0:	4b36      	ldr	r3, [pc, #216]	; (800a78c <_dtoa_r+0x69c>)
 800a6b2:	9010      	str	r0, [sp, #64]	; 0x40
 800a6b4:	9111      	str	r1, [sp, #68]	; 0x44
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	0020      	movs	r0, r4
 800a6ba:	0029      	movs	r1, r5
 800a6bc:	f7f6 fef0 	bl	80014a0 <__aeabi_dmul>
 800a6c0:	9b08      	ldr	r3, [sp, #32]
 800a6c2:	0004      	movs	r4, r0
 800a6c4:	000d      	movs	r5, r1
 800a6c6:	9317      	str	r3, [sp, #92]	; 0x5c
 800a6c8:	e7be      	b.n	800a648 <_dtoa_r+0x558>
 800a6ca:	9808      	ldr	r0, [sp, #32]
 800a6cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6ce:	f7f6 fee7 	bl	80014a0 <__aeabi_dmul>
 800a6d2:	9a06      	ldr	r2, [sp, #24]
 800a6d4:	9b06      	ldr	r3, [sp, #24]
 800a6d6:	4694      	mov	ip, r2
 800a6d8:	9308      	str	r3, [sp, #32]
 800a6da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a6dc:	9010      	str	r0, [sp, #64]	; 0x40
 800a6de:	9111      	str	r1, [sp, #68]	; 0x44
 800a6e0:	4463      	add	r3, ip
 800a6e2:	9319      	str	r3, [sp, #100]	; 0x64
 800a6e4:	0029      	movs	r1, r5
 800a6e6:	0020      	movs	r0, r4
 800a6e8:	f7f7 fcf6 	bl	80020d8 <__aeabi_d2iz>
 800a6ec:	9017      	str	r0, [sp, #92]	; 0x5c
 800a6ee:	f7f7 fd29 	bl	8002144 <__aeabi_i2d>
 800a6f2:	0002      	movs	r2, r0
 800a6f4:	000b      	movs	r3, r1
 800a6f6:	0020      	movs	r0, r4
 800a6f8:	0029      	movs	r1, r5
 800a6fa:	f7f7 f93d 	bl	8001978 <__aeabi_dsub>
 800a6fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a700:	9a08      	ldr	r2, [sp, #32]
 800a702:	3330      	adds	r3, #48	; 0x30
 800a704:	7013      	strb	r3, [r2, #0]
 800a706:	0013      	movs	r3, r2
 800a708:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a70a:	3301      	adds	r3, #1
 800a70c:	0004      	movs	r4, r0
 800a70e:	000d      	movs	r5, r1
 800a710:	9308      	str	r3, [sp, #32]
 800a712:	4293      	cmp	r3, r2
 800a714:	d12c      	bne.n	800a770 <_dtoa_r+0x680>
 800a716:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a718:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a71a:	9a06      	ldr	r2, [sp, #24]
 800a71c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a71e:	4694      	mov	ip, r2
 800a720:	4463      	add	r3, ip
 800a722:	2200      	movs	r2, #0
 800a724:	9308      	str	r3, [sp, #32]
 800a726:	4b1e      	ldr	r3, [pc, #120]	; (800a7a0 <_dtoa_r+0x6b0>)
 800a728:	f7f5 ff7c 	bl	8000624 <__aeabi_dadd>
 800a72c:	0002      	movs	r2, r0
 800a72e:	000b      	movs	r3, r1
 800a730:	0020      	movs	r0, r4
 800a732:	0029      	movs	r1, r5
 800a734:	f7f5 fea4 	bl	8000480 <__aeabi_dcmpgt>
 800a738:	2800      	cmp	r0, #0
 800a73a:	d000      	beq.n	800a73e <_dtoa_r+0x64e>
 800a73c:	e080      	b.n	800a840 <_dtoa_r+0x750>
 800a73e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a740:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a742:	2000      	movs	r0, #0
 800a744:	4916      	ldr	r1, [pc, #88]	; (800a7a0 <_dtoa_r+0x6b0>)
 800a746:	f7f7 f917 	bl	8001978 <__aeabi_dsub>
 800a74a:	0002      	movs	r2, r0
 800a74c:	000b      	movs	r3, r1
 800a74e:	0020      	movs	r0, r4
 800a750:	0029      	movs	r1, r5
 800a752:	f7f5 fe81 	bl	8000458 <__aeabi_dcmplt>
 800a756:	2800      	cmp	r0, #0
 800a758:	d100      	bne.n	800a75c <_dtoa_r+0x66c>
 800a75a:	e714      	b.n	800a586 <_dtoa_r+0x496>
 800a75c:	9b08      	ldr	r3, [sp, #32]
 800a75e:	001a      	movs	r2, r3
 800a760:	3a01      	subs	r2, #1
 800a762:	9208      	str	r2, [sp, #32]
 800a764:	7812      	ldrb	r2, [r2, #0]
 800a766:	2a30      	cmp	r2, #48	; 0x30
 800a768:	d0f8      	beq.n	800a75c <_dtoa_r+0x66c>
 800a76a:	9308      	str	r3, [sp, #32]
 800a76c:	9602      	str	r6, [sp, #8]
 800a76e:	e055      	b.n	800a81c <_dtoa_r+0x72c>
 800a770:	2200      	movs	r2, #0
 800a772:	4b06      	ldr	r3, [pc, #24]	; (800a78c <_dtoa_r+0x69c>)
 800a774:	f7f6 fe94 	bl	80014a0 <__aeabi_dmul>
 800a778:	0004      	movs	r4, r0
 800a77a:	000d      	movs	r5, r1
 800a77c:	e7b2      	b.n	800a6e4 <_dtoa_r+0x5f4>
 800a77e:	46c0      	nop			; (mov r8, r8)
 800a780:	0800d410 	.word	0x0800d410
 800a784:	0800d3e8 	.word	0x0800d3e8
 800a788:	3ff00000 	.word	0x3ff00000
 800a78c:	40240000 	.word	0x40240000
 800a790:	401c0000 	.word	0x401c0000
 800a794:	fcc00000 	.word	0xfcc00000
 800a798:	40140000 	.word	0x40140000
 800a79c:	7cc00000 	.word	0x7cc00000
 800a7a0:	3fe00000 	.word	0x3fe00000
 800a7a4:	9b07      	ldr	r3, [sp, #28]
 800a7a6:	9e06      	ldr	r6, [sp, #24]
 800a7a8:	3b01      	subs	r3, #1
 800a7aa:	199b      	adds	r3, r3, r6
 800a7ac:	930c      	str	r3, [sp, #48]	; 0x30
 800a7ae:	9c08      	ldr	r4, [sp, #32]
 800a7b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a7b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7b6:	0020      	movs	r0, r4
 800a7b8:	0029      	movs	r1, r5
 800a7ba:	f7f6 fa6f 	bl	8000c9c <__aeabi_ddiv>
 800a7be:	f7f7 fc8b 	bl	80020d8 <__aeabi_d2iz>
 800a7c2:	9007      	str	r0, [sp, #28]
 800a7c4:	f7f7 fcbe 	bl	8002144 <__aeabi_i2d>
 800a7c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7cc:	f7f6 fe68 	bl	80014a0 <__aeabi_dmul>
 800a7d0:	0002      	movs	r2, r0
 800a7d2:	000b      	movs	r3, r1
 800a7d4:	0020      	movs	r0, r4
 800a7d6:	0029      	movs	r1, r5
 800a7d8:	f7f7 f8ce 	bl	8001978 <__aeabi_dsub>
 800a7dc:	0033      	movs	r3, r6
 800a7de:	9a07      	ldr	r2, [sp, #28]
 800a7e0:	3601      	adds	r6, #1
 800a7e2:	3230      	adds	r2, #48	; 0x30
 800a7e4:	701a      	strb	r2, [r3, #0]
 800a7e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7e8:	9608      	str	r6, [sp, #32]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d139      	bne.n	800a862 <_dtoa_r+0x772>
 800a7ee:	0002      	movs	r2, r0
 800a7f0:	000b      	movs	r3, r1
 800a7f2:	f7f5 ff17 	bl	8000624 <__aeabi_dadd>
 800a7f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7fa:	0004      	movs	r4, r0
 800a7fc:	000d      	movs	r5, r1
 800a7fe:	f7f5 fe3f 	bl	8000480 <__aeabi_dcmpgt>
 800a802:	2800      	cmp	r0, #0
 800a804:	d11b      	bne.n	800a83e <_dtoa_r+0x74e>
 800a806:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a808:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a80a:	0020      	movs	r0, r4
 800a80c:	0029      	movs	r1, r5
 800a80e:	f7f5 fe1d 	bl	800044c <__aeabi_dcmpeq>
 800a812:	2800      	cmp	r0, #0
 800a814:	d002      	beq.n	800a81c <_dtoa_r+0x72c>
 800a816:	9b07      	ldr	r3, [sp, #28]
 800a818:	07db      	lsls	r3, r3, #31
 800a81a:	d410      	bmi.n	800a83e <_dtoa_r+0x74e>
 800a81c:	0038      	movs	r0, r7
 800a81e:	9905      	ldr	r1, [sp, #20]
 800a820:	f000 ff6a 	bl	800b6f8 <_Bfree>
 800a824:	2300      	movs	r3, #0
 800a826:	9a08      	ldr	r2, [sp, #32]
 800a828:	9802      	ldr	r0, [sp, #8]
 800a82a:	7013      	strb	r3, [r2, #0]
 800a82c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a82e:	3001      	adds	r0, #1
 800a830:	6018      	str	r0, [r3, #0]
 800a832:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a834:	2b00      	cmp	r3, #0
 800a836:	d100      	bne.n	800a83a <_dtoa_r+0x74a>
 800a838:	e4a6      	b.n	800a188 <_dtoa_r+0x98>
 800a83a:	601a      	str	r2, [r3, #0]
 800a83c:	e4a4      	b.n	800a188 <_dtoa_r+0x98>
 800a83e:	9e02      	ldr	r6, [sp, #8]
 800a840:	9b08      	ldr	r3, [sp, #32]
 800a842:	9308      	str	r3, [sp, #32]
 800a844:	3b01      	subs	r3, #1
 800a846:	781a      	ldrb	r2, [r3, #0]
 800a848:	2a39      	cmp	r2, #57	; 0x39
 800a84a:	d106      	bne.n	800a85a <_dtoa_r+0x76a>
 800a84c:	9a06      	ldr	r2, [sp, #24]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d1f7      	bne.n	800a842 <_dtoa_r+0x752>
 800a852:	2230      	movs	r2, #48	; 0x30
 800a854:	9906      	ldr	r1, [sp, #24]
 800a856:	3601      	adds	r6, #1
 800a858:	700a      	strb	r2, [r1, #0]
 800a85a:	781a      	ldrb	r2, [r3, #0]
 800a85c:	3201      	adds	r2, #1
 800a85e:	701a      	strb	r2, [r3, #0]
 800a860:	e784      	b.n	800a76c <_dtoa_r+0x67c>
 800a862:	2200      	movs	r2, #0
 800a864:	4baa      	ldr	r3, [pc, #680]	; (800ab10 <_dtoa_r+0xa20>)
 800a866:	f7f6 fe1b 	bl	80014a0 <__aeabi_dmul>
 800a86a:	2200      	movs	r2, #0
 800a86c:	2300      	movs	r3, #0
 800a86e:	0004      	movs	r4, r0
 800a870:	000d      	movs	r5, r1
 800a872:	f7f5 fdeb 	bl	800044c <__aeabi_dcmpeq>
 800a876:	2800      	cmp	r0, #0
 800a878:	d09b      	beq.n	800a7b2 <_dtoa_r+0x6c2>
 800a87a:	e7cf      	b.n	800a81c <_dtoa_r+0x72c>
 800a87c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a87e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a880:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a882:	2d00      	cmp	r5, #0
 800a884:	d012      	beq.n	800a8ac <_dtoa_r+0x7bc>
 800a886:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a888:	2a01      	cmp	r2, #1
 800a88a:	dc66      	bgt.n	800a95a <_dtoa_r+0x86a>
 800a88c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a88e:	2a00      	cmp	r2, #0
 800a890:	d05d      	beq.n	800a94e <_dtoa_r+0x85e>
 800a892:	4aa0      	ldr	r2, [pc, #640]	; (800ab14 <_dtoa_r+0xa24>)
 800a894:	189b      	adds	r3, r3, r2
 800a896:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a898:	2101      	movs	r1, #1
 800a89a:	18d2      	adds	r2, r2, r3
 800a89c:	920a      	str	r2, [sp, #40]	; 0x28
 800a89e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8a0:	0038      	movs	r0, r7
 800a8a2:	18d3      	adds	r3, r2, r3
 800a8a4:	930d      	str	r3, [sp, #52]	; 0x34
 800a8a6:	f001 f823 	bl	800b8f0 <__i2b>
 800a8aa:	0005      	movs	r5, r0
 800a8ac:	2c00      	cmp	r4, #0
 800a8ae:	dd0e      	ble.n	800a8ce <_dtoa_r+0x7de>
 800a8b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	dd0b      	ble.n	800a8ce <_dtoa_r+0x7de>
 800a8b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8b8:	0023      	movs	r3, r4
 800a8ba:	4294      	cmp	r4, r2
 800a8bc:	dd00      	ble.n	800a8c0 <_dtoa_r+0x7d0>
 800a8be:	0013      	movs	r3, r2
 800a8c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8c2:	1ae4      	subs	r4, r4, r3
 800a8c4:	1ad2      	subs	r2, r2, r3
 800a8c6:	920a      	str	r2, [sp, #40]	; 0x28
 800a8c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8ca:	1ad3      	subs	r3, r2, r3
 800a8cc:	930d      	str	r3, [sp, #52]	; 0x34
 800a8ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d01f      	beq.n	800a914 <_dtoa_r+0x824>
 800a8d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d054      	beq.n	800a984 <_dtoa_r+0x894>
 800a8da:	2e00      	cmp	r6, #0
 800a8dc:	dd11      	ble.n	800a902 <_dtoa_r+0x812>
 800a8de:	0029      	movs	r1, r5
 800a8e0:	0032      	movs	r2, r6
 800a8e2:	0038      	movs	r0, r7
 800a8e4:	f001 f8ca 	bl	800ba7c <__pow5mult>
 800a8e8:	9a05      	ldr	r2, [sp, #20]
 800a8ea:	0001      	movs	r1, r0
 800a8ec:	0005      	movs	r5, r0
 800a8ee:	0038      	movs	r0, r7
 800a8f0:	f001 f814 	bl	800b91c <__multiply>
 800a8f4:	9905      	ldr	r1, [sp, #20]
 800a8f6:	9014      	str	r0, [sp, #80]	; 0x50
 800a8f8:	0038      	movs	r0, r7
 800a8fa:	f000 fefd 	bl	800b6f8 <_Bfree>
 800a8fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a900:	9305      	str	r3, [sp, #20]
 800a902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a904:	1b9a      	subs	r2, r3, r6
 800a906:	42b3      	cmp	r3, r6
 800a908:	d004      	beq.n	800a914 <_dtoa_r+0x824>
 800a90a:	0038      	movs	r0, r7
 800a90c:	9905      	ldr	r1, [sp, #20]
 800a90e:	f001 f8b5 	bl	800ba7c <__pow5mult>
 800a912:	9005      	str	r0, [sp, #20]
 800a914:	2101      	movs	r1, #1
 800a916:	0038      	movs	r0, r7
 800a918:	f000 ffea 	bl	800b8f0 <__i2b>
 800a91c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a91e:	0006      	movs	r6, r0
 800a920:	2b00      	cmp	r3, #0
 800a922:	dd31      	ble.n	800a988 <_dtoa_r+0x898>
 800a924:	001a      	movs	r2, r3
 800a926:	0001      	movs	r1, r0
 800a928:	0038      	movs	r0, r7
 800a92a:	f001 f8a7 	bl	800ba7c <__pow5mult>
 800a92e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a930:	0006      	movs	r6, r0
 800a932:	2b01      	cmp	r3, #1
 800a934:	dd2d      	ble.n	800a992 <_dtoa_r+0x8a2>
 800a936:	2300      	movs	r3, #0
 800a938:	930e      	str	r3, [sp, #56]	; 0x38
 800a93a:	6933      	ldr	r3, [r6, #16]
 800a93c:	3303      	adds	r3, #3
 800a93e:	009b      	lsls	r3, r3, #2
 800a940:	18f3      	adds	r3, r6, r3
 800a942:	6858      	ldr	r0, [r3, #4]
 800a944:	f000 ff8c 	bl	800b860 <__hi0bits>
 800a948:	2320      	movs	r3, #32
 800a94a:	1a18      	subs	r0, r3, r0
 800a94c:	e039      	b.n	800a9c2 <_dtoa_r+0x8d2>
 800a94e:	2336      	movs	r3, #54	; 0x36
 800a950:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a952:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a954:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a956:	1a9b      	subs	r3, r3, r2
 800a958:	e79d      	b.n	800a896 <_dtoa_r+0x7a6>
 800a95a:	9b07      	ldr	r3, [sp, #28]
 800a95c:	1e5e      	subs	r6, r3, #1
 800a95e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a960:	42b3      	cmp	r3, r6
 800a962:	db07      	blt.n	800a974 <_dtoa_r+0x884>
 800a964:	1b9e      	subs	r6, r3, r6
 800a966:	9b07      	ldr	r3, [sp, #28]
 800a968:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	da93      	bge.n	800a896 <_dtoa_r+0x7a6>
 800a96e:	1ae4      	subs	r4, r4, r3
 800a970:	2300      	movs	r3, #0
 800a972:	e790      	b.n	800a896 <_dtoa_r+0x7a6>
 800a974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a976:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a978:	1af3      	subs	r3, r6, r3
 800a97a:	18d3      	adds	r3, r2, r3
 800a97c:	960e      	str	r6, [sp, #56]	; 0x38
 800a97e:	9315      	str	r3, [sp, #84]	; 0x54
 800a980:	2600      	movs	r6, #0
 800a982:	e7f0      	b.n	800a966 <_dtoa_r+0x876>
 800a984:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a986:	e7c0      	b.n	800a90a <_dtoa_r+0x81a>
 800a988:	2300      	movs	r3, #0
 800a98a:	930e      	str	r3, [sp, #56]	; 0x38
 800a98c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a98e:	2b01      	cmp	r3, #1
 800a990:	dc13      	bgt.n	800a9ba <_dtoa_r+0x8ca>
 800a992:	2300      	movs	r3, #0
 800a994:	930e      	str	r3, [sp, #56]	; 0x38
 800a996:	9b08      	ldr	r3, [sp, #32]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d10e      	bne.n	800a9ba <_dtoa_r+0x8ca>
 800a99c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a99e:	031b      	lsls	r3, r3, #12
 800a9a0:	d10b      	bne.n	800a9ba <_dtoa_r+0x8ca>
 800a9a2:	4b5d      	ldr	r3, [pc, #372]	; (800ab18 <_dtoa_r+0xa28>)
 800a9a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a9a6:	4213      	tst	r3, r2
 800a9a8:	d007      	beq.n	800a9ba <_dtoa_r+0x8ca>
 800a9aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9ac:	3301      	adds	r3, #1
 800a9ae:	930a      	str	r3, [sp, #40]	; 0x28
 800a9b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	930d      	str	r3, [sp, #52]	; 0x34
 800a9b6:	2301      	movs	r3, #1
 800a9b8:	930e      	str	r3, [sp, #56]	; 0x38
 800a9ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9bc:	2001      	movs	r0, #1
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d1bb      	bne.n	800a93a <_dtoa_r+0x84a>
 800a9c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9c4:	221f      	movs	r2, #31
 800a9c6:	1818      	adds	r0, r3, r0
 800a9c8:	0003      	movs	r3, r0
 800a9ca:	4013      	ands	r3, r2
 800a9cc:	4210      	tst	r0, r2
 800a9ce:	d046      	beq.n	800aa5e <_dtoa_r+0x96e>
 800a9d0:	3201      	adds	r2, #1
 800a9d2:	1ad2      	subs	r2, r2, r3
 800a9d4:	2a04      	cmp	r2, #4
 800a9d6:	dd3f      	ble.n	800aa58 <_dtoa_r+0x968>
 800a9d8:	221c      	movs	r2, #28
 800a9da:	1ad3      	subs	r3, r2, r3
 800a9dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a9de:	18e4      	adds	r4, r4, r3
 800a9e0:	18d2      	adds	r2, r2, r3
 800a9e2:	920a      	str	r2, [sp, #40]	; 0x28
 800a9e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9e6:	18d3      	adds	r3, r2, r3
 800a9e8:	930d      	str	r3, [sp, #52]	; 0x34
 800a9ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	dd05      	ble.n	800a9fc <_dtoa_r+0x90c>
 800a9f0:	001a      	movs	r2, r3
 800a9f2:	0038      	movs	r0, r7
 800a9f4:	9905      	ldr	r1, [sp, #20]
 800a9f6:	f001 f89d 	bl	800bb34 <__lshift>
 800a9fa:	9005      	str	r0, [sp, #20]
 800a9fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	dd05      	ble.n	800aa0e <_dtoa_r+0x91e>
 800aa02:	0031      	movs	r1, r6
 800aa04:	001a      	movs	r2, r3
 800aa06:	0038      	movs	r0, r7
 800aa08:	f001 f894 	bl	800bb34 <__lshift>
 800aa0c:	0006      	movs	r6, r0
 800aa0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d026      	beq.n	800aa62 <_dtoa_r+0x972>
 800aa14:	0031      	movs	r1, r6
 800aa16:	9805      	ldr	r0, [sp, #20]
 800aa18:	f001 f8fa 	bl	800bc10 <__mcmp>
 800aa1c:	2800      	cmp	r0, #0
 800aa1e:	da20      	bge.n	800aa62 <_dtoa_r+0x972>
 800aa20:	9b02      	ldr	r3, [sp, #8]
 800aa22:	220a      	movs	r2, #10
 800aa24:	3b01      	subs	r3, #1
 800aa26:	9302      	str	r3, [sp, #8]
 800aa28:	0038      	movs	r0, r7
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	9905      	ldr	r1, [sp, #20]
 800aa2e:	f000 fe87 	bl	800b740 <__multadd>
 800aa32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa34:	9005      	str	r0, [sp, #20]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d100      	bne.n	800aa3c <_dtoa_r+0x94c>
 800aa3a:	e166      	b.n	800ad0a <_dtoa_r+0xc1a>
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	0029      	movs	r1, r5
 800aa40:	220a      	movs	r2, #10
 800aa42:	0038      	movs	r0, r7
 800aa44:	f000 fe7c 	bl	800b740 <__multadd>
 800aa48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa4a:	0005      	movs	r5, r0
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	dc47      	bgt.n	800aae0 <_dtoa_r+0x9f0>
 800aa50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa52:	2b02      	cmp	r3, #2
 800aa54:	dc0d      	bgt.n	800aa72 <_dtoa_r+0x982>
 800aa56:	e043      	b.n	800aae0 <_dtoa_r+0x9f0>
 800aa58:	2a04      	cmp	r2, #4
 800aa5a:	d0c6      	beq.n	800a9ea <_dtoa_r+0x8fa>
 800aa5c:	0013      	movs	r3, r2
 800aa5e:	331c      	adds	r3, #28
 800aa60:	e7bc      	b.n	800a9dc <_dtoa_r+0x8ec>
 800aa62:	9b07      	ldr	r3, [sp, #28]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	dc35      	bgt.n	800aad4 <_dtoa_r+0x9e4>
 800aa68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa6a:	2b02      	cmp	r3, #2
 800aa6c:	dd32      	ble.n	800aad4 <_dtoa_r+0x9e4>
 800aa6e:	9b07      	ldr	r3, [sp, #28]
 800aa70:	930c      	str	r3, [sp, #48]	; 0x30
 800aa72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d10c      	bne.n	800aa92 <_dtoa_r+0x9a2>
 800aa78:	0031      	movs	r1, r6
 800aa7a:	2205      	movs	r2, #5
 800aa7c:	0038      	movs	r0, r7
 800aa7e:	f000 fe5f 	bl	800b740 <__multadd>
 800aa82:	0006      	movs	r6, r0
 800aa84:	0001      	movs	r1, r0
 800aa86:	9805      	ldr	r0, [sp, #20]
 800aa88:	f001 f8c2 	bl	800bc10 <__mcmp>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	dd00      	ble.n	800aa92 <_dtoa_r+0x9a2>
 800aa90:	e5a5      	b.n	800a5de <_dtoa_r+0x4ee>
 800aa92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa94:	43db      	mvns	r3, r3
 800aa96:	9302      	str	r3, [sp, #8]
 800aa98:	9b06      	ldr	r3, [sp, #24]
 800aa9a:	9308      	str	r3, [sp, #32]
 800aa9c:	2400      	movs	r4, #0
 800aa9e:	0031      	movs	r1, r6
 800aaa0:	0038      	movs	r0, r7
 800aaa2:	f000 fe29 	bl	800b6f8 <_Bfree>
 800aaa6:	2d00      	cmp	r5, #0
 800aaa8:	d100      	bne.n	800aaac <_dtoa_r+0x9bc>
 800aaaa:	e6b7      	b.n	800a81c <_dtoa_r+0x72c>
 800aaac:	2c00      	cmp	r4, #0
 800aaae:	d005      	beq.n	800aabc <_dtoa_r+0x9cc>
 800aab0:	42ac      	cmp	r4, r5
 800aab2:	d003      	beq.n	800aabc <_dtoa_r+0x9cc>
 800aab4:	0021      	movs	r1, r4
 800aab6:	0038      	movs	r0, r7
 800aab8:	f000 fe1e 	bl	800b6f8 <_Bfree>
 800aabc:	0029      	movs	r1, r5
 800aabe:	0038      	movs	r0, r7
 800aac0:	f000 fe1a 	bl	800b6f8 <_Bfree>
 800aac4:	e6aa      	b.n	800a81c <_dtoa_r+0x72c>
 800aac6:	2600      	movs	r6, #0
 800aac8:	0035      	movs	r5, r6
 800aaca:	e7e2      	b.n	800aa92 <_dtoa_r+0x9a2>
 800aacc:	9602      	str	r6, [sp, #8]
 800aace:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800aad0:	0035      	movs	r5, r6
 800aad2:	e584      	b.n	800a5de <_dtoa_r+0x4ee>
 800aad4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d100      	bne.n	800aadc <_dtoa_r+0x9ec>
 800aada:	e0ce      	b.n	800ac7a <_dtoa_r+0xb8a>
 800aadc:	9b07      	ldr	r3, [sp, #28]
 800aade:	930c      	str	r3, [sp, #48]	; 0x30
 800aae0:	2c00      	cmp	r4, #0
 800aae2:	dd05      	ble.n	800aaf0 <_dtoa_r+0xa00>
 800aae4:	0029      	movs	r1, r5
 800aae6:	0022      	movs	r2, r4
 800aae8:	0038      	movs	r0, r7
 800aaea:	f001 f823 	bl	800bb34 <__lshift>
 800aaee:	0005      	movs	r5, r0
 800aaf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aaf2:	0028      	movs	r0, r5
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d022      	beq.n	800ab3e <_dtoa_r+0xa4e>
 800aaf8:	0038      	movs	r0, r7
 800aafa:	6869      	ldr	r1, [r5, #4]
 800aafc:	f000 fdb8 	bl	800b670 <_Balloc>
 800ab00:	1e04      	subs	r4, r0, #0
 800ab02:	d10f      	bne.n	800ab24 <_dtoa_r+0xa34>
 800ab04:	0002      	movs	r2, r0
 800ab06:	4b05      	ldr	r3, [pc, #20]	; (800ab1c <_dtoa_r+0xa2c>)
 800ab08:	4905      	ldr	r1, [pc, #20]	; (800ab20 <_dtoa_r+0xa30>)
 800ab0a:	f7ff fb06 	bl	800a11a <_dtoa_r+0x2a>
 800ab0e:	46c0      	nop			; (mov r8, r8)
 800ab10:	40240000 	.word	0x40240000
 800ab14:	00000433 	.word	0x00000433
 800ab18:	7ff00000 	.word	0x7ff00000
 800ab1c:	0800d298 	.word	0x0800d298
 800ab20:	000002ea 	.word	0x000002ea
 800ab24:	0029      	movs	r1, r5
 800ab26:	692b      	ldr	r3, [r5, #16]
 800ab28:	310c      	adds	r1, #12
 800ab2a:	1c9a      	adds	r2, r3, #2
 800ab2c:	0092      	lsls	r2, r2, #2
 800ab2e:	300c      	adds	r0, #12
 800ab30:	f7fd fcc6 	bl	80084c0 <memcpy>
 800ab34:	2201      	movs	r2, #1
 800ab36:	0021      	movs	r1, r4
 800ab38:	0038      	movs	r0, r7
 800ab3a:	f000 fffb 	bl	800bb34 <__lshift>
 800ab3e:	9b06      	ldr	r3, [sp, #24]
 800ab40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab42:	930a      	str	r3, [sp, #40]	; 0x28
 800ab44:	3b01      	subs	r3, #1
 800ab46:	189b      	adds	r3, r3, r2
 800ab48:	2201      	movs	r2, #1
 800ab4a:	002c      	movs	r4, r5
 800ab4c:	0005      	movs	r5, r0
 800ab4e:	9314      	str	r3, [sp, #80]	; 0x50
 800ab50:	9b08      	ldr	r3, [sp, #32]
 800ab52:	4013      	ands	r3, r2
 800ab54:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab56:	0031      	movs	r1, r6
 800ab58:	9805      	ldr	r0, [sp, #20]
 800ab5a:	f7ff fa3d 	bl	8009fd8 <quorem>
 800ab5e:	0003      	movs	r3, r0
 800ab60:	0021      	movs	r1, r4
 800ab62:	3330      	adds	r3, #48	; 0x30
 800ab64:	900d      	str	r0, [sp, #52]	; 0x34
 800ab66:	9805      	ldr	r0, [sp, #20]
 800ab68:	9307      	str	r3, [sp, #28]
 800ab6a:	f001 f851 	bl	800bc10 <__mcmp>
 800ab6e:	002a      	movs	r2, r5
 800ab70:	900e      	str	r0, [sp, #56]	; 0x38
 800ab72:	0031      	movs	r1, r6
 800ab74:	0038      	movs	r0, r7
 800ab76:	f001 f867 	bl	800bc48 <__mdiff>
 800ab7a:	68c3      	ldr	r3, [r0, #12]
 800ab7c:	9008      	str	r0, [sp, #32]
 800ab7e:	9310      	str	r3, [sp, #64]	; 0x40
 800ab80:	2301      	movs	r3, #1
 800ab82:	930c      	str	r3, [sp, #48]	; 0x30
 800ab84:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d104      	bne.n	800ab94 <_dtoa_r+0xaa4>
 800ab8a:	0001      	movs	r1, r0
 800ab8c:	9805      	ldr	r0, [sp, #20]
 800ab8e:	f001 f83f 	bl	800bc10 <__mcmp>
 800ab92:	900c      	str	r0, [sp, #48]	; 0x30
 800ab94:	0038      	movs	r0, r7
 800ab96:	9908      	ldr	r1, [sp, #32]
 800ab98:	f000 fdae 	bl	800b6f8 <_Bfree>
 800ab9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aba0:	3301      	adds	r3, #1
 800aba2:	9308      	str	r3, [sp, #32]
 800aba4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aba6:	4313      	orrs	r3, r2
 800aba8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800abaa:	4313      	orrs	r3, r2
 800abac:	d10c      	bne.n	800abc8 <_dtoa_r+0xad8>
 800abae:	9b07      	ldr	r3, [sp, #28]
 800abb0:	2b39      	cmp	r3, #57	; 0x39
 800abb2:	d026      	beq.n	800ac02 <_dtoa_r+0xb12>
 800abb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	dd02      	ble.n	800abc0 <_dtoa_r+0xad0>
 800abba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800abbc:	3331      	adds	r3, #49	; 0x31
 800abbe:	9307      	str	r3, [sp, #28]
 800abc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abc2:	9a07      	ldr	r2, [sp, #28]
 800abc4:	701a      	strb	r2, [r3, #0]
 800abc6:	e76a      	b.n	800aa9e <_dtoa_r+0x9ae>
 800abc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abca:	2b00      	cmp	r3, #0
 800abcc:	db04      	blt.n	800abd8 <_dtoa_r+0xae8>
 800abce:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800abd0:	4313      	orrs	r3, r2
 800abd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800abd4:	4313      	orrs	r3, r2
 800abd6:	d11f      	bne.n	800ac18 <_dtoa_r+0xb28>
 800abd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abda:	2b00      	cmp	r3, #0
 800abdc:	ddf0      	ble.n	800abc0 <_dtoa_r+0xad0>
 800abde:	9905      	ldr	r1, [sp, #20]
 800abe0:	2201      	movs	r2, #1
 800abe2:	0038      	movs	r0, r7
 800abe4:	f000 ffa6 	bl	800bb34 <__lshift>
 800abe8:	0031      	movs	r1, r6
 800abea:	9005      	str	r0, [sp, #20]
 800abec:	f001 f810 	bl	800bc10 <__mcmp>
 800abf0:	2800      	cmp	r0, #0
 800abf2:	dc03      	bgt.n	800abfc <_dtoa_r+0xb0c>
 800abf4:	d1e4      	bne.n	800abc0 <_dtoa_r+0xad0>
 800abf6:	9b07      	ldr	r3, [sp, #28]
 800abf8:	07db      	lsls	r3, r3, #31
 800abfa:	d5e1      	bpl.n	800abc0 <_dtoa_r+0xad0>
 800abfc:	9b07      	ldr	r3, [sp, #28]
 800abfe:	2b39      	cmp	r3, #57	; 0x39
 800ac00:	d1db      	bne.n	800abba <_dtoa_r+0xaca>
 800ac02:	2339      	movs	r3, #57	; 0x39
 800ac04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac06:	7013      	strb	r3, [r2, #0]
 800ac08:	9b08      	ldr	r3, [sp, #32]
 800ac0a:	9308      	str	r3, [sp, #32]
 800ac0c:	3b01      	subs	r3, #1
 800ac0e:	781a      	ldrb	r2, [r3, #0]
 800ac10:	2a39      	cmp	r2, #57	; 0x39
 800ac12:	d068      	beq.n	800ace6 <_dtoa_r+0xbf6>
 800ac14:	3201      	adds	r2, #1
 800ac16:	e7d5      	b.n	800abc4 <_dtoa_r+0xad4>
 800ac18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	dd07      	ble.n	800ac2e <_dtoa_r+0xb3e>
 800ac1e:	9b07      	ldr	r3, [sp, #28]
 800ac20:	2b39      	cmp	r3, #57	; 0x39
 800ac22:	d0ee      	beq.n	800ac02 <_dtoa_r+0xb12>
 800ac24:	9b07      	ldr	r3, [sp, #28]
 800ac26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac28:	3301      	adds	r3, #1
 800ac2a:	7013      	strb	r3, [r2, #0]
 800ac2c:	e737      	b.n	800aa9e <_dtoa_r+0x9ae>
 800ac2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac30:	9a07      	ldr	r2, [sp, #28]
 800ac32:	701a      	strb	r2, [r3, #0]
 800ac34:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d03e      	beq.n	800acba <_dtoa_r+0xbca>
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	220a      	movs	r2, #10
 800ac40:	9905      	ldr	r1, [sp, #20]
 800ac42:	0038      	movs	r0, r7
 800ac44:	f000 fd7c 	bl	800b740 <__multadd>
 800ac48:	2300      	movs	r3, #0
 800ac4a:	9005      	str	r0, [sp, #20]
 800ac4c:	220a      	movs	r2, #10
 800ac4e:	0021      	movs	r1, r4
 800ac50:	0038      	movs	r0, r7
 800ac52:	42ac      	cmp	r4, r5
 800ac54:	d106      	bne.n	800ac64 <_dtoa_r+0xb74>
 800ac56:	f000 fd73 	bl	800b740 <__multadd>
 800ac5a:	0004      	movs	r4, r0
 800ac5c:	0005      	movs	r5, r0
 800ac5e:	9b08      	ldr	r3, [sp, #32]
 800ac60:	930a      	str	r3, [sp, #40]	; 0x28
 800ac62:	e778      	b.n	800ab56 <_dtoa_r+0xa66>
 800ac64:	f000 fd6c 	bl	800b740 <__multadd>
 800ac68:	0029      	movs	r1, r5
 800ac6a:	0004      	movs	r4, r0
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	220a      	movs	r2, #10
 800ac70:	0038      	movs	r0, r7
 800ac72:	f000 fd65 	bl	800b740 <__multadd>
 800ac76:	0005      	movs	r5, r0
 800ac78:	e7f1      	b.n	800ac5e <_dtoa_r+0xb6e>
 800ac7a:	9b07      	ldr	r3, [sp, #28]
 800ac7c:	930c      	str	r3, [sp, #48]	; 0x30
 800ac7e:	2400      	movs	r4, #0
 800ac80:	0031      	movs	r1, r6
 800ac82:	9805      	ldr	r0, [sp, #20]
 800ac84:	f7ff f9a8 	bl	8009fd8 <quorem>
 800ac88:	9b06      	ldr	r3, [sp, #24]
 800ac8a:	3030      	adds	r0, #48	; 0x30
 800ac8c:	5518      	strb	r0, [r3, r4]
 800ac8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac90:	3401      	adds	r4, #1
 800ac92:	9007      	str	r0, [sp, #28]
 800ac94:	42a3      	cmp	r3, r4
 800ac96:	dd07      	ble.n	800aca8 <_dtoa_r+0xbb8>
 800ac98:	2300      	movs	r3, #0
 800ac9a:	220a      	movs	r2, #10
 800ac9c:	0038      	movs	r0, r7
 800ac9e:	9905      	ldr	r1, [sp, #20]
 800aca0:	f000 fd4e 	bl	800b740 <__multadd>
 800aca4:	9005      	str	r0, [sp, #20]
 800aca6:	e7eb      	b.n	800ac80 <_dtoa_r+0xb90>
 800aca8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800acaa:	2001      	movs	r0, #1
 800acac:	2b00      	cmp	r3, #0
 800acae:	dd00      	ble.n	800acb2 <_dtoa_r+0xbc2>
 800acb0:	0018      	movs	r0, r3
 800acb2:	2400      	movs	r4, #0
 800acb4:	9b06      	ldr	r3, [sp, #24]
 800acb6:	181b      	adds	r3, r3, r0
 800acb8:	9308      	str	r3, [sp, #32]
 800acba:	9905      	ldr	r1, [sp, #20]
 800acbc:	2201      	movs	r2, #1
 800acbe:	0038      	movs	r0, r7
 800acc0:	f000 ff38 	bl	800bb34 <__lshift>
 800acc4:	0031      	movs	r1, r6
 800acc6:	9005      	str	r0, [sp, #20]
 800acc8:	f000 ffa2 	bl	800bc10 <__mcmp>
 800accc:	2800      	cmp	r0, #0
 800acce:	dc9b      	bgt.n	800ac08 <_dtoa_r+0xb18>
 800acd0:	d102      	bne.n	800acd8 <_dtoa_r+0xbe8>
 800acd2:	9b07      	ldr	r3, [sp, #28]
 800acd4:	07db      	lsls	r3, r3, #31
 800acd6:	d497      	bmi.n	800ac08 <_dtoa_r+0xb18>
 800acd8:	9b08      	ldr	r3, [sp, #32]
 800acda:	9308      	str	r3, [sp, #32]
 800acdc:	3b01      	subs	r3, #1
 800acde:	781a      	ldrb	r2, [r3, #0]
 800ace0:	2a30      	cmp	r2, #48	; 0x30
 800ace2:	d0fa      	beq.n	800acda <_dtoa_r+0xbea>
 800ace4:	e6db      	b.n	800aa9e <_dtoa_r+0x9ae>
 800ace6:	9a06      	ldr	r2, [sp, #24]
 800ace8:	429a      	cmp	r2, r3
 800acea:	d18e      	bne.n	800ac0a <_dtoa_r+0xb1a>
 800acec:	9b02      	ldr	r3, [sp, #8]
 800acee:	3301      	adds	r3, #1
 800acf0:	9302      	str	r3, [sp, #8]
 800acf2:	2331      	movs	r3, #49	; 0x31
 800acf4:	e799      	b.n	800ac2a <_dtoa_r+0xb3a>
 800acf6:	4b09      	ldr	r3, [pc, #36]	; (800ad1c <_dtoa_r+0xc2c>)
 800acf8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800acfa:	9306      	str	r3, [sp, #24]
 800acfc:	4b08      	ldr	r3, [pc, #32]	; (800ad20 <_dtoa_r+0xc30>)
 800acfe:	2a00      	cmp	r2, #0
 800ad00:	d001      	beq.n	800ad06 <_dtoa_r+0xc16>
 800ad02:	f7ff fa3f 	bl	800a184 <_dtoa_r+0x94>
 800ad06:	f7ff fa3f 	bl	800a188 <_dtoa_r+0x98>
 800ad0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	dcb6      	bgt.n	800ac7e <_dtoa_r+0xb8e>
 800ad10:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ad12:	2b02      	cmp	r3, #2
 800ad14:	dd00      	ble.n	800ad18 <_dtoa_r+0xc28>
 800ad16:	e6ac      	b.n	800aa72 <_dtoa_r+0x982>
 800ad18:	e7b1      	b.n	800ac7e <_dtoa_r+0xb8e>
 800ad1a:	46c0      	nop			; (mov r8, r8)
 800ad1c:	0800d219 	.word	0x0800d219
 800ad20:	0800d221 	.word	0x0800d221

0800ad24 <std>:
 800ad24:	2300      	movs	r3, #0
 800ad26:	b510      	push	{r4, lr}
 800ad28:	0004      	movs	r4, r0
 800ad2a:	6003      	str	r3, [r0, #0]
 800ad2c:	6043      	str	r3, [r0, #4]
 800ad2e:	6083      	str	r3, [r0, #8]
 800ad30:	8181      	strh	r1, [r0, #12]
 800ad32:	6643      	str	r3, [r0, #100]	; 0x64
 800ad34:	0019      	movs	r1, r3
 800ad36:	81c2      	strh	r2, [r0, #14]
 800ad38:	6103      	str	r3, [r0, #16]
 800ad3a:	6143      	str	r3, [r0, #20]
 800ad3c:	6183      	str	r3, [r0, #24]
 800ad3e:	2208      	movs	r2, #8
 800ad40:	305c      	adds	r0, #92	; 0x5c
 800ad42:	f7fd fbc6 	bl	80084d2 <memset>
 800ad46:	4b05      	ldr	r3, [pc, #20]	; (800ad5c <std+0x38>)
 800ad48:	6224      	str	r4, [r4, #32]
 800ad4a:	6263      	str	r3, [r4, #36]	; 0x24
 800ad4c:	4b04      	ldr	r3, [pc, #16]	; (800ad60 <std+0x3c>)
 800ad4e:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad50:	4b04      	ldr	r3, [pc, #16]	; (800ad64 <std+0x40>)
 800ad52:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad54:	4b04      	ldr	r3, [pc, #16]	; (800ad68 <std+0x44>)
 800ad56:	6323      	str	r3, [r4, #48]	; 0x30
 800ad58:	bd10      	pop	{r4, pc}
 800ad5a:	46c0      	nop			; (mov r8, r8)
 800ad5c:	0800c7d9 	.word	0x0800c7d9
 800ad60:	0800c801 	.word	0x0800c801
 800ad64:	0800c839 	.word	0x0800c839
 800ad68:	0800c865 	.word	0x0800c865

0800ad6c <_cleanup_r>:
 800ad6c:	b510      	push	{r4, lr}
 800ad6e:	4902      	ldr	r1, [pc, #8]	; (800ad78 <_cleanup_r+0xc>)
 800ad70:	f000 f8ba 	bl	800aee8 <_fwalk_reent>
 800ad74:	bd10      	pop	{r4, pc}
 800ad76:	46c0      	nop			; (mov r8, r8)
 800ad78:	0800cbed 	.word	0x0800cbed

0800ad7c <__sfmoreglue>:
 800ad7c:	b570      	push	{r4, r5, r6, lr}
 800ad7e:	2568      	movs	r5, #104	; 0x68
 800ad80:	1e4a      	subs	r2, r1, #1
 800ad82:	4355      	muls	r5, r2
 800ad84:	000e      	movs	r6, r1
 800ad86:	0029      	movs	r1, r5
 800ad88:	3174      	adds	r1, #116	; 0x74
 800ad8a:	f001 f9d3 	bl	800c134 <_malloc_r>
 800ad8e:	1e04      	subs	r4, r0, #0
 800ad90:	d008      	beq.n	800ada4 <__sfmoreglue+0x28>
 800ad92:	2100      	movs	r1, #0
 800ad94:	002a      	movs	r2, r5
 800ad96:	6001      	str	r1, [r0, #0]
 800ad98:	6046      	str	r6, [r0, #4]
 800ad9a:	300c      	adds	r0, #12
 800ad9c:	60a0      	str	r0, [r4, #8]
 800ad9e:	3268      	adds	r2, #104	; 0x68
 800ada0:	f7fd fb97 	bl	80084d2 <memset>
 800ada4:	0020      	movs	r0, r4
 800ada6:	bd70      	pop	{r4, r5, r6, pc}

0800ada8 <__sfp_lock_acquire>:
 800ada8:	b510      	push	{r4, lr}
 800adaa:	4802      	ldr	r0, [pc, #8]	; (800adb4 <__sfp_lock_acquire+0xc>)
 800adac:	f000 fc35 	bl	800b61a <__retarget_lock_acquire_recursive>
 800adb0:	bd10      	pop	{r4, pc}
 800adb2:	46c0      	nop			; (mov r8, r8)
 800adb4:	200005c9 	.word	0x200005c9

0800adb8 <__sfp_lock_release>:
 800adb8:	b510      	push	{r4, lr}
 800adba:	4802      	ldr	r0, [pc, #8]	; (800adc4 <__sfp_lock_release+0xc>)
 800adbc:	f000 fc2e 	bl	800b61c <__retarget_lock_release_recursive>
 800adc0:	bd10      	pop	{r4, pc}
 800adc2:	46c0      	nop			; (mov r8, r8)
 800adc4:	200005c9 	.word	0x200005c9

0800adc8 <__sinit_lock_acquire>:
 800adc8:	b510      	push	{r4, lr}
 800adca:	4802      	ldr	r0, [pc, #8]	; (800add4 <__sinit_lock_acquire+0xc>)
 800adcc:	f000 fc25 	bl	800b61a <__retarget_lock_acquire_recursive>
 800add0:	bd10      	pop	{r4, pc}
 800add2:	46c0      	nop			; (mov r8, r8)
 800add4:	200005ca 	.word	0x200005ca

0800add8 <__sinit_lock_release>:
 800add8:	b510      	push	{r4, lr}
 800adda:	4802      	ldr	r0, [pc, #8]	; (800ade4 <__sinit_lock_release+0xc>)
 800addc:	f000 fc1e 	bl	800b61c <__retarget_lock_release_recursive>
 800ade0:	bd10      	pop	{r4, pc}
 800ade2:	46c0      	nop			; (mov r8, r8)
 800ade4:	200005ca 	.word	0x200005ca

0800ade8 <__sinit>:
 800ade8:	b513      	push	{r0, r1, r4, lr}
 800adea:	0004      	movs	r4, r0
 800adec:	f7ff ffec 	bl	800adc8 <__sinit_lock_acquire>
 800adf0:	69a3      	ldr	r3, [r4, #24]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d002      	beq.n	800adfc <__sinit+0x14>
 800adf6:	f7ff ffef 	bl	800add8 <__sinit_lock_release>
 800adfa:	bd13      	pop	{r0, r1, r4, pc}
 800adfc:	64a3      	str	r3, [r4, #72]	; 0x48
 800adfe:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ae00:	6523      	str	r3, [r4, #80]	; 0x50
 800ae02:	4b13      	ldr	r3, [pc, #76]	; (800ae50 <__sinit+0x68>)
 800ae04:	4a13      	ldr	r2, [pc, #76]	; (800ae54 <__sinit+0x6c>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	62a2      	str	r2, [r4, #40]	; 0x28
 800ae0a:	9301      	str	r3, [sp, #4]
 800ae0c:	42a3      	cmp	r3, r4
 800ae0e:	d101      	bne.n	800ae14 <__sinit+0x2c>
 800ae10:	2301      	movs	r3, #1
 800ae12:	61a3      	str	r3, [r4, #24]
 800ae14:	0020      	movs	r0, r4
 800ae16:	f000 f81f 	bl	800ae58 <__sfp>
 800ae1a:	6060      	str	r0, [r4, #4]
 800ae1c:	0020      	movs	r0, r4
 800ae1e:	f000 f81b 	bl	800ae58 <__sfp>
 800ae22:	60a0      	str	r0, [r4, #8]
 800ae24:	0020      	movs	r0, r4
 800ae26:	f000 f817 	bl	800ae58 <__sfp>
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	2104      	movs	r1, #4
 800ae2e:	60e0      	str	r0, [r4, #12]
 800ae30:	6860      	ldr	r0, [r4, #4]
 800ae32:	f7ff ff77 	bl	800ad24 <std>
 800ae36:	2201      	movs	r2, #1
 800ae38:	2109      	movs	r1, #9
 800ae3a:	68a0      	ldr	r0, [r4, #8]
 800ae3c:	f7ff ff72 	bl	800ad24 <std>
 800ae40:	2202      	movs	r2, #2
 800ae42:	2112      	movs	r1, #18
 800ae44:	68e0      	ldr	r0, [r4, #12]
 800ae46:	f7ff ff6d 	bl	800ad24 <std>
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	61a3      	str	r3, [r4, #24]
 800ae4e:	e7d2      	b.n	800adf6 <__sinit+0xe>
 800ae50:	0800d084 	.word	0x0800d084
 800ae54:	0800ad6d 	.word	0x0800ad6d

0800ae58 <__sfp>:
 800ae58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae5a:	0007      	movs	r7, r0
 800ae5c:	f7ff ffa4 	bl	800ada8 <__sfp_lock_acquire>
 800ae60:	4b1f      	ldr	r3, [pc, #124]	; (800aee0 <__sfp+0x88>)
 800ae62:	681e      	ldr	r6, [r3, #0]
 800ae64:	69b3      	ldr	r3, [r6, #24]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d102      	bne.n	800ae70 <__sfp+0x18>
 800ae6a:	0030      	movs	r0, r6
 800ae6c:	f7ff ffbc 	bl	800ade8 <__sinit>
 800ae70:	3648      	adds	r6, #72	; 0x48
 800ae72:	68b4      	ldr	r4, [r6, #8]
 800ae74:	6873      	ldr	r3, [r6, #4]
 800ae76:	3b01      	subs	r3, #1
 800ae78:	d504      	bpl.n	800ae84 <__sfp+0x2c>
 800ae7a:	6833      	ldr	r3, [r6, #0]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d022      	beq.n	800aec6 <__sfp+0x6e>
 800ae80:	6836      	ldr	r6, [r6, #0]
 800ae82:	e7f6      	b.n	800ae72 <__sfp+0x1a>
 800ae84:	220c      	movs	r2, #12
 800ae86:	5ea5      	ldrsh	r5, [r4, r2]
 800ae88:	2d00      	cmp	r5, #0
 800ae8a:	d11a      	bne.n	800aec2 <__sfp+0x6a>
 800ae8c:	0020      	movs	r0, r4
 800ae8e:	4b15      	ldr	r3, [pc, #84]	; (800aee4 <__sfp+0x8c>)
 800ae90:	3058      	adds	r0, #88	; 0x58
 800ae92:	60e3      	str	r3, [r4, #12]
 800ae94:	6665      	str	r5, [r4, #100]	; 0x64
 800ae96:	f000 fbbf 	bl	800b618 <__retarget_lock_init_recursive>
 800ae9a:	f7ff ff8d 	bl	800adb8 <__sfp_lock_release>
 800ae9e:	0020      	movs	r0, r4
 800aea0:	2208      	movs	r2, #8
 800aea2:	0029      	movs	r1, r5
 800aea4:	6025      	str	r5, [r4, #0]
 800aea6:	60a5      	str	r5, [r4, #8]
 800aea8:	6065      	str	r5, [r4, #4]
 800aeaa:	6125      	str	r5, [r4, #16]
 800aeac:	6165      	str	r5, [r4, #20]
 800aeae:	61a5      	str	r5, [r4, #24]
 800aeb0:	305c      	adds	r0, #92	; 0x5c
 800aeb2:	f7fd fb0e 	bl	80084d2 <memset>
 800aeb6:	6365      	str	r5, [r4, #52]	; 0x34
 800aeb8:	63a5      	str	r5, [r4, #56]	; 0x38
 800aeba:	64a5      	str	r5, [r4, #72]	; 0x48
 800aebc:	64e5      	str	r5, [r4, #76]	; 0x4c
 800aebe:	0020      	movs	r0, r4
 800aec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aec2:	3468      	adds	r4, #104	; 0x68
 800aec4:	e7d7      	b.n	800ae76 <__sfp+0x1e>
 800aec6:	2104      	movs	r1, #4
 800aec8:	0038      	movs	r0, r7
 800aeca:	f7ff ff57 	bl	800ad7c <__sfmoreglue>
 800aece:	1e04      	subs	r4, r0, #0
 800aed0:	6030      	str	r0, [r6, #0]
 800aed2:	d1d5      	bne.n	800ae80 <__sfp+0x28>
 800aed4:	f7ff ff70 	bl	800adb8 <__sfp_lock_release>
 800aed8:	230c      	movs	r3, #12
 800aeda:	603b      	str	r3, [r7, #0]
 800aedc:	e7ef      	b.n	800aebe <__sfp+0x66>
 800aede:	46c0      	nop			; (mov r8, r8)
 800aee0:	0800d084 	.word	0x0800d084
 800aee4:	ffff0001 	.word	0xffff0001

0800aee8 <_fwalk_reent>:
 800aee8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aeea:	0004      	movs	r4, r0
 800aeec:	0006      	movs	r6, r0
 800aeee:	2700      	movs	r7, #0
 800aef0:	9101      	str	r1, [sp, #4]
 800aef2:	3448      	adds	r4, #72	; 0x48
 800aef4:	6863      	ldr	r3, [r4, #4]
 800aef6:	68a5      	ldr	r5, [r4, #8]
 800aef8:	9300      	str	r3, [sp, #0]
 800aefa:	9b00      	ldr	r3, [sp, #0]
 800aefc:	3b01      	subs	r3, #1
 800aefe:	9300      	str	r3, [sp, #0]
 800af00:	d504      	bpl.n	800af0c <_fwalk_reent+0x24>
 800af02:	6824      	ldr	r4, [r4, #0]
 800af04:	2c00      	cmp	r4, #0
 800af06:	d1f5      	bne.n	800aef4 <_fwalk_reent+0xc>
 800af08:	0038      	movs	r0, r7
 800af0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800af0c:	89ab      	ldrh	r3, [r5, #12]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d908      	bls.n	800af24 <_fwalk_reent+0x3c>
 800af12:	220e      	movs	r2, #14
 800af14:	5eab      	ldrsh	r3, [r5, r2]
 800af16:	3301      	adds	r3, #1
 800af18:	d004      	beq.n	800af24 <_fwalk_reent+0x3c>
 800af1a:	0029      	movs	r1, r5
 800af1c:	0030      	movs	r0, r6
 800af1e:	9b01      	ldr	r3, [sp, #4]
 800af20:	4798      	blx	r3
 800af22:	4307      	orrs	r7, r0
 800af24:	3568      	adds	r5, #104	; 0x68
 800af26:	e7e8      	b.n	800aefa <_fwalk_reent+0x12>

0800af28 <rshift>:
 800af28:	0002      	movs	r2, r0
 800af2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af2c:	6904      	ldr	r4, [r0, #16]
 800af2e:	3214      	adds	r2, #20
 800af30:	0013      	movs	r3, r2
 800af32:	b085      	sub	sp, #20
 800af34:	114f      	asrs	r7, r1, #5
 800af36:	42bc      	cmp	r4, r7
 800af38:	dd31      	ble.n	800af9e <rshift+0x76>
 800af3a:	00bb      	lsls	r3, r7, #2
 800af3c:	18d3      	adds	r3, r2, r3
 800af3e:	261f      	movs	r6, #31
 800af40:	9301      	str	r3, [sp, #4]
 800af42:	000b      	movs	r3, r1
 800af44:	00a5      	lsls	r5, r4, #2
 800af46:	4033      	ands	r3, r6
 800af48:	1955      	adds	r5, r2, r5
 800af4a:	9302      	str	r3, [sp, #8]
 800af4c:	4231      	tst	r1, r6
 800af4e:	d10c      	bne.n	800af6a <rshift+0x42>
 800af50:	0016      	movs	r6, r2
 800af52:	9901      	ldr	r1, [sp, #4]
 800af54:	428d      	cmp	r5, r1
 800af56:	d838      	bhi.n	800afca <rshift+0xa2>
 800af58:	9901      	ldr	r1, [sp, #4]
 800af5a:	2300      	movs	r3, #0
 800af5c:	3903      	subs	r1, #3
 800af5e:	428d      	cmp	r5, r1
 800af60:	d301      	bcc.n	800af66 <rshift+0x3e>
 800af62:	1be3      	subs	r3, r4, r7
 800af64:	009b      	lsls	r3, r3, #2
 800af66:	18d3      	adds	r3, r2, r3
 800af68:	e019      	b.n	800af9e <rshift+0x76>
 800af6a:	2120      	movs	r1, #32
 800af6c:	9b02      	ldr	r3, [sp, #8]
 800af6e:	9e01      	ldr	r6, [sp, #4]
 800af70:	1acb      	subs	r3, r1, r3
 800af72:	9303      	str	r3, [sp, #12]
 800af74:	ce02      	ldmia	r6!, {r1}
 800af76:	9b02      	ldr	r3, [sp, #8]
 800af78:	4694      	mov	ip, r2
 800af7a:	40d9      	lsrs	r1, r3
 800af7c:	9100      	str	r1, [sp, #0]
 800af7e:	42b5      	cmp	r5, r6
 800af80:	d816      	bhi.n	800afb0 <rshift+0x88>
 800af82:	9e01      	ldr	r6, [sp, #4]
 800af84:	2300      	movs	r3, #0
 800af86:	3601      	adds	r6, #1
 800af88:	42b5      	cmp	r5, r6
 800af8a:	d302      	bcc.n	800af92 <rshift+0x6a>
 800af8c:	1be3      	subs	r3, r4, r7
 800af8e:	009b      	lsls	r3, r3, #2
 800af90:	3b04      	subs	r3, #4
 800af92:	9900      	ldr	r1, [sp, #0]
 800af94:	18d3      	adds	r3, r2, r3
 800af96:	6019      	str	r1, [r3, #0]
 800af98:	2900      	cmp	r1, #0
 800af9a:	d000      	beq.n	800af9e <rshift+0x76>
 800af9c:	3304      	adds	r3, #4
 800af9e:	1a99      	subs	r1, r3, r2
 800afa0:	1089      	asrs	r1, r1, #2
 800afa2:	6101      	str	r1, [r0, #16]
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d101      	bne.n	800afac <rshift+0x84>
 800afa8:	2300      	movs	r3, #0
 800afaa:	6143      	str	r3, [r0, #20]
 800afac:	b005      	add	sp, #20
 800afae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afb0:	6833      	ldr	r3, [r6, #0]
 800afb2:	9903      	ldr	r1, [sp, #12]
 800afb4:	408b      	lsls	r3, r1
 800afb6:	9900      	ldr	r1, [sp, #0]
 800afb8:	4319      	orrs	r1, r3
 800afba:	4663      	mov	r3, ip
 800afbc:	c302      	stmia	r3!, {r1}
 800afbe:	469c      	mov	ip, r3
 800afc0:	ce02      	ldmia	r6!, {r1}
 800afc2:	9b02      	ldr	r3, [sp, #8]
 800afc4:	40d9      	lsrs	r1, r3
 800afc6:	9100      	str	r1, [sp, #0]
 800afc8:	e7d9      	b.n	800af7e <rshift+0x56>
 800afca:	c908      	ldmia	r1!, {r3}
 800afcc:	c608      	stmia	r6!, {r3}
 800afce:	e7c1      	b.n	800af54 <rshift+0x2c>

0800afd0 <__hexdig_fun>:
 800afd0:	0002      	movs	r2, r0
 800afd2:	3a30      	subs	r2, #48	; 0x30
 800afd4:	0003      	movs	r3, r0
 800afd6:	2a09      	cmp	r2, #9
 800afd8:	d802      	bhi.n	800afe0 <__hexdig_fun+0x10>
 800afda:	3b20      	subs	r3, #32
 800afdc:	b2d8      	uxtb	r0, r3
 800afde:	4770      	bx	lr
 800afe0:	0002      	movs	r2, r0
 800afe2:	3a61      	subs	r2, #97	; 0x61
 800afe4:	2a05      	cmp	r2, #5
 800afe6:	d801      	bhi.n	800afec <__hexdig_fun+0x1c>
 800afe8:	3b47      	subs	r3, #71	; 0x47
 800afea:	e7f7      	b.n	800afdc <__hexdig_fun+0xc>
 800afec:	001a      	movs	r2, r3
 800afee:	3a41      	subs	r2, #65	; 0x41
 800aff0:	2000      	movs	r0, #0
 800aff2:	2a05      	cmp	r2, #5
 800aff4:	d8f3      	bhi.n	800afde <__hexdig_fun+0xe>
 800aff6:	3b27      	subs	r3, #39	; 0x27
 800aff8:	e7f0      	b.n	800afdc <__hexdig_fun+0xc>
	...

0800affc <__gethex>:
 800affc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800affe:	b08d      	sub	sp, #52	; 0x34
 800b000:	930a      	str	r3, [sp, #40]	; 0x28
 800b002:	4bbf      	ldr	r3, [pc, #764]	; (800b300 <__gethex+0x304>)
 800b004:	9005      	str	r0, [sp, #20]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	9109      	str	r1, [sp, #36]	; 0x24
 800b00a:	0018      	movs	r0, r3
 800b00c:	9202      	str	r2, [sp, #8]
 800b00e:	9307      	str	r3, [sp, #28]
 800b010:	f7f5 f87a 	bl	8000108 <strlen>
 800b014:	2202      	movs	r2, #2
 800b016:	9b07      	ldr	r3, [sp, #28]
 800b018:	4252      	negs	r2, r2
 800b01a:	181b      	adds	r3, r3, r0
 800b01c:	3b01      	subs	r3, #1
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	9003      	str	r0, [sp, #12]
 800b022:	930b      	str	r3, [sp, #44]	; 0x2c
 800b024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b026:	6819      	ldr	r1, [r3, #0]
 800b028:	1c8b      	adds	r3, r1, #2
 800b02a:	1a52      	subs	r2, r2, r1
 800b02c:	18d1      	adds	r1, r2, r3
 800b02e:	9301      	str	r3, [sp, #4]
 800b030:	9108      	str	r1, [sp, #32]
 800b032:	9901      	ldr	r1, [sp, #4]
 800b034:	3301      	adds	r3, #1
 800b036:	7808      	ldrb	r0, [r1, #0]
 800b038:	2830      	cmp	r0, #48	; 0x30
 800b03a:	d0f7      	beq.n	800b02c <__gethex+0x30>
 800b03c:	f7ff ffc8 	bl	800afd0 <__hexdig_fun>
 800b040:	2300      	movs	r3, #0
 800b042:	001c      	movs	r4, r3
 800b044:	9304      	str	r3, [sp, #16]
 800b046:	4298      	cmp	r0, r3
 800b048:	d11f      	bne.n	800b08a <__gethex+0x8e>
 800b04a:	9a03      	ldr	r2, [sp, #12]
 800b04c:	9907      	ldr	r1, [sp, #28]
 800b04e:	9801      	ldr	r0, [sp, #4]
 800b050:	f001 fc0e 	bl	800c870 <strncmp>
 800b054:	0007      	movs	r7, r0
 800b056:	42a0      	cmp	r0, r4
 800b058:	d000      	beq.n	800b05c <__gethex+0x60>
 800b05a:	e06b      	b.n	800b134 <__gethex+0x138>
 800b05c:	9b01      	ldr	r3, [sp, #4]
 800b05e:	9a03      	ldr	r2, [sp, #12]
 800b060:	5c98      	ldrb	r0, [r3, r2]
 800b062:	189d      	adds	r5, r3, r2
 800b064:	f7ff ffb4 	bl	800afd0 <__hexdig_fun>
 800b068:	2301      	movs	r3, #1
 800b06a:	9304      	str	r3, [sp, #16]
 800b06c:	42a0      	cmp	r0, r4
 800b06e:	d030      	beq.n	800b0d2 <__gethex+0xd6>
 800b070:	9501      	str	r5, [sp, #4]
 800b072:	9b01      	ldr	r3, [sp, #4]
 800b074:	7818      	ldrb	r0, [r3, #0]
 800b076:	2830      	cmp	r0, #48	; 0x30
 800b078:	d009      	beq.n	800b08e <__gethex+0x92>
 800b07a:	f7ff ffa9 	bl	800afd0 <__hexdig_fun>
 800b07e:	4242      	negs	r2, r0
 800b080:	4142      	adcs	r2, r0
 800b082:	2301      	movs	r3, #1
 800b084:	002c      	movs	r4, r5
 800b086:	9204      	str	r2, [sp, #16]
 800b088:	9308      	str	r3, [sp, #32]
 800b08a:	9d01      	ldr	r5, [sp, #4]
 800b08c:	e004      	b.n	800b098 <__gethex+0x9c>
 800b08e:	9b01      	ldr	r3, [sp, #4]
 800b090:	3301      	adds	r3, #1
 800b092:	9301      	str	r3, [sp, #4]
 800b094:	e7ed      	b.n	800b072 <__gethex+0x76>
 800b096:	3501      	adds	r5, #1
 800b098:	7828      	ldrb	r0, [r5, #0]
 800b09a:	f7ff ff99 	bl	800afd0 <__hexdig_fun>
 800b09e:	1e07      	subs	r7, r0, #0
 800b0a0:	d1f9      	bne.n	800b096 <__gethex+0x9a>
 800b0a2:	0028      	movs	r0, r5
 800b0a4:	9a03      	ldr	r2, [sp, #12]
 800b0a6:	9907      	ldr	r1, [sp, #28]
 800b0a8:	f001 fbe2 	bl	800c870 <strncmp>
 800b0ac:	2800      	cmp	r0, #0
 800b0ae:	d10e      	bne.n	800b0ce <__gethex+0xd2>
 800b0b0:	2c00      	cmp	r4, #0
 800b0b2:	d107      	bne.n	800b0c4 <__gethex+0xc8>
 800b0b4:	9b03      	ldr	r3, [sp, #12]
 800b0b6:	18ed      	adds	r5, r5, r3
 800b0b8:	002c      	movs	r4, r5
 800b0ba:	7828      	ldrb	r0, [r5, #0]
 800b0bc:	f7ff ff88 	bl	800afd0 <__hexdig_fun>
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	d102      	bne.n	800b0ca <__gethex+0xce>
 800b0c4:	1b64      	subs	r4, r4, r5
 800b0c6:	00a7      	lsls	r7, r4, #2
 800b0c8:	e003      	b.n	800b0d2 <__gethex+0xd6>
 800b0ca:	3501      	adds	r5, #1
 800b0cc:	e7f5      	b.n	800b0ba <__gethex+0xbe>
 800b0ce:	2c00      	cmp	r4, #0
 800b0d0:	d1f8      	bne.n	800b0c4 <__gethex+0xc8>
 800b0d2:	2220      	movs	r2, #32
 800b0d4:	782b      	ldrb	r3, [r5, #0]
 800b0d6:	002e      	movs	r6, r5
 800b0d8:	4393      	bics	r3, r2
 800b0da:	2b50      	cmp	r3, #80	; 0x50
 800b0dc:	d11d      	bne.n	800b11a <__gethex+0x11e>
 800b0de:	786b      	ldrb	r3, [r5, #1]
 800b0e0:	2b2b      	cmp	r3, #43	; 0x2b
 800b0e2:	d02c      	beq.n	800b13e <__gethex+0x142>
 800b0e4:	2b2d      	cmp	r3, #45	; 0x2d
 800b0e6:	d02e      	beq.n	800b146 <__gethex+0x14a>
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	1c6e      	adds	r6, r5, #1
 800b0ec:	9306      	str	r3, [sp, #24]
 800b0ee:	7830      	ldrb	r0, [r6, #0]
 800b0f0:	f7ff ff6e 	bl	800afd0 <__hexdig_fun>
 800b0f4:	1e43      	subs	r3, r0, #1
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	2b18      	cmp	r3, #24
 800b0fa:	d82b      	bhi.n	800b154 <__gethex+0x158>
 800b0fc:	3810      	subs	r0, #16
 800b0fe:	0004      	movs	r4, r0
 800b100:	7870      	ldrb	r0, [r6, #1]
 800b102:	f7ff ff65 	bl	800afd0 <__hexdig_fun>
 800b106:	1e43      	subs	r3, r0, #1
 800b108:	b2db      	uxtb	r3, r3
 800b10a:	3601      	adds	r6, #1
 800b10c:	2b18      	cmp	r3, #24
 800b10e:	d91c      	bls.n	800b14a <__gethex+0x14e>
 800b110:	9b06      	ldr	r3, [sp, #24]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d000      	beq.n	800b118 <__gethex+0x11c>
 800b116:	4264      	negs	r4, r4
 800b118:	193f      	adds	r7, r7, r4
 800b11a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b11c:	601e      	str	r6, [r3, #0]
 800b11e:	9b04      	ldr	r3, [sp, #16]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d019      	beq.n	800b158 <__gethex+0x15c>
 800b124:	2600      	movs	r6, #0
 800b126:	9b08      	ldr	r3, [sp, #32]
 800b128:	42b3      	cmp	r3, r6
 800b12a:	d100      	bne.n	800b12e <__gethex+0x132>
 800b12c:	3606      	adds	r6, #6
 800b12e:	0030      	movs	r0, r6
 800b130:	b00d      	add	sp, #52	; 0x34
 800b132:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b134:	2301      	movs	r3, #1
 800b136:	2700      	movs	r7, #0
 800b138:	9d01      	ldr	r5, [sp, #4]
 800b13a:	9304      	str	r3, [sp, #16]
 800b13c:	e7c9      	b.n	800b0d2 <__gethex+0xd6>
 800b13e:	2300      	movs	r3, #0
 800b140:	9306      	str	r3, [sp, #24]
 800b142:	1cae      	adds	r6, r5, #2
 800b144:	e7d3      	b.n	800b0ee <__gethex+0xf2>
 800b146:	2301      	movs	r3, #1
 800b148:	e7fa      	b.n	800b140 <__gethex+0x144>
 800b14a:	230a      	movs	r3, #10
 800b14c:	435c      	muls	r4, r3
 800b14e:	1824      	adds	r4, r4, r0
 800b150:	3c10      	subs	r4, #16
 800b152:	e7d5      	b.n	800b100 <__gethex+0x104>
 800b154:	002e      	movs	r6, r5
 800b156:	e7e0      	b.n	800b11a <__gethex+0x11e>
 800b158:	9b01      	ldr	r3, [sp, #4]
 800b15a:	9904      	ldr	r1, [sp, #16]
 800b15c:	1aeb      	subs	r3, r5, r3
 800b15e:	3b01      	subs	r3, #1
 800b160:	2b07      	cmp	r3, #7
 800b162:	dc0a      	bgt.n	800b17a <__gethex+0x17e>
 800b164:	9805      	ldr	r0, [sp, #20]
 800b166:	f000 fa83 	bl	800b670 <_Balloc>
 800b16a:	1e04      	subs	r4, r0, #0
 800b16c:	d108      	bne.n	800b180 <__gethex+0x184>
 800b16e:	0002      	movs	r2, r0
 800b170:	21de      	movs	r1, #222	; 0xde
 800b172:	4b64      	ldr	r3, [pc, #400]	; (800b304 <__gethex+0x308>)
 800b174:	4864      	ldr	r0, [pc, #400]	; (800b308 <__gethex+0x30c>)
 800b176:	f001 fc7d 	bl	800ca74 <__assert_func>
 800b17a:	3101      	adds	r1, #1
 800b17c:	105b      	asrs	r3, r3, #1
 800b17e:	e7ef      	b.n	800b160 <__gethex+0x164>
 800b180:	0003      	movs	r3, r0
 800b182:	3314      	adds	r3, #20
 800b184:	9304      	str	r3, [sp, #16]
 800b186:	9309      	str	r3, [sp, #36]	; 0x24
 800b188:	2300      	movs	r3, #0
 800b18a:	001e      	movs	r6, r3
 800b18c:	9306      	str	r3, [sp, #24]
 800b18e:	9b01      	ldr	r3, [sp, #4]
 800b190:	42ab      	cmp	r3, r5
 800b192:	d340      	bcc.n	800b216 <__gethex+0x21a>
 800b194:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b196:	9b04      	ldr	r3, [sp, #16]
 800b198:	c540      	stmia	r5!, {r6}
 800b19a:	1aed      	subs	r5, r5, r3
 800b19c:	10ad      	asrs	r5, r5, #2
 800b19e:	0030      	movs	r0, r6
 800b1a0:	6125      	str	r5, [r4, #16]
 800b1a2:	f000 fb5d 	bl	800b860 <__hi0bits>
 800b1a6:	9b02      	ldr	r3, [sp, #8]
 800b1a8:	016d      	lsls	r5, r5, #5
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	1a2e      	subs	r6, r5, r0
 800b1ae:	9301      	str	r3, [sp, #4]
 800b1b0:	429e      	cmp	r6, r3
 800b1b2:	dd5a      	ble.n	800b26a <__gethex+0x26e>
 800b1b4:	1af6      	subs	r6, r6, r3
 800b1b6:	0031      	movs	r1, r6
 800b1b8:	0020      	movs	r0, r4
 800b1ba:	f000 feff 	bl	800bfbc <__any_on>
 800b1be:	1e05      	subs	r5, r0, #0
 800b1c0:	d016      	beq.n	800b1f0 <__gethex+0x1f4>
 800b1c2:	2501      	movs	r5, #1
 800b1c4:	211f      	movs	r1, #31
 800b1c6:	0028      	movs	r0, r5
 800b1c8:	1e73      	subs	r3, r6, #1
 800b1ca:	4019      	ands	r1, r3
 800b1cc:	4088      	lsls	r0, r1
 800b1ce:	0001      	movs	r1, r0
 800b1d0:	115a      	asrs	r2, r3, #5
 800b1d2:	9804      	ldr	r0, [sp, #16]
 800b1d4:	0092      	lsls	r2, r2, #2
 800b1d6:	5812      	ldr	r2, [r2, r0]
 800b1d8:	420a      	tst	r2, r1
 800b1da:	d009      	beq.n	800b1f0 <__gethex+0x1f4>
 800b1dc:	42ab      	cmp	r3, r5
 800b1de:	dd06      	ble.n	800b1ee <__gethex+0x1f2>
 800b1e0:	0020      	movs	r0, r4
 800b1e2:	1eb1      	subs	r1, r6, #2
 800b1e4:	f000 feea 	bl	800bfbc <__any_on>
 800b1e8:	3502      	adds	r5, #2
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	d100      	bne.n	800b1f0 <__gethex+0x1f4>
 800b1ee:	2502      	movs	r5, #2
 800b1f0:	0031      	movs	r1, r6
 800b1f2:	0020      	movs	r0, r4
 800b1f4:	f7ff fe98 	bl	800af28 <rshift>
 800b1f8:	19bf      	adds	r7, r7, r6
 800b1fa:	9b02      	ldr	r3, [sp, #8]
 800b1fc:	689b      	ldr	r3, [r3, #8]
 800b1fe:	9303      	str	r3, [sp, #12]
 800b200:	42bb      	cmp	r3, r7
 800b202:	da42      	bge.n	800b28a <__gethex+0x28e>
 800b204:	0021      	movs	r1, r4
 800b206:	9805      	ldr	r0, [sp, #20]
 800b208:	f000 fa76 	bl	800b6f8 <_Bfree>
 800b20c:	2300      	movs	r3, #0
 800b20e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b210:	26a3      	movs	r6, #163	; 0xa3
 800b212:	6013      	str	r3, [r2, #0]
 800b214:	e78b      	b.n	800b12e <__gethex+0x132>
 800b216:	1e6b      	subs	r3, r5, #1
 800b218:	9308      	str	r3, [sp, #32]
 800b21a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b21c:	781b      	ldrb	r3, [r3, #0]
 800b21e:	4293      	cmp	r3, r2
 800b220:	d014      	beq.n	800b24c <__gethex+0x250>
 800b222:	9b06      	ldr	r3, [sp, #24]
 800b224:	2b20      	cmp	r3, #32
 800b226:	d104      	bne.n	800b232 <__gethex+0x236>
 800b228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b22a:	c340      	stmia	r3!, {r6}
 800b22c:	2600      	movs	r6, #0
 800b22e:	9309      	str	r3, [sp, #36]	; 0x24
 800b230:	9606      	str	r6, [sp, #24]
 800b232:	9b08      	ldr	r3, [sp, #32]
 800b234:	7818      	ldrb	r0, [r3, #0]
 800b236:	f7ff fecb 	bl	800afd0 <__hexdig_fun>
 800b23a:	230f      	movs	r3, #15
 800b23c:	4018      	ands	r0, r3
 800b23e:	9b06      	ldr	r3, [sp, #24]
 800b240:	9d08      	ldr	r5, [sp, #32]
 800b242:	4098      	lsls	r0, r3
 800b244:	3304      	adds	r3, #4
 800b246:	4306      	orrs	r6, r0
 800b248:	9306      	str	r3, [sp, #24]
 800b24a:	e7a0      	b.n	800b18e <__gethex+0x192>
 800b24c:	2301      	movs	r3, #1
 800b24e:	9a03      	ldr	r2, [sp, #12]
 800b250:	1a9d      	subs	r5, r3, r2
 800b252:	9b08      	ldr	r3, [sp, #32]
 800b254:	195d      	adds	r5, r3, r5
 800b256:	9b01      	ldr	r3, [sp, #4]
 800b258:	429d      	cmp	r5, r3
 800b25a:	d3e2      	bcc.n	800b222 <__gethex+0x226>
 800b25c:	0028      	movs	r0, r5
 800b25e:	9907      	ldr	r1, [sp, #28]
 800b260:	f001 fb06 	bl	800c870 <strncmp>
 800b264:	2800      	cmp	r0, #0
 800b266:	d1dc      	bne.n	800b222 <__gethex+0x226>
 800b268:	e791      	b.n	800b18e <__gethex+0x192>
 800b26a:	9b01      	ldr	r3, [sp, #4]
 800b26c:	2500      	movs	r5, #0
 800b26e:	429e      	cmp	r6, r3
 800b270:	dac3      	bge.n	800b1fa <__gethex+0x1fe>
 800b272:	1b9e      	subs	r6, r3, r6
 800b274:	0021      	movs	r1, r4
 800b276:	0032      	movs	r2, r6
 800b278:	9805      	ldr	r0, [sp, #20]
 800b27a:	f000 fc5b 	bl	800bb34 <__lshift>
 800b27e:	0003      	movs	r3, r0
 800b280:	3314      	adds	r3, #20
 800b282:	0004      	movs	r4, r0
 800b284:	1bbf      	subs	r7, r7, r6
 800b286:	9304      	str	r3, [sp, #16]
 800b288:	e7b7      	b.n	800b1fa <__gethex+0x1fe>
 800b28a:	9b02      	ldr	r3, [sp, #8]
 800b28c:	685e      	ldr	r6, [r3, #4]
 800b28e:	42be      	cmp	r6, r7
 800b290:	dd71      	ble.n	800b376 <__gethex+0x37a>
 800b292:	9b01      	ldr	r3, [sp, #4]
 800b294:	1bf6      	subs	r6, r6, r7
 800b296:	42b3      	cmp	r3, r6
 800b298:	dc38      	bgt.n	800b30c <__gethex+0x310>
 800b29a:	9b02      	ldr	r3, [sp, #8]
 800b29c:	68db      	ldr	r3, [r3, #12]
 800b29e:	2b02      	cmp	r3, #2
 800b2a0:	d026      	beq.n	800b2f0 <__gethex+0x2f4>
 800b2a2:	2b03      	cmp	r3, #3
 800b2a4:	d028      	beq.n	800b2f8 <__gethex+0x2fc>
 800b2a6:	2b01      	cmp	r3, #1
 800b2a8:	d119      	bne.n	800b2de <__gethex+0x2e2>
 800b2aa:	9b01      	ldr	r3, [sp, #4]
 800b2ac:	42b3      	cmp	r3, r6
 800b2ae:	d116      	bne.n	800b2de <__gethex+0x2e2>
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	d10d      	bne.n	800b2d0 <__gethex+0x2d4>
 800b2b4:	9b02      	ldr	r3, [sp, #8]
 800b2b6:	2662      	movs	r6, #98	; 0x62
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	9301      	str	r3, [sp, #4]
 800b2bc:	9a01      	ldr	r2, [sp, #4]
 800b2be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2c0:	601a      	str	r2, [r3, #0]
 800b2c2:	2301      	movs	r3, #1
 800b2c4:	9a04      	ldr	r2, [sp, #16]
 800b2c6:	6123      	str	r3, [r4, #16]
 800b2c8:	6013      	str	r3, [r2, #0]
 800b2ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b2cc:	601c      	str	r4, [r3, #0]
 800b2ce:	e72e      	b.n	800b12e <__gethex+0x132>
 800b2d0:	9901      	ldr	r1, [sp, #4]
 800b2d2:	0020      	movs	r0, r4
 800b2d4:	3901      	subs	r1, #1
 800b2d6:	f000 fe71 	bl	800bfbc <__any_on>
 800b2da:	2800      	cmp	r0, #0
 800b2dc:	d1ea      	bne.n	800b2b4 <__gethex+0x2b8>
 800b2de:	0021      	movs	r1, r4
 800b2e0:	9805      	ldr	r0, [sp, #20]
 800b2e2:	f000 fa09 	bl	800b6f8 <_Bfree>
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b2ea:	2650      	movs	r6, #80	; 0x50
 800b2ec:	6013      	str	r3, [r2, #0]
 800b2ee:	e71e      	b.n	800b12e <__gethex+0x132>
 800b2f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d1f3      	bne.n	800b2de <__gethex+0x2e2>
 800b2f6:	e7dd      	b.n	800b2b4 <__gethex+0x2b8>
 800b2f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d1da      	bne.n	800b2b4 <__gethex+0x2b8>
 800b2fe:	e7ee      	b.n	800b2de <__gethex+0x2e2>
 800b300:	0800d374 	.word	0x0800d374
 800b304:	0800d298 	.word	0x0800d298
 800b308:	0800d30c 	.word	0x0800d30c
 800b30c:	1e77      	subs	r7, r6, #1
 800b30e:	2d00      	cmp	r5, #0
 800b310:	d12f      	bne.n	800b372 <__gethex+0x376>
 800b312:	2f00      	cmp	r7, #0
 800b314:	d004      	beq.n	800b320 <__gethex+0x324>
 800b316:	0039      	movs	r1, r7
 800b318:	0020      	movs	r0, r4
 800b31a:	f000 fe4f 	bl	800bfbc <__any_on>
 800b31e:	0005      	movs	r5, r0
 800b320:	231f      	movs	r3, #31
 800b322:	117a      	asrs	r2, r7, #5
 800b324:	401f      	ands	r7, r3
 800b326:	3b1e      	subs	r3, #30
 800b328:	40bb      	lsls	r3, r7
 800b32a:	9904      	ldr	r1, [sp, #16]
 800b32c:	0092      	lsls	r2, r2, #2
 800b32e:	5852      	ldr	r2, [r2, r1]
 800b330:	421a      	tst	r2, r3
 800b332:	d001      	beq.n	800b338 <__gethex+0x33c>
 800b334:	2302      	movs	r3, #2
 800b336:	431d      	orrs	r5, r3
 800b338:	9b01      	ldr	r3, [sp, #4]
 800b33a:	0031      	movs	r1, r6
 800b33c:	1b9b      	subs	r3, r3, r6
 800b33e:	2602      	movs	r6, #2
 800b340:	0020      	movs	r0, r4
 800b342:	9301      	str	r3, [sp, #4]
 800b344:	f7ff fdf0 	bl	800af28 <rshift>
 800b348:	9b02      	ldr	r3, [sp, #8]
 800b34a:	685f      	ldr	r7, [r3, #4]
 800b34c:	2d00      	cmp	r5, #0
 800b34e:	d041      	beq.n	800b3d4 <__gethex+0x3d8>
 800b350:	9b02      	ldr	r3, [sp, #8]
 800b352:	68db      	ldr	r3, [r3, #12]
 800b354:	2b02      	cmp	r3, #2
 800b356:	d010      	beq.n	800b37a <__gethex+0x37e>
 800b358:	2b03      	cmp	r3, #3
 800b35a:	d012      	beq.n	800b382 <__gethex+0x386>
 800b35c:	2b01      	cmp	r3, #1
 800b35e:	d106      	bne.n	800b36e <__gethex+0x372>
 800b360:	07aa      	lsls	r2, r5, #30
 800b362:	d504      	bpl.n	800b36e <__gethex+0x372>
 800b364:	9a04      	ldr	r2, [sp, #16]
 800b366:	6810      	ldr	r0, [r2, #0]
 800b368:	4305      	orrs	r5, r0
 800b36a:	421d      	tst	r5, r3
 800b36c:	d10c      	bne.n	800b388 <__gethex+0x38c>
 800b36e:	2310      	movs	r3, #16
 800b370:	e02f      	b.n	800b3d2 <__gethex+0x3d6>
 800b372:	2501      	movs	r5, #1
 800b374:	e7d4      	b.n	800b320 <__gethex+0x324>
 800b376:	2601      	movs	r6, #1
 800b378:	e7e8      	b.n	800b34c <__gethex+0x350>
 800b37a:	2301      	movs	r3, #1
 800b37c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b37e:	1a9b      	subs	r3, r3, r2
 800b380:	9313      	str	r3, [sp, #76]	; 0x4c
 800b382:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b384:	2b00      	cmp	r3, #0
 800b386:	d0f2      	beq.n	800b36e <__gethex+0x372>
 800b388:	6923      	ldr	r3, [r4, #16]
 800b38a:	2000      	movs	r0, #0
 800b38c:	9303      	str	r3, [sp, #12]
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	9304      	str	r3, [sp, #16]
 800b392:	0023      	movs	r3, r4
 800b394:	9a04      	ldr	r2, [sp, #16]
 800b396:	3314      	adds	r3, #20
 800b398:	1899      	adds	r1, r3, r2
 800b39a:	681a      	ldr	r2, [r3, #0]
 800b39c:	1c55      	adds	r5, r2, #1
 800b39e:	d01e      	beq.n	800b3de <__gethex+0x3e2>
 800b3a0:	3201      	adds	r2, #1
 800b3a2:	601a      	str	r2, [r3, #0]
 800b3a4:	0023      	movs	r3, r4
 800b3a6:	3314      	adds	r3, #20
 800b3a8:	2e02      	cmp	r6, #2
 800b3aa:	d140      	bne.n	800b42e <__gethex+0x432>
 800b3ac:	9a02      	ldr	r2, [sp, #8]
 800b3ae:	9901      	ldr	r1, [sp, #4]
 800b3b0:	6812      	ldr	r2, [r2, #0]
 800b3b2:	3a01      	subs	r2, #1
 800b3b4:	428a      	cmp	r2, r1
 800b3b6:	d10b      	bne.n	800b3d0 <__gethex+0x3d4>
 800b3b8:	114a      	asrs	r2, r1, #5
 800b3ba:	211f      	movs	r1, #31
 800b3bc:	9801      	ldr	r0, [sp, #4]
 800b3be:	0092      	lsls	r2, r2, #2
 800b3c0:	4001      	ands	r1, r0
 800b3c2:	2001      	movs	r0, #1
 800b3c4:	0005      	movs	r5, r0
 800b3c6:	408d      	lsls	r5, r1
 800b3c8:	58d3      	ldr	r3, [r2, r3]
 800b3ca:	422b      	tst	r3, r5
 800b3cc:	d000      	beq.n	800b3d0 <__gethex+0x3d4>
 800b3ce:	2601      	movs	r6, #1
 800b3d0:	2320      	movs	r3, #32
 800b3d2:	431e      	orrs	r6, r3
 800b3d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3d6:	601c      	str	r4, [r3, #0]
 800b3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3da:	601f      	str	r7, [r3, #0]
 800b3dc:	e6a7      	b.n	800b12e <__gethex+0x132>
 800b3de:	c301      	stmia	r3!, {r0}
 800b3e0:	4299      	cmp	r1, r3
 800b3e2:	d8da      	bhi.n	800b39a <__gethex+0x39e>
 800b3e4:	9b03      	ldr	r3, [sp, #12]
 800b3e6:	68a2      	ldr	r2, [r4, #8]
 800b3e8:	4293      	cmp	r3, r2
 800b3ea:	db17      	blt.n	800b41c <__gethex+0x420>
 800b3ec:	6863      	ldr	r3, [r4, #4]
 800b3ee:	9805      	ldr	r0, [sp, #20]
 800b3f0:	1c59      	adds	r1, r3, #1
 800b3f2:	f000 f93d 	bl	800b670 <_Balloc>
 800b3f6:	1e05      	subs	r5, r0, #0
 800b3f8:	d103      	bne.n	800b402 <__gethex+0x406>
 800b3fa:	0002      	movs	r2, r0
 800b3fc:	2184      	movs	r1, #132	; 0x84
 800b3fe:	4b1c      	ldr	r3, [pc, #112]	; (800b470 <__gethex+0x474>)
 800b400:	e6b8      	b.n	800b174 <__gethex+0x178>
 800b402:	0021      	movs	r1, r4
 800b404:	6923      	ldr	r3, [r4, #16]
 800b406:	310c      	adds	r1, #12
 800b408:	1c9a      	adds	r2, r3, #2
 800b40a:	0092      	lsls	r2, r2, #2
 800b40c:	300c      	adds	r0, #12
 800b40e:	f7fd f857 	bl	80084c0 <memcpy>
 800b412:	0021      	movs	r1, r4
 800b414:	9805      	ldr	r0, [sp, #20]
 800b416:	f000 f96f 	bl	800b6f8 <_Bfree>
 800b41a:	002c      	movs	r4, r5
 800b41c:	6923      	ldr	r3, [r4, #16]
 800b41e:	1c5a      	adds	r2, r3, #1
 800b420:	6122      	str	r2, [r4, #16]
 800b422:	2201      	movs	r2, #1
 800b424:	3304      	adds	r3, #4
 800b426:	009b      	lsls	r3, r3, #2
 800b428:	18e3      	adds	r3, r4, r3
 800b42a:	605a      	str	r2, [r3, #4]
 800b42c:	e7ba      	b.n	800b3a4 <__gethex+0x3a8>
 800b42e:	6922      	ldr	r2, [r4, #16]
 800b430:	9903      	ldr	r1, [sp, #12]
 800b432:	428a      	cmp	r2, r1
 800b434:	dd09      	ble.n	800b44a <__gethex+0x44e>
 800b436:	2101      	movs	r1, #1
 800b438:	0020      	movs	r0, r4
 800b43a:	f7ff fd75 	bl	800af28 <rshift>
 800b43e:	9b02      	ldr	r3, [sp, #8]
 800b440:	3701      	adds	r7, #1
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	42bb      	cmp	r3, r7
 800b446:	dac2      	bge.n	800b3ce <__gethex+0x3d2>
 800b448:	e6dc      	b.n	800b204 <__gethex+0x208>
 800b44a:	221f      	movs	r2, #31
 800b44c:	9d01      	ldr	r5, [sp, #4]
 800b44e:	9901      	ldr	r1, [sp, #4]
 800b450:	2601      	movs	r6, #1
 800b452:	4015      	ands	r5, r2
 800b454:	4211      	tst	r1, r2
 800b456:	d0bb      	beq.n	800b3d0 <__gethex+0x3d4>
 800b458:	9a04      	ldr	r2, [sp, #16]
 800b45a:	189b      	adds	r3, r3, r2
 800b45c:	3b04      	subs	r3, #4
 800b45e:	6818      	ldr	r0, [r3, #0]
 800b460:	f000 f9fe 	bl	800b860 <__hi0bits>
 800b464:	2320      	movs	r3, #32
 800b466:	1b5d      	subs	r5, r3, r5
 800b468:	42a8      	cmp	r0, r5
 800b46a:	dbe4      	blt.n	800b436 <__gethex+0x43a>
 800b46c:	e7b0      	b.n	800b3d0 <__gethex+0x3d4>
 800b46e:	46c0      	nop			; (mov r8, r8)
 800b470:	0800d298 	.word	0x0800d298

0800b474 <L_shift>:
 800b474:	2308      	movs	r3, #8
 800b476:	b570      	push	{r4, r5, r6, lr}
 800b478:	2520      	movs	r5, #32
 800b47a:	1a9a      	subs	r2, r3, r2
 800b47c:	0092      	lsls	r2, r2, #2
 800b47e:	1aad      	subs	r5, r5, r2
 800b480:	6843      	ldr	r3, [r0, #4]
 800b482:	6806      	ldr	r6, [r0, #0]
 800b484:	001c      	movs	r4, r3
 800b486:	40ac      	lsls	r4, r5
 800b488:	40d3      	lsrs	r3, r2
 800b48a:	4334      	orrs	r4, r6
 800b48c:	6004      	str	r4, [r0, #0]
 800b48e:	6043      	str	r3, [r0, #4]
 800b490:	3004      	adds	r0, #4
 800b492:	4288      	cmp	r0, r1
 800b494:	d3f4      	bcc.n	800b480 <L_shift+0xc>
 800b496:	bd70      	pop	{r4, r5, r6, pc}

0800b498 <__match>:
 800b498:	b530      	push	{r4, r5, lr}
 800b49a:	6803      	ldr	r3, [r0, #0]
 800b49c:	780c      	ldrb	r4, [r1, #0]
 800b49e:	3301      	adds	r3, #1
 800b4a0:	2c00      	cmp	r4, #0
 800b4a2:	d102      	bne.n	800b4aa <__match+0x12>
 800b4a4:	6003      	str	r3, [r0, #0]
 800b4a6:	2001      	movs	r0, #1
 800b4a8:	bd30      	pop	{r4, r5, pc}
 800b4aa:	781a      	ldrb	r2, [r3, #0]
 800b4ac:	0015      	movs	r5, r2
 800b4ae:	3d41      	subs	r5, #65	; 0x41
 800b4b0:	2d19      	cmp	r5, #25
 800b4b2:	d800      	bhi.n	800b4b6 <__match+0x1e>
 800b4b4:	3220      	adds	r2, #32
 800b4b6:	3101      	adds	r1, #1
 800b4b8:	42a2      	cmp	r2, r4
 800b4ba:	d0ef      	beq.n	800b49c <__match+0x4>
 800b4bc:	2000      	movs	r0, #0
 800b4be:	e7f3      	b.n	800b4a8 <__match+0x10>

0800b4c0 <__hexnan>:
 800b4c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4c2:	680b      	ldr	r3, [r1, #0]
 800b4c4:	b08b      	sub	sp, #44	; 0x2c
 800b4c6:	9201      	str	r2, [sp, #4]
 800b4c8:	9901      	ldr	r1, [sp, #4]
 800b4ca:	115a      	asrs	r2, r3, #5
 800b4cc:	0092      	lsls	r2, r2, #2
 800b4ce:	188a      	adds	r2, r1, r2
 800b4d0:	9202      	str	r2, [sp, #8]
 800b4d2:	0019      	movs	r1, r3
 800b4d4:	221f      	movs	r2, #31
 800b4d6:	4011      	ands	r1, r2
 800b4d8:	9008      	str	r0, [sp, #32]
 800b4da:	9106      	str	r1, [sp, #24]
 800b4dc:	4213      	tst	r3, r2
 800b4de:	d002      	beq.n	800b4e6 <__hexnan+0x26>
 800b4e0:	9b02      	ldr	r3, [sp, #8]
 800b4e2:	3304      	adds	r3, #4
 800b4e4:	9302      	str	r3, [sp, #8]
 800b4e6:	9b02      	ldr	r3, [sp, #8]
 800b4e8:	2500      	movs	r5, #0
 800b4ea:	1f1e      	subs	r6, r3, #4
 800b4ec:	0037      	movs	r7, r6
 800b4ee:	0034      	movs	r4, r6
 800b4f0:	9b08      	ldr	r3, [sp, #32]
 800b4f2:	6035      	str	r5, [r6, #0]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	9507      	str	r5, [sp, #28]
 800b4f8:	9305      	str	r3, [sp, #20]
 800b4fa:	9503      	str	r5, [sp, #12]
 800b4fc:	9b05      	ldr	r3, [sp, #20]
 800b4fe:	3301      	adds	r3, #1
 800b500:	9309      	str	r3, [sp, #36]	; 0x24
 800b502:	9b05      	ldr	r3, [sp, #20]
 800b504:	785b      	ldrb	r3, [r3, #1]
 800b506:	9304      	str	r3, [sp, #16]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d028      	beq.n	800b55e <__hexnan+0x9e>
 800b50c:	9804      	ldr	r0, [sp, #16]
 800b50e:	f7ff fd5f 	bl	800afd0 <__hexdig_fun>
 800b512:	2800      	cmp	r0, #0
 800b514:	d154      	bne.n	800b5c0 <__hexnan+0x100>
 800b516:	9b04      	ldr	r3, [sp, #16]
 800b518:	2b20      	cmp	r3, #32
 800b51a:	d819      	bhi.n	800b550 <__hexnan+0x90>
 800b51c:	9b03      	ldr	r3, [sp, #12]
 800b51e:	9a07      	ldr	r2, [sp, #28]
 800b520:	4293      	cmp	r3, r2
 800b522:	dd12      	ble.n	800b54a <__hexnan+0x8a>
 800b524:	42bc      	cmp	r4, r7
 800b526:	d206      	bcs.n	800b536 <__hexnan+0x76>
 800b528:	2d07      	cmp	r5, #7
 800b52a:	dc04      	bgt.n	800b536 <__hexnan+0x76>
 800b52c:	002a      	movs	r2, r5
 800b52e:	0039      	movs	r1, r7
 800b530:	0020      	movs	r0, r4
 800b532:	f7ff ff9f 	bl	800b474 <L_shift>
 800b536:	9b01      	ldr	r3, [sp, #4]
 800b538:	2508      	movs	r5, #8
 800b53a:	429c      	cmp	r4, r3
 800b53c:	d905      	bls.n	800b54a <__hexnan+0x8a>
 800b53e:	1f27      	subs	r7, r4, #4
 800b540:	2500      	movs	r5, #0
 800b542:	003c      	movs	r4, r7
 800b544:	9b03      	ldr	r3, [sp, #12]
 800b546:	603d      	str	r5, [r7, #0]
 800b548:	9307      	str	r3, [sp, #28]
 800b54a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b54c:	9305      	str	r3, [sp, #20]
 800b54e:	e7d5      	b.n	800b4fc <__hexnan+0x3c>
 800b550:	9b04      	ldr	r3, [sp, #16]
 800b552:	2b29      	cmp	r3, #41	; 0x29
 800b554:	d159      	bne.n	800b60a <__hexnan+0x14a>
 800b556:	9b05      	ldr	r3, [sp, #20]
 800b558:	9a08      	ldr	r2, [sp, #32]
 800b55a:	3302      	adds	r3, #2
 800b55c:	6013      	str	r3, [r2, #0]
 800b55e:	9b03      	ldr	r3, [sp, #12]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d052      	beq.n	800b60a <__hexnan+0x14a>
 800b564:	42bc      	cmp	r4, r7
 800b566:	d206      	bcs.n	800b576 <__hexnan+0xb6>
 800b568:	2d07      	cmp	r5, #7
 800b56a:	dc04      	bgt.n	800b576 <__hexnan+0xb6>
 800b56c:	002a      	movs	r2, r5
 800b56e:	0039      	movs	r1, r7
 800b570:	0020      	movs	r0, r4
 800b572:	f7ff ff7f 	bl	800b474 <L_shift>
 800b576:	9b01      	ldr	r3, [sp, #4]
 800b578:	429c      	cmp	r4, r3
 800b57a:	d935      	bls.n	800b5e8 <__hexnan+0x128>
 800b57c:	001a      	movs	r2, r3
 800b57e:	0023      	movs	r3, r4
 800b580:	cb02      	ldmia	r3!, {r1}
 800b582:	c202      	stmia	r2!, {r1}
 800b584:	429e      	cmp	r6, r3
 800b586:	d2fb      	bcs.n	800b580 <__hexnan+0xc0>
 800b588:	9b02      	ldr	r3, [sp, #8]
 800b58a:	1c61      	adds	r1, r4, #1
 800b58c:	1eda      	subs	r2, r3, #3
 800b58e:	2304      	movs	r3, #4
 800b590:	4291      	cmp	r1, r2
 800b592:	d805      	bhi.n	800b5a0 <__hexnan+0xe0>
 800b594:	9b02      	ldr	r3, [sp, #8]
 800b596:	3b04      	subs	r3, #4
 800b598:	1b1b      	subs	r3, r3, r4
 800b59a:	089b      	lsrs	r3, r3, #2
 800b59c:	3301      	adds	r3, #1
 800b59e:	009b      	lsls	r3, r3, #2
 800b5a0:	9a01      	ldr	r2, [sp, #4]
 800b5a2:	18d3      	adds	r3, r2, r3
 800b5a4:	2200      	movs	r2, #0
 800b5a6:	c304      	stmia	r3!, {r2}
 800b5a8:	429e      	cmp	r6, r3
 800b5aa:	d2fc      	bcs.n	800b5a6 <__hexnan+0xe6>
 800b5ac:	6833      	ldr	r3, [r6, #0]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d104      	bne.n	800b5bc <__hexnan+0xfc>
 800b5b2:	9b01      	ldr	r3, [sp, #4]
 800b5b4:	429e      	cmp	r6, r3
 800b5b6:	d126      	bne.n	800b606 <__hexnan+0x146>
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	6033      	str	r3, [r6, #0]
 800b5bc:	2005      	movs	r0, #5
 800b5be:	e025      	b.n	800b60c <__hexnan+0x14c>
 800b5c0:	9b03      	ldr	r3, [sp, #12]
 800b5c2:	3501      	adds	r5, #1
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	9303      	str	r3, [sp, #12]
 800b5c8:	2d08      	cmp	r5, #8
 800b5ca:	dd06      	ble.n	800b5da <__hexnan+0x11a>
 800b5cc:	9b01      	ldr	r3, [sp, #4]
 800b5ce:	429c      	cmp	r4, r3
 800b5d0:	d9bb      	bls.n	800b54a <__hexnan+0x8a>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	2501      	movs	r5, #1
 800b5d6:	3c04      	subs	r4, #4
 800b5d8:	6023      	str	r3, [r4, #0]
 800b5da:	220f      	movs	r2, #15
 800b5dc:	6823      	ldr	r3, [r4, #0]
 800b5de:	4010      	ands	r0, r2
 800b5e0:	011b      	lsls	r3, r3, #4
 800b5e2:	4318      	orrs	r0, r3
 800b5e4:	6020      	str	r0, [r4, #0]
 800b5e6:	e7b0      	b.n	800b54a <__hexnan+0x8a>
 800b5e8:	9b06      	ldr	r3, [sp, #24]
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d0de      	beq.n	800b5ac <__hexnan+0xec>
 800b5ee:	2120      	movs	r1, #32
 800b5f0:	9a06      	ldr	r2, [sp, #24]
 800b5f2:	9b02      	ldr	r3, [sp, #8]
 800b5f4:	1a89      	subs	r1, r1, r2
 800b5f6:	2201      	movs	r2, #1
 800b5f8:	4252      	negs	r2, r2
 800b5fa:	40ca      	lsrs	r2, r1
 800b5fc:	3b04      	subs	r3, #4
 800b5fe:	6819      	ldr	r1, [r3, #0]
 800b600:	400a      	ands	r2, r1
 800b602:	601a      	str	r2, [r3, #0]
 800b604:	e7d2      	b.n	800b5ac <__hexnan+0xec>
 800b606:	3e04      	subs	r6, #4
 800b608:	e7d0      	b.n	800b5ac <__hexnan+0xec>
 800b60a:	2004      	movs	r0, #4
 800b60c:	b00b      	add	sp, #44	; 0x2c
 800b60e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b610 <_localeconv_r>:
 800b610:	4800      	ldr	r0, [pc, #0]	; (800b614 <_localeconv_r+0x4>)
 800b612:	4770      	bx	lr
 800b614:	20000184 	.word	0x20000184

0800b618 <__retarget_lock_init_recursive>:
 800b618:	4770      	bx	lr

0800b61a <__retarget_lock_acquire_recursive>:
 800b61a:	4770      	bx	lr

0800b61c <__retarget_lock_release_recursive>:
 800b61c:	4770      	bx	lr
	...

0800b620 <malloc>:
 800b620:	b510      	push	{r4, lr}
 800b622:	4b03      	ldr	r3, [pc, #12]	; (800b630 <malloc+0x10>)
 800b624:	0001      	movs	r1, r0
 800b626:	6818      	ldr	r0, [r3, #0]
 800b628:	f000 fd84 	bl	800c134 <_malloc_r>
 800b62c:	bd10      	pop	{r4, pc}
 800b62e:	46c0      	nop			; (mov r8, r8)
 800b630:	2000002c 	.word	0x2000002c

0800b634 <__ascii_mbtowc>:
 800b634:	b082      	sub	sp, #8
 800b636:	2900      	cmp	r1, #0
 800b638:	d100      	bne.n	800b63c <__ascii_mbtowc+0x8>
 800b63a:	a901      	add	r1, sp, #4
 800b63c:	1e10      	subs	r0, r2, #0
 800b63e:	d006      	beq.n	800b64e <__ascii_mbtowc+0x1a>
 800b640:	2b00      	cmp	r3, #0
 800b642:	d006      	beq.n	800b652 <__ascii_mbtowc+0x1e>
 800b644:	7813      	ldrb	r3, [r2, #0]
 800b646:	600b      	str	r3, [r1, #0]
 800b648:	7810      	ldrb	r0, [r2, #0]
 800b64a:	1e43      	subs	r3, r0, #1
 800b64c:	4198      	sbcs	r0, r3
 800b64e:	b002      	add	sp, #8
 800b650:	4770      	bx	lr
 800b652:	2002      	movs	r0, #2
 800b654:	4240      	negs	r0, r0
 800b656:	e7fa      	b.n	800b64e <__ascii_mbtowc+0x1a>

0800b658 <memchr>:
 800b658:	b2c9      	uxtb	r1, r1
 800b65a:	1882      	adds	r2, r0, r2
 800b65c:	4290      	cmp	r0, r2
 800b65e:	d101      	bne.n	800b664 <memchr+0xc>
 800b660:	2000      	movs	r0, #0
 800b662:	4770      	bx	lr
 800b664:	7803      	ldrb	r3, [r0, #0]
 800b666:	428b      	cmp	r3, r1
 800b668:	d0fb      	beq.n	800b662 <memchr+0xa>
 800b66a:	3001      	adds	r0, #1
 800b66c:	e7f6      	b.n	800b65c <memchr+0x4>
	...

0800b670 <_Balloc>:
 800b670:	b570      	push	{r4, r5, r6, lr}
 800b672:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b674:	0006      	movs	r6, r0
 800b676:	000c      	movs	r4, r1
 800b678:	2d00      	cmp	r5, #0
 800b67a:	d10e      	bne.n	800b69a <_Balloc+0x2a>
 800b67c:	2010      	movs	r0, #16
 800b67e:	f7ff ffcf 	bl	800b620 <malloc>
 800b682:	1e02      	subs	r2, r0, #0
 800b684:	6270      	str	r0, [r6, #36]	; 0x24
 800b686:	d104      	bne.n	800b692 <_Balloc+0x22>
 800b688:	2166      	movs	r1, #102	; 0x66
 800b68a:	4b19      	ldr	r3, [pc, #100]	; (800b6f0 <_Balloc+0x80>)
 800b68c:	4819      	ldr	r0, [pc, #100]	; (800b6f4 <_Balloc+0x84>)
 800b68e:	f001 f9f1 	bl	800ca74 <__assert_func>
 800b692:	6045      	str	r5, [r0, #4]
 800b694:	6085      	str	r5, [r0, #8]
 800b696:	6005      	str	r5, [r0, #0]
 800b698:	60c5      	str	r5, [r0, #12]
 800b69a:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800b69c:	68eb      	ldr	r3, [r5, #12]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d013      	beq.n	800b6ca <_Balloc+0x5a>
 800b6a2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b6a4:	00a2      	lsls	r2, r4, #2
 800b6a6:	68db      	ldr	r3, [r3, #12]
 800b6a8:	189b      	adds	r3, r3, r2
 800b6aa:	6818      	ldr	r0, [r3, #0]
 800b6ac:	2800      	cmp	r0, #0
 800b6ae:	d118      	bne.n	800b6e2 <_Balloc+0x72>
 800b6b0:	2101      	movs	r1, #1
 800b6b2:	000d      	movs	r5, r1
 800b6b4:	40a5      	lsls	r5, r4
 800b6b6:	1d6a      	adds	r2, r5, #5
 800b6b8:	0030      	movs	r0, r6
 800b6ba:	0092      	lsls	r2, r2, #2
 800b6bc:	f000 fca1 	bl	800c002 <_calloc_r>
 800b6c0:	2800      	cmp	r0, #0
 800b6c2:	d00c      	beq.n	800b6de <_Balloc+0x6e>
 800b6c4:	6044      	str	r4, [r0, #4]
 800b6c6:	6085      	str	r5, [r0, #8]
 800b6c8:	e00d      	b.n	800b6e6 <_Balloc+0x76>
 800b6ca:	2221      	movs	r2, #33	; 0x21
 800b6cc:	2104      	movs	r1, #4
 800b6ce:	0030      	movs	r0, r6
 800b6d0:	f000 fc97 	bl	800c002 <_calloc_r>
 800b6d4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b6d6:	60e8      	str	r0, [r5, #12]
 800b6d8:	68db      	ldr	r3, [r3, #12]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d1e1      	bne.n	800b6a2 <_Balloc+0x32>
 800b6de:	2000      	movs	r0, #0
 800b6e0:	bd70      	pop	{r4, r5, r6, pc}
 800b6e2:	6802      	ldr	r2, [r0, #0]
 800b6e4:	601a      	str	r2, [r3, #0]
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	6103      	str	r3, [r0, #16]
 800b6ea:	60c3      	str	r3, [r0, #12]
 800b6ec:	e7f8      	b.n	800b6e0 <_Balloc+0x70>
 800b6ee:	46c0      	nop			; (mov r8, r8)
 800b6f0:	0800d226 	.word	0x0800d226
 800b6f4:	0800d388 	.word	0x0800d388

0800b6f8 <_Bfree>:
 800b6f8:	b570      	push	{r4, r5, r6, lr}
 800b6fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b6fc:	0005      	movs	r5, r0
 800b6fe:	000c      	movs	r4, r1
 800b700:	2e00      	cmp	r6, #0
 800b702:	d10e      	bne.n	800b722 <_Bfree+0x2a>
 800b704:	2010      	movs	r0, #16
 800b706:	f7ff ff8b 	bl	800b620 <malloc>
 800b70a:	1e02      	subs	r2, r0, #0
 800b70c:	6268      	str	r0, [r5, #36]	; 0x24
 800b70e:	d104      	bne.n	800b71a <_Bfree+0x22>
 800b710:	218a      	movs	r1, #138	; 0x8a
 800b712:	4b09      	ldr	r3, [pc, #36]	; (800b738 <_Bfree+0x40>)
 800b714:	4809      	ldr	r0, [pc, #36]	; (800b73c <_Bfree+0x44>)
 800b716:	f001 f9ad 	bl	800ca74 <__assert_func>
 800b71a:	6046      	str	r6, [r0, #4]
 800b71c:	6086      	str	r6, [r0, #8]
 800b71e:	6006      	str	r6, [r0, #0]
 800b720:	60c6      	str	r6, [r0, #12]
 800b722:	2c00      	cmp	r4, #0
 800b724:	d007      	beq.n	800b736 <_Bfree+0x3e>
 800b726:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b728:	6862      	ldr	r2, [r4, #4]
 800b72a:	68db      	ldr	r3, [r3, #12]
 800b72c:	0092      	lsls	r2, r2, #2
 800b72e:	189b      	adds	r3, r3, r2
 800b730:	681a      	ldr	r2, [r3, #0]
 800b732:	6022      	str	r2, [r4, #0]
 800b734:	601c      	str	r4, [r3, #0]
 800b736:	bd70      	pop	{r4, r5, r6, pc}
 800b738:	0800d226 	.word	0x0800d226
 800b73c:	0800d388 	.word	0x0800d388

0800b740 <__multadd>:
 800b740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b742:	000e      	movs	r6, r1
 800b744:	9001      	str	r0, [sp, #4]
 800b746:	000c      	movs	r4, r1
 800b748:	001d      	movs	r5, r3
 800b74a:	2000      	movs	r0, #0
 800b74c:	690f      	ldr	r7, [r1, #16]
 800b74e:	3614      	adds	r6, #20
 800b750:	6833      	ldr	r3, [r6, #0]
 800b752:	3001      	adds	r0, #1
 800b754:	b299      	uxth	r1, r3
 800b756:	4351      	muls	r1, r2
 800b758:	0c1b      	lsrs	r3, r3, #16
 800b75a:	4353      	muls	r3, r2
 800b75c:	1949      	adds	r1, r1, r5
 800b75e:	0c0d      	lsrs	r5, r1, #16
 800b760:	195b      	adds	r3, r3, r5
 800b762:	0c1d      	lsrs	r5, r3, #16
 800b764:	b289      	uxth	r1, r1
 800b766:	041b      	lsls	r3, r3, #16
 800b768:	185b      	adds	r3, r3, r1
 800b76a:	c608      	stmia	r6!, {r3}
 800b76c:	4287      	cmp	r7, r0
 800b76e:	dcef      	bgt.n	800b750 <__multadd+0x10>
 800b770:	2d00      	cmp	r5, #0
 800b772:	d022      	beq.n	800b7ba <__multadd+0x7a>
 800b774:	68a3      	ldr	r3, [r4, #8]
 800b776:	42bb      	cmp	r3, r7
 800b778:	dc19      	bgt.n	800b7ae <__multadd+0x6e>
 800b77a:	6863      	ldr	r3, [r4, #4]
 800b77c:	9801      	ldr	r0, [sp, #4]
 800b77e:	1c59      	adds	r1, r3, #1
 800b780:	f7ff ff76 	bl	800b670 <_Balloc>
 800b784:	1e06      	subs	r6, r0, #0
 800b786:	d105      	bne.n	800b794 <__multadd+0x54>
 800b788:	0002      	movs	r2, r0
 800b78a:	21b5      	movs	r1, #181	; 0xb5
 800b78c:	4b0c      	ldr	r3, [pc, #48]	; (800b7c0 <__multadd+0x80>)
 800b78e:	480d      	ldr	r0, [pc, #52]	; (800b7c4 <__multadd+0x84>)
 800b790:	f001 f970 	bl	800ca74 <__assert_func>
 800b794:	0021      	movs	r1, r4
 800b796:	6923      	ldr	r3, [r4, #16]
 800b798:	310c      	adds	r1, #12
 800b79a:	1c9a      	adds	r2, r3, #2
 800b79c:	0092      	lsls	r2, r2, #2
 800b79e:	300c      	adds	r0, #12
 800b7a0:	f7fc fe8e 	bl	80084c0 <memcpy>
 800b7a4:	0021      	movs	r1, r4
 800b7a6:	9801      	ldr	r0, [sp, #4]
 800b7a8:	f7ff ffa6 	bl	800b6f8 <_Bfree>
 800b7ac:	0034      	movs	r4, r6
 800b7ae:	1d3b      	adds	r3, r7, #4
 800b7b0:	009b      	lsls	r3, r3, #2
 800b7b2:	18e3      	adds	r3, r4, r3
 800b7b4:	605d      	str	r5, [r3, #4]
 800b7b6:	1c7b      	adds	r3, r7, #1
 800b7b8:	6123      	str	r3, [r4, #16]
 800b7ba:	0020      	movs	r0, r4
 800b7bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b7be:	46c0      	nop			; (mov r8, r8)
 800b7c0:	0800d298 	.word	0x0800d298
 800b7c4:	0800d388 	.word	0x0800d388

0800b7c8 <__s2b>:
 800b7c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b7ca:	0006      	movs	r6, r0
 800b7cc:	0018      	movs	r0, r3
 800b7ce:	000c      	movs	r4, r1
 800b7d0:	3008      	adds	r0, #8
 800b7d2:	2109      	movs	r1, #9
 800b7d4:	9301      	str	r3, [sp, #4]
 800b7d6:	0015      	movs	r5, r2
 800b7d8:	f7f4 fd3c 	bl	8000254 <__divsi3>
 800b7dc:	2301      	movs	r3, #1
 800b7de:	2100      	movs	r1, #0
 800b7e0:	4283      	cmp	r3, r0
 800b7e2:	db0a      	blt.n	800b7fa <__s2b+0x32>
 800b7e4:	0030      	movs	r0, r6
 800b7e6:	f7ff ff43 	bl	800b670 <_Balloc>
 800b7ea:	1e01      	subs	r1, r0, #0
 800b7ec:	d108      	bne.n	800b800 <__s2b+0x38>
 800b7ee:	0002      	movs	r2, r0
 800b7f0:	4b19      	ldr	r3, [pc, #100]	; (800b858 <__s2b+0x90>)
 800b7f2:	481a      	ldr	r0, [pc, #104]	; (800b85c <__s2b+0x94>)
 800b7f4:	31ce      	adds	r1, #206	; 0xce
 800b7f6:	f001 f93d 	bl	800ca74 <__assert_func>
 800b7fa:	005b      	lsls	r3, r3, #1
 800b7fc:	3101      	adds	r1, #1
 800b7fe:	e7ef      	b.n	800b7e0 <__s2b+0x18>
 800b800:	9b08      	ldr	r3, [sp, #32]
 800b802:	6143      	str	r3, [r0, #20]
 800b804:	2301      	movs	r3, #1
 800b806:	6103      	str	r3, [r0, #16]
 800b808:	2d09      	cmp	r5, #9
 800b80a:	dd18      	ble.n	800b83e <__s2b+0x76>
 800b80c:	0023      	movs	r3, r4
 800b80e:	3309      	adds	r3, #9
 800b810:	001f      	movs	r7, r3
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	1964      	adds	r4, r4, r5
 800b816:	783b      	ldrb	r3, [r7, #0]
 800b818:	220a      	movs	r2, #10
 800b81a:	0030      	movs	r0, r6
 800b81c:	3b30      	subs	r3, #48	; 0x30
 800b81e:	f7ff ff8f 	bl	800b740 <__multadd>
 800b822:	3701      	adds	r7, #1
 800b824:	0001      	movs	r1, r0
 800b826:	42a7      	cmp	r7, r4
 800b828:	d1f5      	bne.n	800b816 <__s2b+0x4e>
 800b82a:	002c      	movs	r4, r5
 800b82c:	9b00      	ldr	r3, [sp, #0]
 800b82e:	3c08      	subs	r4, #8
 800b830:	191c      	adds	r4, r3, r4
 800b832:	002f      	movs	r7, r5
 800b834:	9b01      	ldr	r3, [sp, #4]
 800b836:	429f      	cmp	r7, r3
 800b838:	db04      	blt.n	800b844 <__s2b+0x7c>
 800b83a:	0008      	movs	r0, r1
 800b83c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b83e:	2509      	movs	r5, #9
 800b840:	340a      	adds	r4, #10
 800b842:	e7f6      	b.n	800b832 <__s2b+0x6a>
 800b844:	1b63      	subs	r3, r4, r5
 800b846:	5ddb      	ldrb	r3, [r3, r7]
 800b848:	220a      	movs	r2, #10
 800b84a:	0030      	movs	r0, r6
 800b84c:	3b30      	subs	r3, #48	; 0x30
 800b84e:	f7ff ff77 	bl	800b740 <__multadd>
 800b852:	3701      	adds	r7, #1
 800b854:	0001      	movs	r1, r0
 800b856:	e7ed      	b.n	800b834 <__s2b+0x6c>
 800b858:	0800d298 	.word	0x0800d298
 800b85c:	0800d388 	.word	0x0800d388

0800b860 <__hi0bits>:
 800b860:	0003      	movs	r3, r0
 800b862:	0c02      	lsrs	r2, r0, #16
 800b864:	2000      	movs	r0, #0
 800b866:	4282      	cmp	r2, r0
 800b868:	d101      	bne.n	800b86e <__hi0bits+0xe>
 800b86a:	041b      	lsls	r3, r3, #16
 800b86c:	3010      	adds	r0, #16
 800b86e:	0e1a      	lsrs	r2, r3, #24
 800b870:	d101      	bne.n	800b876 <__hi0bits+0x16>
 800b872:	3008      	adds	r0, #8
 800b874:	021b      	lsls	r3, r3, #8
 800b876:	0f1a      	lsrs	r2, r3, #28
 800b878:	d101      	bne.n	800b87e <__hi0bits+0x1e>
 800b87a:	3004      	adds	r0, #4
 800b87c:	011b      	lsls	r3, r3, #4
 800b87e:	0f9a      	lsrs	r2, r3, #30
 800b880:	d101      	bne.n	800b886 <__hi0bits+0x26>
 800b882:	3002      	adds	r0, #2
 800b884:	009b      	lsls	r3, r3, #2
 800b886:	2b00      	cmp	r3, #0
 800b888:	db03      	blt.n	800b892 <__hi0bits+0x32>
 800b88a:	3001      	adds	r0, #1
 800b88c:	005b      	lsls	r3, r3, #1
 800b88e:	d400      	bmi.n	800b892 <__hi0bits+0x32>
 800b890:	2020      	movs	r0, #32
 800b892:	4770      	bx	lr

0800b894 <__lo0bits>:
 800b894:	6803      	ldr	r3, [r0, #0]
 800b896:	0002      	movs	r2, r0
 800b898:	2107      	movs	r1, #7
 800b89a:	0018      	movs	r0, r3
 800b89c:	4008      	ands	r0, r1
 800b89e:	420b      	tst	r3, r1
 800b8a0:	d00d      	beq.n	800b8be <__lo0bits+0x2a>
 800b8a2:	3906      	subs	r1, #6
 800b8a4:	2000      	movs	r0, #0
 800b8a6:	420b      	tst	r3, r1
 800b8a8:	d105      	bne.n	800b8b6 <__lo0bits+0x22>
 800b8aa:	3002      	adds	r0, #2
 800b8ac:	4203      	tst	r3, r0
 800b8ae:	d003      	beq.n	800b8b8 <__lo0bits+0x24>
 800b8b0:	40cb      	lsrs	r3, r1
 800b8b2:	0008      	movs	r0, r1
 800b8b4:	6013      	str	r3, [r2, #0]
 800b8b6:	4770      	bx	lr
 800b8b8:	089b      	lsrs	r3, r3, #2
 800b8ba:	6013      	str	r3, [r2, #0]
 800b8bc:	e7fb      	b.n	800b8b6 <__lo0bits+0x22>
 800b8be:	b299      	uxth	r1, r3
 800b8c0:	2900      	cmp	r1, #0
 800b8c2:	d101      	bne.n	800b8c8 <__lo0bits+0x34>
 800b8c4:	2010      	movs	r0, #16
 800b8c6:	0c1b      	lsrs	r3, r3, #16
 800b8c8:	b2d9      	uxtb	r1, r3
 800b8ca:	2900      	cmp	r1, #0
 800b8cc:	d101      	bne.n	800b8d2 <__lo0bits+0x3e>
 800b8ce:	3008      	adds	r0, #8
 800b8d0:	0a1b      	lsrs	r3, r3, #8
 800b8d2:	0719      	lsls	r1, r3, #28
 800b8d4:	d101      	bne.n	800b8da <__lo0bits+0x46>
 800b8d6:	3004      	adds	r0, #4
 800b8d8:	091b      	lsrs	r3, r3, #4
 800b8da:	0799      	lsls	r1, r3, #30
 800b8dc:	d101      	bne.n	800b8e2 <__lo0bits+0x4e>
 800b8de:	3002      	adds	r0, #2
 800b8e0:	089b      	lsrs	r3, r3, #2
 800b8e2:	07d9      	lsls	r1, r3, #31
 800b8e4:	d4e9      	bmi.n	800b8ba <__lo0bits+0x26>
 800b8e6:	3001      	adds	r0, #1
 800b8e8:	085b      	lsrs	r3, r3, #1
 800b8ea:	d1e6      	bne.n	800b8ba <__lo0bits+0x26>
 800b8ec:	2020      	movs	r0, #32
 800b8ee:	e7e2      	b.n	800b8b6 <__lo0bits+0x22>

0800b8f0 <__i2b>:
 800b8f0:	b510      	push	{r4, lr}
 800b8f2:	000c      	movs	r4, r1
 800b8f4:	2101      	movs	r1, #1
 800b8f6:	f7ff febb 	bl	800b670 <_Balloc>
 800b8fa:	2800      	cmp	r0, #0
 800b8fc:	d106      	bne.n	800b90c <__i2b+0x1c>
 800b8fe:	21a0      	movs	r1, #160	; 0xa0
 800b900:	0002      	movs	r2, r0
 800b902:	4b04      	ldr	r3, [pc, #16]	; (800b914 <__i2b+0x24>)
 800b904:	4804      	ldr	r0, [pc, #16]	; (800b918 <__i2b+0x28>)
 800b906:	0049      	lsls	r1, r1, #1
 800b908:	f001 f8b4 	bl	800ca74 <__assert_func>
 800b90c:	2301      	movs	r3, #1
 800b90e:	6144      	str	r4, [r0, #20]
 800b910:	6103      	str	r3, [r0, #16]
 800b912:	bd10      	pop	{r4, pc}
 800b914:	0800d298 	.word	0x0800d298
 800b918:	0800d388 	.word	0x0800d388

0800b91c <__multiply>:
 800b91c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b91e:	690b      	ldr	r3, [r1, #16]
 800b920:	0014      	movs	r4, r2
 800b922:	6912      	ldr	r2, [r2, #16]
 800b924:	000d      	movs	r5, r1
 800b926:	b089      	sub	sp, #36	; 0x24
 800b928:	4293      	cmp	r3, r2
 800b92a:	da01      	bge.n	800b930 <__multiply+0x14>
 800b92c:	0025      	movs	r5, r4
 800b92e:	000c      	movs	r4, r1
 800b930:	692f      	ldr	r7, [r5, #16]
 800b932:	6926      	ldr	r6, [r4, #16]
 800b934:	6869      	ldr	r1, [r5, #4]
 800b936:	19bb      	adds	r3, r7, r6
 800b938:	9302      	str	r3, [sp, #8]
 800b93a:	68ab      	ldr	r3, [r5, #8]
 800b93c:	19ba      	adds	r2, r7, r6
 800b93e:	4293      	cmp	r3, r2
 800b940:	da00      	bge.n	800b944 <__multiply+0x28>
 800b942:	3101      	adds	r1, #1
 800b944:	f7ff fe94 	bl	800b670 <_Balloc>
 800b948:	9001      	str	r0, [sp, #4]
 800b94a:	2800      	cmp	r0, #0
 800b94c:	d106      	bne.n	800b95c <__multiply+0x40>
 800b94e:	215e      	movs	r1, #94	; 0x5e
 800b950:	0002      	movs	r2, r0
 800b952:	4b48      	ldr	r3, [pc, #288]	; (800ba74 <__multiply+0x158>)
 800b954:	4848      	ldr	r0, [pc, #288]	; (800ba78 <__multiply+0x15c>)
 800b956:	31ff      	adds	r1, #255	; 0xff
 800b958:	f001 f88c 	bl	800ca74 <__assert_func>
 800b95c:	9b01      	ldr	r3, [sp, #4]
 800b95e:	2200      	movs	r2, #0
 800b960:	3314      	adds	r3, #20
 800b962:	469c      	mov	ip, r3
 800b964:	19bb      	adds	r3, r7, r6
 800b966:	009b      	lsls	r3, r3, #2
 800b968:	4463      	add	r3, ip
 800b96a:	9303      	str	r3, [sp, #12]
 800b96c:	4663      	mov	r3, ip
 800b96e:	9903      	ldr	r1, [sp, #12]
 800b970:	428b      	cmp	r3, r1
 800b972:	d32c      	bcc.n	800b9ce <__multiply+0xb2>
 800b974:	002b      	movs	r3, r5
 800b976:	0022      	movs	r2, r4
 800b978:	3314      	adds	r3, #20
 800b97a:	00bf      	lsls	r7, r7, #2
 800b97c:	3214      	adds	r2, #20
 800b97e:	9306      	str	r3, [sp, #24]
 800b980:	00b6      	lsls	r6, r6, #2
 800b982:	19db      	adds	r3, r3, r7
 800b984:	9304      	str	r3, [sp, #16]
 800b986:	1993      	adds	r3, r2, r6
 800b988:	9307      	str	r3, [sp, #28]
 800b98a:	2304      	movs	r3, #4
 800b98c:	9305      	str	r3, [sp, #20]
 800b98e:	002b      	movs	r3, r5
 800b990:	9904      	ldr	r1, [sp, #16]
 800b992:	3315      	adds	r3, #21
 800b994:	9200      	str	r2, [sp, #0]
 800b996:	4299      	cmp	r1, r3
 800b998:	d305      	bcc.n	800b9a6 <__multiply+0x8a>
 800b99a:	1b4b      	subs	r3, r1, r5
 800b99c:	3b15      	subs	r3, #21
 800b99e:	089b      	lsrs	r3, r3, #2
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	009b      	lsls	r3, r3, #2
 800b9a4:	9305      	str	r3, [sp, #20]
 800b9a6:	9b07      	ldr	r3, [sp, #28]
 800b9a8:	9a00      	ldr	r2, [sp, #0]
 800b9aa:	429a      	cmp	r2, r3
 800b9ac:	d311      	bcc.n	800b9d2 <__multiply+0xb6>
 800b9ae:	9b02      	ldr	r3, [sp, #8]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	dd06      	ble.n	800b9c2 <__multiply+0xa6>
 800b9b4:	9b03      	ldr	r3, [sp, #12]
 800b9b6:	3b04      	subs	r3, #4
 800b9b8:	9303      	str	r3, [sp, #12]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	9300      	str	r3, [sp, #0]
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d053      	beq.n	800ba6a <__multiply+0x14e>
 800b9c2:	9b01      	ldr	r3, [sp, #4]
 800b9c4:	9a02      	ldr	r2, [sp, #8]
 800b9c6:	0018      	movs	r0, r3
 800b9c8:	611a      	str	r2, [r3, #16]
 800b9ca:	b009      	add	sp, #36	; 0x24
 800b9cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9ce:	c304      	stmia	r3!, {r2}
 800b9d0:	e7cd      	b.n	800b96e <__multiply+0x52>
 800b9d2:	9b00      	ldr	r3, [sp, #0]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	b298      	uxth	r0, r3
 800b9d8:	2800      	cmp	r0, #0
 800b9da:	d01b      	beq.n	800ba14 <__multiply+0xf8>
 800b9dc:	4667      	mov	r7, ip
 800b9de:	2400      	movs	r4, #0
 800b9e0:	9e06      	ldr	r6, [sp, #24]
 800b9e2:	ce02      	ldmia	r6!, {r1}
 800b9e4:	683a      	ldr	r2, [r7, #0]
 800b9e6:	b28b      	uxth	r3, r1
 800b9e8:	4343      	muls	r3, r0
 800b9ea:	b292      	uxth	r2, r2
 800b9ec:	189b      	adds	r3, r3, r2
 800b9ee:	191b      	adds	r3, r3, r4
 800b9f0:	0c0c      	lsrs	r4, r1, #16
 800b9f2:	4344      	muls	r4, r0
 800b9f4:	683a      	ldr	r2, [r7, #0]
 800b9f6:	0c11      	lsrs	r1, r2, #16
 800b9f8:	1861      	adds	r1, r4, r1
 800b9fa:	0c1c      	lsrs	r4, r3, #16
 800b9fc:	1909      	adds	r1, r1, r4
 800b9fe:	0c0c      	lsrs	r4, r1, #16
 800ba00:	b29b      	uxth	r3, r3
 800ba02:	0409      	lsls	r1, r1, #16
 800ba04:	430b      	orrs	r3, r1
 800ba06:	c708      	stmia	r7!, {r3}
 800ba08:	9b04      	ldr	r3, [sp, #16]
 800ba0a:	42b3      	cmp	r3, r6
 800ba0c:	d8e9      	bhi.n	800b9e2 <__multiply+0xc6>
 800ba0e:	4663      	mov	r3, ip
 800ba10:	9a05      	ldr	r2, [sp, #20]
 800ba12:	509c      	str	r4, [r3, r2]
 800ba14:	9b00      	ldr	r3, [sp, #0]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	0c1e      	lsrs	r6, r3, #16
 800ba1a:	d020      	beq.n	800ba5e <__multiply+0x142>
 800ba1c:	4663      	mov	r3, ip
 800ba1e:	002c      	movs	r4, r5
 800ba20:	4660      	mov	r0, ip
 800ba22:	2700      	movs	r7, #0
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	3414      	adds	r4, #20
 800ba28:	6822      	ldr	r2, [r4, #0]
 800ba2a:	b29b      	uxth	r3, r3
 800ba2c:	b291      	uxth	r1, r2
 800ba2e:	4371      	muls	r1, r6
 800ba30:	6802      	ldr	r2, [r0, #0]
 800ba32:	0c12      	lsrs	r2, r2, #16
 800ba34:	1889      	adds	r1, r1, r2
 800ba36:	19cf      	adds	r7, r1, r7
 800ba38:	0439      	lsls	r1, r7, #16
 800ba3a:	430b      	orrs	r3, r1
 800ba3c:	6003      	str	r3, [r0, #0]
 800ba3e:	cc02      	ldmia	r4!, {r1}
 800ba40:	6843      	ldr	r3, [r0, #4]
 800ba42:	0c09      	lsrs	r1, r1, #16
 800ba44:	4371      	muls	r1, r6
 800ba46:	b29b      	uxth	r3, r3
 800ba48:	0c3f      	lsrs	r7, r7, #16
 800ba4a:	18cb      	adds	r3, r1, r3
 800ba4c:	9a04      	ldr	r2, [sp, #16]
 800ba4e:	19db      	adds	r3, r3, r7
 800ba50:	0c1f      	lsrs	r7, r3, #16
 800ba52:	3004      	adds	r0, #4
 800ba54:	42a2      	cmp	r2, r4
 800ba56:	d8e7      	bhi.n	800ba28 <__multiply+0x10c>
 800ba58:	4662      	mov	r2, ip
 800ba5a:	9905      	ldr	r1, [sp, #20]
 800ba5c:	5053      	str	r3, [r2, r1]
 800ba5e:	9b00      	ldr	r3, [sp, #0]
 800ba60:	3304      	adds	r3, #4
 800ba62:	9300      	str	r3, [sp, #0]
 800ba64:	2304      	movs	r3, #4
 800ba66:	449c      	add	ip, r3
 800ba68:	e79d      	b.n	800b9a6 <__multiply+0x8a>
 800ba6a:	9b02      	ldr	r3, [sp, #8]
 800ba6c:	3b01      	subs	r3, #1
 800ba6e:	9302      	str	r3, [sp, #8]
 800ba70:	e79d      	b.n	800b9ae <__multiply+0x92>
 800ba72:	46c0      	nop			; (mov r8, r8)
 800ba74:	0800d298 	.word	0x0800d298
 800ba78:	0800d388 	.word	0x0800d388

0800ba7c <__pow5mult>:
 800ba7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba7e:	2303      	movs	r3, #3
 800ba80:	0015      	movs	r5, r2
 800ba82:	0007      	movs	r7, r0
 800ba84:	000e      	movs	r6, r1
 800ba86:	401a      	ands	r2, r3
 800ba88:	421d      	tst	r5, r3
 800ba8a:	d008      	beq.n	800ba9e <__pow5mult+0x22>
 800ba8c:	4925      	ldr	r1, [pc, #148]	; (800bb24 <__pow5mult+0xa8>)
 800ba8e:	3a01      	subs	r2, #1
 800ba90:	0092      	lsls	r2, r2, #2
 800ba92:	5852      	ldr	r2, [r2, r1]
 800ba94:	2300      	movs	r3, #0
 800ba96:	0031      	movs	r1, r6
 800ba98:	f7ff fe52 	bl	800b740 <__multadd>
 800ba9c:	0006      	movs	r6, r0
 800ba9e:	10ad      	asrs	r5, r5, #2
 800baa0:	d03d      	beq.n	800bb1e <__pow5mult+0xa2>
 800baa2:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800baa4:	2c00      	cmp	r4, #0
 800baa6:	d10f      	bne.n	800bac8 <__pow5mult+0x4c>
 800baa8:	2010      	movs	r0, #16
 800baaa:	f7ff fdb9 	bl	800b620 <malloc>
 800baae:	1e02      	subs	r2, r0, #0
 800bab0:	6278      	str	r0, [r7, #36]	; 0x24
 800bab2:	d105      	bne.n	800bac0 <__pow5mult+0x44>
 800bab4:	21d7      	movs	r1, #215	; 0xd7
 800bab6:	4b1c      	ldr	r3, [pc, #112]	; (800bb28 <__pow5mult+0xac>)
 800bab8:	481c      	ldr	r0, [pc, #112]	; (800bb2c <__pow5mult+0xb0>)
 800baba:	0049      	lsls	r1, r1, #1
 800babc:	f000 ffda 	bl	800ca74 <__assert_func>
 800bac0:	6044      	str	r4, [r0, #4]
 800bac2:	6084      	str	r4, [r0, #8]
 800bac4:	6004      	str	r4, [r0, #0]
 800bac6:	60c4      	str	r4, [r0, #12]
 800bac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baca:	689c      	ldr	r4, [r3, #8]
 800bacc:	9301      	str	r3, [sp, #4]
 800bace:	2c00      	cmp	r4, #0
 800bad0:	d108      	bne.n	800bae4 <__pow5mult+0x68>
 800bad2:	0038      	movs	r0, r7
 800bad4:	4916      	ldr	r1, [pc, #88]	; (800bb30 <__pow5mult+0xb4>)
 800bad6:	f7ff ff0b 	bl	800b8f0 <__i2b>
 800bada:	9b01      	ldr	r3, [sp, #4]
 800badc:	0004      	movs	r4, r0
 800bade:	6098      	str	r0, [r3, #8]
 800bae0:	2300      	movs	r3, #0
 800bae2:	6003      	str	r3, [r0, #0]
 800bae4:	2301      	movs	r3, #1
 800bae6:	421d      	tst	r5, r3
 800bae8:	d00a      	beq.n	800bb00 <__pow5mult+0x84>
 800baea:	0031      	movs	r1, r6
 800baec:	0022      	movs	r2, r4
 800baee:	0038      	movs	r0, r7
 800baf0:	f7ff ff14 	bl	800b91c <__multiply>
 800baf4:	0031      	movs	r1, r6
 800baf6:	9001      	str	r0, [sp, #4]
 800baf8:	0038      	movs	r0, r7
 800bafa:	f7ff fdfd 	bl	800b6f8 <_Bfree>
 800bafe:	9e01      	ldr	r6, [sp, #4]
 800bb00:	106d      	asrs	r5, r5, #1
 800bb02:	d00c      	beq.n	800bb1e <__pow5mult+0xa2>
 800bb04:	6820      	ldr	r0, [r4, #0]
 800bb06:	2800      	cmp	r0, #0
 800bb08:	d107      	bne.n	800bb1a <__pow5mult+0x9e>
 800bb0a:	0022      	movs	r2, r4
 800bb0c:	0021      	movs	r1, r4
 800bb0e:	0038      	movs	r0, r7
 800bb10:	f7ff ff04 	bl	800b91c <__multiply>
 800bb14:	2300      	movs	r3, #0
 800bb16:	6020      	str	r0, [r4, #0]
 800bb18:	6003      	str	r3, [r0, #0]
 800bb1a:	0004      	movs	r4, r0
 800bb1c:	e7e2      	b.n	800bae4 <__pow5mult+0x68>
 800bb1e:	0030      	movs	r0, r6
 800bb20:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bb22:	46c0      	nop			; (mov r8, r8)
 800bb24:	0800d4d8 	.word	0x0800d4d8
 800bb28:	0800d226 	.word	0x0800d226
 800bb2c:	0800d388 	.word	0x0800d388
 800bb30:	00000271 	.word	0x00000271

0800bb34 <__lshift>:
 800bb34:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb36:	000c      	movs	r4, r1
 800bb38:	0017      	movs	r7, r2
 800bb3a:	6923      	ldr	r3, [r4, #16]
 800bb3c:	1155      	asrs	r5, r2, #5
 800bb3e:	b087      	sub	sp, #28
 800bb40:	18eb      	adds	r3, r5, r3
 800bb42:	9302      	str	r3, [sp, #8]
 800bb44:	3301      	adds	r3, #1
 800bb46:	9301      	str	r3, [sp, #4]
 800bb48:	6849      	ldr	r1, [r1, #4]
 800bb4a:	68a3      	ldr	r3, [r4, #8]
 800bb4c:	9004      	str	r0, [sp, #16]
 800bb4e:	9a01      	ldr	r2, [sp, #4]
 800bb50:	4293      	cmp	r3, r2
 800bb52:	db10      	blt.n	800bb76 <__lshift+0x42>
 800bb54:	9804      	ldr	r0, [sp, #16]
 800bb56:	f7ff fd8b 	bl	800b670 <_Balloc>
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	0002      	movs	r2, r0
 800bb5e:	0006      	movs	r6, r0
 800bb60:	0019      	movs	r1, r3
 800bb62:	3214      	adds	r2, #20
 800bb64:	4298      	cmp	r0, r3
 800bb66:	d10c      	bne.n	800bb82 <__lshift+0x4e>
 800bb68:	21da      	movs	r1, #218	; 0xda
 800bb6a:	0002      	movs	r2, r0
 800bb6c:	4b26      	ldr	r3, [pc, #152]	; (800bc08 <__lshift+0xd4>)
 800bb6e:	4827      	ldr	r0, [pc, #156]	; (800bc0c <__lshift+0xd8>)
 800bb70:	31ff      	adds	r1, #255	; 0xff
 800bb72:	f000 ff7f 	bl	800ca74 <__assert_func>
 800bb76:	3101      	adds	r1, #1
 800bb78:	005b      	lsls	r3, r3, #1
 800bb7a:	e7e8      	b.n	800bb4e <__lshift+0x1a>
 800bb7c:	0098      	lsls	r0, r3, #2
 800bb7e:	5011      	str	r1, [r2, r0]
 800bb80:	3301      	adds	r3, #1
 800bb82:	42ab      	cmp	r3, r5
 800bb84:	dbfa      	blt.n	800bb7c <__lshift+0x48>
 800bb86:	43eb      	mvns	r3, r5
 800bb88:	17db      	asrs	r3, r3, #31
 800bb8a:	401d      	ands	r5, r3
 800bb8c:	211f      	movs	r1, #31
 800bb8e:	0023      	movs	r3, r4
 800bb90:	0038      	movs	r0, r7
 800bb92:	00ad      	lsls	r5, r5, #2
 800bb94:	1955      	adds	r5, r2, r5
 800bb96:	6922      	ldr	r2, [r4, #16]
 800bb98:	3314      	adds	r3, #20
 800bb9a:	0092      	lsls	r2, r2, #2
 800bb9c:	4008      	ands	r0, r1
 800bb9e:	4684      	mov	ip, r0
 800bba0:	189a      	adds	r2, r3, r2
 800bba2:	420f      	tst	r7, r1
 800bba4:	d02a      	beq.n	800bbfc <__lshift+0xc8>
 800bba6:	3101      	adds	r1, #1
 800bba8:	1a09      	subs	r1, r1, r0
 800bbaa:	9105      	str	r1, [sp, #20]
 800bbac:	2100      	movs	r1, #0
 800bbae:	9503      	str	r5, [sp, #12]
 800bbb0:	4667      	mov	r7, ip
 800bbb2:	6818      	ldr	r0, [r3, #0]
 800bbb4:	40b8      	lsls	r0, r7
 800bbb6:	4301      	orrs	r1, r0
 800bbb8:	9803      	ldr	r0, [sp, #12]
 800bbba:	c002      	stmia	r0!, {r1}
 800bbbc:	cb02      	ldmia	r3!, {r1}
 800bbbe:	9003      	str	r0, [sp, #12]
 800bbc0:	9805      	ldr	r0, [sp, #20]
 800bbc2:	40c1      	lsrs	r1, r0
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d8f3      	bhi.n	800bbb0 <__lshift+0x7c>
 800bbc8:	0020      	movs	r0, r4
 800bbca:	3015      	adds	r0, #21
 800bbcc:	2304      	movs	r3, #4
 800bbce:	4282      	cmp	r2, r0
 800bbd0:	d304      	bcc.n	800bbdc <__lshift+0xa8>
 800bbd2:	1b13      	subs	r3, r2, r4
 800bbd4:	3b15      	subs	r3, #21
 800bbd6:	089b      	lsrs	r3, r3, #2
 800bbd8:	3301      	adds	r3, #1
 800bbda:	009b      	lsls	r3, r3, #2
 800bbdc:	50e9      	str	r1, [r5, r3]
 800bbde:	2900      	cmp	r1, #0
 800bbe0:	d002      	beq.n	800bbe8 <__lshift+0xb4>
 800bbe2:	9b02      	ldr	r3, [sp, #8]
 800bbe4:	3302      	adds	r3, #2
 800bbe6:	9301      	str	r3, [sp, #4]
 800bbe8:	9b01      	ldr	r3, [sp, #4]
 800bbea:	9804      	ldr	r0, [sp, #16]
 800bbec:	3b01      	subs	r3, #1
 800bbee:	0021      	movs	r1, r4
 800bbf0:	6133      	str	r3, [r6, #16]
 800bbf2:	f7ff fd81 	bl	800b6f8 <_Bfree>
 800bbf6:	0030      	movs	r0, r6
 800bbf8:	b007      	add	sp, #28
 800bbfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbfc:	cb02      	ldmia	r3!, {r1}
 800bbfe:	c502      	stmia	r5!, {r1}
 800bc00:	429a      	cmp	r2, r3
 800bc02:	d8fb      	bhi.n	800bbfc <__lshift+0xc8>
 800bc04:	e7f0      	b.n	800bbe8 <__lshift+0xb4>
 800bc06:	46c0      	nop			; (mov r8, r8)
 800bc08:	0800d298 	.word	0x0800d298
 800bc0c:	0800d388 	.word	0x0800d388

0800bc10 <__mcmp>:
 800bc10:	6902      	ldr	r2, [r0, #16]
 800bc12:	690b      	ldr	r3, [r1, #16]
 800bc14:	b530      	push	{r4, r5, lr}
 800bc16:	0004      	movs	r4, r0
 800bc18:	1ad0      	subs	r0, r2, r3
 800bc1a:	429a      	cmp	r2, r3
 800bc1c:	d10d      	bne.n	800bc3a <__mcmp+0x2a>
 800bc1e:	009b      	lsls	r3, r3, #2
 800bc20:	3414      	adds	r4, #20
 800bc22:	3114      	adds	r1, #20
 800bc24:	18e2      	adds	r2, r4, r3
 800bc26:	18c9      	adds	r1, r1, r3
 800bc28:	3a04      	subs	r2, #4
 800bc2a:	3904      	subs	r1, #4
 800bc2c:	6815      	ldr	r5, [r2, #0]
 800bc2e:	680b      	ldr	r3, [r1, #0]
 800bc30:	429d      	cmp	r5, r3
 800bc32:	d003      	beq.n	800bc3c <__mcmp+0x2c>
 800bc34:	2001      	movs	r0, #1
 800bc36:	429d      	cmp	r5, r3
 800bc38:	d303      	bcc.n	800bc42 <__mcmp+0x32>
 800bc3a:	bd30      	pop	{r4, r5, pc}
 800bc3c:	4294      	cmp	r4, r2
 800bc3e:	d3f3      	bcc.n	800bc28 <__mcmp+0x18>
 800bc40:	e7fb      	b.n	800bc3a <__mcmp+0x2a>
 800bc42:	4240      	negs	r0, r0
 800bc44:	e7f9      	b.n	800bc3a <__mcmp+0x2a>
	...

0800bc48 <__mdiff>:
 800bc48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc4a:	000e      	movs	r6, r1
 800bc4c:	0007      	movs	r7, r0
 800bc4e:	0011      	movs	r1, r2
 800bc50:	0030      	movs	r0, r6
 800bc52:	b087      	sub	sp, #28
 800bc54:	0014      	movs	r4, r2
 800bc56:	f7ff ffdb 	bl	800bc10 <__mcmp>
 800bc5a:	1e05      	subs	r5, r0, #0
 800bc5c:	d110      	bne.n	800bc80 <__mdiff+0x38>
 800bc5e:	0001      	movs	r1, r0
 800bc60:	0038      	movs	r0, r7
 800bc62:	f7ff fd05 	bl	800b670 <_Balloc>
 800bc66:	1e02      	subs	r2, r0, #0
 800bc68:	d104      	bne.n	800bc74 <__mdiff+0x2c>
 800bc6a:	4b40      	ldr	r3, [pc, #256]	; (800bd6c <__mdiff+0x124>)
 800bc6c:	4940      	ldr	r1, [pc, #256]	; (800bd70 <__mdiff+0x128>)
 800bc6e:	4841      	ldr	r0, [pc, #260]	; (800bd74 <__mdiff+0x12c>)
 800bc70:	f000 ff00 	bl	800ca74 <__assert_func>
 800bc74:	2301      	movs	r3, #1
 800bc76:	6145      	str	r5, [r0, #20]
 800bc78:	6103      	str	r3, [r0, #16]
 800bc7a:	0010      	movs	r0, r2
 800bc7c:	b007      	add	sp, #28
 800bc7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc80:	2301      	movs	r3, #1
 800bc82:	9301      	str	r3, [sp, #4]
 800bc84:	2800      	cmp	r0, #0
 800bc86:	db04      	blt.n	800bc92 <__mdiff+0x4a>
 800bc88:	0023      	movs	r3, r4
 800bc8a:	0034      	movs	r4, r6
 800bc8c:	001e      	movs	r6, r3
 800bc8e:	2300      	movs	r3, #0
 800bc90:	9301      	str	r3, [sp, #4]
 800bc92:	0038      	movs	r0, r7
 800bc94:	6861      	ldr	r1, [r4, #4]
 800bc96:	f7ff fceb 	bl	800b670 <_Balloc>
 800bc9a:	1e02      	subs	r2, r0, #0
 800bc9c:	d103      	bne.n	800bca6 <__mdiff+0x5e>
 800bc9e:	2190      	movs	r1, #144	; 0x90
 800bca0:	4b32      	ldr	r3, [pc, #200]	; (800bd6c <__mdiff+0x124>)
 800bca2:	0089      	lsls	r1, r1, #2
 800bca4:	e7e3      	b.n	800bc6e <__mdiff+0x26>
 800bca6:	9b01      	ldr	r3, [sp, #4]
 800bca8:	2700      	movs	r7, #0
 800bcaa:	60c3      	str	r3, [r0, #12]
 800bcac:	6920      	ldr	r0, [r4, #16]
 800bcae:	3414      	adds	r4, #20
 800bcb0:	9401      	str	r4, [sp, #4]
 800bcb2:	9b01      	ldr	r3, [sp, #4]
 800bcb4:	0084      	lsls	r4, r0, #2
 800bcb6:	191b      	adds	r3, r3, r4
 800bcb8:	0034      	movs	r4, r6
 800bcba:	9302      	str	r3, [sp, #8]
 800bcbc:	6933      	ldr	r3, [r6, #16]
 800bcbe:	3414      	adds	r4, #20
 800bcc0:	0099      	lsls	r1, r3, #2
 800bcc2:	1863      	adds	r3, r4, r1
 800bcc4:	9303      	str	r3, [sp, #12]
 800bcc6:	0013      	movs	r3, r2
 800bcc8:	3314      	adds	r3, #20
 800bcca:	469c      	mov	ip, r3
 800bccc:	9305      	str	r3, [sp, #20]
 800bcce:	9b01      	ldr	r3, [sp, #4]
 800bcd0:	9304      	str	r3, [sp, #16]
 800bcd2:	9b04      	ldr	r3, [sp, #16]
 800bcd4:	cc02      	ldmia	r4!, {r1}
 800bcd6:	cb20      	ldmia	r3!, {r5}
 800bcd8:	9304      	str	r3, [sp, #16]
 800bcda:	b2ab      	uxth	r3, r5
 800bcdc:	19df      	adds	r7, r3, r7
 800bcde:	b28b      	uxth	r3, r1
 800bce0:	1afb      	subs	r3, r7, r3
 800bce2:	0c09      	lsrs	r1, r1, #16
 800bce4:	0c2d      	lsrs	r5, r5, #16
 800bce6:	1a6d      	subs	r5, r5, r1
 800bce8:	1419      	asrs	r1, r3, #16
 800bcea:	186d      	adds	r5, r5, r1
 800bcec:	4661      	mov	r1, ip
 800bcee:	142f      	asrs	r7, r5, #16
 800bcf0:	b29b      	uxth	r3, r3
 800bcf2:	042d      	lsls	r5, r5, #16
 800bcf4:	432b      	orrs	r3, r5
 800bcf6:	c108      	stmia	r1!, {r3}
 800bcf8:	9b03      	ldr	r3, [sp, #12]
 800bcfa:	468c      	mov	ip, r1
 800bcfc:	42a3      	cmp	r3, r4
 800bcfe:	d8e8      	bhi.n	800bcd2 <__mdiff+0x8a>
 800bd00:	0031      	movs	r1, r6
 800bd02:	9c03      	ldr	r4, [sp, #12]
 800bd04:	3115      	adds	r1, #21
 800bd06:	2304      	movs	r3, #4
 800bd08:	428c      	cmp	r4, r1
 800bd0a:	d304      	bcc.n	800bd16 <__mdiff+0xce>
 800bd0c:	1ba3      	subs	r3, r4, r6
 800bd0e:	3b15      	subs	r3, #21
 800bd10:	089b      	lsrs	r3, r3, #2
 800bd12:	3301      	adds	r3, #1
 800bd14:	009b      	lsls	r3, r3, #2
 800bd16:	9901      	ldr	r1, [sp, #4]
 800bd18:	18cc      	adds	r4, r1, r3
 800bd1a:	9905      	ldr	r1, [sp, #20]
 800bd1c:	0026      	movs	r6, r4
 800bd1e:	18cb      	adds	r3, r1, r3
 800bd20:	469c      	mov	ip, r3
 800bd22:	9902      	ldr	r1, [sp, #8]
 800bd24:	428e      	cmp	r6, r1
 800bd26:	d310      	bcc.n	800bd4a <__mdiff+0x102>
 800bd28:	9e02      	ldr	r6, [sp, #8]
 800bd2a:	1ee1      	subs	r1, r4, #3
 800bd2c:	2500      	movs	r5, #0
 800bd2e:	428e      	cmp	r6, r1
 800bd30:	d304      	bcc.n	800bd3c <__mdiff+0xf4>
 800bd32:	0031      	movs	r1, r6
 800bd34:	3103      	adds	r1, #3
 800bd36:	1b0c      	subs	r4, r1, r4
 800bd38:	08a4      	lsrs	r4, r4, #2
 800bd3a:	00a5      	lsls	r5, r4, #2
 800bd3c:	195b      	adds	r3, r3, r5
 800bd3e:	3b04      	subs	r3, #4
 800bd40:	6819      	ldr	r1, [r3, #0]
 800bd42:	2900      	cmp	r1, #0
 800bd44:	d00f      	beq.n	800bd66 <__mdiff+0x11e>
 800bd46:	6110      	str	r0, [r2, #16]
 800bd48:	e797      	b.n	800bc7a <__mdiff+0x32>
 800bd4a:	ce02      	ldmia	r6!, {r1}
 800bd4c:	b28d      	uxth	r5, r1
 800bd4e:	19ed      	adds	r5, r5, r7
 800bd50:	0c0f      	lsrs	r7, r1, #16
 800bd52:	1429      	asrs	r1, r5, #16
 800bd54:	1879      	adds	r1, r7, r1
 800bd56:	140f      	asrs	r7, r1, #16
 800bd58:	b2ad      	uxth	r5, r5
 800bd5a:	0409      	lsls	r1, r1, #16
 800bd5c:	430d      	orrs	r5, r1
 800bd5e:	4661      	mov	r1, ip
 800bd60:	c120      	stmia	r1!, {r5}
 800bd62:	468c      	mov	ip, r1
 800bd64:	e7dd      	b.n	800bd22 <__mdiff+0xda>
 800bd66:	3801      	subs	r0, #1
 800bd68:	e7e9      	b.n	800bd3e <__mdiff+0xf6>
 800bd6a:	46c0      	nop			; (mov r8, r8)
 800bd6c:	0800d298 	.word	0x0800d298
 800bd70:	00000232 	.word	0x00000232
 800bd74:	0800d388 	.word	0x0800d388

0800bd78 <__ulp>:
 800bd78:	4b0f      	ldr	r3, [pc, #60]	; (800bdb8 <__ulp+0x40>)
 800bd7a:	4019      	ands	r1, r3
 800bd7c:	4b0f      	ldr	r3, [pc, #60]	; (800bdbc <__ulp+0x44>)
 800bd7e:	18c9      	adds	r1, r1, r3
 800bd80:	2900      	cmp	r1, #0
 800bd82:	dd04      	ble.n	800bd8e <__ulp+0x16>
 800bd84:	2200      	movs	r2, #0
 800bd86:	000b      	movs	r3, r1
 800bd88:	0010      	movs	r0, r2
 800bd8a:	0019      	movs	r1, r3
 800bd8c:	4770      	bx	lr
 800bd8e:	4249      	negs	r1, r1
 800bd90:	2200      	movs	r2, #0
 800bd92:	2300      	movs	r3, #0
 800bd94:	1509      	asrs	r1, r1, #20
 800bd96:	2913      	cmp	r1, #19
 800bd98:	dc04      	bgt.n	800bda4 <__ulp+0x2c>
 800bd9a:	2080      	movs	r0, #128	; 0x80
 800bd9c:	0300      	lsls	r0, r0, #12
 800bd9e:	4108      	asrs	r0, r1
 800bda0:	0003      	movs	r3, r0
 800bda2:	e7f1      	b.n	800bd88 <__ulp+0x10>
 800bda4:	3914      	subs	r1, #20
 800bda6:	2001      	movs	r0, #1
 800bda8:	291e      	cmp	r1, #30
 800bdaa:	dc02      	bgt.n	800bdb2 <__ulp+0x3a>
 800bdac:	2080      	movs	r0, #128	; 0x80
 800bdae:	0600      	lsls	r0, r0, #24
 800bdb0:	40c8      	lsrs	r0, r1
 800bdb2:	0002      	movs	r2, r0
 800bdb4:	e7e8      	b.n	800bd88 <__ulp+0x10>
 800bdb6:	46c0      	nop			; (mov r8, r8)
 800bdb8:	7ff00000 	.word	0x7ff00000
 800bdbc:	fcc00000 	.word	0xfcc00000

0800bdc0 <__b2d>:
 800bdc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdc2:	0006      	movs	r6, r0
 800bdc4:	6903      	ldr	r3, [r0, #16]
 800bdc6:	3614      	adds	r6, #20
 800bdc8:	009b      	lsls	r3, r3, #2
 800bdca:	18f3      	adds	r3, r6, r3
 800bdcc:	1f1d      	subs	r5, r3, #4
 800bdce:	682c      	ldr	r4, [r5, #0]
 800bdd0:	000f      	movs	r7, r1
 800bdd2:	0020      	movs	r0, r4
 800bdd4:	9301      	str	r3, [sp, #4]
 800bdd6:	f7ff fd43 	bl	800b860 <__hi0bits>
 800bdda:	2320      	movs	r3, #32
 800bddc:	1a1b      	subs	r3, r3, r0
 800bdde:	491f      	ldr	r1, [pc, #124]	; (800be5c <__b2d+0x9c>)
 800bde0:	603b      	str	r3, [r7, #0]
 800bde2:	280a      	cmp	r0, #10
 800bde4:	dc16      	bgt.n	800be14 <__b2d+0x54>
 800bde6:	230b      	movs	r3, #11
 800bde8:	0027      	movs	r7, r4
 800bdea:	1a1b      	subs	r3, r3, r0
 800bdec:	40df      	lsrs	r7, r3
 800bdee:	4339      	orrs	r1, r7
 800bdf0:	469c      	mov	ip, r3
 800bdf2:	000b      	movs	r3, r1
 800bdf4:	2100      	movs	r1, #0
 800bdf6:	42ae      	cmp	r6, r5
 800bdf8:	d202      	bcs.n	800be00 <__b2d+0x40>
 800bdfa:	9901      	ldr	r1, [sp, #4]
 800bdfc:	3908      	subs	r1, #8
 800bdfe:	6809      	ldr	r1, [r1, #0]
 800be00:	3015      	adds	r0, #21
 800be02:	4084      	lsls	r4, r0
 800be04:	4660      	mov	r0, ip
 800be06:	40c1      	lsrs	r1, r0
 800be08:	430c      	orrs	r4, r1
 800be0a:	0022      	movs	r2, r4
 800be0c:	0010      	movs	r0, r2
 800be0e:	0019      	movs	r1, r3
 800be10:	b003      	add	sp, #12
 800be12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be14:	2700      	movs	r7, #0
 800be16:	42ae      	cmp	r6, r5
 800be18:	d202      	bcs.n	800be20 <__b2d+0x60>
 800be1a:	9d01      	ldr	r5, [sp, #4]
 800be1c:	3d08      	subs	r5, #8
 800be1e:	682f      	ldr	r7, [r5, #0]
 800be20:	230b      	movs	r3, #11
 800be22:	425b      	negs	r3, r3
 800be24:	469c      	mov	ip, r3
 800be26:	4484      	add	ip, r0
 800be28:	280b      	cmp	r0, #11
 800be2a:	d013      	beq.n	800be54 <__b2d+0x94>
 800be2c:	4663      	mov	r3, ip
 800be2e:	2020      	movs	r0, #32
 800be30:	409c      	lsls	r4, r3
 800be32:	1ac0      	subs	r0, r0, r3
 800be34:	003b      	movs	r3, r7
 800be36:	40c3      	lsrs	r3, r0
 800be38:	431c      	orrs	r4, r3
 800be3a:	4321      	orrs	r1, r4
 800be3c:	000b      	movs	r3, r1
 800be3e:	2100      	movs	r1, #0
 800be40:	42b5      	cmp	r5, r6
 800be42:	d901      	bls.n	800be48 <__b2d+0x88>
 800be44:	3d04      	subs	r5, #4
 800be46:	6829      	ldr	r1, [r5, #0]
 800be48:	4664      	mov	r4, ip
 800be4a:	40c1      	lsrs	r1, r0
 800be4c:	40a7      	lsls	r7, r4
 800be4e:	430f      	orrs	r7, r1
 800be50:	003a      	movs	r2, r7
 800be52:	e7db      	b.n	800be0c <__b2d+0x4c>
 800be54:	4321      	orrs	r1, r4
 800be56:	000b      	movs	r3, r1
 800be58:	e7fa      	b.n	800be50 <__b2d+0x90>
 800be5a:	46c0      	nop			; (mov r8, r8)
 800be5c:	3ff00000 	.word	0x3ff00000

0800be60 <__d2b>:
 800be60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be62:	2101      	movs	r1, #1
 800be64:	0014      	movs	r4, r2
 800be66:	001e      	movs	r6, r3
 800be68:	9f08      	ldr	r7, [sp, #32]
 800be6a:	f7ff fc01 	bl	800b670 <_Balloc>
 800be6e:	1e05      	subs	r5, r0, #0
 800be70:	d105      	bne.n	800be7e <__d2b+0x1e>
 800be72:	0002      	movs	r2, r0
 800be74:	4b26      	ldr	r3, [pc, #152]	; (800bf10 <__d2b+0xb0>)
 800be76:	4927      	ldr	r1, [pc, #156]	; (800bf14 <__d2b+0xb4>)
 800be78:	4827      	ldr	r0, [pc, #156]	; (800bf18 <__d2b+0xb8>)
 800be7a:	f000 fdfb 	bl	800ca74 <__assert_func>
 800be7e:	0333      	lsls	r3, r6, #12
 800be80:	0076      	lsls	r6, r6, #1
 800be82:	0b1b      	lsrs	r3, r3, #12
 800be84:	0d76      	lsrs	r6, r6, #21
 800be86:	d124      	bne.n	800bed2 <__d2b+0x72>
 800be88:	9301      	str	r3, [sp, #4]
 800be8a:	2c00      	cmp	r4, #0
 800be8c:	d027      	beq.n	800bede <__d2b+0x7e>
 800be8e:	4668      	mov	r0, sp
 800be90:	9400      	str	r4, [sp, #0]
 800be92:	f7ff fcff 	bl	800b894 <__lo0bits>
 800be96:	9c00      	ldr	r4, [sp, #0]
 800be98:	2800      	cmp	r0, #0
 800be9a:	d01e      	beq.n	800beda <__d2b+0x7a>
 800be9c:	9b01      	ldr	r3, [sp, #4]
 800be9e:	2120      	movs	r1, #32
 800bea0:	001a      	movs	r2, r3
 800bea2:	1a09      	subs	r1, r1, r0
 800bea4:	408a      	lsls	r2, r1
 800bea6:	40c3      	lsrs	r3, r0
 800bea8:	4322      	orrs	r2, r4
 800beaa:	616a      	str	r2, [r5, #20]
 800beac:	9301      	str	r3, [sp, #4]
 800beae:	9c01      	ldr	r4, [sp, #4]
 800beb0:	61ac      	str	r4, [r5, #24]
 800beb2:	1e63      	subs	r3, r4, #1
 800beb4:	419c      	sbcs	r4, r3
 800beb6:	3401      	adds	r4, #1
 800beb8:	612c      	str	r4, [r5, #16]
 800beba:	2e00      	cmp	r6, #0
 800bebc:	d018      	beq.n	800bef0 <__d2b+0x90>
 800bebe:	4b17      	ldr	r3, [pc, #92]	; (800bf1c <__d2b+0xbc>)
 800bec0:	18f6      	adds	r6, r6, r3
 800bec2:	2335      	movs	r3, #53	; 0x35
 800bec4:	1836      	adds	r6, r6, r0
 800bec6:	1a18      	subs	r0, r3, r0
 800bec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beca:	603e      	str	r6, [r7, #0]
 800becc:	6018      	str	r0, [r3, #0]
 800bece:	0028      	movs	r0, r5
 800bed0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bed2:	2280      	movs	r2, #128	; 0x80
 800bed4:	0352      	lsls	r2, r2, #13
 800bed6:	4313      	orrs	r3, r2
 800bed8:	e7d6      	b.n	800be88 <__d2b+0x28>
 800beda:	616c      	str	r4, [r5, #20]
 800bedc:	e7e7      	b.n	800beae <__d2b+0x4e>
 800bede:	a801      	add	r0, sp, #4
 800bee0:	f7ff fcd8 	bl	800b894 <__lo0bits>
 800bee4:	2401      	movs	r4, #1
 800bee6:	9b01      	ldr	r3, [sp, #4]
 800bee8:	612c      	str	r4, [r5, #16]
 800beea:	616b      	str	r3, [r5, #20]
 800beec:	3020      	adds	r0, #32
 800beee:	e7e4      	b.n	800beba <__d2b+0x5a>
 800bef0:	4b0b      	ldr	r3, [pc, #44]	; (800bf20 <__d2b+0xc0>)
 800bef2:	18c0      	adds	r0, r0, r3
 800bef4:	4b0b      	ldr	r3, [pc, #44]	; (800bf24 <__d2b+0xc4>)
 800bef6:	6038      	str	r0, [r7, #0]
 800bef8:	18e3      	adds	r3, r4, r3
 800befa:	009b      	lsls	r3, r3, #2
 800befc:	18eb      	adds	r3, r5, r3
 800befe:	6958      	ldr	r0, [r3, #20]
 800bf00:	f7ff fcae 	bl	800b860 <__hi0bits>
 800bf04:	0164      	lsls	r4, r4, #5
 800bf06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf08:	1a24      	subs	r4, r4, r0
 800bf0a:	601c      	str	r4, [r3, #0]
 800bf0c:	e7df      	b.n	800bece <__d2b+0x6e>
 800bf0e:	46c0      	nop			; (mov r8, r8)
 800bf10:	0800d298 	.word	0x0800d298
 800bf14:	0000030a 	.word	0x0000030a
 800bf18:	0800d388 	.word	0x0800d388
 800bf1c:	fffffbcd 	.word	0xfffffbcd
 800bf20:	fffffbce 	.word	0xfffffbce
 800bf24:	3fffffff 	.word	0x3fffffff

0800bf28 <__ratio>:
 800bf28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf2a:	b087      	sub	sp, #28
 800bf2c:	000f      	movs	r7, r1
 800bf2e:	a904      	add	r1, sp, #16
 800bf30:	0006      	movs	r6, r0
 800bf32:	f7ff ff45 	bl	800bdc0 <__b2d>
 800bf36:	9000      	str	r0, [sp, #0]
 800bf38:	9101      	str	r1, [sp, #4]
 800bf3a:	9c00      	ldr	r4, [sp, #0]
 800bf3c:	9d01      	ldr	r5, [sp, #4]
 800bf3e:	0038      	movs	r0, r7
 800bf40:	a905      	add	r1, sp, #20
 800bf42:	f7ff ff3d 	bl	800bdc0 <__b2d>
 800bf46:	9002      	str	r0, [sp, #8]
 800bf48:	9103      	str	r1, [sp, #12]
 800bf4a:	9a02      	ldr	r2, [sp, #8]
 800bf4c:	9b03      	ldr	r3, [sp, #12]
 800bf4e:	6931      	ldr	r1, [r6, #16]
 800bf50:	6938      	ldr	r0, [r7, #16]
 800bf52:	9e05      	ldr	r6, [sp, #20]
 800bf54:	1a08      	subs	r0, r1, r0
 800bf56:	9904      	ldr	r1, [sp, #16]
 800bf58:	0140      	lsls	r0, r0, #5
 800bf5a:	1b89      	subs	r1, r1, r6
 800bf5c:	1841      	adds	r1, r0, r1
 800bf5e:	0508      	lsls	r0, r1, #20
 800bf60:	2900      	cmp	r1, #0
 800bf62:	dd07      	ble.n	800bf74 <__ratio+0x4c>
 800bf64:	9901      	ldr	r1, [sp, #4]
 800bf66:	1845      	adds	r5, r0, r1
 800bf68:	0020      	movs	r0, r4
 800bf6a:	0029      	movs	r1, r5
 800bf6c:	f7f4 fe96 	bl	8000c9c <__aeabi_ddiv>
 800bf70:	b007      	add	sp, #28
 800bf72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf74:	9903      	ldr	r1, [sp, #12]
 800bf76:	1a0b      	subs	r3, r1, r0
 800bf78:	e7f6      	b.n	800bf68 <__ratio+0x40>

0800bf7a <__copybits>:
 800bf7a:	b570      	push	{r4, r5, r6, lr}
 800bf7c:	0014      	movs	r4, r2
 800bf7e:	0005      	movs	r5, r0
 800bf80:	3901      	subs	r1, #1
 800bf82:	6913      	ldr	r3, [r2, #16]
 800bf84:	1149      	asrs	r1, r1, #5
 800bf86:	3101      	adds	r1, #1
 800bf88:	0089      	lsls	r1, r1, #2
 800bf8a:	3414      	adds	r4, #20
 800bf8c:	009b      	lsls	r3, r3, #2
 800bf8e:	1841      	adds	r1, r0, r1
 800bf90:	18e3      	adds	r3, r4, r3
 800bf92:	42a3      	cmp	r3, r4
 800bf94:	d80d      	bhi.n	800bfb2 <__copybits+0x38>
 800bf96:	0014      	movs	r4, r2
 800bf98:	3411      	adds	r4, #17
 800bf9a:	2500      	movs	r5, #0
 800bf9c:	429c      	cmp	r4, r3
 800bf9e:	d803      	bhi.n	800bfa8 <__copybits+0x2e>
 800bfa0:	1a9b      	subs	r3, r3, r2
 800bfa2:	3b11      	subs	r3, #17
 800bfa4:	089b      	lsrs	r3, r3, #2
 800bfa6:	009d      	lsls	r5, r3, #2
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	1940      	adds	r0, r0, r5
 800bfac:	4281      	cmp	r1, r0
 800bfae:	d803      	bhi.n	800bfb8 <__copybits+0x3e>
 800bfb0:	bd70      	pop	{r4, r5, r6, pc}
 800bfb2:	cc40      	ldmia	r4!, {r6}
 800bfb4:	c540      	stmia	r5!, {r6}
 800bfb6:	e7ec      	b.n	800bf92 <__copybits+0x18>
 800bfb8:	c008      	stmia	r0!, {r3}
 800bfba:	e7f7      	b.n	800bfac <__copybits+0x32>

0800bfbc <__any_on>:
 800bfbc:	0002      	movs	r2, r0
 800bfbe:	6900      	ldr	r0, [r0, #16]
 800bfc0:	b510      	push	{r4, lr}
 800bfc2:	3214      	adds	r2, #20
 800bfc4:	114b      	asrs	r3, r1, #5
 800bfc6:	4298      	cmp	r0, r3
 800bfc8:	db13      	blt.n	800bff2 <__any_on+0x36>
 800bfca:	dd0c      	ble.n	800bfe6 <__any_on+0x2a>
 800bfcc:	241f      	movs	r4, #31
 800bfce:	0008      	movs	r0, r1
 800bfd0:	4020      	ands	r0, r4
 800bfd2:	4221      	tst	r1, r4
 800bfd4:	d007      	beq.n	800bfe6 <__any_on+0x2a>
 800bfd6:	0099      	lsls	r1, r3, #2
 800bfd8:	588c      	ldr	r4, [r1, r2]
 800bfda:	0021      	movs	r1, r4
 800bfdc:	40c1      	lsrs	r1, r0
 800bfde:	4081      	lsls	r1, r0
 800bfe0:	2001      	movs	r0, #1
 800bfe2:	428c      	cmp	r4, r1
 800bfe4:	d104      	bne.n	800bff0 <__any_on+0x34>
 800bfe6:	009b      	lsls	r3, r3, #2
 800bfe8:	18d3      	adds	r3, r2, r3
 800bfea:	4293      	cmp	r3, r2
 800bfec:	d803      	bhi.n	800bff6 <__any_on+0x3a>
 800bfee:	2000      	movs	r0, #0
 800bff0:	bd10      	pop	{r4, pc}
 800bff2:	0003      	movs	r3, r0
 800bff4:	e7f7      	b.n	800bfe6 <__any_on+0x2a>
 800bff6:	3b04      	subs	r3, #4
 800bff8:	6819      	ldr	r1, [r3, #0]
 800bffa:	2900      	cmp	r1, #0
 800bffc:	d0f5      	beq.n	800bfea <__any_on+0x2e>
 800bffe:	2001      	movs	r0, #1
 800c000:	e7f6      	b.n	800bff0 <__any_on+0x34>

0800c002 <_calloc_r>:
 800c002:	b570      	push	{r4, r5, r6, lr}
 800c004:	0c13      	lsrs	r3, r2, #16
 800c006:	0c0d      	lsrs	r5, r1, #16
 800c008:	d11e      	bne.n	800c048 <_calloc_r+0x46>
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d10c      	bne.n	800c028 <_calloc_r+0x26>
 800c00e:	b289      	uxth	r1, r1
 800c010:	b294      	uxth	r4, r2
 800c012:	434c      	muls	r4, r1
 800c014:	0021      	movs	r1, r4
 800c016:	f000 f88d 	bl	800c134 <_malloc_r>
 800c01a:	1e05      	subs	r5, r0, #0
 800c01c:	d01b      	beq.n	800c056 <_calloc_r+0x54>
 800c01e:	0022      	movs	r2, r4
 800c020:	2100      	movs	r1, #0
 800c022:	f7fc fa56 	bl	80084d2 <memset>
 800c026:	e016      	b.n	800c056 <_calloc_r+0x54>
 800c028:	1c1d      	adds	r5, r3, #0
 800c02a:	1c0b      	adds	r3, r1, #0
 800c02c:	b292      	uxth	r2, r2
 800c02e:	b289      	uxth	r1, r1
 800c030:	b29c      	uxth	r4, r3
 800c032:	4351      	muls	r1, r2
 800c034:	b2ab      	uxth	r3, r5
 800c036:	4363      	muls	r3, r4
 800c038:	0c0c      	lsrs	r4, r1, #16
 800c03a:	191c      	adds	r4, r3, r4
 800c03c:	0c22      	lsrs	r2, r4, #16
 800c03e:	d107      	bne.n	800c050 <_calloc_r+0x4e>
 800c040:	0424      	lsls	r4, r4, #16
 800c042:	b289      	uxth	r1, r1
 800c044:	430c      	orrs	r4, r1
 800c046:	e7e5      	b.n	800c014 <_calloc_r+0x12>
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d101      	bne.n	800c050 <_calloc_r+0x4e>
 800c04c:	1c13      	adds	r3, r2, #0
 800c04e:	e7ed      	b.n	800c02c <_calloc_r+0x2a>
 800c050:	230c      	movs	r3, #12
 800c052:	2500      	movs	r5, #0
 800c054:	6003      	str	r3, [r0, #0]
 800c056:	0028      	movs	r0, r5
 800c058:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c05c <_free_r>:
 800c05c:	b570      	push	{r4, r5, r6, lr}
 800c05e:	0005      	movs	r5, r0
 800c060:	2900      	cmp	r1, #0
 800c062:	d010      	beq.n	800c086 <_free_r+0x2a>
 800c064:	1f0c      	subs	r4, r1, #4
 800c066:	6823      	ldr	r3, [r4, #0]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	da00      	bge.n	800c06e <_free_r+0x12>
 800c06c:	18e4      	adds	r4, r4, r3
 800c06e:	0028      	movs	r0, r5
 800c070:	f000 fea0 	bl	800cdb4 <__malloc_lock>
 800c074:	4a1d      	ldr	r2, [pc, #116]	; (800c0ec <_free_r+0x90>)
 800c076:	6813      	ldr	r3, [r2, #0]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d105      	bne.n	800c088 <_free_r+0x2c>
 800c07c:	6063      	str	r3, [r4, #4]
 800c07e:	6014      	str	r4, [r2, #0]
 800c080:	0028      	movs	r0, r5
 800c082:	f000 fe9f 	bl	800cdc4 <__malloc_unlock>
 800c086:	bd70      	pop	{r4, r5, r6, pc}
 800c088:	42a3      	cmp	r3, r4
 800c08a:	d908      	bls.n	800c09e <_free_r+0x42>
 800c08c:	6821      	ldr	r1, [r4, #0]
 800c08e:	1860      	adds	r0, r4, r1
 800c090:	4283      	cmp	r3, r0
 800c092:	d1f3      	bne.n	800c07c <_free_r+0x20>
 800c094:	6818      	ldr	r0, [r3, #0]
 800c096:	685b      	ldr	r3, [r3, #4]
 800c098:	1841      	adds	r1, r0, r1
 800c09a:	6021      	str	r1, [r4, #0]
 800c09c:	e7ee      	b.n	800c07c <_free_r+0x20>
 800c09e:	001a      	movs	r2, r3
 800c0a0:	685b      	ldr	r3, [r3, #4]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d001      	beq.n	800c0aa <_free_r+0x4e>
 800c0a6:	42a3      	cmp	r3, r4
 800c0a8:	d9f9      	bls.n	800c09e <_free_r+0x42>
 800c0aa:	6811      	ldr	r1, [r2, #0]
 800c0ac:	1850      	adds	r0, r2, r1
 800c0ae:	42a0      	cmp	r0, r4
 800c0b0:	d10b      	bne.n	800c0ca <_free_r+0x6e>
 800c0b2:	6820      	ldr	r0, [r4, #0]
 800c0b4:	1809      	adds	r1, r1, r0
 800c0b6:	1850      	adds	r0, r2, r1
 800c0b8:	6011      	str	r1, [r2, #0]
 800c0ba:	4283      	cmp	r3, r0
 800c0bc:	d1e0      	bne.n	800c080 <_free_r+0x24>
 800c0be:	6818      	ldr	r0, [r3, #0]
 800c0c0:	685b      	ldr	r3, [r3, #4]
 800c0c2:	1841      	adds	r1, r0, r1
 800c0c4:	6011      	str	r1, [r2, #0]
 800c0c6:	6053      	str	r3, [r2, #4]
 800c0c8:	e7da      	b.n	800c080 <_free_r+0x24>
 800c0ca:	42a0      	cmp	r0, r4
 800c0cc:	d902      	bls.n	800c0d4 <_free_r+0x78>
 800c0ce:	230c      	movs	r3, #12
 800c0d0:	602b      	str	r3, [r5, #0]
 800c0d2:	e7d5      	b.n	800c080 <_free_r+0x24>
 800c0d4:	6821      	ldr	r1, [r4, #0]
 800c0d6:	1860      	adds	r0, r4, r1
 800c0d8:	4283      	cmp	r3, r0
 800c0da:	d103      	bne.n	800c0e4 <_free_r+0x88>
 800c0dc:	6818      	ldr	r0, [r3, #0]
 800c0de:	685b      	ldr	r3, [r3, #4]
 800c0e0:	1841      	adds	r1, r0, r1
 800c0e2:	6021      	str	r1, [r4, #0]
 800c0e4:	6063      	str	r3, [r4, #4]
 800c0e6:	6054      	str	r4, [r2, #4]
 800c0e8:	e7ca      	b.n	800c080 <_free_r+0x24>
 800c0ea:	46c0      	nop			; (mov r8, r8)
 800c0ec:	200005cc 	.word	0x200005cc

0800c0f0 <sbrk_aligned>:
 800c0f0:	b570      	push	{r4, r5, r6, lr}
 800c0f2:	4e0f      	ldr	r6, [pc, #60]	; (800c130 <sbrk_aligned+0x40>)
 800c0f4:	000d      	movs	r5, r1
 800c0f6:	6831      	ldr	r1, [r6, #0]
 800c0f8:	0004      	movs	r4, r0
 800c0fa:	2900      	cmp	r1, #0
 800c0fc:	d102      	bne.n	800c104 <sbrk_aligned+0x14>
 800c0fe:	f000 fb59 	bl	800c7b4 <_sbrk_r>
 800c102:	6030      	str	r0, [r6, #0]
 800c104:	0029      	movs	r1, r5
 800c106:	0020      	movs	r0, r4
 800c108:	f000 fb54 	bl	800c7b4 <_sbrk_r>
 800c10c:	1c43      	adds	r3, r0, #1
 800c10e:	d00a      	beq.n	800c126 <sbrk_aligned+0x36>
 800c110:	2303      	movs	r3, #3
 800c112:	1cc5      	adds	r5, r0, #3
 800c114:	439d      	bics	r5, r3
 800c116:	42a8      	cmp	r0, r5
 800c118:	d007      	beq.n	800c12a <sbrk_aligned+0x3a>
 800c11a:	1a29      	subs	r1, r5, r0
 800c11c:	0020      	movs	r0, r4
 800c11e:	f000 fb49 	bl	800c7b4 <_sbrk_r>
 800c122:	1c43      	adds	r3, r0, #1
 800c124:	d101      	bne.n	800c12a <sbrk_aligned+0x3a>
 800c126:	2501      	movs	r5, #1
 800c128:	426d      	negs	r5, r5
 800c12a:	0028      	movs	r0, r5
 800c12c:	bd70      	pop	{r4, r5, r6, pc}
 800c12e:	46c0      	nop			; (mov r8, r8)
 800c130:	200005d0 	.word	0x200005d0

0800c134 <_malloc_r>:
 800c134:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c136:	2203      	movs	r2, #3
 800c138:	1ccb      	adds	r3, r1, #3
 800c13a:	4393      	bics	r3, r2
 800c13c:	3308      	adds	r3, #8
 800c13e:	0006      	movs	r6, r0
 800c140:	001f      	movs	r7, r3
 800c142:	2b0c      	cmp	r3, #12
 800c144:	d232      	bcs.n	800c1ac <_malloc_r+0x78>
 800c146:	270c      	movs	r7, #12
 800c148:	42b9      	cmp	r1, r7
 800c14a:	d831      	bhi.n	800c1b0 <_malloc_r+0x7c>
 800c14c:	0030      	movs	r0, r6
 800c14e:	f000 fe31 	bl	800cdb4 <__malloc_lock>
 800c152:	4d32      	ldr	r5, [pc, #200]	; (800c21c <_malloc_r+0xe8>)
 800c154:	682b      	ldr	r3, [r5, #0]
 800c156:	001c      	movs	r4, r3
 800c158:	2c00      	cmp	r4, #0
 800c15a:	d12e      	bne.n	800c1ba <_malloc_r+0x86>
 800c15c:	0039      	movs	r1, r7
 800c15e:	0030      	movs	r0, r6
 800c160:	f7ff ffc6 	bl	800c0f0 <sbrk_aligned>
 800c164:	0004      	movs	r4, r0
 800c166:	1c43      	adds	r3, r0, #1
 800c168:	d11e      	bne.n	800c1a8 <_malloc_r+0x74>
 800c16a:	682c      	ldr	r4, [r5, #0]
 800c16c:	0025      	movs	r5, r4
 800c16e:	2d00      	cmp	r5, #0
 800c170:	d14a      	bne.n	800c208 <_malloc_r+0xd4>
 800c172:	6823      	ldr	r3, [r4, #0]
 800c174:	0029      	movs	r1, r5
 800c176:	18e3      	adds	r3, r4, r3
 800c178:	0030      	movs	r0, r6
 800c17a:	9301      	str	r3, [sp, #4]
 800c17c:	f000 fb1a 	bl	800c7b4 <_sbrk_r>
 800c180:	9b01      	ldr	r3, [sp, #4]
 800c182:	4283      	cmp	r3, r0
 800c184:	d143      	bne.n	800c20e <_malloc_r+0xda>
 800c186:	6823      	ldr	r3, [r4, #0]
 800c188:	3703      	adds	r7, #3
 800c18a:	1aff      	subs	r7, r7, r3
 800c18c:	2303      	movs	r3, #3
 800c18e:	439f      	bics	r7, r3
 800c190:	3708      	adds	r7, #8
 800c192:	2f0c      	cmp	r7, #12
 800c194:	d200      	bcs.n	800c198 <_malloc_r+0x64>
 800c196:	270c      	movs	r7, #12
 800c198:	0039      	movs	r1, r7
 800c19a:	0030      	movs	r0, r6
 800c19c:	f7ff ffa8 	bl	800c0f0 <sbrk_aligned>
 800c1a0:	1c43      	adds	r3, r0, #1
 800c1a2:	d034      	beq.n	800c20e <_malloc_r+0xda>
 800c1a4:	6823      	ldr	r3, [r4, #0]
 800c1a6:	19df      	adds	r7, r3, r7
 800c1a8:	6027      	str	r7, [r4, #0]
 800c1aa:	e013      	b.n	800c1d4 <_malloc_r+0xa0>
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	dacb      	bge.n	800c148 <_malloc_r+0x14>
 800c1b0:	230c      	movs	r3, #12
 800c1b2:	2500      	movs	r5, #0
 800c1b4:	6033      	str	r3, [r6, #0]
 800c1b6:	0028      	movs	r0, r5
 800c1b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c1ba:	6822      	ldr	r2, [r4, #0]
 800c1bc:	1bd1      	subs	r1, r2, r7
 800c1be:	d420      	bmi.n	800c202 <_malloc_r+0xce>
 800c1c0:	290b      	cmp	r1, #11
 800c1c2:	d917      	bls.n	800c1f4 <_malloc_r+0xc0>
 800c1c4:	19e2      	adds	r2, r4, r7
 800c1c6:	6027      	str	r7, [r4, #0]
 800c1c8:	42a3      	cmp	r3, r4
 800c1ca:	d111      	bne.n	800c1f0 <_malloc_r+0xbc>
 800c1cc:	602a      	str	r2, [r5, #0]
 800c1ce:	6863      	ldr	r3, [r4, #4]
 800c1d0:	6011      	str	r1, [r2, #0]
 800c1d2:	6053      	str	r3, [r2, #4]
 800c1d4:	0030      	movs	r0, r6
 800c1d6:	0025      	movs	r5, r4
 800c1d8:	f000 fdf4 	bl	800cdc4 <__malloc_unlock>
 800c1dc:	2207      	movs	r2, #7
 800c1de:	350b      	adds	r5, #11
 800c1e0:	1d23      	adds	r3, r4, #4
 800c1e2:	4395      	bics	r5, r2
 800c1e4:	1aea      	subs	r2, r5, r3
 800c1e6:	429d      	cmp	r5, r3
 800c1e8:	d0e5      	beq.n	800c1b6 <_malloc_r+0x82>
 800c1ea:	1b5b      	subs	r3, r3, r5
 800c1ec:	50a3      	str	r3, [r4, r2]
 800c1ee:	e7e2      	b.n	800c1b6 <_malloc_r+0x82>
 800c1f0:	605a      	str	r2, [r3, #4]
 800c1f2:	e7ec      	b.n	800c1ce <_malloc_r+0x9a>
 800c1f4:	6862      	ldr	r2, [r4, #4]
 800c1f6:	42a3      	cmp	r3, r4
 800c1f8:	d101      	bne.n	800c1fe <_malloc_r+0xca>
 800c1fa:	602a      	str	r2, [r5, #0]
 800c1fc:	e7ea      	b.n	800c1d4 <_malloc_r+0xa0>
 800c1fe:	605a      	str	r2, [r3, #4]
 800c200:	e7e8      	b.n	800c1d4 <_malloc_r+0xa0>
 800c202:	0023      	movs	r3, r4
 800c204:	6864      	ldr	r4, [r4, #4]
 800c206:	e7a7      	b.n	800c158 <_malloc_r+0x24>
 800c208:	002c      	movs	r4, r5
 800c20a:	686d      	ldr	r5, [r5, #4]
 800c20c:	e7af      	b.n	800c16e <_malloc_r+0x3a>
 800c20e:	230c      	movs	r3, #12
 800c210:	0030      	movs	r0, r6
 800c212:	6033      	str	r3, [r6, #0]
 800c214:	f000 fdd6 	bl	800cdc4 <__malloc_unlock>
 800c218:	e7cd      	b.n	800c1b6 <_malloc_r+0x82>
 800c21a:	46c0      	nop			; (mov r8, r8)
 800c21c:	200005cc 	.word	0x200005cc

0800c220 <__ssputs_r>:
 800c220:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c222:	688e      	ldr	r6, [r1, #8]
 800c224:	b085      	sub	sp, #20
 800c226:	0007      	movs	r7, r0
 800c228:	000c      	movs	r4, r1
 800c22a:	9203      	str	r2, [sp, #12]
 800c22c:	9301      	str	r3, [sp, #4]
 800c22e:	429e      	cmp	r6, r3
 800c230:	d83c      	bhi.n	800c2ac <__ssputs_r+0x8c>
 800c232:	2390      	movs	r3, #144	; 0x90
 800c234:	898a      	ldrh	r2, [r1, #12]
 800c236:	00db      	lsls	r3, r3, #3
 800c238:	421a      	tst	r2, r3
 800c23a:	d034      	beq.n	800c2a6 <__ssputs_r+0x86>
 800c23c:	6909      	ldr	r1, [r1, #16]
 800c23e:	6823      	ldr	r3, [r4, #0]
 800c240:	6960      	ldr	r0, [r4, #20]
 800c242:	1a5b      	subs	r3, r3, r1
 800c244:	9302      	str	r3, [sp, #8]
 800c246:	2303      	movs	r3, #3
 800c248:	4343      	muls	r3, r0
 800c24a:	0fdd      	lsrs	r5, r3, #31
 800c24c:	18ed      	adds	r5, r5, r3
 800c24e:	9b01      	ldr	r3, [sp, #4]
 800c250:	9802      	ldr	r0, [sp, #8]
 800c252:	3301      	adds	r3, #1
 800c254:	181b      	adds	r3, r3, r0
 800c256:	106d      	asrs	r5, r5, #1
 800c258:	42ab      	cmp	r3, r5
 800c25a:	d900      	bls.n	800c25e <__ssputs_r+0x3e>
 800c25c:	001d      	movs	r5, r3
 800c25e:	0553      	lsls	r3, r2, #21
 800c260:	d532      	bpl.n	800c2c8 <__ssputs_r+0xa8>
 800c262:	0029      	movs	r1, r5
 800c264:	0038      	movs	r0, r7
 800c266:	f7ff ff65 	bl	800c134 <_malloc_r>
 800c26a:	1e06      	subs	r6, r0, #0
 800c26c:	d109      	bne.n	800c282 <__ssputs_r+0x62>
 800c26e:	230c      	movs	r3, #12
 800c270:	603b      	str	r3, [r7, #0]
 800c272:	2340      	movs	r3, #64	; 0x40
 800c274:	2001      	movs	r0, #1
 800c276:	89a2      	ldrh	r2, [r4, #12]
 800c278:	4240      	negs	r0, r0
 800c27a:	4313      	orrs	r3, r2
 800c27c:	81a3      	strh	r3, [r4, #12]
 800c27e:	b005      	add	sp, #20
 800c280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c282:	9a02      	ldr	r2, [sp, #8]
 800c284:	6921      	ldr	r1, [r4, #16]
 800c286:	f7fc f91b 	bl	80084c0 <memcpy>
 800c28a:	89a3      	ldrh	r3, [r4, #12]
 800c28c:	4a14      	ldr	r2, [pc, #80]	; (800c2e0 <__ssputs_r+0xc0>)
 800c28e:	401a      	ands	r2, r3
 800c290:	2380      	movs	r3, #128	; 0x80
 800c292:	4313      	orrs	r3, r2
 800c294:	81a3      	strh	r3, [r4, #12]
 800c296:	9b02      	ldr	r3, [sp, #8]
 800c298:	6126      	str	r6, [r4, #16]
 800c29a:	18f6      	adds	r6, r6, r3
 800c29c:	6026      	str	r6, [r4, #0]
 800c29e:	6165      	str	r5, [r4, #20]
 800c2a0:	9e01      	ldr	r6, [sp, #4]
 800c2a2:	1aed      	subs	r5, r5, r3
 800c2a4:	60a5      	str	r5, [r4, #8]
 800c2a6:	9b01      	ldr	r3, [sp, #4]
 800c2a8:	429e      	cmp	r6, r3
 800c2aa:	d900      	bls.n	800c2ae <__ssputs_r+0x8e>
 800c2ac:	9e01      	ldr	r6, [sp, #4]
 800c2ae:	0032      	movs	r2, r6
 800c2b0:	9903      	ldr	r1, [sp, #12]
 800c2b2:	6820      	ldr	r0, [r4, #0]
 800c2b4:	f000 fd6a 	bl	800cd8c <memmove>
 800c2b8:	68a3      	ldr	r3, [r4, #8]
 800c2ba:	2000      	movs	r0, #0
 800c2bc:	1b9b      	subs	r3, r3, r6
 800c2be:	60a3      	str	r3, [r4, #8]
 800c2c0:	6823      	ldr	r3, [r4, #0]
 800c2c2:	199e      	adds	r6, r3, r6
 800c2c4:	6026      	str	r6, [r4, #0]
 800c2c6:	e7da      	b.n	800c27e <__ssputs_r+0x5e>
 800c2c8:	002a      	movs	r2, r5
 800c2ca:	0038      	movs	r0, r7
 800c2cc:	f000 fd82 	bl	800cdd4 <_realloc_r>
 800c2d0:	1e06      	subs	r6, r0, #0
 800c2d2:	d1e0      	bne.n	800c296 <__ssputs_r+0x76>
 800c2d4:	0038      	movs	r0, r7
 800c2d6:	6921      	ldr	r1, [r4, #16]
 800c2d8:	f7ff fec0 	bl	800c05c <_free_r>
 800c2dc:	e7c7      	b.n	800c26e <__ssputs_r+0x4e>
 800c2de:	46c0      	nop			; (mov r8, r8)
 800c2e0:	fffffb7f 	.word	0xfffffb7f

0800c2e4 <_svfiprintf_r>:
 800c2e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2e6:	b0a1      	sub	sp, #132	; 0x84
 800c2e8:	9003      	str	r0, [sp, #12]
 800c2ea:	001d      	movs	r5, r3
 800c2ec:	898b      	ldrh	r3, [r1, #12]
 800c2ee:	000f      	movs	r7, r1
 800c2f0:	0016      	movs	r6, r2
 800c2f2:	061b      	lsls	r3, r3, #24
 800c2f4:	d511      	bpl.n	800c31a <_svfiprintf_r+0x36>
 800c2f6:	690b      	ldr	r3, [r1, #16]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d10e      	bne.n	800c31a <_svfiprintf_r+0x36>
 800c2fc:	2140      	movs	r1, #64	; 0x40
 800c2fe:	f7ff ff19 	bl	800c134 <_malloc_r>
 800c302:	6038      	str	r0, [r7, #0]
 800c304:	6138      	str	r0, [r7, #16]
 800c306:	2800      	cmp	r0, #0
 800c308:	d105      	bne.n	800c316 <_svfiprintf_r+0x32>
 800c30a:	230c      	movs	r3, #12
 800c30c:	9a03      	ldr	r2, [sp, #12]
 800c30e:	3801      	subs	r0, #1
 800c310:	6013      	str	r3, [r2, #0]
 800c312:	b021      	add	sp, #132	; 0x84
 800c314:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c316:	2340      	movs	r3, #64	; 0x40
 800c318:	617b      	str	r3, [r7, #20]
 800c31a:	2300      	movs	r3, #0
 800c31c:	ac08      	add	r4, sp, #32
 800c31e:	6163      	str	r3, [r4, #20]
 800c320:	3320      	adds	r3, #32
 800c322:	7663      	strb	r3, [r4, #25]
 800c324:	3310      	adds	r3, #16
 800c326:	76a3      	strb	r3, [r4, #26]
 800c328:	9507      	str	r5, [sp, #28]
 800c32a:	0035      	movs	r5, r6
 800c32c:	782b      	ldrb	r3, [r5, #0]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d001      	beq.n	800c336 <_svfiprintf_r+0x52>
 800c332:	2b25      	cmp	r3, #37	; 0x25
 800c334:	d147      	bne.n	800c3c6 <_svfiprintf_r+0xe2>
 800c336:	1bab      	subs	r3, r5, r6
 800c338:	9305      	str	r3, [sp, #20]
 800c33a:	42b5      	cmp	r5, r6
 800c33c:	d00c      	beq.n	800c358 <_svfiprintf_r+0x74>
 800c33e:	0032      	movs	r2, r6
 800c340:	0039      	movs	r1, r7
 800c342:	9803      	ldr	r0, [sp, #12]
 800c344:	f7ff ff6c 	bl	800c220 <__ssputs_r>
 800c348:	1c43      	adds	r3, r0, #1
 800c34a:	d100      	bne.n	800c34e <_svfiprintf_r+0x6a>
 800c34c:	e0ae      	b.n	800c4ac <_svfiprintf_r+0x1c8>
 800c34e:	6962      	ldr	r2, [r4, #20]
 800c350:	9b05      	ldr	r3, [sp, #20]
 800c352:	4694      	mov	ip, r2
 800c354:	4463      	add	r3, ip
 800c356:	6163      	str	r3, [r4, #20]
 800c358:	782b      	ldrb	r3, [r5, #0]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d100      	bne.n	800c360 <_svfiprintf_r+0x7c>
 800c35e:	e0a5      	b.n	800c4ac <_svfiprintf_r+0x1c8>
 800c360:	2201      	movs	r2, #1
 800c362:	2300      	movs	r3, #0
 800c364:	4252      	negs	r2, r2
 800c366:	6062      	str	r2, [r4, #4]
 800c368:	a904      	add	r1, sp, #16
 800c36a:	3254      	adds	r2, #84	; 0x54
 800c36c:	1852      	adds	r2, r2, r1
 800c36e:	1c6e      	adds	r6, r5, #1
 800c370:	6023      	str	r3, [r4, #0]
 800c372:	60e3      	str	r3, [r4, #12]
 800c374:	60a3      	str	r3, [r4, #8]
 800c376:	7013      	strb	r3, [r2, #0]
 800c378:	65a3      	str	r3, [r4, #88]	; 0x58
 800c37a:	2205      	movs	r2, #5
 800c37c:	7831      	ldrb	r1, [r6, #0]
 800c37e:	4854      	ldr	r0, [pc, #336]	; (800c4d0 <_svfiprintf_r+0x1ec>)
 800c380:	f7ff f96a 	bl	800b658 <memchr>
 800c384:	1c75      	adds	r5, r6, #1
 800c386:	2800      	cmp	r0, #0
 800c388:	d11f      	bne.n	800c3ca <_svfiprintf_r+0xe6>
 800c38a:	6822      	ldr	r2, [r4, #0]
 800c38c:	06d3      	lsls	r3, r2, #27
 800c38e:	d504      	bpl.n	800c39a <_svfiprintf_r+0xb6>
 800c390:	2353      	movs	r3, #83	; 0x53
 800c392:	a904      	add	r1, sp, #16
 800c394:	185b      	adds	r3, r3, r1
 800c396:	2120      	movs	r1, #32
 800c398:	7019      	strb	r1, [r3, #0]
 800c39a:	0713      	lsls	r3, r2, #28
 800c39c:	d504      	bpl.n	800c3a8 <_svfiprintf_r+0xc4>
 800c39e:	2353      	movs	r3, #83	; 0x53
 800c3a0:	a904      	add	r1, sp, #16
 800c3a2:	185b      	adds	r3, r3, r1
 800c3a4:	212b      	movs	r1, #43	; 0x2b
 800c3a6:	7019      	strb	r1, [r3, #0]
 800c3a8:	7833      	ldrb	r3, [r6, #0]
 800c3aa:	2b2a      	cmp	r3, #42	; 0x2a
 800c3ac:	d016      	beq.n	800c3dc <_svfiprintf_r+0xf8>
 800c3ae:	0035      	movs	r5, r6
 800c3b0:	2100      	movs	r1, #0
 800c3b2:	200a      	movs	r0, #10
 800c3b4:	68e3      	ldr	r3, [r4, #12]
 800c3b6:	782a      	ldrb	r2, [r5, #0]
 800c3b8:	1c6e      	adds	r6, r5, #1
 800c3ba:	3a30      	subs	r2, #48	; 0x30
 800c3bc:	2a09      	cmp	r2, #9
 800c3be:	d94e      	bls.n	800c45e <_svfiprintf_r+0x17a>
 800c3c0:	2900      	cmp	r1, #0
 800c3c2:	d111      	bne.n	800c3e8 <_svfiprintf_r+0x104>
 800c3c4:	e017      	b.n	800c3f6 <_svfiprintf_r+0x112>
 800c3c6:	3501      	adds	r5, #1
 800c3c8:	e7b0      	b.n	800c32c <_svfiprintf_r+0x48>
 800c3ca:	4b41      	ldr	r3, [pc, #260]	; (800c4d0 <_svfiprintf_r+0x1ec>)
 800c3cc:	6822      	ldr	r2, [r4, #0]
 800c3ce:	1ac0      	subs	r0, r0, r3
 800c3d0:	2301      	movs	r3, #1
 800c3d2:	4083      	lsls	r3, r0
 800c3d4:	4313      	orrs	r3, r2
 800c3d6:	002e      	movs	r6, r5
 800c3d8:	6023      	str	r3, [r4, #0]
 800c3da:	e7ce      	b.n	800c37a <_svfiprintf_r+0x96>
 800c3dc:	9b07      	ldr	r3, [sp, #28]
 800c3de:	1d19      	adds	r1, r3, #4
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	9107      	str	r1, [sp, #28]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	db01      	blt.n	800c3ec <_svfiprintf_r+0x108>
 800c3e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3ea:	e004      	b.n	800c3f6 <_svfiprintf_r+0x112>
 800c3ec:	425b      	negs	r3, r3
 800c3ee:	60e3      	str	r3, [r4, #12]
 800c3f0:	2302      	movs	r3, #2
 800c3f2:	4313      	orrs	r3, r2
 800c3f4:	6023      	str	r3, [r4, #0]
 800c3f6:	782b      	ldrb	r3, [r5, #0]
 800c3f8:	2b2e      	cmp	r3, #46	; 0x2e
 800c3fa:	d10a      	bne.n	800c412 <_svfiprintf_r+0x12e>
 800c3fc:	786b      	ldrb	r3, [r5, #1]
 800c3fe:	2b2a      	cmp	r3, #42	; 0x2a
 800c400:	d135      	bne.n	800c46e <_svfiprintf_r+0x18a>
 800c402:	9b07      	ldr	r3, [sp, #28]
 800c404:	3502      	adds	r5, #2
 800c406:	1d1a      	adds	r2, r3, #4
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	9207      	str	r2, [sp, #28]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	db2b      	blt.n	800c468 <_svfiprintf_r+0x184>
 800c410:	9309      	str	r3, [sp, #36]	; 0x24
 800c412:	4e30      	ldr	r6, [pc, #192]	; (800c4d4 <_svfiprintf_r+0x1f0>)
 800c414:	2203      	movs	r2, #3
 800c416:	0030      	movs	r0, r6
 800c418:	7829      	ldrb	r1, [r5, #0]
 800c41a:	f7ff f91d 	bl	800b658 <memchr>
 800c41e:	2800      	cmp	r0, #0
 800c420:	d006      	beq.n	800c430 <_svfiprintf_r+0x14c>
 800c422:	2340      	movs	r3, #64	; 0x40
 800c424:	1b80      	subs	r0, r0, r6
 800c426:	4083      	lsls	r3, r0
 800c428:	6822      	ldr	r2, [r4, #0]
 800c42a:	3501      	adds	r5, #1
 800c42c:	4313      	orrs	r3, r2
 800c42e:	6023      	str	r3, [r4, #0]
 800c430:	7829      	ldrb	r1, [r5, #0]
 800c432:	2206      	movs	r2, #6
 800c434:	4828      	ldr	r0, [pc, #160]	; (800c4d8 <_svfiprintf_r+0x1f4>)
 800c436:	1c6e      	adds	r6, r5, #1
 800c438:	7621      	strb	r1, [r4, #24]
 800c43a:	f7ff f90d 	bl	800b658 <memchr>
 800c43e:	2800      	cmp	r0, #0
 800c440:	d03c      	beq.n	800c4bc <_svfiprintf_r+0x1d8>
 800c442:	4b26      	ldr	r3, [pc, #152]	; (800c4dc <_svfiprintf_r+0x1f8>)
 800c444:	2b00      	cmp	r3, #0
 800c446:	d125      	bne.n	800c494 <_svfiprintf_r+0x1b0>
 800c448:	2207      	movs	r2, #7
 800c44a:	9b07      	ldr	r3, [sp, #28]
 800c44c:	3307      	adds	r3, #7
 800c44e:	4393      	bics	r3, r2
 800c450:	3308      	adds	r3, #8
 800c452:	9307      	str	r3, [sp, #28]
 800c454:	6963      	ldr	r3, [r4, #20]
 800c456:	9a04      	ldr	r2, [sp, #16]
 800c458:	189b      	adds	r3, r3, r2
 800c45a:	6163      	str	r3, [r4, #20]
 800c45c:	e765      	b.n	800c32a <_svfiprintf_r+0x46>
 800c45e:	4343      	muls	r3, r0
 800c460:	0035      	movs	r5, r6
 800c462:	2101      	movs	r1, #1
 800c464:	189b      	adds	r3, r3, r2
 800c466:	e7a6      	b.n	800c3b6 <_svfiprintf_r+0xd2>
 800c468:	2301      	movs	r3, #1
 800c46a:	425b      	negs	r3, r3
 800c46c:	e7d0      	b.n	800c410 <_svfiprintf_r+0x12c>
 800c46e:	2300      	movs	r3, #0
 800c470:	200a      	movs	r0, #10
 800c472:	001a      	movs	r2, r3
 800c474:	3501      	adds	r5, #1
 800c476:	6063      	str	r3, [r4, #4]
 800c478:	7829      	ldrb	r1, [r5, #0]
 800c47a:	1c6e      	adds	r6, r5, #1
 800c47c:	3930      	subs	r1, #48	; 0x30
 800c47e:	2909      	cmp	r1, #9
 800c480:	d903      	bls.n	800c48a <_svfiprintf_r+0x1a6>
 800c482:	2b00      	cmp	r3, #0
 800c484:	d0c5      	beq.n	800c412 <_svfiprintf_r+0x12e>
 800c486:	9209      	str	r2, [sp, #36]	; 0x24
 800c488:	e7c3      	b.n	800c412 <_svfiprintf_r+0x12e>
 800c48a:	4342      	muls	r2, r0
 800c48c:	0035      	movs	r5, r6
 800c48e:	2301      	movs	r3, #1
 800c490:	1852      	adds	r2, r2, r1
 800c492:	e7f1      	b.n	800c478 <_svfiprintf_r+0x194>
 800c494:	ab07      	add	r3, sp, #28
 800c496:	9300      	str	r3, [sp, #0]
 800c498:	003a      	movs	r2, r7
 800c49a:	0021      	movs	r1, r4
 800c49c:	4b10      	ldr	r3, [pc, #64]	; (800c4e0 <_svfiprintf_r+0x1fc>)
 800c49e:	9803      	ldr	r0, [sp, #12]
 800c4a0:	f7fc f8ca 	bl	8008638 <_printf_float>
 800c4a4:	9004      	str	r0, [sp, #16]
 800c4a6:	9b04      	ldr	r3, [sp, #16]
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	d1d3      	bne.n	800c454 <_svfiprintf_r+0x170>
 800c4ac:	89bb      	ldrh	r3, [r7, #12]
 800c4ae:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c4b0:	065b      	lsls	r3, r3, #25
 800c4b2:	d400      	bmi.n	800c4b6 <_svfiprintf_r+0x1d2>
 800c4b4:	e72d      	b.n	800c312 <_svfiprintf_r+0x2e>
 800c4b6:	2001      	movs	r0, #1
 800c4b8:	4240      	negs	r0, r0
 800c4ba:	e72a      	b.n	800c312 <_svfiprintf_r+0x2e>
 800c4bc:	ab07      	add	r3, sp, #28
 800c4be:	9300      	str	r3, [sp, #0]
 800c4c0:	003a      	movs	r2, r7
 800c4c2:	0021      	movs	r1, r4
 800c4c4:	4b06      	ldr	r3, [pc, #24]	; (800c4e0 <_svfiprintf_r+0x1fc>)
 800c4c6:	9803      	ldr	r0, [sp, #12]
 800c4c8:	f7fc fb68 	bl	8008b9c <_printf_i>
 800c4cc:	e7ea      	b.n	800c4a4 <_svfiprintf_r+0x1c0>
 800c4ce:	46c0      	nop			; (mov r8, r8)
 800c4d0:	0800d4e4 	.word	0x0800d4e4
 800c4d4:	0800d4ea 	.word	0x0800d4ea
 800c4d8:	0800d4ee 	.word	0x0800d4ee
 800c4dc:	08008639 	.word	0x08008639
 800c4e0:	0800c221 	.word	0x0800c221

0800c4e4 <__sfputc_r>:
 800c4e4:	6893      	ldr	r3, [r2, #8]
 800c4e6:	b510      	push	{r4, lr}
 800c4e8:	3b01      	subs	r3, #1
 800c4ea:	6093      	str	r3, [r2, #8]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	da04      	bge.n	800c4fa <__sfputc_r+0x16>
 800c4f0:	6994      	ldr	r4, [r2, #24]
 800c4f2:	42a3      	cmp	r3, r4
 800c4f4:	db07      	blt.n	800c506 <__sfputc_r+0x22>
 800c4f6:	290a      	cmp	r1, #10
 800c4f8:	d005      	beq.n	800c506 <__sfputc_r+0x22>
 800c4fa:	6813      	ldr	r3, [r2, #0]
 800c4fc:	1c58      	adds	r0, r3, #1
 800c4fe:	6010      	str	r0, [r2, #0]
 800c500:	7019      	strb	r1, [r3, #0]
 800c502:	0008      	movs	r0, r1
 800c504:	bd10      	pop	{r4, pc}
 800c506:	f000 f9c5 	bl	800c894 <__swbuf_r>
 800c50a:	0001      	movs	r1, r0
 800c50c:	e7f9      	b.n	800c502 <__sfputc_r+0x1e>

0800c50e <__sfputs_r>:
 800c50e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c510:	0006      	movs	r6, r0
 800c512:	000f      	movs	r7, r1
 800c514:	0014      	movs	r4, r2
 800c516:	18d5      	adds	r5, r2, r3
 800c518:	42ac      	cmp	r4, r5
 800c51a:	d101      	bne.n	800c520 <__sfputs_r+0x12>
 800c51c:	2000      	movs	r0, #0
 800c51e:	e007      	b.n	800c530 <__sfputs_r+0x22>
 800c520:	7821      	ldrb	r1, [r4, #0]
 800c522:	003a      	movs	r2, r7
 800c524:	0030      	movs	r0, r6
 800c526:	f7ff ffdd 	bl	800c4e4 <__sfputc_r>
 800c52a:	3401      	adds	r4, #1
 800c52c:	1c43      	adds	r3, r0, #1
 800c52e:	d1f3      	bne.n	800c518 <__sfputs_r+0xa>
 800c530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c534 <_vfiprintf_r>:
 800c534:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c536:	b0a1      	sub	sp, #132	; 0x84
 800c538:	0006      	movs	r6, r0
 800c53a:	000c      	movs	r4, r1
 800c53c:	001f      	movs	r7, r3
 800c53e:	9203      	str	r2, [sp, #12]
 800c540:	2800      	cmp	r0, #0
 800c542:	d004      	beq.n	800c54e <_vfiprintf_r+0x1a>
 800c544:	6983      	ldr	r3, [r0, #24]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d101      	bne.n	800c54e <_vfiprintf_r+0x1a>
 800c54a:	f7fe fc4d 	bl	800ade8 <__sinit>
 800c54e:	4b8e      	ldr	r3, [pc, #568]	; (800c788 <_vfiprintf_r+0x254>)
 800c550:	429c      	cmp	r4, r3
 800c552:	d11c      	bne.n	800c58e <_vfiprintf_r+0x5a>
 800c554:	6874      	ldr	r4, [r6, #4]
 800c556:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c558:	07db      	lsls	r3, r3, #31
 800c55a:	d405      	bmi.n	800c568 <_vfiprintf_r+0x34>
 800c55c:	89a3      	ldrh	r3, [r4, #12]
 800c55e:	059b      	lsls	r3, r3, #22
 800c560:	d402      	bmi.n	800c568 <_vfiprintf_r+0x34>
 800c562:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c564:	f7ff f859 	bl	800b61a <__retarget_lock_acquire_recursive>
 800c568:	89a3      	ldrh	r3, [r4, #12]
 800c56a:	071b      	lsls	r3, r3, #28
 800c56c:	d502      	bpl.n	800c574 <_vfiprintf_r+0x40>
 800c56e:	6923      	ldr	r3, [r4, #16]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d11d      	bne.n	800c5b0 <_vfiprintf_r+0x7c>
 800c574:	0021      	movs	r1, r4
 800c576:	0030      	movs	r0, r6
 800c578:	f000 fa04 	bl	800c984 <__swsetup_r>
 800c57c:	2800      	cmp	r0, #0
 800c57e:	d017      	beq.n	800c5b0 <_vfiprintf_r+0x7c>
 800c580:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c582:	07db      	lsls	r3, r3, #31
 800c584:	d50d      	bpl.n	800c5a2 <_vfiprintf_r+0x6e>
 800c586:	2001      	movs	r0, #1
 800c588:	4240      	negs	r0, r0
 800c58a:	b021      	add	sp, #132	; 0x84
 800c58c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c58e:	4b7f      	ldr	r3, [pc, #508]	; (800c78c <_vfiprintf_r+0x258>)
 800c590:	429c      	cmp	r4, r3
 800c592:	d101      	bne.n	800c598 <_vfiprintf_r+0x64>
 800c594:	68b4      	ldr	r4, [r6, #8]
 800c596:	e7de      	b.n	800c556 <_vfiprintf_r+0x22>
 800c598:	4b7d      	ldr	r3, [pc, #500]	; (800c790 <_vfiprintf_r+0x25c>)
 800c59a:	429c      	cmp	r4, r3
 800c59c:	d1db      	bne.n	800c556 <_vfiprintf_r+0x22>
 800c59e:	68f4      	ldr	r4, [r6, #12]
 800c5a0:	e7d9      	b.n	800c556 <_vfiprintf_r+0x22>
 800c5a2:	89a3      	ldrh	r3, [r4, #12]
 800c5a4:	059b      	lsls	r3, r3, #22
 800c5a6:	d4ee      	bmi.n	800c586 <_vfiprintf_r+0x52>
 800c5a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c5aa:	f7ff f837 	bl	800b61c <__retarget_lock_release_recursive>
 800c5ae:	e7ea      	b.n	800c586 <_vfiprintf_r+0x52>
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	ad08      	add	r5, sp, #32
 800c5b4:	616b      	str	r3, [r5, #20]
 800c5b6:	3320      	adds	r3, #32
 800c5b8:	766b      	strb	r3, [r5, #25]
 800c5ba:	3310      	adds	r3, #16
 800c5bc:	76ab      	strb	r3, [r5, #26]
 800c5be:	9707      	str	r7, [sp, #28]
 800c5c0:	9f03      	ldr	r7, [sp, #12]
 800c5c2:	783b      	ldrb	r3, [r7, #0]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d001      	beq.n	800c5cc <_vfiprintf_r+0x98>
 800c5c8:	2b25      	cmp	r3, #37	; 0x25
 800c5ca:	d14e      	bne.n	800c66a <_vfiprintf_r+0x136>
 800c5cc:	9b03      	ldr	r3, [sp, #12]
 800c5ce:	1afb      	subs	r3, r7, r3
 800c5d0:	9305      	str	r3, [sp, #20]
 800c5d2:	9b03      	ldr	r3, [sp, #12]
 800c5d4:	429f      	cmp	r7, r3
 800c5d6:	d00d      	beq.n	800c5f4 <_vfiprintf_r+0xc0>
 800c5d8:	9b05      	ldr	r3, [sp, #20]
 800c5da:	0021      	movs	r1, r4
 800c5dc:	0030      	movs	r0, r6
 800c5de:	9a03      	ldr	r2, [sp, #12]
 800c5e0:	f7ff ff95 	bl	800c50e <__sfputs_r>
 800c5e4:	1c43      	adds	r3, r0, #1
 800c5e6:	d100      	bne.n	800c5ea <_vfiprintf_r+0xb6>
 800c5e8:	e0b5      	b.n	800c756 <_vfiprintf_r+0x222>
 800c5ea:	696a      	ldr	r2, [r5, #20]
 800c5ec:	9b05      	ldr	r3, [sp, #20]
 800c5ee:	4694      	mov	ip, r2
 800c5f0:	4463      	add	r3, ip
 800c5f2:	616b      	str	r3, [r5, #20]
 800c5f4:	783b      	ldrb	r3, [r7, #0]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d100      	bne.n	800c5fc <_vfiprintf_r+0xc8>
 800c5fa:	e0ac      	b.n	800c756 <_vfiprintf_r+0x222>
 800c5fc:	2201      	movs	r2, #1
 800c5fe:	1c7b      	adds	r3, r7, #1
 800c600:	9303      	str	r3, [sp, #12]
 800c602:	2300      	movs	r3, #0
 800c604:	4252      	negs	r2, r2
 800c606:	606a      	str	r2, [r5, #4]
 800c608:	a904      	add	r1, sp, #16
 800c60a:	3254      	adds	r2, #84	; 0x54
 800c60c:	1852      	adds	r2, r2, r1
 800c60e:	602b      	str	r3, [r5, #0]
 800c610:	60eb      	str	r3, [r5, #12]
 800c612:	60ab      	str	r3, [r5, #8]
 800c614:	7013      	strb	r3, [r2, #0]
 800c616:	65ab      	str	r3, [r5, #88]	; 0x58
 800c618:	9b03      	ldr	r3, [sp, #12]
 800c61a:	2205      	movs	r2, #5
 800c61c:	7819      	ldrb	r1, [r3, #0]
 800c61e:	485d      	ldr	r0, [pc, #372]	; (800c794 <_vfiprintf_r+0x260>)
 800c620:	f7ff f81a 	bl	800b658 <memchr>
 800c624:	9b03      	ldr	r3, [sp, #12]
 800c626:	1c5f      	adds	r7, r3, #1
 800c628:	2800      	cmp	r0, #0
 800c62a:	d120      	bne.n	800c66e <_vfiprintf_r+0x13a>
 800c62c:	682a      	ldr	r2, [r5, #0]
 800c62e:	06d3      	lsls	r3, r2, #27
 800c630:	d504      	bpl.n	800c63c <_vfiprintf_r+0x108>
 800c632:	2353      	movs	r3, #83	; 0x53
 800c634:	a904      	add	r1, sp, #16
 800c636:	185b      	adds	r3, r3, r1
 800c638:	2120      	movs	r1, #32
 800c63a:	7019      	strb	r1, [r3, #0]
 800c63c:	0713      	lsls	r3, r2, #28
 800c63e:	d504      	bpl.n	800c64a <_vfiprintf_r+0x116>
 800c640:	2353      	movs	r3, #83	; 0x53
 800c642:	a904      	add	r1, sp, #16
 800c644:	185b      	adds	r3, r3, r1
 800c646:	212b      	movs	r1, #43	; 0x2b
 800c648:	7019      	strb	r1, [r3, #0]
 800c64a:	9b03      	ldr	r3, [sp, #12]
 800c64c:	781b      	ldrb	r3, [r3, #0]
 800c64e:	2b2a      	cmp	r3, #42	; 0x2a
 800c650:	d016      	beq.n	800c680 <_vfiprintf_r+0x14c>
 800c652:	2100      	movs	r1, #0
 800c654:	68eb      	ldr	r3, [r5, #12]
 800c656:	9f03      	ldr	r7, [sp, #12]
 800c658:	783a      	ldrb	r2, [r7, #0]
 800c65a:	1c78      	adds	r0, r7, #1
 800c65c:	3a30      	subs	r2, #48	; 0x30
 800c65e:	4684      	mov	ip, r0
 800c660:	2a09      	cmp	r2, #9
 800c662:	d94f      	bls.n	800c704 <_vfiprintf_r+0x1d0>
 800c664:	2900      	cmp	r1, #0
 800c666:	d111      	bne.n	800c68c <_vfiprintf_r+0x158>
 800c668:	e017      	b.n	800c69a <_vfiprintf_r+0x166>
 800c66a:	3701      	adds	r7, #1
 800c66c:	e7a9      	b.n	800c5c2 <_vfiprintf_r+0x8e>
 800c66e:	4b49      	ldr	r3, [pc, #292]	; (800c794 <_vfiprintf_r+0x260>)
 800c670:	682a      	ldr	r2, [r5, #0]
 800c672:	1ac0      	subs	r0, r0, r3
 800c674:	2301      	movs	r3, #1
 800c676:	4083      	lsls	r3, r0
 800c678:	4313      	orrs	r3, r2
 800c67a:	602b      	str	r3, [r5, #0]
 800c67c:	9703      	str	r7, [sp, #12]
 800c67e:	e7cb      	b.n	800c618 <_vfiprintf_r+0xe4>
 800c680:	9b07      	ldr	r3, [sp, #28]
 800c682:	1d19      	adds	r1, r3, #4
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	9107      	str	r1, [sp, #28]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	db01      	blt.n	800c690 <_vfiprintf_r+0x15c>
 800c68c:	930b      	str	r3, [sp, #44]	; 0x2c
 800c68e:	e004      	b.n	800c69a <_vfiprintf_r+0x166>
 800c690:	425b      	negs	r3, r3
 800c692:	60eb      	str	r3, [r5, #12]
 800c694:	2302      	movs	r3, #2
 800c696:	4313      	orrs	r3, r2
 800c698:	602b      	str	r3, [r5, #0]
 800c69a:	783b      	ldrb	r3, [r7, #0]
 800c69c:	2b2e      	cmp	r3, #46	; 0x2e
 800c69e:	d10a      	bne.n	800c6b6 <_vfiprintf_r+0x182>
 800c6a0:	787b      	ldrb	r3, [r7, #1]
 800c6a2:	2b2a      	cmp	r3, #42	; 0x2a
 800c6a4:	d137      	bne.n	800c716 <_vfiprintf_r+0x1e2>
 800c6a6:	9b07      	ldr	r3, [sp, #28]
 800c6a8:	3702      	adds	r7, #2
 800c6aa:	1d1a      	adds	r2, r3, #4
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	9207      	str	r2, [sp, #28]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	db2d      	blt.n	800c710 <_vfiprintf_r+0x1dc>
 800c6b4:	9309      	str	r3, [sp, #36]	; 0x24
 800c6b6:	2203      	movs	r2, #3
 800c6b8:	7839      	ldrb	r1, [r7, #0]
 800c6ba:	4837      	ldr	r0, [pc, #220]	; (800c798 <_vfiprintf_r+0x264>)
 800c6bc:	f7fe ffcc 	bl	800b658 <memchr>
 800c6c0:	2800      	cmp	r0, #0
 800c6c2:	d007      	beq.n	800c6d4 <_vfiprintf_r+0x1a0>
 800c6c4:	4b34      	ldr	r3, [pc, #208]	; (800c798 <_vfiprintf_r+0x264>)
 800c6c6:	682a      	ldr	r2, [r5, #0]
 800c6c8:	1ac0      	subs	r0, r0, r3
 800c6ca:	2340      	movs	r3, #64	; 0x40
 800c6cc:	4083      	lsls	r3, r0
 800c6ce:	4313      	orrs	r3, r2
 800c6d0:	3701      	adds	r7, #1
 800c6d2:	602b      	str	r3, [r5, #0]
 800c6d4:	7839      	ldrb	r1, [r7, #0]
 800c6d6:	1c7b      	adds	r3, r7, #1
 800c6d8:	2206      	movs	r2, #6
 800c6da:	4830      	ldr	r0, [pc, #192]	; (800c79c <_vfiprintf_r+0x268>)
 800c6dc:	9303      	str	r3, [sp, #12]
 800c6de:	7629      	strb	r1, [r5, #24]
 800c6e0:	f7fe ffba 	bl	800b658 <memchr>
 800c6e4:	2800      	cmp	r0, #0
 800c6e6:	d045      	beq.n	800c774 <_vfiprintf_r+0x240>
 800c6e8:	4b2d      	ldr	r3, [pc, #180]	; (800c7a0 <_vfiprintf_r+0x26c>)
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d127      	bne.n	800c73e <_vfiprintf_r+0x20a>
 800c6ee:	2207      	movs	r2, #7
 800c6f0:	9b07      	ldr	r3, [sp, #28]
 800c6f2:	3307      	adds	r3, #7
 800c6f4:	4393      	bics	r3, r2
 800c6f6:	3308      	adds	r3, #8
 800c6f8:	9307      	str	r3, [sp, #28]
 800c6fa:	696b      	ldr	r3, [r5, #20]
 800c6fc:	9a04      	ldr	r2, [sp, #16]
 800c6fe:	189b      	adds	r3, r3, r2
 800c700:	616b      	str	r3, [r5, #20]
 800c702:	e75d      	b.n	800c5c0 <_vfiprintf_r+0x8c>
 800c704:	210a      	movs	r1, #10
 800c706:	434b      	muls	r3, r1
 800c708:	4667      	mov	r7, ip
 800c70a:	189b      	adds	r3, r3, r2
 800c70c:	3909      	subs	r1, #9
 800c70e:	e7a3      	b.n	800c658 <_vfiprintf_r+0x124>
 800c710:	2301      	movs	r3, #1
 800c712:	425b      	negs	r3, r3
 800c714:	e7ce      	b.n	800c6b4 <_vfiprintf_r+0x180>
 800c716:	2300      	movs	r3, #0
 800c718:	001a      	movs	r2, r3
 800c71a:	3701      	adds	r7, #1
 800c71c:	606b      	str	r3, [r5, #4]
 800c71e:	7839      	ldrb	r1, [r7, #0]
 800c720:	1c78      	adds	r0, r7, #1
 800c722:	3930      	subs	r1, #48	; 0x30
 800c724:	4684      	mov	ip, r0
 800c726:	2909      	cmp	r1, #9
 800c728:	d903      	bls.n	800c732 <_vfiprintf_r+0x1fe>
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d0c3      	beq.n	800c6b6 <_vfiprintf_r+0x182>
 800c72e:	9209      	str	r2, [sp, #36]	; 0x24
 800c730:	e7c1      	b.n	800c6b6 <_vfiprintf_r+0x182>
 800c732:	230a      	movs	r3, #10
 800c734:	435a      	muls	r2, r3
 800c736:	4667      	mov	r7, ip
 800c738:	1852      	adds	r2, r2, r1
 800c73a:	3b09      	subs	r3, #9
 800c73c:	e7ef      	b.n	800c71e <_vfiprintf_r+0x1ea>
 800c73e:	ab07      	add	r3, sp, #28
 800c740:	9300      	str	r3, [sp, #0]
 800c742:	0022      	movs	r2, r4
 800c744:	0029      	movs	r1, r5
 800c746:	0030      	movs	r0, r6
 800c748:	4b16      	ldr	r3, [pc, #88]	; (800c7a4 <_vfiprintf_r+0x270>)
 800c74a:	f7fb ff75 	bl	8008638 <_printf_float>
 800c74e:	9004      	str	r0, [sp, #16]
 800c750:	9b04      	ldr	r3, [sp, #16]
 800c752:	3301      	adds	r3, #1
 800c754:	d1d1      	bne.n	800c6fa <_vfiprintf_r+0x1c6>
 800c756:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c758:	07db      	lsls	r3, r3, #31
 800c75a:	d405      	bmi.n	800c768 <_vfiprintf_r+0x234>
 800c75c:	89a3      	ldrh	r3, [r4, #12]
 800c75e:	059b      	lsls	r3, r3, #22
 800c760:	d402      	bmi.n	800c768 <_vfiprintf_r+0x234>
 800c762:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c764:	f7fe ff5a 	bl	800b61c <__retarget_lock_release_recursive>
 800c768:	89a3      	ldrh	r3, [r4, #12]
 800c76a:	065b      	lsls	r3, r3, #25
 800c76c:	d500      	bpl.n	800c770 <_vfiprintf_r+0x23c>
 800c76e:	e70a      	b.n	800c586 <_vfiprintf_r+0x52>
 800c770:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c772:	e70a      	b.n	800c58a <_vfiprintf_r+0x56>
 800c774:	ab07      	add	r3, sp, #28
 800c776:	9300      	str	r3, [sp, #0]
 800c778:	0022      	movs	r2, r4
 800c77a:	0029      	movs	r1, r5
 800c77c:	0030      	movs	r0, r6
 800c77e:	4b09      	ldr	r3, [pc, #36]	; (800c7a4 <_vfiprintf_r+0x270>)
 800c780:	f7fc fa0c 	bl	8008b9c <_printf_i>
 800c784:	e7e3      	b.n	800c74e <_vfiprintf_r+0x21a>
 800c786:	46c0      	nop			; (mov r8, r8)
 800c788:	0800d2cc 	.word	0x0800d2cc
 800c78c:	0800d2ec 	.word	0x0800d2ec
 800c790:	0800d2ac 	.word	0x0800d2ac
 800c794:	0800d4e4 	.word	0x0800d4e4
 800c798:	0800d4ea 	.word	0x0800d4ea
 800c79c:	0800d4ee 	.word	0x0800d4ee
 800c7a0:	08008639 	.word	0x08008639
 800c7a4:	0800c50f 	.word	0x0800c50f

0800c7a8 <nan>:
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	4901      	ldr	r1, [pc, #4]	; (800c7b0 <nan+0x8>)
 800c7ac:	4770      	bx	lr
 800c7ae:	46c0      	nop			; (mov r8, r8)
 800c7b0:	7ff80000 	.word	0x7ff80000

0800c7b4 <_sbrk_r>:
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	b570      	push	{r4, r5, r6, lr}
 800c7b8:	4d06      	ldr	r5, [pc, #24]	; (800c7d4 <_sbrk_r+0x20>)
 800c7ba:	0004      	movs	r4, r0
 800c7bc:	0008      	movs	r0, r1
 800c7be:	602b      	str	r3, [r5, #0]
 800c7c0:	f7f6 fd54 	bl	800326c <_sbrk>
 800c7c4:	1c43      	adds	r3, r0, #1
 800c7c6:	d103      	bne.n	800c7d0 <_sbrk_r+0x1c>
 800c7c8:	682b      	ldr	r3, [r5, #0]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d000      	beq.n	800c7d0 <_sbrk_r+0x1c>
 800c7ce:	6023      	str	r3, [r4, #0]
 800c7d0:	bd70      	pop	{r4, r5, r6, pc}
 800c7d2:	46c0      	nop			; (mov r8, r8)
 800c7d4:	200005d4 	.word	0x200005d4

0800c7d8 <__sread>:
 800c7d8:	b570      	push	{r4, r5, r6, lr}
 800c7da:	000c      	movs	r4, r1
 800c7dc:	250e      	movs	r5, #14
 800c7de:	5f49      	ldrsh	r1, [r1, r5]
 800c7e0:	f000 fb28 	bl	800ce34 <_read_r>
 800c7e4:	2800      	cmp	r0, #0
 800c7e6:	db03      	blt.n	800c7f0 <__sread+0x18>
 800c7e8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c7ea:	181b      	adds	r3, r3, r0
 800c7ec:	6563      	str	r3, [r4, #84]	; 0x54
 800c7ee:	bd70      	pop	{r4, r5, r6, pc}
 800c7f0:	89a3      	ldrh	r3, [r4, #12]
 800c7f2:	4a02      	ldr	r2, [pc, #8]	; (800c7fc <__sread+0x24>)
 800c7f4:	4013      	ands	r3, r2
 800c7f6:	81a3      	strh	r3, [r4, #12]
 800c7f8:	e7f9      	b.n	800c7ee <__sread+0x16>
 800c7fa:	46c0      	nop			; (mov r8, r8)
 800c7fc:	ffffefff 	.word	0xffffefff

0800c800 <__swrite>:
 800c800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c802:	001f      	movs	r7, r3
 800c804:	898b      	ldrh	r3, [r1, #12]
 800c806:	0005      	movs	r5, r0
 800c808:	000c      	movs	r4, r1
 800c80a:	0016      	movs	r6, r2
 800c80c:	05db      	lsls	r3, r3, #23
 800c80e:	d505      	bpl.n	800c81c <__swrite+0x1c>
 800c810:	230e      	movs	r3, #14
 800c812:	5ec9      	ldrsh	r1, [r1, r3]
 800c814:	2200      	movs	r2, #0
 800c816:	2302      	movs	r3, #2
 800c818:	f000 fa38 	bl	800cc8c <_lseek_r>
 800c81c:	89a3      	ldrh	r3, [r4, #12]
 800c81e:	4a05      	ldr	r2, [pc, #20]	; (800c834 <__swrite+0x34>)
 800c820:	0028      	movs	r0, r5
 800c822:	4013      	ands	r3, r2
 800c824:	81a3      	strh	r3, [r4, #12]
 800c826:	0032      	movs	r2, r6
 800c828:	230e      	movs	r3, #14
 800c82a:	5ee1      	ldrsh	r1, [r4, r3]
 800c82c:	003b      	movs	r3, r7
 800c82e:	f000 f895 	bl	800c95c <_write_r>
 800c832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c834:	ffffefff 	.word	0xffffefff

0800c838 <__sseek>:
 800c838:	b570      	push	{r4, r5, r6, lr}
 800c83a:	000c      	movs	r4, r1
 800c83c:	250e      	movs	r5, #14
 800c83e:	5f49      	ldrsh	r1, [r1, r5]
 800c840:	f000 fa24 	bl	800cc8c <_lseek_r>
 800c844:	89a3      	ldrh	r3, [r4, #12]
 800c846:	1c42      	adds	r2, r0, #1
 800c848:	d103      	bne.n	800c852 <__sseek+0x1a>
 800c84a:	4a05      	ldr	r2, [pc, #20]	; (800c860 <__sseek+0x28>)
 800c84c:	4013      	ands	r3, r2
 800c84e:	81a3      	strh	r3, [r4, #12]
 800c850:	bd70      	pop	{r4, r5, r6, pc}
 800c852:	2280      	movs	r2, #128	; 0x80
 800c854:	0152      	lsls	r2, r2, #5
 800c856:	4313      	orrs	r3, r2
 800c858:	81a3      	strh	r3, [r4, #12]
 800c85a:	6560      	str	r0, [r4, #84]	; 0x54
 800c85c:	e7f8      	b.n	800c850 <__sseek+0x18>
 800c85e:	46c0      	nop			; (mov r8, r8)
 800c860:	ffffefff 	.word	0xffffefff

0800c864 <__sclose>:
 800c864:	b510      	push	{r4, lr}
 800c866:	230e      	movs	r3, #14
 800c868:	5ec9      	ldrsh	r1, [r1, r3]
 800c86a:	f000 f921 	bl	800cab0 <_close_r>
 800c86e:	bd10      	pop	{r4, pc}

0800c870 <strncmp>:
 800c870:	b530      	push	{r4, r5, lr}
 800c872:	0005      	movs	r5, r0
 800c874:	1e10      	subs	r0, r2, #0
 800c876:	d008      	beq.n	800c88a <strncmp+0x1a>
 800c878:	2400      	movs	r4, #0
 800c87a:	3a01      	subs	r2, #1
 800c87c:	5d2b      	ldrb	r3, [r5, r4]
 800c87e:	5d08      	ldrb	r0, [r1, r4]
 800c880:	4283      	cmp	r3, r0
 800c882:	d101      	bne.n	800c888 <strncmp+0x18>
 800c884:	4294      	cmp	r4, r2
 800c886:	d101      	bne.n	800c88c <strncmp+0x1c>
 800c888:	1a18      	subs	r0, r3, r0
 800c88a:	bd30      	pop	{r4, r5, pc}
 800c88c:	3401      	adds	r4, #1
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d1f4      	bne.n	800c87c <strncmp+0xc>
 800c892:	e7f9      	b.n	800c888 <strncmp+0x18>

0800c894 <__swbuf_r>:
 800c894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c896:	0005      	movs	r5, r0
 800c898:	000e      	movs	r6, r1
 800c89a:	0014      	movs	r4, r2
 800c89c:	2800      	cmp	r0, #0
 800c89e:	d004      	beq.n	800c8aa <__swbuf_r+0x16>
 800c8a0:	6983      	ldr	r3, [r0, #24]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d101      	bne.n	800c8aa <__swbuf_r+0x16>
 800c8a6:	f7fe fa9f 	bl	800ade8 <__sinit>
 800c8aa:	4b22      	ldr	r3, [pc, #136]	; (800c934 <__swbuf_r+0xa0>)
 800c8ac:	429c      	cmp	r4, r3
 800c8ae:	d12e      	bne.n	800c90e <__swbuf_r+0x7a>
 800c8b0:	686c      	ldr	r4, [r5, #4]
 800c8b2:	69a3      	ldr	r3, [r4, #24]
 800c8b4:	60a3      	str	r3, [r4, #8]
 800c8b6:	89a3      	ldrh	r3, [r4, #12]
 800c8b8:	071b      	lsls	r3, r3, #28
 800c8ba:	d532      	bpl.n	800c922 <__swbuf_r+0x8e>
 800c8bc:	6923      	ldr	r3, [r4, #16]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d02f      	beq.n	800c922 <__swbuf_r+0x8e>
 800c8c2:	6823      	ldr	r3, [r4, #0]
 800c8c4:	6922      	ldr	r2, [r4, #16]
 800c8c6:	b2f7      	uxtb	r7, r6
 800c8c8:	1a98      	subs	r0, r3, r2
 800c8ca:	6963      	ldr	r3, [r4, #20]
 800c8cc:	b2f6      	uxtb	r6, r6
 800c8ce:	4283      	cmp	r3, r0
 800c8d0:	dc05      	bgt.n	800c8de <__swbuf_r+0x4a>
 800c8d2:	0021      	movs	r1, r4
 800c8d4:	0028      	movs	r0, r5
 800c8d6:	f000 f989 	bl	800cbec <_fflush_r>
 800c8da:	2800      	cmp	r0, #0
 800c8dc:	d127      	bne.n	800c92e <__swbuf_r+0x9a>
 800c8de:	68a3      	ldr	r3, [r4, #8]
 800c8e0:	3001      	adds	r0, #1
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	60a3      	str	r3, [r4, #8]
 800c8e6:	6823      	ldr	r3, [r4, #0]
 800c8e8:	1c5a      	adds	r2, r3, #1
 800c8ea:	6022      	str	r2, [r4, #0]
 800c8ec:	701f      	strb	r7, [r3, #0]
 800c8ee:	6963      	ldr	r3, [r4, #20]
 800c8f0:	4283      	cmp	r3, r0
 800c8f2:	d004      	beq.n	800c8fe <__swbuf_r+0x6a>
 800c8f4:	89a3      	ldrh	r3, [r4, #12]
 800c8f6:	07db      	lsls	r3, r3, #31
 800c8f8:	d507      	bpl.n	800c90a <__swbuf_r+0x76>
 800c8fa:	2e0a      	cmp	r6, #10
 800c8fc:	d105      	bne.n	800c90a <__swbuf_r+0x76>
 800c8fe:	0021      	movs	r1, r4
 800c900:	0028      	movs	r0, r5
 800c902:	f000 f973 	bl	800cbec <_fflush_r>
 800c906:	2800      	cmp	r0, #0
 800c908:	d111      	bne.n	800c92e <__swbuf_r+0x9a>
 800c90a:	0030      	movs	r0, r6
 800c90c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c90e:	4b0a      	ldr	r3, [pc, #40]	; (800c938 <__swbuf_r+0xa4>)
 800c910:	429c      	cmp	r4, r3
 800c912:	d101      	bne.n	800c918 <__swbuf_r+0x84>
 800c914:	68ac      	ldr	r4, [r5, #8]
 800c916:	e7cc      	b.n	800c8b2 <__swbuf_r+0x1e>
 800c918:	4b08      	ldr	r3, [pc, #32]	; (800c93c <__swbuf_r+0xa8>)
 800c91a:	429c      	cmp	r4, r3
 800c91c:	d1c9      	bne.n	800c8b2 <__swbuf_r+0x1e>
 800c91e:	68ec      	ldr	r4, [r5, #12]
 800c920:	e7c7      	b.n	800c8b2 <__swbuf_r+0x1e>
 800c922:	0021      	movs	r1, r4
 800c924:	0028      	movs	r0, r5
 800c926:	f000 f82d 	bl	800c984 <__swsetup_r>
 800c92a:	2800      	cmp	r0, #0
 800c92c:	d0c9      	beq.n	800c8c2 <__swbuf_r+0x2e>
 800c92e:	2601      	movs	r6, #1
 800c930:	4276      	negs	r6, r6
 800c932:	e7ea      	b.n	800c90a <__swbuf_r+0x76>
 800c934:	0800d2cc 	.word	0x0800d2cc
 800c938:	0800d2ec 	.word	0x0800d2ec
 800c93c:	0800d2ac 	.word	0x0800d2ac

0800c940 <__ascii_wctomb>:
 800c940:	0003      	movs	r3, r0
 800c942:	1e08      	subs	r0, r1, #0
 800c944:	d005      	beq.n	800c952 <__ascii_wctomb+0x12>
 800c946:	2aff      	cmp	r2, #255	; 0xff
 800c948:	d904      	bls.n	800c954 <__ascii_wctomb+0x14>
 800c94a:	228a      	movs	r2, #138	; 0x8a
 800c94c:	2001      	movs	r0, #1
 800c94e:	601a      	str	r2, [r3, #0]
 800c950:	4240      	negs	r0, r0
 800c952:	4770      	bx	lr
 800c954:	2001      	movs	r0, #1
 800c956:	700a      	strb	r2, [r1, #0]
 800c958:	e7fb      	b.n	800c952 <__ascii_wctomb+0x12>
	...

0800c95c <_write_r>:
 800c95c:	b570      	push	{r4, r5, r6, lr}
 800c95e:	0004      	movs	r4, r0
 800c960:	0008      	movs	r0, r1
 800c962:	0011      	movs	r1, r2
 800c964:	001a      	movs	r2, r3
 800c966:	2300      	movs	r3, #0
 800c968:	4d05      	ldr	r5, [pc, #20]	; (800c980 <_write_r+0x24>)
 800c96a:	602b      	str	r3, [r5, #0]
 800c96c:	f7f6 fc35 	bl	80031da <_write>
 800c970:	1c43      	adds	r3, r0, #1
 800c972:	d103      	bne.n	800c97c <_write_r+0x20>
 800c974:	682b      	ldr	r3, [r5, #0]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d000      	beq.n	800c97c <_write_r+0x20>
 800c97a:	6023      	str	r3, [r4, #0]
 800c97c:	bd70      	pop	{r4, r5, r6, pc}
 800c97e:	46c0      	nop			; (mov r8, r8)
 800c980:	200005d4 	.word	0x200005d4

0800c984 <__swsetup_r>:
 800c984:	4b37      	ldr	r3, [pc, #220]	; (800ca64 <__swsetup_r+0xe0>)
 800c986:	b570      	push	{r4, r5, r6, lr}
 800c988:	681d      	ldr	r5, [r3, #0]
 800c98a:	0006      	movs	r6, r0
 800c98c:	000c      	movs	r4, r1
 800c98e:	2d00      	cmp	r5, #0
 800c990:	d005      	beq.n	800c99e <__swsetup_r+0x1a>
 800c992:	69ab      	ldr	r3, [r5, #24]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d102      	bne.n	800c99e <__swsetup_r+0x1a>
 800c998:	0028      	movs	r0, r5
 800c99a:	f7fe fa25 	bl	800ade8 <__sinit>
 800c99e:	4b32      	ldr	r3, [pc, #200]	; (800ca68 <__swsetup_r+0xe4>)
 800c9a0:	429c      	cmp	r4, r3
 800c9a2:	d10f      	bne.n	800c9c4 <__swsetup_r+0x40>
 800c9a4:	686c      	ldr	r4, [r5, #4]
 800c9a6:	230c      	movs	r3, #12
 800c9a8:	5ee2      	ldrsh	r2, [r4, r3]
 800c9aa:	b293      	uxth	r3, r2
 800c9ac:	0711      	lsls	r1, r2, #28
 800c9ae:	d42d      	bmi.n	800ca0c <__swsetup_r+0x88>
 800c9b0:	06d9      	lsls	r1, r3, #27
 800c9b2:	d411      	bmi.n	800c9d8 <__swsetup_r+0x54>
 800c9b4:	2309      	movs	r3, #9
 800c9b6:	2001      	movs	r0, #1
 800c9b8:	6033      	str	r3, [r6, #0]
 800c9ba:	3337      	adds	r3, #55	; 0x37
 800c9bc:	4313      	orrs	r3, r2
 800c9be:	81a3      	strh	r3, [r4, #12]
 800c9c0:	4240      	negs	r0, r0
 800c9c2:	bd70      	pop	{r4, r5, r6, pc}
 800c9c4:	4b29      	ldr	r3, [pc, #164]	; (800ca6c <__swsetup_r+0xe8>)
 800c9c6:	429c      	cmp	r4, r3
 800c9c8:	d101      	bne.n	800c9ce <__swsetup_r+0x4a>
 800c9ca:	68ac      	ldr	r4, [r5, #8]
 800c9cc:	e7eb      	b.n	800c9a6 <__swsetup_r+0x22>
 800c9ce:	4b28      	ldr	r3, [pc, #160]	; (800ca70 <__swsetup_r+0xec>)
 800c9d0:	429c      	cmp	r4, r3
 800c9d2:	d1e8      	bne.n	800c9a6 <__swsetup_r+0x22>
 800c9d4:	68ec      	ldr	r4, [r5, #12]
 800c9d6:	e7e6      	b.n	800c9a6 <__swsetup_r+0x22>
 800c9d8:	075b      	lsls	r3, r3, #29
 800c9da:	d513      	bpl.n	800ca04 <__swsetup_r+0x80>
 800c9dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c9de:	2900      	cmp	r1, #0
 800c9e0:	d008      	beq.n	800c9f4 <__swsetup_r+0x70>
 800c9e2:	0023      	movs	r3, r4
 800c9e4:	3344      	adds	r3, #68	; 0x44
 800c9e6:	4299      	cmp	r1, r3
 800c9e8:	d002      	beq.n	800c9f0 <__swsetup_r+0x6c>
 800c9ea:	0030      	movs	r0, r6
 800c9ec:	f7ff fb36 	bl	800c05c <_free_r>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	6363      	str	r3, [r4, #52]	; 0x34
 800c9f4:	2224      	movs	r2, #36	; 0x24
 800c9f6:	89a3      	ldrh	r3, [r4, #12]
 800c9f8:	4393      	bics	r3, r2
 800c9fa:	81a3      	strh	r3, [r4, #12]
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	6063      	str	r3, [r4, #4]
 800ca00:	6923      	ldr	r3, [r4, #16]
 800ca02:	6023      	str	r3, [r4, #0]
 800ca04:	2308      	movs	r3, #8
 800ca06:	89a2      	ldrh	r2, [r4, #12]
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	81a3      	strh	r3, [r4, #12]
 800ca0c:	6923      	ldr	r3, [r4, #16]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d10b      	bne.n	800ca2a <__swsetup_r+0xa6>
 800ca12:	21a0      	movs	r1, #160	; 0xa0
 800ca14:	2280      	movs	r2, #128	; 0x80
 800ca16:	89a3      	ldrh	r3, [r4, #12]
 800ca18:	0089      	lsls	r1, r1, #2
 800ca1a:	0092      	lsls	r2, r2, #2
 800ca1c:	400b      	ands	r3, r1
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d003      	beq.n	800ca2a <__swsetup_r+0xa6>
 800ca22:	0021      	movs	r1, r4
 800ca24:	0030      	movs	r0, r6
 800ca26:	f000 f96d 	bl	800cd04 <__smakebuf_r>
 800ca2a:	220c      	movs	r2, #12
 800ca2c:	5ea3      	ldrsh	r3, [r4, r2]
 800ca2e:	2001      	movs	r0, #1
 800ca30:	001a      	movs	r2, r3
 800ca32:	b299      	uxth	r1, r3
 800ca34:	4002      	ands	r2, r0
 800ca36:	4203      	tst	r3, r0
 800ca38:	d00f      	beq.n	800ca5a <__swsetup_r+0xd6>
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	60a2      	str	r2, [r4, #8]
 800ca3e:	6962      	ldr	r2, [r4, #20]
 800ca40:	4252      	negs	r2, r2
 800ca42:	61a2      	str	r2, [r4, #24]
 800ca44:	2000      	movs	r0, #0
 800ca46:	6922      	ldr	r2, [r4, #16]
 800ca48:	4282      	cmp	r2, r0
 800ca4a:	d1ba      	bne.n	800c9c2 <__swsetup_r+0x3e>
 800ca4c:	060a      	lsls	r2, r1, #24
 800ca4e:	d5b8      	bpl.n	800c9c2 <__swsetup_r+0x3e>
 800ca50:	2240      	movs	r2, #64	; 0x40
 800ca52:	4313      	orrs	r3, r2
 800ca54:	81a3      	strh	r3, [r4, #12]
 800ca56:	3801      	subs	r0, #1
 800ca58:	e7b3      	b.n	800c9c2 <__swsetup_r+0x3e>
 800ca5a:	0788      	lsls	r0, r1, #30
 800ca5c:	d400      	bmi.n	800ca60 <__swsetup_r+0xdc>
 800ca5e:	6962      	ldr	r2, [r4, #20]
 800ca60:	60a2      	str	r2, [r4, #8]
 800ca62:	e7ef      	b.n	800ca44 <__swsetup_r+0xc0>
 800ca64:	2000002c 	.word	0x2000002c
 800ca68:	0800d2cc 	.word	0x0800d2cc
 800ca6c:	0800d2ec 	.word	0x0800d2ec
 800ca70:	0800d2ac 	.word	0x0800d2ac

0800ca74 <__assert_func>:
 800ca74:	b530      	push	{r4, r5, lr}
 800ca76:	0014      	movs	r4, r2
 800ca78:	001a      	movs	r2, r3
 800ca7a:	4b09      	ldr	r3, [pc, #36]	; (800caa0 <__assert_func+0x2c>)
 800ca7c:	0005      	movs	r5, r0
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	b085      	sub	sp, #20
 800ca82:	68d8      	ldr	r0, [r3, #12]
 800ca84:	4b07      	ldr	r3, [pc, #28]	; (800caa4 <__assert_func+0x30>)
 800ca86:	2c00      	cmp	r4, #0
 800ca88:	d101      	bne.n	800ca8e <__assert_func+0x1a>
 800ca8a:	4b07      	ldr	r3, [pc, #28]	; (800caa8 <__assert_func+0x34>)
 800ca8c:	001c      	movs	r4, r3
 800ca8e:	9301      	str	r3, [sp, #4]
 800ca90:	9100      	str	r1, [sp, #0]
 800ca92:	002b      	movs	r3, r5
 800ca94:	4905      	ldr	r1, [pc, #20]	; (800caac <__assert_func+0x38>)
 800ca96:	9402      	str	r4, [sp, #8]
 800ca98:	f000 f8e8 	bl	800cc6c <fiprintf>
 800ca9c:	f000 f9de 	bl	800ce5c <abort>
 800caa0:	2000002c 	.word	0x2000002c
 800caa4:	0800d4f5 	.word	0x0800d4f5
 800caa8:	0800d530 	.word	0x0800d530
 800caac:	0800d502 	.word	0x0800d502

0800cab0 <_close_r>:
 800cab0:	2300      	movs	r3, #0
 800cab2:	b570      	push	{r4, r5, r6, lr}
 800cab4:	4d06      	ldr	r5, [pc, #24]	; (800cad0 <_close_r+0x20>)
 800cab6:	0004      	movs	r4, r0
 800cab8:	0008      	movs	r0, r1
 800caba:	602b      	str	r3, [r5, #0]
 800cabc:	f7f6 fba9 	bl	8003212 <_close>
 800cac0:	1c43      	adds	r3, r0, #1
 800cac2:	d103      	bne.n	800cacc <_close_r+0x1c>
 800cac4:	682b      	ldr	r3, [r5, #0]
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d000      	beq.n	800cacc <_close_r+0x1c>
 800caca:	6023      	str	r3, [r4, #0]
 800cacc:	bd70      	pop	{r4, r5, r6, pc}
 800cace:	46c0      	nop			; (mov r8, r8)
 800cad0:	200005d4 	.word	0x200005d4

0800cad4 <__sflush_r>:
 800cad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cad6:	898b      	ldrh	r3, [r1, #12]
 800cad8:	0005      	movs	r5, r0
 800cada:	000c      	movs	r4, r1
 800cadc:	071a      	lsls	r2, r3, #28
 800cade:	d45f      	bmi.n	800cba0 <__sflush_r+0xcc>
 800cae0:	684a      	ldr	r2, [r1, #4]
 800cae2:	2a00      	cmp	r2, #0
 800cae4:	dc04      	bgt.n	800caf0 <__sflush_r+0x1c>
 800cae6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800cae8:	2a00      	cmp	r2, #0
 800caea:	dc01      	bgt.n	800caf0 <__sflush_r+0x1c>
 800caec:	2000      	movs	r0, #0
 800caee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800caf0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800caf2:	2f00      	cmp	r7, #0
 800caf4:	d0fa      	beq.n	800caec <__sflush_r+0x18>
 800caf6:	2200      	movs	r2, #0
 800caf8:	2180      	movs	r1, #128	; 0x80
 800cafa:	682e      	ldr	r6, [r5, #0]
 800cafc:	602a      	str	r2, [r5, #0]
 800cafe:	001a      	movs	r2, r3
 800cb00:	0149      	lsls	r1, r1, #5
 800cb02:	400a      	ands	r2, r1
 800cb04:	420b      	tst	r3, r1
 800cb06:	d034      	beq.n	800cb72 <__sflush_r+0x9e>
 800cb08:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cb0a:	89a3      	ldrh	r3, [r4, #12]
 800cb0c:	075b      	lsls	r3, r3, #29
 800cb0e:	d506      	bpl.n	800cb1e <__sflush_r+0x4a>
 800cb10:	6863      	ldr	r3, [r4, #4]
 800cb12:	1ac0      	subs	r0, r0, r3
 800cb14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d001      	beq.n	800cb1e <__sflush_r+0x4a>
 800cb1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb1c:	1ac0      	subs	r0, r0, r3
 800cb1e:	0002      	movs	r2, r0
 800cb20:	6a21      	ldr	r1, [r4, #32]
 800cb22:	2300      	movs	r3, #0
 800cb24:	0028      	movs	r0, r5
 800cb26:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800cb28:	47b8      	blx	r7
 800cb2a:	89a1      	ldrh	r1, [r4, #12]
 800cb2c:	1c43      	adds	r3, r0, #1
 800cb2e:	d106      	bne.n	800cb3e <__sflush_r+0x6a>
 800cb30:	682b      	ldr	r3, [r5, #0]
 800cb32:	2b1d      	cmp	r3, #29
 800cb34:	d831      	bhi.n	800cb9a <__sflush_r+0xc6>
 800cb36:	4a2c      	ldr	r2, [pc, #176]	; (800cbe8 <__sflush_r+0x114>)
 800cb38:	40da      	lsrs	r2, r3
 800cb3a:	07d3      	lsls	r3, r2, #31
 800cb3c:	d52d      	bpl.n	800cb9a <__sflush_r+0xc6>
 800cb3e:	2300      	movs	r3, #0
 800cb40:	6063      	str	r3, [r4, #4]
 800cb42:	6923      	ldr	r3, [r4, #16]
 800cb44:	6023      	str	r3, [r4, #0]
 800cb46:	04cb      	lsls	r3, r1, #19
 800cb48:	d505      	bpl.n	800cb56 <__sflush_r+0x82>
 800cb4a:	1c43      	adds	r3, r0, #1
 800cb4c:	d102      	bne.n	800cb54 <__sflush_r+0x80>
 800cb4e:	682b      	ldr	r3, [r5, #0]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d100      	bne.n	800cb56 <__sflush_r+0x82>
 800cb54:	6560      	str	r0, [r4, #84]	; 0x54
 800cb56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb58:	602e      	str	r6, [r5, #0]
 800cb5a:	2900      	cmp	r1, #0
 800cb5c:	d0c6      	beq.n	800caec <__sflush_r+0x18>
 800cb5e:	0023      	movs	r3, r4
 800cb60:	3344      	adds	r3, #68	; 0x44
 800cb62:	4299      	cmp	r1, r3
 800cb64:	d002      	beq.n	800cb6c <__sflush_r+0x98>
 800cb66:	0028      	movs	r0, r5
 800cb68:	f7ff fa78 	bl	800c05c <_free_r>
 800cb6c:	2000      	movs	r0, #0
 800cb6e:	6360      	str	r0, [r4, #52]	; 0x34
 800cb70:	e7bd      	b.n	800caee <__sflush_r+0x1a>
 800cb72:	2301      	movs	r3, #1
 800cb74:	0028      	movs	r0, r5
 800cb76:	6a21      	ldr	r1, [r4, #32]
 800cb78:	47b8      	blx	r7
 800cb7a:	1c43      	adds	r3, r0, #1
 800cb7c:	d1c5      	bne.n	800cb0a <__sflush_r+0x36>
 800cb7e:	682b      	ldr	r3, [r5, #0]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d0c2      	beq.n	800cb0a <__sflush_r+0x36>
 800cb84:	2b1d      	cmp	r3, #29
 800cb86:	d001      	beq.n	800cb8c <__sflush_r+0xb8>
 800cb88:	2b16      	cmp	r3, #22
 800cb8a:	d101      	bne.n	800cb90 <__sflush_r+0xbc>
 800cb8c:	602e      	str	r6, [r5, #0]
 800cb8e:	e7ad      	b.n	800caec <__sflush_r+0x18>
 800cb90:	2340      	movs	r3, #64	; 0x40
 800cb92:	89a2      	ldrh	r2, [r4, #12]
 800cb94:	4313      	orrs	r3, r2
 800cb96:	81a3      	strh	r3, [r4, #12]
 800cb98:	e7a9      	b.n	800caee <__sflush_r+0x1a>
 800cb9a:	2340      	movs	r3, #64	; 0x40
 800cb9c:	430b      	orrs	r3, r1
 800cb9e:	e7fa      	b.n	800cb96 <__sflush_r+0xc2>
 800cba0:	690f      	ldr	r7, [r1, #16]
 800cba2:	2f00      	cmp	r7, #0
 800cba4:	d0a2      	beq.n	800caec <__sflush_r+0x18>
 800cba6:	680a      	ldr	r2, [r1, #0]
 800cba8:	600f      	str	r7, [r1, #0]
 800cbaa:	1bd2      	subs	r2, r2, r7
 800cbac:	9201      	str	r2, [sp, #4]
 800cbae:	2200      	movs	r2, #0
 800cbb0:	079b      	lsls	r3, r3, #30
 800cbb2:	d100      	bne.n	800cbb6 <__sflush_r+0xe2>
 800cbb4:	694a      	ldr	r2, [r1, #20]
 800cbb6:	60a2      	str	r2, [r4, #8]
 800cbb8:	9b01      	ldr	r3, [sp, #4]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	dc00      	bgt.n	800cbc0 <__sflush_r+0xec>
 800cbbe:	e795      	b.n	800caec <__sflush_r+0x18>
 800cbc0:	003a      	movs	r2, r7
 800cbc2:	0028      	movs	r0, r5
 800cbc4:	9b01      	ldr	r3, [sp, #4]
 800cbc6:	6a21      	ldr	r1, [r4, #32]
 800cbc8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cbca:	47b0      	blx	r6
 800cbcc:	2800      	cmp	r0, #0
 800cbce:	dc06      	bgt.n	800cbde <__sflush_r+0x10a>
 800cbd0:	2340      	movs	r3, #64	; 0x40
 800cbd2:	2001      	movs	r0, #1
 800cbd4:	89a2      	ldrh	r2, [r4, #12]
 800cbd6:	4240      	negs	r0, r0
 800cbd8:	4313      	orrs	r3, r2
 800cbda:	81a3      	strh	r3, [r4, #12]
 800cbdc:	e787      	b.n	800caee <__sflush_r+0x1a>
 800cbde:	9b01      	ldr	r3, [sp, #4]
 800cbe0:	183f      	adds	r7, r7, r0
 800cbe2:	1a1b      	subs	r3, r3, r0
 800cbe4:	9301      	str	r3, [sp, #4]
 800cbe6:	e7e7      	b.n	800cbb8 <__sflush_r+0xe4>
 800cbe8:	20400001 	.word	0x20400001

0800cbec <_fflush_r>:
 800cbec:	690b      	ldr	r3, [r1, #16]
 800cbee:	b570      	push	{r4, r5, r6, lr}
 800cbf0:	0005      	movs	r5, r0
 800cbf2:	000c      	movs	r4, r1
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d102      	bne.n	800cbfe <_fflush_r+0x12>
 800cbf8:	2500      	movs	r5, #0
 800cbfa:	0028      	movs	r0, r5
 800cbfc:	bd70      	pop	{r4, r5, r6, pc}
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	d004      	beq.n	800cc0c <_fflush_r+0x20>
 800cc02:	6983      	ldr	r3, [r0, #24]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d101      	bne.n	800cc0c <_fflush_r+0x20>
 800cc08:	f7fe f8ee 	bl	800ade8 <__sinit>
 800cc0c:	4b14      	ldr	r3, [pc, #80]	; (800cc60 <_fflush_r+0x74>)
 800cc0e:	429c      	cmp	r4, r3
 800cc10:	d11b      	bne.n	800cc4a <_fflush_r+0x5e>
 800cc12:	686c      	ldr	r4, [r5, #4]
 800cc14:	220c      	movs	r2, #12
 800cc16:	5ea3      	ldrsh	r3, [r4, r2]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d0ed      	beq.n	800cbf8 <_fflush_r+0xc>
 800cc1c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cc1e:	07d2      	lsls	r2, r2, #31
 800cc20:	d404      	bmi.n	800cc2c <_fflush_r+0x40>
 800cc22:	059b      	lsls	r3, r3, #22
 800cc24:	d402      	bmi.n	800cc2c <_fflush_r+0x40>
 800cc26:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc28:	f7fe fcf7 	bl	800b61a <__retarget_lock_acquire_recursive>
 800cc2c:	0028      	movs	r0, r5
 800cc2e:	0021      	movs	r1, r4
 800cc30:	f7ff ff50 	bl	800cad4 <__sflush_r>
 800cc34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc36:	0005      	movs	r5, r0
 800cc38:	07db      	lsls	r3, r3, #31
 800cc3a:	d4de      	bmi.n	800cbfa <_fflush_r+0xe>
 800cc3c:	89a3      	ldrh	r3, [r4, #12]
 800cc3e:	059b      	lsls	r3, r3, #22
 800cc40:	d4db      	bmi.n	800cbfa <_fflush_r+0xe>
 800cc42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc44:	f7fe fcea 	bl	800b61c <__retarget_lock_release_recursive>
 800cc48:	e7d7      	b.n	800cbfa <_fflush_r+0xe>
 800cc4a:	4b06      	ldr	r3, [pc, #24]	; (800cc64 <_fflush_r+0x78>)
 800cc4c:	429c      	cmp	r4, r3
 800cc4e:	d101      	bne.n	800cc54 <_fflush_r+0x68>
 800cc50:	68ac      	ldr	r4, [r5, #8]
 800cc52:	e7df      	b.n	800cc14 <_fflush_r+0x28>
 800cc54:	4b04      	ldr	r3, [pc, #16]	; (800cc68 <_fflush_r+0x7c>)
 800cc56:	429c      	cmp	r4, r3
 800cc58:	d1dc      	bne.n	800cc14 <_fflush_r+0x28>
 800cc5a:	68ec      	ldr	r4, [r5, #12]
 800cc5c:	e7da      	b.n	800cc14 <_fflush_r+0x28>
 800cc5e:	46c0      	nop			; (mov r8, r8)
 800cc60:	0800d2cc 	.word	0x0800d2cc
 800cc64:	0800d2ec 	.word	0x0800d2ec
 800cc68:	0800d2ac 	.word	0x0800d2ac

0800cc6c <fiprintf>:
 800cc6c:	b40e      	push	{r1, r2, r3}
 800cc6e:	b503      	push	{r0, r1, lr}
 800cc70:	0001      	movs	r1, r0
 800cc72:	ab03      	add	r3, sp, #12
 800cc74:	4804      	ldr	r0, [pc, #16]	; (800cc88 <fiprintf+0x1c>)
 800cc76:	cb04      	ldmia	r3!, {r2}
 800cc78:	6800      	ldr	r0, [r0, #0]
 800cc7a:	9301      	str	r3, [sp, #4]
 800cc7c:	f7ff fc5a 	bl	800c534 <_vfiprintf_r>
 800cc80:	b002      	add	sp, #8
 800cc82:	bc08      	pop	{r3}
 800cc84:	b003      	add	sp, #12
 800cc86:	4718      	bx	r3
 800cc88:	2000002c 	.word	0x2000002c

0800cc8c <_lseek_r>:
 800cc8c:	b570      	push	{r4, r5, r6, lr}
 800cc8e:	0004      	movs	r4, r0
 800cc90:	0008      	movs	r0, r1
 800cc92:	0011      	movs	r1, r2
 800cc94:	001a      	movs	r2, r3
 800cc96:	2300      	movs	r3, #0
 800cc98:	4d05      	ldr	r5, [pc, #20]	; (800ccb0 <_lseek_r+0x24>)
 800cc9a:	602b      	str	r3, [r5, #0]
 800cc9c:	f7f6 fada 	bl	8003254 <_lseek>
 800cca0:	1c43      	adds	r3, r0, #1
 800cca2:	d103      	bne.n	800ccac <_lseek_r+0x20>
 800cca4:	682b      	ldr	r3, [r5, #0]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d000      	beq.n	800ccac <_lseek_r+0x20>
 800ccaa:	6023      	str	r3, [r4, #0]
 800ccac:	bd70      	pop	{r4, r5, r6, pc}
 800ccae:	46c0      	nop			; (mov r8, r8)
 800ccb0:	200005d4 	.word	0x200005d4

0800ccb4 <__swhatbuf_r>:
 800ccb4:	b570      	push	{r4, r5, r6, lr}
 800ccb6:	000e      	movs	r6, r1
 800ccb8:	001d      	movs	r5, r3
 800ccba:	230e      	movs	r3, #14
 800ccbc:	5ec9      	ldrsh	r1, [r1, r3]
 800ccbe:	0014      	movs	r4, r2
 800ccc0:	b096      	sub	sp, #88	; 0x58
 800ccc2:	2900      	cmp	r1, #0
 800ccc4:	da08      	bge.n	800ccd8 <__swhatbuf_r+0x24>
 800ccc6:	220c      	movs	r2, #12
 800ccc8:	5eb3      	ldrsh	r3, [r6, r2]
 800ccca:	2200      	movs	r2, #0
 800cccc:	602a      	str	r2, [r5, #0]
 800ccce:	061b      	lsls	r3, r3, #24
 800ccd0:	d411      	bmi.n	800ccf6 <__swhatbuf_r+0x42>
 800ccd2:	2380      	movs	r3, #128	; 0x80
 800ccd4:	00db      	lsls	r3, r3, #3
 800ccd6:	e00f      	b.n	800ccf8 <__swhatbuf_r+0x44>
 800ccd8:	466a      	mov	r2, sp
 800ccda:	f000 f8c7 	bl	800ce6c <_fstat_r>
 800ccde:	2800      	cmp	r0, #0
 800cce0:	dbf1      	blt.n	800ccc6 <__swhatbuf_r+0x12>
 800cce2:	23f0      	movs	r3, #240	; 0xf0
 800cce4:	9901      	ldr	r1, [sp, #4]
 800cce6:	021b      	lsls	r3, r3, #8
 800cce8:	4019      	ands	r1, r3
 800ccea:	4b05      	ldr	r3, [pc, #20]	; (800cd00 <__swhatbuf_r+0x4c>)
 800ccec:	18c9      	adds	r1, r1, r3
 800ccee:	424b      	negs	r3, r1
 800ccf0:	4159      	adcs	r1, r3
 800ccf2:	6029      	str	r1, [r5, #0]
 800ccf4:	e7ed      	b.n	800ccd2 <__swhatbuf_r+0x1e>
 800ccf6:	2340      	movs	r3, #64	; 0x40
 800ccf8:	2000      	movs	r0, #0
 800ccfa:	6023      	str	r3, [r4, #0]
 800ccfc:	b016      	add	sp, #88	; 0x58
 800ccfe:	bd70      	pop	{r4, r5, r6, pc}
 800cd00:	ffffe000 	.word	0xffffe000

0800cd04 <__smakebuf_r>:
 800cd04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cd06:	2602      	movs	r6, #2
 800cd08:	898b      	ldrh	r3, [r1, #12]
 800cd0a:	0005      	movs	r5, r0
 800cd0c:	000c      	movs	r4, r1
 800cd0e:	4233      	tst	r3, r6
 800cd10:	d006      	beq.n	800cd20 <__smakebuf_r+0x1c>
 800cd12:	0023      	movs	r3, r4
 800cd14:	3347      	adds	r3, #71	; 0x47
 800cd16:	6023      	str	r3, [r4, #0]
 800cd18:	6123      	str	r3, [r4, #16]
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	6163      	str	r3, [r4, #20]
 800cd1e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800cd20:	466a      	mov	r2, sp
 800cd22:	ab01      	add	r3, sp, #4
 800cd24:	f7ff ffc6 	bl	800ccb4 <__swhatbuf_r>
 800cd28:	9900      	ldr	r1, [sp, #0]
 800cd2a:	0007      	movs	r7, r0
 800cd2c:	0028      	movs	r0, r5
 800cd2e:	f7ff fa01 	bl	800c134 <_malloc_r>
 800cd32:	2800      	cmp	r0, #0
 800cd34:	d108      	bne.n	800cd48 <__smakebuf_r+0x44>
 800cd36:	220c      	movs	r2, #12
 800cd38:	5ea3      	ldrsh	r3, [r4, r2]
 800cd3a:	059a      	lsls	r2, r3, #22
 800cd3c:	d4ef      	bmi.n	800cd1e <__smakebuf_r+0x1a>
 800cd3e:	2203      	movs	r2, #3
 800cd40:	4393      	bics	r3, r2
 800cd42:	431e      	orrs	r6, r3
 800cd44:	81a6      	strh	r6, [r4, #12]
 800cd46:	e7e4      	b.n	800cd12 <__smakebuf_r+0xe>
 800cd48:	4b0f      	ldr	r3, [pc, #60]	; (800cd88 <__smakebuf_r+0x84>)
 800cd4a:	62ab      	str	r3, [r5, #40]	; 0x28
 800cd4c:	2380      	movs	r3, #128	; 0x80
 800cd4e:	89a2      	ldrh	r2, [r4, #12]
 800cd50:	6020      	str	r0, [r4, #0]
 800cd52:	4313      	orrs	r3, r2
 800cd54:	81a3      	strh	r3, [r4, #12]
 800cd56:	9b00      	ldr	r3, [sp, #0]
 800cd58:	6120      	str	r0, [r4, #16]
 800cd5a:	6163      	str	r3, [r4, #20]
 800cd5c:	9b01      	ldr	r3, [sp, #4]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d00d      	beq.n	800cd7e <__smakebuf_r+0x7a>
 800cd62:	0028      	movs	r0, r5
 800cd64:	230e      	movs	r3, #14
 800cd66:	5ee1      	ldrsh	r1, [r4, r3]
 800cd68:	f000 f892 	bl	800ce90 <_isatty_r>
 800cd6c:	2800      	cmp	r0, #0
 800cd6e:	d006      	beq.n	800cd7e <__smakebuf_r+0x7a>
 800cd70:	2203      	movs	r2, #3
 800cd72:	89a3      	ldrh	r3, [r4, #12]
 800cd74:	4393      	bics	r3, r2
 800cd76:	001a      	movs	r2, r3
 800cd78:	2301      	movs	r3, #1
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	81a3      	strh	r3, [r4, #12]
 800cd7e:	89a0      	ldrh	r0, [r4, #12]
 800cd80:	4307      	orrs	r7, r0
 800cd82:	81a7      	strh	r7, [r4, #12]
 800cd84:	e7cb      	b.n	800cd1e <__smakebuf_r+0x1a>
 800cd86:	46c0      	nop			; (mov r8, r8)
 800cd88:	0800ad6d 	.word	0x0800ad6d

0800cd8c <memmove>:
 800cd8c:	b510      	push	{r4, lr}
 800cd8e:	4288      	cmp	r0, r1
 800cd90:	d902      	bls.n	800cd98 <memmove+0xc>
 800cd92:	188b      	adds	r3, r1, r2
 800cd94:	4298      	cmp	r0, r3
 800cd96:	d303      	bcc.n	800cda0 <memmove+0x14>
 800cd98:	2300      	movs	r3, #0
 800cd9a:	e007      	b.n	800cdac <memmove+0x20>
 800cd9c:	5c8b      	ldrb	r3, [r1, r2]
 800cd9e:	5483      	strb	r3, [r0, r2]
 800cda0:	3a01      	subs	r2, #1
 800cda2:	d2fb      	bcs.n	800cd9c <memmove+0x10>
 800cda4:	bd10      	pop	{r4, pc}
 800cda6:	5ccc      	ldrb	r4, [r1, r3]
 800cda8:	54c4      	strb	r4, [r0, r3]
 800cdaa:	3301      	adds	r3, #1
 800cdac:	429a      	cmp	r2, r3
 800cdae:	d1fa      	bne.n	800cda6 <memmove+0x1a>
 800cdb0:	e7f8      	b.n	800cda4 <memmove+0x18>
	...

0800cdb4 <__malloc_lock>:
 800cdb4:	b510      	push	{r4, lr}
 800cdb6:	4802      	ldr	r0, [pc, #8]	; (800cdc0 <__malloc_lock+0xc>)
 800cdb8:	f7fe fc2f 	bl	800b61a <__retarget_lock_acquire_recursive>
 800cdbc:	bd10      	pop	{r4, pc}
 800cdbe:	46c0      	nop			; (mov r8, r8)
 800cdc0:	200005c8 	.word	0x200005c8

0800cdc4 <__malloc_unlock>:
 800cdc4:	b510      	push	{r4, lr}
 800cdc6:	4802      	ldr	r0, [pc, #8]	; (800cdd0 <__malloc_unlock+0xc>)
 800cdc8:	f7fe fc28 	bl	800b61c <__retarget_lock_release_recursive>
 800cdcc:	bd10      	pop	{r4, pc}
 800cdce:	46c0      	nop			; (mov r8, r8)
 800cdd0:	200005c8 	.word	0x200005c8

0800cdd4 <_realloc_r>:
 800cdd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdd6:	0007      	movs	r7, r0
 800cdd8:	000e      	movs	r6, r1
 800cdda:	0014      	movs	r4, r2
 800cddc:	2900      	cmp	r1, #0
 800cdde:	d105      	bne.n	800cdec <_realloc_r+0x18>
 800cde0:	0011      	movs	r1, r2
 800cde2:	f7ff f9a7 	bl	800c134 <_malloc_r>
 800cde6:	0005      	movs	r5, r0
 800cde8:	0028      	movs	r0, r5
 800cdea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cdec:	2a00      	cmp	r2, #0
 800cdee:	d103      	bne.n	800cdf8 <_realloc_r+0x24>
 800cdf0:	f7ff f934 	bl	800c05c <_free_r>
 800cdf4:	0025      	movs	r5, r4
 800cdf6:	e7f7      	b.n	800cde8 <_realloc_r+0x14>
 800cdf8:	f000 f85c 	bl	800ceb4 <_malloc_usable_size_r>
 800cdfc:	9001      	str	r0, [sp, #4]
 800cdfe:	4284      	cmp	r4, r0
 800ce00:	d803      	bhi.n	800ce0a <_realloc_r+0x36>
 800ce02:	0035      	movs	r5, r6
 800ce04:	0843      	lsrs	r3, r0, #1
 800ce06:	42a3      	cmp	r3, r4
 800ce08:	d3ee      	bcc.n	800cde8 <_realloc_r+0x14>
 800ce0a:	0021      	movs	r1, r4
 800ce0c:	0038      	movs	r0, r7
 800ce0e:	f7ff f991 	bl	800c134 <_malloc_r>
 800ce12:	1e05      	subs	r5, r0, #0
 800ce14:	d0e8      	beq.n	800cde8 <_realloc_r+0x14>
 800ce16:	9b01      	ldr	r3, [sp, #4]
 800ce18:	0022      	movs	r2, r4
 800ce1a:	429c      	cmp	r4, r3
 800ce1c:	d900      	bls.n	800ce20 <_realloc_r+0x4c>
 800ce1e:	001a      	movs	r2, r3
 800ce20:	0031      	movs	r1, r6
 800ce22:	0028      	movs	r0, r5
 800ce24:	f7fb fb4c 	bl	80084c0 <memcpy>
 800ce28:	0031      	movs	r1, r6
 800ce2a:	0038      	movs	r0, r7
 800ce2c:	f7ff f916 	bl	800c05c <_free_r>
 800ce30:	e7da      	b.n	800cde8 <_realloc_r+0x14>
	...

0800ce34 <_read_r>:
 800ce34:	b570      	push	{r4, r5, r6, lr}
 800ce36:	0004      	movs	r4, r0
 800ce38:	0008      	movs	r0, r1
 800ce3a:	0011      	movs	r1, r2
 800ce3c:	001a      	movs	r2, r3
 800ce3e:	2300      	movs	r3, #0
 800ce40:	4d05      	ldr	r5, [pc, #20]	; (800ce58 <_read_r+0x24>)
 800ce42:	602b      	str	r3, [r5, #0]
 800ce44:	f7f6 f9ac 	bl	80031a0 <_read>
 800ce48:	1c43      	adds	r3, r0, #1
 800ce4a:	d103      	bne.n	800ce54 <_read_r+0x20>
 800ce4c:	682b      	ldr	r3, [r5, #0]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d000      	beq.n	800ce54 <_read_r+0x20>
 800ce52:	6023      	str	r3, [r4, #0]
 800ce54:	bd70      	pop	{r4, r5, r6, pc}
 800ce56:	46c0      	nop			; (mov r8, r8)
 800ce58:	200005d4 	.word	0x200005d4

0800ce5c <abort>:
 800ce5c:	2006      	movs	r0, #6
 800ce5e:	b510      	push	{r4, lr}
 800ce60:	f000 f85a 	bl	800cf18 <raise>
 800ce64:	2001      	movs	r0, #1
 800ce66:	f7f6 f98f 	bl	8003188 <_exit>
	...

0800ce6c <_fstat_r>:
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	b570      	push	{r4, r5, r6, lr}
 800ce70:	4d06      	ldr	r5, [pc, #24]	; (800ce8c <_fstat_r+0x20>)
 800ce72:	0004      	movs	r4, r0
 800ce74:	0008      	movs	r0, r1
 800ce76:	0011      	movs	r1, r2
 800ce78:	602b      	str	r3, [r5, #0]
 800ce7a:	f7f6 f9d4 	bl	8003226 <_fstat>
 800ce7e:	1c43      	adds	r3, r0, #1
 800ce80:	d103      	bne.n	800ce8a <_fstat_r+0x1e>
 800ce82:	682b      	ldr	r3, [r5, #0]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d000      	beq.n	800ce8a <_fstat_r+0x1e>
 800ce88:	6023      	str	r3, [r4, #0]
 800ce8a:	bd70      	pop	{r4, r5, r6, pc}
 800ce8c:	200005d4 	.word	0x200005d4

0800ce90 <_isatty_r>:
 800ce90:	2300      	movs	r3, #0
 800ce92:	b570      	push	{r4, r5, r6, lr}
 800ce94:	4d06      	ldr	r5, [pc, #24]	; (800ceb0 <_isatty_r+0x20>)
 800ce96:	0004      	movs	r4, r0
 800ce98:	0008      	movs	r0, r1
 800ce9a:	602b      	str	r3, [r5, #0]
 800ce9c:	f7f6 f9d1 	bl	8003242 <_isatty>
 800cea0:	1c43      	adds	r3, r0, #1
 800cea2:	d103      	bne.n	800ceac <_isatty_r+0x1c>
 800cea4:	682b      	ldr	r3, [r5, #0]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d000      	beq.n	800ceac <_isatty_r+0x1c>
 800ceaa:	6023      	str	r3, [r4, #0]
 800ceac:	bd70      	pop	{r4, r5, r6, pc}
 800ceae:	46c0      	nop			; (mov r8, r8)
 800ceb0:	200005d4 	.word	0x200005d4

0800ceb4 <_malloc_usable_size_r>:
 800ceb4:	1f0b      	subs	r3, r1, #4
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	1f18      	subs	r0, r3, #4
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	da01      	bge.n	800cec2 <_malloc_usable_size_r+0xe>
 800cebe:	580b      	ldr	r3, [r1, r0]
 800cec0:	18c0      	adds	r0, r0, r3
 800cec2:	4770      	bx	lr

0800cec4 <_raise_r>:
 800cec4:	b570      	push	{r4, r5, r6, lr}
 800cec6:	0004      	movs	r4, r0
 800cec8:	000d      	movs	r5, r1
 800ceca:	291f      	cmp	r1, #31
 800cecc:	d904      	bls.n	800ced8 <_raise_r+0x14>
 800cece:	2316      	movs	r3, #22
 800ced0:	6003      	str	r3, [r0, #0]
 800ced2:	2001      	movs	r0, #1
 800ced4:	4240      	negs	r0, r0
 800ced6:	bd70      	pop	{r4, r5, r6, pc}
 800ced8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d004      	beq.n	800cee8 <_raise_r+0x24>
 800cede:	008a      	lsls	r2, r1, #2
 800cee0:	189b      	adds	r3, r3, r2
 800cee2:	681a      	ldr	r2, [r3, #0]
 800cee4:	2a00      	cmp	r2, #0
 800cee6:	d108      	bne.n	800cefa <_raise_r+0x36>
 800cee8:	0020      	movs	r0, r4
 800ceea:	f000 f831 	bl	800cf50 <_getpid_r>
 800ceee:	002a      	movs	r2, r5
 800cef0:	0001      	movs	r1, r0
 800cef2:	0020      	movs	r0, r4
 800cef4:	f000 f81a 	bl	800cf2c <_kill_r>
 800cef8:	e7ed      	b.n	800ced6 <_raise_r+0x12>
 800cefa:	2000      	movs	r0, #0
 800cefc:	2a01      	cmp	r2, #1
 800cefe:	d0ea      	beq.n	800ced6 <_raise_r+0x12>
 800cf00:	1c51      	adds	r1, r2, #1
 800cf02:	d103      	bne.n	800cf0c <_raise_r+0x48>
 800cf04:	2316      	movs	r3, #22
 800cf06:	3001      	adds	r0, #1
 800cf08:	6023      	str	r3, [r4, #0]
 800cf0a:	e7e4      	b.n	800ced6 <_raise_r+0x12>
 800cf0c:	2400      	movs	r4, #0
 800cf0e:	0028      	movs	r0, r5
 800cf10:	601c      	str	r4, [r3, #0]
 800cf12:	4790      	blx	r2
 800cf14:	0020      	movs	r0, r4
 800cf16:	e7de      	b.n	800ced6 <_raise_r+0x12>

0800cf18 <raise>:
 800cf18:	b510      	push	{r4, lr}
 800cf1a:	4b03      	ldr	r3, [pc, #12]	; (800cf28 <raise+0x10>)
 800cf1c:	0001      	movs	r1, r0
 800cf1e:	6818      	ldr	r0, [r3, #0]
 800cf20:	f7ff ffd0 	bl	800cec4 <_raise_r>
 800cf24:	bd10      	pop	{r4, pc}
 800cf26:	46c0      	nop			; (mov r8, r8)
 800cf28:	2000002c 	.word	0x2000002c

0800cf2c <_kill_r>:
 800cf2c:	2300      	movs	r3, #0
 800cf2e:	b570      	push	{r4, r5, r6, lr}
 800cf30:	4d06      	ldr	r5, [pc, #24]	; (800cf4c <_kill_r+0x20>)
 800cf32:	0004      	movs	r4, r0
 800cf34:	0008      	movs	r0, r1
 800cf36:	0011      	movs	r1, r2
 800cf38:	602b      	str	r3, [r5, #0]
 800cf3a:	f7f6 f915 	bl	8003168 <_kill>
 800cf3e:	1c43      	adds	r3, r0, #1
 800cf40:	d103      	bne.n	800cf4a <_kill_r+0x1e>
 800cf42:	682b      	ldr	r3, [r5, #0]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d000      	beq.n	800cf4a <_kill_r+0x1e>
 800cf48:	6023      	str	r3, [r4, #0]
 800cf4a:	bd70      	pop	{r4, r5, r6, pc}
 800cf4c:	200005d4 	.word	0x200005d4

0800cf50 <_getpid_r>:
 800cf50:	b510      	push	{r4, lr}
 800cf52:	f7f6 f903 	bl	800315c <_getpid>
 800cf56:	bd10      	pop	{r4, pc}

0800cf58 <_init>:
 800cf58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf5a:	46c0      	nop			; (mov r8, r8)
 800cf5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf5e:	bc08      	pop	{r3}
 800cf60:	469e      	mov	lr, r3
 800cf62:	4770      	bx	lr

0800cf64 <_fini>:
 800cf64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf66:	46c0      	nop			; (mov r8, r8)
 800cf68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf6a:	bc08      	pop	{r3}
 800cf6c:	469e      	mov	lr, r3
 800cf6e:	4770      	bx	lr
