/// Auto-generated register definitions for SDRAMC
/// Family: same70
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::same70::sdramc {

// ============================================================================
// SDRAMC - SDRAM Controller
// Base Address: 0x40084000
// ============================================================================

/// SDRAMC Register Structure
struct SDRAMC_Registers {

    /// SDRAMC Mode Register
    /// Offset: 0x0000
    volatile uint32_t MR;

    /// SDRAMC Refresh Timer Register
    /// Offset: 0x0004
    volatile uint32_t TR;

    /// SDRAMC Configuration Register
    /// Offset: 0x0008
    volatile uint32_t CR;
    uint8_t RESERVED_000C[4]; ///< Reserved

    /// SDRAMC Low Power Register
    /// Offset: 0x0010
    volatile uint32_t LPR;

    /// SDRAMC Interrupt Enable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t IER;

    /// SDRAMC Interrupt Disable Register
    /// Offset: 0x0018
    /// Access: write-only
    volatile uint32_t IDR;

    /// SDRAMC Interrupt Mask Register
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t IMR;

    /// SDRAMC Interrupt Status Register
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t ISR;

    /// SDRAMC Memory Device Register
    /// Offset: 0x0024
    volatile uint32_t MDR;

    /// SDRAMC Configuration Register 1
    /// Offset: 0x0028
    volatile uint32_t CFR1;

    /// SDRAMC OCMS Register
    /// Offset: 0x002C
    volatile uint32_t OCMS;

    /// SDRAMC OCMS KEY1 Register
    /// Offset: 0x0030
    /// Access: write-only
    volatile uint32_t OCMS_KEY1;

    /// SDRAMC OCMS KEY2 Register
    /// Offset: 0x0034
    /// Access: write-only
    volatile uint32_t OCMS_KEY2;
};

static_assert(sizeof(SDRAMC_Registers) >= 56, "SDRAMC_Registers size mismatch");

/// SDRAMC peripheral instance
inline SDRAMC_Registers* SDRAMC() {
    return reinterpret_cast<SDRAMC_Registers*>(0x40084000);
}

}  // namespace alloy::hal::atmel::same70::sdramc
