t structur gate decomposit depthoptim technolog map lutbas fpga design a paper studi structur gate decomposit gener simpl gate network depthoptim technolog map use kinput lookupt klut show structur gate decomposit kbound network result optim map depth smaller equal origin network regardless decomposit method use problem structur gate decomposit depthoptim technolog map nphard kunbound network k remain nphard kbound network k base result propos two new structur gate decomposit algorithm name dogma dogmam combin leveldriven nodepack techniqu use flowmap network flowbas label techniqu use chortl depthoptim technolog map experiment result show among five structur gate decompost algorithm dogmam result best map solut compar speed_upan algebra algorithm to a boolean approach dogmam complet decomposit test benchmark short time speed_up to fail sever case howev speed_up result smallest depth area follow technolog map step b introduct field programm gate array fpga wide use circuit design implement system prototyp advantag short design cycl low nonrecur engin cost import class fpga use lookupt lut basic logic element kinput lut klut consist k sram cell store truth tabl arbitrari boolean function k variabl connect lut network lutbas fpga use implement circuit design short time logic synthesi lutbas fpga transform network logic gate function equival lut network process usual divid two task logic optim technolog map logic optim extract common subfunct reduc circuit size andor resynthes critic path reduc circuit delay technolog map consist two subtask gate decomposit lut map gate decomposit larg gate decompos gate k input that is kbound result kbound network map onto ie cover by klut lut map step separ optim map task artifici lut synthesi algorithm eg lapp wuea decompos collaps network lut network directli object task includ area delay minim routabl maxim combin them comprehens survey gate decomposit lut map logic synthesi algorithm lutbas fpga found codi delay lut network measur number level or depth network unit delay model number algorithm propos past delayori lut map classifi two class first class algorithm chortl frrvb dagmap chcd flowmap codia perform lut map without logic resynthesi among algorithm chortl guarante depthoptim technolog map simpleg tree network flowmap guarante depthoptim lut map gener kbound network follow flowmap flowmapr codib cutmap cohw reduc map area flowmapd codic edgemap yawo minim delay accur net delay model anoth class lut map algorithm mispgadelay musb techmapd sath flowsyn codi alto huj collaps critic path follow delayori logic resynthesi due resynthesi class algorithm could obtain map depth smaller optim depth comput flowmap usual longer comput time gate decomposit may affect significantli network depth obtain algorithm first lut map class exampl network figur a kbound network node v decompos shown figur b map algorithm result depth larger node v decompos way shown figur c map solut depth obtain addit kbound network decompos map depth could reduc figur a show bound network produc level map solut five lut everi shade squar repres lut figur node v decompos flowmap produc level network four lut figur b two exampl demonstr gate decomposit affect depth obtain lut map algorithm classifi gate decomposit method structur algebra boolean approach structur gate decomposit appli simpl gate eg gate gate xor gate complex gate need transform simpl gate eg via andor decomposit structur decomposit tech_decomp algorithm si sesl dmig algorithm wa chcd chortl famili map algorithm frrc frrva frrvb perform structur gate decomposit algebra gate decomposit approach network a b c figur impact gate decomposit map depth a initi network b decomposit result map depth c decomposit result map depth a decomposit b decomposit figur gate decomposit kbound network initi kbound network map depth b decompos network map depth usual partial collaps gate repres sumofproduct sop form common logic subfunct extract algebra divis ru de speed_up algorithm si sesl algebra approach collaps critic path follow network resynthesi delay minim boolean gate decomposit approach logic gate decompos via function oper shannon expans ifthenels ite decomposit andor decomposit common boolean gate decomposit oper recent function decomposit techniqu as cu roka use number lut network synthesi algorithm lapp wuea lew algorithm network complet collaps whenev possibl output repres function network input directli output function decompos compos kinput subfunct implement use k lut option lut map step may follow improv synthesi result fgsyn algorithm lapp boolmapd algorithm lew take approach delayori lut network synthesi gener speak algebra approach boolean approach effect area delay minim technolog map structur approach usual faster hybrid approach algebra decomposit follow structur decomposit use mani logic synthesi approach paper studi structur gate decomposit delay minim gener network follow motiv first shown gate decompos affect map depth comput flowmap good gate decomposit step allow map algorithm obtain smallest map depth second structur gate decomposit allow arbitrari group gate input optim object algebra boolean approach advantag third structur gate decomposit comput effici import factor map larg design estim map delay area nowaday ic process technolog advanc m below milliong fpga becom realiti structur gate decomposit algorithm employ technolog map approach along technolog trend sever delayori structur gate decomposit algorithm propos past tech_decomp algorithm sesl decompos simpl gate balanc fanin tree minim number level local dmig algorithm wa chcd base huffman code algorithm guarante minimum depth decompos network howev map depth might minimum network figur b actual decompos use dmig result suboptim map depth chortl algorithm frrvb employ bin pack heurist achiev depth minim optim tree onli paper go one step further shall develop structur gate decomposit algorithm depthoptim technolog map gener network rest paper organ follow section defin terminolog present gener properti formul structur gate decomposit problem section address npcomplet problem section present two new algorithm name dogma dogma m structur gate decomposit experiment result present section section conclud paper preliminari version work publish dac cohw without proof theorem consid singleg decomposit problem formul definit preliminari combin boolean network n repres direct acycl graph node v v repres logic gate direct edg uv e repres connect output node u input node v node v simpl gate v implement one follow function and or xor invers primari input pi node indegre zero node intern node among design primari output po node v predecessor node u direct path v u n depth node v number edg longest path pi v pi depth zero depth network largest depth node network let input v fanout v repres set fanin set fanout node v respect given subgraph h n let input h denot set distinct node outsid h suppli input node h fanin cone c v root v connect subnetwork consist v predecessor node v root node c v denot root k lut input size node v kbound input v k otherwis v k unbound network n kbound contain kbound node given kbound network n set subnetwork klut map solut n c everi l m l fanin cone n input l k c everi l m input l contain pi root node subnetwork m c everi l m root l either po belong input l j l j m c everi po v n map solut duplic free l l j l l j m implement everi subnetwork use klut obtain klut network function equival n map area map depth lut count ie depth klut network implement m respect given kbound network n let k n repres set klut network implement map solut n minimum map depth n denot mmd n minimum network depth klut network k n let n v repres largest fanin cone root v n minimum map depth node v n denot mmd n v mmd n v map depth pi given kbound network n flowmap algorithm codia comput mmd n v everi node v n polynomi time cut n v partit x v x v n v x v fanin cone root v x v n v x v cutset cut denot n x v x v defin input x cut kfeasibl n x v x k height cut denot height x v x v v flowmap comput minheight kfeasibl cut fanin cone node v obtain mmd n v follow two lemma minimum map depth gener network lemma state monoton properti minimum map depth lemma give way comput mmd n v kbound network let node v v mmd n u mmd n v everi fanin u input v kbound network node v v let exist kfeasibl cut height p n v otherwis mmd n properti structur gate decomposit simpl gate allow arbitrari group fanin decomposit howev group result gate size decomposit affect significantli depth area final map solut subsect shall show best map result obtain complet decompos network let node v simpl gate network n let input v given structur gate decomposit algorithm d decomposit step v node v i choos two fanin u u v ii remov edg introduc node w three edg reconnect u u v v simpl gate v alway appli node w gate type node v subnetwork n ve n decomposit step v defin w e v v v n n v n network complet decompos becom bound figur a n contain node u v input abu cd figur b show v n one decomposit step v subnetwork complet decompos figur c follow theorem theorem let kbound network node v v simpl gate input v k n k d v n structur gate decomposit algorithm d a c b b c b c u b c e figur decomposit node v a decomposit b v n one decomposit step v c complet decomposit v proof let w node introduc v let arbitrari map solut n claim v l d v l v l map solut v n first n v n set pi po figur clear l v l set input well output node result m satisfi condit c c map solut v n klut implement l also implement v l henc klut network implement also implement m therefor k n k d v n howev map solut m v n map solut n w root node subnetwork m due w n exist least one map solut v n itself result k n k d v n corollari let kbound network node v v simpl gate input v mmd d v n mmd n structur gate decomposit algorithm d proof sinc k n k d v n decomposit algorithm d definit mmd d v n mmd n note theorem corollari hold long decomposit step v structur algebra boolean carri regardless v simpl gate not howev algebra function decomposit complex gate may alway possibl sinc set possibl function equival klut network expand whenev simpl gate decompos theorem alway benefici decompos simpleg network bound network lut map algorithm exploit larger map solut space experiment result report codia confirm conclus experi input network first transform simpl gate network decompos structur bound bound bound bound network lut map result map depth decreas monoton along decreas gate size decomposit interest contrast come result report leew network first collaps complet decompos function bound bound bound network lut map best map solut term area depth mostli bound network two experi show import differ structur function decomposit logic signal preserv structur decomposit new gate synthes function decomposit leew bound bound bound network contain total differ set intern gate synthes independ three function decomposit process fact accord corollari bound network leew decompos lut map even smaller map depth could obtain experi follow lemma specifi condit structur gate decomposit caus map depth reduct kbound network node v v simpl gate input v assum node u figur a let v decomposit step merg u u intermedi node w see figur b mmd n mmd d v n proof assum mmd n next assur pmmd v n w mmd v n v then accord corollari mmd v n v mmd n figur b show mmd d v n mmd n suppos case mmd d v n mmd n exist map solut n depth smaller mmd n let x repres output node kfeasibl subnetwork l m first would map solut n by collaps w v mmd d v n would smaller mmd n next must exist x call node x depthreduc node two case depth reduc node x i w input l find anoth node x j input l depthreduc node continu trace depthreduc node toward pi trace howev reach pi sinc pi depth certain depth second case must happen ii w input l n x l l cut fanin cone n x v n see figur c move node v l n x l obtain anoth k feasibl cut height p n x see figur d sinc w fanoutfre w v map depth p impli mmd v n result x depthreduc node contradict prove mmd d v n mmd n lemma let kbound network node v v simpl gate input v mmd n d v n structur gate decomposit algorithm d proof sinc intermedi node w depth node v lemma true accord lemma a b c d figur a v b v c w input l d v move l integr versu twostep technolog map gate decomposit lut map perform two differ way integr map approach input network decompos cover lut simultan twostep map approach input network decompos kbound network lut map perform exampl chortl integr map approach flowmap fit twostep map approach separ gate decomposit lut map restrict gener sinc integr approach allow inform gate decomposit lut map decis twostep approach advantag may appear minimum map depth integr map approach smaller minimum map depth twostep map approach howev show case structur gate decomposit theorem given kbound network n structur gate decomposit allow minimum map depth integr map approach equal minimum map depth twostep map approach proof given arbitrari kbound network n assum integr approach result optim depth mmd n map solut n n map solut kbound network n decompos structur n depthoptim mapper eg flowmap take n input gener map solut n sinc n depthoptim respect n mmd nmmd n n depth optim respect n result mmd n mmd n therefor mmd n mmd n map algorithm present section consid hybrid approach one hand depth minim achiev structur gate decomposit by dogma dogmam return network topolog minimum map depth hand lut map solut comput depthoptim lut map area minim second object result depth area optim separ two step technolog map therefor consid algorithm hybrid approach sgdk ksgdk problem paper studi structur gate decomposit kbound kunbound simpleg network bound network lut map algorithm eg flowmap obtain smallest map depth formul follow two problem structur gate decomposit klut map sgdk given simpleg k unbound network n decompos n bound network n mmd n bound decompos network n n structur gate decomposit kbound network klut map ksgdk given simpleg kbound network n k decompos n k bound network n bound decompos network n n k complex sgdk ksgdk problem shall show follow result sgdk problem nphard k k sgdk problem nphard k shall present construct npcomplet reduct lemma theorem proof theorem proof lemma found appendix result base polynomialtim transform sat problem decis version sgdk ksgdk problem sat problem wellknown npcomplet problem gajo defin follow problem satisfi sat instanc set boolean variabl collect claus claus disjunct or liter variabl ii claus contain one x x variabl x question truth assign variabl x c shall transform arbitrari instanc sat instanc sgdk polynomi time idea relat truth assign variabl sat decis gate decomposit sgdk sinc determin truth assign difficult decis gate decomposit also difficult defin decis version sgdk problem follow problem structur gate decomposit klut map sgdkd instanc constant k depth bound b simpleg kunbound network n question way structur decompos n bound network n depthoptim klut map solut n depth b given instanc f sat n variabl x x x n claus c c c construct kunbound network n f correspond instanc f follow first variabl x construct subnetwork n consist follow node a two output node denot x x node two denot pi node denot v respect node connect shown figur node w k pi fanin node fanin w pi everi intern node k pi fanin note welldefin k kbound next claus c j liter l j construct subnetwork n c j consist follow node a one output node denot c j b three liter node denot l j k root complet level kari tree pi node leav d k intern node r j k root complet level kari tree pi node leav connect shown figur a output node c j intern node fanin n c j note n c j welldefin k howev output node c j kbound k pi k pi k pi k pi k pi k pi k k figur construct network n r j k l j r j k l j a b figur a construct network n c j claus c j b exact k node depth appear mmd l j final connect subnetwork n c j subnetwork n follow form network n f let liter l j k liter claus c j l j x variabl connect node x n singl fanin node l j k n c j similarli l j connect node x n singl fanin node l j k n c j note everi liter node exactli one fanin fanin node call variabl node correspond liter node network n primari output node c c illustr construct n f exampl assum network n f shown figur claus fanin node l n c respect variabl node node l follow lemma lemma sat instanc f satisfi n f decompos n mmd d n theorem sgdk problem nphard k proof transform instanc f sat network n f take k n m time sgdkd problem solv polynomi time set solv sat polynomi time sgdkd problem nphard given decompos network n f take polynomi time comput map depth verifi whether b eg flowmap sgdkd problem npcomplet sinc n welldefin forl l l l l l l l l figur network n f sgdkd problem npcomplet k henc sgdk problem nphard k show complex ksgdk problem construct reduct must everi node kbound note n c j kbound previou construct given instanc f sat n variabl x x x n claus c c c construct correspond kbound network n k f follow variabl x construct subnetwork n shown figur howev claus c j construct subnetwork n k c consist a one output node denot c j b three liter node denot l j k root complet level kari tree pi node leav subnetwork n k c j shown figur a note n k c j well defin kbound k connect subnetwork n accord formula f obtain network n k f follow lemma lemma sat instanc f satisfi n k f decompos n k f mmd d n k theorem ksgdk problem nphard k proof subnetwork n kbound subnetwork n k c j kbound base similar argument proof theorem easi see ksgdk problem nphard k gate decomposit algorithm depthoptim map section combin node pack techniqu chortl minheight kfeasibl cut techniqu flowmap structur gate decomposit simpleg network object minim depth final map solut propos two algorithm first algorithm decompos logic gate independ previou approach second algorithm decompos multipl gate simultan exploit common fanin advantag multig a b l jl jl j c j l j k k figur construct kbound subnetwork n k c j claus c j decomposit seen one exampl node a b f figur primari input node u v figur a decompos independ might obtain network figur b best map solut case level network lut howev node u v decompos togeth exploit common fanin c shown figur c level network lut obtain depth area reduc map solut a b c e f x b b c e f x c b c e f x figur multig decomposit a initi network b singl gate decomposit result c multig decomposit result shade node lut output singl gate decomposit present singl gate decomposit algorithm dogma depthoptim gate decomposit map subsect given simpleg network n dogma decompos node topolog order pi po node v dogma shall decompos label v number l v mmd n v v n v denot decompos network set fanin label q input v denot q call stratum depth q kfeasibl cut height q exist everi node q kfeasibl cut height q exist set b node cut exist node creat input s b dogma group input v strata accord label process stratum two step start stratum q smallest depth dogma partit q minimum number subset exist kfeasibl cut height q subset node process similar pack object bin bin size k size node also call object size mincut height q set node pack one bin overal size larger k bin call minheight kfeasibl bin correspond partit subset q note overal cut size node set could smaller sum individu cut size partit q subset or minheight kfeasibl bin intermedi node also call bin node w creat bin b input w b label l w creat w input b w label l b buffer node put set q note bin b contain node bin node w need decompos howev accord lemma matter w decompos minimum map depth network chang dogma arbitrarili decompos w unbalanc tree dogma repeat step stratum q strata process last bin node correspond node v note buffer node introduc pack process remov decomposit complet determin exist kfeasibl cut height q bin b q node comput maxflow flow network construct follow codia i creat sink node input t b ii creat sourc node fanout pi n iii assign everi edg n infinit flow capac iv replac everi node u n except t subgraph v u infinit flow capac l otherwis unit flow capac assign v final comput maxflow construct flow network amount flow f correspond mincut size flow network f k exist mincut height q bin b node illustr dogma output node v figur a decomposit among five fanin v bcd label l result bcd ae accord dogma bc pack one bin sinc k feasibl cut height exist them anoth bin total two which minimum minheight kfeasibl bin bin node f g label l f buffer node h label l creat two bin respect see figur b dogma proce stratum depth two kfeasibl cut height found ah ie respect again bin node j k label l node n label l creat two bin respect node n pack bin correspond v see figur c final node g h i n remov node v complet decompos label l follow problem need solv dogma c e c e c e a b c figur decomposit gate v dogma algorithm a decomposit b b c pack f g c h e pack j k minheight kfeasibl bin pack problem given stratum q depth q pack node q minimum number minheight kfeasibl bin studi develop three heurist solv problem firstfitdecreas ffd bestfitdecreas bfd two heurist bin pack problem hosa ffd heurist sort object list object decreas size index bin remov object list in order put first bin accommod it initi condit bin object bfd heurist ffd heurist bfd put object bin leav smallest empti space minheight kfeasibl bin pack problem propos two mincut base heurist mcffd mcbfd analog ffd bfd except everi object node whose size defin size mincut height q set node pack kfeasibl bin long combin cut size larger k third heurist call maximalsharingdecreas mcmsd encourag share pack ie size mincut pack node smaller sum individu mincut size pack produc maximum share consid bestfit pack mc msd call mcbfd pack result experiment result tabl show littl differ three heurist map result dogma follow cutmap mcnc benchmark indic number bin obtain three heurist case could due small bin size experi choos mcffd effici ffd heurist also use chortl pack node bin howev mcffd pack node accord size minheight kfeasibl cut better perform reconverg fanout gener network one decid local whether set node pack one bin not exampl obviou node e figur b pack one bin mcffd heurist employ maxflow comput decid pack feasibl correctli time complex dogma comput follow everi node v input network creat input v node total input v creat minheight kfeasibl cut comput time complex k e codia k lut input size carri input v time worst case node v mcffd heurist let max maxim fanin size node n time complex dogma k max e reduc time complex minheight cut comput k construct partial flow network certain depth e p edg set partial flow network let e p_max repres edg set largest partial flow network construct decomposit time complex dogma reduc k max bin pack heurist dogma mcffd mcbfd mcmsd circuit count rot too_larg c de total tabl comparison pack heurist mcffd mcbfd mcmsd dogma multipl gate decomposit present multipl gate decomposit algorithm name dogmam illustr procedur network shown figur a dogmam outlin figur call stratum node local stratum union local strata depth q call global stratum depth q depth q node v decomposit input v ie yet complet decompos input v interset global stratum depth q start depth node gate type also decomposit decompos simultan figur a node a b h label node x y z decomposit local stratum depth abc node x bcde f node y e f gh node z respect global stratum depth abcd f gh a e b c g h f x z c e b c g h f z b e b c g h f z e b c g h f z figur multipl gate decomposit a initi network b one c two complet decompos network initi buffer creat pi suppli input rest network pi label buffer label figur a node a b h buffer pi buffer gray region repres global strata depth figur ac d respect gate decomposit proce follow depth q gate type f node decomposit collect set g q f global stratum depth q denot q comput union local strata depth q node g q f figur xyz abcd f gh base g q f q formul global stratum bin pack gsbp problem to formal defin later solv gsbp problem achiev i node g q f local stratum depth q pack minheight kfeasibl bin ii minimum number minheight kfeasibl bin total second object achiev pack common fanin node g q f intermedi node also call bin node creat bin figur b node b c e f g h pack bin node i j k respect possibl node g q f decompos complet eg node x z figur local strata node pack eg node figur b g q f q updat new instanc gsbp problem q valu formul solv process iter global stratum depth q minim pack bin as result network chang figur b l vy id jx solv gsbp problem updat g f node pack bin node m node complet decompos label l process iter updat g v x pack possibl figur c buffer node creat label q everi fanin global strata q decomposit process iter step network bound figur d buffer node n creat node x node z pack bin decomposit node v complet two point worth mention first dogma node decompos fanin decompos label dogmam howev node could undergo decomposit even though fanin label exampl node v figur b decomposit v g f fanin label yet second depth q gate type f multipl instanc gsbp problem might solv order pack local strata minim number bin exampl two instanc gsbp problem solv local stratum node minim pack from figur a c experi found solv three instanc gsbp problem suffici q valu global stratum bin pack gsbp problem formal defin follow global stratum bin pack gsbp problem given set g q f node gate type f decomposit global stratum q depth q contain fanin node g q pack fanin q set bin i node g q local stratum depth q pack min height kfeasibl bin ii minimum number minheight kfeasibl bin total solv gsbp problem build matrix row correspond node g q column correspond fanin not rectangl subset row column denot pair rc indic row column subset entri c correspond bin fanin r correspond set node share fanin c solut gsbp problem rectangl cover subject kfeasibl cut height q exist fanin column set c matrix represent similar cubeliter matrix use solv cube extract problem procedur dogmam n k n input network k lut input size initi n bound inc_q gate function type f u label solv gsbp g q f q k problem minheight kfeasibl bin b creat if ani gsbp creat bin node w label w n updat fanin node g q f new bin node creat node u q creat buffer node b label b return n figur multipl gate decomposit algorithm ru de howev algorithm cube extract appli directli c everi rectangl rc must satisfi kfeasibl cut constraint use mcffd pack heurist comput rectangl cover gsbp problem follow first comput fanout factor cut size j mincut height q b c e f x a z b c e f x b z figur ffd bin pack heurist gsbp problem a initi m b first run bin pack everi fanin u j q weight fanin j sort fanin accord weight follow mcffd bin pack heurist pack fanin bin start fanin largest weight strategi group fanin larg cut size obtain minimum number bin group fanin larg fanout size exploit common fanin set fanin pack one bin c i kfeasibl cut height q exist fanin c ii largest rectangl satisfi r r min ie least r min node g q f share fanin r min userspecifi paramet perform mcffd pack heurist obtain set rectangl rectangl rc satisfi c c min anoth userspecifi paramet save cover s m mcffd pack procedur repeat contain s rectangl cover obtain set c rectangl correspond bin implement set first pass mcffd pack procedur decreas valu subsequ iter decreas valu guarante termin procedur demonstr mcffd pack heurist network figur a solv gsbp problem initi matrix shown figur a row correspond node xyz column correspond fanin abcd f gh weight fanin fanout size ie number s column sinc everi fanin pi buffer whose cut size fanin sort order bce f adgh accord weight node b c pack first bin correspond rectangl r bc although feasibl cut height node bce cant pack one bin rectangl r y r result node e put separ bin pack node f correspond rectangl r e f two rectangl cover s figur b reset r anoth run mcffd pack heurist three bin obtain one bin contain two fanin total three bin node creat network figur a decompos network figur b origin rug ckt gate fanin ckt gate fanin circuit size time size zml count symml cordic alu alu rot dalu too_larg de total tabl optim use rug script experiment result implement dogma dogmam c languag incorpor rasp logic synthesi system fpga copd prepar two set benchmark experi first set c origin consist origin multilevel mcnc benchmark contain larg percentag unbound gate ie input perform rug script si sesl technolog independ optim obtain second set c rug benchmark set benchmark transform simpleg network use andor decomposit tabl show circuit size fanin distribut two set simpleg network benchmark set c origin contain simpl gate unbound benchmark set c rug contain simpl gate unbound clearli circuit size fanin size reduc perform rug script total runtim less minut compar dogma dogmam three structur gate decomposit algorithm well dogmam algebra boolean decomposit approach experi three structur gate decomposit algorithm use comparison tech_decomp algorithm sesl dmig algorithm wa chcd implement chortl algorithm frrvb gate decomposit algorithm cutmap cohw employ obtain depthoptim map solut comparison across structur algebra boolean gate decomposit employ dogmam speed_up si sesl to packag ecll perform decomposit respect again cutmap employ perform lut map except to sinc produc lut network directli object gate decomposit lut map experi minim map depth cutmap also minim map area second object experi perform sun ultra workstat memori first demonstr impact gate decomposit depth area technolog map accord theorem map solut space expand regardless gate decomposit algorithm use use tech_decomp decompos benchmark c rug bound network subsequ bound network follow lut map obtain map solut size bound network increas substanti compar unbound network c rug howev percentag unbound gate same employ cutmap cohw dfmap codib produc depthoptim duplic free bound cutmap dfmap ckt gate fanin bound bound bound bound circuit size count symml alu rot too_larg de total ratio tabl comparison result bound bound network areaoptim map solut respect tabl see optim map depth by cutmap optim duplicationfre map area by dfmap reduc bound network decompos bound network result confirm result state theorem structur gate decomposit algorithm tech_decomp dmig chortl dogma dogmam circuit ts ts ts ts ts zml count symml dalu too_larg c de total ratio tabl comparison result use tech_decomp dmig chortl dogma dogmam gate decomposit follow cutmap circuit c origin next compar five structur gate decomposit algorithm tech_decomp dmig chortl d dogma dogmam benchmark c origin c rug use cutmap map engin depth area map solut well runtim compar algorithm not includ cutmap time two set benchmark present tabl respect compar dogmam see four algorithm result larger map depth larger map area benchmark set c origin larger map depth larger map area benchmark set c rug differ map depth obtain dogmam dmig dogma margin differ map area signific regard runtim dogmam runtim compar dogma runtim time slower runtim three algorithm howev dogmam runtim order magnitud time spent perform rug script cutmap structur gate decomposit algorithm tech_decomp dmig chortl dogma dogmam circuit ts ts ts ts ts count cordic rot too_larg c de total ratio tabl comparison result use tech_decomp dmig chortl dogma dogmam gate decomposit follow cutmap circuit c rug compar tabl see map area c rug smaller c orgin map depth c rug larger c origin show rug script perform logic optim base algebra divis effect area minim effect depth minim benefit result area reduct signific decreas runtim decomposit algorithm benchmark rug dogmam result smaller area compar four algorithm comparison show dogmam exploit common fanin area minim addit rug script final employ dogmam speed_up to comparison across structur algebra boolean gate decomposit approach configur to delayori synthesi mediumeffort mode perform singleoutput toss multioutput tosm function decomposit input circuit to prepar follow first tri collaps benchmark c rug flat logic network within minut cpu time could done use reduce_depth depth command provid to collaps benchmark network smallest depth alloc minut cpu time depth start among benchmark collaps rot c depth c c c c depth c depth c depth remain benchmark complet collaps tabl collect map result dogma tosm subtot subtot subtot total map result benchmark speed_up toss tosm succeed respect ratio measur rel perform approach respect dogmam cutmap time ts report comput time second tabl see dogmam cutmap abl map benchmark minut speed_up fail map benchmark hour compar dogmam take hour consum technolog map gate decomposit lut map algorithm dogmam speed_up tostum medium effort cutmap singleoutput multipleoutput circuit ts ts ts ts count rot too_larg c de subtot ratio tabl map result result structur dogmam algebra speed_up boolean to gate decomposit approach c rug speed_up map benchmark not includ de obtain significantli better result smaller map depth smaller map area result c show largest contrast perform speed_up effici dogmam speed_up result map depth hour dogmam result map depth second toss tosm return map solut alloc cpu time benchmark respect compar two approach toss obtain smaller map depth countsym lalualu t tosm obtain smaller map area symml cordic x alu t worth note to extrem success symml t result indic function decomposit base map approach requir longer comput time obtain good result especi circuit medium larg size overal experi conclud dogmam obtain best map result among five structur gate decomposit algorithm comparison much effici term runtim over time faster respect compar algebra decomposit algorithm speed_up function decomposit approach to howev speed_up obtain best result among compar approach conclus paper present indepth studi structur gate decomposit depthoptim technolog map lutbas fpga design show structur gate decomposit kbound network result smaller depth klut map solut regardless decomposit algorithm use therefor alway benefici decompos circuit bound network depth minim structur decomposit appli prove structur gate decomposit problem depthoptim technolog map nphard kunbound network lut input size k remain nphard kbound network k propos two new algorithm name dogma dogmam combin leveldriven node pack techniqu chortl network flow base label techniqu flowmap structur gate decomposit dogmam decompos multipl gate simultan exploit common fanin follow experiment result observ first optim map depth optim duplicationfre map area reduc bound network decompos structur bound network second appli rug script technolog independ logic optim technolog map result area reduct margin increas depth significantli reduc runtim structur decomposit algorithm third dogmam result smallest map depth map area among five structur gate decomposit algorithm comparison final compar three algorithm dogmam speed_up to take structur algebra boolean function gate decomposit approach respect dogmam decompos test benchmark short time speed_up to fail obtain result benchmark howev speed_up result smaller depth smaller area final map solut compar dogmam acknowledg author grate mr legl professor antreich group institut electron design autom technic univers munich germani provid us to logic synthesi packag author would like acknowledg support nsf young investig nyi award mip grant xilinx quickturn lucent technolog california micro program softwar donat synopsi r the decomposit switch function dagmap graphbas fpga technolog map delay optim beyond combinatori limit depth minim lutbas fpga design flowmap optim technolog map algorithm delay optim lookupt base fpga design on areadepth tradeoff lutbas fpga technolog map on nomin delay minim lutbas fpga technolog map combin logic synthesi lut base field programm gate array simultan depth area minim lutbas fpga map structur gate decomposit depthoptim technolog map lutbas fpga design rasp gener logic synthesi system srambas fpga a gener tree circuit synthesi optim digit circuit to technolog orient synthesi user manual chortl technolog map program lookup tabl base field programm gate array chortlecrf fast technolog map lookup tabl base fpga technolog map lookup tablebas fpga perform comput intract guid theori np complet fundament comput algorithm an iter areaperform tradeoff algorithm lutbas fpga technolog map fpga synthesi use function decomposit performancedirect technolog map lutbas fpga role decomposit cover play a boolean approach performancedirect technolog map lutbas fpga design perform direct synthesi tabl look programm gate array minim boolean graph logic synthesi vlsi design perform direct technolog map lookup tabl base fpga si system sequenti circuit synthesi algorithm multilevel logic optim function multipleoutput decomposit theori implicit algorithm edgemap optim perform driven technolog map iter lut base fpga design tr chortlecrf fast technolog map lookup tablebas fpga algorithm multilevel logic optim perform direct technolog map lookup tabl base fpga edgemap simultan depth area minim lutbas fpga map nomin delay minim lutbas fpga technolog map function multipleoutput decomposit combin logic synthesi lut base field programm gate array boolean approach performancedirect technolog map lutbas fpga design iter areaperform tradeoff algorithm lutbas fpga technolog map beyond combinatori limit depth minim lutbas fpga design gener tree circuit synthesi optim digit circuit comput intract dagmap fpga synthesi use function decomposit performancedirect technologymap lutbas fpga role decomposit cover play