{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xczu3eg-sbva484-1-i",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "axi_dma_0": "",
      "mlp_HLS_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "zynq_ultra_ps_e_0": "",
      "ps8_0_axi_periph": {
        "s00_couplers": {}
      },
      "rst_ps8_0_99M": "",
      "axi_smc": ""
    },
    "ports": {
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "design_2_axi_dma_0_0",
        "parameters": {
          "c_include_sg": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "S_AXI_LITE": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_LITE"
            },
            "M_AXI_MM2S": {
              "mode": "Master",
              "address_space_ref": "Data_MM2S",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              },
              "master_id": "0",
              "parameters": {
                "master_id": {
                  "value": "0"
                }
              }
            },
            "M_AXI_S2MM": {
              "mode": "Master",
              "address_space_ref": "Data_S2MM",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              },
              "master_id": "1",
              "parameters": {
                "master_id": {
                  "value": "1"
                }
              }
            }
          }
        }
      },
      "mlp_HLS_0": {
        "vlnv": "xilinx.com:hls:mlp_HLS:1.0",
        "xci_name": "design_2_mlp_HLS_0_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_2_clk_wiz_0"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_2_rst_clk_wiz_100M_0"
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "design_2_zynq_ultra_ps_e_0_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x20000000"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;1FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40"
            }
          },
          "interface_ports": {
            "M_AXI_HPM0_LPD": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x80000000",
                "maximum": "0x9FFFFFFF"
              }
            },
            "S_AXI_HP0_FPD": {
              "mode": "Slave",
              "memory_map_ref": "SAXIGP2"
            }
          }
        }
      },
      "ps8_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_2_ps8_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps8_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "ps8_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ps8_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps8_0_99M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_2_rst_ps8_0_99M_0"
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_2_axi_smc_0",
        "parameters": {
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "addressing": {
          "interface_ports": {
            "S00_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI"
              ]
            },
            "S01_AXI": {
              "mode": "Slave",
              "bridges": [
                "M00_AXI"
              ]
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXI_MM2S",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_dma_0/M_AXIS_MM2S",
          "mlp_HLS_0/S_AXIS"
        ]
      },
      "mlp_HLS_0_M_AXIS": {
        "interface_ports": [
          "axi_dma_0/S_AXIS_S2MM",
          "mlp_HLS_0/M_AXIS"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD",
          "ps8_0_axi_periph/S00_AXI"
        ]
      },
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M00_AXI",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_dma_0/M_AXI_S2MM",
          "axi_smc/S01_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "mlp_HLS_0/ap_clk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "axi_smc/aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "mlp_HLS_0/ap_rst_n",
          "axi_smc/aresetn"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "ps8_0_axi_periph/S00_ACLK",
          "rst_ps8_0_99M/slowest_sync_clk",
          "axi_dma_0/s_axi_lite_aclk",
          "ps8_0_axi_periph/M00_ACLK",
          "ps8_0_axi_periph/ACLK",
          "clk_wiz/clk_in1"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "rst_ps8_0_99M/ext_reset_in",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_ps8_0_99M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_99M/peripheral_aresetn",
          "ps8_0_axi_periph/S00_ARESETN",
          "axi_dma_0/axi_resetn",
          "ps8_0_axi_periph/M00_ARESETN",
          "ps8_0_axi_periph/ARESETN"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz/reset"
        ]
      }
    },
    "addressing": {
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_axi_dma_0_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}