// Seed: 1654758292
module module_0 ();
  uwire id_2, id_3, id_4;
  assign id_2 = 1;
  id_5(
      .id_0(id_4),
      .id_1(id_1[1]),
      .id_2(1),
      .id_3(id_1),
      .id_4(1),
      .id_5(1 - 1),
      .id_6(1 - 1),
      .id_7(1),
      .id_8(1),
      .id_9(id_6 == id_4),
      .id_10(1),
      .id_11(1),
      .id_12(1)
  );
  tri id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output tri id_2,
    input supply1 id_3
);
  wire id_5;
  wire id_6;
  assign id_1 = 1;
  wire id_7;
  module_0();
  wire id_8 = id_7;
  wire id_9;
  wire id_10;
endmodule
