{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704282679972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704282679972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 19:51:19 2024 " "Processing started: Wed Jan 03 19:51:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704282679972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282679972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week15HW -c week15HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week15HW -c week15HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282679972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704282680305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704282680305 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 dac_controller_new_1213.v(18) " "Verilog HDL Expression warning at dac_controller_new_1213.v(18): truncated literal to match 5 bits" {  } { { "task1/dac_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week15/task1/dac_controller_new_1213.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1704282686801 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx_Nbyte_controller.v(29) " "Verilog HDL information at uart_rx_Nbyte_controller.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "task1/uart_rx_Nbyte_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_rx_Nbyte_controller.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704282686811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1/task1_top.v 15 15 " "Found 15 design units, including 15 entities, in source file task1/task1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_data_tri " "Found entity 1: rom_data_tri" {  } { { "task1/rom_data_tri.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_data_tri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_base " "Found entity 2: rom_base" {  } { { "task1/rom_base.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_base.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "3 rom_harmony " "Found entity 3: rom_harmony" {  } { { "task1/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_harmony.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "4 dac_controller_new_1213 " "Found entity 4: dac_controller_new_1213" {  } { { "task1/dac_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week15/task1/dac_controller_new_1213.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "5 mypll2 " "Found entity 5: mypll2" {  } { { "task1/mypll2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "6 adc_controller_new_1213 " "Found entity 6: adc_controller_new_1213" {  } { { "task1/adc_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week15/task1/adc_controller_new_1213.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "7 adc_data_ready_tri " "Found entity 7: adc_data_ready_tri" {  } { { "task1/adc_data_ready_tri.v" "" { Text "G:/software/FPGA/workplace/week15/task1/adc_data_ready_tri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_NbyteTran_3byteData_controller " "Found entity 8: uart_NbyteTran_3byteData_controller" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_tx_byte " "Found entity 9: uart_tx_byte" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_tx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_rx_byte " "Found entity 10: uart_rx_byte" {  } { { "task1/uart_rx_byte.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_rx_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_rx_Nbyte_controller " "Found entity 11: uart_rx_Nbyte_controller" {  } { { "task1/uart_rx_Nbyte_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_rx_Nbyte_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_1byte_data_reg " "Found entity 12: uart_1byte_data_reg" {  } { { "task1/uart_1byte_data_reg.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_1byte_data_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux2 " "Found entity 13: mux2" {  } { { "task1/mux2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "14 mymult " "Found entity 14: mymult" {  } { { "task1/mymult.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mymult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""} { "Info" "ISGN_ENTITY_NAME" "15 task1_top " "Found entity 15: task1_top" {  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282686817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1_top " "Elaborating entity \"task1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704282686867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_data_tri rom_data_tri:uut1 " "Elaborating entity \"rom_data_tri\" for hierarchy \"rom_data_tri:uut1\"" {  } { { "task1/task1_top.v" "uut1" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282686876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_base rom_base:uut2 " "Elaborating entity \"rom_base\" for hierarchy \"rom_base:uut2\"" {  } { { "task1/task1_top.v" "uut2" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282686882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_base:uut2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_base:uut2\|altsyncram:altsyncram_component\"" {  } { { "task1/rom_base.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week15/task1/rom_base.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282686926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_base:uut2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_base:uut2\|altsyncram:altsyncram_component\"" {  } { { "task1/rom_base.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_base.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282686939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_base:uut2\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_base:uut2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./matlabworkplace/sin_phase0_24bit_base.mif " "Parameter \"init_file\" = \"./matlabworkplace/sin_phase0_24bit_base.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282686940 ""}  } { { "task1/rom_base.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_base.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704282686940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91d1 " "Found entity 1: altsyncram_91d1" {  } { { "db/altsyncram_91d1.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/altsyncram_91d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282686977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282686977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91d1 rom_base:uut2\|altsyncram:altsyncram_component\|altsyncram_91d1:auto_generated " "Elaborating entity \"altsyncram_91d1\" for hierarchy \"rom_base:uut2\|altsyncram:altsyncram_component\|altsyncram_91d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282686977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_harmony rom_harmony:uut3 " "Elaborating entity \"rom_harmony\" for hierarchy \"rom_harmony:uut3\"" {  } { { "task1/task1_top.v" "uut3" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282686997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_harmony:uut3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_harmony:uut3\|altsyncram:altsyncram_component\"" {  } { { "task1/rom_harmony.v" "altsyncram_component" { Text "G:/software/FPGA/workplace/week15/task1/rom_harmony.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_harmony:uut3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_harmony:uut3\|altsyncram:altsyncram_component\"" {  } { { "task1/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_harmony.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_harmony:uut3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_harmony:uut3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./matlabworkplace/sin_phase0_24bit_harmony.mif " "Parameter \"init_file\" = \"./matlabworkplace/sin_phase0_24bit_harmony.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687016 ""}  } { { "task1/rom_harmony.v" "" { Text "G:/software/FPGA/workplace/week15/task1/rom_harmony.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704282687016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ccd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ccd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ccd1 " "Found entity 1: altsyncram_ccd1" {  } { { "db/altsyncram_ccd1.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/altsyncram_ccd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282687054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ccd1 rom_harmony:uut3\|altsyncram:altsyncram_component\|altsyncram_ccd1:auto_generated " "Elaborating entity \"altsyncram_ccd1\" for hierarchy \"rom_harmony:uut3\|altsyncram:altsyncram_component\|altsyncram_ccd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_controller_new_1213 dac_controller_new_1213:uut4 " "Elaborating entity \"dac_controller_new_1213\" for hierarchy \"dac_controller_new_1213:uut4\"" {  } { { "task1/task1_top.v" "uut4" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller_new_1213 adc_controller_new_1213:uut6 " "Elaborating entity \"adc_controller_new_1213\" for hierarchy \"adc_controller_new_1213:uut6\"" {  } { { "task1/task1_top.v" "uut6" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll2 mypll2:uut5 " "Elaborating entity \"mypll2\" for hierarchy \"mypll2:uut5\"" {  } { { "task1/task1_top.v" "uut5" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mypll2:uut5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mypll2:uut5\|altpll:altpll_component\"" {  } { { "task1/mypll2.v" "altpll_component" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mypll2:uut5\|altpll:altpll_component " "Elaborated megafunction instantiation \"mypll2:uut5\|altpll:altpll_component\"" {  } { { "task1/mypll2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mypll2:uut5\|altpll:altpll_component " "Instantiated megafunction \"mypll2:uut5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4096 " "Parameter \"clk0_multiply_by\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 625 " "Parameter \"clk1_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 32 " "Parameter \"clk1_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mypll2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mypll2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687141 ""}  } { { "task1/mypll2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704282687141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mypll2_altpll " "Found entity 1: mypll2_altpll" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282687179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mypll2_altpll mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated " "Elaborating entity \"mypll2_altpll\" for hierarchy \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_ready_tri adc_data_ready_tri:uut7 " "Elaborating entity \"adc_data_ready_tri\" for hierarchy \"adc_data_ready_tri:uut7\"" {  } { { "task1/task1_top.v" "uut7" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_NbyteTran_3byteData_controller uart_NbyteTran_3byteData_controller:uut8 " "Elaborating entity \"uart_NbyteTran_3byteData_controller\" for hierarchy \"uart_NbyteTran_3byteData_controller:uut8\"" {  } { { "task1/task1_top.v" "uut8" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687189 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_d uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_d\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Verilog HDL Always Construct warning at uart_NbyteTran_3byteData_controller.v(39): inferring latch(es) for variable \"send_done\", which holds its previous value in one or more paths through the always construct" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_done uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"send_done\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_en\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[0\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[0\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[1\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[1\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[2\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[2\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[3\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[3\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687191 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[4\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[4\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687192 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[5\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[5\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687192 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[6\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[6\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687192 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_d\[7\] uart_NbyteTran_3byteData_controller.v(39) " "Inferred latch for \"tx_d\[7\]\" at uart_NbyteTran_3byteData_controller.v(39)" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687192 "|task1_top|uart_NbyteTran_3byteData_controller:uut8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_byte uart_tx_byte:uut9 " "Elaborating entity \"uart_tx_byte\" for hierarchy \"uart_tx_byte:uut9\"" {  } { { "task1/task1_top.v" "uut9" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_byte uart_rx_byte:uut10 " "Elaborating entity \"uart_rx_byte\" for hierarchy \"uart_rx_byte:uut10\"" {  } { { "task1/task1_top.v" "uut10" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:uut12 " "Elaborating entity \"mux2\" for hierarchy \"mux2:uut12\"" {  } { { "task1/task1_top.v" "uut12" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult mymult:uut13 " "Elaborating entity \"mymult\" for hierarchy \"mymult:uut13\"" {  } { { "task1/task1_top.v" "uut13" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mymult:uut13\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mymult:uut13\|lpm_mult:lpm_mult_component\"" {  } { { "task1/mymult.v" "lpm_mult_component" { Text "G:/software/FPGA/workplace/week15/task1/mymult.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mymult:uut13\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mymult:uut13\|lpm_mult:lpm_mult_component\"" {  } { { "task1/mymult.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mymult.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mymult:uut13\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mymult:uut13\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704282687252 ""}  } { { "task1/mymult.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mymult.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704282687252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v6n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v6n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v6n " "Found entity 1: mult_v6n" {  } { { "db/mult_v6n.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/mult_v6n.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282687288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282687288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_v6n mymult:uut13\|lpm_mult:lpm_mult_component\|mult_v6n:auto_generated " "Elaborating entity \"mult_v6n\" for hierarchy \"mymult:uut13\|lpm_mult:lpm_mult_component\|mult_v6n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_Nbyte_controller uart_rx_Nbyte_controller:uut15 " "Elaborating entity \"uart_rx_Nbyte_controller\" for hierarchy \"uart_rx_Nbyte_controller:uut15\"" {  } { { "task1/task1_top.v" "uut15" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282687299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1b24 " "Found entity 1: altsyncram_1b24" {  } { { "db/altsyncram_1b24.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/altsyncram_1b24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282688729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282688729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ksc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ksc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ksc " "Found entity 1: mux_ksc" {  } { { "db/mux_ksc.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/mux_ksc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282688892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282688892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282688961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282688961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282689057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282689057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282689095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282689095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99j " "Found entity 1: cntr_99j" {  } { { "db/cntr_99j.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cntr_99j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282689151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282689151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8gi " "Found entity 1: cntr_8gi" {  } { { "db/cntr_8gi.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cntr_8gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282689223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282689223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282689280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282689280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "G:/software/FPGA/workplace/week15/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282689318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282689318 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282689676 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704282689773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.03.19:51:32 Progress: Loading sld940eb7f4/alt_sld_fab_wrapper_hw.tcl " "2024.01.03.19:51:32 Progress: Loading sld940eb7f4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282692466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282694548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282694631 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282697254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282697334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282697418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282697524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282697528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282697528 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1704282698195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld940eb7f4/alt_sld_fab.v" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282698376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282698376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282698440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282698440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282698443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282698443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282698494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282698494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282698565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282698565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282698565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/software/FPGA/workplace/week15/db/ip/sld940eb7f4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704282698617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282698617 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "100 " "Ignored 100 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "100 " "Ignored 100 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704282699427 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704282699427 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704282699782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[1\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[7\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[5\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[4\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[3\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_d\[6\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_NbyteTran_3byteData_controller:uut8\|tx_en " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_NbyteTran_3byteData_controller:uut8\|state\[4\] " "Ports D and ENA on the latch are fed by the same signal uart_NbyteTran_3byteData_controller:uut8\|state\[4\]" {  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1704282699866 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1704282699866 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task1/uart_tx_byte.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_tx_byte.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704282699869 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704282699869 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzz VCC " "Pin \"buzz\" is stuck at VCC" {  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704282700033 "|task1_top|buzz"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704282700033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282700107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week15/output_files/week15HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week15/output_files/week15HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282700785 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 91 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1704282701506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704282701530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704282701530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1669 " "Implemented 1669 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704282701692 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704282701692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1518 " "Implemented 1518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704282701692 ""} { "Info" "ICUT_CUT_TM_RAMS" "77 " "Implemented 77 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704282701692 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1704282701692 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704282701692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704282701692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704282701720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 19:51:41 2024 " "Processing ended: Wed Jan 03 19:51:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704282701720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704282701720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704282701720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704282701720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704282702846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704282702846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 19:51:42 2024 " "Processing started: Wed Jan 03 19:51:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704282702846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704282702846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off week15HW -c week15HW " "Command: quartus_fit --read_settings_files=off --write_settings_files=off week15HW -c week15HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704282702846 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704282702948 ""}
{ "Info" "0" "" "Project  = week15HW" {  } {  } 0 0 "Project  = week15HW" 0 0 "Fitter" 0 0 1704282702949 ""}
{ "Info" "0" "" "Revision = week15HW" {  } {  } 0 0 "Revision = week15HW" 0 0 "Fitter" 0 0 1704282702949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704282703012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704282703013 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "week15HW 10CL006YE144C8G " "Selected device 10CL006YE144C8G for design \"week15HW\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704282703027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704282703063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704282703063 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[0\] 97 370 0 0 " "Implementing clock multiplication of 97, clock division of 370, and phase shift of 0 degrees (0 ps) for mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 44 -1 0 } } { "" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1704282703098 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[1\] 97 1895 0 0 " "Implementing clock multiplication of 97, clock division of 1895, and phase shift of 0 degrees (0 ps) for mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 44 -1 0 } } { "" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1704282703098 ""}  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 44 -1 0 } } { "" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1704282703098 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704282703160 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704282703165 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704282703280 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704282703280 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144C8G " "Device 10CL025YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704282703280 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704282703280 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 4784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704282703285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 4786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704282703285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 4788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704282703285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 4790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704282703285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/software/fpga/tools/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 4792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704282703285 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704282703285 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704282703286 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1704282703309 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 62 " "No exact pin location assignment(s) for 49 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1704282703516 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1704282703740 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704282703742 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704282703742 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704282703742 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1704282703742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "week15HW.sdc " "Synopsys Design Constraints File file not found: 'week15HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704282703749 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_Nbyte_controller:uut15\|byte_data\[2\]\[7\] clk " "Register uart_rx_Nbyte_controller:uut15\|byte_data\[2\]\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282703752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1704282703752 "|task1_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_controller_new_1213:uut4\|delay_flag " "Node: dac_controller_new_1213:uut4\|delay_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rom_data_tri:uut1\|addr_chR\[7\] dac_controller_new_1213:uut4\|delay_flag " "Register rom_data_tri:uut1\|addr_chR\[7\] is being clocked by dac_controller_new_1213:uut4\|delay_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282703752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1704282703752 "|task1_top|dac_controller_new_1213:uut4|delay_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "Node: uart_NbyteTran_3byteData_controller:uut8\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en is being clocked by uart_NbyteTran_3byteData_controller:uut8\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282703753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1704282703753 "|task1_top|uart_NbyteTran_3byteData_controller:uut8|state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704282703762 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704282703762 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1704282703762 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1704282703762 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1704282703762 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1704282703762 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1704282703765 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704282703765 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704282703765 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704282703765 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1704282703765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704282703867 ""}  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 4768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704282703867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704282703867 ""}  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704282703867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704282703867 ""}  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704282703867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704282703867 ""}  } { { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 1921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704282703867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac_controller_new_1213:uut4\|lrck_dac  " "Automatically promoted node dac_controller_new_1213:uut4\|lrck_dac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704282703867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lrck_dac~output " "Destination node lrck_dac~output" {  } { { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 4709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704282703867 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704282703867 ""}  } { { "task1/dac_controller_new_1213.v" "" { Text "G:/software/FPGA/workplace/week15/task1/dac_controller_new_1213.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704282703867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_NbyteTran_3byteData_controller:uut8\|Mux12~1  " "Automatically promoted node uart_NbyteTran_3byteData_controller:uut8\|Mux12~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704282703868 ""}  } { { "task1/uart_NbyteTran_3byteData_controller.v" "" { Text "G:/software/FPGA/workplace/week15/task1/uart_NbyteTran_3byteData_controller.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 1186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704282703868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704282703868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 3726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704282703868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 3750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704282703868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 2497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704282703868 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704282703868 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 0 { 0 ""} 0 3071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704282703868 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704282704142 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704282704144 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704282704144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704282704148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704282704153 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704282704157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704282704205 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704282704207 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1704282704207 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704282704207 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 0 49 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 0 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1704282704219 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1704282704219 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704282704219 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 5 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704282704219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 5 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704282704219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 7 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704282704219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 11 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704282704219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704282704219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704282704219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704282704219 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 10 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1704282704219 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1704282704219 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704282704219 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1 clk\[0\] mclk_dac~output " "PLL \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"mclk_dac~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "task1/mypll2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 95 0 0 } } { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 109 0 0 } } { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1704282704246 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1 clk\[1\] mclk_adc~output " "PLL \"mypll2:uut5\|altpll:altpll_component\|mypll2_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"mclk_adc~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mypll2_altpll.v" "" { Text "G:/software/FPGA/workplace/week15/db/mypll2_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "g:/software/fpga/tools/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "task1/mypll2.v" "" { Text "G:/software/FPGA/workplace/week15/task1/mypll2.v" 95 0 0 } } { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 109 0 0 } } { "task1/task1_top.v" "" { Text "G:/software/FPGA/workplace/week15/task1/task1_top.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1704282704248 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704282704275 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1704282704280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704282704661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704282704816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704282704838 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704282705439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704282705439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704282705755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "G:/software/FPGA/workplace/week15/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704282706329 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704282706329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704282706412 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1704282706412 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704282706412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704282706413 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704282706530 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704282706549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704282706745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704282706746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704282706998 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704282707464 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week15/output_files/week15HW.fit.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week15/output_files/week15HW.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704282707774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6514 " "Peak virtual memory: 6514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704282708298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 19:51:48 2024 " "Processing ended: Wed Jan 03 19:51:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704282708298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704282708298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704282708298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704282708298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704282709234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704282709234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 19:51:49 2024 " "Processing started: Wed Jan 03 19:51:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704282709234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704282709234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off week15HW -c week15HW " "Command: quartus_asm --read_settings_files=off --write_settings_files=off week15HW -c week15HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704282709234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704282709517 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704282710172 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704282710184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704282710331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 19:51:50 2024 " "Processing ended: Wed Jan 03 19:51:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704282710331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704282710331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704282710331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704282710331 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704282710939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704282711419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704282711420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 19:51:51 2024 " "Processing started: Wed Jan 03 19:51:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704282711420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704282711420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta week15HW -c week15HW " "Command: quartus_sta week15HW -c week15HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704282711420 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704282711528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704282711676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704282711676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282711711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282711711 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1704282711842 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704282711876 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1704282711876 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1704282711876 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1704282711876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "week15HW.sdc " "Synopsys Design Constraints File file not found: 'week15HW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704282711883 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_Nbyte_controller:uut15\|byte_data\[2\]\[0\] clk " "Register uart_rx_Nbyte_controller:uut15\|byte_data\[2\]\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282711886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282711886 "|task1_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_controller_new_1213:uut4\|delay_flag " "Node: dac_controller_new_1213:uut4\|delay_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rom_data_tri:uut1\|addr_chR\[7\] dac_controller_new_1213:uut4\|delay_flag " "Register rom_data_tri:uut1\|addr_chR\[7\] is being clocked by dac_controller_new_1213:uut4\|delay_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282711886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282711886 "|task1_top|dac_controller_new_1213:uut4|delay_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_data_ready_tri:uut7\|send_en " "Node: adc_data_ready_tri:uut7\|send_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] adc_data_ready_tri:uut7\|send_en " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] is being clocked by adc_data_ready_tri:uut7\|send_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282711886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282711886 "|task1_top|adc_data_ready_tri:uut7|send_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "Node: uart_NbyteTran_3byteData_controller:uut8\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en is being clocked by uart_NbyteTran_3byteData_controller:uut8\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282711886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282711886 "|task1_top|uart_NbyteTran_3byteData_controller:uut8|state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704282711894 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704282711894 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704282711894 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1704282711894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1704282711894 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1704282711894 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704282711897 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704282711908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.995 " "Worst-case setup slack is 43.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.995               0.000 altera_reserved_tck  " "   43.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282711917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282711919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.408 " "Worst-case recovery slack is 95.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.408               0.000 altera_reserved_tck  " "   95.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282711921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.160 " "Worst-case removal slack is 1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 altera_reserved_tck  " "    1.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282711924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.395 " "Worst-case minimum pulse width slack is 49.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.395               0.000 altera_reserved_tck  " "   49.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282711928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282711928 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282711956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282711956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282711956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282711956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.454 ns " "Worst Case Available Settling Time: 341.454 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282711956 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282711956 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704282711956 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704282711960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704282711979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704282712262 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_Nbyte_controller:uut15\|byte_data\[2\]\[0\] clk " "Register uart_rx_Nbyte_controller:uut15\|byte_data\[2\]\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282712357 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282712357 "|task1_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_controller_new_1213:uut4\|delay_flag " "Node: dac_controller_new_1213:uut4\|delay_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rom_data_tri:uut1\|addr_chR\[7\] dac_controller_new_1213:uut4\|delay_flag " "Register rom_data_tri:uut1\|addr_chR\[7\] is being clocked by dac_controller_new_1213:uut4\|delay_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282712357 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282712357 "|task1_top|dac_controller_new_1213:uut4|delay_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_data_ready_tri:uut7\|send_en " "Node: adc_data_ready_tri:uut7\|send_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] adc_data_ready_tri:uut7\|send_en " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] is being clocked by adc_data_ready_tri:uut7\|send_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282712358 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282712358 "|task1_top|adc_data_ready_tri:uut7|send_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "Node: uart_NbyteTran_3byteData_controller:uut8\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en is being clocked by uart_NbyteTran_3byteData_controller:uut8\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282712358 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282712358 "|task1_top|uart_NbyteTran_3byteData_controller:uut8|state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704282712366 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704282712366 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704282712366 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1704282712366 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1704282712366 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1704282712366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.482 " "Worst-case setup slack is 44.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.482               0.000 altera_reserved_tck  " "   44.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.730 " "Worst-case recovery slack is 95.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.730               0.000 altera_reserved_tck  " "   95.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.058 " "Worst-case removal slack is 1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058               0.000 altera_reserved_tck  " "    1.058               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.253 " "Worst-case minimum pulse width slack is 49.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.253               0.000 altera_reserved_tck  " "   49.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712389 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.118 ns " "Worst Case Available Settling Time: 342.118 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712420 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712420 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704282712420 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704282712424 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_rx_Nbyte_controller:uut15\|byte_data\[2\]\[0\] clk " "Register uart_rx_Nbyte_controller:uut15\|byte_data\[2\]\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282712537 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282712537 "|task1_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dac_controller_new_1213:uut4\|delay_flag " "Node: dac_controller_new_1213:uut4\|delay_flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rom_data_tri:uut1\|addr_chR\[7\] dac_controller_new_1213:uut4\|delay_flag " "Register rom_data_tri:uut1\|addr_chR\[7\] is being clocked by dac_controller_new_1213:uut4\|delay_flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282712537 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282712537 "|task1_top|dac_controller_new_1213:uut4|delay_flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "adc_data_ready_tri:uut7\|send_en " "Node: adc_data_ready_tri:uut7\|send_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] adc_data_ready_tri:uut7\|send_en " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_d\[2\] is being clocked by adc_data_ready_tri:uut7\|send_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282712537 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282712537 "|task1_top|adc_data_ready_tri:uut7|send_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "Node: uart_NbyteTran_3byteData_controller:uut8\|state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en uart_NbyteTran_3byteData_controller:uut8\|state\[0\] " "Latch uart_NbyteTran_3byteData_controller:uut8\|tx_en is being clocked by uart_NbyteTran_3byteData_controller:uut8\|state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1704282712537 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1704282712537 "|task1_top|uart_NbyteTran_3byteData_controller:uut8|state[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704282712543 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: uut5\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1704282712543 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704282712543 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1704282712544 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1704282712544 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1704282712544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.351 " "Worst-case setup slack is 47.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.351               0.000 altera_reserved_tck  " "   47.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.874 " "Worst-case recovery slack is 97.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.874               0.000 altera_reserved_tck  " "   97.874               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.510 " "Worst-case removal slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 altera_reserved_tck  " "    0.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.430 " "Worst-case minimum pulse width slack is 49.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.430               0.000 altera_reserved_tck  " "   49.430               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704282712565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704282712565 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.513 ns " "Worst Case Available Settling Time: 346.513 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712598 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704282712598 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704282712598 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704282712894 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704282712894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704282712964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 19:51:52 2024 " "Processing ended: Wed Jan 03 19:51:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704282712964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704282712964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704282712964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704282712964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1704282713923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704282713923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 19:51:53 2024 " "Processing started: Wed Jan 03 19:51:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704282713923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704282713923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off week15HW -c week15HW " "Command: quartus_eda --read_settings_files=off --write_settings_files=off week15HW -c week15HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704282713923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704282714336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "week15HW.vo G:/software/FPGA/workplace/week15/simulation/modelsim/ simulation " "Generated file week15HW.vo in folder \"G:/software/FPGA/workplace/week15/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704282714919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704282715773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 19:51:55 2024 " "Processing ended: Wed Jan 03 19:51:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704282715773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704282715773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704282715773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704282715773 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704282716385 ""}
