 Timing Path to finish 
  
 Path Start Point : start 
 Path End Point   : finish 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------
| Pin       Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------|
|    start       Rise  0.7000 0.0000 0.1000 5.55326  17.8914 23.4447           15      82.393   cA            | 
|    finish      Rise  0.7000 0.0000 0.1000          5                                          cA            | 
---------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7000         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0000         | 
---------------------------------------------------------------


 Timing Path to pixel_out[11] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    start                 Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_55/A1   AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_55/ZN   AND2_X1 Rise  0.7600 0.0590 0.0160 0.44842  5        5.44842           1       72.8906                | 
|    pixel_out[11]         Rise  0.7600 0.0000 0.0160          5                                           cA            | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7600         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0600         | 
---------------------------------------------------------------


 Timing Path to pixel_out[5] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    start                Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_49/A1  AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_49/ZN  AND2_X1 Rise  0.7600 0.0590 0.0160 0.306763 5        5.30676           1       70.7589                | 
|    pixel_out[5]         Rise  0.7600 0.0000 0.0160          5                                           cA            | 
-------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7600         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0600         | 
---------------------------------------------------------------


 Timing Path to pixel_out[2] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    start                Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_46/A1  AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_46/ZN  AND2_X1 Rise  0.7600 0.0590 0.0160 0.297112 5        5.29711           1       84.2169                | 
|    pixel_out[2]         Rise  0.7600 0.0000 0.0160          5                                           cA            | 
-------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7600         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0600         | 
---------------------------------------------------------------


 Timing Path to pixel_out[1] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    start                Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_45/A1  AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_45/ZN  AND2_X1 Rise  0.7600 0.0590 0.0160 0.236113 5        5.23611           1       84.2169                | 
|    pixel_out[1]         Rise  0.7600 0.0000 0.0160          5                                           cA            | 
-------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7600         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0600         | 
---------------------------------------------------------------


 Timing Path to pixel_out[0] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    start                Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_44/A1  AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_44/ZN  AND2_X1 Rise  0.7600 0.0590 0.0160 0.183363 5        5.18336           1       84.2169                | 
|    pixel_out[0]         Rise  0.7600 0.0000 0.0160          5                                           cA            | 
-------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7600         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0600         | 
---------------------------------------------------------------


 Timing Path to pixel_out[12] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    start                 Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_56/A1   AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_56/ZN   AND2_X1 Rise  0.7610 0.0600 0.0170 0.540695 5        5.5407            1       72.8906                | 
|    pixel_out[12]         Rise  0.7610 0.0000 0.0170          5                                           cA            | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7610         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0610         | 
---------------------------------------------------------------


 Timing Path to pixel_out[10] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin              Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    start                 Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_54/A1   AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_54/ZN   AND2_X1 Rise  0.7610 0.0600 0.0170 0.691472 5        5.69147           1       72.8906                | 
|    pixel_out[10]         Rise  0.7610 0.0000 0.0170          5                                           cA            | 
--------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7610         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0610         | 
---------------------------------------------------------------


 Timing Path to pixel_out[9] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    start                Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_53/A1  AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_53/ZN  AND2_X1 Rise  0.7610 0.0600 0.0170 0.630627 5        5.63063           1       72.8906                | 
|    pixel_out[9]         Rise  0.7610 0.0000 0.0170          5                                           cA            | 
-------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7610         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0610         | 
---------------------------------------------------------------


 Timing Path to pixel_out[8] 
  
 Path Start Point : start 
 Path End Point   : pixel_out[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    start                Rise  0.7000 0.0000 0.1000 5.55326  17.8914  23.4447           15      82.393   cA            | 
|    i_0_0_52/A1  AND2_X1 Rise  0.7010 0.0010 0.1000          0.918145                                                  | 
|    i_0_0_52/ZN  AND2_X1 Rise  0.7610 0.0600 0.0170 0.736134 5        5.73613           1       72.8906                | 
|    pixel_out[8]         Rise  0.7610 0.0000 0.0170          5                                           cA            | 
-------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------
|                                           | Time    Total   | 
|-------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                  |  0.0000  0.0000 | 
| output delay                              | -0.3000 -0.3000 | 
| data required time                        | -0.3000         | 
|                                           |                 | 
| data arrival time                         |  0.7610         | 
| data required time                        |  0.3000         | 
| pessimism                                 |  0.0000         | 
|                                           |                 | 
| slack                                     |  1.0610         | 
---------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 272M, CVMEM - 1691M, PVMEM - 1839M)
