

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Sat Jun 11 12:26:01 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1850|  1850|  1851|  1851|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+------+------+------+------+---------+
        |                       |            |   Latency   |   Interval  | Pipeline|
        |        Instance       |   Module   |  min |  max |  min |  max |   Type  |
        +-----------------------+------------+------+------+------+------+---------+
        |grp_dct_dct_2d_fu_186  |dct_dct_2d  |  1717|  1717|  1717|  1717|   none  |
        +-----------------------+------------+------+------+------+------+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     84|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      1|     194|    319|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|      61|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      1|     255|    457|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_dct_dct_2d_fu_186  |dct_dct_2d  |        3|      1|  194|  319|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        3|      1|  194|  319|
    +-----------------------+------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                       |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_381_p2                   |     +    |      0|  0|   4|           1|           4|
    |c_fu_261_p2                     |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten_next2_fu_298_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_200_p2   |     +    |      0|  0|   7|           7|           1|
    |r_1_fu_304_p2                   |     +    |      0|  0|   4|           1|           4|
    |r_fu_206_p2                     |     +    |      0|  0|   4|           1|           4|
    |tmp_13_fu_281_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_15_fu_364_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_4_i_fu_375_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_9_i_fu_250_p2               |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten2_fu_292_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_194_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_i1_fu_310_p2           |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_212_p2            |   icmp   |      0|  0|   2|           4|           5|
    |c_i6_mid2_fu_316_p3             |  select  |      0|  0|   4|           1|           1|
    |c_i_mid2_fu_218_p3              |  select  |      0|  0|   4|           1|           1|
    |tmp_i4_mid2_v_fu_324_p3         |  select  |      0|  0|   4|           1|           4|
    |tmp_i_mid2_v_v_fu_226_p3        |  select  |      0|  0|   4|           1|           4|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  84|          72|          82|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          7|    1|          7|
    |buf_2d_in_address0       |   6|          3|    6|         18|
    |buf_2d_in_ce0            |   1|          3|    1|          3|
    |buf_2d_out_address0      |   6|          3|    6|         18|
    |buf_2d_out_ce0           |   1|          3|    1|          3|
    |buf_2d_out_we0           |   1|          2|    1|          2|
    |c_i6_reg_175             |   4|          2|    4|          8|
    |c_i_reg_142              |   4|          2|    4|          8|
    |indvar_flatten2_reg_153  |   7|          2|    7|         14|
    |indvar_flatten_reg_120   |   7|          2|    7|         14|
    |r_i2_phi_fu_168_p4       |   4|          2|    4|          8|
    |r_i2_reg_164             |   4|          2|    4|          8|
    |r_i_phi_fu_135_p4        |   4|          2|    4|          8|
    |r_i_reg_131              |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         37|   54|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                              |  6|   0|    6|          0|
    |ap_reg_grp_dct_dct_2d_fu_186_ap_start  |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                  |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                  |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                  |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                  |  1|   0|    1|          0|
    |c_i6_reg_175                           |  4|   0|    4|          0|
    |c_i_mid2_reg_400                       |  4|   0|    4|          0|
    |c_i_reg_142                            |  4|   0|    4|          0|
    |exitcond_flatten2_reg_421              |  1|   0|    1|          0|
    |exitcond_flatten_reg_391               |  1|   0|    1|          0|
    |indvar_flatten2_reg_153                |  7|   0|    7|          0|
    |indvar_flatten_reg_120                 |  7|   0|    7|          0|
    |r_i2_reg_164                           |  4|   0|    4|          0|
    |r_i_reg_131                            |  4|   0|    4|          0|
    |tmp_4_i_reg_440                        |  6|   0|    6|          0|
    |tmp_i4_mid2_v_reg_430                  |  4|   0|    4|          0|
    |tmp_i_mid2_v_v_reg_405                 |  4|   0|    4|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 61|   0|   61|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

