0.6
2017.4
Jan 30 2018
15:48:17
E:/xilinx_project/project_2/Freq_Divider.vhd,1519675669,vhdl,,,,freq_divider,,,,,,,,
E:/xilinx_project/project_2/main.vhd,1519737865,vhdl,,,,digit_display,,,,,,,,
E:/xilinx_project/project_2/memory_controller.vhd,1519932167,vhdl,,,,memory_controller,,,,,,,,
E:/xilinx_project/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v,,mig_7series_v4_0_clk_ibuf,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v,,mig_7series_v4_0_infrastructure,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v,,mig_7series_v4_0_iodelay_ctrl,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v,,mig_7series_v4_0_tempmon,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v,,mig_7series_v4_0_arb_mux,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v,,mig_7series_v4_0_arb_row_col,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v,,mig_7series_v4_0_arb_select,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v,,mig_7series_v4_0_bank_cntrl,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v,,mig_7series_v4_0_bank_common,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v,,mig_7series_v4_0_bank_compare,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v,,mig_7series_v4_0_bank_mach,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v,,mig_7series_v4_0_bank_queue,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v,,mig_7series_v4_0_bank_state,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v,,mig_7series_v4_0_col_mach,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v,,mig_7series_v4_0_mc,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v,,mig_7series_v4_0_rank_cntrl,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v,,mig_7series_v4_0_rank_common,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v,,mig_7series_v4_0_rank_mach,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v,,mig_7series_v4_0_round_robin_arb,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v,,mig_7series_v4_0_ecc_buf,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v,,mig_7series_v4_0_ecc_dec_fix,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v,,mig_7series_v4_0_ecc_gen,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v,,mig_7series_v4_0_ecc_merge_enc,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v,,mig_7series_v4_0_fi_xor,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v,,mig_7series_v4_0_mem_intfc,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v,,mig_7series_v4_0_memc_ui_top_std,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.vhd,1519929538,vhdl,,,,mig_7series_0,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.vhd,1519929538,vhdl,,,,mig_7series_0_mig,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v,,mig_7series_v4_0_ddr_byte_group_io,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v,,mig_7series_v4_0_ddr_byte_lane,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v,,mig_7series_v4_0_ddr_calib_top,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v,,mig_7series_v4_0_ddr_if_post_fifo,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v,,mig_7series_v4_0_ddr_mc_phy,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v,,mig_7series_v4_0_ddr_mc_phy_wrapper,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v,,mig_7series_v4_0_ddr_of_pre_fifo,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_0_ddr_phy_4lanes,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v,,mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_0_ddr_phy_dqs_found_cal,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v,,mig_7series_v4_0_ddr_phy_dqs_found_cal_hr,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v,,mig_7series_v4_0_ddr_phy_init,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v,,mig_7series_v4_0_ddr_phy_ocd_cntlr,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v,,mig_7series_v4_0_ddr_phy_ocd_data,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v,,mig_7series_v4_0_ddr_phy_ocd_edge,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v,,mig_7series_v4_0_ddr_phy_ocd_lim,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_0_ddr_phy_ocd_mux,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v,,mig_7series_v4_0_ddr_phy_ocd_po_cntlr,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_0_ddr_phy_ocd_samp,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_0_ddr_phy_oclkdelay_cal,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v,,mig_7series_v4_0_ddr_phy_prbs_rdlvl,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v,,mig_7series_v4_0_ddr_phy_rdlvl,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v,,mig_7series_v4_0_ddr_phy_tempmon,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.vhd,1519929538,vhdl,,,,mig_7series_v4_0_ddr_phy_top,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v,,mig_7series_v4_0_ddr_phy_wrcal,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_0_ddr_phy_wrlvl,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v,,mig_7series_v4_0_ddr_phy_wrlvl_off_delay,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v,,mig_7series_v4_0_ddr_prbs_gen,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v,,mig_7series_v4_0_poc_cc,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v,,mig_7series_v4_0_poc_edge_store,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v,,mig_7series_v4_0_poc_meta,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v,,mig_7series_v4_0_poc_pd,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v,,mig_7series_v4_0_poc_tap_base,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v,,mig_7series_v4_0_poc_top,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v,,mig_7series_v4_0_ui_cmd,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v,,mig_7series_v4_0_ui_rd_data,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v,1519929538,verilog,,E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v,,mig_7series_v4_0_ui_top,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v,1519929538,verilog,,,,mig_7series_v4_0_ui_wr_data,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/new/main_interconnect.vhd,1519930329,vhdl,,,,main_interconnect,,,,,,,,
E:/xilinx_project/project_2/project_2.srcs/sources_1/new/switch_manager.vhd,1519737865,vhdl,,,,switches_manager,,,,,,,,
