Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Thu Apr 22 17:49:51 2021
| Host             : DESKTOP-CE0C5LI running 64-bit major release  (build 9200)
| Command          : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
| Design           : Wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 24.320 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 23.522                           |
| Device Static (W)        | 0.798                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    10.352 |     3257 |       --- |             --- |
|   LUT as Logic |     9.443 |     1619 |     63400 |            2.55 |
|   CARRY4       |     0.673 |      129 |     15850 |            0.81 |
|   Register     |     0.209 |      741 |    126800 |            0.58 |
|   BUFG         |     0.018 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.008 |        8 |     63400 |            0.01 |
|   Others       |     0.000 |      471 |       --- |             --- |
| Signals        |     9.901 |     2506 |       --- |             --- |
| Block RAM      |     0.536 |        2 |       135 |            1.48 |
| I/O            |     2.733 |       13 |       210 |            6.19 |
| Static Power   |     0.798 |          |           |                 |
| Total          |    24.320 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    21.320 |      20.757 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.193 |       0.100 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.774 |       0.770 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.062 |       0.044 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| Wrapper             |    23.522 |
|   CPU               |    11.382 |
|     ALU2A           |     0.336 |
|       second        |     0.336 |
|     ALU2B           |     0.155 |
|       second        |     0.155 |
|     BRANCHA         |     0.285 |
|       second        |     0.285 |
|     BRANCHB         |     0.234 |
|       second        |     0.234 |
|     DX              |     4.840 |
|       IR            |     4.706 |
|       PC            |     0.103 |
|       regA          |     0.016 |
|       regB          |     0.015 |
|     FD              |     2.877 |
|       IR            |     2.144 |
|       PC            |     0.733 |
|     MULTDIV         |     0.847 |
|       MULTDIV       |     0.847 |
|     MW              |     0.670 |
|       IR            |     0.064 |
|       O             |     0.528 |
|       PC            |     0.079 |
|     PC              |     0.551 |
|       loop1[0].dff  |     0.088 |
|       loop1[10].dff |     0.037 |
|       loop1[11].dff |     0.040 |
|       loop1[1].dff  |     0.028 |
|       loop1[2].dff  |     0.030 |
|       loop1[3].dff  |     0.046 |
|       loop1[4].dff  |     0.046 |
|       loop1[5].dff  |     0.088 |
|       loop1[6].dff  |     0.028 |
|       loop1[7].dff  |     0.028 |
|       loop1[8].dff  |     0.046 |
|       loop1[9].dff  |     0.047 |
|     PW              |     0.107 |
|       OVERFLOW      |     0.030 |
|       PQ            |     0.050 |
|       RDY           |     0.028 |
|     SECOND          |     0.055 |
|     SERVO2          |     0.001 |
|     STALLING        |     0.024 |
|     XM              |     0.368 |
|       IR            |     0.108 |
|       O             |     0.134 |
|       PC            |     0.126 |
|   InstMem           |     0.627 |
|   RegisterFile      |     1.822 |
|     dec32           |     0.146 |
|       s4            |     0.146 |
|     loop1[1].regs   |     0.087 |
|       loop1[0].dff  |     0.004 |
|       loop1[10].dff |     0.003 |
|       loop1[11].dff |     0.003 |
|       loop1[12].dff |     0.003 |
|       loop1[13].dff |     0.003 |
|       loop1[14].dff |     0.002 |
|       loop1[15].dff |     0.003 |
|       loop1[16].dff |     0.002 |
|       loop1[17].dff |     0.003 |
|       loop1[18].dff |     0.004 |
|       loop1[19].dff |     0.002 |
|       loop1[1].dff  |     0.003 |
|       loop1[20].dff |     0.002 |
|       loop1[21].dff |     0.003 |
|       loop1[22].dff |     0.002 |
|       loop1[23].dff |     0.003 |
|       loop1[24].dff |     0.003 |
|       loop1[25].dff |     0.003 |
|       loop1[26].dff |     0.003 |
|       loop1[27].dff |     0.003 |
|       loop1[28].dff |     0.003 |
|       loop1[29].dff |     0.002 |
|       loop1[2].dff  |     0.003 |
|       loop1[30].dff |     0.003 |
|       loop1[31].dff |     0.004 |
|       loop1[3].dff  |     0.002 |
|       loop1[4].dff  |     0.002 |
|       loop1[5].dff  |     0.002 |
|       loop1[6].dff  |     0.004 |
|       loop1[7].dff  |     0.003 |
|       loop1[8].dff  |     0.003 |
|       loop1[9].dff  |     0.003 |
|     loop1[28].regs  |     0.219 |
|       loop1[0].dff  |     0.011 |
|       loop1[10].dff |     0.006 |
|       loop1[11].dff |     0.007 |
|       loop1[12].dff |     0.008 |
|       loop1[13].dff |     0.007 |
|       loop1[14].dff |     0.005 |
|       loop1[15].dff |     0.005 |
|       loop1[16].dff |     0.007 |
|       loop1[17].dff |     0.010 |
|       loop1[18].dff |     0.006 |
|       loop1[19].dff |     0.006 |
|       loop1[1].dff  |     0.005 |
|       loop1[20].dff |     0.006 |
|       loop1[21].dff |     0.006 |
|       loop1[22].dff |     0.008 |
|       loop1[23].dff |     0.006 |
|       loop1[24].dff |     0.006 |
|       loop1[25].dff |     0.007 |
|       loop1[26].dff |     0.007 |
|       loop1[27].dff |     0.006 |
|       loop1[28].dff |     0.007 |
|       loop1[29].dff |     0.006 |
|       loop1[2].dff  |     0.008 |
|       loop1[30].dff |     0.008 |
|       loop1[31].dff |     0.007 |
|       loop1[3].dff  |     0.008 |
|       loop1[4].dff  |     0.007 |
|       loop1[5].dff  |     0.005 |
|       loop1[6].dff  |     0.008 |
|       loop1[7].dff  |     0.005 |
|       loop1[8].dff  |     0.007 |
|       loop1[9].dff  |     0.007 |
|     loop1[2].regs   |     0.007 |
|     loop1[30].regs  |     0.002 |
|     loop1[31].regs  |     0.536 |
|       loop1[0].dff  |     0.032 |
|       loop1[10].dff |     0.017 |
|       loop1[11].dff |     0.008 |
|       loop1[12].dff |     0.017 |
|       loop1[13].dff |     0.013 |
|       loop1[14].dff |     0.021 |
|       loop1[15].dff |     0.014 |
|       loop1[16].dff |     0.014 |
|       loop1[17].dff |     0.024 |
|       loop1[18].dff |     0.011 |
|       loop1[19].dff |     0.020 |
|       loop1[1].dff  |     0.014 |
|       loop1[20].dff |     0.013 |
|       loop1[21].dff |     0.011 |
|       loop1[22].dff |     0.017 |
|       loop1[23].dff |     0.021 |
|       loop1[24].dff |     0.018 |
|       loop1[25].dff |     0.019 |
|       loop1[26].dff |     0.016 |
|       loop1[27].dff |     0.021 |
|       loop1[28].dff |     0.015 |
|       loop1[29].dff |     0.020 |
|       loop1[2].dff  |     0.025 |
|       loop1[30].dff |     0.021 |
|       loop1[31].dff |     0.019 |
|       loop1[3].dff  |     0.015 |
|       loop1[4].dff  |     0.013 |
|       loop1[5].dff  |     0.014 |
|       loop1[6].dff  |     0.013 |
|       loop1[7].dff  |     0.012 |
|       loop1[8].dff  |     0.015 |
|       loop1[9].dff  |     0.015 |
|     regA            |     0.330 |
|       s4            |     0.330 |
|     regB            |     0.493 |
|       s4            |     0.493 |
|   sound             |     5.998 |
|     pmw             |     0.089 |
+---------------------+-----------+


