

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_228_19'
================================================================
* Date:           Thu May  2 23:56:55 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.137 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_228_19  |        8|        8|         2|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body707"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = load i5 %i"   --->   Operation 8 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_6, i32 4" [receiver.cpp:228]   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %tmp, void %for.body707.split, void %_ZN13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i933.exitStub" [receiver.cpp:228]   --->   Operation 11 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_18_cast21 = zext i5 %i_6"   --->   Operation 12 'zext' 'i_18_cast21' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_6"   --->   Operation 13 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%or_ln229 = or i4 %empty, i4 1" [receiver.cpp:229]   --->   Operation 14 'or' 'or_ln229' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i4 %or_ln229" [receiver.cpp:229]   --->   Operation 15 'zext' 'zext_ln229' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arr_7_I_addr = getelementptr i30 %arr_7_I, i64 0, i64 %i_18_cast21" [receiver.cpp:229]   --->   Operation 16 'getelementptr' 'arr_7_I_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%arr_7_I_load = load i5 %arr_7_I_addr" [receiver.cpp:229]   --->   Operation 17 'load' 'arr_7_I_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_7_I_addr_1 = getelementptr i30 %arr_7_I, i64 0, i64 %zext_ln229" [receiver.cpp:229]   --->   Operation 18 'getelementptr' 'arr_7_I_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%arr_7_I_load_1 = load i5 %arr_7_I_addr_1" [receiver.cpp:229]   --->   Operation 19 'load' 'arr_7_I_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_6, i32 1, i32 3" [receiver.cpp:229]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_7_Q_addr = getelementptr i30 %arr_7_Q, i64 0, i64 %i_18_cast21" [receiver.cpp:230]   --->   Operation 21 'getelementptr' 'arr_7_Q_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%arr_7_Q_load = load i5 %arr_7_Q_addr" [receiver.cpp:230]   --->   Operation 22 'load' 'arr_7_Q_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_7_Q_addr_1 = getelementptr i30 %arr_7_Q, i64 0, i64 %zext_ln229" [receiver.cpp:230]   --->   Operation 23 'getelementptr' 'arr_7_Q_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%arr_7_Q_load_1 = load i5 %arr_7_Q_addr_1" [receiver.cpp:230]   --->   Operation 24 'load' 'arr_7_Q_load_1' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_1 : Operation 25 [1/1] (1.78ns)   --->   "%add_ln228 = add i5 %i_6, i5 2" [receiver.cpp:228]   --->   Operation 25 'add' 'add_ln228' <Predicate = (!tmp)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln228 = store i5 %add_ln228, i5 %i" [receiver.cpp:228]   --->   Operation 26 'store' 'store_ln228' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.13>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln228 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [receiver.cpp:228]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [receiver.cpp:228]   --->   Operation 28 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%arr_7_I_load = load i5 %arr_7_I_addr" [receiver.cpp:229]   --->   Operation 29 'load' 'arr_7_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i30 %arr_7_I_load" [receiver.cpp:229]   --->   Operation 30 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%arr_7_I_load_1 = load i5 %arr_7_I_addr_1" [receiver.cpp:229]   --->   Operation 31 'load' 'arr_7_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln229_1 = sext i30 %arr_7_I_load_1" [receiver.cpp:229]   --->   Operation 32 'sext' 'sext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.49ns)   --->   "%add_ln229 = add i31 %sext_ln229_1, i31 %sext_ln229" [receiver.cpp:229]   --->   Operation 33 'add' 'add_ln229' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i3 %lshr_ln" [receiver.cpp:229]   --->   Operation 34 'zext' 'zext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%arr_8_I_addr_1 = getelementptr i31 %arr_8_I, i64 0, i64 %zext_ln229_1" [receiver.cpp:229]   --->   Operation 35 'getelementptr' 'arr_8_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln229 = store i31 %add_ln229, i3 %arr_8_I_addr_1" [receiver.cpp:229]   --->   Operation 36 'store' 'store_ln229' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/2] (2.32ns)   --->   "%arr_7_Q_load = load i5 %arr_7_Q_addr" [receiver.cpp:230]   --->   Operation 37 'load' 'arr_7_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i30 %arr_7_Q_load" [receiver.cpp:230]   --->   Operation 38 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%arr_7_Q_load_1 = load i5 %arr_7_Q_addr_1" [receiver.cpp:230]   --->   Operation 39 'load' 'arr_7_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 17> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln230_1 = sext i30 %arr_7_Q_load_1" [receiver.cpp:230]   --->   Operation 40 'sext' 'sext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.49ns)   --->   "%add_ln230 = add i31 %sext_ln230_1, i31 %sext_ln230" [receiver.cpp:230]   --->   Operation 41 'add' 'add_ln230' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%arr_8_Q_addr_1 = getelementptr i31 %arr_8_Q, i64 0, i64 %zext_ln229_1" [receiver.cpp:230]   --->   Operation 42 'getelementptr' 'arr_8_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln230 = store i31 %add_ln230, i3 %arr_8_Q_addr_1" [receiver.cpp:230]   --->   Operation 43 'store' 'store_ln230' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 31> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln228 = br void %for.body707" [receiver.cpp:228]   --->   Operation 44 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_7_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ arr_8_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ arr_7_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ arr_8_Q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_6                     (load             ) [ 000]
specpipeline_ln0        (specpipeline     ) [ 000]
tmp                     (bitselect        ) [ 010]
br_ln228                (br               ) [ 000]
i_18_cast21             (zext             ) [ 000]
empty                   (trunc            ) [ 000]
or_ln229                (or               ) [ 000]
zext_ln229              (zext             ) [ 000]
arr_7_I_addr            (getelementptr    ) [ 011]
arr_7_I_addr_1          (getelementptr    ) [ 011]
lshr_ln                 (partselect       ) [ 011]
arr_7_Q_addr            (getelementptr    ) [ 011]
arr_7_Q_addr_1          (getelementptr    ) [ 011]
add_ln228               (add              ) [ 000]
store_ln228             (store            ) [ 000]
speclooptripcount_ln228 (speclooptripcount) [ 000]
specloopname_ln228      (specloopname     ) [ 000]
arr_7_I_load            (load             ) [ 000]
sext_ln229              (sext             ) [ 000]
arr_7_I_load_1          (load             ) [ 000]
sext_ln229_1            (sext             ) [ 000]
add_ln229               (add              ) [ 000]
zext_ln229_1            (zext             ) [ 000]
arr_8_I_addr_1          (getelementptr    ) [ 000]
store_ln229             (store            ) [ 000]
arr_7_Q_load            (load             ) [ 000]
sext_ln230              (sext             ) [ 000]
arr_7_Q_load_1          (load             ) [ 000]
sext_ln230_1            (sext             ) [ 000]
add_ln230               (add              ) [ 000]
arr_8_Q_addr_1          (getelementptr    ) [ 000]
store_ln230             (store            ) [ 000]
br_ln228                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_7_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_8_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_7_Q">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_Q"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_8_Q">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_Q"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="arr_7_I_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="30" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_I_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="30" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="30" slack="0"/>
<pin id="61" dir="1" index="7" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_I_load/1 arr_7_I_load_1/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="arr_7_I_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="30" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_I_addr_1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="arr_7_Q_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="30" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_Q_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="83" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="84" dir="0" index="5" bw="30" slack="2147483647"/>
<pin id="85" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="30" slack="0"/>
<pin id="86" dir="1" index="7" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_Q_load/1 arr_7_Q_load_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="arr_7_Q_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_7_Q_addr_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arr_8_I_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_8_I_addr_1/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln229_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="31" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="arr_8_Q_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="31" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="3" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_8_Q_addr_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln230_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="31" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln230/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_6_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_18_cast21_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_18_cast21/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="or_ln229_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln229/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln229_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lshr_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="3" slack="0"/>
<pin id="165" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln228_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln228_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln229_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="30" slack="0"/>
<pin id="183" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln229/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln229_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="30" slack="0"/>
<pin id="187" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln229_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln229_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="30" slack="0"/>
<pin id="191" dir="0" index="1" bw="30" slack="0"/>
<pin id="192" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln229_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln229_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln230_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="30" slack="0"/>
<pin id="203" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln230/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln230_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="30" slack="0"/>
<pin id="207" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln230_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln230_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="30" slack="0"/>
<pin id="211" dir="0" index="1" bw="30" slack="0"/>
<pin id="212" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="226" class="1005" name="arr_7_I_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_I_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="arr_7_I_addr_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="1"/>
<pin id="233" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_I_addr_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="lshr_ln_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="241" class="1005" name="arr_7_Q_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="1"/>
<pin id="243" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_Q_addr "/>
</bind>
</comp>

<comp id="246" class="1005" name="arr_7_Q_addr_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="arr_7_Q_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="26" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="87"><net_src comp="71" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="127" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="127" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="147"><net_src comp="127" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="127" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="127" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="53" pin="7"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="53" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="204"><net_src comp="78" pin="7"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="78" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="215"><net_src comp="209" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="219"><net_src comp="42" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="229"><net_src comp="46" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="234"><net_src comp="63" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="239"><net_src comp="160" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="244"><net_src comp="71" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="249"><net_src comp="88" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_8_I | {2 }
	Port: arr_8_Q | {2 }
 - Input state : 
	Port: receiver_Pipeline_VITIS_LOOP_228_19 : arr_7_I | {1 2 }
	Port: receiver_Pipeline_VITIS_LOOP_228_19 : arr_7_Q | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_6 : 1
		tmp : 2
		br_ln228 : 3
		i_18_cast21 : 2
		empty : 2
		or_ln229 : 3
		zext_ln229 : 3
		arr_7_I_addr : 3
		arr_7_I_load : 4
		arr_7_I_addr_1 : 4
		arr_7_I_load_1 : 5
		lshr_ln : 2
		arr_7_Q_addr : 3
		arr_7_Q_load : 4
		arr_7_Q_addr_1 : 4
		arr_7_Q_load_1 : 5
		add_ln228 : 2
		store_ln228 : 3
	State 2
		sext_ln229 : 1
		sext_ln229_1 : 1
		add_ln229 : 2
		arr_8_I_addr_1 : 1
		store_ln229 : 3
		sext_ln230 : 1
		sext_ln230_1 : 1
		add_ln230 : 2
		arr_8_Q_addr_1 : 1
		store_ln230 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln228_fu_170  |    0    |    13   |
|    add   |   add_ln229_fu_189  |    0    |    37   |
|          |   add_ln230_fu_209  |    0    |    37   |
|----------|---------------------|---------|---------|
| bitselect|      tmp_fu_130     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  i_18_cast21_fu_138 |    0    |    0    |
|   zext   |  zext_ln229_fu_154  |    0    |    0    |
|          | zext_ln229_1_fu_196 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |     empty_fu_144    |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |   or_ln229_fu_148   |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_160   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  sext_ln229_fu_181  |    0    |    0    |
|   sext   | sext_ln229_1_fu_185 |    0    |    0    |
|          |  sext_ln230_fu_201  |    0    |    0    |
|          | sext_ln230_1_fu_205 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    87   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|arr_7_I_addr_1_reg_231|    5   |
| arr_7_I_addr_reg_226 |    5   |
|arr_7_Q_addr_1_reg_246|    5   |
| arr_7_Q_addr_reg_241 |    5   |
|       i_reg_216      |    5   |
|    lshr_ln_reg_236   |    3   |
+----------------------+--------+
|         Total        |   28   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_53 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_78 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   87   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   28   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   28   |   123  |
+-----------+--------+--------+--------+
