// Seed: 306942554
module module_0 (
    output tri1  id_0,
    output uwire id_1,
    output wor   id_2,
    input  wor   id_3
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input wire id_3,
    output uwire id_4,
    input wor id_5,
    output tri id_6,
    output tri0 id_7
    , id_16,
    input tri id_8,
    input tri1 id_9,
    input wire id_10,
    output wire id_11,
    output tri id_12,
    input tri1 id_13,
    input tri0 id_14
);
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_11,
      id_5
  );
  assign modCall_1.id_1 = 0;
  logic id_17;
endmodule
