>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

Date: 08062023

ADD:		First Release.

>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

Date: 08182023

ADD:		AHB SRAM & FPGA SRAM.
ADD:		FW environment.
FIX:		SWD model bug in read operation. tv files are also fixed.	

>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

Date: 08302023

ADD:    ITCM bootloader firmware.
ADD:		Boot simulations for bootloader in rtl or fpga platform are ready.
FIX:		CPU DBUS can access ITCM.	

>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>

Date: 09292023

ADD:		FPGA verilog rtl, pin assignment, timing constrain.
ADD:    FPGA enviroment for quartus & vivado including generate bitfile & debug cores.
ADD:		Both quartus & vivado ip cores for ram & pll. Only in quartus environment, init file is valid currently.
(Try to solve later)

>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>