
*** Running vivado
    with args -log minisys.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source minisys.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source minisys.tcl -notrace
Command: synth_design -top minisys -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 396.867 ; gain = 104.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'minisys' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/minisys.v:2]
INFO: [Synth 8-6157] synthesizing module 'ifetc32' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ifetc32.v:1]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.runs/synth_1/.Xil/Vivado-19772-DESKTOP-KMIMTOV/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (1#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.runs/synth_1/.Xil/Vivado-19772-DESKTOP-KMIMTOV/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-350] instance 'instmem' of module 'prgrom' requires 5 connections, but only 3 given [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ifetc32.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ifetc32' (2#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ifetc32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpuclk0' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/cpuclk.v:2]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.runs/synth_1/.Xil/Vivado-19772-DESKTOP-KMIMTOV/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (3#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.runs/synth_1/.Xil/Vivado-19772-DESKTOP-KMIMTOV/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk0' (4#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/cpuclk.v:2]
INFO: [Synth 8-6157] synthesizing module 'dmemory32' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/dmemory32.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.runs/synth_1/.Xil/Vivado-19772-DESKTOP-KMIMTOV/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (5#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.runs/synth_1/.Xil/Vivado-19772-DESKTOP-KMIMTOV/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmemory32' (6#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/dmemory32.v:1]
INFO: [Synth 8-6157] synthesizing module 'NPC' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/idecode32.v:2]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/extend.v:2]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/extend.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/idecode32.v:30]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (8#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/idecode32.v:2]
INFO: [Synth 8-6157] synthesizing module 'reg_mux' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v:18]
INFO: [Synth 8-6155] done synthesizing module 'reg_mux' (9#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/regfile.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_mux' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ALU_mux.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ALU_mux.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ALU_mux' (11#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ALU_mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'executs32' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/executs32.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/executs32.v:25]
INFO: [Synth 8-6155] done synthesizing module 'executs32' (12#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/executs32.v:3]
INFO: [Synth 8-6157] synthesizing module 'control32' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'control32' (13#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:4]
INFO: [Synth 8-6155] done synthesizing module 'minisys' (14#1) [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/minisys.v:2]
WARNING: [Synth 8-3331] design NPC has unconnected port clk
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[31]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[30]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[29]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[28]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[27]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[26]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[25]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[24]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[23]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[22]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[21]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[20]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[19]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[18]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[17]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[16]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[1]
WARNING: [Synth 8-3331] design ifetc32 has unconnected port PC[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 452.359 ; gain = 159.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 452.359 ; gain = 159.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 452.359 ; gain = 159.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/ram/ram/ram_in_context.xdc] for cell 'U1/ram'
Finished Parsing XDC File [c:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/ram/ram/ram_in_context.xdc] for cell 'U1/ram'
Parsing XDC File [c:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'U9/instmem'
Finished Parsing XDC File [c:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'U9/instmem'
Parsing XDC File [c:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'U0/UCLK'
Finished Parsing XDC File [c:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'U0/UCLK'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.863 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 807.863 ; gain = 0.223
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U1/ram' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U9/instmem' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 809.180 ; gain = 516.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 809.180 ; gain = 516.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  c:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  c:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U1/ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U9/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/UCLK. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 809.180 ; gain = 516.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "WD0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "imem_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/executs32.v:21]
INFO: [Synth 8-5545] ROM "zerog" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'control32'
INFO: [Synth 8-5545] ROM "reg_mux_mode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Memwrite0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NPC_SEL0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NPC_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sign_Sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "IRWrsel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Memwrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Npc_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/idecode32.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'WriteAddr_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'WD_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'WDsel_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/reg_mux.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'OP_1_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ALU_mux.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'OP_2_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/ALU_mux.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'ans_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/executs32.v:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
*
                 iSTATE2 |                              001 |                              001
                  iSTATE |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
                 iSTATE3 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'control32'
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_MODESEL_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:119]
WARNING: [Synth 8-327] inferring latch for variable 'reg_mux_mode_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'NPC_SEL_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'Memwrite_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'Sign_Sel_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrsel_reg' [C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.srcs/sources_1/new/control32.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 809.180 ; gain = 516.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 37    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   6 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ifetc32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module ALU_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module executs32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
Module control32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "zerog" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_mux_mode0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design NPC has unconnected port clk
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[31]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[30]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[29]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[28]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[27]
WARNING: [Synth 8-3331] design NPC has unconnected port Instruction[26]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 809.180 ; gain = 516.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U0/UCLK/clk_out1' to pin 'U0/UCLK/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 809.180 ; gain = 516.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 821.668 ; gain = 528.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 864.793 ; gain = 572.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \U9/instmem  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 864.793 ; gain = 572.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 864.793 ; gain = 572.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 864.793 ; gain = 572.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 864.793 ; gain = 572.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 864.793 ; gain = 572.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 864.793 ; gain = 572.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |ram           |         1|
|3     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |prgrom |     1|
|3     |ram    |     1|
|4     |BUFG   |     4|
|5     |CARRY4 |    28|
|6     |LUT1   |     2|
|7     |LUT2   |    92|
|8     |LUT3   |    81|
|9     |LUT4   |   170|
|10    |LUT5   |   283|
|11    |LUT6   |  1120|
|12    |MUXF7  |   384|
|13    |MUXF8  |    64|
|14    |FDRE   |  1191|
|15    |LD     |   155|
|16    |LDC    |    32|
|17    |IBUF   |     1|
|18    |OBUF   |    70|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  3742|
|2     |  U2     |NPC       |    32|
|3     |  U0     |cpuclk0   |     2|
|4     |  U1     |dmemory32 |    32|
|5     |  U3     |reg_mux   |   106|
|6     |  U4     |regfile   |  2395|
|7     |  U5     |ALU_mux   |   544|
|8     |  U6     |executs32 |    73|
|9     |  U8     |control32 |   367|
|10    |  U9     |ifetc32   |   116|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 864.793 ; gain = 572.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 864.793 ; gain = 215.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 864.793 ; gain = 572.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 663 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 187 instances were transformed.
  LD => LDCE: 155 instances
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 68 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 864.793 ; gain = 583.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/fay/Documents/GitHub/Computer_design_and_practice/Multi_cycle_cpu/Multi_cycle_cpu/Multi_cycle_cpu.runs/synth_1/minisys.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file minisys_utilization_synth.rpt -pb minisys_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 19:40:18 2020...
