Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7dd2c961ee834ceeab5925d800f436b9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MIPS_sim_behav xil_defaultlib.MIPS_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 10 for port 'addra' [E:/course/computer_architecture/MIPS1/MIPS_1/MIPS_1.srcs/sources_1/new/dmem.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.prom
Compiling module xil_defaultlib.ifetch
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.idecode
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.hazarddect
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.exe
Compiling module xil_defaultlib.EX_MEM
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.dram
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.MIPS_1
Compiling module xil_defaultlib.MIPS_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_sim_behav
