 
****************************************
Report : clock tree
Design : fpAdder
Version: G-2012.06-ICC-SP2
Date   : Fri Dec 29 04:17:36 2017
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 5.00000        
Clock Tree root pin            : "clk"
Number of Levels               : 4
Number of Sinks                : 97
Number of CT Buffers           : 3
Number of CTS added gates      : 0
Number of Preexisting Gates    : 0
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 3
Total Area of CT Buffers       : 30.59000       
Total Area of CT cells         : 30.59000       
Max Global Skew                : 0.00415   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.004
Longest path delay                0.052
Shortest path delay               0.048

The longest path delay end pin: A_reg_reg_21_/CK
The shortest path delay end pin: B_reg_reg_22_/CK

The longest Path:
Pin           Cap                 Fanout    Trans     Incr      Arri
--------------------------------------------------------------------------------
clk           0.000                      1  0.000     0.000     0.000     r
clk           46.051                     1  0.000     0.000     0.000     r
INV_X32_BC/A  46.051                     1  0.001     0.002     0.002     r
INV_X32_BC/ZN 45.710                     1  0.003     0.006     0.007     f
INV_X32_BC_1/A
              45.710                     1  0.003     0.000     0.008     f
INV_X32_BC_1/ZN
              28.518                     1  0.004     0.008     0.015     r
CTS_clk_CTO_delay4/A
              28.518                     1  0.005     0.006     0.021     r
CTS_clk_CTO_delay4/Z
              120.513                   97  0.010     0.025     0.046     r
A_reg_reg_21_/CK
              120.513                    0  0.010     0.006     0.052     r
[clock delay]                                                   0.052
--------------------------------------------------------------------------------

The Shortest Path:
Pin           Cap                 Fanout    Trans     Incr      Arri
--------------------------------------------------------------------------------
clk           0.000                      1  0.000     0.000     0.000     r
clk           46.051                     1  0.000     0.000     0.000     r
INV_X32_BC/A  46.051                     1  0.001     0.002     0.002     r
INV_X32_BC/ZN 45.710                     1  0.003     0.006     0.007     f
INV_X32_BC_1/A
              45.710                     1  0.003     0.000     0.008     f
INV_X32_BC_1/ZN
              28.518                     1  0.004     0.008     0.015     r
CTS_clk_CTO_delay4/A
              28.518                     1  0.005     0.006     0.021     r
CTS_clk_CTO_delay4/Z
              120.513                   97  0.010     0.025     0.046     r
B_reg_reg_22_/CK
              120.513                    0  0.010     0.002     0.048     r
[clock delay]                                                   0.048
--------------------------------------------------------------------------------

1
