Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/FPGA_work/SWord-DLD/Exp28-ACLA/ADD4b_ADD4b_sch_tb_isim_beh.exe" -prj "D:/FPGA_work/SWord-DLD/Exp28-ACLA/ADD4b_ADD4b_sch_tb_beh.prj" "work.ADD4b_ADD4b_sch_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/FPGA_work/SWord-DLD/Exp28-ACLA/CLA.vf" into library work
Analyzing Verilog file "D:/FPGA_work/SWord-DLD/Exp28-ACLA/add.vf" into library work
Analyzing Verilog file "D:/FPGA_work/SWord-DLD/Exp28-ACLA/ACLA4.vf" into library work
Analyzing Verilog file "D:/FPGA_work/SWord-DLD/Exp28-ACLA/Code/ADD4_Test.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module XOR2
Compiling module AND2
Compiling module OR2
Compiling module add_MUSER_ACLA4
Compiling module OR3
Compiling module AND3
Compiling module AND4
Compiling module OR4
Compiling module CLA_MUSER_ACLA4
Compiling module ACLA4
Compiling module ADD4b_ADD4b_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable D:/FPGA_work/SWord-DLD/Exp28-ACLA/ADD4b_ADD4b_sch_tb_isim_beh.exe
Fuse Memory Usage: 27572 KB
Fuse CPU Usage: 374 ms
