#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jul 28 09:45:54 2020
# Process ID: 18964
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr
update_compile_order -fileset sources_1
remove_files E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full/axi_full_1.0/example_designs/bfm_design/axi_full_v1_0_tb.v
set_property ip_repo_paths  {} [current_project]
update_ip_catalog
remove_files E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/axi_full_v1_0_hw_1/axi_full_v1_0_hw_1.bd
file delete -force E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/axi_full_v1_0_hw_1
remove_files E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/imports/hdl/axi_full_v1_0_hw_1_wrapper.v
file delete -force E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/imports/hdl/axi_full_v1_0_hw_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_peripheral xilinx.com user axi_full_master 1.0 -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:axi_full_master:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi_full_master:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi_full_master:1.0]
set_property ip_repo_paths  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0 [current_project]
update_ip_catalog -rebuild
source -notrace e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/example_designs/bfm_design/design.tcl
create_peripheral xilinx.com user myip 1.0 -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property ip_repo_paths  {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/myip_1.0 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0} [current_project]
update_ip_catalog -rebuild
source -notrace e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/myip_1.0/example_designs/debug_hw_design/design.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/axi_full_master_v1_0_bfm_1/axi_full_master_v1_0_bfm_1.bd
file delete -force E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/axi_full_master_v1_0_bfm_1
file mkdir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new/tb_axi_full.v w ]
add_files -fileset sim_1 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new/tb_axi_full.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
generate_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/myip_v1_0_hw_1/myip_v1_0_hw_1.bd]
launch_simulation
launch_simulation
remove_files {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/myip_v1_0_hw_1/myip_v1_0_hw_1.bd E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/imports/hdl/myip_v1_0_hw_1_wrapper.v}
file delete -force E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/myip_v1_0_hw_1 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/imports/hdl/myip_v1_0_hw_1_wrapper.v
update_compile_order -fileset sources_1
remove_files -fileset sim_1 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new/tb_axi_full.v
file delete -force E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new/tb_axi_full.v
update_compile_order -fileset sim_1
set_property ip_repo_paths  e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0 [current_project]
update_ip_catalog
create_ip -name axi_full_master -vendor xilinx.com -library user -version 1.0 -module_name AXI_FIFO_BRIDGE
generate_target {instantiation_template} [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.xci]
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.xci]
launch_run -jobs 4 AXI_FIFO_BRIDGE_synth_1
ipx::edit_ip_in_project -upgrade true -name axi_full_master_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/component.xml
update_compile_order -fileset sim_1
file mkdir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project/axi_full_master_v1_0_v1_0_project.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project/axi_full_master_v1_0_v1_0_project.srcs/sim_1/new/tb_axi_full_master.v w ]
add_files -fileset sim_1 e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project/axi_full_master_v1_0_v1_0_project.srcs/sim_1/new/tb_axi_full_master.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_axi_full_master.tcl
restart
run 10 us
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/m00_axi_awaddr}} 
restart
run 10 us
save_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project/tb_axi_full_master_behav.wcfg}
launch_simulation
open_wave_config {e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project\tb_axi_full_master_behav.wcfg}
source tb_axi_full_master.tcl
add_wave {{/tb_axi_full_master/init_axi_txn}} 
restart
run 10 us
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/INIT_AXI_TXN}} 
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/init_txn_pulse}} 
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/axi_awvalid}} 
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/start_single_burst_write}} 
restart
run 10 us
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/mst_exec_state}} 
restart
run 10 us
restart
run 1 us
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWLEN}} 
restart
run 1 us
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWADDR}} 
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWREADY}} 
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/axi_awvalid}} 
save_wave_config {e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project\tb_axi_full_master_behav.wcfg}
launch_simulation
open_wave_config {e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project\tb_axi_full_master_behav.wcfg}
source tb_axi_full_master.tcl
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/write_index}} 
restart
run 1 us
add_wave {{/tb_axi_full_master/axi_full_master_v1_0_inst/axi_full_master_v1_0_M00_AXI_inst/wnext}} 
restart
run 1 us
save_wave_config {e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project\tb_axi_full_master_behav.wcfg}
launch_simulation
launch_simulation
open_wave_config {e:/uv/fpga/verify/vry_axi_dma/vry_axi_dma/ip_repo/axi_full_master_1.0/axi_full_master_v1_0_v1_0_project\tb_axi_full_master_behav.wcfg}
source tb_axi_full_master.tcl
create_peripheral xilinx.com user axi_full_slave 1.0 -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:axi_full_slave:1.0]
set_property VALUE 256 [ipx::get_bus_parameters MEMORY_SIZE -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:axi_full_slave:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi_full_slave:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi_full_slave:1.0]
current_project vry_AXI_DMA
set_property ip_repo_paths  {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0} [current_project]
update_ip_catalog -rebuild
create_ip -name axi_full_slave -vendor xilinx.com -library user -version 1.0 -module_name AXI_FIFO
generate_target {instantiation_template} [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO.xci]
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO/AXI_FIFO.xci]
launch_run -jobs 4 AXI_FIFO_synth_1
ipx::edit_ip_in_project -upgrade true -name axi_full_slave_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0/axi_full_slave_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0/component.xml
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
create_peripheral xilinx.com user axi_full_slave1 1.0 -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:axi_full_slave1:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi_full_slave1:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi_full_slave1:1.0]
set_property ip_repo_paths  {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0} [current_project]
update_ip_catalog -rebuild
create_ip -name axi_full_slave1 -vendor xilinx.com -library user -version 1.0 -module_name axi_full_slave1_0
generate_target {instantiation_template} [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/axi_full_slave1_0.xci]
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/axi_full_slave1_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/axi_full_slave1_0/axi_full_slave1_0.xci]
launch_run -jobs 4 axi_full_slave1_0_synth_1
ipx::edit_ip_in_project -upgrade true -name axi_full_slave1_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0/axi_full_slave1_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0/component.xml
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_full_master:1.0 axi_full_master_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_full_slave1:1.0 axi_full_slave1_0
endgroup
set_property location {0.5 -98 59} [get_bd_cells axi_full_master_0]
connect_bd_intf_net [get_bd_intf_pins axi_full_master_0/M00_AXI] [get_bd_intf_pins axi_full_slave1_0/S00_AXI]
generate_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
create_bd_port -dir I -type rst m00_axi_aresetn
connect_bd_net [get_bd_pins /axi_full_master_0/m00_axi_aresetn] [get_bd_ports m00_axi_aresetn]
create_bd_port -dir I -type clk m00_axi_aclk
connect_bd_net [get_bd_pins /axi_full_master_0/m00_axi_aclk] [get_bd_ports m00_axi_aclk]
create_bd_port -dir I m00_axi_init_axi_txn
connect_bd_net [get_bd_pins /axi_full_master_0/m00_axi_init_axi_txn] [get_bd_ports m00_axi_init_axi_txn]
endgroup
connect_bd_net -net [get_bd_nets m00_axi_aclk_1] [get_bd_ports m00_axi_aclk] [get_bd_pins axi_full_slave1_0/s00_axi_aclk]
connect_bd_net -net [get_bd_nets m00_axi_aresetn_1] [get_bd_ports m00_axi_aresetn] [get_bd_pins axi_full_slave1_0/s00_axi_aresetn]
regenerate_bd_layout
generate_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
create_bd_port -dir O m00_axi_txn_done
connect_bd_net [get_bd_pins /axi_full_master_0/m00_axi_txn_done] [get_bd_ports m00_axi_txn_done]
create_bd_port -dir O m00_axi_error
connect_bd_net [get_bd_pins /axi_full_master_0/m00_axi_error] [get_bd_ports m00_axi_error]
endgroup
regenerate_bd_layout
generate_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
delete_bd_objs [get_bd_intf_nets axi_full_master_0_M00_AXI] [get_bd_cells axi_full_slave1_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_full_slave:1.0 axi_full_slave_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_full_master_0/M00_AXI] [get_bd_intf_pins axi_full_slave_0/S00_AXI]
connect_bd_net -net [get_bd_nets m00_axi_aclk_1] [get_bd_ports m00_axi_aclk] [get_bd_pins axi_full_slave_0/s00_axi_aclk]
connect_bd_net -net [get_bd_nets m00_axi_aresetn_1] [get_bd_ports m00_axi_aresetn] [get_bd_pins axi_full_slave_0/s00_axi_aresetn]
regenerate_bd_layout
generate_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
create_peripheral xilinx.com user axi_full_slave2 1.0 -dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core xilinx.com:user:axi_full_slave2:1.0]
set_property VALUE 1024 [ipx::get_bus_parameters MEMORY_SIZE -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:axi_full_slave2:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:axi_full_slave2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi_full_slave2:1.0]
set_property ip_repo_paths  {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0 e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:axi_full_slave2:1.0 axi_full_slave2_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_full_master_0_M00_AXI] [get_bd_cells axi_full_slave_0]
set_property location {2.5 766 25} [get_bd_cells axi_full_slave2_0]
connect_bd_intf_net [get_bd_intf_pins axi_full_master_0/M00_AXI] [get_bd_intf_pins axi_full_slave2_0/S00_AXI]
connect_bd_net -net [get_bd_nets m00_axi_aclk_1] [get_bd_ports m00_axi_aclk] [get_bd_pins axi_full_slave2_0/s00_axi_aclk]
connect_bd_net -net [get_bd_nets m00_axi_aresetn_1] [get_bd_ports m00_axi_aresetn] [get_bd_pins axi_full_slave2_0/s00_axi_aresetn]
regenerate_bd_layout
generate_target all [get_files  E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new/tb_design_1.v w ]
add_files -fileset sim_1 E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sim_1/new/tb_design_1.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_design_1.tcl
run 1 us
launch_simulation
close_sim
launch_simulation
source tb_design_1.tcl
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/INIT_AXI_TXN}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/TXN_DONE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/ERROR}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ACLK}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARESETN}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWADDR}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWLEN}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWSIZE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWBURST}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWLOCK}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWCACHE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWPROT}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWQOS}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_AWREADY}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_WDATA}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_WSTRB}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_WLAST}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_WUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_WVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_WREADY}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_BID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_BRESP}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_BUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_BVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_BREADY}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARADDR}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARLEN}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARSIZE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARBURST}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARLOCK}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARCACHE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARPROT}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARQOS}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_ARREADY}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_RID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_RDATA}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_RRESP}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_RLAST}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_RUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_RVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_master_0/inst/axi_full_master_v1_0_M00_AXI_inst/M_AXI_RREADY}} 
add_wave {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ACLK}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARESETN}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWADDR}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWLEN}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWSIZE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWBURST}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWLOCK}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWCACHE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWPROT}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWQOS}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWREGION}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_AWREADY}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_WDATA}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_WSTRB}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_WLAST}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_WUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_WVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_WREADY}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_BID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_BRESP}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_BUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_BVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_BREADY}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARADDR}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARLEN}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARSIZE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARBURST}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARLOCK}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARCACHE}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARPROT}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARQOS}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARREGION}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_ARREADY}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_RID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_RDATA}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_RRESP}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_RLAST}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_RUSER}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_RVALID}} {{/tb_design_1/design_1_wrapper_inst/design_1_i/axi_full_slave2_0/inst/axi_full_slave2_v1_0_S00_AXI_inst/S_AXI_RREADY}} 
restart
run 1 us
run 1 ms
current_project axi_full_master_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::update_ip_instances -delete_project true
current_project vry_AXI_DMA
update_compile_order -fileset sources_1
generate_target all [get_files  e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.xci]
launch_run -jobs 4 AXI_FIFO_BRIDGE_synth_1
open_bd_design {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd}
save_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/tb_design_1_behav.wcfg}
launch_simulation
open_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\tb_design_1_behav.wcfg}
source tb_design_1.tcl
run 1 ms
restart
run 1 us
run 1 us
run 100 us
restart
run 10 us
current_project axi_full_slave1_v1_0_v1_0_project
close_project
close_project
ipx::edit_ip_in_project -upgrade true -name axi_full_slave2_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0/axi_full_slave2_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0/component.xml
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
open_bd_design {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name axi_full_slave1_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0/axi_full_slave1_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0/component.xml
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
ipx::edit_ip_in_project -upgrade true -name axi_full_slave_v1_0_v1_0_project -directory E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0/axi_full_slave_v1_0_v1_0_project e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0/component.xml
update_compile_order -fileset sim_1
current_project vry_AXI_DMA
current_project axi_full_slave2_v1_0_v1_0_project
current_project vry_AXI_DMA
save_wave_config {E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA\tb_design_1_behav.wcfg}
close_sim
close_project
close_project
current_project axi_full_slave2_v1_0_v1_0_project
close_project
