{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651295183423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651295183427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 00:06:23 2022 " "Processing started: Sat Apr 30 00:06:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651295183427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651295183427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651295183427 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1651295184362 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1651295184363 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1651295184613 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1651295184614 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file. Remove the unlicensed cores or obtain a license for those OpenCore Plus time-limited IP cores used in the design. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "EDA Netlist Writer" 0 -1 1651295184865 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Trevor/Documents/UIUC/ece385/Labs/finalproject/ece385-final-project/final_project/final_project_soc/synthesis/submodules/final_project_soc_nios2_gen2_0_cpu.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "EDA Netlist Writer" 0 -1 1651295184865 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651295184948 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 30 00:06:24 2022 " "Processing ended: Sat Apr 30 00:06:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651295184948 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651295184948 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651295184948 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651295184948 ""}
