pub struct Cmd;
impl Cmd {
    pub const DRIVER_CONTROL: u8 = 0x01;
    pub const GATE_VOLTAGE: u8 = 0x03;
    pub const SOURCE_VOLTAGE: u8 = 0x04;
    pub const INIT_SETTING: u8 = 0x08;
    pub const INIT_WRITE_REG: u8 = 0x09;
    pub const INIT_READ_REG: u8 = 0x0A;
    pub const BOOSTER_SOFT_START: u8 = 0x0C;
    pub const DEEP_SLEEP: u8 = 0x10;
    pub const DATA_MODE: u8 = 0x11;
    pub const SW_RESET: u8 = 0x12;
    pub const HV_DETECT: u8 = 0x14;
    pub const VCI_DETECT: u8 = 0x15;
    pub const TEMP_CONTROL: u8 = 0x18;
    pub const TEMP_WRITE: u8 = 0x1A;
    pub const TEMP_READ: u8 = 0x1B;
    pub const EXTTEMP_WRITE: u8 = 0x1C;
    pub const MASTER_ACTIVATE: u8 = 0x20;
    pub const DISP_CTRL1: u8 = 0x21;
    pub const DISP_CTRL2: u8 = 0x22;
    pub const WRITE_BWRAM: u8 = 0x24;
    pub const WRITE_REDRAM: u8 = 0x26;
    pub const READ_RAM: u8 = 0x27;
    pub const VCOM_SENSE: u8 = 0x28;
    pub const VCOM_DURATION: u8 = 0x29;
    pub const WRITE_VCOM_OTP: u8 = 0x2A;
    pub const WRITE_VCOM_CTRL: u8 = 0x2B;
    pub const WRITE_VCOM_REG: u8 = 0x2C;
    pub const READ_OTP: u8 = 0x2D;
    pub const READ_USERID: u8 = 0x2E;
    pub const READ_STATUS: u8 = 0x2F;
    pub const WRITE_WS_OTP: u8 = 0x30;
    pub const LOAD_WS_OTP: u8 = 0x31;
    pub const WRITE_LUT: u8 = 0x32;
    pub const CRC_CALC: u8 = 0x34;
    pub const CRC_READ: u8 = 0x35;
    pub const PROG_OTP: u8 = 0x36;
    pub const WRITE_DISPLAY_OPT: u8 = 0x37;
    pub const WRITE_USERID: u8 = 0x38;
    pub const OTP_PROGMODE: u8 = 0x39;
    pub const WRITE_BORDER: u8 = 0x3C;
    pub const END_OPTION: u8 = 0x3F;
    pub const SET_RAMXPOS: u8 = 0x44;
    pub const SET_RAMYPOS: u8 = 0x45;
    pub const AUTOWRITE_RED: u8 = 0x46;
    pub const AUTOWRITE_BW: u8 = 0x47;
    pub const SET_RAMXCOUNT: u8 = 0x4E;
    pub const SET_RAMYCOUNT: u8 = 0x4F;
    pub const NOP: u8 = 0xFF;
}
