// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
 * Copyright (c) 2025 Microchip Technology Inc. and its subsidiaries.
 */

#include <dt-bindings/clock/microchip,lan969x.h>
#include <dt-bindings/dma/at91.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/mfd/at91-usart.h>
#include <dt-bindings/mfd/atmel-flexcom.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;

	model = "Microchip LAN969x";
	compatible = "microchip,lan969x";
	interrupt-parent = <&gic>;

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	clocks {
		fx100_clk: fx100-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <320000000>;
		};

		cpu_clk: cpu-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <1000000000>;
		};

		ddr_clk: ddr-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <600000000>;
		};

		fabric_clk: fabric-clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <250000000>;
		};
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-a53";
			device_type = "cpu";
			reg = <0x0 0x0>;
			next-level-cache = <&l2_0>;
		};

		l2_0: l2-cache {
			compatible = "cache";
			cache-level = <2>;
			cache-unified;
		};
	};

	pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /* Secure Phys IRQ */
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /* Non-secure Phys IRQ */
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /* Virt IRQ */
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /* Hyp IRQ */
	};

	axi: axi {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		usb: usb@300000 {
			compatible = "microchip,lan9691-dwc3", "snps,dwc3";
			reg = <0x300000 0x80000>;
			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clks GCK_GATE_USB_DRD>,
				 <&clks GCK_ID_USB_REFCLK>;
			clock-names = "bus_early", "ref";
			assigned-clocks = <&clks GCK_ID_USB_REFCLK>;
			assigned-clock-rates = <60000000>;
			maximum-speed = "high-speed";
			dr_mode = "host";
			status = "disabled";
		};

		flx0: flexcom@e0040000 {
			compatible = "atmel,sama5d2-flexcom";
			reg = <0xe0040000 0x100>;
			clocks = <&clks GCK_ID_FLEXCOM0>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0xe0040000 0x800>;
			status = "disabled";

			usart0: serial@200 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0x200 0x200>;
				atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
				interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(3)>,
				       <&dma AT91_XDMAC_DT_PERID(2)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				clock-names = "usart";
				atmel,fifo-size = <32>;
				status = "disabled";
			};

			spi0: spi@400 {
				compatible = "atmel,at91rm9200-spi";
				reg = <0x400 0x200>;
				interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(3)>,
				       <&dma AT91_XDMAC_DT_PERID(2)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				clock-names = "spi_clk";
				atmel,fifo-size = <32>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c0: i2c@600 {
				compatible = "microchip,sam9x60-i2c";
				reg = <0x600 0x200>;
				interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(3)>,
				       <&dma AT91_XDMAC_DT_PERID(2)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};
		};

		flx1: flexcom@e0044000 {
			compatible = "atmel,sama5d2-flexcom";
			reg = <0xe0044000 0x100>;
			clocks = <&clks GCK_ID_FLEXCOM1>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0xe0044000 0x800>;
			status = "disabled";

			usart1: serial@200 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0x200 0x200>;
				atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
				interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(3)>,
				       <&dma AT91_XDMAC_DT_PERID(2)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				clock-names = "usart";
				atmel,fifo-size = <32>;
				status = "disabled";
			};

			spi1: spi@400 {
				compatible = "atmel,at91rm9200-spi";
				reg = <0x400 0x200>;
				interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(3)>,
				       <&dma AT91_XDMAC_DT_PERID(2)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				clock-names = "spi_clk";
				atmel,fifo-size = <32>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c1: i2c@600 {
				compatible = "microchip,sam9x60-i2c";
				reg = <0x600 0x200>;
				interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(3)>,
				       <&dma AT91_XDMAC_DT_PERID(2)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};
		};

		trng: rng@e0048000 {
			compatible = "atmel,at91sam9g45-trng";
			reg = <0xe0048000 0x100>;
			clocks = <&fabric_clk>;
			status = "disabled";
		};

		aes: crypto@e004c000 {
			compatible = "atmel,at91sam9g46-aes";
			reg = <0xe004c000 0x100>;
			interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&dma AT91_XDMAC_DT_PERID(12)>,
			       <&dma AT91_XDMAC_DT_PERID(13)>;
			dma-names = "tx", "rx";
			clocks = <&fabric_clk>;
			clock-names = "aes_clk";
			status = "disabled";
		};

		flx2: flexcom@e0060000 {
			compatible = "atmel,sama5d2-flexcom";
			reg = <0xe0060000 0x100>;
			clocks = <&clks GCK_ID_FLEXCOM2>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0xe0060000 0x800>;
			status = "disabled";

			usart2: serial@200 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0x200 0x200>;
				atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
				interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(7)>,
				       <&dma AT91_XDMAC_DT_PERID(6)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				clock-names = "usart";
				atmel,fifo-size = <32>;
				status = "disabled";
			};

			spi2: spi@400 {
				compatible = "atmel,at91rm9200-spi";
				reg = <0x400 0x200>;
				interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(7)>,
				       <&dma AT91_XDMAC_DT_PERID(6)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				clock-names = "spi_clk";
				atmel,fifo-size = <32>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c2: i2c@600 {
				compatible = "microchip,sam9x60-i2c";
				reg = <0x600 0x200>;
				interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&fabric_clk>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};
		};

		flx3: flexcom@e0064000 {
			compatible = "atmel,sama5d2-flexcom";
			reg = <0xe0064000 0x100>;
			clocks = <&clks GCK_ID_FLEXCOM3>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0xe0064000 0x800>;
			status = "disabled";

			usart3: serial@200 {
				compatible = "atmel,at91sam9260-usart";
				reg = <0x200 0x200>;
				atmel,usart-mode = <AT91_USART_MODE_SERIAL>;
				interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(9)>,
				       <&dma AT91_XDMAC_DT_PERID(8)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				clock-names = "usart";
				atmel,fifo-size = <32>;
				status = "disabled";
			};

			spi3: spi@400 {
				compatible = "atmel,at91rm9200-spi";
				reg = <0x400 0x200>;
				interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(9)>,
				       <&dma AT91_XDMAC_DT_PERID(8)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				clock-names = "spi_clk";
				atmel,fifo-size = <32>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};

			i2c3: i2c@600 {
				compatible = "microchip,sam9x60-i2c";
				reg = <0x600 0x200>;
				interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
				dmas = <&dma AT91_XDMAC_DT_PERID(9)>,
				       <&dma AT91_XDMAC_DT_PERID(8)>;
				dma-names = "tx", "rx";
				clocks = <&fabric_clk>;
				#address-cells = <1>;
				#size-cells = <0>;
				status = "disabled";
			};
		};

		dma: dma-controller@e0068000 {
			compatible = "microchip,sama7g5-dma";
			reg = <0xe0068000 0x1000>;
			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
			dma-channels = <16>;
			#dma-cells = <1>;
			clocks = <&fabric_clk>;
			clock-names = "dma_clk";
		};

		sha: crypto@e006c000 {
			compatible = "atmel,at91sam9g46-sha";
			reg = <0xe006c000 0xec>;
			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&dma AT91_XDMAC_DT_PERID(14)>;
			dma-names = "tx";
			clocks = <&fabric_clk>;
			clock-names = "sha_clk";
			status = "disabled";
		};

		timer: timer@e008c000 {
			compatible = "snps,dw-apb-timer";
			reg = <0xe008c000 0x400>;
			clocks = <&fabric_clk>;
			clock-names = "timer";
			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		watchdog: watchdog@e0090000 {
			compatible = "snps,dw-wdt";
			reg = <0xe0090000 0x1000>;
			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&fabric_clk>;
		};

		cpu_ctrl: syscon@e00c0000 {
			compatible = "microchip,lan966x-cpu-syscon", "syscon";
			reg = <0xe00c0000 0x350>;
		};

		switch: switch@e00c0000 {
			compatible = "microchip,lan9691-switch";
			reg = <0xe00c0000 0x0010000>,
			      <0xe2010000 0x1410000>;
			reg-names = "cpu", "devices";
			interrupt-names = "xtr", "fdma", "ptp";
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI  9 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&reset 0>;
			reset-names = "switch";
			status = "disabled";
		};

		clks: clock-controller@e00c00b4 {
			compatible = "microchip,lan9691-gck";
			#clock-cells = <1>;
			clocks = <&cpu_clk>, <&ddr_clk>, <&fx100_clk>;
			clock-names = "cpu", "ddr", "sys";
			reg = <0xe00c00b4 0x30>, <0xe00c0308 0x4>;
		};

		qspi0: spi@e0804000 {
			compatible = "microchip,lan9691-qspi";
			reg = <0xe0804000 0x00000100>,
			      <0x20000000 0x08000000>;
			reg-names = "qspi_base", "qspi_mmap";
			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&fabric_clk>, <&clks GCK_ID_QSPI0>;
			clock-names = "pclk", "gclk";
			assigned-clocks = <&clks GCK_ID_QSPI0>;
			assigned-clock-rates = <100000000>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		sdmmc0: mmc@e0830000 {
			compatible = "microchip,lan9691-sdhci";
			reg = <0xe0830000 0x00000300>;
			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clks GCK_ID_SDMMC0>, <&clks GCK_ID_SDMMC0>;
			clock-names = "hclock", "multclk";
			assigned-clocks = <&clks GCK_ID_SDMMC0>;
			assigned-clock-rates = <100000000>;
			status = "disabled";
		};

		sdmmc1: mmc@e0838000 {
			compatible = "microchip,lan9691-sdhci";
			reg = <0xe0838000 0x00000300>;
			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&clks GCK_ID_SDMMC1>, <&clks GCK_ID_SDMMC1>;
			clock-names = "hclock", "multclk";
			assigned-clocks = <&clks GCK_ID_SDMMC1>;
			assigned-clock-rates = <45000000>;
			status = "disabled";
		};

		qspi2: spi@e0834000 {
			compatible = "microchip,lan9691-qspi";
			reg = <0xe0834000 0x00000100>,
			      <0x30000000 0x04000000>;
			reg-names = "qspi_base", "qspi_mmap";
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&fabric_clk>, <&clks GCK_ID_QSPI2>;
			clock-names = "pclk", "gclk";
			assigned-clocks = <&clks GCK_ID_QSPI2>;
			assigned-clock-rates = <100000000>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		reset: reset-controller@e201000c {
			compatible = "microchip,lan9691-switch-reset", "microchip,lan966x-switch-reset";
			reg = <0xe201000c 0x4>;
			reg-names = "gcb";
			#reset-cells = <1>;
			cpu-syscon = <&cpu_ctrl>;
		};

		gpio: pinctrl@e20100d4 {
			compatible = "microchip,lan9691-pinctrl";
			reg = <0xe20100d4 0xd4>,
			      <0xe2010370 0xa8>;
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&gpio 0 0 66>;
			interrupt-controller;
			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
			#interrupt-cells = <2>;
		};

		mdio0: mdio@e20101a8 {
			compatible = "mscc,ocelot-miim";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0xe20101a8 0x24>;
			clocks = <&fx100_clk>;
			status = "disabled";
		};

		mdio1: mdio@e20101cc {
			compatible = "mscc,ocelot-miim";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0xe20101cc 0x24>;
			clocks = <&fx100_clk>;
			status = "disabled";
		};

		sgpio: gpio@e2010230 {
			compatible = "microchip,sparx5-sgpio";
			reg = <0xe2010230 0x118>;
			clocks = <&fx100_clk>;
			resets = <&reset 0>;
			reset-names = "switch";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";

			sgpio_in: gpio@0 {
				compatible = "microchip,sparx5-sgpio-bank";
				reg = <0>;
				gpio-controller;
				#gpio-cells = <3>;
				interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
				interrupt-controller;
				#interrupt-cells = <3>;
			};

			sgpio_out: gpio@1 {
				compatible = "microchip,sparx5-sgpio-bank";
				reg = <1>;
				gpio-controller;
				#gpio-cells = <3>;
			};
		};

		tmon: hwmon@e2020100 {
			compatible = "microchip,sparx5-temp";
			reg = <0xe2020100 0xc>;
			clocks = <&fx100_clk>;
			#thermal-sensor-cells = <0>;
		};

		serdes: serdes@e3410000 {
			compatible = "microchip,lan9691-serdes";
			#phy-cells = <1>;
			clocks = <&fabric_clk>;
			reg = <0xe3410000 0x150000>;
		};

		gic: interrupt-controller@e8c11000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			interrupt-controller;
			reg = <0xe8c11000 0x1000>, /* Distributor GICD_ */
			      <0xe8c12000 0x2000>, /* CPU interface GICC_ */
			      <0xe8c14000 0x2000>, /* Virt interface control */
			      <0xe8c16000 0x2000>; /* Virt CPU interface */
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
		};
	};
};
