$date
	Thu May  8 12:37:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_tb $end
$var wire 3 ! state [2:0] $end
$var wire 8 " control_signals [7:0] $end
$var reg 1 # clk $end
$var reg 4 $ opcode [3:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 & opcode [3:0] $end
$var wire 1 % reset $end
$var parameter 8 ' CTRL_DECODE $end
$var parameter 8 ( CTRL_EXECUTE $end
$var parameter 8 ) CTRL_FETCH $end
$var parameter 8 * CTRL_RESET $end
$var parameter 8 + CTRL_WRITEBACK $end
$var parameter 3 , DECODE $end
$var parameter 3 - EXECUTE $end
$var parameter 3 . FETCH $end
$var parameter 3 / RESET $end
$var parameter 3 0 WRITEBACK $end
$var reg 8 1 control_signals [7:0] $end
$var reg 3 2 state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 0
b0 /
b1 .
b11 -
b10 ,
b10000 +
b1 *
b10 )
b1000 (
b100 '
$end
#0
$dumpvars
b0 2
b1 1
b0 &
1%
b0 $
0#
b1 "
b0 !
$end
#5000
1#
#10000
0#
0%
#15000
b10 "
b10 1
b1 !
b1 2
1#
#20000
0#
#25000
b100 "
b100 1
b10 !
b10 2
1#
#30000
0#
#35000
b1000 "
b1000 1
b11 !
b11 2
1#
#40000
0#
#45000
b10000 "
b10000 1
b100 !
b100 2
1#
#50000
0#
#55000
b10 "
b10 1
b1 !
b1 2
1#
#60000
