$date
	Sun Mar 31 13:43:27 2013
$end
$version
	ModelSim Version 10.1b
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # enable $end
$var wire 1 $ count [3] $end
$var wire 1 % count [2] $end
$var wire 1 & count [1] $end
$var wire 1 ' count [0] $end
$var reg 1 ( dut_error $end
$var event 1 ) reset_enable $end
$var event 1 * terminate_sim $end
$var event 1 + reset_done $end
$var reg 4 , count_compare [3:0] $end
$scope module U0 $end
$var wire 1 - clk $end
$var wire 1 . reset $end
$var wire 1 / enable $end
$var reg 4 0 count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0(
bx 0
1)
1*
1+
bx ,
x'
x&
x%
x$
0/
0.
0-
$end
#5
1!
1-
#10
1)
0!
0-
#15
1!
1-
#20
0!
0-
1"
1.
#25
1!
1-
b0 0
b0 ,
0'
0&
0%
0$
#30
0!
0-
0"
1+
0.
#35
1!
1-
#40
0!
0-
1#
1/
#45
1!
1-
b1 0
b1 ,
1'
#50
0!
0-
#55
1!
1-
b10 0
b10 ,
0'
1&
#60
0!
0-
#65
1!
1-
b11 0
b11 ,
1'
#70
0!
0-
#75
1!
1-
b100 0
b100 ,
0'
0&
1%
#80
0!
0-
#85
1!
1-
b101 0
b101 ,
1'
#90
0!
0-
0#
0/
#95
1!
1*
1-
