INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/ff_de.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ff_de
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sources_1/imports/design/float_reg_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity float_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maria/Desktop/lab4/lab4.srcs/sim_1/imports/testebench/tb_float_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_float_reg
