D:\Masters\VHDL System Design Lab\submit\rcs1\idea_com.ngc 1544697394
OK
