#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jan 11 17:49:11 2020
# Process ID: 16534
# Current directory: /home/james/projects/leakage_cancellation
# Command line: vivado
# Log file: /home/james/projects/leakage_cancellation/vivado.log
# Journal file: /home/james/projects/leakage_cancellation/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 6265.516 ; gain = 215.035 ; free physical = 29996 ; free virtual = 131222
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:02:11
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000131cb2de01
set_property PROGRAM.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 4 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 6818.703 ; gain = 68.379 ; free physical = 29433 ; free virtual = 130642
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jan-11 18:03:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Jan-11 18:03:37
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Jan-11 18:03:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Jan-11 18:03:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Jan-11 18:03:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Jan-11 18:03:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Jan-11 18:03:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Jan-11 18:03:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Jan-11 18:03:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Jan-11 18:03:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2020-Jan-11 18:04:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2020-Jan-11 18:04:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_4.wcfg} -radix hex { {e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/deb} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2020-Jan-11 18:05:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2020-Jan-11 18:05:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Jan 11 18:06:32 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Sat Jan 11 18:06:32 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/processing_system7_1/processing_system7_1.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_short_2clk/fifo_short_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/fifo_4k_2clk/fifo_4k_2clk.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/e300_ps_fclk0_mmcm/e300_ps_fclk0_mmcm.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_uint32/divide_uint32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int32/divide_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int24/divide_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16_int32/divide_int16_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/divide_int16/divide_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/dds_sin_cos_lut_only/dds_sin_cos_lut_only.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator24/cordic_rotator24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotator/cordic_rotator.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24_int16/cordic_rotate_int24_int16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/cordic_rotate_int24/cordic_rotate_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int32/complex_to_magphase_int32.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase_int16_int24/complex_to_magphase_int16_int24.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_to_magphase/complex_to_magphase.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier_dds/complex_multiplier_dds.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/complex_multiplier/complex_multiplier.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_interconnect/axi_interconnect.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb47/axi_hb47.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_hb31/axi_hb31.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_fft/axi_fft.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi_dma_stream/axi_dma_stream.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_to_axi3_protocol_converter/axi4_to_axi3_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi4_fifo_512x64/axi4_fifo_512x64.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/axi3_to_axi4lite_protocol_converter/axi3_to_axi4lite_protocol_converter.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
[Sat Jan 11 18:07:03 2020] Launched synth_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/synth_1/runme.log
[Sat Jan 11 18:07:04 2020] Launched impl_1...
Run output will be captured here: /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7001.785 ; gain = 0.000 ; free physical = 29828 ; free virtual = 130820
save_wave_config {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000131cb2de01
set_property PROGRAM.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.runs/impl_1/e300.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 4 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7001.785 ; gain = 0.000 ; free physical = 29408 ; free virtual = 130603
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/inst_siggen2/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2020-Jan-11 18:28:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[0].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2020-Jan-11 18:28:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_3.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtools 27-3176] hw_server failed during internal command.
Resolution: Check that the hw_server is running and the hardware connectivity to the target
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2020-Jan-11 18:29:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2020-Jan-11 18:29:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_4' trigger was armed at 2020-Jan-11 18:29:36
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"e310_core0/noc_block_radio_core_i/gen[1].radio_datapath_core_i/tx_control_gen3/ila1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_4' triggered at 2020-Jan-11 18:29:36
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/backup/hw_ila_data_4.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
save_wave_config {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/hw_1/wave/hw_ila_data_3/hw_ila_data_3.wcfg}
save_wave_config {/home/james/rfnoc_20190128_backup_0225_fast_2/src/uhd-fpga/usrp3/top/e300/build-E310_RFNOC_sg3/project_1/project_1.hw/hw_1/wave/hw_ila_data_4/hw_ila_data_4.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 18:29:54 2020...
