<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Op-amp AC Response - Project Details</title>
    <link rel="icon" type="image/png" href="../assets/images/favicon.png">
    <!-- Google Fonts: Roboto -->
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@300;400;500;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css"
        integrity="sha512-DTOQO9RWCH3ppGqcWaEA1BIZOC6xxalwEsw9c2QQeAIftl+Vegovlnee1c9QX4TctnWMn13TZye+giMm8e2LwA=="
        crossorigin="anonymous" referrerpolicy="no-referrer" />
    <link rel="stylesheet" href="../css/style.css?v=2.0">
</head>

<body>

    <header style="position: relative; overflow: hidden; padding: 100px 0 60px; text-align: center;">
        <div class="electronics-bg">
            <div class="grid-pattern"></div>
        </div>
        <div class="container">
            <h1>Op-amp AC Response Analysis</h1>
            <p class="subtitle">Analog Electronics | Circuit Simulation | Cadence Virtuoso</p>
        </div>
    </header>

    <main>
        <section class="section">
            <div class="container">
                <a href="../index.html#projects" class="button" style="margin-bottom: 20px;"><i
                        class="fas fa-arrow-left"></i> Back
                    to Portfolio</a>

                <div class="project-detail">
                    <img src="../assets/images/op-amp_Schemetic.jpg" alt="Op-amp Schematic" class="project-main-image"
                        style="width:100%; max-width:800px; height:auto; margin: 0 auto 30px; display:block; border-radius:5px;">

                    <h2><i class="fas fa-info-circle"></i> Introduction</h2>
                    <p>Operational amplifiers (Op-Amps) are fundamental building blocks in analog and mixed-signal
                        integrated circuits. They are widely used in amplification, filtering, signal conditioning, data
                        converters, and control systems. This project focuses on the <strong>design and AC performance
                            analysis of a CMOS operational amplifier</strong> using <strong>Cadence Virtuoso</strong>.
                        The objective is to design the Op-Amp at transistor level and evaluate its frequency response
                        using AC analysis in the Analog Design Environment (ADE).</p>

                    <h3><i class="fas fa-bullseye"></i> Objectives</h3>
                    <ul>
                        <li>Design a CMOS Op-Amp schematic in Cadence Virtuoso.</li>
                        <li>Perform AC analysis using ADE.</li>
                        <li>Determine key performance parameters: Open-loop gain, Gain Bandwidth Product (GBW), Phase
                            margin, Unity gain frequency.</li>
                        <li>Analyze stability and frequency response.</li>
                    </ul>

                    <h3><i class="fas fa-layer-group"></i> Design Methodology</h3>
                    <h4>Op-Amp Architecture</h4>
                    <p>The designed Op-Amp is a <strong>two-stage CMOS operational amplifier</strong>, consisting of:
                    </p>
                    <ul>
                        <li><strong>Differential input stage:</strong> Provides high input impedance and converts
                            differential input to single-ended output.</li>
                        <li><strong>Current mirror load:</strong> Active load to improve gain.</li>
                        <li><strong>Second gain stage:</strong> Provides additional voltage gain.</li>
                        <li><strong>Compensation capacitor:</strong> Ensures stability (Miller compensation).</li>
                    </ul>
                    <h4>Schematic Design</h4>
                    <p>The Op-Amp schematic was created using CMOS NMOS and PMOS transistors. Key elements include
                        Differential pair (M1, M2), Current mirror load (M3, M4), Second stage amplifier (M5), Bias
                        current source, and Compensation capacitor (Cc). All transistors were properly sized to achieve
                        the desired gain and bandwidth.</p>

                    <h3><i class="fas fa-laptop-code"></i> Simulation Setup</h3>
                    <p>AC analysis was performed in ADE with the following configuration:</p>
                    <ul>
                        <li><strong>AC sweep type:</strong> Logarithmic</li>
                        <li><strong>Frequency range:</strong> 10 Hz to 1 GHz</li>
                        <li><strong>Input:</strong> Small-signal AC source</li>
                        <li><strong>Output:</strong> Vout (Measurement: Vout/Vin)</li>
                    </ul>

                    <h3><i class="fas fa-chart-line"></i> AC Response Results</h3>
                    <img src="../assets/images/sd.png" alt="AC Response Graph"
                        style="width:100%; max-width:800px; height:auto; margin: 20px auto; display:block; border-radius:5px;">

                    <h4>5.1 Open-Loop Gain</h4>
                    <p>Low-frequency gain ≈ <strong>25–30 dB</strong>. This indicates moderate amplification capability.
                    </p>

                    <h4>5.2 Gain Bandwidth Product (GBW)</h4>
                    <p>Unity gain frequency is approximately several MHz. GBW is determined from the frequency where
                        gain crosses 0 dB.</p>

                    <h4>5.3 Phase Response</h4>
                    <p>Phase decreases gradually with frequency. Total phase shift approaches approximately
                        <strong>–250° to –300°</strong> at very high frequency.
                    </p>

                    <h4>5.4 Phase Margin</h4>
                    <p>Phase margin is calculated at unity gain frequency. From the plot, the phase margin appears
                        moderate. Stability is acceptable but can be improved by tuning the compensation capacitor.</p>

                    <h3><i class="fas fa-comments"></i> Discussion</h3>
                    <p>The Op-Amp exhibits expected behavior of a two-stage amplifier. The gain is lower than typical
                        high-performance Op-Amps (usually 60–80 dB), suggesting that transistor sizing may need
                        optimization or output resistance improvement is required. The phase roll-off indicates the
                        presence of multiple poles. To improve performance, we can increase output resistance, increase
                        the W/L ratio of gain transistors, optimize bias current, or adjust the Miller compensation
                        capacitor.</p>

                    <h3><i class="fas fa-microchip"></i> Applications</h3>
                    <p>This Op-Amp can be used in Low-frequency signal amplification, Active filters, Sensor interfacing
                        circuits, and Analog signal conditioning blocks.</p>

                    <h3><i class="fas fa-check-circle"></i> Conclusion</h3>
                    <p>A CMOS two-stage operational amplifier was successfully designed and analyzed using
                        <strong>Cadence Virtuoso</strong>. AC simulation results provided insight into gain, bandwidth,
                        and stability characteristics. Although the Op-Amp demonstrates proper operation, further
                        optimization is required to achieve higher gain and improved phase margin. This project provided
                        practical experience in Analog IC design, Transistor-level modeling, Frequency response
                        analysis, and Stability evaluation.
                    </p>

                    <h3><i class="fas fa-rocket"></i> Future Work</h3>
                    <ul>
                        <li>Perform DC operating point analysis and Transient response simulation.</li>
                        <li>Measure slew rate and Evaluate power consumption.</li>
                        <li>Layout design, post-layout simulation, and Monte Carlo analysis.</li>
                    </ul>
                </div>
            </div>
        </section>
    </main>

    <footer>
        <div class="container">
            <p>&copy; <span id="year"></span> ⚡ Emon. All rights reserved.</p>
        </div>
    </footer>

    <a href="../index.html#projects" class="floating-back-btn" aria-label="Back to Projects">
        <i class="fas fa-arrow-left"></i>
    </a>

    <script src="../script/main.js"></script>
</body>

</html>
