# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1.ip_user_files/bd/bram_test/ip/bram_test_axi_bram_ctrl_0_0/sim/bram_test_axi_bram_ctrl_0_0.vhd" \
"../../../../lab1.ip_user_files/bd/bram_test/ip/bram_test_axi_bram_ctrl_1_0/sim/bram_test_axi_bram_ctrl_1_0.vhd" \
"../../../../lab1.ip_user_files/bd/bram_test/ip/bram_test_axi_gpio_0_0/sim/bram_test_axi_gpio_0_0.vhd" \
"../../../../lab1.ip_user_files/bd/bram_test/ip/bram_test_axi_smc_0/bd_0/ip/ip_1/sim/bd_d660_psr_aclk_0.vhd" \
"../../../../lab1.ip_user_files/bd/bram_test/ip/bram_test_rst_ps7_0_100M_0/sim/bram_test_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
