IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.10        Core1: 174.63        
Core2: 24.94        Core3: 167.51        
Core4: 21.99        Core5: 171.29        
Core6: 21.87        Core7: 142.85        
Core8: 17.23        Core9: 79.01        
Core10: 20.93        Core11: 192.41        
Core12: 22.58        Core13: 198.32        
Core14: 24.14        Core15: 196.22        
Core16: 25.50        Core17: 146.59        
Core18: 19.06        Core19: 139.28        
Core20: 17.64        Core21: 152.33        
Core22: 26.81        Core23: 139.51        
Core24: 20.03        Core25: 141.71        
Core26: 21.58        Core27: 196.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.88
Socket1: 168.67
DDR read Latency(ns)
Socket0: 44027.89
Socket1: 228.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.37        Core1: 176.85        
Core2: 19.13        Core3: 168.98        
Core4: 21.93        Core5: 172.15        
Core6: 21.40        Core7: 140.30        
Core8: 19.55        Core9: 73.82        
Core10: 18.62        Core11: 192.08        
Core12: 20.61        Core13: 198.21        
Core14: 18.20        Core15: 197.53        
Core16: 23.85        Core17: 143.93        
Core18: 21.72        Core19: 136.91        
Core20: 10.41        Core21: 151.42        
Core22: 17.55        Core23: 146.12        
Core24: 21.46        Core25: 140.25        
Core26: 21.10        Core27: 197.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.32
Socket1: 168.83
DDR read Latency(ns)
Socket0: 44297.27
Socket1: 231.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.22        Core1: 178.00        
Core2: 24.76        Core3: 166.84        
Core4: 21.80        Core5: 169.65        
Core6: 21.41        Core7: 145.13        
Core8: 20.40        Core9: 74.25        
Core10: 17.84        Core11: 190.91        
Core12: 15.83        Core13: 196.87        
Core14: 21.16        Core15: 197.36        
Core16: 25.00        Core17: 147.53        
Core18: 16.16        Core19: 141.47        
Core20: 11.87        Core21: 151.53        
Core22: 17.71        Core23: 134.94        
Core24: 11.14        Core25: 145.02        
Core26: 18.04        Core27: 197.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.28
Socket1: 168.86
DDR read Latency(ns)
Socket0: 41755.60
Socket1: 228.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.71        Core1: 175.64        
Core2: 18.56        Core3: 166.19        
Core4: 21.00        Core5: 172.77        
Core6: 19.50        Core7: 131.81        
Core8: 21.47        Core9: 75.47        
Core10: 21.66        Core11: 190.36        
Core12: 12.93        Core13: 194.97        
Core14: 20.23        Core15: 195.18        
Core16: 19.85        Core17: 144.83        
Core18: 21.60        Core19: 138.94        
Core20: 19.24        Core21: 152.12        
Core22: 22.28        Core23: 144.55        
Core24: 20.65        Core25: 138.28        
Core26: 10.45        Core27: 196.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.56
Socket1: 167.29
DDR read Latency(ns)
Socket0: 44324.71
Socket1: 236.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.88        Core1: 178.16        
Core2: 21.43        Core3: 170.03        
Core4: 20.19        Core5: 173.49        
Core6: 22.47        Core7: 144.65        
Core8: 21.32        Core9: 75.56        
Core10: 17.90        Core11: 192.92        
Core12: 16.60        Core13: 196.53        
Core14: 20.67        Core15: 197.05        
Core16: 27.02        Core17: 145.26        
Core18: 24.14        Core19: 143.80        
Core20: 23.19        Core21: 149.63        
Core22: 20.37        Core23: 143.91        
Core24: 20.87        Core25: 141.23        
Core26: 10.60        Core27: 198.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.65
Socket1: 169.89
DDR read Latency(ns)
Socket0: 45699.12
Socket1: 236.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.98        Core1: 174.83        
Core2: 19.21        Core3: 166.78        
Core4: 22.60        Core5: 168.59        
Core6: 20.38        Core7: 143.14        
Core8: 21.48        Core9: 79.91        
Core10: 21.66        Core11: 190.81        
Core12: 24.39        Core13: 196.80        
Core14: 21.77        Core15: 196.26        
Core16: 26.93        Core17: 144.94        
Core18: 30.26        Core19: 141.77        
Core20: 24.75        Core21: 148.35        
Core22: 29.72        Core23: 135.94        
Core24: 25.32        Core25: 140.82        
Core26: 12.62        Core27: 196.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.48
Socket1: 167.63
DDR read Latency(ns)
Socket0: 45291.03
Socket1: 236.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.10        Core1: 170.74        
Core2: 21.04        Core3: 170.59        
Core4: 22.16        Core5: 170.25        
Core6: 19.76        Core7: 138.78        
Core8: 19.88        Core9: 72.45        
Core10: 21.53        Core11: 197.71        
Core12: 21.18        Core13: 188.91        
Core14: 21.26        Core15: 195.41        
Core16: 23.11        Core17: 152.78        
Core18: 22.28        Core19: 135.30        
Core20: 21.75        Core21: 147.23        
Core22: 22.56        Core23: 133.15        
Core24: 10.44        Core25: 146.29        
Core26: 22.13        Core27: 183.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.97
Socket1: 166.02
DDR read Latency(ns)
Socket0: 36897.11
Socket1: 228.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.85        Core1: 171.81        
Core2: 18.90        Core3: 169.58        
Core4: 26.38        Core5: 171.68        
Core6: 19.67        Core7: 138.10        
Core8: 19.97        Core9: 72.79        
Core10: 21.20        Core11: 197.97        
Core12: 21.22        Core13: 187.72        
Core14: 20.53        Core15: 195.26        
Core16: 20.77        Core17: 149.91        
Core18: 22.85        Core19: 140.77        
Core20: 21.23        Core21: 144.44        
Core22: 20.04        Core23: 138.17        
Core24: 12.79        Core25: 144.81        
Core26: 10.93        Core27: 184.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.88
Socket1: 166.42
DDR read Latency(ns)
Socket0: 38511.88
Socket1: 232.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.79        Core1: 173.97        
Core2: 14.38        Core3: 169.21        
Core4: 20.78        Core5: 170.57        
Core6: 19.22        Core7: 133.09        
Core8: 21.61        Core9: 70.55        
Core10: 20.92        Core11: 197.46        
Core12: 21.51        Core13: 187.79        
Core14: 20.64        Core15: 195.43        
Core16: 22.11        Core17: 147.81        
Core18: 20.87        Core19: 134.70        
Core20: 21.00        Core21: 145.50        
Core22: 19.48        Core23: 136.55        
Core24: 10.00        Core25: 145.39        
Core26: 13.56        Core27: 184.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.39
Socket1: 165.41
DDR read Latency(ns)
Socket0: 37795.22
Socket1: 234.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.85        Core1: 174.81        
Core2: 22.87        Core3: 171.72        
Core4: 18.73        Core5: 172.73        
Core6: 20.82        Core7: 133.34        
Core8: 18.18        Core9: 70.10        
Core10: 20.92        Core11: 198.67        
Core12: 21.98        Core13: 188.23        
Core14: 20.53        Core15: 196.85        
Core16: 20.90        Core17: 150.14        
Core18: 25.11        Core19: 139.09        
Core20: 21.87        Core21: 149.41        
Core22: 23.40        Core23: 137.22        
Core24: 12.67        Core25: 146.54        
Core26: 10.59        Core27: 183.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.82
Socket1: 166.89
DDR read Latency(ns)
Socket0: 40133.13
Socket1: 233.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.73        Core1: 172.67        
Core2: 22.09        Core3: 173.32        
Core4: 21.63        Core5: 171.50        
Core6: 24.69        Core7: 133.56        
Core8: 25.40        Core9: 72.28        
Core10: 20.76        Core11: 196.79        
Core12: 21.13        Core13: 188.61        
Core14: 20.52        Core15: 195.81        
Core16: 23.06        Core17: 147.48        
Core18: 23.67        Core19: 141.80        
Core20: 22.64        Core21: 142.92        
Core22: 25.11        Core23: 133.76        
Core24: 24.72        Core25: 145.36        
Core26: 12.84        Core27: 182.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.91
Socket1: 165.72
DDR read Latency(ns)
Socket0: 40563.33
Socket1: 236.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.11        Core1: 177.37        
Core2: 19.96        Core3: 173.34        
Core4: 24.94        Core5: 174.37        
Core6: 21.87        Core7: 137.86        
Core8: 20.66        Core9: 76.10        
Core10: 21.24        Core11: 200.75        
Core12: 20.92        Core13: 191.45        
Core14: 20.85        Core15: 198.89        
Core16: 21.59        Core17: 150.09        
Core18: 22.58        Core19: 139.20        
Core20: 20.12        Core21: 145.96        
Core22: 20.47        Core23: 142.69        
Core24: 11.79        Core25: 145.23        
Core26: 24.10        Core27: 186.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.07
Socket1: 168.70
DDR read Latency(ns)
Socket0: 40320.02
Socket1: 236.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.14        Core1: 164.29        
Core2: 10.79        Core3: 164.05        
Core4: 19.29        Core5: 169.59        
Core6: 22.60        Core7: 139.27        
Core8: 21.62        Core9: 75.85        
Core10: 21.17        Core11: 192.17        
Core12: 20.34        Core13: 177.82        
Core14: 22.16        Core15: 192.12        
Core16: 18.92        Core17: 150.72        
Core18: 21.57        Core19: 130.05        
Core20: 22.13        Core21: 145.30        
Core22: 22.42        Core23: 122.74        
Core24: 19.65        Core25: 139.48        
Core26: 22.85        Core27: 182.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.19
Socket1: 161.41
DDR read Latency(ns)
Socket0: 38144.73
Socket1: 229.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.74        Core1: 169.35        
Core2: 13.90        Core3: 165.34        
Core4: 19.36        Core5: 173.09        
Core6: 17.06        Core7: 134.90        
Core8: 20.90        Core9: 73.59        
Core10: 22.68        Core11: 196.08        
Core12: 22.91        Core13: 180.17        
Core14: 19.07        Core15: 195.54        
Core16: 24.23        Core17: 151.87        
Core18: 22.28        Core19: 137.20        
Core20: 22.62        Core21: 148.03        
Core22: 22.38        Core23: 135.49        
Core24: 23.68        Core25: 142.70        
Core26: 22.97        Core27: 185.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 165.05
DDR read Latency(ns)
Socket0: 41204.93
Socket1: 236.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.53        Core1: 165.15        
Core2: 17.38        Core3: 163.62        
Core4: 18.58        Core5: 168.48        
Core6: 19.58        Core7: 138.55        
Core8: 20.81        Core9: 73.50        
Core10: 21.01        Core11: 192.23        
Core12: 21.27        Core13: 175.74        
Core14: 21.01        Core15: 191.81        
Core16: 16.14        Core17: 149.96        
Core18: 19.65        Core19: 120.65        
Core20: 19.16        Core21: 143.55        
Core22: 21.96        Core23: 131.49        
Core24: 21.27        Core25: 141.26        
Core26: 20.83        Core27: 183.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.35
Socket1: 161.16
DDR read Latency(ns)
Socket0: 40370.94
Socket1: 235.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.71        Core1: 166.19        
Core2: 18.62        Core3: 164.80        
Core4: 23.28        Core5: 169.93        
Core6: 24.21        Core7: 138.83        
Core8: 24.70        Core9: 72.26        
Core10: 21.97        Core11: 193.76        
Core12: 21.07        Core13: 176.15        
Core14: 21.13        Core15: 192.56        
Core16: 24.06        Core17: 151.68        
Core18: 20.87        Core19: 128.09        
Core20: 24.35        Core21: 146.88        
Core22: 21.57        Core23: 133.81        
Core24: 23.70        Core25: 137.96        
Core26: 22.38        Core27: 184.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.24
Socket1: 162.58
DDR read Latency(ns)
Socket0: 43965.56
Socket1: 235.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.85        Core1: 165.71        
Core2: 20.27        Core3: 160.48        
Core4: 22.41        Core5: 169.29        
Core6: 10.03        Core7: 125.74        
Core8: 21.11        Core9: 77.70        
Core10: 21.06        Core11: 192.63        
Core12: 20.34        Core13: 177.42        
Core14: 20.87        Core15: 190.71        
Core16: 21.24        Core17: 148.58        
Core18: 24.92        Core19: 128.59        
Core20: 20.24        Core21: 145.67        
Core22: 22.24        Core23: 125.66        
Core24: 22.59        Core25: 141.17        
Core26: 20.88        Core27: 182.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.53
Socket1: 160.14
DDR read Latency(ns)
Socket0: 40364.72
Socket1: 234.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.63        Core1: 169.23        
Core2: 19.92        Core3: 163.95        
Core4: 23.48        Core5: 170.79        
Core6: 12.17        Core7: 132.43        
Core8: 21.24        Core9: 75.83        
Core10: 15.41        Core11: 194.28        
Core12: 20.65        Core13: 179.61        
Core14: 19.84        Core15: 193.98        
Core16: 18.54        Core17: 151.47        
Core18: 22.00        Core19: 131.20        
Core20: 25.20        Core21: 147.86        
Core22: 22.47        Core23: 132.27        
Core24: 22.78        Core25: 144.83        
Core26: 21.94        Core27: 186.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.68
Socket1: 163.75
DDR read Latency(ns)
Socket0: 40477.54
Socket1: 236.51
