#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May 16 20:33:47 2024
# Process ID: 1092
# Current directory: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1
# Command line: vivado.exe -log zynq_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_top.tcl
# Log file: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/zynq_top.vds
# Journal file: C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1\vivado.jou
# Running On: DESKTOP-4RDNORI, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 20, Host memory: 34115 MB
#-----------------------------------------------------------
source zynq_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top zynq_top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14268
INFO: [Synth 8-11241] undeclared symbol 'locked', assumed default net type 'wire' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/zynq_top.v:58]
INFO: [Synth 8-11241] undeclared symbol 'ce_out', assumed default net type 'wire' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/pulse_from_trigger.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2344.203 ; gain = 411.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_top' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/zynq_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/.Xil/Vivado-1092-DESKTOP-4RDNORI/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/.Xil/Vivado-1092-DESKTOP-4RDNORI/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pulse_from_trigger' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/pulse_from_trigger.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pulse_from_trigger' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/pulse_from_trigger.v:5]
INFO: [Synth 8-6157] synthesizing module 'PL' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/PL.v:5]
INFO: [Synth 8-6157] synthesizing module 'integration_block1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/integration_block1.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subsystem' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha16bLFSR1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16bLFSR1.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha1_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha1_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha1_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha1_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha16_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha16_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha2_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha2_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha2_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha2_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha4_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha4_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha4_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha4_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha3_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha3_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha3_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha3_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha14_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha14_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha14_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha14_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha13_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha13_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha13_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha13_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha12_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha12_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha12_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha12_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha11_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha11_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha11_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha11_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha10_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha10_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha10_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha10_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha9_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha9_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha9_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha9_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha7_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha7_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha7_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha7_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha6_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha6_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha6_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha6_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha5_ss_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha5_ss_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha5_ss_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha5_ss_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha15_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha15_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha15_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha15_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha16bLFSR1' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16bLFSR1.v:22]
INFO: [Synth 8-6157] synthesizing module 'random_gene' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_gene.v:22]
INFO: [Synth 8-6155] done synthesizing module 'random_gene' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_gene.v:22]
INFO: [Synth 8-6157] synthesizing module 'random_method' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_method.v:22]
INFO: [Synth 8-6155] done synthesizing module 'random_method' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_method.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha16bLFSR' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16bLFSR.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha1_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha1_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha1_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha1_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha16' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha16' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha2_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha2_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha2_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha2_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha4_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha4_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha4_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha4_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha3_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha3_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha3_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha3_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha14' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha14.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha14' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha14.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha13' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha13.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha13' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha13.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha12' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha12.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha12' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha12.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha11' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha11.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha11' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha11.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha10' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha10.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha10' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha10.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha9_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha9_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha9_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha9_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha7_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha7_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha7_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha7_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha6_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha6_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha6_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha6_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha5_ss' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha5_ss.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha5_ss' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha5_ss.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha15' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha15.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha15' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha15.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha16bLFSR' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha16bLFSR.v:22]
INFO: [Synth 8-6157] synthesizing module 'b2_random' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b2_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'modimpl_ntwk_block2' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'modimpl_ntwk_block2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'b2_random' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b2_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'b3_random' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b3_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'modimpl_ntwk_block3' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'modimpl_ntwk_block3' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'b3_random' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b3_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'b4_random' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b4_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'modimpl_ntwk_block4' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'modimpl_ntwk_block4' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'b4_random' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/b4_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'a2_random' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a2_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'modimpl_ntwk' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'modimpl_ntwk' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a2_random' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a2_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'a3_random' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a3_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'modimpl_ntwk_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'modimpl_ntwk_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a3_random' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a3_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'a4_random' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a4_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'modimpl_ntwk_block1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'modimpl_ntwk_block1' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a4_random' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/a4_random.v:22]
INFO: [Synth 8-6157] synthesizing module 'random_sample' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_sample.v:22]
INFO: [Synth 8-6155] done synthesizing module 'random_sample' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/random_sample.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem.v:22]
INFO: [Synth 8-6157] synthesizing module 'FIFO_system3' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FIFO_system3.v:22]
INFO: [Synth 8-6157] synthesizing module 'Chart1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Chart1' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart1.v:22]
INFO: [Synth 8-6157] synthesizing module 'Chart3' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Chart3' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart3.v:22]
INFO: [Synth 8-6157] synthesizing module 'Chart2' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Chart2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart2.v:22]
INFO: [Synth 8-6157] synthesizing module 'HDL_FIFO1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/HDL_FIFO1.v:22]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/SimpleDualPortRAM_generic_block.v:22]
	Parameter AddrWidth bound to: 13 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/SimpleDualPortRAM_generic_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HDL_FIFO1' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/HDL_FIFO1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_system3' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FIFO_system3.v:22]
INFO: [Synth 8-6157] synthesizing module 'D2' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/D2.v:22]
INFO: [Synth 8-6157] synthesizing module 'individual1_block1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual1_block1.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subsystem1_block7' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem1_block7' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block7.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subsystem2_block7' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem2_block7' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block7.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subsystem3_block7' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem3_block7' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block7.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subsystem4_block7' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem4_block7' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block7.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subsystem5_block7' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem5_block7' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block7.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subsystem6_block7' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem6_block7' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'individual1_block1' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual1_block1.v:22]
INFO: [Synth 8-6157] synthesizing module 'output_cast1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/output_cast1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'output_cast1' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/output_cast1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'D2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/D2.v:22]
INFO: [Synth 8-6157] synthesizing module 'FIFO_system1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FIFO_system1.v:22]
INFO: [Synth 8-6157] synthesizing module 'HDL_FIFO1_block' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/HDL_FIFO1_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HDL_FIFO1_block' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/HDL_FIFO1_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_system1' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FIFO_system1.v:22]
INFO: [Synth 8-6157] synthesizing module 'FFT' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FFT.v:24]
INFO: [Synth 8-6157] synthesizing module 'TWDLROM' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/TWDLROM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'TWDLROM' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/TWDLROM.v:22]
INFO: [Synth 8-6157] synthesizing module 'MINRESRX2FFT_MEMORY' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_MEMORY.v:22]
INFO: [Synth 8-6157] synthesizing module 'SimpleDualPortRAM_generic' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/SimpleDualPortRAM_generic.v:22]
	Parameter AddrWidth bound to: 11 - type: integer 
	Parameter DataWidth bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SimpleDualPortRAM_generic' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/SimpleDualPortRAM_generic.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MINRESRX2FFT_MEMORY' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_MEMORY.v:22]
INFO: [Synth 8-6157] synthesizing module 'MINRESRX2FFT_BTFSEL' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_BTFSEL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MINRESRX2FFT_BTFSEL' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_BTFSEL.v:22]
INFO: [Synth 8-6157] synthesizing module 'MINRESRX2_BUTTERFLY' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2_BUTTERFLY.v:22]
INFO: [Synth 8-6157] synthesizing module 'Complex4Multiply' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Complex4Multiply' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MINRESRX2_BUTTERFLY' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2_BUTTERFLY.v:22]
INFO: [Synth 8-6157] synthesizing module 'MINRESRX2FFT_MEMSEL' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_MEMSEL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MINRESRX2FFT_MEMSEL' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_MEMSEL.v:22]
INFO: [Synth 8-6157] synthesizing module 'MINRESRX2FFT_CTRL' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_CTRL.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MINRESRX2FFT_CTRL' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_CTRL.v:22]
INFO: [Synth 8-6157] synthesizing module 'MINRESRX2FFT_OUTMux' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_OUTMux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MINRESRX2FFT_OUTMux' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/MINRESRX2FFT_OUTMux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'FFT' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/FFT.v:24]
INFO: [Synth 8-6157] synthesizing module 'accumulator_scorer' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/accumulator_scorer.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha64bitmsb_finder' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha64bitmsb_finder.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE1' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE1' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE1.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE2' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE2.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE3' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE3' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE3.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE4' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE4' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE4.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE5' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE5' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE5.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE6' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE6' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE6.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE7' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE7' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE7.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE8' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE8.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE8' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE8.v:22]
INFO: [Synth 8-6157] synthesizing module 'alpha8bit_PE10' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE10.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha8bit_PE10' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha8bit_PE10.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alpha64bitmsb_finder' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/alpha64bitmsb_finder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_scorer' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/accumulator_scorer.v:22]
INFO: [Synth 8-6157] synthesizing module 'GA_main' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/GA_main.v:22]
INFO: [Synth 8-6157] synthesizing module 'generation_counter' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/generation_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'generation_counter' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/generation_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'index_counter' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/index_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'index_counter' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/index_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'Chart' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Chart' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart.v:22]
INFO: [Synth 8-6157] synthesizing module 'coefficent_array' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/coefficent_array.v:22]
INFO: [Synth 8-6157] synthesizing module 'individual4' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/individual4.v:22]
INFO: [Synth 8-6157] synthesizing module 'Subsystem_block3' [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block3.v:22]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Subsystem_block3' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem_block3.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem1_block2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem1_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem2_block2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem2_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem3_block2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem3_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem4_block2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem4_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem5_block2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem5_block2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Subsystem6_block2' (0#1) [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Subsystem6_block2.v:22]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:1774]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:1774]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 60 connections declared, but only 58 given [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:1774]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:2150]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:2150]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 79 connections declared, but only 77 given [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:2150]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:391]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:391]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:391]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:416]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:416]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 65 connections declared, but only 63 given [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/synth/design_1.v:416]
WARNING: [Synth 8-6014] Unused sequential element minResRX2FFTTwdlMapping_dvldReg1_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/TWDLROM.v:115]
WARNING: [Synth 8-6014] Unused sequential element minResRX2FFTTwdlMapping_dvldReg2_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/TWDLROM.v:116]
WARNING: [Synth 8-6014] Unused sequential element sort_done_reg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Chart_block1.v:77]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_O7FAN0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_I4GRPB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_I4GRPB is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1CA5Z32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port validIn in module MINRESRX2FFT_BTFSEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port rdy in module MINRESRX2FFT_BTFSEL is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[32] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[31] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[30] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[29] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[28] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[27] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[26] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[25] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[24] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[23] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[22] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[21] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[20] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[19] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[18] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[17] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[16] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[15] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[14] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[13] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[12] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[11] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[10] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[9] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[8] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[7] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[6] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[5] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[4] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[3] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[2] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[1] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_in[0] in module individual1_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port validIn in module modimpl_ntwk_block1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port validIn in module modimpl_ntwk_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port validIn in module modimpl_ntwk is either unconnected or has no load
WARNING: [Synth 8-7129] Port validIn in module modimpl_ntwk_block4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port validIn in module modimpl_ntwk_block3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port validIn in module modimpl_ntwk_block2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[31] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[30] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[29] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[28] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[27] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[26] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[25] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[24] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[23] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[22] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[21] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[20] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[19] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[18] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[17] in module PL is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_dout[16] in module PL is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2529.895 ; gain = 597.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2547.816 ; gain = 615.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2547.816 ; gain = 615.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 2547.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0'
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/clock_constraint.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_pl_lol' already exists, overwriting the previous clock with the same name. [C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/clock_constraint.xdc:2]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_slow_lol' completely overrides clock 'clk_wiz_0_i/clk_out1'.
New: create_generated_clock -name clk_slow_lol -source [get_ports clk_pl_lol] -divide_by 5 [get_pins clk_wiz_0_i/clk_out1], [C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/clock_constraint.xdc:13]
Previous: create_generated_clock -source [get_pins clk_wiz_0_i/clk_in1] -edges {1 2 3} -edge_shift {0.000 40.000 80.000} [get_pins clk_wiz_0_i/clk_out1], [c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:2]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/clock_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/clock_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2663.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2663.570 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2663.570 ; gain = 730.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2663.570 ; gain = 730.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for clk_pl_lol. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pl_lol. (constraint file  c:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_wrapper_i/design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2663.570 ; gain = 730.781
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult2_re_pipe10 was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:188]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult2_re_pipe1_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:184]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult1_re_pipe10 was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:187]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult1_re_pipe1_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:183]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult2_im_pipe10 was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:190]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult2_im_pipe10 was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:190]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult2_im_pipe10 was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:190]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult2_im_pipe1_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:186]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult1_im_pipe10 was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:189]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult1_im_pipe10 was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:189]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult1_im_pipe10 was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:189]
WARNING: [Synth 8-6014] Unused sequential element Complex4Multiply_mult1_im_pipe1_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:185]
INFO: [Synth 8-802] inferred FSM for state register 'minResRX2FFTCtrl_state_reg' in module 'MINRESRX2FFT_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'is_Chart_reg' in module 'Chart_block'
INFO: [Synth 8-802] inferred FSM for state register 'is_Chart_reg' in module 'Chart_block1'
INFO: [Synth 8-802] inferred FSM for state register 'is_Chart_reg' in module 'Chart_block2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                       0000000001 |                             0000
                 iSTATE3 |                       0000000010 |                             0001
                 iSTATE1 |                       0000000100 |                             0010
                  iSTATE |                       0000001000 |                             0011
                 iSTATE7 |                       0000010000 |                             0110
                 iSTATE6 |                       0000100000 |                             0111
                 iSTATE8 |                       0001000000 |                             1000
                 iSTATE2 |                       0010000000 |                             1010
                 iSTATE0 |                       0100000000 |                             0100
                 iSTATE9 |                       1000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'minResRX2FFTCtrl_state_reg' using encoding 'one-hot' in module 'MINRESRX2FFT_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
state_type_is_Chart1_IN_initial_sort |                              000 |                              010
                  iSTATE |                              001 |                              110
*
state_type_is_Chart1_IN_not_perform_swap |                              010 |                              011
state_type_is_Chart1_IN_done_state |                              011 |                              000
state_type_is_Chart1_IN_perform_swap |                              100 |                              100
state_type_is_Chart1_IN_round_increment |                              101 |                              101
state_type_is_Chart1_IN_index_increment |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'is_Chart_reg' using encoding 'sequential' in module 'Chart_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
state_type_is_Chart2_IN_initial_sort1 |                              000 |                              010
                  iSTATE |                              001 |                              110
*
state_type_is_Chart2_IN_not_perform_swap1 |                              010 |                              011
state_type_is_Chart2_IN_done_state1 |                              011 |                              000
state_type_is_Chart2_IN_perform_swap1 |                              100 |                              100
state_type_is_Chart2_IN_round_increment1 |                              101 |                              101
state_type_is_Chart2_IN_index_increment1 |                              110 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'is_Chart_reg' using encoding 'sequential' in module 'Chart_block1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
state_type_is_Chart4_IN_initial_wait_state |                            00001 |                              010
state_type_is_Chart4_IN_PL_read_data |                            00010 |                              000
                  iSTATE |                            00100 |                              100
*
state_type_is_Chart4_IN_PL_write_data_back |                            01000 |                              001
state_type_is_Chart4_IN_reset_state |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'is_Chart_reg' using encoding 'one-hot' in module 'Chart_block2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2663.570 ; gain = 730.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   65 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 3     
	   5 Input   64 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   3 Input   58 Bit       Adders := 2     
	   3 Input   57 Bit       Adders := 1     
	   2 Input   57 Bit       Adders := 1     
	   2 Input   56 Bit       Adders := 4     
	   4 Input   34 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 15    
	   2 Input    3 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	             6145 Bit    Registers := 1     
	             6144 Bit    Registers := 1     
	             4032 Bit    Registers := 1     
	             2048 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	              126 Bit    Registers := 1     
	              124 Bit    Registers := 2     
	               75 Bit    Registers := 3     
	               74 Bit    Registers := 2     
	               73 Bit    Registers := 2     
	               71 Bit    Registers := 3     
	               69 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 1     
	               58 Bit    Registers := 8     
	               57 Bit    Registers := 2     
	               56 Bit    Registers := 8     
	               48 Bit    Registers := 8     
	               33 Bit    Registers := 68    
	               28 Bit    Registers := 66    
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 5     
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 43    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 116   
+---Multipliers : 
	              53x75  Multipliers := 3     
	              52x74  Multipliers := 1     
	              51x73  Multipliers := 2     
	              46x46  Multipliers := 2     
	              33x64  Multipliers := 6     
	              11x71  Multipliers := 3     
	              11x69  Multipliers := 2     
	              11x73  Multipliers := 1     
+---RAMs : 
	             128K Bit	(8192 X 16 bit)          RAMs := 2     
	              56K Bit	(2048 X 28 bit)          RAMs := 6     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 3     
	   2 Input   70 Bit        Muxes := 2     
	   2 Input   69 Bit        Muxes := 4     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 11    
	   2 Input   34 Bit        Muxes := 4     
	   4 Input   33 Bit        Muxes := 18    
	   2 Input   33 Bit        Muxes := 116   
	   3 Input   33 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   28 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 24    
	  10 Input   28 Bit        Muxes := 6     
	   4 Input   27 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 4     
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 8     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 4     
	  10 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 9     
	   4 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	  10 Input   11 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 16    
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 28    
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 1     
	  25 Input    3 Bit        Muxes := 31    
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 27    
	   2 Input    2 Bit        Muxes := 213   
	  10 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 15    
	   7 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 219   
	   6 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 27    
	   8 Input    1 Bit        Muxes := 4     
	  25 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 11    
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult1_im_pipe1_reg' and it is trimmed from '48' to '39' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult1_im_pipe1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult1_re_pipe1_reg' and it is trimmed from '48' to '39' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult1_re_pipe1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult2_im_pipe1_reg' and it is trimmed from '48' to '39' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult2_im_pipe1_reg' and it is trimmed from '48' to '22' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult1_re_pipe1_reg' and it is trimmed from '48' to '22' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult1_im_pipe1_reg' and it is trimmed from '48' to '22' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult1_im_pipe1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult1_re_pipe1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult2_im_pipe1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult2_im_pipe1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult2_re_pipe1_reg' and it is trimmed from '48' to '39' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:184]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult2_re_pipe1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:184]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult2_re_pipe1_reg' and it is trimmed from '48' to '22' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:184]
WARNING: [Synth 8-3936] Found unconnected internal register 'u_MUL4/Complex4Multiply_mult2_re_pipe1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:184]
WARNING: [Synth 8-6014] Unused sequential element u_MUL4/din_im_reg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:125]
WARNING: [Synth 8-6014] Unused sequential element u_MUL4/din_im_reg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:125]
WARNING: [Synth 8-6014] Unused sequential element u_MUL4/din_re_reg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:106]
WARNING: [Synth 8-6014] Unused sequential element u_MUL4/din_im_reg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:125]
WARNING: [Synth 8-6014] Unused sequential element u_MUL4/din_re_reg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:106]
WARNING: [Synth 8-6014] Unused sequential element u_MUL4/din_re_reg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/Complex4Multiply.v:106]
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_re_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe10.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe10.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_re_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe10.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe10.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_re_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe10.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe10.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_re_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe10.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe10.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_re_pipe1_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_im_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe10.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe10.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_im_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe10.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe10.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult2_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_im_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe10.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe10.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_im_pipe10, operation Mode is: A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe10.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe10.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe10.
DSP Report: Generating DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/Complex4Multiply_mult1_im_pipe1_reg.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp_1, operation Mode is: PCIN+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp_1 is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp_1.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP u_accumulator_scorer/multiplier_mul_temp, operation Mode is: PCIN+A*B.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: operator u_accumulator_scorer/multiplier_mul_temp is absorbed into DSP u_accumulator_scorer/multiplier_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: A2*B2.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: A2*B.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: PCIN+A2*B2.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: A2*B2.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product2_mul_temp, operation Mode is: PCIN+A2*B2.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: register Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: operator Product2_mul_temp is absorbed into DSP Product2_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A2*B''.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A''*B.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: PCIN+A''*B2.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: A''*B2.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product1_mul_temp, operation Mode is: PCIN+A''*B2.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: register Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: operator Product1_mul_temp is absorbed into DSP Product1_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A2*B''.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A''*B.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: PCIN+A''*B2.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: A''*B2.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product_mul_temp, operation Mode is: PCIN+A''*B2.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: register Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: operator Product_mul_temp is absorbed into DSP Product_mul_temp.
DSP Report: Generating DSP Product5_mul_temp, operation Mode is: A2*B2.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: Generating DSP Product5_mul_temp, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: Generating DSP Product5_mul_temp, operation Mode is: A2*B2.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: Generating DSP Product5_mul_temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: Generating DSP Product5_mul_temp, operation Mode is: A2*B2.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: Generating DSP Product5_mul_temp, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: operator Product5_mul_temp is absorbed into DSP Product5_mul_temp.
DSP Report: Generating DSP Product4_mul_temp, operation Mode is: A2*B''.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: Generating DSP Product4_mul_temp, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: Generating DSP Product4_mul_temp, operation Mode is: A''*B2.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: Generating DSP Product4_mul_temp, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: Generating DSP Product4_mul_temp, operation Mode is: A''*B2.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: Generating DSP Product4_mul_temp, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: register Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: operator Product4_mul_temp is absorbed into DSP Product4_mul_temp.
DSP Report: Generating DSP Product3_mul_temp, operation Mode is: A2*B''.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: Generating DSP Product3_mul_temp, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: Generating DSP Product3_mul_temp, operation Mode is: A''*B2.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: Generating DSP Product3_mul_temp, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: Generating DSP Product3_mul_temp, operation Mode is: A''*B2.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: Generating DSP Product3_mul_temp, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: register Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
DSP Report: operator Product3_mul_temp is absorbed into DSP Product3_mul_temp.
WARNING: [Synth 8-6014] Unused sequential element u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block2.v:60]
WARNING: [Synth 8-6014] Unused sequential element u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block3.v:60]
WARNING: [Synth 8-6014] Unused sequential element u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block4.v:60]
WARNING: [Synth 8-6014] Unused sequential element u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk.v:60]
WARNING: [Synth 8-6014] Unused sequential element u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block.v:60]
WARNING: [Synth 8-6014] Unused sequential element u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg was removed.  [C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.srcs/sources_1/new/modimpl_ntwk_block1.v:60]
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (A*B)'.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0xb439).
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: PCIN+A*(B:0xb439).
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0xb439).
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0xb439).
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (A*B)'.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x147b).
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: PCIN+A*(B:0x147b).
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x147b).
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x147b).
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B2.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B2.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: PCIN+A*(B:0x6a7f).
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_b4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (A*B)'.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0xcccd).
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: PCIN+A*(B:0xcccd).
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0xcccd).
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0xcccd).
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (A*B)'.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x167a1).
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: PCIN+A*(B:0x167a1).
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x167a1).
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x167a1).
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a3_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1, operation Mode is: A*B''.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp_1 is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*B.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: PCIN+A*(B:0x6a7f).
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp, operation Mode is: A*(B:0x6a7f).
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp.
DSP Report: Generating DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
DSP Report: operator u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_mul_temp is absorbed into DSP u_a4_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg.
WARNING: [Synth 8-3332] Sequential element (u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__18) is unused and will be removed from module FFT.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[47]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[46]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[45]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[44]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[43]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[42]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[41]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[40]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[39]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[38]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[37]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[36]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[35]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[34]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[33]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[32]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[31]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[30]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[29]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[28]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[27]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[26]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[25]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[24]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[23]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[22]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[21]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[20]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[19]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[18]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[17]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[47]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[46]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[45]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[44]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[43]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[42]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[41]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[40]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[39]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[38]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[37]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[36]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[35]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[34]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[33]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[32]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[31]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[30]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[29]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[28]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[27]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[26]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[25]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[24]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[23]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[22]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[21]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[20]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[19]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[18]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_fracReg_reg[17]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[47]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[46]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[45]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[44]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[43]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[42]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[41]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[40]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[39]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[38]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[37]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[36]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[35]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[34]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[33]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[32]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[31]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[30]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[29]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[28]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[27]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[26]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[25]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[24]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[23]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[22]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[21]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[20]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[19]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[18]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[17]) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[47]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[46]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[45]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[44]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[43]__0) is unused and will be removed from module Subsystem.
WARNING: [Synth 8-3332] Sequential element (u_b2_random/u_mod_by_constant/multiply_and_extract_fraction_outReg_reg[42]__0) is unused and will be removed from module Subsystem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2663.570 ; gain = 730.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                  | Depth x Width | Implemented As | 
+------------+---------------------------------------------+---------------+----------------+
|TWDLROM     | minResRX2FFTTwdlMapping_twdlAddrMap_reg     | 512x28        | Block RAM      | 
|TWDLROM     | minResRX2FFTTwdlMapping_twdlAddrMap_reg_rep | 512x27        | Block RAM      | 
+------------+---------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|zynq_top                               | u_FIFO_system1/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_2/u_FIFO_system3 | u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg                   | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+---------------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Complex4Multiply | A2*B2              | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17)+A2*B2   | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17)+A2*B2   | 18     | 11     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A2*B2              | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17)+A2*B2   | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17)+A2*B2   | 18     | 11     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A2*B2              | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17)+A2*B2   | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17)+A2*B2   | 18     | 11     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A2*B2              | 18     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17)+A2*B2   | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17)+A2*B2   | 18     | 11     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|zynq_top         | A*B                | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | (PCIN>>17)+A*B     | 12     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | (PCIN>>17)+A*B     | 12     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B2              | 18     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A*B2    | 16     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B               | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A2*B    | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A2*B    | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A2*B2         | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B''             | 18     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A*B''   | 16     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A''*B2        | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A''*B2        | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B''             | 18     | 13     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A*B''   | 16     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B              | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A''*B2        | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A''*B2        | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B2              | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A*B2    | 16     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A2*B    | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A2*B    | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A*B''   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A2*B''             | 18     | 15     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A*B''   | 16     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B2             | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | (PCIN>>17)+A''*B   | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 21     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 20     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Subsystem        | A*B                | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0xb439)       | 25     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | PCIN+A*(B:0xb439)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0xb439)       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0xb439)       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 21     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 20     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Subsystem        | A*B                | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x147b)       | 25     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | PCIN+A*(B:0x147b)  | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x147b)       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x147b)       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B2               | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B2    | 23     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B2               | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B2    | 18     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x6a7f)       | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | PCIN+A*(B:0x6a7f)  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x6a7f)       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x6a7f)       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 19     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 19     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Subsystem        | A*B                | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0xcccd)       | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | PCIN+A*(B:0xcccd)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0xcccd)       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0xcccd)       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 21     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 20     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Subsystem        | A*B                | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x167a1)      | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | PCIN+A*(B:0x167a1) | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x167a1)      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x167a1)      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 19     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B''              | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B''   | 18     | 12     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x6a7f)       | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | PCIN+A*(B:0x6a7f)  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x6a7f)       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*(B:0x6a7f)       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17)+A*B     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_pl_lol'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 2663.570 ; gain = 730.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2740.910 ; gain = 808.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|zynq_top                               | u_FIFO_system1/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg    | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_1/u_FFT          | u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg         | 2 K x 28(READ_FIRST)   | W |   | 2 K x 28(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|u_integration_block1i_2/u_FIFO_system3 | u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg                   | 8 K x 16(READ_FIRST)   | W |   | 8 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+---------------------------------------+-------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_11/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_10/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_re_01_generic/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/u_HDL_FIFO1_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2810.691 ; gain = 877.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 2814.500 ; gain = 881.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 2814.500 ; gain = 881.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2814.500 ; gain = 881.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2814.500 ; gain = 881.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2816.109 ; gain = 883.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2816.109 ; gain = 883.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|integration_block1__GB0 | u_FIFO_system1/tuneback_reg_reg[6143]                                                                | 4096   | 1     | YES          | NO                 | YES               | 0      | 128     | 
|integration_block1__GB0 | u_accumulator_scorer/Delay3_reg_reg[4031]                                                            | 4032   | 1     | YES          | NO                 | YES               | 0      | 126     | 
|integration_block1__GB0 | u_FIFO_system1/Delay_reg_reg[2047]                                                                   | 2048   | 1     | YES          | NO                 | YES               | 0      | 64      | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__0                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__1                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__2                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__3                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__4                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__5                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__6                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__7                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__8                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_im_reg_reg__9                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__19 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__20 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__21 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__22 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__23 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__24 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__25 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__26 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__27 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__28 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__29 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__30 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__31 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__32 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__33 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__34 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult2_re_pipe10__35 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg                       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__0                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__1                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__2                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__3                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__4                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__5                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__6                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__7                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__8                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/din_re_reg_reg__9                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__19 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__20 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__21 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__22 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__23 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__24 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__25 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__26 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__27 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__28 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__29 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__30 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__31 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__32 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__33 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__34 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/u_MUL4/Complex4Multiply_mult1_re_pipe10__35 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_2_reg[7][27]                   | 9      | 28    | YES          | NO                 | YES               | 28     | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[7][27]                   | 9      | 28    | YES          | NO                 | YES               | 28     | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/btfOut_vld_1_reg                            | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|zynq_top                | PL_i/u_integration_block1/u_accumulator_scorer/Delay1_reg_reg[62]                                    | 63     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|zynq_top                | PL_i/u_integration_block1/Delay_reg_reg[6144]                                                        | 6145   | 1     | YES          | NO                 | YES               | 0      | 192     | 
|zynq_top                | PL_i/u_integration_block1/u_FIFO_system1/tuneback_reg_reg_r_2045                                     | 2047   | 1     | YES          | NO                 | YES               | 0      | 64      | 
|zynq_top                | PL_i/u_integration_block1/u_FIFO_system1/tuneback_reg_reg_r_4029                                     | 1984   | 1     | YES          | NO                 | YES               | 0      | 62      | 
|zynq_top                | PL_i/u_integration_block1/u_FIFO_system1/tuneback_reg_reg_r_4093                                     | 64     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|zynq_top                | PL_i/Delay_reg_reg[15]                                                                               | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|D2               | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A'*B'     | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B'              | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A'*B'     | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A'*B'     | 17     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A'*B''    | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B'             | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A''*B'        | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A''*B'        | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A'*B''    | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B'             | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A''*B'        | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN+A''*B'        | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A'*B'     | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A'*B'     | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A'*B''             | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|D2               | PCIN>>17+A''*B'    | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A'*B'              | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Complex4Multiply | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Complex4Multiply | (PCIN>>17+A'*B')'  | 17     | 18     | -      | -      | 39     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 18     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 17     | 6      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 18     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 23     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B')'   | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B               | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B)'   | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 15     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 20     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 19     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B')'   | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B               | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B)'   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 18     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 22     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 22     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B)'   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B               | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B)'   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 20     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 14     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 19     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B')'   | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B               | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B)'   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 20     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B''             | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B'')' | 17     | 5      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 19     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B')'   | 19     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B               | 17     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B)'   | 17     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | (A*B)'             | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Subsystem        | (PCIN>>17+(A*B)')' | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Subsystem        | (A*B)'             | 14     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|Subsystem        | (PCIN>>17+(A*B)')' | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Subsystem        | A*B                | 22     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 22     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 22     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A*B)'    | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN+A*B)'        | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B)'   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|Subsystem        | A'*B               | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|Subsystem        | (PCIN>>17+A'*B)'   | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|zynq_top         | A*B                | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN>>17+A*B       | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN>>17+A*B       | 0      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN>>17+A*B       | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | A*B                | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN>>17+A*B       | 0      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|zynq_top         | PCIN+A*B           | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |clk_wiz_0                       |         1|
|2     |design_1_xbar_0                 |         1|
|3     |design_1_auto_pc_0              |         1|
|4     |design_1_auto_pc_1              |         1|
|5     |design_1_axi_bram_ctrl_0_0      |         1|
|6     |design_1_axi_gpio_0_0           |         1|
|7     |design_1_blk_mem_gen_0_0        |         1|
|8     |design_1_proc_sys_reset_0_0     |         1|
|9     |design_1_processing_system7_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |clk_wiz                       |     1|
|2     |design_1_auto_pc              |     2|
|4     |design_1_axi_bram_ctrl_0      |     1|
|5     |design_1_axi_gpio_0           |     1|
|6     |design_1_blk_mem_gen_0        |     1|
|7     |design_1_proc_sys_reset_0     |     1|
|8     |design_1_processing_system7_0 |     1|
|9     |design_1_xbar                 |     1|
|10    |CARRY4                        |   781|
|11    |DSP48E1                       |   173|
|24    |LUT1                          |   184|
|25    |LUT2                          |  1803|
|26    |LUT3                          |  1997|
|27    |LUT4                          |  1811|
|28    |LUT5                          |  1099|
|29    |LUT6                          |  2807|
|30    |MUXF7                         |     1|
|31    |RAMB18E1                      |     2|
|33    |RAMB36E1                      |    20|
|35    |SRL16E                        |   114|
|36    |SRLC32E                       |   640|
|37    |FDRE                          | 11192|
|38    |FDSE                          |    35|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2816.109 ; gain = 883.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1255 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 2816.109 ; gain = 767.566
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2816.109 ; gain = 883.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 2829.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 977 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2834.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 665399a6
INFO: [Common 17-83] Releasing license: Synthesis
257 Infos, 233 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:31 . Memory (MB): peak = 2834.434 ; gain = 1312.973
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Simon/Documents/VIVADO_projects/Alinx_GA/ps_uart.runs/synth_1/zynq_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_top_utilization_synth.rpt -pb zynq_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 20:35:26 2024...
