 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Fri May  6 16:33:38 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'remap_top', port 'num_i[0]' is not connected to any nets. (LINT-28)
1
 
****************************************
Report : qor
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:33:38 2022
****************************************


  Timing Path Group 'VCLK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          1.85
  Critical Path Slack:           0.00
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:         55
  Leaf Cell Count:               2155
  Buf/Inv Cell Count:             552
  Buf Cell Count:                  23
  Inv Cell Count:                 529
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2155
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    14901.017418
  Noncombinational Area:     0.000000
  Buf/Inv Area:           2254.470366
  Total Buffer Area:           177.81
  Total Inverter Area:        2076.66
  Macro/Black Box Area:      9.878400
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             14910.895818
  Design Area:           14910.895818


  Design Rules
  -----------------------------------
  Total Number of Nets:          2199
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: icd2linux42

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    2.22
  Logic Optimization:                 52.27
  Mapping Optimization:               38.55
  -----------------------------------------
  Overall Compile Time:              103.59
  Overall Compile Wall Clock Time:   105.54

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
 
****************************************
Report : constraint
        -all_violators
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:33:39 2022
****************************************


   max_leakage_power

                             Required        Actual
   Design                   Leakage Power  Leakage Power     Slack
   -----------------------------------------------------------------
   remap_top                    0.00       4294094080.00  -4294094080.00
                                                                    (VIOLATED)


1
 
****************************************
Report : power
        -analysis_effort low
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:33:39 2022
****************************************


Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)


Operating Conditions: Worst   Library: CORE90GPSVT
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
remap_top              area_12Kto18K     CORE90GPSVT
remap                  area_6Kto12K      CORE90GPSVT


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 344.7566 uW   (48%)
  Net Switching Power  = 380.8728 uW   (52%)
                         ---------
Total Dynamic Power    = 725.6294 uW  (100%)

Cell Leakage Power     =   2.9342 mW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.3448            0.3809        2.9342e+09            3.6598  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total              0.3448 mW         0.3809 mW     2.9342e+09 pW         3.6598 mW
1
 
****************************************
Report : area
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:33:39 2022
****************************************

Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)

Number of ports:                           64
Number of nets:                           536
Number of cells:                          479
Number of combinational cells:            478
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        140
Number of references:                     124

Combinational area:              14901.017418
Buf/Inv area:                     2254.470366
Noncombinational area:               0.000000
Macro/Black Box area:                9.878400
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 14910.895818
Total area:                 undefined
1
 
****************************************
Report : design
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:33:39 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    CORE90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db)
    CORX90GPSVT (File: /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db)

Local Link Library:

    {/net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db, /net/vlsiapp/usr6/library/STM/cmos090/PR90M7_SNPS-AVT_2.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/PR90M7_Worst.db, /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS//bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : Worst
    Library : CORE90GPSVT
    Process :   1.20
    Temperature : 125.00
    Voltage :   0.90
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   area_12Kto18K
Location       :   CORE90GPSVT
Resistance     :   1.94119
Capacitance    :   1
Area           :   0
Slope          :   0.0020759
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     0.00
     2     0.00
     3     0.01
     4     0.01
     5     0.01
     6     0.01
     7     0.01
     8     0.02
     9     0.02
    10     0.02
    11     0.02
    12     0.02
    13     0.03
    14     0.03
    15     0.03



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 15
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:33:39 2022
****************************************

Operating Conditions: Worst   Library: CORE90GPSVT
Wire Load Model Mode: enclosed

  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[18] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[28] (in)                           0.02       0.07 r
  U293/Z (BFSVTX4)                         0.07       0.14 r
  U594/Z (AO21DSVTX8)                      0.05       0.19 f
  U622/Z (AO6ABSVTX2)                      0.07       0.26 r
  U623/Z (ND2SVTX4)                        0.05       0.31 f
  U624/Z (NR2SVTX8)                        0.05       0.37 r
  U366/Z (ND2SVTX6)                        0.04       0.41 f
  U629/Z (NR2SVTX8)                        0.07       0.47 r
  U630/Z (IVSVTX12)                        0.06       0.54 f
  U496/Z (ND3ASVTX2)                       0.13       0.66 f
  U209/Z (AO7SVTX4)                        0.08       0.74 r
  U677/Z (ND2ASVTX8)                       0.05       0.79 f
  re_map/m1[17] (remap)                    0.00       0.79 f
  re_map/U264/Z (IVSVTX8)                  0.04       0.83 r
  re_map/U959/Z (IVSVTX12)                 0.03       0.86 f
  re_map/U853/Z (F_ND2SVTX0H)              0.08       0.95 r
  re_map/U852/Z (ND2SVTX2)                 0.09       1.04 f
  re_map/U1148/Z (NR2SVTX4)                0.08       1.12 r
  re_map/U819/Z (IVSVTX2)                  0.06       1.18 f
  re_map/U1105/Z (ND4SVTX2)                0.07       1.25 r
  re_map/U1057/Z (IVSVTX2)                 0.05       1.31 f
  re_map/U93/Z (ND3SVTX1)                  0.09       1.40 r
  re_map/U1423/Z (AN3CSVTX6)               0.11       1.51 r
  re_map/U1559/Z (IVSVTX2)                 0.03       1.54 f
  re_map/U420/Z (ND2SVTX4)                 0.04       1.57 r
  re_map/U769/Z (ND2SVTX4)                 0.04       1.62 f
  re_map/U413/Z (NR2ASVTX4)                0.05       1.66 r
  re_map/U303/Z (AO6SVTX4)                 0.07       1.73 f
  re_map/U410/Z (AO7SVTX6)                 0.05       1.79 r
  re_map/U1562/Z (ENSVTX4)                 0.11       1.90 f
  re_map/m2[18] (remap)                    0.00       1.90 f
  rslt_o[18] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[25] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[28] (in)                           0.02       0.07 r
  U293/Z (BFSVTX4)                         0.07       0.14 r
  U594/Z (AO21DSVTX8)                      0.05       0.19 f
  U622/Z (AO6ABSVTX2)                      0.07       0.26 r
  U623/Z (ND2SVTX4)                        0.05       0.31 f
  U624/Z (NR2SVTX8)                        0.05       0.37 r
  U366/Z (ND2SVTX6)                        0.04       0.41 f
  U629/Z (NR2SVTX8)                        0.07       0.47 r
  U630/Z (IVSVTX12)                        0.06       0.54 f
  U496/Z (ND3ASVTX2)                       0.13       0.66 f
  U209/Z (AO7SVTX4)                        0.08       0.74 r
  U677/Z (ND2ASVTX8)                       0.05       0.79 f
  re_map/m1[17] (remap)                    0.00       0.79 f
  re_map/U264/Z (IVSVTX8)                  0.04       0.83 r
  re_map/U959/Z (IVSVTX12)                 0.03       0.86 f
  re_map/U851/Z (ND2SVTX2)                 0.06       0.92 r
  re_map/U698/Z (ND2SVTX2)                 0.05       0.98 f
  re_map/U747/Z (AO3SVTX2)                 0.09       1.07 r
  re_map/U1030/Z (AO6SVTX8)                0.10       1.17 f
  re_map/U1087/Z (ND2SVTX4)                0.06       1.23 r
  re_map/U729/Z (ND3SVTX4)                 0.06       1.29 f
  re_map/U309/Z (AN3SVTX4)                 0.10       1.39 f
  re_map/U1293/Z (ND2SVTX4)                0.03       1.42 r
  re_map/U971/Z (ND3SVTX4)                 0.05       1.47 f
  re_map/U316/Z (ND3SVTX6)                 0.06       1.53 r
  re_map/U358/Z (ND2ASVTX6)                0.05       1.58 f
  re_map/U802/Z (AO1CDSVTX2)               0.14       1.72 f
  re_map/U350/Z (NR2SVTX2)                 0.05       1.76 r
  re_map/U915/Z (NR2SVTX2)                 0.06       1.82 f
  re_map/U699/Z (NR3SVTX6)                 0.08       1.90 r
  re_map/m2[25] (remap)                    0.00       1.90 r
  rslt_o[25] (out)                         0.00       1.90 r
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[21] (input port clocked by VCLK)
  Endpoint: rslt_o[22] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[21] (in)                           0.01       0.06 f
  U571/Z (NR2SVTX6)                        0.04       0.10 r
  U572/Z (ND2SVTX8)                        0.06       0.16 f
  U423/Z (NR3SVTX6)                        0.08       0.24 r
  U591/Z (ND2ASVTX8)                       0.04       0.28 f
  U284/Z (ND2SVTX6)                        0.04       0.32 r
  U472/Z (IVSVTX2)                         0.04       0.36 f
  U645/Z (ND2SVTX6)                        0.06       0.42 r
  U444/Z (ND3SVTX1)                        0.08       0.50 f
  U218/Z (NR2ASVTX4)                       0.13       0.62 f
  U505/Z (MUX21NSVTX6)                     0.11       0.74 r
  re_map/m1[2] (remap)                     0.00       0.74 r
  re_map/U927/Z (F_ND2ASVTX2)              0.10       0.83 f
  re_map/U552/Z (NR2SVTX2)                 0.06       0.89 r
  re_map/U759/Z (NR2SVTX2)                 0.07       0.96 f
  re_map/U527/Z (NR3SVTX4)                 0.06       1.02 r
  re_map/U577/Z (AO7SVTX2)                 0.07       1.09 f
  re_map/U934/Z (ND3SVTX4)                 0.06       1.14 r
  re_map/U376/Z (AO6ASVTX6)                0.06       1.21 f
  re_map/U471/Z (IVSVTX10)                 0.04       1.25 r
  re_map/U1448/Z (AO17SVTX2)               0.07       1.31 f
  re_map/U81/Z (AN2SVTX2)                  0.11       1.42 f
  re_map/U1449/Z (ND2SVTX4)                0.03       1.45 r
  re_map/U433/Z (ND3SVTX6)                 0.06       1.51 f
  re_map/U1461/Z (AO7SVTX6)                0.06       1.57 r
  re_map/U38/Z (NR2ASVTX4)                 0.11       1.68 r
  re_map/U1068/Z (ND2SVTX4)                0.06       1.74 f
  re_map/U975/Z (ND2ASVTX8)                0.04       1.78 r
  re_map/U9/Z (NR3SVTX6)                   0.04       1.83 f
  re_map/U931/Z (AO1SVTX8)                 0.07       1.90 r
  re_map/m2[22] (remap)                    0.00       1.90 r
  rslt_o[22] (out)                         0.00       1.90 r
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[23] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[28] (in)                           0.02       0.07 r
  U293/Z (BFSVTX4)                         0.07       0.14 r
  U594/Z (AO21DSVTX8)                      0.05       0.19 f
  U622/Z (AO6ABSVTX2)                      0.07       0.26 r
  U623/Z (ND2SVTX4)                        0.05       0.31 f
  U624/Z (NR2SVTX8)                        0.05       0.37 r
  U366/Z (ND2SVTX6)                        0.04       0.41 f
  U629/Z (NR2SVTX8)                        0.07       0.47 r
  U630/Z (IVSVTX12)                        0.06       0.54 f
  U496/Z (ND3ASVTX2)                       0.13       0.66 f
  U209/Z (AO7SVTX4)                        0.08       0.74 r
  U677/Z (ND2ASVTX8)                       0.05       0.79 f
  re_map/m1[17] (remap)                    0.00       0.79 f
  re_map/U264/Z (IVSVTX8)                  0.04       0.83 r
  re_map/U959/Z (IVSVTX12)                 0.03       0.86 f
  re_map/U853/Z (F_ND2SVTX0H)              0.08       0.95 r
  re_map/U852/Z (ND2SVTX2)                 0.09       1.04 f
  re_map/U1148/Z (NR2SVTX4)                0.08       1.12 r
  re_map/U819/Z (IVSVTX2)                  0.06       1.18 f
  re_map/U1105/Z (ND4SVTX2)                0.07       1.25 r
  re_map/U1057/Z (IVSVTX2)                 0.05       1.31 f
  re_map/U93/Z (ND3SVTX1)                  0.09       1.40 r
  re_map/U1423/Z (AN3CSVTX6)               0.11       1.51 r
  re_map/U685/Z (AO7SVTX4)                 0.04       1.55 f
  re_map/U1431/Z (IVSVTX4)                 0.03       1.57 r
  re_map/U1432/Z (ND2SVTX4)                0.03       1.60 f
  re_map/U412/Z (ND2SVTX6)                 0.04       1.64 r
  re_map/U1460/Z (ND2SVTX8)                0.04       1.68 f
  re_map/U1073/Z (ND2SVTX4)                0.05       1.73 r
  re_map/U1066/Z (IVSVTX4)                 0.03       1.77 f
  re_map/U974/Z (AO7SVTX8)                 0.04       1.80 r
  re_map/U1510/Z (ENSVTX8)                 0.09       1.90 f
  re_map/m2[23] (remap)                    0.00       1.90 f
  rslt_o[23] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[21] (input port clocked by VCLK)
  Endpoint: rslt_o[21] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[21] (in)                           0.01       0.06 f
  U571/Z (NR2SVTX6)                        0.04       0.10 r
  U572/Z (ND2SVTX8)                        0.06       0.16 f
  U423/Z (NR3SVTX6)                        0.08       0.24 r
  U591/Z (ND2ASVTX8)                       0.04       0.28 f
  U284/Z (ND2SVTX6)                        0.04       0.32 r
  U472/Z (IVSVTX2)                         0.04       0.36 f
  U645/Z (ND2SVTX6)                        0.06       0.42 r
  U444/Z (ND3SVTX1)                        0.08       0.50 f
  U218/Z (NR2ASVTX4)                       0.13       0.62 f
  U505/Z (MUX21NSVTX6)                     0.11       0.74 r
  re_map/m1[2] (remap)                     0.00       0.74 r
  re_map/U927/Z (F_ND2ASVTX2)              0.10       0.83 f
  re_map/U552/Z (NR2SVTX2)                 0.06       0.89 r
  re_map/U759/Z (NR2SVTX2)                 0.07       0.96 f
  re_map/U527/Z (NR3SVTX4)                 0.06       1.02 r
  re_map/U577/Z (AO7SVTX2)                 0.07       1.09 f
  re_map/U934/Z (ND3SVTX4)                 0.06       1.14 r
  re_map/U376/Z (AO6ASVTX6)                0.06       1.21 f
  re_map/U471/Z (IVSVTX10)                 0.04       1.25 r
  re_map/U1448/Z (AO17SVTX2)               0.07       1.31 f
  re_map/U81/Z (AN2SVTX2)                  0.11       1.42 f
  re_map/U1449/Z (ND2SVTX4)                0.03       1.45 r
  re_map/U433/Z (ND3SVTX6)                 0.06       1.51 f
  re_map/U1461/Z (AO7SVTX6)                0.06       1.57 r
  re_map/U38/Z (NR2ASVTX4)                 0.11       1.68 r
  re_map/U1068/Z (ND2SVTX4)                0.06       1.74 f
  re_map/U750/Z (AO6SVTX6)                 0.05       1.79 r
  re_map/U4/Z (ENSVTX6)                    0.11       1.90 f
  re_map/m2[21] (remap)                    0.00       1.90 f
  rslt_o[21] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[21] (input port clocked by VCLK)
  Endpoint: rslt_o[24] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[21] (in)                           0.01       0.06 f
  U571/Z (NR2SVTX6)                        0.04       0.10 r
  U572/Z (ND2SVTX8)                        0.06       0.16 f
  U423/Z (NR3SVTX6)                        0.08       0.24 r
  U591/Z (ND2ASVTX8)                       0.04       0.28 f
  U284/Z (ND2SVTX6)                        0.04       0.32 r
  U472/Z (IVSVTX2)                         0.04       0.36 f
  U645/Z (ND2SVTX6)                        0.06       0.42 r
  U444/Z (ND3SVTX1)                        0.08       0.50 f
  U218/Z (NR2ASVTX4)                       0.13       0.62 f
  U505/Z (MUX21NSVTX6)                     0.11       0.74 r
  re_map/m1[2] (remap)                     0.00       0.74 r
  re_map/U927/Z (F_ND2ASVTX2)              0.10       0.83 f
  re_map/U552/Z (NR2SVTX2)                 0.06       0.89 r
  re_map/U759/Z (NR2SVTX2)                 0.07       0.96 f
  re_map/U527/Z (NR3SVTX4)                 0.06       1.02 r
  re_map/U577/Z (AO7SVTX2)                 0.07       1.09 f
  re_map/U934/Z (ND3SVTX4)                 0.06       1.14 r
  re_map/U376/Z (AO6ASVTX6)                0.06       1.21 f
  re_map/U471/Z (IVSVTX10)                 0.04       1.25 r
  re_map/U1448/Z (AO17SVTX2)               0.07       1.31 f
  re_map/U81/Z (AN2SVTX2)                  0.11       1.42 f
  re_map/U1449/Z (ND2SVTX4)                0.03       1.45 r
  re_map/U433/Z (ND3SVTX6)                 0.06       1.51 f
  re_map/U1461/Z (AO7SVTX6)                0.06       1.57 r
  re_map/U584/Z (AO7SVTX4)                 0.06       1.63 f
  re_map/U1063/Z (NR2SVTX2)                0.06       1.69 r
  re_map/U1073/Z (ND2SVTX4)                0.05       1.74 f
  re_map/U1067/Z (ND2SVTX4)                0.05       1.79 r
  re_map/U407/Z (NR3ABSVTX4)               0.04       1.83 f
  re_map/U1507/Z (AO1SVTX8)                0.07       1.90 r
  re_map/m2[24] (remap)                    0.00       1.90 r
  rslt_o[24] (out)                         0.00       1.90 r
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[21] (input port clocked by VCLK)
  Endpoint: rslt_o[19] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[21] (in)                           0.01       0.06 f
  U571/Z (NR2SVTX6)                        0.04       0.10 r
  U572/Z (ND2SVTX8)                        0.06       0.16 f
  U289/Z (F_IVSVTX1)                       0.07       0.23 r
  U621/Z (ND3SVTX4)                        0.06       0.29 f
  U623/Z (ND2SVTX4)                        0.04       0.33 r
  U624/Z (NR2SVTX8)                        0.05       0.38 f
  U649/Z (NR2ASVTX6)                       0.09       0.47 f
  U347/Z (IVSVTX2)                         0.03       0.49 r
  U328/Z (OR2SVTX4)                        0.07       0.56 r
  U567/Z (NR2SVTX2)                        0.04       0.60 f
  U650/Z (AO6SVTX2)                        0.08       0.69 r
  U356/Z (ND2SVTX6)                        0.09       0.77 f
  re_map/m1[16] (remap)                    0.00       0.77 f
  re_map/U268/Z (IVSVTX8)                  0.06       0.83 r
  re_map/U253/Z (CTIVSVTX10)               0.04       0.87 f
  re_map/U1334/Z (EN3SVTX4)                0.19       1.06 f
  re_map/U1335/Z (NR2SVTX4)                0.06       1.12 r
  re_map/U1336/Z (NR2SVTX4)                0.06       1.18 f
  re_map/U1337/Z (ND2SVTX4)                0.05       1.23 r
  re_map/U1338/Z (NR2SVTX4)                0.05       1.28 f
  re_map/U771/Z (ND2SVTX4)                 0.05       1.33 r
  re_map/U1405/Z (IVSVTX4)                 0.04       1.37 f
  re_map/U1407/Z (AO7SVTX6)                0.04       1.41 r
  re_map/U435/Z (ND4ABCSVTX4)              0.04       1.45 f
  re_map/U987/Z (AO3ABSVTX4)               0.07       1.52 r
  re_map/U1064/Z (NR3SVTX8)                0.07       1.58 f
  re_map/U922/Z (NR2ASVTX4)                0.05       1.63 r
  re_map/U25/Z (BFSVTX4)                   0.08       1.71 r
  re_map/U18/Z (CTIVSVTX2)                 0.03       1.74 f
  re_map/U1563/Z (ND2SVTX2)                0.04       1.78 r
  re_map/U680/Z (ENSVTX4)                  0.12       1.90 f
  re_map/m2[19] (remap)                    0.00       1.90 f
  rslt_o[19] (out)                         0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[17] (input port clocked by VCLK)
  Endpoint: rslt_o[6] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[17] (in)                           0.01       0.06 r
  U449/Z (IVSVTX2)                         0.04       0.10 f
  U606/Z (ND3SVTX4)                        0.04       0.14 r
  U487/Z (AO7SVTX4)                        0.04       0.19 f
  U607/Z (ND2SVTX4)                        0.04       0.23 r
  U608/Z (AO7NSVTX8)                       0.07       0.30 r
  U634/Z (IVSVTX4)                         0.02       0.32 f
  U635/Z (OR2SVTX8)                        0.10       0.42 f
  U253/Z (IVSVTX8)                         0.03       0.45 r
  U249/Z (ND3ABSVTX4)                      0.03       0.48 f
  U545/Z (NR2SVTX2)                        0.08       0.55 r
  U540/Z (AO17SVTX4)                       0.06       0.62 f
  U512/Z (AO7SVTX6)                        0.07       0.68 r
  re_map/m1[3] (remap)                     0.00       0.68 r
  re_map/U275/Z (IVSVTX4)                  0.06       0.74 f
  re_map/U287/Z (CTIVSVTX10)               0.04       0.78 r
  re_map/U1167/Z (AO7SVTX1)                0.09       0.88 f
  re_map/U1168/Z (F_AN2SVTX2)              0.13       1.00 f
  re_map/U1170/Z (AO7SVTX4)                0.06       1.06 r
  re_map/U513/Z (AO6SVTX6)                 0.06       1.13 f
  re_map/U58/Z (IVSVTX0H)                  0.08       1.21 r
  re_map/U1172/Z (ND2SVTX2)                0.06       1.26 f
  re_map/U44/Z (AN2BSVTX2)                 0.12       1.38 f
  re_map/U1471/Z (AO7SVTX1)                0.09       1.47 r
  re_map/U1472/Z (ENSVTX0H)                0.15       1.62 r
  re_map/U441/Z (AO6ABSVTX2)               0.11       1.73 r
  re_map/U427/Z (B_ND2SVTX1)               0.17       1.90 f
  re_map/m2[6] (remap)                     0.00       1.90 f
  rslt_o[6] (out)                          0.00       1.90 f
  data arrival time                                   1.90

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: num_i[27] (input port clocked by VCLK)
  Endpoint: rslt_o[20] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[27] (in)                           0.01       0.06 f
  U573/Z (NR2SVTX8)                        0.04       0.10 r
  U574/Z (ND2SVTX8)                        0.05       0.15 f
  U303/Z (IVSVTX8)                         0.03       0.18 r
  U297/Z (IVSVTX10)                        0.02       0.21 f
  U292/Z (NR2SVTX6)                        0.03       0.24 r
  U373/Z (ND3ABSVTX8)                      0.05       0.29 f
  U277/Z (BFSVTX8)                         0.10       0.39 f
  U262/Z (IVSVTX2)                         0.03       0.42 r
  U349/Z (ND2SVTX2)                        0.03       0.45 f
  U329/Z (ND2SVTX2)                        0.05       0.50 r
  U661/Z (ND3SVTX2)                        0.09       0.59 f
  U520/Z (ND3SVTX8)                        0.08       0.67 r
  U440/Z (CTIVSVTX4)                       0.05       0.72 f
  U393/Z (AO7SVTX8)                        0.05       0.77 r
  re_map/m1[21] (remap)                    0.00       0.77 r
  re_map/U261/Z (IVSVTX8)                  0.04       0.81 f
  re_map/U258/Z (IVSVTX4)                  0.05       0.86 r
  re_map/U1316/Z (AO7SVTX2)                0.07       0.92 f
  re_map/U1317/Z (ND2SVTX2)                0.05       0.97 r
  re_map/U486/Z (CTIVSVTX2)                0.05       1.03 f
  re_map/U1319/Z (ND2SVTX4)                0.06       1.09 r
  re_map/U783/Z (CTIVSVTX2)                0.05       1.14 f
  re_map/U1378/Z (NR2SVTX2)                0.06       1.19 r
  re_map/U1379/Z (ND2SVTX4)                0.04       1.23 f
  re_map/U449/Z (AO7ABSVTX6)               0.03       1.27 r
  re_map/U92/Z (IVSVTX2)                   0.03       1.30 f
  re_map/U899/Z (AN3SVTX2)                 0.10       1.39 f
  re_map/U434/Z (NR3ASVTX4)                0.11       1.51 f
  re_map/U1395/Z (NR2SVTX4)                0.04       1.55 r
  re_map/U1396/Z (ND2SVTX4)                0.05       1.60 f
  re_map/U5/Z (NR2ASVTX1)                  0.15       1.74 f
  re_map/U1509/Z (ENSVTX4)                 0.15       1.89 f
  re_map/m2[20] (remap)                    0.00       1.89 f
  rslt_o[20] (out)                         0.00       1.89 f
  data arrival time                                   1.89

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: num_i[18] (input port clocked by VCLK)
  Endpoint: rslt_o[14] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[18] (in)                           0.02       0.07 r
  U557/Z (ND3ABSVTX6)                      0.09       0.16 r
  U516/Z (AO7SVTX1)                        0.10       0.26 f
  U447/Z (NR2SVTX2)                        0.10       0.36 r
  U384/Z (AO21SVTX2)                       0.08       0.44 f
  U484/Z (AO1ASVTX6)                       0.14       0.58 f
  U656/Z (MUX21NSVTX8)                     0.15       0.73 r
  re_map/m1[12] (remap)                    0.00       0.73 r
  re_map/U1267/Z (NR2SVTX2)                0.12       0.86 f
  re_map/U609/Z (AO6SVTX2)                 0.09       0.94 r
  re_map/U638/Z (AO7SVTX4)                 0.07       1.01 f
  re_map/U630/Z (AO6SVTX4)                 0.07       1.08 r
  re_map/U477/Z (AO7SVTX6)                 0.06       1.14 f
  re_map/U160/Z (BFSVTX8)                  0.08       1.22 f
  re_map/U1274/Z (AO6SVTX4)                0.04       1.26 r
  re_map/U1275/Z (AO7SVTX1)                0.08       1.34 f
  re_map/U894/Z (ENSVTX0H)                 0.15       1.49 r
  re_map/U800/Z (AO4SVTX1)                 0.10       1.59 f
  re_map/U1279/Z (AO6SVTX2)                0.08       1.68 r
  re_map/U1280/Z (AO7SVTX2)                0.07       1.74 f
  re_map/U914/Z (AO6SVTX2)                 0.08       1.82 r
  re_map/U913/Z (AO7ABSVTX4)               0.07       1.89 f
  re_map/m2[14] (remap)                    0.00       1.89 f
  rslt_o[14] (out)                         0.00       1.89 f
  data arrival time                                   1.89

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: num_i[30] (input port clocked by VCLK)
  Endpoint: rslt_o[12] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[30] (in)                           0.02       0.07 r
  U531/Z (NR2SVTX4)                        0.05       0.12 f
  U569/Z (ND2SVTX8)                        0.05       0.17 r
  U552/Z (IVSVTX8)                         0.04       0.20 f
  U583/Z (ND2ASVTX8)                       0.04       0.24 r
  U286/Z (IVSVTX10)                        0.04       0.28 f
  U438/Z (NR3ABSVTX2)                      0.10       0.39 f
  U504/Z (IVSVTX4)                         0.03       0.42 r
  U522/Z (AN2SVTX8)                        0.06       0.49 r
  U427/Z (AO7SVTX8)                        0.04       0.52 f
  U426/Z (MUX21NSVTX6)                     0.08       0.60 r
  U417/Z (MUX21NSVTX6)                     0.06       0.66 f
  re_map/m1[8] (remap)                     0.00       0.66 f
  re_map/U273/Z (IVSVTX6)                  0.06       0.72 r
  re_map/U349/Z (IVSVTX10)                 0.05       0.77 f
  re_map/U846/Z (AN2SVTX0H)                0.12       0.89 f
  re_map/U1232/Z (AO6SVTX1)                0.14       1.02 r
  re_map/U1238/Z (AO1CDSVTX4)              0.17       1.19 r
  re_map/U675/Z (AO7SVTX2)                 0.08       1.28 f
  re_map/U45/Z (IVSVTX0H)                  0.09       1.37 r
  re_map/U1547/Z (AO7SVTX1)                0.09       1.46 f
  re_map/U1548/Z (ENSVTX0H)                0.15       1.61 r
  re_map/U1549/Z (AO4SVTX1)                0.10       1.71 f
  re_map/U1557/Z (AO1SVTX4)                0.09       1.80 r
  re_map/U1558/Z (AO7SVTX4)                0.09       1.89 f
  re_map/m2[12] (remap)                    0.00       1.89 f
  rslt_o[12] (out)                         0.00       1.89 f
  data arrival time                                   1.89

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: num_i[27] (input port clocked by VCLK)
  Endpoint: rslt_o[7] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[27] (in)                           0.01       0.06 f
  U573/Z (NR2SVTX8)                        0.04       0.10 r
  U574/Z (ND2SVTX8)                        0.05       0.15 f
  U303/Z (IVSVTX8)                         0.03       0.18 r
  U297/Z (IVSVTX10)                        0.02       0.21 f
  U292/Z (NR2SVTX6)                        0.03       0.24 r
  U373/Z (ND3ABSVTX8)                      0.05       0.29 f
  U612/Z (ND2ASVTX8)                       0.04       0.34 r
  U281/Z (IVSVTX6)                         0.03       0.37 f
  U387/Z (AO2SVTX4)                        0.06       0.43 r
  U232/Z (IVSVTX2)                         0.05       0.48 f
  U340/Z (MUX21NSVTX6)                     0.07       0.55 r
  U406/Z (AO2ABSVTX2)                      0.15       0.70 r
  U483/Z (AO7ABSVTX8)                      0.07       0.78 f
  re_map/m1[15] (remap)                    0.00       0.78 f
  re_map/U270/Z (IVSVTX8)                  0.05       0.83 r
  re_map/U1110/Z (ND2SVTX4)                0.04       0.87 f
  re_map/U259/Z (ND4ABSVTX6)               0.10       0.97 f
  re_map/U382/Z (IVSVTX4)                  0.04       1.01 r
  re_map/U1145/Z (NR2SVTX4)                0.04       1.05 f
  re_map/U1278/Z (NR2SVTX4)                0.05       1.10 r
  re_map/U185/Z (AO6SVTX4)                 0.07       1.17 f
  re_map/U461/Z (IVSVTX4)                  0.04       1.21 r
  re_map/U327/Z (ND2SVTX8)                 0.05       1.26 f
  re_map/U324/Z (IVSVTX6)                  0.04       1.30 r
  re_map/U41/Z (BFSVTX4)                   0.09       1.40 r
  re_map/U1585/Z (AO4SVTX1)                0.10       1.50 f
  re_map/U1586/Z (AO6SVTX1)                0.11       1.61 r
  re_map/U1587/Z (AO7SVTX2)                0.08       1.69 f
  re_map/U415/Z (AO6SVTX2)                 0.07       1.76 r
  re_map/U355/Z (AO7SVTX2)                 0.12       1.88 f
  re_map/m2[7] (remap)                     0.00       1.88 f
  rslt_o[7] (out)                          0.00       1.88 f
  data arrival time                                   1.88

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: num_i[27] (input port clocked by VCLK)
  Endpoint: rslt_o[5] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[27] (in)                           0.01       0.06 f
  U573/Z (NR2SVTX8)                        0.04       0.10 r
  U574/Z (ND2SVTX8)                        0.05       0.15 f
  U303/Z (IVSVTX8)                         0.03       0.18 r
  U297/Z (IVSVTX10)                        0.02       0.21 f
  U292/Z (NR2SVTX6)                        0.03       0.24 r
  U373/Z (ND3ABSVTX8)                      0.05       0.29 f
  U612/Z (ND2ASVTX8)                       0.04       0.34 r
  U281/Z (IVSVTX6)                         0.03       0.37 f
  U387/Z (AO2SVTX4)                        0.06       0.43 r
  U232/Z (IVSVTX2)                         0.05       0.48 f
  U340/Z (MUX21NSVTX6)                     0.07       0.55 r
  U406/Z (AO2ABSVTX2)                      0.15       0.70 r
  U483/Z (AO7ABSVTX8)                      0.07       0.78 f
  re_map/m1[15] (remap)                    0.00       0.78 f
  re_map/U270/Z (IVSVTX8)                  0.05       0.83 r
  re_map/U1110/Z (ND2SVTX4)                0.04       0.87 f
  re_map/U259/Z (ND4ABSVTX6)               0.10       0.97 f
  re_map/U382/Z (IVSVTX4)                  0.04       1.01 r
  re_map/U1145/Z (NR2SVTX4)                0.04       1.05 f
  re_map/U1278/Z (NR2SVTX4)                0.05       1.10 r
  re_map/U185/Z (AO6SVTX4)                 0.07       1.17 f
  re_map/U461/Z (IVSVTX4)                  0.04       1.21 r
  re_map/U327/Z (ND2SVTX8)                 0.05       1.26 f
  re_map/U324/Z (IVSVTX6)                  0.04       1.30 r
  re_map/U41/Z (BFSVTX4)                   0.09       1.40 r
  re_map/U1595/Z (AO4SVTX1)                0.10       1.50 f
  re_map/U1596/Z (AO6SVTX1)                0.11       1.61 r
  re_map/U1597/Z (AO7SVTX2)                0.08       1.69 f
  re_map/U414/Z (AO6SVTX2)                 0.07       1.76 r
  re_map/U353/Z (AO7SVTX2)                 0.12       1.88 f
  re_map/m2[5] (remap)                     0.00       1.88 f
  rslt_o[5] (out)                          0.00       1.88 f
  data arrival time                                   1.88

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: num_i[28] (input port clocked by VCLK)
  Endpoint: rslt_o[8] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 r
  num_i[28] (in)                           0.02       0.07 r
  U293/Z (BFSVTX4)                         0.07       0.14 r
  U594/Z (AO21DSVTX8)                      0.05       0.19 f
  U622/Z (AO6ABSVTX2)                      0.07       0.26 r
  U623/Z (ND2SVTX4)                        0.05       0.31 f
  U624/Z (NR2SVTX8)                        0.05       0.37 r
  U366/Z (ND2SVTX6)                        0.04       0.41 f
  U629/Z (NR2SVTX8)                        0.07       0.47 r
  U630/Z (IVSVTX12)                        0.06       0.54 f
  U642/Z (IVSVTX12)                        0.05       0.59 r
  U206/Z (MUX21SVTX4)                      0.12       0.70 r
  U203/Z (IVSVTX10)                        0.05       0.75 f
  re_map/m1[5] (remap)                     0.00       0.75 f
  re_map/U1083/Z (F_ND2SVTX0H)             0.12       0.87 r
  re_map/U1264/Z (AO7SVTX2)                0.12       0.99 f
  re_map/U71/Z (IVSVTX0H)                  0.10       1.09 r
  re_map/U886/Z (AO7SVTX2)                 0.10       1.19 f
  re_map/U500/Z (CTIVSVTX2)                0.04       1.23 r
  re_map/U1532/Z (AO7SVTX1)                0.09       1.32 f
  re_map/U1533/Z (AO6SVTX1)                0.11       1.43 r
  re_map/U1534/Z (ENSVTX0H)                0.15       1.59 r
  re_map/U903/Z (NR2ASVTX2)                0.11       1.70 r
  re_map/U422/Z (AO1SVTX2)                 0.07       1.77 f
  re_map/U1543/Z (AO7SVTX4)                0.12       1.88 r
  re_map/m2[8] (remap)                     0.00       1.88 r
  rslt_o[8] (out)                          0.00       1.88 r
  data arrival time                                   1.88

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: num_i[21] (input port clocked by VCLK)
  Endpoint: rslt_o[10] (output port clocked by VCLK)
  Path Group: VCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  remap_top          area_12Kto18K         CORE90GPSVT
  remap              area_6Kto12K          CORE90GPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.05       0.05 f
  num_i[21] (in)                           0.01       0.06 f
  U571/Z (NR2SVTX6)                        0.04       0.10 r
  U572/Z (ND2SVTX8)                        0.06       0.16 f
  U423/Z (NR3SVTX6)                        0.08       0.24 r
  U591/Z (ND2ASVTX8)                       0.04       0.28 f
  U284/Z (ND2SVTX6)                        0.04       0.32 r
  U527/Z (ND3ABSVTX6)                      0.10       0.42 r
  U526/Z (IVSVTX8)                         0.04       0.46 f
  U554/Z (IVSVTX12)                        0.04       0.50 r
  U482/Z (MUX21NSVTX6)                     0.08       0.58 f
  U206/Z (MUX21SVTX4)                      0.11       0.70 f
  U203/Z (IVSVTX10)                        0.05       0.75 r
  re_map/m1[5] (remap)                     0.00       0.75 r
  re_map/U260/Z (IVSVTX2)                  0.06       0.81 f
  re_map/U617/Z (F_AN2SVTX2)               0.09       0.90 f
  re_map/U772/Z (AO6ABSVTX2)               0.05       0.96 r
  re_map/U392/Z (AO7SVTX4)                 0.06       1.02 f
  re_map/U525/Z (IVSVTX4)                  0.04       1.06 r
  re_map/U616/Z (AO7SVTX8)                 0.04       1.10 f
  re_map/U1516/Z (IVSVTX0H)                0.10       1.20 r
  re_map/U1517/Z (AO7SVTX1)                0.14       1.34 f
  re_map/U1519/Z (AO6SVTX1)                0.11       1.45 r
  re_map/U1520/Z (ENSVTX0H)                0.16       1.60 r
  re_map/U1521/Z (NR2SVTX2)                0.07       1.67 f
  re_map/U912/Z (AO1SVTX2)                 0.08       1.75 r
  re_map/U682/Z (AO7SVTX2)                 0.13       1.88 f
  re_map/m2[10] (remap)                    0.00       1.88 f
  rslt_o[10] (out)                         0.00       1.88 f
  data arrival time                                   1.88

  max_delay                                2.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -0.05       1.90
  data required time                                  1.90
  -----------------------------------------------------------
  data required time                                  1.90
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
 
****************************************
Report : cell
Design : remap_top
Version: J-2014.09-SP2
Date   : Fri May  6 16:33:39 2022
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U200                      IVSVTX0H        CORE90GPSVT     2.195200  
U201                      AO6SVTX6        CORE90GPSVT     15.366400 
U202                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U203                      IVSVTX10        CORE90GPSVT     8.780800  
U204                      AO4SVTX4        CORE90GPSVT     14.268800 
U205                      AO20DSVTX2      CORE90GPSVT     8.780800  
U206                      MUX21SVTX4      CORE90GPSVT     13.171200 
U207                      CTIVSVTX2       CORX90GPSVT     3.292800  
U208                      AO2ABSVTX4      CORX90GPSVT     13.171200 
U209                      AO7SVTX4        CORE90GPSVT     10.976000 
U210                      NR2ASVTX1       CORE90GPSVT     4.390400  
U211                      ND2ASVTX6       CORE90GPSVT     12.073600 
U212                      CTIVSVTX2       CORX90GPSVT     3.292800  
U213                      CTIVSVTX2       CORX90GPSVT     3.292800  
U214                      NR3SVTX4        CORE90GPSVT     8.780800  
U215                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U216                      NR2ASVTX4       CORE90GPSVT     8.780800  
U217                      AO7SVTX1        CORE90GPSVT     4.390400  
U218                      NR2ASVTX4       CORE90GPSVT     8.780800  
U219                      ND2SVTX2        CORE90GPSVT     4.390400  
U220                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U221                      AO2SVTX4        CORE90GPSVT     14.268800 
U222                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U223                      AO6ASVTX2       CORE90GPSVT     7.683200  
U224                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U225                      BFSVTX10        CORE90GPSVT     12.073600 
U226                      BFSVTX6         CORE90GPSVT     7.683200  
U227                      IVSVTX4         CORE90GPSVT     4.390400  
U228                      IVSVTX0H        CORE90GPSVT     2.195200  
U229                      IVSVTX2         CORE90GPSVT     3.292800  
U230                      IVSVTX0H        CORE90GPSVT     2.195200  
U231                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U232                      IVSVTX2         CORE90GPSVT     3.292800  
U233                      IVSVTX4         CORE90GPSVT     4.390400  
U234                      IVSVTX0H        CORE90GPSVT     2.195200  
U235                      F_ND2SVTX1      CORX90GPSVT     4.390400  
U236                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U237                      ND3SVTX4        CORE90GPSVT     8.780800  
U238                      ND2ASVTX4       CORE90GPSVT     8.780800  
U239                      ND2ASVTX4       CORE90GPSVT     8.780800  
U240                      IVSVTX4         CORE90GPSVT     4.390400  
U241                      AO7SVTX2        CORE90GPSVT     6.585600  
U242                      IVSVTX2         CORE90GPSVT     3.292800  
U243                      CTIVSVTX4       CORX90GPSVT     4.390400  
U244                      IVSVTX0H        CORE90GPSVT     2.195200  
U245                      IVSVTX2         CORE90GPSVT     3.292800  
U246                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U247                      IVSVTX4         CORE90GPSVT     4.390400  
U248                      OR2SVTX2        CORE90GPSVT     5.488000  
U249                      ND3ABSVTX4      CORE90GPSVT     9.878400  
U250                      BFSVTX4         CORE90GPSVT     6.585600  
U251                      ND3SVTX2        CORE90GPSVT     5.488000  
U252                      CTIVSVTX2       CORX90GPSVT     3.292800  
U253                      IVSVTX8         CORE90GPSVT     7.683200  
U254                      ND2SVTX2        CORE90GPSVT     4.390400  
U255                      IVSVTX2         CORE90GPSVT     3.292800  
U256                      BFSVTX8         CORE90GPSVT     9.878400  
U257                      IVSVTX0H        CORE90GPSVT     2.195200  
U258                      CTBUFSVTX8      CORX90GPSVT     10.976000 
U259                      ND3ABSVTX4      CORE90GPSVT     9.878400  
U260                      AO7SVTX4        CORE90GPSVT     10.976000 
U261                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U262                      IVSVTX2         CORE90GPSVT     3.292800  
U263                      IVSVTX0H        CORE90GPSVT     2.195200  
U264                      CTIVSVTX4       CORX90GPSVT     4.390400  
U265                      IVSVTX0H        CORE90GPSVT     2.195200  
U266                      IVSVTX0H        CORE90GPSVT     2.195200  
U267                      IVSVTX4         CORE90GPSVT     4.390400  
U268                      IVSVTX2         CORE90GPSVT     3.292800  
U269                      IVSVTX4         CORE90GPSVT     4.390400  
U270                      IVSVTX0H        CORE90GPSVT     2.195200  
U271                      OR2SVTX4        CORE90GPSVT     7.683200  
U272                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U273                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U274                      ND2SVTX4        CORE90GPSVT     6.585600  
U275                      CTIVSVTX2       CORX90GPSVT     3.292800  
U276                      ND2ASVTX4       CORE90GPSVT     8.780800  
U277                      BFSVTX8         CORE90GPSVT     9.878400  
U278                      IVSVTX4         CORE90GPSVT     4.390400  
U279                      IVSVTX0H        CORE90GPSVT     2.195200  
U280                      BFSVTX2         CORE90GPSVT     4.390400  
U281                      IVSVTX6         CORE90GPSVT     6.585600  
U282                      NR2ASVTX1       CORE90GPSVT     4.390400  
U283                      CTIVSVTX4       CORX90GPSVT     4.390400  
U284                      ND2SVTX6        CORE90GPSVT     8.780800  
U285                      IVSVTX0H        CORE90GPSVT     2.195200  
U286                      IVSVTX10        CORE90GPSVT     8.780800  
U287                      ND3SVTX6        CORE90GPSVT     12.073600 
U288                      BFSVTX6         CORE90GPSVT     7.683200  
U289                      F_IVSVTX1       CORX90GPSVT     3.292800  
U290                      IVSVTX2         CORE90GPSVT     3.292800  
U291                      CTIVSVTX6       CORX90GPSVT     6.585600  
U292                      NR2SVTX6        CORE90GPSVT     8.780800  
U293                      BFSVTX4         CORE90GPSVT     6.585600  
U294                      NR3ABSVTX6      CORE90GPSVT     14.268800 
U295                      F_ND3SVTX2      CORX90GPSVT     6.585600  
U296                      ND4ASVTX4       CORE90GPSVT     12.073600 
U297                      IVSVTX10        CORE90GPSVT     8.780800  
U298                      IVSVTX2         CORE90GPSVT     3.292800  
U299                      IVSVTX4         CORE90GPSVT     4.390400  
U300                      IVSVTX4         CORE90GPSVT     4.390400  
U301                      IVSVTX4         CORE90GPSVT     4.390400  
U302                      BFSVTX2         CORE90GPSVT     4.390400  
U303                      IVSVTX8         CORE90GPSVT     7.683200  
U304                      IVSVTX2         CORE90GPSVT     3.292800  
U305                      IVSVTX2         CORE90GPSVT     3.292800  
U306                      IVSVTX4         CORE90GPSVT     4.390400  
U307                      IVSVTX2         CORE90GPSVT     3.292800  
U308                      IVSVTX4         CORE90GPSVT     4.390400  
U309                      IVSVTX4         CORE90GPSVT     4.390400  
U310                      IVSVTX2         CORE90GPSVT     3.292800  
U311                      IVSVTX2         CORE90GPSVT     3.292800  
U312                      NR2SVTX4        CORE90GPSVT     6.585600  
U313                      NR2SVTX6        CORE90GPSVT     8.780800  
U314                      ND2SVTX4        CORE90GPSVT     6.585600  
U315                      IVSVTX2         CORE90GPSVT     3.292800  
U316                      ND2SVTX4        CORE90GPSVT     6.585600  
U317                      IVSVTX0H        CORE90GPSVT     2.195200  
U318                      ND2SVTX2        CORE90GPSVT     4.390400  
U319                      IVSVTX2         CORE90GPSVT     3.292800  
U320                      F_MUX21NSVTX1   CORX90GPSVT     7.683200  
U321                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U322                      AN2SVTX0H       CORX90GPSVT     5.488000  
U323                      AO6ABSVTX4      CORE90GPSVT     10.976000 
U324                      IVSVTX4         CORE90GPSVT     4.390400  
U325                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U326                      AO7SVTX4        CORE90GPSVT     10.976000 
U327                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U328                      OR2SVTX4        CORE90GPSVT     7.683200  
U329                      ND2SVTX2        CORE90GPSVT     4.390400  
U330                      IVSVTX10        CORE90GPSVT     8.780800  
U331                      CTIVSVTX2       CORX90GPSVT     3.292800  
U332                      ND2SVTX8        CORE90GPSVT     12.073600 
U333                      AO2ABSVTX4      CORX90GPSVT     13.171200 
U334                      ND3SVTX6        CORE90GPSVT     12.073600 
U335                      IVSVTX2         CORE90GPSVT     3.292800  
U336                      ND2ASVTX6       CORE90GPSVT     12.073600 
U337                      IVSVTX6         CORE90GPSVT     6.585600  
U338                      OR2SVTX4        CORE90GPSVT     7.683200  
U339                      IVSVTX2         CORE90GPSVT     3.292800  
U340                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U341                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U342                      IVSVTX2         CORE90GPSVT     3.292800  
U343                      NR2ASVTX4       CORE90GPSVT     8.780800  
U344                      NR2SVTX4        CORE90GPSVT     6.585600  
U345                      CTIVSVTX2       CORX90GPSVT     3.292800  
U346                      IVSVTX4         CORE90GPSVT     4.390400  
U347                      IVSVTX2         CORE90GPSVT     3.292800  
U348                      IVSVTX4         CORE90GPSVT     4.390400  
U349                      ND2SVTX2        CORE90GPSVT     4.390400  
U350                      IVSVTX12        CORE90GPSVT     10.976000 
U351                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U352                      IVSVTX6         CORE90GPSVT     6.585600  
U353                      NR2ASVTX2       CORE90GPSVT     5.488000  
U354                      ND3ABSVTX8      CORE90GPSVT     16.464001 
U355                      ND2SVTX6        CORE90GPSVT     8.780800  
U356                      ND2SVTX6        CORE90GPSVT     8.780800  
U357                      OR2SVTX4        CORE90GPSVT     7.683200  
U358                      ND3SVTX6        CORE90GPSVT     12.073600 
U359                      IVSVTX4         CORE90GPSVT     4.390400  
U360                      AO6ABSVTX6      CORE90GPSVT     14.268800 
U361                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U362                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U363                      ND2SVTX6        CORE90GPSVT     8.780800  
U364                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U365                      ND2SVTX2        CORE90GPSVT     4.390400  
U366                      ND2SVTX6        CORE90GPSVT     8.780800  
U367                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U368                      CTIVSVTX2       CORX90GPSVT     3.292800  
U369                      ND3SVTX6        CORE90GPSVT     12.073600 
U370                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U371                      B_ND2SVTX2      CORX90GPSVT     4.390400  
U372                      IVSVTX6         CORE90GPSVT     6.585600  
U373                      ND3ABSVTX8      CORE90GPSVT     16.464001 
U374                      NR2ASVTX4       CORE90GPSVT     8.780800  
U375                      NR2SVTX2        CORE90GPSVT     4.390400  
U376                      IVSVTX2         CORE90GPSVT     3.292800  
U377                      IVSVTX4         CORE90GPSVT     4.390400  
U378                      BFSVTX2         CORE90GPSVT     4.390400  
U379                      NR2SVTX6        CORE90GPSVT     8.780800  
U380                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U381                      ND2SVTX4        CORE90GPSVT     6.585600  
U382                      IVSVTX10        CORE90GPSVT     8.780800  
U383                      NR3SVTX4        CORE90GPSVT     8.780800  
U384                      AO21SVTX2       CORE90GPSVT     7.683200  
U385                      NR2SVTX2        CORE90GPSVT     4.390400  
U386                      AO4ABSVTX8      CORE90GPSVT     25.244801 
U387                      AO2SVTX4        CORE90GPSVT     14.268800 
U388                      ND3SVTX2        CORE90GPSVT     5.488000  
U389                      AO6SVTX8        CORE90GPSVT     19.756800 
U390                      AN3SVTX6        CORE90GPSVT     13.171200 
U391                      NR2SVTX0H       CORX90GPSVT     4.390400  
U392                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U393                      AO7SVTX8        CORE90GPSVT     19.756800 
U394                      AO2ABSVTX4      CORX90GPSVT     13.171200 
U395                      ND2SVTX4        CORE90GPSVT     6.585600  
U396                      AO3ABSVTX8      CORX90GPSVT     20.854401 
U397                      IVSVTX4         CORE90GPSVT     4.390400  
U398                      IVSVTX8         CORE90GPSVT     7.683200  
U399                      ND3ASVTX2       CORE90GPSVT     7.683200  
U400                      NR2ASVTX6       CORE90GPSVT     10.976000 
U401                      IVSVTX6         CORE90GPSVT     6.585600  
U402                      ND2SVTX4        CORE90GPSVT     6.585600  
U403                      AO2ASVTX2       CORE90GPSVT     9.878400  
U404                      OR2SVTX8        CORE90GPSVT     13.171200 
U405                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U406                      AO2ABSVTX2      CORX90GPSVT     8.780800  
U407                      IVSVTX8         CORE90GPSVT     7.683200  
U408                      ND2SVTX4        CORE90GPSVT     6.585600  
U409                      IVSVTX2         CORE90GPSVT     3.292800  
U410                      ND2SVTX2        CORE90GPSVT     4.390400  
U411                      AO6SVTX6        CORE90GPSVT     15.366400 
U412                      IVSVTX4         CORE90GPSVT     4.390400  
U413                      AN4SVTX4        CORE90GPSVT     9.878400  
U414                      ND3SVTX2        CORE90GPSVT     5.488000  
U415                      ND3SVTX4        CORE90GPSVT     8.780800  
U416                      MUX21NSVTX2     CORE90GPSVT     8.780800  
U417                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U418                      AO4SVTX4        CORE90GPSVT     14.268800 
U419                      AN2BSVTX8       CORE90GPSVT     14.268800 
U420                      AO3SVTX6        CORE90GPSVT     18.659201 
U421                      AO4ABSVTX4      CORE90GPSVT     13.171200 
U422                      ND3ABSVTX4      CORE90GPSVT     9.878400  
U423                      NR3SVTX6        CORE90GPSVT     12.073600 
U424                      ND3SVTX4        CORE90GPSVT     8.780800  
U425                      ND2SVTX4        CORE90GPSVT     6.585600  
U426                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U427                      AO7SVTX8        CORE90GPSVT     19.756800 
U428                      ND4SVTX8        CORE90GPSVT     19.756800 
U429                      MUX21SVTX8      CORE90GPSVT     21.952000 
U430                      ND2SVTX4        CORE90GPSVT     6.585600  
U431                      AO7SVTX4        CORE90GPSVT     10.976000 
U432                      NR3SVTX2        CORE90GPSVT     5.488000  
U433                      AO7SVTX2        CORE90GPSVT     6.585600  
U434                      NR2SVTX2        CORE90GPSVT     4.390400  
U435                      IVSVTX6         CORE90GPSVT     6.585600  
U436                      AO3CDSVTX6      CORX90GPSVT     17.561600 
U437                      IVSVTX2         CORE90GPSVT     3.292800  
U438                      NR3ABSVTX2      CORE90GPSVT     6.585600  
U439                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U440                      CTIVSVTX4       CORX90GPSVT     4.390400  
U441                      IVSVTX4         CORE90GPSVT     4.390400  
U442                      NR2SVTX2        CORE90GPSVT     4.390400  
U443                      IVSVTX2         CORE90GPSVT     3.292800  
U444                      ND3SVTX1        CORE90GPSVT     5.488000  
U445                      NR2SVTX2        CORE90GPSVT     4.390400  
U446                      AO6SVTX1        CORE90GPSVT     5.488000  
U447                      NR2SVTX2        CORE90GPSVT     4.390400  
U448                      BFSVTX0H        CORE90GPSVT     3.292800  
U449                      IVSVTX2         CORE90GPSVT     3.292800  
U450                      AO7SVTX2        CORE90GPSVT     6.585600  
U451                      B_ND2SVTX0H     CORX90GPSVT     4.390400  
U452                      NR2SVTX2        CORE90GPSVT     4.390400  
U453                      IVSVTX2         CORE90GPSVT     3.292800  
U454                      CTIVSVTX6       CORX90GPSVT     6.585600  
U455                      IVSVTX4         CORE90GPSVT     4.390400  
U456                      IVSVTX2         CORE90GPSVT     3.292800  
U457                      IVSVTX2         CORE90GPSVT     3.292800  
U458                      BFSVTX6         CORE90GPSVT     7.683200  
U459                      BFSVTX6         CORE90GPSVT     7.683200  
U460                      NR2ASVTX1       CORE90GPSVT     4.390400  
U461                      IVSVTX4         CORE90GPSVT     4.390400  
U462                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U463                      AN2SVTX0H       CORX90GPSVT     5.488000  
U464                      AO4SVTX2        CORE90GPSVT     7.683200  
U465                      NR2ASVTX2       CORE90GPSVT     5.488000  
U466                      IVSVTX2         CORE90GPSVT     3.292800  
U467                      NR2SVTX2        CORE90GPSVT     4.390400  
U468                      CTIVSVTX12      CORX90GPSVT     10.976000 
U469                      NR2SVTX2        CORE90GPSVT     4.390400  
U470                      IVSVTX2         CORE90GPSVT     3.292800  
U471                      IVSVTX2         CORE90GPSVT     3.292800  
U472                      IVSVTX2         CORE90GPSVT     3.292800  
U473                      AO2SVTX4        CORE90GPSVT     14.268800 
U474                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U475                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U476                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U477                      IVSVTX2         CORE90GPSVT     3.292800  
U478                      AO7SVTX2        CORE90GPSVT     6.585600  
U479                      CTIVSVTX4       CORX90GPSVT     4.390400  
U480                      OR2SVTX4        CORE90GPSVT     7.683200  
U481                      ND4SVTX2        CORE90GPSVT     6.585600  
U482                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U483                      AO7ABSVTX8      CORE90GPSVT     17.561600 
U484                      AO1ASVTX6       CORE90GPSVT     20.854401 
U485                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U486                      ND2SVTX4        CORE90GPSVT     6.585600  
U487                      AO7SVTX4        CORE90GPSVT     10.976000 
U488                      ND2SVTX4        CORE90GPSVT     6.585600  
U489                      IVSVTX4         CORE90GPSVT     4.390400  
U490                      AO3SVTX6        CORE90GPSVT     18.659201 
U491                      AO21ASVTX8      CORE90GPSVT     21.952000 
U492                      NR2ASVTX4       CORE90GPSVT     8.780800  
U493                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U494                      NR2SVTX4        CORE90GPSVT     6.585600  
U495                      NR3ABSVTX2      CORE90GPSVT     6.585600  
U496                      ND3ASVTX2       CORE90GPSVT     7.683200  
U497                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U498                      AO7NSVTX4       CORE90GPSVT     9.878400  
U499                      BFSVTX8         CORE90GPSVT     9.878400  
U500                      AO6ASVTX2       CORE90GPSVT     7.683200  
U501                      IVSVTX12        CORE90GPSVT     10.976000 
U502                      NR2SVTX2        CORE90GPSVT     4.390400  
U503                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U504                      IVSVTX4         CORE90GPSVT     4.390400  
U505                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U506                      ND3SVTX2        CORE90GPSVT     5.488000  
U507                      ND2SVTX4        CORE90GPSVT     6.585600  
U508                      ND4SVTX2        CORE90GPSVT     6.585600  
U509                      ND2SVTX4        CORE90GPSVT     6.585600  
U510                      MUX21NSVTX2     CORE90GPSVT     8.780800  
U511                      AO3SVTX4        CORE90GPSVT     13.171200 
U512                      AO7SVTX6        CORE90GPSVT     15.366400 
U513                      ND3ABSVTX6      CORE90GPSVT     15.366400 
U514                      IVSVTX2         CORE90GPSVT     3.292800  
U515                      ND2SVTX4        CORE90GPSVT     6.585600  
U516                      AO7SVTX1        CORE90GPSVT     4.390400  
U517                      AN3CSVTX6       CORE90GPSVT     14.268800 
U518                      ND2SVTX4        CORE90GPSVT     6.585600  
U519                      IVSVTX8         CORE90GPSVT     7.683200  
U520                      ND3SVTX8        CORE90GPSVT     15.366400 
U521                      AO2ABSVTX4      CORX90GPSVT     13.171200 
U522                      AN2SVTX8        CORE90GPSVT     13.171200 
U523                      IVSVTX4         CORE90GPSVT     4.390400  
U524                      ND2SVTX4        CORE90GPSVT     6.585600  
U525                      NR2SVTX2        CORE90GPSVT     4.390400  
U526                      IVSVTX8         CORE90GPSVT     7.683200  
U527                      ND3ABSVTX6      CORE90GPSVT     15.366400 
U528                      ND2SVTX4        CORE90GPSVT     6.585600  
U529                      ND2SVTX8        CORE90GPSVT     12.073600 
U530                      ND2SVTX2        CORE90GPSVT     4.390400  
U531                      NR2SVTX4        CORE90GPSVT     6.585600  
U532                      AN2BSVTX2       CORE90GPSVT     7.683200  
U533                      ND2SVTX4        CORE90GPSVT     6.585600  
U534                      AN2SVTX8        CORE90GPSVT     13.171200 
U535                      AO1CSVTX8       CORE90GPSVT     25.244801 
U536                      AO4ABSVTX6      CORE90GPSVT     19.756800 
U537                      AO1CSVTX6       CORE90GPSVT     20.854401 
U538                      MUX21NSVTX4     CORE90GPSVT     16.464001 
U539                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U540                      AO17SVTX4       CORE90GPSVT     13.171200 
U541                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U542                      IVSVTX4         CORE90GPSVT     4.390400  
U543                      ND2SVTX4        CORE90GPSVT     6.585600  
U544                      F_MUX21NSVTX1   CORX90GPSVT     7.683200  
U545                      NR2SVTX2        CORE90GPSVT     4.390400  
U546                      ND2SVTX4        CORE90GPSVT     6.585600  
U547                      ND2SVTX4        CORE90GPSVT     6.585600  
U548                      NR2SVTX2        CORE90GPSVT     4.390400  
U549                      NR2SVTX2        CORE90GPSVT     4.390400  
U550                      ND3SVTX4        CORE90GPSVT     8.780800  
U551                      ND3SVTX2        CORE90GPSVT     5.488000  
U552                      IVSVTX8         CORE90GPSVT     7.683200  
U553                      NR3SVTX8        CORE90GPSVT     15.366400 
U554                      IVSVTX12        CORE90GPSVT     10.976000 
U555                      AO7ABSVTX8      CORE90GPSVT     17.561600 
U556                      ND3SVTX2        CORE90GPSVT     5.488000  
U557                      ND3ABSVTX6      CORE90GPSVT     15.366400 
U558                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U559                      ND2SVTX2        CORE90GPSVT     4.390400  
U560                      MUX21NSVTX6     CORE90GPSVT     21.952000 
U561                      NR2SVTX2        CORE90GPSVT     4.390400  
U562                      NR2SVTX2        CORE90GPSVT     4.390400  
U563                      IVSVTX2         CORE90GPSVT     3.292800  
U564                      ND2SVTX2        CORE90GPSVT     4.390400  
U565                      AN3SVTX6        CORE90GPSVT     13.171200 
U566                      F_AN2SVTX2      CORX90GPSVT     5.488000  
U567                      NR2SVTX2        CORE90GPSVT     4.390400  
U568                      NR2SVTX6        CORE90GPSVT     8.780800  
U569                      ND2SVTX8        CORE90GPSVT     12.073600 
U570                      NR2SVTX4        CORE90GPSVT     6.585600  
U571                      NR2SVTX6        CORE90GPSVT     8.780800  
U572                      ND2SVTX8        CORE90GPSVT     12.073600 
U573                      NR2SVTX8        CORE90GPSVT     12.073600 
U574                      ND2SVTX8        CORE90GPSVT     12.073600 
U575                      NR2SVTX2        CORE90GPSVT     4.390400  
U576                      NR2SVTX2        CORE90GPSVT     4.390400  
U577                      NR2SVTX4        CORE90GPSVT     6.585600  
U578                      ND4SVTX4        CORE90GPSVT     10.976000 
U579                      NR2SVTX6        CORE90GPSVT     8.780800  
U580                      ND2SVTX4        CORE90GPSVT     6.585600  
U581                      NR2SVTX4        CORE90GPSVT     6.585600  
U582                      ND2ASVTX8       CORE90GPSVT     13.171200 
U583                      ND2ASVTX8       CORE90GPSVT     13.171200 
U584                      NR2SVTX4        CORE90GPSVT     6.585600  
U585                      ND2SVTX4        CORE90GPSVT     6.585600  
U586                      IVSVTX2         CORE90GPSVT     3.292800  
U587                      ND2SVTX4        CORE90GPSVT     6.585600  
U588                      ND2SVTX4        CORE90GPSVT     6.585600  
U589                      AO6SVTX1        CORE90GPSVT     5.488000  
U590                      AO1ABSVTX2      CORX90GPSVT     7.683200  
U591                      ND2ASVTX8       CORE90GPSVT     13.171200 
U592                      NR2SVTX4        CORE90GPSVT     6.585600  
U593                      ND2SVTX4        CORE90GPSVT     6.585600  
U594                      AO21DSVTX8      CORE90GPSVT     21.952000 
U595                      ND2SVTX4        CORE90GPSVT     6.585600  
U596                      NR2SVTX2        CORE90GPSVT     4.390400  
U597                      ND3SVTX4        CORE90GPSVT     8.780800  
U598                      ND2ASVTX8       CORE90GPSVT     13.171200 
U599                      ND3SVTX8        CORE90GPSVT     15.366400 
U600                      NR2SVTX2        CORE90GPSVT     4.390400  
U601                      NR2SVTX2        CORE90GPSVT     4.390400  
U602                      ND2SVTX4        CORE90GPSVT     6.585600  
U603                      IVSVTX4         CORE90GPSVT     4.390400  
U604                      ND2SVTX4        CORE90GPSVT     6.585600  
U605                      IVSVTX2         CORE90GPSVT     3.292800  
U606                      ND3SVTX4        CORE90GPSVT     8.780800  
U607                      ND2SVTX4        CORE90GPSVT     6.585600  
U608                      AO7NSVTX8       CORE90GPSVT     16.464001 
U609                      AO17ASVTX8      CORE90GPSVT     25.244801 
U610                      AO7SVTX2        CORE90GPSVT     6.585600  
U611                      AN2SVTX8        CORE90GPSVT     13.171200 
U612                      ND2ASVTX8       CORE90GPSVT     13.171200 
U613                      AO2SVTX2        CORE90GPSVT     7.683200  
U614                      ND2SVTX4        CORE90GPSVT     6.585600  
U615                      IVSVTX4         CORE90GPSVT     4.390400  
U616                      AO6SVTX1        CORE90GPSVT     5.488000  
U617                      AO7NSVTX4       CORE90GPSVT     9.878400  
U618                      IVSVTX2         CORE90GPSVT     3.292800  
U619                      IVSVTX2         CORE90GPSVT     3.292800  
U620                      AO7SVTX1        CORE90GPSVT     4.390400  
U621                      ND3SVTX4        CORE90GPSVT     8.780800  
U622                      AO6ABSVTX2      CORE90GPSVT     7.683200  
U623                      ND2SVTX4        CORE90GPSVT     6.585600  
U624                      NR2SVTX8        CORE90GPSVT     12.073600 
U625                      NR3ABSVTX6      CORE90GPSVT     14.268800 
U626                      IVSVTX4         CORE90GPSVT     4.390400  
U627                      NR2SVTX2        CORE90GPSVT     4.390400  
U628                      ND3SVTX8        CORE90GPSVT     15.366400 
U629                      NR2SVTX8        CORE90GPSVT     12.073600 
U630                      IVSVTX12        CORE90GPSVT     10.976000 
U631                      ND2SVTX4        CORE90GPSVT     6.585600  
U632                      ND2SVTX4        CORE90GPSVT     6.585600  
U633                      NR2SVTX2        CORE90GPSVT     4.390400  
U634                      IVSVTX4         CORE90GPSVT     4.390400  
U635                      OR2SVTX8        CORE90GPSVT     13.171200 
U636                      ND2SVTX2        CORE90GPSVT     4.390400  
U637                      ND2SVTX2        CORE90GPSVT     4.390400  
U638                      ND2SVTX2        CORE90GPSVT     4.390400  
U639                      AO6ASVTX8       CORE90GPSVT     21.952000 
U640                      F_ND2ASVTX2     CORX90GPSVT     5.488000  
U641                      AO4ABSVTX6      CORE90GPSVT     19.756800 
U642                      IVSVTX12        CORE90GPSVT     10.976000 
U643                      ND2SVTX2        CORE90GPSVT     4.390400  
U644                      ND3SVTX2        CORE90GPSVT     5.488000  
U645                      ND2SVTX6        CORE90GPSVT     8.780800  
U646                      ND2SVTX4        CORE90GPSVT     6.585600  
U647                      ND3SVTX4        CORE90GPSVT     8.780800  
U648                      IVSVTX2         CORE90GPSVT     3.292800  
U649                      NR2ASVTX6       CORE90GPSVT     10.976000 
U650                      AO6SVTX2        CORE90GPSVT     6.585600  
U651                      AO7ABSVTX2      CORE90GPSVT     6.585600  
U652                      ND2SVTX4        CORE90GPSVT     6.585600  
U653                      AN2SVTX0H       CORX90GPSVT     5.488000  
U654                      NR3SVTX6        CORE90GPSVT     12.073600 
U655                      NR3ABSVTX8      CORE90GPSVT     17.561600 
U656                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U657                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U658                      ND2SVTX4        CORE90GPSVT     6.585600  
U659                      NR2SVTX2        CORE90GPSVT     4.390400  
U660                      NR2SVTX4        CORE90GPSVT     6.585600  
U661                      ND3SVTX2        CORE90GPSVT     5.488000  
U662                      ND2ASVTX8       CORE90GPSVT     13.171200 
U663                      AO8SVTX1        CORE90GPSVT     6.585600  
U664                      AO7SVTX1        CORE90GPSVT     4.390400  
U665                      AO1SVTX2        CORE90GPSVT     7.683200  
U666                      IVSVTX4         CORE90GPSVT     4.390400  
U667                      MUX21NSVTX8     CORE90GPSVT     29.635201 
U668                      NR3SVTX2        CORE90GPSVT     5.488000  
U669                      NR2ASVTX1       CORE90GPSVT     4.390400  
U670                      ND2SVTX4        CORE90GPSVT     6.585600  
U671                      ND2SVTX2        CORE90GPSVT     4.390400  
U672                      MUX21NSVTX2     CORE90GPSVT     8.780800  
U673                      AO7ABSVTX4      CORE90GPSVT     10.976000 
U674                      NR2SVTX4        CORE90GPSVT     6.585600  
U675                      ND2ASVTX8       CORE90GPSVT     13.171200 
U676                      NR2SVTX2        CORE90GPSVT     4.390400  
U677                      ND2ASVTX8       CORE90GPSVT     13.171200 
re_map                    remap                           10877.215855
                                                                    h
--------------------------------------------------------------------------------
Total 479 cells                                           14910.895818
1
