<stg><name>kernel_attention_Pipeline_VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VIT</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %l = alloca i32 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten2812 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2812"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten2834 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2834"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %indvar_flatten2873 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2873"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %indvar_flatten2925 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten2925"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %afterRearrangeX2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterRearrangeX2

]]></Node>
<StgValue><ssdm name="afterRearrangeX2_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:10 %sext_ln110_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln110

]]></Node>
<StgValue><ssdm name="sext_ln110_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:11 %sext_ln110_cast = sext i62 %sext_ln110_read

]]></Node>
<StgValue><ssdm name="sext_ln110_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i14 0, i14 %indvar_flatten2925

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i13 0, i13 %indvar_flatten2873

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i11 0, i11 %indvar_flatten2834

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i6 0, i6 %indvar_flatten2812

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i3 0, i3 %l

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i3 0, i3 %m

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.inc.i120

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i120:2 %j_2 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc.i120:4 %indvar_flatten2925_load = load i14 %indvar_flatten2925

]]></Node>
<StgValue><ssdm name="indvar_flatten2925_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="3">
<![CDATA[
for.inc.i120:9 %zext_ln112_1 = zext i3 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln112_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i120:10 %empty = mul i13 %zext_ln112_1, i13 980

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i120:20 %icmp_ln110 = icmp_eq  i14 %indvar_flatten2925_load, i14 15680

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i120:21 %add_ln110 = add i14 %indvar_flatten2925_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i120:22 %br_ln110 = br i1 %icmp_ln110, void %for.inc56.loopexit.i127, void %_Z11rearrangeX2PfS_Pi.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:2 %indvar_flatten2834_load = load i11 %indvar_flatten2834

]]></Node>
<StgValue><ssdm name="indvar_flatten2834_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:3 %indvar_flatten2873_load = load i13 %indvar_flatten2873

]]></Node>
<StgValue><ssdm name="indvar_flatten2873_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc56.loopexit.i127:6 %icmp_ln112 = icmp_eq  i13 %indvar_flatten2873_load, i13 3920

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc56.loopexit.i127:7 %select_ln112 = select i1 %icmp_ln112, i3 0, i3 %j_2

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:15 %xor_ln112 = xor i1 %icmp_ln112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc56.loopexit.i127:20 %icmp_ln114 = icmp_eq  i11 %indvar_flatten2834_load, i11 980

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:21 %and_ln112_2 = and i1 %icmp_ln114, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="and_ln112_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc56.loopexit.i127:23 %add_ln112 = add i3 %select_ln112, i3 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:25 %or_ln112 = or i1 %and_ln112_2, i1 %icmp_ln112

]]></Node>
<StgValue><ssdm name="or_ln112"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="3">
<![CDATA[
for.inc56.loopexit.i127:27 %zext_ln112_3 = zext i3 %add_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc56.loopexit.i127:28 %p_mid12847 = mul i13 %zext_ln112_3, i13 980

]]></Node>
<StgValue><ssdm name="p_mid12847"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc56.loopexit.i127:38 %select_ln112_7 = select i1 %and_ln112_2, i3 %add_ln112, i3 %select_ln112

]]></Node>
<StgValue><ssdm name="select_ln112_7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc56.loopexit.i127:88 %add_ln114_1 = add i11 %indvar_flatten2834_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc56.loopexit.i127:89 %select_ln114_4 = select i1 %or_ln112, i11 1, i11 %add_ln114_1

]]></Node>
<StgValue><ssdm name="select_ln114_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc56.loopexit.i127:90 %add_ln112_1 = add i13 %indvar_flatten2873_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc56.loopexit.i127:91 %select_ln112_8 = select i1 %icmp_ln112, i13 1, i13 %add_ln112_1

]]></Node>
<StgValue><ssdm name="select_ln112_8"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:92 %store_ln118 = store i14 %add_ln110, i14 %indvar_flatten2925

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:94 %store_ln118 = store i13 %select_ln112_8, i13 %indvar_flatten2873

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:95 %store_ln118 = store i3 %select_ln112_7, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:96 %store_ln118 = store i11 %select_ln114_4, i11 %indvar_flatten2834

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i120:10 %empty = mul i13 %zext_ln112_1, i13 980

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc56.loopexit.i127:28 %p_mid12847 = mul i13 %zext_ln112_3, i13 980

]]></Node>
<StgValue><ssdm name="p_mid12847"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i120:3 %i_2 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="3">
<![CDATA[
for.inc.i120:7 %zext_ln112 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i120:8 %mul_ln112 = mul i14 %zext_ln112, i14 3920

]]></Node>
<StgValue><ssdm name="mul_ln112"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i120:10 %empty = mul i13 %zext_ln112_1, i13 980

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="13">
<![CDATA[
for.inc.i120:11 %p_cast17 = zext i13 %empty

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i120:12 %add_ln121_1 = add i14 %p_cast17, i14 %mul_ln112

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc56.loopexit.i127:8 %add_ln110_1 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="3">
<![CDATA[
for.inc56.loopexit.i127:9 %zext_ln112_2 = zext i3 %add_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln112_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc56.loopexit.i127:10 %mul_ln112_1 = mul i14 %zext_ln112_2, i14 3920

]]></Node>
<StgValue><ssdm name="mul_ln112_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc56.loopexit.i127:11 %select_ln112_1 = select i1 %icmp_ln112, i14 %mul_ln112_1, i14 %mul_ln112

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc56.loopexit.i127:22 %select_ln110 = select i1 %icmp_ln112, i3 %add_ln110_1, i3 %i_2

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc56.loopexit.i127:28 %p_mid12847 = mul i13 %zext_ln112_3, i13 980

]]></Node>
<StgValue><ssdm name="p_mid12847"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="13">
<![CDATA[
for.inc56.loopexit.i127:29 %p_cast17_mid1 = zext i13 %p_mid12847

]]></Node>
<StgValue><ssdm name="p_cast17_mid1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc56.loopexit.i127:30 %add_ln121_2 = add i14 %p_cast17_mid1, i14 %select_ln112_1

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:93 %store_ln118 = store i3 %select_ln110, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.i120:0 %l_2 = load i3 %l

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i120:1 %k_1 = load i5 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i120:12 %add_ln121_1 = add i14 %p_cast17, i14 %mul_ln112

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
<literal name="and_ln112_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="5">
<![CDATA[
for.inc.i120:13 %zext_ln116 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
<literal name="and_ln112_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.i120:14 %add_ln120_2 = add i14 %add_ln121_1, i14 %zext_ln116

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="3">
<![CDATA[
for.inc.i120:15 %zext_ln116_1 = zext i3 %l_2

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i120:16 %p_shl5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %l_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="6">
<![CDATA[
for.inc.i120:17 %p_shl5_cast = zext i6 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i120:18 %sub_ln121 = sub i7 %p_shl5_cast, i7 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="sub_ln121"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:0 %m_load = load i3 %m

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:1 %indvar_flatten2812_load = load i6 %indvar_flatten2812

]]></Node>
<StgValue><ssdm name="indvar_flatten2812_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln112_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc56.loopexit.i127:12 %select_ln112_2 = select i1 %icmp_ln112, i14 %mul_ln112_1, i14 %add_ln121_1

]]></Node>
<StgValue><ssdm name="select_ln112_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln112_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc56.loopexit.i127:13 %select_ln112_3 = select i1 %icmp_ln112, i14 %mul_ln112_1, i14 %add_ln120_2

]]></Node>
<StgValue><ssdm name="select_ln112_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc56.loopexit.i127:16 %icmp_ln118 = icmp_eq  i3 %m_load, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:17 %and_ln112 = and i1 %icmp_ln118, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="and_ln112"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc56.loopexit.i127:18 %icmp_ln116 = icmp_eq  i6 %indvar_flatten2812_load, i6 49

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:19 %and_ln112_1 = and i1 %icmp_ln116, i1 %xor_ln112

]]></Node>
<StgValue><ssdm name="and_ln112_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc56.loopexit.i127:26 %select_ln112_4 = select i1 %or_ln112, i5 0, i5 %k_1

]]></Node>
<StgValue><ssdm name="select_ln112_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc56.loopexit.i127:30 %add_ln121_2 = add i14 %p_cast17_mid1, i14 %select_ln112_1

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc56.loopexit.i127:31 %select_ln112_5 = select i1 %and_ln112_2, i14 %add_ln121_2, i14 %select_ln112_2

]]></Node>
<StgValue><ssdm name="select_ln112_5"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc56.loopexit.i127:32 %select_ln112_6 = select i1 %and_ln112_2, i14 %add_ln121_2, i14 %select_ln112_3

]]></Node>
<StgValue><ssdm name="select_ln112_6"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:34 %xor_ln112_1 = xor i1 %icmp_ln114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln112_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:35 %or_ln112_1 = or i1 %icmp_ln112, i1 %xor_ln112_1

]]></Node>
<StgValue><ssdm name="or_ln112_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:36 %and_ln112_3 = and i1 %and_ln112, i1 %or_ln112_1

]]></Node>
<StgValue><ssdm name="and_ln112_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:37 %and_ln112_4 = and i1 %and_ln112_1, i1 %or_ln112_1

]]></Node>
<StgValue><ssdm name="and_ln112_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc56.loopexit.i127:39 %add_ln114 = add i5 %select_ln112_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:41 %or_ln114 = or i1 %and_ln112_4, i1 %and_ln112_2

]]></Node>
<StgValue><ssdm name="or_ln114"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:42 %or_ln114_1 = or i1 %or_ln114, i1 %icmp_ln112

]]></Node>
<StgValue><ssdm name="or_ln114_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc56.loopexit.i127:43 %select_ln114 = select i1 %or_ln114_1, i3 0, i3 %l_2

]]></Node>
<StgValue><ssdm name="select_ln114"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="5">
<![CDATA[
for.inc56.loopexit.i127:44 %zext_ln116_2 = zext i5 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc56.loopexit.i127:45 %add_ln120_4 = add i14 %select_ln112_5, i14 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="add_ln120_4"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc56.loopexit.i127:46 %select_ln114_1 = select i1 %and_ln112_4, i14 %add_ln120_4, i14 %select_ln112_6

]]></Node>
<StgValue><ssdm name="select_ln114_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="14">
<![CDATA[
for.inc56.loopexit.i127:47 %zext_ln114 = zext i14 %select_ln114_1

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc56.loopexit.i127:48 %select_ln114_2 = select i1 %or_ln114_1, i7 0, i7 %sub_ln121

]]></Node>
<StgValue><ssdm name="select_ln114_2"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:50 %xor_ln114 = xor i1 %and_ln112_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln114"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:51 %and_ln114 = and i1 %and_ln112_3, i1 %xor_ln114

]]></Node>
<StgValue><ssdm name="and_ln114"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc56.loopexit.i127:52 %select_ln114_3 = select i1 %and_ln112_4, i5 %add_ln114, i5 %select_ln112_4

]]></Node>
<StgValue><ssdm name="select_ln114_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc56.loopexit.i127:53 %add_ln116 = add i3 %select_ln114, i3 1

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:55 %or_ln116 = or i1 %and_ln114, i1 %and_ln112_4

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc56.loopexit.i127:56 %or_ln116_1 = or i1 %or_ln116, i1 %or_ln112

]]></Node>
<StgValue><ssdm name="or_ln116_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc56.loopexit.i127:57 %select_ln116 = select i1 %or_ln116_1, i3 0, i3 %m_load

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="3">
<![CDATA[
for.inc56.loopexit.i127:58 %zext_ln116_3 = zext i3 %add_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc56.loopexit.i127:59 %p_shl5_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln116, i3 0

]]></Node>
<StgValue><ssdm name="p_shl5_mid1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="6">
<![CDATA[
for.inc56.loopexit.i127:60 %p_shl5_cast_mid1 = zext i6 %p_shl5_mid1

]]></Node>
<StgValue><ssdm name="p_shl5_cast_mid1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc56.loopexit.i127:61 %sub_ln121_1 = sub i7 %p_shl5_cast_mid1, i7 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="sub_ln121_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc56.loopexit.i127:62 %select_ln116_1 = select i1 %and_ln114, i7 %sub_ln121_1, i7 %select_ln114_2

]]></Node>
<StgValue><ssdm name="select_ln116_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc56.loopexit.i127:64 %select_ln116_2 = select i1 %and_ln114, i3 %add_ln116, i3 %select_ln114

]]></Node>
<StgValue><ssdm name="select_ln116_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="3">
<![CDATA[
for.inc56.loopexit.i127:67 %zext_ln121 = zext i3 %select_ln116

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc56.loopexit.i127:68 %add_ln121 = add i7 %zext_ln121, i7 %select_ln116_1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc56.loopexit.i127:69 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln121, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="9">
<![CDATA[
for.inc56.loopexit.i127:70 %sext_ln121 = sext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
for.inc56.loopexit.i127:71 %shl_ln121_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln121, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln121_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="11">
<![CDATA[
for.inc56.loopexit.i127:72 %sext_ln120 = sext i11 %shl_ln121_1

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc56.loopexit.i127:73 %add_ln120_3 = add i12 %sext_ln121, i12 %sext_ln120

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="12">
<![CDATA[
for.inc56.loopexit.i127:74 %sext_ln120_1 = sext i12 %add_ln120_3

]]></Node>
<StgValue><ssdm name="sext_ln120_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc56.loopexit.i127:75 %add_ln120_1 = add i15 %sext_ln120_1, i15 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="17" op_1_bw="15" op_2_bw="2">
<![CDATA[
for.inc56.loopexit.i127:76 %tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln120_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="17">
<![CDATA[
for.inc56.loopexit.i127:77 %sext_ln120_2 = sext i17 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln120_2"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc56.loopexit.i127:78 %add_ln120 = add i64 %sext_ln120_2, i64 %afterRearrangeX2_read

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc56.loopexit.i127:79 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln120, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="62">
<![CDATA[
for.inc56.loopexit.i127:80 %sext_ln122 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc56.loopexit.i127:81 %gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln122

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc56.loopexit.i127:85 %add_ln118 = add i3 %select_ln116, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc56.loopexit.i127:86 %add_ln116_1 = add i6 %indvar_flatten2812_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc56.loopexit.i127:87 %select_ln116_3 = select i1 %or_ln114_1, i6 1, i6 %add_ln116_1

]]></Node>
<StgValue><ssdm name="select_ln116_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:97 %store_ln118 = store i5 %select_ln114_3, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:98 %store_ln118 = store i6 %select_ln116_3, i6 %indvar_flatten2812

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:99 %store_ln118 = store i3 %select_ln116_2, i3 %l

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc56.loopexit.i127:100 %store_ln118 = store i3 %add_ln118, i3 %m

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.i120:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i120:6 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln110_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i120:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc56.loopexit.i127:66 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc56.loopexit.i127:82 %gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_15_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc56.loopexit.i127:83 %write_ln122 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_15, i32 %gmem_addr_read, i4 15

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="156" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc56.loopexit.i127:84 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="157" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc56.loopexit.i127:84 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc56.loopexit.i127:84 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="159" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc56.loopexit.i127:84 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0">
<![CDATA[
_Z11rearrangeX2PfS_Pi.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_1_VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc56.loopexit.i127:5 %empty_112 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15680, i64 15680, i64 15680

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc56.loopexit.i127:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_2_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc56.loopexit.i127:33 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:40 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_114_3_VITIS_LOOP_116_4_VITIS_LOOP_118_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc56.loopexit.i127:49 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:54 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_116_4_VITIS_LOOP_118_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc56.loopexit.i127:63 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc56.loopexit.i127:65 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc56.loopexit.i127:84 %gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_resp"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
for.inc56.loopexit.i127:101 %br_ln118 = br void %for.inc.i120

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
