
swont_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009230  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000960  080093c0  080093c0  000193c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d20  08009d20  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08009d20  08009d20  00019d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d28  08009d28  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d28  08009d28  00019d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d2c  08009d2c  00019d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08009d30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013764  20000088  08009db8  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200137ec  08009db8  000237ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014edd  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039af  00000000  00000000  00034f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001300  00000000  00000000  00038948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  00039c48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025bd0  00000000  00000000  0003ad88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aef6  00000000  00000000  00060958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf212  00000000  00000000  0007b84e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014aa60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055d4  00000000  00000000  0014aab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080093a8 	.word	0x080093a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	080093a8 	.word	0x080093a8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <TransmitError>:
 *
 * @param ErrorCode
 * @return Error
 */
Error TransmitError(Error ErrorCode)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	71fb      	strb	r3, [r7, #7]
	ErrorHandle* Error = GetError(ErrorCode);
 800058e:	79fb      	ldrb	r3, [r7, #7]
 8000590:	4618      	mov	r0, r3
 8000592:	f000 f811 	bl	80005b8 <GetError>
 8000596:	60f8      	str	r0, [r7, #12]
	printf("[%d]%s", Error->Severity, Error->Msg);
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	785b      	ldrb	r3, [r3, #1]
 800059c:	4619      	mov	r1, r3
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	461a      	mov	r2, r3
 80005a4:	4803      	ldr	r0, [pc, #12]	; (80005b4 <TransmitError+0x30>)
 80005a6:	f007 fe2d 	bl	8008204 <iprintf>
	return ERR_NONE;
 80005aa:	2304      	movs	r3, #4
}
 80005ac:	4618      	mov	r0, r3
 80005ae:	3710      	adds	r7, #16
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	0800952c 	.word	0x0800952c

080005b8 <GetError>:
 *
 * @param ErrorCode
 * @return ErrorHandle
 */
ErrorHandle* GetError(Error ErrorCode)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	71fb      	strb	r3, [r7, #7]
	uint8_t SizeOfErrorList = sizeof(ErrorList)/sizeof(ErrorList[0]);
 80005c2:	230d      	movs	r3, #13
 80005c4:	73bb      	strb	r3, [r7, #14]
	for(uint8_t i = 0; i < SizeOfErrorList; i++)
 80005c6:	2300      	movs	r3, #0
 80005c8:	73fb      	strb	r3, [r7, #15]
 80005ca:	e00e      	b.n	80005ea <GetError+0x32>
	{
		if(ErrorList[i].ErrorCode == ErrorCode)
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
 80005ce:	4a0c      	ldr	r2, [pc, #48]	; (8000600 <GetError+0x48>)
 80005d0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 80005d4:	79fa      	ldrb	r2, [r7, #7]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d104      	bne.n	80005e4 <GetError+0x2c>
		{
			return &ErrorList[i];
 80005da:	7bfb      	ldrb	r3, [r7, #15]
 80005dc:	00db      	lsls	r3, r3, #3
 80005de:	4a08      	ldr	r2, [pc, #32]	; (8000600 <GetError+0x48>)
 80005e0:	4413      	add	r3, r2
 80005e2:	e007      	b.n	80005f4 <GetError+0x3c>
	for(uint8_t i = 0; i < SizeOfErrorList; i++)
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	3301      	adds	r3, #1
 80005e8:	73fb      	strb	r3, [r7, #15]
 80005ea:	7bfa      	ldrb	r2, [r7, #15]
 80005ec:	7bbb      	ldrb	r3, [r7, #14]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	d3ec      	bcc.n	80005cc <GetError+0x14>
		}
	}
	return ERR_UNKNOWN_ERR;
 80005f2:	2307      	movs	r3, #7
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3714      	adds	r7, #20
 80005f8:	46bd      	mov	sp, r7
 80005fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fe:	4770      	bx	lr
 8000600:	08009a58 	.word	0x08009a58

08000604 <SDCardInit>:
 * @brief Initializes the SD card
 *
 * @return Error
 */
Error SDCardInit()
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b086      	sub	sp, #24
 8000608:	af00      	add	r7, sp, #0
	//Open the file system
	fres = f_mount(&FatFs, "", 1); //1=mount now
 800060a:	2201      	movs	r2, #1
 800060c:	491f      	ldr	r1, [pc, #124]	; (800068c <SDCardInit+0x88>)
 800060e:	4820      	ldr	r0, [pc, #128]	; (8000690 <SDCardInit+0x8c>)
 8000610:	f007 f8b0 	bl	8007774 <f_mount>
 8000614:	4603      	mov	r3, r0
 8000616:	461a      	mov	r2, r3
 8000618:	4b1e      	ldr	r3, [pc, #120]	; (8000694 <SDCardInit+0x90>)
 800061a:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 800061c:	4b1d      	ldr	r3, [pc, #116]	; (8000694 <SDCardInit+0x90>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SDCardInit+0x24>
		return ERR_SDCARD_MOUNT;
 8000624:	2308      	movs	r3, #8
 8000626:	e02d      	b.n	8000684 <SDCardInit+0x80>
	//Let's get some statistics from the SD card
	DWORD free_clusters, free_sectors, total_sectors, used_sectors;

	FATFS* getFreeFs;

	fres = f_getfree("", &free_clusters, &getFreeFs);
 8000628:	1d3a      	adds	r2, r7, #4
 800062a:	f107 0308 	add.w	r3, r7, #8
 800062e:	4619      	mov	r1, r3
 8000630:	4816      	ldr	r0, [pc, #88]	; (800068c <SDCardInit+0x88>)
 8000632:	f007 fc8a 	bl	8007f4a <f_getfree>
 8000636:	4603      	mov	r3, r0
 8000638:	461a      	mov	r2, r3
 800063a:	4b16      	ldr	r3, [pc, #88]	; (8000694 <SDCardInit+0x90>)
 800063c:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 800063e:	4b15      	ldr	r3, [pc, #84]	; (8000694 <SDCardInit+0x90>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <SDCardInit+0x46>
		return ERR_SDCARD_GETFREE;
 8000646:	2309      	movs	r3, #9
 8000648:	e01c      	b.n	8000684 <SDCardInit+0x80>
	}

	//Formula comes from ChaN's documentation
	total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	695b      	ldr	r3, [r3, #20]
 800064e:	3b02      	subs	r3, #2
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	8952      	ldrh	r2, [r2, #10]
 8000654:	fb02 f303 	mul.w	r3, r2, r3
 8000658:	617b      	str	r3, [r7, #20]
	free_sectors = free_clusters * getFreeFs->csize;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	895b      	ldrh	r3, [r3, #10]
 800065e:	461a      	mov	r2, r3
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	fb02 f303 	mul.w	r3, r2, r3
 8000666:	613b      	str	r3, [r7, #16]
	used_sectors = total_sectors - free_sectors;
 8000668:	697a      	ldr	r2, [r7, #20]
 800066a:	693b      	ldr	r3, [r7, #16]
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	60fb      	str	r3, [r7, #12]
	printf("SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n%10ul KiB used.\r\n", total_sectors / 2, free_sectors / 2, used_sectors / 2);
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	0859      	lsrs	r1, r3, #1
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	085a      	lsrs	r2, r3, #1
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	085b      	lsrs	r3, r3, #1
 800067c:	4806      	ldr	r0, [pc, #24]	; (8000698 <SDCardInit+0x94>)
 800067e:	f007 fdc1 	bl	8008204 <iprintf>
	return ERR_NONE;
 8000682:	2304      	movs	r3, #4
}
 8000684:	4618      	mov	r0, r3
 8000686:	3718      	adds	r7, #24
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	080096a0 	.word	0x080096a0
 8000690:	200000a4 	.word	0x200000a4
 8000694:	20000504 	.word	0x20000504
 8000698:	080096a4 	.word	0x080096a4

0800069c <DrawBitmapFromSDCard>:
 * @param selector
 * @param xp
 * @param yp
 * @return Error
 */
Error DrawBitmapFromSDCard(uint8_t selector, uint8_t xp, uint8_t yp) {
 800069c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006a0:	b096      	sub	sp, #88	; 0x58
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	4603      	mov	r3, r0
 80006a6:	71fb      	strb	r3, [r7, #7]
 80006a8:	460b      	mov	r3, r1
 80006aa:	71bb      	strb	r3, [r7, #6]
 80006ac:	4613      	mov	r3, r2
 80006ae:	717b      	strb	r3, [r7, #5]
 80006b0:	466b      	mov	r3, sp
 80006b2:	469a      	mov	sl, r3
	uint8_t color;

	if(fres != FR_OK){
 80006b4:	4b6a      	ldr	r3, [pc, #424]	; (8000860 <DrawBitmapFromSDCard+0x1c4>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <DrawBitmapFromSDCard+0x24>
		return ERR_SDCARD_UNAVAILABLE;
 80006bc:	230d      	movs	r3, #13
 80006be:	e0c8      	b.n	8000852 <DrawBitmapFromSDCard+0x1b6>
	}

	//Convert asked-for bitmap to the name of the .txt file its saved in on the SD card
	char filename[20] = "";
 80006c0:	2300      	movs	r3, #0
 80006c2:	633b      	str	r3, [r7, #48]	; 0x30
 80006c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
 80006cc:	605a      	str	r2, [r3, #4]
 80006ce:	609a      	str	r2, [r3, #8]
 80006d0:	60da      	str	r2, [r3, #12]
	itoa(selector, filename, 10);
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80006d8:	220a      	movs	r2, #10
 80006da:	4618      	mov	r0, r3
 80006dc:	f007 fd88 	bl	80081f0 <itoa>
	strcat(filename, ".txt");
 80006e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff fd73 	bl	80001d0 <strlen>
 80006ea:	4603      	mov	r3, r0
 80006ec:	461a      	mov	r2, r3
 80006ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80006f2:	4413      	add	r3, r2
 80006f4:	4a5b      	ldr	r2, [pc, #364]	; (8000864 <DrawBitmapFromSDCard+0x1c8>)
 80006f6:	6810      	ldr	r0, [r2, #0]
 80006f8:	6018      	str	r0, [r3, #0]
 80006fa:	7912      	ldrb	r2, [r2, #4]
 80006fc:	711a      	strb	r2, [r3, #4]
	fres = f_open(&fil, filename, FA_READ);
 80006fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000702:	2201      	movs	r2, #1
 8000704:	4619      	mov	r1, r3
 8000706:	4858      	ldr	r0, [pc, #352]	; (8000868 <DrawBitmapFromSDCard+0x1cc>)
 8000708:	f007 f87a 	bl	8007800 <f_open>
 800070c:	4603      	mov	r3, r0
 800070e:	461a      	mov	r2, r3
 8000710:	4b53      	ldr	r3, [pc, #332]	; (8000860 <DrawBitmapFromSDCard+0x1c4>)
 8000712:	701a      	strb	r2, [r3, #0]
	printf(filename);
 8000714:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000718:	4618      	mov	r0, r3
 800071a:	f007 fd73 	bl	8008204 <iprintf>
	if (fres != FR_OK) {
 800071e:	4b50      	ldr	r3, [pc, #320]	; (8000860 <DrawBitmapFromSDCard+0x1c4>)
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <DrawBitmapFromSDCard+0x8e>
		return ERR_SDCARD_OPEN;
 8000726:	230c      	movs	r3, #12
 8000728:	e093      	b.n	8000852 <DrawBitmapFromSDCard+0x1b6>
	}

	unsigned char preambleBuf[32];
	uint8_t bufLen = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	73fb      	strb	r3, [r7, #15]

	f_read(&fil, (void*)preambleBuf, 32, &bufLen);
 800072e:	f107 030f 	add.w	r3, r7, #15
 8000732:	f107 0110 	add.w	r1, r7, #16
 8000736:	2220      	movs	r2, #32
 8000738:	484b      	ldr	r0, [pc, #300]	; (8000868 <DrawBitmapFromSDCard+0x1cc>)
 800073a:	f007 fa1f 	bl	8007b7c <f_read>
	if(bufLen != 0) {
 800073e:	7bfb      	ldrb	r3, [r7, #15]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d03a      	beq.n	80007ba <DrawBitmapFromSDCard+0x11e>
		printf("Read string from '%s' contents: %s\r\n", filename, preambleBuf);
 8000744:	f107 0210 	add.w	r2, r7, #16
 8000748:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800074c:	4619      	mov	r1, r3
 800074e:	4847      	ldr	r0, [pc, #284]	; (800086c <DrawBitmapFromSDCard+0x1d0>)
 8000750:	f007 fd58 	bl	8008204 <iprintf>
	}
	else return ERR_SDCARD_GETS;

	uint8_t packetSize = 5; //0x.. pixeldata + comma
 8000754:	2305      	movs	r3, #5
 8000756:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	uint8_t readBuf[packetSize];
 800075a:	f897 6053 	ldrb.w	r6, [r7, #83]	; 0x53
 800075e:	4633      	mov	r3, r6
 8000760:	3b01      	subs	r3, #1
 8000762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000764:	b2f3      	uxtb	r3, r6
 8000766:	2200      	movs	r2, #0
 8000768:	4698      	mov	r8, r3
 800076a:	4691      	mov	r9, r2
 800076c:	f04f 0200 	mov.w	r2, #0
 8000770:	f04f 0300 	mov.w	r3, #0
 8000774:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000778:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800077c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000780:	b2f3      	uxtb	r3, r6
 8000782:	2200      	movs	r2, #0
 8000784:	461c      	mov	r4, r3
 8000786:	4615      	mov	r5, r2
 8000788:	f04f 0200 	mov.w	r2, #0
 800078c:	f04f 0300 	mov.w	r3, #0
 8000790:	00eb      	lsls	r3, r5, #3
 8000792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000796:	00e2      	lsls	r2, r4, #3
 8000798:	4633      	mov	r3, r6
 800079a:	3307      	adds	r3, #7
 800079c:	08db      	lsrs	r3, r3, #3
 800079e:	00db      	lsls	r3, r3, #3
 80007a0:	ebad 0d03 	sub.w	sp, sp, r3
 80007a4:	466b      	mov	r3, sp
 80007a6:	3300      	adds	r3, #0
 80007a8:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t pixelIndex = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	657b      	str	r3, [r7, #84]	; 0x54
	uint8_t pixelColor = 0;
 80007ae:	2300      	movs	r3, #0
 80007b0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	bufLen = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	73fb      	strb	r3, [r7, #15]
 80007b8:	e001      	b.n	80007be <DrawBitmapFromSDCard+0x122>
	else return ERR_SDCARD_GETS;
 80007ba:	230a      	movs	r3, #10
 80007bc:	e049      	b.n	8000852 <DrawBitmapFromSDCard+0x1b6>

	while(1)
		{
			f_read(&fil, (void*)readBuf, packetSize, &bufLen);
 80007be:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 80007c2:	f107 030f 	add.w	r3, r7, #15
 80007c6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80007c8:	4827      	ldr	r0, [pc, #156]	; (8000868 <DrawBitmapFromSDCard+0x1cc>)
 80007ca:	f007 f9d7 	bl	8007b7c <f_read>
			if(bufLen < packetSize) break;
 80007ce:	7bfb      	ldrb	r3, [r7, #15]
 80007d0:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 80007d4:	429a      	cmp	r2, r3
 80007d6:	d831      	bhi.n	800083c <DrawBitmapFromSDCard+0x1a0>
			readBuf[strlen(readBuf)-1] = '\0';
 80007d8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80007da:	f7ff fcf9 	bl	80001d0 <strlen>
 80007de:	4603      	mov	r3, r0
 80007e0:	3b01      	subs	r3, #1
 80007e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80007e4:	2100      	movs	r1, #0
 80007e6:	54d1      	strb	r1, [r2, r3]
//			printf(readBuf);
//			printf("\n\r");
			uint8_t pixelColor = (uint8_t)strtol(readBuf, NULL, 0);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2100      	movs	r1, #0
 80007ec:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80007ee:	f007 fe19 	bl	8008424 <strtol>
 80007f2:	4603      	mov	r3, r0
 80007f4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
			memset(readBuf ,0, sizeof(readBuf));
 80007f8:	4633      	mov	r3, r6
 80007fa:	461a      	mov	r2, r3
 80007fc:	2100      	movs	r1, #0
 80007fe:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000800:	f007 fcf8 	bl	80081f4 <memset>
			if(!(pixelIndex % VGA_DISPLAY_X)) ++pixelIndex;
 8000804:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8000806:	4b1a      	ldr	r3, [pc, #104]	; (8000870 <DrawBitmapFromSDCard+0x1d4>)
 8000808:	fba3 2301 	umull	r2, r3, r3, r1
 800080c:	0a1a      	lsrs	r2, r3, #8
 800080e:	4613      	mov	r3, r2
 8000810:	009b      	lsls	r3, r3, #2
 8000812:	4413      	add	r3, r2
 8000814:	019b      	lsls	r3, r3, #6
 8000816:	1aca      	subs	r2, r1, r3
 8000818:	2a00      	cmp	r2, #0
 800081a:	d102      	bne.n	8000822 <DrawBitmapFromSDCard+0x186>
 800081c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800081e:	3301      	adds	r3, #1
 8000820:	657b      	str	r3, [r7, #84]	; 0x54
			VGA_RAM1[pixelIndex] = pixelColor;
 8000822:	4a14      	ldr	r2, [pc, #80]	; (8000874 <DrawBitmapFromSDCard+0x1d8>)
 8000824:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000826:	4413      	add	r3, r2
 8000828:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800082c:	701a      	strb	r2, [r3, #0]
			pixelColor = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
			++pixelIndex;
 8000834:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000836:	3301      	adds	r3, #1
 8000838:	657b      	str	r3, [r7, #84]	; 0x54
		{
 800083a:	e7c0      	b.n	80007be <DrawBitmapFromSDCard+0x122>
			if(bufLen < packetSize) break;
 800083c:	bf00      	nop
		}
	printf(readBuf);
 800083e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000840:	f007 fce0 	bl	8008204 <iprintf>
	printf("Array read!");
 8000844:	480c      	ldr	r0, [pc, #48]	; (8000878 <DrawBitmapFromSDCard+0x1dc>)
 8000846:	f007 fcdd 	bl	8008204 <iprintf>
//			break;
//		default:
//			return ERR_INVALID_ARG;
//			break;
//	}
	f_close(&fil);
 800084a:	4807      	ldr	r0, [pc, #28]	; (8000868 <DrawBitmapFromSDCard+0x1cc>)
 800084c:	f007 fb53 	bl	8007ef6 <f_close>
	return ERR_NONE;
 8000850:	2304      	movs	r3, #4
 8000852:	46d5      	mov	sp, sl
}
 8000854:	4618      	mov	r0, r3
 8000856:	3758      	adds	r7, #88	; 0x58
 8000858:	46bd      	mov	sp, r7
 800085a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800085e:	bf00      	nop
 8000860:	20000504 	.word	0x20000504
 8000864:	080096fc 	.word	0x080096fc
 8000868:	200002d4 	.word	0x200002d4
 800086c:	08009704 	.word	0x08009704
 8000870:	cccccccd 	.word	0xcccccccd
 8000874:	20000a94 	.word	0x20000a94
 8000878:	0800972c 	.word	0x0800972c

0800087c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <MX_DMA_Init+0x3c>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	4a0b      	ldr	r2, [pc, #44]	; (80008b8 <MX_DMA_Init+0x3c>)
 800088c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000890:	6313      	str	r3, [r2, #48]	; 0x30
 8000892:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_DMA_Init+0x3c>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2100      	movs	r1, #0
 80008a2:	2044      	movs	r0, #68	; 0x44
 80008a4:	f000 ffe5 	bl	8001872 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80008a8:	2044      	movs	r0, #68	; 0x44
 80008aa:	f000 fffe 	bl	80018aa <HAL_NVIC_EnableIRQ>

}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40023800 	.word	0x40023800

080008bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08a      	sub	sp, #40	; 0x28
 80008c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c2:	f107 0314 	add.w	r3, r7, #20
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]
 80008ce:	60da      	str	r2, [r3, #12]
 80008d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008d2:	2300      	movs	r3, #0
 80008d4:	613b      	str	r3, [r7, #16]
 80008d6:	4b3b      	ldr	r3, [pc, #236]	; (80009c4 <MX_GPIO_Init+0x108>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	4a3a      	ldr	r2, [pc, #232]	; (80009c4 <MX_GPIO_Init+0x108>)
 80008dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008e0:	6313      	str	r3, [r2, #48]	; 0x30
 80008e2:	4b38      	ldr	r3, [pc, #224]	; (80009c4 <MX_GPIO_Init+0x108>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ea:	613b      	str	r3, [r7, #16]
 80008ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	60fb      	str	r3, [r7, #12]
 80008f2:	4b34      	ldr	r3, [pc, #208]	; (80009c4 <MX_GPIO_Init+0x108>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	4a33      	ldr	r2, [pc, #204]	; (80009c4 <MX_GPIO_Init+0x108>)
 80008f8:	f043 0301 	orr.w	r3, r3, #1
 80008fc:	6313      	str	r3, [r2, #48]	; 0x30
 80008fe:	4b31      	ldr	r3, [pc, #196]	; (80009c4 <MX_GPIO_Init+0x108>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000902:	f003 0301 	and.w	r3, r3, #1
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	60bb      	str	r3, [r7, #8]
 800090e:	4b2d      	ldr	r3, [pc, #180]	; (80009c4 <MX_GPIO_Init+0x108>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	4a2c      	ldr	r2, [pc, #176]	; (80009c4 <MX_GPIO_Init+0x108>)
 8000914:	f043 0310 	orr.w	r3, r3, #16
 8000918:	6313      	str	r3, [r2, #48]	; 0x30
 800091a:	4b2a      	ldr	r3, [pc, #168]	; (80009c4 <MX_GPIO_Init+0x108>)
 800091c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800091e:	f003 0310 	and.w	r3, r3, #16
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	607b      	str	r3, [r7, #4]
 800092a:	4b26      	ldr	r3, [pc, #152]	; (80009c4 <MX_GPIO_Init+0x108>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a25      	ldr	r2, [pc, #148]	; (80009c4 <MX_GPIO_Init+0x108>)
 8000930:	f043 0302 	orr.w	r3, r3, #2
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b23      	ldr	r3, [pc, #140]	; (80009c4 <MX_GPIO_Init+0x108>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0302 	and.w	r3, r3, #2
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	2102      	movs	r1, #2
 8000946:	4820      	ldr	r0, [pc, #128]	; (80009c8 <MX_GPIO_Init+0x10c>)
 8000948:	f001 fcf8 	bl	800233c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 800094c:	2200      	movs	r2, #0
 800094e:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8000952:	481e      	ldr	r0, [pc, #120]	; (80009cc <MX_GPIO_Init+0x110>)
 8000954:	f001 fcf2 	bl	800233c <HAL_GPIO_WritePin>
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VGA_VSYNC_GPIO_Port, VGA_VSYNC_Pin, GPIO_PIN_RESET);
 8000958:	2200      	movs	r2, #0
 800095a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800095e:	481c      	ldr	r0, [pc, #112]	; (80009d0 <MX_GPIO_Init+0x114>)
 8000960:	f001 fcec 	bl	800233c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8000964:	2302      	movs	r3, #2
 8000966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	2301      	movs	r3, #1
 800096a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	4619      	mov	r1, r3
 800097a:	4813      	ldr	r0, [pc, #76]	; (80009c8 <MX_GPIO_Init+0x10c>)
 800097c:	f001 fb42 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = VGA_BLUE0_Pin|VGA_BLUE1_Pin|VGA_GREEN0_Pin|VGA_GREEN1_Pin
 8000980:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000984:	617b      	str	r3, [r7, #20]
                          |VGA_GREEN2_Pin|VGA_RED0_Pin|VGA_RED1_Pin|VGA_RED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000986:	2301      	movs	r3, #1
 8000988:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800098e:	2303      	movs	r3, #3
 8000990:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000992:	f107 0314 	add.w	r3, r7, #20
 8000996:	4619      	mov	r1, r3
 8000998:	480c      	ldr	r0, [pc, #48]	; (80009cc <MX_GPIO_Init+0x110>)
 800099a:	f001 fb33 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VGA_VSYNC_Pin;
 800099e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a4:	2301      	movs	r3, #1
 80009a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ac:	2303      	movs	r3, #3
 80009ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VGA_VSYNC_GPIO_Port, &GPIO_InitStruct);
 80009b0:	f107 0314 	add.w	r3, r7, #20
 80009b4:	4619      	mov	r1, r3
 80009b6:	4806      	ldr	r0, [pc, #24]	; (80009d0 <MX_GPIO_Init+0x114>)
 80009b8:	f001 fb24 	bl	8002004 <HAL_GPIO_Init>

}
 80009bc:	bf00      	nop
 80009be:	3728      	adds	r7, #40	; 0x28
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40020000 	.word	0x40020000
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40020400 	.word	0x40020400

080009d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009da:	f000 fdfd 	bl	80015d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009de:	f000 f85f 	bl	8000aa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009e2:	f7ff ff6b 	bl	80008bc <MX_GPIO_Init>
  MX_DMA_Init();
 80009e6:	f7ff ff49 	bl	800087c <MX_DMA_Init>
  MX_TIM1_Init();
 80009ea:	f000 fb4b 	bl	8001084 <MX_TIM1_Init>
  MX_TIM2_Init();
 80009ee:	f000 fb99 	bl	8001124 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80009f2:	f000 fcaf 	bl	8001354 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80009f6:	f000 f8d7 	bl	8000ba8 <MX_SPI1_Init>
  MX_FATFS_Init();
 80009fa:	f004 fc2d 	bl	8005258 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  Error tempError = SDCardInit(); //Init SD Card
 80009fe:	f7ff fe01 	bl	8000604 <SDCardInit>
 8000a02:	4603      	mov	r3, r0
 8000a04:	70bb      	strb	r3, [r7, #2]
  if(tempError != ERR_NONE)
 8000a06:	78bb      	ldrb	r3, [r7, #2]
 8000a08:	2b04      	cmp	r3, #4
 8000a0a:	d003      	beq.n	8000a14 <main+0x40>
  {
	  TransmitError(tempError);
 8000a0c:	78bb      	ldrb	r3, [r7, #2]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fdb8 	bl	8000584 <TransmitError>
  }

  UB_VGA_Screen_Init(); // Init VGA-Screen
 8000a14:	f000 fd42 	bl	800149c <UB_VGA_Screen_Init>

  UB_VGA_FillScreen(VGA_COL_BLACK);
 8000a18:	2000      	movs	r0, #0
 8000a1a:	f000 fd91 	bl	8001540 <UB_VGA_FillScreen>
//  UB_VGA_SetPixel(10,16,VGA_COL_BLUE);
//  UB_VGA_SetPixel(0,0,0x00);
//  UB_VGA_SetPixel(319,,0x00);
  int i;

  for(i = 0; i < LINE_BUFLEN; i++)
 8000a1e:	2300      	movs	r3, #0
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	e008      	b.n	8000a36 <main+0x62>
	  input.line_rx_buffer[i] = 0;
 8000a24:	4a1b      	ldr	r2, [pc, #108]	; (8000a94 <main+0xc0>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4413      	add	r3, r2
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	701a      	strb	r2, [r3, #0]
  for(i = 0; i < LINE_BUFLEN; i++)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	3301      	adds	r3, #1
 8000a34:	607b      	str	r3, [r7, #4]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a3c:	dbf2      	blt.n	8000a24 <main+0x50>

  // Reset some stuff
  input.byte_buffer_rx[0] = 0;
 8000a3e:	4b15      	ldr	r3, [pc, #84]	; (8000a94 <main+0xc0>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	701a      	strb	r2, [r3, #0]
  input.char_counter = 0;
 8000a44:	4b13      	ldr	r3, [pc, #76]	; (8000a94 <main+0xc0>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  input.command_execute_flag = FALSE;
 8000a4c:	4b11      	ldr	r3, [pc, #68]	; (8000a94 <main+0xc0>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c

  // HAl wants a memory location to store the charachter it receives from the UART
  // We will pass it an array, but we will not use it. We declare our own variable in the interupt handler
  // See stm32f4xx_it.c
  HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, BYTE_BUFLEN);
 8000a54:	2201      	movs	r2, #1
 8000a56:	490f      	ldr	r1, [pc, #60]	; (8000a94 <main+0xc0>)
 8000a58:	480f      	ldr	r0, [pc, #60]	; (8000a98 <main+0xc4>)
 8000a5a:	f003 fc4f 	bl	80042fc <HAL_UART_Receive_IT>

  // Test to see if the screen reacts to UART
  unsigned char colorTest = TRUE;
 8000a5e:	23ff      	movs	r3, #255	; 0xff
 8000a60:	70fb      	strb	r3, [r7, #3]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(input.command_execute_flag == TRUE)
 8000a62:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <main+0xc0>)
 8000a64:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 8000a68:	2bff      	cmp	r3, #255	; 0xff
 8000a6a:	d1fa      	bne.n	8000a62 <main+0x8e>
	  {
		  // Do some stuff
		  printf("yes\n");
 8000a6c:	480b      	ldr	r0, [pc, #44]	; (8000a9c <main+0xc8>)
 8000a6e:	f007 fc4f 	bl	8008310 <puts>
		  colorTest = ~colorTest; // Toggle screen color
 8000a72:	78fb      	ldrb	r3, [r7, #3]
 8000a74:	43db      	mvns	r3, r3
 8000a76:	70fb      	strb	r3, [r7, #3]
		  UB_VGA_FillScreen(colorTest);
 8000a78:	78fb      	ldrb	r3, [r7, #3]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 fd60 	bl	8001540 <UB_VGA_FillScreen>
		  DrawBitmapFromSDCard(0, 0, 0);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2100      	movs	r1, #0
 8000a84:	2000      	movs	r0, #0
 8000a86:	f7ff fe09 	bl	800069c <DrawBitmapFromSDCard>

		  // When finished reset the flag
		  input.command_execute_flag = FALSE;
 8000a8a:	4b02      	ldr	r3, [pc, #8]	; (8000a94 <main+0xc0>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
	  if(input.command_execute_flag == TRUE)
 8000a92:	e7e6      	b.n	8000a62 <main+0x8e>
 8000a94:	20000508 	.word	0x20000508
 8000a98:	20000a54 	.word	0x20000a54
 8000a9c:	080098a4 	.word	0x080098a4

08000aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b094      	sub	sp, #80	; 0x50
 8000aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa6:	f107 0320 	add.w	r3, r7, #32
 8000aaa:	2230      	movs	r2, #48	; 0x30
 8000aac:	2100      	movs	r1, #0
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f007 fba0 	bl	80081f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab4:	f107 030c 	add.w	r3, r7, #12
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
 8000ac2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	4b28      	ldr	r3, [pc, #160]	; (8000b6c <SystemClock_Config+0xcc>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000acc:	4a27      	ldr	r2, [pc, #156]	; (8000b6c <SystemClock_Config+0xcc>)
 8000ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad2:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad4:	4b25      	ldr	r3, [pc, #148]	; (8000b6c <SystemClock_Config+0xcc>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000adc:	60bb      	str	r3, [r7, #8]
 8000ade:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	4b22      	ldr	r3, [pc, #136]	; (8000b70 <SystemClock_Config+0xd0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a21      	ldr	r2, [pc, #132]	; (8000b70 <SystemClock_Config+0xd0>)
 8000aea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aee:	6013      	str	r3, [r2, #0]
 8000af0:	4b1f      	ldr	r3, [pc, #124]	; (8000b70 <SystemClock_Config+0xd0>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000af8:	607b      	str	r3, [r7, #4]
 8000afa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000afc:	2301      	movs	r3, #1
 8000afe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b04:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b06:	2302      	movs	r3, #2
 8000b08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b0a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b10:	2304      	movs	r3, #4
 8000b12:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000b14:	23a8      	movs	r3, #168	; 0xa8
 8000b16:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b1c:	2304      	movs	r3, #4
 8000b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b20:	f107 0320 	add.w	r3, r7, #32
 8000b24:	4618      	mov	r0, r3
 8000b26:	f001 fc23 	bl	8002370 <HAL_RCC_OscConfig>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b30:	f000 f832 	bl	8000b98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b34:	230f      	movs	r3, #15
 8000b36:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b40:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b4a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b4c:	f107 030c 	add.w	r3, r7, #12
 8000b50:	2105      	movs	r1, #5
 8000b52:	4618      	mov	r0, r3
 8000b54:	f001 fe7a 	bl	800284c <HAL_RCC_ClockConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b5e:	f000 f81b 	bl	8000b98 <Error_Handler>
  }
}
 8000b62:	bf00      	nop
 8000b64:	3750      	adds	r7, #80	; 0x50
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40007000 	.word	0x40007000

08000b74 <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 8000b7c:	1d39      	adds	r1, r7, #4
 8000b7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b82:	2201      	movs	r2, #1
 8000b84:	4803      	ldr	r0, [pc, #12]	; (8000b94 <__io_putchar+0x20>)
 8000b86:	f003 fb20 	bl	80041ca <HAL_UART_Transmit>
	return ch;												//Return the character
 8000b8a:	687b      	ldr	r3, [r7, #4]
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	20000a54 	.word	0x20000a54

08000b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
	...

08000ba8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000bac:	4b17      	ldr	r3, [pc, #92]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bae:	4a18      	ldr	r2, [pc, #96]	; (8000c10 <MX_SPI1_Init+0x68>)
 8000bb0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bb2:	4b16      	ldr	r3, [pc, #88]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bb4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000bb8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bba:	4b14      	ldr	r3, [pc, #80]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bc0:	4b12      	ldr	r3, [pc, #72]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bc6:	4b11      	ldr	r3, [pc, #68]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bcc:	4b0f      	ldr	r3, [pc, #60]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bd2:	4b0e      	ldr	r3, [pc, #56]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bd8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000bda:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bdc:	2238      	movs	r2, #56	; 0x38
 8000bde:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000be0:	4b0a      	ldr	r3, [pc, #40]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000be6:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bec:	4b07      	ldr	r3, [pc, #28]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bf2:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bf4:	220a      	movs	r2, #10
 8000bf6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bf8:	4804      	ldr	r0, [pc, #16]	; (8000c0c <MX_SPI1_Init+0x64>)
 8000bfa:	f002 f847 	bl	8002c8c <HAL_SPI_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c04:	f7ff ffc8 	bl	8000b98 <Error_Handler>
  }

}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000918 	.word	0x20000918
 8000c10:	40013000 	.word	0x40013000

08000c14 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08a      	sub	sp, #40	; 0x28
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a28      	ldr	r2, [pc, #160]	; (8000cd4 <HAL_SPI_MspInit+0xc0>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d149      	bne.n	8000cca <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	613b      	str	r3, [r7, #16]
 8000c3a:	4b27      	ldr	r3, [pc, #156]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3e:	4a26      	ldr	r2, [pc, #152]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c44:	6453      	str	r3, [r2, #68]	; 0x44
 8000c46:	4b24      	ldr	r3, [pc, #144]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
 8000c56:	4b20      	ldr	r3, [pc, #128]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	4a1f      	ldr	r2, [pc, #124]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	6313      	str	r3, [r2, #48]	; 0x30
 8000c62:	4b1d      	ldr	r3, [pc, #116]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	f003 0301 	and.w	r3, r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60bb      	str	r3, [r7, #8]
 8000c72:	4b19      	ldr	r3, [pc, #100]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	4a18      	ldr	r2, [pc, #96]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c78:	f043 0302 	orr.w	r3, r3, #2
 8000c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7e:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <HAL_SPI_MspInit+0xc4>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	f003 0302 	and.w	r3, r3, #2
 8000c86:	60bb      	str	r3, [r7, #8]
 8000c88:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c8a:	23c0      	movs	r3, #192	; 0xc0
 8000c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c92:	2301      	movs	r3, #1
 8000c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c96:	2303      	movs	r3, #3
 8000c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c9a:	2305      	movs	r3, #5
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9e:	f107 0314 	add.w	r3, r7, #20
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	480d      	ldr	r0, [pc, #52]	; (8000cdc <HAL_SPI_MspInit+0xc8>)
 8000ca6:	f001 f9ad 	bl	8002004 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_CS_Pin;
 8000caa:	2308      	movs	r3, #8
 8000cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cba:	2305      	movs	r3, #5
 8000cbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4806      	ldr	r0, [pc, #24]	; (8000ce0 <HAL_SPI_MspInit+0xcc>)
 8000cc6:	f001 f99d 	bl	8002004 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	; 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40013000 	.word	0x40013000
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40020000 	.word	0x40020000
 8000ce0:	40020400 	.word	0x40020400

08000ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	4b10      	ldr	r3, [pc, #64]	; (8000d30 <HAL_MspInit+0x4c>)
 8000cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cf2:	4a0f      	ldr	r2, [pc, #60]	; (8000d30 <HAL_MspInit+0x4c>)
 8000cf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8000cfa:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <HAL_MspInit+0x4c>)
 8000cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	603b      	str	r3, [r7, #0]
 8000d0a:	4b09      	ldr	r3, [pc, #36]	; (8000d30 <HAL_MspInit+0x4c>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0e:	4a08      	ldr	r2, [pc, #32]	; (8000d30 <HAL_MspInit+0x4c>)
 8000d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d14:	6413      	str	r3, [r2, #64]	; 0x40
 8000d16:	4b06      	ldr	r3, [pc, #24]	; (8000d30 <HAL_MspInit+0x4c>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d1e:	603b      	str	r3, [r7, #0]
 8000d20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d22:	bf00      	nop
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	40023800 	.word	0x40023800

08000d34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d42:	b480      	push	{r7}
 8000d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d46:	e7fe      	b.n	8000d46 <HardFault_Handler+0x4>

08000d48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d4c:	e7fe      	b.n	8000d4c <MemManage_Handler+0x4>

08000d4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d52:	e7fe      	b.n	8000d52 <BusFault_Handler+0x4>

08000d54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d58:	e7fe      	b.n	8000d58 <UsageFault_Handler+0x4>

08000d5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr

08000d76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d76:	b480      	push	{r7}
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d88:	f000 fc78 	bl	800167c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d94:	4828      	ldr	r0, [pc, #160]	; (8000e38 <TIM2_IRQHandler+0xa8>)
 8000d96:	f002 fb67 	bl	8003468 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_CC3); // uncomment HAL_TIM_IRQHandler(&htim2); ^^
 8000d9a:	4b27      	ldr	r3, [pc, #156]	; (8000e38 <TIM2_IRQHandler+0xa8>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f06f 0208 	mvn.w	r2, #8
 8000da2:	611a      	str	r2, [r3, #16]

  VGA.hsync_cnt++;
 8000da4:	4b25      	ldr	r3, [pc, #148]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000da6:	881b      	ldrh	r3, [r3, #0]
 8000da8:	3301      	adds	r3, #1
 8000daa:	b29a      	uxth	r2, r3
 8000dac:	4b23      	ldr	r3, [pc, #140]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000dae:	801a      	strh	r2, [r3, #0]
  if (VGA.hsync_cnt >= VGA_VSYNC_PERIODE)
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000db2:	881b      	ldrh	r3, [r3, #0]
 8000db4:	f5b3 7f03 	cmp.w	r3, #524	; 0x20c
 8000db8:	d905      	bls.n	8000dc6 <TIM2_IRQHandler+0x36>
  {
    // -----------
    VGA.hsync_cnt = 0;
 8000dba:	4b20      	ldr	r3, [pc, #128]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr = (uint32_t)(&VGA_RAM1[0]);
 8000dc0:	4a1f      	ldr	r2, [pc, #124]	; (8000e40 <TIM2_IRQHandler+0xb0>)
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000dc4:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  GPIOB->BSRR = (VGA.hsync_cnt < VGA_VSYNC_IMP) ? VGA_VSYNC_Pin << 16u: VGA_VSYNC_Pin;
 8000dc6:	4b1d      	ldr	r3, [pc, #116]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000dc8:	881b      	ldrh	r3, [r3, #0]
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d802      	bhi.n	8000dd4 <TIM2_IRQHandler+0x44>
 8000dce:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000dd2:	e001      	b.n	8000dd8 <TIM2_IRQHandler+0x48>
 8000dd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000dd8:	4a1a      	ldr	r2, [pc, #104]	; (8000e44 <TIM2_IRQHandler+0xb4>)
 8000dda:	6193      	str	r3, [r2, #24]

  // Test for DMA start
  if((VGA.hsync_cnt >= VGA_VSYNC_BILD_START) && (VGA.hsync_cnt <= VGA_VSYNC_BILD_STOP))
 8000ddc:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000dde:	881b      	ldrh	r3, [r3, #0]
 8000de0:	2b23      	cmp	r3, #35	; 0x23
 8000de2:	d927      	bls.n	8000e34 <TIM2_IRQHandler+0xa4>
 8000de4:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000de6:	881b      	ldrh	r3, [r3, #0]
 8000de8:	f240 2202 	movw	r2, #514	; 0x202
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d821      	bhi.n	8000e34 <TIM2_IRQHandler+0xa4>
  {
    // after FP start => DMA Transfer

    // DMA2 init
	  DMA2_Stream5->CR = VGA.dma2_cr_reg;
 8000df0:	4a15      	ldr	r2, [pc, #84]	; (8000e48 <TIM2_IRQHandler+0xb8>)
 8000df2:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	6013      	str	r3, [r2, #0]
    // set adress
    DMA2_Stream5->M0AR = VGA.start_adr;
 8000df8:	4a13      	ldr	r2, [pc, #76]	; (8000e48 <TIM2_IRQHandler+0xb8>)
 8000dfa:	4b10      	ldr	r3, [pc, #64]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1 |= TIM_CR1_CEN; // __HAL_TIM_ENABLE(&htim1); // too slow?
 8000e00:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <TIM2_IRQHandler+0xbc>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a11      	ldr	r2, [pc, #68]	; (8000e4c <TIM2_IRQHandler+0xbc>)
 8000e06:	f043 0301 	orr.w	r3, r3, #1
 8000e0a:	6013      	str	r3, [r2, #0]
    // DMA2 enable
    __HAL_DMA_ENABLE(&hdma_tim1_up);
 8000e0c:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <TIM2_IRQHandler+0xc0>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	4b0f      	ldr	r3, [pc, #60]	; (8000e50 <TIM2_IRQHandler+0xc0>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f042 0201 	orr.w	r2, r2, #1
 8000e1a:	601a      	str	r2, [r3, #0]
    // Test Adrespointer for high
    if(VGA.hsync_cnt & 0x01)
 8000e1c:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	f003 0301 	and.w	r3, r3, #1
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d005      	beq.n	8000e34 <TIM2_IRQHandler+0xa4>
      VGA.start_adr += (VGA_DISPLAY_X + 1); // inc after Hsync
 8000e28:	4b04      	ldr	r3, [pc, #16]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f203 1341 	addw	r3, r3, #321	; 0x141
 8000e30:	4a02      	ldr	r2, [pc, #8]	; (8000e3c <TIM2_IRQHandler+0xac>)
 8000e32:	6053      	str	r3, [r2, #4]
  }
  /* USER CODE END TIM2_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	200009b4 	.word	0x200009b4
 8000e3c:	20013784 	.word	0x20013784
 8000e40:	20000a94 	.word	0x20000a94
 8000e44:	40020400 	.word	0x40020400
 8000e48:	40026488 	.word	0x40026488
 8000e4c:	40010000 	.word	0x40010000
 8000e50:	200009f4 	.word	0x200009f4

08000e54 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	// Store the byte we received on the UART
	char uart_char = USART2->DR;
 8000e5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ec4 <USART2_IRQHandler+0x70>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	71fb      	strb	r3, [r7, #7]

	//Ignore the '\n' character
	if(uart_char != LINE_FEED)
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	2b0a      	cmp	r3, #10
 8000e64:	d026      	beq.n	8000eb4 <USART2_IRQHandler+0x60>
	{
		//Check for CR or a dot
		// There was a small bug in the terminal program.
		// By terminating your message with a dot you can ignore the CR (Enter) character
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	2b0d      	cmp	r3, #13
 8000e6a:	d002      	beq.n	8000e72 <USART2_IRQHandler+0x1e>
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	2b2e      	cmp	r3, #46	; 0x2e
 8000e70:	d10e      	bne.n	8000e90 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 8000e72:	4b15      	ldr	r3, [pc, #84]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000e74:	22ff      	movs	r2, #255	; 0xff
 8000e76:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			// Store the message length for processing
			input.msglen = input.char_counter;
 8000e7a:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000e7c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000e80:	4a11      	ldr	r2, [pc, #68]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000e82:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 8000e86:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8000e8e:	e011      	b.n	8000eb4 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8000e90:	4b0d      	ldr	r3, [pc, #52]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 8000e98:	4b0b      	ldr	r3, [pc, #44]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000e9a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000ea0:	4413      	add	r3, r2
 8000ea2:	79fa      	ldrb	r2, [r7, #7]
 8000ea4:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8000ea6:	4b08      	ldr	r3, [pc, #32]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000ea8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000eac:	3301      	adds	r3, #1
 8000eae:	4a06      	ldr	r2, [pc, #24]	; (8000ec8 <USART2_IRQHandler+0x74>)
 8000eb0:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000eb4:	4805      	ldr	r0, [pc, #20]	; (8000ecc <USART2_IRQHandler+0x78>)
 8000eb6:	f003 fa77 	bl	80043a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40004400 	.word	0x40004400
 8000ec8:	20000508 	.word	0x20000508
 8000ecc:	20000a54 	.word	0x20000a54

08000ed0 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

    // Timer1 stop
    __HAL_TIM_DISABLE(&htim1);
 8000ed4:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <DMA2_Stream5_IRQHandler+0x48>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	6a1a      	ldr	r2, [r3, #32]
 8000eda:	f241 1311 	movw	r3, #4369	; 0x1111
 8000ede:	4013      	ands	r3, r2
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d10f      	bne.n	8000f04 <DMA2_Stream5_IRQHandler+0x34>
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <DMA2_Stream5_IRQHandler+0x48>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	6a1a      	ldr	r2, [r3, #32]
 8000eea:	f240 4344 	movw	r3, #1092	; 0x444
 8000eee:	4013      	ands	r3, r2
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d107      	bne.n	8000f04 <DMA2_Stream5_IRQHandler+0x34>
 8000ef4:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <DMA2_Stream5_IRQHandler+0x48>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <DMA2_Stream5_IRQHandler+0x48>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f022 0201 	bic.w	r2, r2, #1
 8000f02:	601a      	str	r2, [r3, #0]
    // DMA2 disable
    // __HAL_DMA_DISABLE(&hdma_tim1_up); // not needed?
    // switch on black
    GPIOE->BSRR = VGA_GPIO_HINIBBLE << 16u;
 8000f04:	4b05      	ldr	r3, [pc, #20]	; (8000f1c <DMA2_Stream5_IRQHandler+0x4c>)
 8000f06:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8000f0a:	619a      	str	r2, [r3, #24]

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8000f0c:	4804      	ldr	r0, [pc, #16]	; (8000f20 <DMA2_Stream5_IRQHandler+0x50>)
 8000f0e:	f000 fe0f 	bl	8001b30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000974 	.word	0x20000974
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	200009f4 	.word	0x200009f4

08000f24 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f30:	2300      	movs	r3, #0
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	e00a      	b.n	8000f4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f36:	f3af 8000 	nop.w
 8000f3a:	4601      	mov	r1, r0
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	1c5a      	adds	r2, r3, #1
 8000f40:	60ba      	str	r2, [r7, #8]
 8000f42:	b2ca      	uxtb	r2, r1
 8000f44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	697a      	ldr	r2, [r7, #20]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	429a      	cmp	r2, r3
 8000f52:	dbf0      	blt.n	8000f36 <_read+0x12>
	}

return len;
 8000f54:	687b      	ldr	r3, [r7, #4]
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3718      	adds	r7, #24
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b086      	sub	sp, #24
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	60f8      	str	r0, [r7, #12]
 8000f66:	60b9      	str	r1, [r7, #8]
 8000f68:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	617b      	str	r3, [r7, #20]
 8000f6e:	e009      	b.n	8000f84 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	1c5a      	adds	r2, r3, #1
 8000f74:	60ba      	str	r2, [r7, #8]
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff fdfb 	bl	8000b74 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	3301      	adds	r3, #1
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	697a      	ldr	r2, [r7, #20]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	dbf1      	blt.n	8000f70 <_write+0x12>
	}
	return len;
 8000f8c:	687b      	ldr	r3, [r7, #4]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3718      	adds	r7, #24
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <_close>:

int _close(int file)
{
 8000f96:	b480      	push	{r7}
 8000f98:	b083      	sub	sp, #12
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	6078      	str	r0, [r7, #4]
	return -1;
 8000f9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr

08000fae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	b083      	sub	sp, #12
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fbe:	605a      	str	r2, [r3, #4]
	return 0;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <_isatty>:

int _isatty(int file)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	b083      	sub	sp, #12
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
	return 1;
 8000fd6:	2301      	movs	r3, #1
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
	return 0;
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3714      	adds	r7, #20
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001008:	4b11      	ldr	r3, [pc, #68]	; (8001050 <_sbrk+0x50>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d102      	bne.n	8001016 <_sbrk+0x16>
		heap_end = &end;
 8001010:	4b0f      	ldr	r3, [pc, #60]	; (8001050 <_sbrk+0x50>)
 8001012:	4a10      	ldr	r2, [pc, #64]	; (8001054 <_sbrk+0x54>)
 8001014:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <_sbrk+0x50>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800101c:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <_sbrk+0x50>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4413      	add	r3, r2
 8001024:	466a      	mov	r2, sp
 8001026:	4293      	cmp	r3, r2
 8001028:	d907      	bls.n	800103a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800102a:	f007 f89f 	bl	800816c <__errno>
 800102e:	4603      	mov	r3, r0
 8001030:	220c      	movs	r2, #12
 8001032:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001034:	f04f 33ff 	mov.w	r3, #4294967295
 8001038:	e006      	b.n	8001048 <_sbrk+0x48>
	}

	heap_end += incr;
 800103a:	4b05      	ldr	r3, [pc, #20]	; (8001050 <_sbrk+0x50>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	4a03      	ldr	r2, [pc, #12]	; (8001050 <_sbrk+0x50>)
 8001044:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001046:	68fb      	ldr	r3, [r7, #12]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3710      	adds	r7, #16
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000970 	.word	0x20000970
 8001054:	200137f0 	.word	0x200137f0

08001058 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800105c:	4b08      	ldr	r3, [pc, #32]	; (8001080 <SystemInit+0x28>)
 800105e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001062:	4a07      	ldr	r2, [pc, #28]	; (8001080 <SystemInit+0x28>)
 8001064:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001068:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800106c:	4b04      	ldr	r3, [pc, #16]	; (8001080 <SystemInit+0x28>)
 800106e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001072:	609a      	str	r2, [r3, #8]
#endif
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	2200      	movs	r2, #0
 8001090:	601a      	str	r2, [r3, #0]
 8001092:	605a      	str	r2, [r3, #4]
 8001094:	609a      	str	r2, [r3, #8]
 8001096:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001098:	463b      	mov	r3, r7
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	; (800111c <MX_TIM1_Init+0x98>)
 80010a2:	4a1f      	ldr	r2, [pc, #124]	; (8001120 <MX_TIM1_Init+0x9c>)
 80010a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = VGA_TIM1_PRESCALE;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <MX_TIM1_Init+0x98>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ac:	4b1b      	ldr	r3, [pc, #108]	; (800111c <MX_TIM1_Init+0x98>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = VGA_TIM1_PERIODE;
 80010b2:	4b1a      	ldr	r3, [pc, #104]	; (800111c <MX_TIM1_Init+0x98>)
 80010b4:	220b      	movs	r2, #11
 80010b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010b8:	4b18      	ldr	r3, [pc, #96]	; (800111c <MX_TIM1_Init+0x98>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010be:	4b17      	ldr	r3, [pc, #92]	; (800111c <MX_TIM1_Init+0x98>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c4:	4b15      	ldr	r3, [pc, #84]	; (800111c <MX_TIM1_Init+0x98>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010ca:	4814      	ldr	r0, [pc, #80]	; (800111c <MX_TIM1_Init+0x98>)
 80010cc:	f002 f890 	bl	80031f0 <HAL_TIM_Base_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 80010d6:	f7ff fd5f 	bl	8000b98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80010e0:	f107 0308 	add.w	r3, r7, #8
 80010e4:	4619      	mov	r1, r3
 80010e6:	480d      	ldr	r0, [pc, #52]	; (800111c <MX_TIM1_Init+0x98>)
 80010e8:	f002 fb8c 	bl	8003804 <HAL_TIM_ConfigClockSource>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 80010f2:	f7ff fd51 	bl	8000b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f6:	2300      	movs	r3, #0
 80010f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80010fe:	463b      	mov	r3, r7
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	; (800111c <MX_TIM1_Init+0x98>)
 8001104:	f002 ff84 	bl	8004010 <HAL_TIMEx_MasterConfigSynchronization>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800110e:	f7ff fd43 	bl	8000b98 <Error_Handler>
  }

}
 8001112:	bf00      	nop
 8001114:	3718      	adds	r7, #24
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000974 	.word	0x20000974
 8001120:	40010000 	.word	0x40010000

08001124 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08a      	sub	sp, #40	; 0x28
 8001128:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800112a:	f107 0320 	add.w	r3, r7, #32
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001134:	1d3b      	adds	r3, r7, #4
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]
 8001140:	611a      	str	r2, [r3, #16]
 8001142:	615a      	str	r2, [r3, #20]
 8001144:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8001146:	4b2a      	ldr	r3, [pc, #168]	; (80011f0 <MX_TIM2_Init+0xcc>)
 8001148:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800114c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 800114e:	4b28      	ldr	r3, [pc, #160]	; (80011f0 <MX_TIM2_Init+0xcc>)
 8001150:	2200      	movs	r2, #0
 8001152:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001154:	4b26      	ldr	r3, [pc, #152]	; (80011f0 <MX_TIM2_Init+0xcc>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = VGA_TIM2_HSYNC_PERIODE;
 800115a:	4b25      	ldr	r3, [pc, #148]	; (80011f0 <MX_TIM2_Init+0xcc>)
 800115c:	f640 226b 	movw	r2, #2667	; 0xa6b
 8001160:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001162:	4b23      	ldr	r3, [pc, #140]	; (80011f0 <MX_TIM2_Init+0xcc>)
 8001164:	2200      	movs	r2, #0
 8001166:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001168:	4b21      	ldr	r3, [pc, #132]	; (80011f0 <MX_TIM2_Init+0xcc>)
 800116a:	2200      	movs	r2, #0
 800116c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800116e:	4820      	ldr	r0, [pc, #128]	; (80011f0 <MX_TIM2_Init+0xcc>)
 8001170:	f002 f88d 	bl	800328e <HAL_TIM_PWM_Init>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800117a:	f7ff fd0d 	bl	8000b98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800117e:	2300      	movs	r3, #0
 8001180:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001186:	f107 0320 	add.w	r3, r7, #32
 800118a:	4619      	mov	r1, r3
 800118c:	4818      	ldr	r0, [pc, #96]	; (80011f0 <MX_TIM2_Init+0xcc>)
 800118e:	f002 ff3f 	bl	8004010 <HAL_TIMEx_MasterConfigSynchronization>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001198:	f7ff fcfe 	bl	8000b98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800119c:	2360      	movs	r3, #96	; 0x60
 800119e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = VGA_TIM2_HTRIGGER_START - VGA_TIM2_DMA_DELAY;
 80011a0:	f240 13bb 	movw	r3, #443	; 0x1bb
 80011a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80011a6:	2302      	movs	r3, #2
 80011a8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2208      	movs	r2, #8
 80011b2:	4619      	mov	r1, r3
 80011b4:	480e      	ldr	r0, [pc, #56]	; (80011f0 <MX_TIM2_Init+0xcc>)
 80011b6:	f002 fa5f 	bl	8003678 <HAL_TIM_PWM_ConfigChannel>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80011c0:	f7ff fcea 	bl	8000b98 <Error_Handler>
  }
  sConfigOC.Pulse = VGA_TIM2_HSYNC_IMP;
 80011c4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80011c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011ca:	1d3b      	adds	r3, r7, #4
 80011cc:	220c      	movs	r2, #12
 80011ce:	4619      	mov	r1, r3
 80011d0:	4807      	ldr	r0, [pc, #28]	; (80011f0 <MX_TIM2_Init+0xcc>)
 80011d2:	f002 fa51 	bl	8003678 <HAL_TIM_PWM_ConfigChannel>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80011dc:	f7ff fcdc 	bl	8000b98 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80011e0:	4803      	ldr	r0, [pc, #12]	; (80011f0 <MX_TIM2_Init+0xcc>)
 80011e2:	f000 f87f 	bl	80012e4 <HAL_TIM_MspPostInit>

}
 80011e6:	bf00      	nop
 80011e8:	3728      	adds	r7, #40	; 0x28
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200009b4 	.word	0x200009b4

080011f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a21      	ldr	r2, [pc, #132]	; (8001288 <HAL_TIM_Base_MspInit+0x94>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d13c      	bne.n	8001280 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	4b20      	ldr	r3, [pc, #128]	; (800128c <HAL_TIM_Base_MspInit+0x98>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120e:	4a1f      	ldr	r2, [pc, #124]	; (800128c <HAL_TIM_Base_MspInit+0x98>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	6453      	str	r3, [r2, #68]	; 0x44
 8001216:	4b1d      	ldr	r3, [pc, #116]	; (800128c <HAL_TIM_Base_MspInit+0x98>)
 8001218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8001222:	4b1b      	ldr	r3, [pc, #108]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001224:	4a1b      	ldr	r2, [pc, #108]	; (8001294 <HAL_TIM_Base_MspInit+0xa0>)
 8001226:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8001228:	4b19      	ldr	r3, [pc, #100]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 800122a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800122e:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001230:	4b17      	ldr	r3, [pc, #92]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001232:	2240      	movs	r2, #64	; 0x40
 8001234:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001236:	4b16      	ldr	r3, [pc, #88]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001238:	2200      	movs	r2, #0
 800123a:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800123c:	4b14      	ldr	r3, [pc, #80]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 800123e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001242:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001246:	2200      	movs	r2, #0
 8001248:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800124a:	4b11      	ldr	r3, [pc, #68]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 8001250:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001256:	4b0e      	ldr	r3, [pc, #56]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001258:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800125c:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800125e:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001260:	2200      	movs	r2, #0
 8001262:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8001264:	480a      	ldr	r0, [pc, #40]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001266:	f000 fb3b 	bl	80018e0 <HAL_DMA_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <HAL_TIM_Base_MspInit+0x80>
    {
      Error_Handler();
 8001270:	f7ff fc92 	bl	8000b98 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4a06      	ldr	r2, [pc, #24]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 8001278:	621a      	str	r2, [r3, #32]
 800127a:	4a05      	ldr	r2, [pc, #20]	; (8001290 <HAL_TIM_Base_MspInit+0x9c>)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001280:	bf00      	nop
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40010000 	.word	0x40010000
 800128c:	40023800 	.word	0x40023800
 8001290:	200009f4 	.word	0x200009f4
 8001294:	40026488 	.word	0x40026488

08001298 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012a8:	d115      	bne.n	80012d6 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <HAL_TIM_PWM_MspInit+0x48>)
 80012b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b2:	4a0b      	ldr	r2, [pc, #44]	; (80012e0 <HAL_TIM_PWM_MspInit+0x48>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <HAL_TIM_PWM_MspInit+0x48>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	201c      	movs	r0, #28
 80012cc:	f000 fad1 	bl	8001872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012d0:	201c      	movs	r0, #28
 80012d2:	f000 faea 	bl	80018aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40023800 	.word	0x40023800

080012e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ec:	f107 030c 	add.w	r3, r7, #12
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]
 80012f8:	60da      	str	r2, [r3, #12]
 80012fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001304:	d11e      	bne.n	8001344 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <HAL_TIM_MspPostInit+0x68>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a0f      	ldr	r2, [pc, #60]	; (800134c <HAL_TIM_MspPostInit+0x68>)
 8001310:	f043 0302 	orr.w	r3, r3, #2
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <HAL_TIM_MspPostInit+0x68>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f003 0302 	and.w	r3, r3, #2
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = VGA_HSYNC_Pin;
 8001322:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001326:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001328:	2302      	movs	r3, #2
 800132a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001330:	2303      	movs	r3, #3
 8001332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001334:	2301      	movs	r3, #1
 8001336:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VGA_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8001338:	f107 030c 	add.w	r3, r7, #12
 800133c:	4619      	mov	r1, r3
 800133e:	4804      	ldr	r0, [pc, #16]	; (8001350 <HAL_TIM_MspPostInit+0x6c>)
 8001340:	f000 fe60 	bl	8002004 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001344:	bf00      	nop
 8001346:	3720      	adds	r7, #32
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40023800 	.word	0x40023800
 8001350:	40020400 	.word	0x40020400

08001354 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_USART2_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART2_UART_Init+0x4c>)
 800138c:	f002 fed0 	bl	8004130 <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f7ff fbff 	bl	8000b98 <Error_Handler>
  }

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000a54 	.word	0x20000a54
 80013a4:	40004400 	.word	0x40004400

080013a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	; 0x28
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a1d      	ldr	r2, [pc, #116]	; (800143c <HAL_UART_MspInit+0x94>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d133      	bne.n	8001432 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
 80013ce:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <HAL_UART_MspInit+0x98>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d2:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <HAL_UART_MspInit+0x98>)
 80013d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d8:	6413      	str	r3, [r2, #64]	; 0x40
 80013da:	4b19      	ldr	r3, [pc, #100]	; (8001440 <HAL_UART_MspInit+0x98>)
 80013dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	4b15      	ldr	r3, [pc, #84]	; (8001440 <HAL_UART_MspInit+0x98>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a14      	ldr	r2, [pc, #80]	; (8001440 <HAL_UART_MspInit+0x98>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b12      	ldr	r3, [pc, #72]	; (8001440 <HAL_UART_MspInit+0x98>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001402:	230c      	movs	r3, #12
 8001404:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001406:	2302      	movs	r3, #2
 8001408:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140e:	2303      	movs	r3, #3
 8001410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001412:	2307      	movs	r3, #7
 8001414:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	4619      	mov	r1, r3
 800141c:	4809      	ldr	r0, [pc, #36]	; (8001444 <HAL_UART_MspInit+0x9c>)
 800141e:	f000 fdf1 	bl	8002004 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	2100      	movs	r1, #0
 8001426:	2026      	movs	r0, #38	; 0x26
 8001428:	f000 fa23 	bl	8001872 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800142c:	2026      	movs	r0, #38	; 0x26
 800142e:	f000 fa3c 	bl	80018aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001432:	bf00      	nop
 8001434:	3728      	adds	r7, #40	; 0x28
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40004400 	.word	0x40004400
 8001440:	40023800 	.word	0x40023800
 8001444:	40020000 	.word	0x40020000

08001448 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001448:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001480 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800144c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800144e:	e003      	b.n	8001458 <LoopCopyDataInit>

08001450 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001450:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001452:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001454:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001456:	3104      	adds	r1, #4

08001458 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001458:	480b      	ldr	r0, [pc, #44]	; (8001488 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800145a:	4b0c      	ldr	r3, [pc, #48]	; (800148c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800145c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800145e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001460:	d3f6      	bcc.n	8001450 <CopyDataInit>
  ldr  r2, =_sbss
 8001462:	4a0b      	ldr	r2, [pc, #44]	; (8001490 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001464:	e002      	b.n	800146c <LoopFillZerobss>

08001466 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001466:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001468:	f842 3b04 	str.w	r3, [r2], #4

0800146c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800146c:	4b09      	ldr	r3, [pc, #36]	; (8001494 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800146e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001470:	d3f9      	bcc.n	8001466 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001472:	f7ff fdf1 	bl	8001058 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001476:	f006 fe7f 	bl	8008178 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800147a:	f7ff faab 	bl	80009d4 <main>
  bx  lr    
 800147e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001480:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001484:	08009d30 	.word	0x08009d30
  ldr  r0, =_sdata
 8001488:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800148c:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8001490:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8001494:	200137ec 	.word	0x200137ec

08001498 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001498:	e7fe      	b.n	8001498 <ADC_IRQHandler>
	...

0800149c <UB_VGA_Screen_Init>:
VGA_t VGA;
//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
  VGA.hsync_cnt = 0;
 80014a0:	4b1f      	ldr	r3, [pc, #124]	; (8001520 <UB_VGA_Screen_Init+0x84>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	801a      	strh	r2, [r3, #0]
  VGA.start_adr = 0;
 80014a6:	4b1e      	ldr	r3, [pc, #120]	; (8001520 <UB_VGA_Screen_Init+0x84>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg = 0;
 80014ac:	4b1c      	ldr	r3, [pc, #112]	; (8001520 <UB_VGA_Screen_Init+0x84>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]

  GPIOB->BSRR = VGA_VSYNC_Pin;
 80014b2:	4b1c      	ldr	r3, [pc, #112]	; (8001524 <UB_VGA_Screen_Init+0x88>)
 80014b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014b8:	619a      	str	r2, [r3, #24]

  // TIM2
  HAL_TIM_Base_Start(&htim2);
 80014ba:	481b      	ldr	r0, [pc, #108]	; (8001528 <UB_VGA_Screen_Init+0x8c>)
 80014bc:	f001 fec3 	bl	8003246 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80014c0:	210c      	movs	r1, #12
 80014c2:	4819      	ldr	r0, [pc, #100]	; (8001528 <UB_VGA_Screen_Init+0x8c>)
 80014c4:	f001 ff0e 	bl	80032e4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);
 80014c8:	2108      	movs	r1, #8
 80014ca:	4817      	ldr	r0, [pc, #92]	; (8001528 <UB_VGA_Screen_Init+0x8c>)
 80014cc:	f001 ff48 	bl	8003360 <HAL_TIM_PWM_Start_IT>

  // TIM1
  __HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 80014d0:	4b16      	ldr	r3, [pc, #88]	; (800152c <UB_VGA_Screen_Init+0x90>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	4b15      	ldr	r3, [pc, #84]	; (800152c <UB_VGA_Screen_Init+0x90>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014de:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(&htim1);
 80014e0:	4b12      	ldr	r3, [pc, #72]	; (800152c <UB_VGA_Screen_Init+0x90>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	4b11      	ldr	r3, [pc, #68]	; (800152c <UB_VGA_Screen_Init+0x90>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]
  HAL_DMA_Start_IT(&hdma_tim1_up, (uint32_t)&VGA_RAM1[0], VGA_GPIOE_ODR_ADDRESS, VGA_DISPLAY_X + 1);
 80014f0:	490f      	ldr	r1, [pc, #60]	; (8001530 <UB_VGA_Screen_Init+0x94>)
 80014f2:	f240 1341 	movw	r3, #321	; 0x141
 80014f6:	4a0f      	ldr	r2, [pc, #60]	; (8001534 <UB_VGA_Screen_Init+0x98>)
 80014f8:	480f      	ldr	r0, [pc, #60]	; (8001538 <UB_VGA_Screen_Init+0x9c>)
 80014fa:	f000 fa9f 	bl	8001a3c <HAL_DMA_Start_IT>

  HAL_DMA_Init(&hdma_tim1_up);
 80014fe:	480e      	ldr	r0, [pc, #56]	; (8001538 <UB_VGA_Screen_Init+0x9c>)
 8001500:	f000 f9ee 	bl	80018e0 <HAL_DMA_Init>
  __HAL_DMA_ENABLE_IT(&hdma_tim1_up, DMA_IT_TC);
 8001504:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <UB_VGA_Screen_Init+0x9c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <UB_VGA_Screen_Init+0x9c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f042 0210 	orr.w	r2, r2, #16
 8001512:	601a      	str	r2, [r3, #0]

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg = DMA2_Stream5->CR;
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <UB_VGA_Screen_Init+0xa0>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a01      	ldr	r2, [pc, #4]	; (8001520 <UB_VGA_Screen_Init+0x84>)
 800151a:	6093      	str	r3, [r2, #8]
}
 800151c:	bf00      	nop
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20013784 	.word	0x20013784
 8001524:	40020400 	.word	0x40020400
 8001528:	200009b4 	.word	0x200009b4
 800152c:	20000974 	.word	0x20000974
 8001530:	20000a94 	.word	0x20000a94
 8001534:	40021015 	.word	0x40021015
 8001538:	200009f4 	.word	0x200009f4
 800153c:	40026488 	.word	0x40026488

08001540 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 800154a:	2300      	movs	r3, #0
 800154c:	81bb      	strh	r3, [r7, #12]
 800154e:	e012      	b.n	8001576 <UB_VGA_FillScreen+0x36>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001550:	2300      	movs	r3, #0
 8001552:	81fb      	strh	r3, [r7, #14]
 8001554:	e008      	b.n	8001568 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp, yp, color);
 8001556:	79fa      	ldrb	r2, [r7, #7]
 8001558:	89b9      	ldrh	r1, [r7, #12]
 800155a:	89fb      	ldrh	r3, [r7, #14]
 800155c:	4618      	mov	r0, r3
 800155e:	f000 f813 	bl	8001588 <UB_VGA_SetPixel>
    for(xp = 0; xp < VGA_DISPLAY_X; xp++) {
 8001562:	89fb      	ldrh	r3, [r7, #14]
 8001564:	3301      	adds	r3, #1
 8001566:	81fb      	strh	r3, [r7, #14]
 8001568:	89fb      	ldrh	r3, [r7, #14]
 800156a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800156e:	d3f2      	bcc.n	8001556 <UB_VGA_FillScreen+0x16>
  for(yp = 0; yp < VGA_DISPLAY_Y; yp++) {
 8001570:	89bb      	ldrh	r3, [r7, #12]
 8001572:	3301      	adds	r3, #1
 8001574:	81bb      	strh	r3, [r7, #12]
 8001576:	89bb      	ldrh	r3, [r7, #12]
 8001578:	2bef      	cmp	r3, #239	; 0xef
 800157a:	d9e9      	bls.n	8001550 <UB_VGA_FillScreen+0x10>
    }
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
	...

08001588 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	80fb      	strh	r3, [r7, #6]
 8001592:	460b      	mov	r3, r1
 8001594:	80bb      	strh	r3, [r7, #4]
 8001596:	4613      	mov	r3, r2
 8001598:	70fb      	strb	r3, [r7, #3]
  if(xp >= VGA_DISPLAY_X)
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80015a0:	d301      	bcc.n	80015a6 <UB_VGA_SetPixel+0x1e>
    xp = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	80fb      	strh	r3, [r7, #6]
  if(yp >= VGA_DISPLAY_Y)
 80015a6:	88bb      	ldrh	r3, [r7, #4]
 80015a8:	2bef      	cmp	r3, #239	; 0xef
 80015aa:	d901      	bls.n	80015b0 <UB_VGA_SetPixel+0x28>
    yp = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp * (VGA_DISPLAY_X + 1)) + xp] = color;
 80015b0:	88ba      	ldrh	r2, [r7, #4]
 80015b2:	4613      	mov	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	019b      	lsls	r3, r3, #6
 80015ba:	441a      	add	r2, r3
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	4413      	add	r3, r2
 80015c0:	4904      	ldr	r1, [pc, #16]	; (80015d4 <UB_VGA_SetPixel+0x4c>)
 80015c2:	78fa      	ldrb	r2, [r7, #3]
 80015c4:	54ca      	strb	r2, [r1, r3]
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	20000a94 	.word	0x20000a94

080015d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015dc:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <HAL_Init+0x40>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a0d      	ldr	r2, [pc, #52]	; (8001618 <HAL_Init+0x40>)
 80015e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80015e8:	4b0b      	ldr	r3, [pc, #44]	; (8001618 <HAL_Init+0x40>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <HAL_Init+0x40>)
 80015ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015f4:	4b08      	ldr	r3, [pc, #32]	; (8001618 <HAL_Init+0x40>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a07      	ldr	r2, [pc, #28]	; (8001618 <HAL_Init+0x40>)
 80015fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001600:	2003      	movs	r0, #3
 8001602:	f000 f92b 	bl	800185c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001606:	2000      	movs	r0, #0
 8001608:	f000 f808 	bl	800161c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800160c:	f7ff fb6a 	bl	8000ce4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40023c00 	.word	0x40023c00

0800161c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001624:	4b12      	ldr	r3, [pc, #72]	; (8001670 <HAL_InitTick+0x54>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b12      	ldr	r3, [pc, #72]	; (8001674 <HAL_InitTick+0x58>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	4619      	mov	r1, r3
 800162e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001632:	fbb3 f3f1 	udiv	r3, r3, r1
 8001636:	fbb2 f3f3 	udiv	r3, r2, r3
 800163a:	4618      	mov	r0, r3
 800163c:	f000 f943 	bl	80018c6 <HAL_SYSTICK_Config>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e00e      	b.n	8001668 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b0f      	cmp	r3, #15
 800164e:	d80a      	bhi.n	8001666 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001650:	2200      	movs	r2, #0
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	f04f 30ff 	mov.w	r0, #4294967295
 8001658:	f000 f90b 	bl	8001872 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800165c:	4a06      	ldr	r2, [pc, #24]	; (8001678 <HAL_InitTick+0x5c>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001662:	2300      	movs	r3, #0
 8001664:	e000      	b.n	8001668 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
}
 8001668:	4618      	mov	r0, r3
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20000000 	.word	0x20000000
 8001674:	20000008 	.word	0x20000008
 8001678:	20000004 	.word	0x20000004

0800167c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <HAL_IncTick+0x20>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	461a      	mov	r2, r3
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <HAL_IncTick+0x24>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4413      	add	r3, r2
 800168c:	4a04      	ldr	r2, [pc, #16]	; (80016a0 <HAL_IncTick+0x24>)
 800168e:	6013      	str	r3, [r2, #0]
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000008 	.word	0x20000008
 80016a0:	20013790 	.word	0x20013790

080016a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  return uwTick;
 80016a8:	4b03      	ldr	r3, [pc, #12]	; (80016b8 <HAL_GetTick+0x14>)
 80016aa:	681b      	ldr	r3, [r3, #0]
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	20013790 	.word	0x20013790

080016bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016bc:	b480      	push	{r7}
 80016be:	b085      	sub	sp, #20
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f003 0307 	and.w	r3, r3, #7
 80016ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <__NVIC_SetPriorityGrouping+0x44>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016d8:	4013      	ands	r3, r2
 80016da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ee:	4a04      	ldr	r2, [pc, #16]	; (8001700 <__NVIC_SetPriorityGrouping+0x44>)
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	60d3      	str	r3, [r2, #12]
}
 80016f4:	bf00      	nop
 80016f6:	3714      	adds	r7, #20
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr
 8001700:	e000ed00 	.word	0xe000ed00

08001704 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <__NVIC_GetPriorityGrouping+0x18>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	0a1b      	lsrs	r3, r3, #8
 800170e:	f003 0307 	and.w	r3, r3, #7
}
 8001712:	4618      	mov	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	e000ed00 	.word	0xe000ed00

08001720 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	4603      	mov	r3, r0
 8001728:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	2b00      	cmp	r3, #0
 8001730:	db0b      	blt.n	800174a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	f003 021f 	and.w	r2, r3, #31
 8001738:	4907      	ldr	r1, [pc, #28]	; (8001758 <__NVIC_EnableIRQ+0x38>)
 800173a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173e:	095b      	lsrs	r3, r3, #5
 8001740:	2001      	movs	r0, #1
 8001742:	fa00 f202 	lsl.w	r2, r0, r2
 8001746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	e000e100 	.word	0xe000e100

0800175c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	6039      	str	r1, [r7, #0]
 8001766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176c:	2b00      	cmp	r3, #0
 800176e:	db0a      	blt.n	8001786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	b2da      	uxtb	r2, r3
 8001774:	490c      	ldr	r1, [pc, #48]	; (80017a8 <__NVIC_SetPriority+0x4c>)
 8001776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177a:	0112      	lsls	r2, r2, #4
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	440b      	add	r3, r1
 8001780:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001784:	e00a      	b.n	800179c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	b2da      	uxtb	r2, r3
 800178a:	4908      	ldr	r1, [pc, #32]	; (80017ac <__NVIC_SetPriority+0x50>)
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	f003 030f 	and.w	r3, r3, #15
 8001792:	3b04      	subs	r3, #4
 8001794:	0112      	lsls	r2, r2, #4
 8001796:	b2d2      	uxtb	r2, r2
 8001798:	440b      	add	r3, r1
 800179a:	761a      	strb	r2, [r3, #24]
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	e000e100 	.word	0xe000e100
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b089      	sub	sp, #36	; 0x24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f003 0307 	and.w	r3, r3, #7
 80017c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f1c3 0307 	rsb	r3, r3, #7
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	bf28      	it	cs
 80017ce:	2304      	movcs	r3, #4
 80017d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3304      	adds	r3, #4
 80017d6:	2b06      	cmp	r3, #6
 80017d8:	d902      	bls.n	80017e0 <NVIC_EncodePriority+0x30>
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	3b03      	subs	r3, #3
 80017de:	e000      	b.n	80017e2 <NVIC_EncodePriority+0x32>
 80017e0:	2300      	movs	r3, #0
 80017e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e4:	f04f 32ff 	mov.w	r2, #4294967295
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43da      	mvns	r2, r3
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	401a      	ands	r2, r3
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f8:	f04f 31ff 	mov.w	r1, #4294967295
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001802:	43d9      	mvns	r1, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001808:	4313      	orrs	r3, r2
         );
}
 800180a:	4618      	mov	r0, r3
 800180c:	3724      	adds	r7, #36	; 0x24
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3b01      	subs	r3, #1
 8001824:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001828:	d301      	bcc.n	800182e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800182a:	2301      	movs	r3, #1
 800182c:	e00f      	b.n	800184e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800182e:	4a0a      	ldr	r2, [pc, #40]	; (8001858 <SysTick_Config+0x40>)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3b01      	subs	r3, #1
 8001834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001836:	210f      	movs	r1, #15
 8001838:	f04f 30ff 	mov.w	r0, #4294967295
 800183c:	f7ff ff8e 	bl	800175c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001840:	4b05      	ldr	r3, [pc, #20]	; (8001858 <SysTick_Config+0x40>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001846:	4b04      	ldr	r3, [pc, #16]	; (8001858 <SysTick_Config+0x40>)
 8001848:	2207      	movs	r2, #7
 800184a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	e000e010 	.word	0xe000e010

0800185c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ff29 	bl	80016bc <__NVIC_SetPriorityGrouping>
}
 800186a:	bf00      	nop
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001872:	b580      	push	{r7, lr}
 8001874:	b086      	sub	sp, #24
 8001876:	af00      	add	r7, sp, #0
 8001878:	4603      	mov	r3, r0
 800187a:	60b9      	str	r1, [r7, #8]
 800187c:	607a      	str	r2, [r7, #4]
 800187e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001884:	f7ff ff3e 	bl	8001704 <__NVIC_GetPriorityGrouping>
 8001888:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	68b9      	ldr	r1, [r7, #8]
 800188e:	6978      	ldr	r0, [r7, #20]
 8001890:	f7ff ff8e 	bl	80017b0 <NVIC_EncodePriority>
 8001894:	4602      	mov	r2, r0
 8001896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800189a:	4611      	mov	r1, r2
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff ff5d 	bl	800175c <__NVIC_SetPriority>
}
 80018a2:	bf00      	nop
 80018a4:	3718      	adds	r7, #24
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b082      	sub	sp, #8
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	4603      	mov	r3, r0
 80018b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff ff31 	bl	8001720 <__NVIC_EnableIRQ>
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff ffa2 	bl	8001818 <SysTick_Config>
 80018d4:	4603      	mov	r3, r0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
	...

080018e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b086      	sub	sp, #24
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80018ec:	f7ff feda 	bl	80016a4 <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d101      	bne.n	80018fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e099      	b.n	8001a30 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2202      	movs	r2, #2
 8001908:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f022 0201 	bic.w	r2, r2, #1
 800191a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800191c:	e00f      	b.n	800193e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800191e:	f7ff fec1 	bl	80016a4 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b05      	cmp	r3, #5
 800192a:	d908      	bls.n	800193e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2220      	movs	r2, #32
 8001930:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2203      	movs	r2, #3
 8001936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e078      	b.n	8001a30 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0301 	and.w	r3, r3, #1
 8001948:	2b00      	cmp	r3, #0
 800194a:	d1e8      	bne.n	800191e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001954:	697a      	ldr	r2, [r7, #20]
 8001956:	4b38      	ldr	r3, [pc, #224]	; (8001a38 <HAL_DMA_Init+0x158>)
 8001958:	4013      	ands	r3, r2
 800195a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800196a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001976:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001982:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800198a:	697a      	ldr	r2, [r7, #20]
 800198c:	4313      	orrs	r3, r2
 800198e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001994:	2b04      	cmp	r3, #4
 8001996:	d107      	bne.n	80019a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a0:	4313      	orrs	r3, r2
 80019a2:	697a      	ldr	r2, [r7, #20]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	697a      	ldr	r2, [r7, #20]
 80019ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	f023 0307 	bic.w	r3, r3, #7
 80019be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c4:	697a      	ldr	r2, [r7, #20]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	d117      	bne.n	8001a02 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	4313      	orrs	r3, r2
 80019da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d00e      	beq.n	8001a02 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f000 fa91 	bl	8001f0c <DMA_CheckFifoParam>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d008      	beq.n	8001a02 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2240      	movs	r2, #64	; 0x40
 80019f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80019fe:	2301      	movs	r3, #1
 8001a00:	e016      	b.n	8001a30 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	697a      	ldr	r2, [r7, #20]
 8001a08:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 fa48 	bl	8001ea0 <DMA_CalcBaseAndBitshift>
 8001a10:	4603      	mov	r3, r0
 8001a12:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a18:	223f      	movs	r2, #63	; 0x3f
 8001a1a:	409a      	lsls	r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3718      	adds	r7, #24
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	f010803f 	.word	0xf010803f

08001a3c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
 8001a48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a52:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d101      	bne.n	8001a62 <HAL_DMA_Start_IT+0x26>
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e040      	b.n	8001ae4 <HAL_DMA_Start_IT+0xa8>
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2201      	movs	r2, #1
 8001a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d12f      	bne.n	8001ad6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	2202      	movs	r2, #2
 8001a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2200      	movs	r2, #0
 8001a82:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	68b9      	ldr	r1, [r7, #8]
 8001a8a:	68f8      	ldr	r0, [r7, #12]
 8001a8c:	f000 f9da 	bl	8001e44 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a94:	223f      	movs	r2, #63	; 0x3f
 8001a96:	409a      	lsls	r2, r3
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 0216 	orr.w	r2, r2, #22
 8001aaa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d007      	beq.n	8001ac4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f042 0208 	orr.w	r2, r2, #8
 8001ac2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f042 0201 	orr.w	r2, r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	e005      	b.n	8001ae2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d004      	beq.n	8001b0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2280      	movs	r2, #128	; 0x80
 8001b04:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e00c      	b.n	8001b24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2205      	movs	r2, #5
 8001b0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 0201 	bic.w	r2, r2, #1
 8001b20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	370c      	adds	r7, #12
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b3c:	4b8e      	ldr	r3, [pc, #568]	; (8001d78 <HAL_DMA_IRQHandler+0x248>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a8e      	ldr	r2, [pc, #568]	; (8001d7c <HAL_DMA_IRQHandler+0x24c>)
 8001b42:	fba2 2303 	umull	r2, r3, r2, r3
 8001b46:	0a9b      	lsrs	r3, r3, #10
 8001b48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b5a:	2208      	movs	r2, #8
 8001b5c:	409a      	lsls	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4013      	ands	r3, r2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d01a      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d013      	beq.n	8001b9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f022 0204 	bic.w	r2, r2, #4
 8001b82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b88:	2208      	movs	r2, #8
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b94:	f043 0201 	orr.w	r2, r3, #1
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	409a      	lsls	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d012      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	695b      	ldr	r3, [r3, #20]
 8001bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00b      	beq.n	8001bd2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	409a      	lsls	r2, r3
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bca:	f043 0202 	orr.w	r2, r3, #2
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd6:	2204      	movs	r2, #4
 8001bd8:	409a      	lsls	r2, r3
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d012      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d00b      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bf4:	2204      	movs	r2, #4
 8001bf6:	409a      	lsls	r2, r3
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c00:	f043 0204 	orr.w	r2, r3, #4
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c0c:	2210      	movs	r2, #16
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	4013      	ands	r3, r2
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d043      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0308 	and.w	r3, r3, #8
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d03c      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c2a:	2210      	movs	r2, #16
 8001c2c:	409a      	lsls	r2, r3
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d018      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d108      	bne.n	8001c60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d024      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	4798      	blx	r3
 8001c5e:	e01f      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d01b      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	4798      	blx	r3
 8001c70:	e016      	b.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d107      	bne.n	8001c90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f022 0208 	bic.w	r2, r2, #8
 8001c8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d003      	beq.n	8001ca0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	4013      	ands	r3, r2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	f000 808f 	beq.w	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0310 	and.w	r3, r3, #16
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f000 8087 	beq.w	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	409a      	lsls	r2, r3
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b05      	cmp	r3, #5
 8001cd8:	d136      	bne.n	8001d48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 0216 	bic.w	r2, r2, #22
 8001ce8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	695a      	ldr	r2, [r3, #20]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001cf8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d103      	bne.n	8001d0a <HAL_DMA_IRQHandler+0x1da>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d007      	beq.n	8001d1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 0208 	bic.w	r2, r2, #8
 8001d18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1e:	223f      	movs	r2, #63	; 0x3f
 8001d20:	409a      	lsls	r2, r3
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2201      	movs	r2, #1
 8001d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d07e      	beq.n	8001e3c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	4798      	blx	r3
        }
        return;
 8001d46:	e079      	b.n	8001e3c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d01d      	beq.n	8001d92 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d10d      	bne.n	8001d80 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d031      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	4798      	blx	r3
 8001d74:	e02c      	b.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
 8001d76:	bf00      	nop
 8001d78:	20000000 	.word	0x20000000
 8001d7c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d023      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	4798      	blx	r3
 8001d90:	e01e      	b.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10f      	bne.n	8001dc0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f022 0210 	bic.w	r2, r2, #16
 8001dae:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d003      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d032      	beq.n	8001e3e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ddc:	f003 0301 	and.w	r3, r3, #1
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d022      	beq.n	8001e2a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2205      	movs	r2, #5
 8001de8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f022 0201 	bic.w	r2, r2, #1
 8001dfa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d307      	bcc.n	8001e18 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f2      	bne.n	8001dfc <HAL_DMA_IRQHandler+0x2cc>
 8001e16:	e000      	b.n	8001e1a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e18:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2201      	movs	r2, #1
 8001e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d005      	beq.n	8001e3e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	4798      	blx	r3
 8001e3a:	e000      	b.n	8001e3e <HAL_DMA_IRQHandler+0x30e>
        return;
 8001e3c:	bf00      	nop
    }
  }
}
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	60b9      	str	r1, [r7, #8]
 8001e4e:	607a      	str	r2, [r7, #4]
 8001e50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001e60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	683a      	ldr	r2, [r7, #0]
 8001e68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	2b40      	cmp	r3, #64	; 0x40
 8001e70:	d108      	bne.n	8001e84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68ba      	ldr	r2, [r7, #8]
 8001e80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e82:	e007      	b.n	8001e94 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68ba      	ldr	r2, [r7, #8]
 8001e8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	60da      	str	r2, [r3, #12]
}
 8001e94:	bf00      	nop
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	3b10      	subs	r3, #16
 8001eb0:	4a14      	ldr	r2, [pc, #80]	; (8001f04 <DMA_CalcBaseAndBitshift+0x64>)
 8001eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb6:	091b      	lsrs	r3, r3, #4
 8001eb8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001eba:	4a13      	ldr	r2, [pc, #76]	; (8001f08 <DMA_CalcBaseAndBitshift+0x68>)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2b03      	cmp	r3, #3
 8001ecc:	d909      	bls.n	8001ee2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001ed6:	f023 0303 	bic.w	r3, r3, #3
 8001eda:	1d1a      	adds	r2, r3, #4
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	659a      	str	r2, [r3, #88]	; 0x58
 8001ee0:	e007      	b.n	8001ef2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001eea:	f023 0303 	bic.w	r3, r3, #3
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	aaaaaaab 	.word	0xaaaaaaab
 8001f08:	08009ad8 	.word	0x08009ad8

08001f0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d11f      	bne.n	8001f66 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	2b03      	cmp	r3, #3
 8001f2a:	d856      	bhi.n	8001fda <DMA_CheckFifoParam+0xce>
 8001f2c:	a201      	add	r2, pc, #4	; (adr r2, 8001f34 <DMA_CheckFifoParam+0x28>)
 8001f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f32:	bf00      	nop
 8001f34:	08001f45 	.word	0x08001f45
 8001f38:	08001f57 	.word	0x08001f57
 8001f3c:	08001f45 	.word	0x08001f45
 8001f40:	08001fdb 	.word	0x08001fdb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d046      	beq.n	8001fde <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f54:	e043      	b.n	8001fde <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f5e:	d140      	bne.n	8001fe2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f64:	e03d      	b.n	8001fe2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f6e:	d121      	bne.n	8001fb4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2b03      	cmp	r3, #3
 8001f74:	d837      	bhi.n	8001fe6 <DMA_CheckFifoParam+0xda>
 8001f76:	a201      	add	r2, pc, #4	; (adr r2, 8001f7c <DMA_CheckFifoParam+0x70>)
 8001f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f7c:	08001f8d 	.word	0x08001f8d
 8001f80:	08001f93 	.word	0x08001f93
 8001f84:	08001f8d 	.word	0x08001f8d
 8001f88:	08001fa5 	.word	0x08001fa5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f90:	e030      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d025      	beq.n	8001fea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fa2:	e022      	b.n	8001fea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fac:	d11f      	bne.n	8001fee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001fb2:	e01c      	b.n	8001fee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d903      	bls.n	8001fc2 <DMA_CheckFifoParam+0xb6>
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	2b03      	cmp	r3, #3
 8001fbe:	d003      	beq.n	8001fc8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001fc0:	e018      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	73fb      	strb	r3, [r7, #15]
      break;
 8001fc6:	e015      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d00e      	beq.n	8001ff2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	73fb      	strb	r3, [r7, #15]
      break;
 8001fd8:	e00b      	b.n	8001ff2 <DMA_CheckFifoParam+0xe6>
      break;
 8001fda:	bf00      	nop
 8001fdc:	e00a      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8001fde:	bf00      	nop
 8001fe0:	e008      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8001fe2:	bf00      	nop
 8001fe4:	e006      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8001fe6:	bf00      	nop
 8001fe8:	e004      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8001fea:	bf00      	nop
 8001fec:	e002      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
      break;   
 8001fee:	bf00      	nop
 8001ff0:	e000      	b.n	8001ff4 <DMA_CheckFifoParam+0xe8>
      break;
 8001ff2:	bf00      	nop
    }
  } 
  
  return status; 
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop

08002004 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002004:	b480      	push	{r7}
 8002006:	b089      	sub	sp, #36	; 0x24
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800200e:	2300      	movs	r3, #0
 8002010:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002016:	2300      	movs	r3, #0
 8002018:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800201a:	2300      	movs	r3, #0
 800201c:	61fb      	str	r3, [r7, #28]
 800201e:	e16b      	b.n	80022f8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002020:	2201      	movs	r2, #1
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	4013      	ands	r3, r2
 8002032:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002034:	693a      	ldr	r2, [r7, #16]
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	429a      	cmp	r2, r3
 800203a:	f040 815a 	bne.w	80022f2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d00b      	beq.n	800205e <HAL_GPIO_Init+0x5a>
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b02      	cmp	r3, #2
 800204c:	d007      	beq.n	800205e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002052:	2b11      	cmp	r3, #17
 8002054:	d003      	beq.n	800205e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	2b12      	cmp	r3, #18
 800205c:	d130      	bne.n	80020c0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	2203      	movs	r2, #3
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	68da      	ldr	r2, [r3, #12]
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	005b      	lsls	r3, r3, #1
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	4313      	orrs	r3, r2
 8002086:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002094:	2201      	movs	r2, #1
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	43db      	mvns	r3, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	091b      	lsrs	r3, r3, #4
 80020aa:	f003 0201 	and.w	r2, r3, #1
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	2203      	movs	r2, #3
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0xfc>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b12      	cmp	r3, #18
 80020fe:	d123      	bne.n	8002148 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	08da      	lsrs	r2, r3, #3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	3208      	adds	r2, #8
 8002108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800210c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	f003 0307 	and.w	r3, r3, #7
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	220f      	movs	r2, #15
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	43db      	mvns	r3, r3
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	4013      	ands	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	691a      	ldr	r2, [r3, #16]
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	4313      	orrs	r3, r2
 8002138:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	08da      	lsrs	r2, r3, #3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3208      	adds	r2, #8
 8002142:	69b9      	ldr	r1, [r7, #24]
 8002144:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	2203      	movs	r2, #3
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4013      	ands	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f003 0203 	and.w	r2, r3, #3
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4313      	orrs	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	f000 80b4 	beq.w	80022f2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	4b60      	ldr	r3, [pc, #384]	; (8002310 <HAL_GPIO_Init+0x30c>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	4a5f      	ldr	r2, [pc, #380]	; (8002310 <HAL_GPIO_Init+0x30c>)
 8002194:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002198:	6453      	str	r3, [r2, #68]	; 0x44
 800219a:	4b5d      	ldr	r3, [pc, #372]	; (8002310 <HAL_GPIO_Init+0x30c>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021a6:	4a5b      	ldr	r2, [pc, #364]	; (8002314 <HAL_GPIO_Init+0x310>)
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	089b      	lsrs	r3, r3, #2
 80021ac:	3302      	adds	r3, #2
 80021ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	220f      	movs	r2, #15
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	69ba      	ldr	r2, [r7, #24]
 80021c6:	4013      	ands	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a52      	ldr	r2, [pc, #328]	; (8002318 <HAL_GPIO_Init+0x314>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d02b      	beq.n	800222a <HAL_GPIO_Init+0x226>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a51      	ldr	r2, [pc, #324]	; (800231c <HAL_GPIO_Init+0x318>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d025      	beq.n	8002226 <HAL_GPIO_Init+0x222>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4a50      	ldr	r2, [pc, #320]	; (8002320 <HAL_GPIO_Init+0x31c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d01f      	beq.n	8002222 <HAL_GPIO_Init+0x21e>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a4f      	ldr	r2, [pc, #316]	; (8002324 <HAL_GPIO_Init+0x320>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d019      	beq.n	800221e <HAL_GPIO_Init+0x21a>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a4e      	ldr	r2, [pc, #312]	; (8002328 <HAL_GPIO_Init+0x324>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d013      	beq.n	800221a <HAL_GPIO_Init+0x216>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a4d      	ldr	r2, [pc, #308]	; (800232c <HAL_GPIO_Init+0x328>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d00d      	beq.n	8002216 <HAL_GPIO_Init+0x212>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a4c      	ldr	r2, [pc, #304]	; (8002330 <HAL_GPIO_Init+0x32c>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d007      	beq.n	8002212 <HAL_GPIO_Init+0x20e>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a4b      	ldr	r2, [pc, #300]	; (8002334 <HAL_GPIO_Init+0x330>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d101      	bne.n	800220e <HAL_GPIO_Init+0x20a>
 800220a:	2307      	movs	r3, #7
 800220c:	e00e      	b.n	800222c <HAL_GPIO_Init+0x228>
 800220e:	2308      	movs	r3, #8
 8002210:	e00c      	b.n	800222c <HAL_GPIO_Init+0x228>
 8002212:	2306      	movs	r3, #6
 8002214:	e00a      	b.n	800222c <HAL_GPIO_Init+0x228>
 8002216:	2305      	movs	r3, #5
 8002218:	e008      	b.n	800222c <HAL_GPIO_Init+0x228>
 800221a:	2304      	movs	r3, #4
 800221c:	e006      	b.n	800222c <HAL_GPIO_Init+0x228>
 800221e:	2303      	movs	r3, #3
 8002220:	e004      	b.n	800222c <HAL_GPIO_Init+0x228>
 8002222:	2302      	movs	r3, #2
 8002224:	e002      	b.n	800222c <HAL_GPIO_Init+0x228>
 8002226:	2301      	movs	r3, #1
 8002228:	e000      	b.n	800222c <HAL_GPIO_Init+0x228>
 800222a:	2300      	movs	r3, #0
 800222c:	69fa      	ldr	r2, [r7, #28]
 800222e:	f002 0203 	and.w	r2, r2, #3
 8002232:	0092      	lsls	r2, r2, #2
 8002234:	4093      	lsls	r3, r2
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4313      	orrs	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800223c:	4935      	ldr	r1, [pc, #212]	; (8002314 <HAL_GPIO_Init+0x310>)
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	089b      	lsrs	r3, r3, #2
 8002242:	3302      	adds	r3, #2
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800224a:	4b3b      	ldr	r3, [pc, #236]	; (8002338 <HAL_GPIO_Init+0x334>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	43db      	mvns	r3, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4013      	ands	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4313      	orrs	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800226e:	4a32      	ldr	r2, [pc, #200]	; (8002338 <HAL_GPIO_Init+0x334>)
 8002270:	69bb      	ldr	r3, [r7, #24]
 8002272:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002274:	4b30      	ldr	r3, [pc, #192]	; (8002338 <HAL_GPIO_Init+0x334>)
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	43db      	mvns	r3, r3
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	4013      	ands	r3, r2
 8002282:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d003      	beq.n	8002298 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	4313      	orrs	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002298:	4a27      	ldr	r2, [pc, #156]	; (8002338 <HAL_GPIO_Init+0x334>)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800229e:	4b26      	ldr	r3, [pc, #152]	; (8002338 <HAL_GPIO_Init+0x334>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	43db      	mvns	r3, r3
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4013      	ands	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	4313      	orrs	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022c2:	4a1d      	ldr	r2, [pc, #116]	; (8002338 <HAL_GPIO_Init+0x334>)
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022c8:	4b1b      	ldr	r3, [pc, #108]	; (8002338 <HAL_GPIO_Init+0x334>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	43db      	mvns	r3, r3
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	4013      	ands	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022ec:	4a12      	ldr	r2, [pc, #72]	; (8002338 <HAL_GPIO_Init+0x334>)
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3301      	adds	r3, #1
 80022f6:	61fb      	str	r3, [r7, #28]
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	2b0f      	cmp	r3, #15
 80022fc:	f67f ae90 	bls.w	8002020 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002300:	bf00      	nop
 8002302:	bf00      	nop
 8002304:	3724      	adds	r7, #36	; 0x24
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	40023800 	.word	0x40023800
 8002314:	40013800 	.word	0x40013800
 8002318:	40020000 	.word	0x40020000
 800231c:	40020400 	.word	0x40020400
 8002320:	40020800 	.word	0x40020800
 8002324:	40020c00 	.word	0x40020c00
 8002328:	40021000 	.word	0x40021000
 800232c:	40021400 	.word	0x40021400
 8002330:	40021800 	.word	0x40021800
 8002334:	40021c00 	.word	0x40021c00
 8002338:	40013c00 	.word	0x40013c00

0800233c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	460b      	mov	r3, r1
 8002346:	807b      	strh	r3, [r7, #2]
 8002348:	4613      	mov	r3, r2
 800234a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800234c:	787b      	ldrb	r3, [r7, #1]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d003      	beq.n	800235a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002352:	887a      	ldrh	r2, [r7, #2]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002358:	e003      	b.n	8002362 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800235a:	887b      	ldrh	r3, [r7, #2]
 800235c:	041a      	lsls	r2, r3, #16
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	619a      	str	r2, [r3, #24]
}
 8002362:	bf00      	nop
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e25e      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b00      	cmp	r3, #0
 800238c:	d075      	beq.n	800247a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800238e:	4b88      	ldr	r3, [pc, #544]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 030c 	and.w	r3, r3, #12
 8002396:	2b04      	cmp	r3, #4
 8002398:	d00c      	beq.n	80023b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800239a:	4b85      	ldr	r3, [pc, #532]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023a2:	2b08      	cmp	r3, #8
 80023a4:	d112      	bne.n	80023cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023a6:	4b82      	ldr	r3, [pc, #520]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023b2:	d10b      	bne.n	80023cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b4:	4b7e      	ldr	r3, [pc, #504]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d05b      	beq.n	8002478 <HAL_RCC_OscConfig+0x108>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d157      	bne.n	8002478 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e239      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023d4:	d106      	bne.n	80023e4 <HAL_RCC_OscConfig+0x74>
 80023d6:	4b76      	ldr	r3, [pc, #472]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a75      	ldr	r2, [pc, #468]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80023dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	e01d      	b.n	8002420 <HAL_RCC_OscConfig+0xb0>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023ec:	d10c      	bne.n	8002408 <HAL_RCC_OscConfig+0x98>
 80023ee:	4b70      	ldr	r3, [pc, #448]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a6f      	ldr	r2, [pc, #444]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80023f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	4b6d      	ldr	r3, [pc, #436]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a6c      	ldr	r2, [pc, #432]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002404:	6013      	str	r3, [r2, #0]
 8002406:	e00b      	b.n	8002420 <HAL_RCC_OscConfig+0xb0>
 8002408:	4b69      	ldr	r3, [pc, #420]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a68      	ldr	r2, [pc, #416]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 800240e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002412:	6013      	str	r3, [r2, #0]
 8002414:	4b66      	ldr	r3, [pc, #408]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a65      	ldr	r2, [pc, #404]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 800241a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800241e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d013      	beq.n	8002450 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002428:	f7ff f93c 	bl	80016a4 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002430:	f7ff f938 	bl	80016a4 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b64      	cmp	r3, #100	; 0x64
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e1fe      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002442:	4b5b      	ldr	r3, [pc, #364]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d0f0      	beq.n	8002430 <HAL_RCC_OscConfig+0xc0>
 800244e:	e014      	b.n	800247a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002450:	f7ff f928 	bl	80016a4 <HAL_GetTick>
 8002454:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002456:	e008      	b.n	800246a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002458:	f7ff f924 	bl	80016a4 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b64      	cmp	r3, #100	; 0x64
 8002464:	d901      	bls.n	800246a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	e1ea      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800246a:	4b51      	ldr	r3, [pc, #324]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1f0      	bne.n	8002458 <HAL_RCC_OscConfig+0xe8>
 8002476:	e000      	b.n	800247a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002478:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d063      	beq.n	800254e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002486:	4b4a      	ldr	r3, [pc, #296]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f003 030c 	and.w	r3, r3, #12
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00b      	beq.n	80024aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002492:	4b47      	ldr	r3, [pc, #284]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800249a:	2b08      	cmp	r3, #8
 800249c:	d11c      	bne.n	80024d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800249e:	4b44      	ldr	r3, [pc, #272]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d116      	bne.n	80024d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024aa:	4b41      	ldr	r3, [pc, #260]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0302 	and.w	r3, r3, #2
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d005      	beq.n	80024c2 <HAL_RCC_OscConfig+0x152>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d001      	beq.n	80024c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e1be      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024c2:	4b3b      	ldr	r3, [pc, #236]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	4937      	ldr	r1, [pc, #220]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024d6:	e03a      	b.n	800254e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d020      	beq.n	8002522 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024e0:	4b34      	ldr	r3, [pc, #208]	; (80025b4 <HAL_RCC_OscConfig+0x244>)
 80024e2:	2201      	movs	r2, #1
 80024e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024e6:	f7ff f8dd 	bl	80016a4 <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ec:	e008      	b.n	8002500 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ee:	f7ff f8d9 	bl	80016a4 <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e19f      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002500:	4b2b      	ldr	r3, [pc, #172]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0f0      	beq.n	80024ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800250c:	4b28      	ldr	r3, [pc, #160]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	00db      	lsls	r3, r3, #3
 800251a:	4925      	ldr	r1, [pc, #148]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 800251c:	4313      	orrs	r3, r2
 800251e:	600b      	str	r3, [r1, #0]
 8002520:	e015      	b.n	800254e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002522:	4b24      	ldr	r3, [pc, #144]	; (80025b4 <HAL_RCC_OscConfig+0x244>)
 8002524:	2200      	movs	r2, #0
 8002526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7ff f8bc 	bl	80016a4 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002530:	f7ff f8b8 	bl	80016a4 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e17e      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002542:	4b1b      	ldr	r3, [pc, #108]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1f0      	bne.n	8002530 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 0308 	and.w	r3, r3, #8
 8002556:	2b00      	cmp	r3, #0
 8002558:	d036      	beq.n	80025c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	695b      	ldr	r3, [r3, #20]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d016      	beq.n	8002590 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002562:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <HAL_RCC_OscConfig+0x248>)
 8002564:	2201      	movs	r2, #1
 8002566:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002568:	f7ff f89c 	bl	80016a4 <HAL_GetTick>
 800256c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800256e:	e008      	b.n	8002582 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002570:	f7ff f898 	bl	80016a4 <HAL_GetTick>
 8002574:	4602      	mov	r2, r0
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e15e      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002582:	4b0b      	ldr	r3, [pc, #44]	; (80025b0 <HAL_RCC_OscConfig+0x240>)
 8002584:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002586:	f003 0302 	and.w	r3, r3, #2
 800258a:	2b00      	cmp	r3, #0
 800258c:	d0f0      	beq.n	8002570 <HAL_RCC_OscConfig+0x200>
 800258e:	e01b      	b.n	80025c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002590:	4b09      	ldr	r3, [pc, #36]	; (80025b8 <HAL_RCC_OscConfig+0x248>)
 8002592:	2200      	movs	r2, #0
 8002594:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002596:	f7ff f885 	bl	80016a4 <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800259c:	e00e      	b.n	80025bc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800259e:	f7ff f881 	bl	80016a4 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d907      	bls.n	80025bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e147      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
 80025b0:	40023800 	.word	0x40023800
 80025b4:	42470000 	.word	0x42470000
 80025b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025bc:	4b88      	ldr	r3, [pc, #544]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80025be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025c0:	f003 0302 	and.w	r3, r3, #2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1ea      	bne.n	800259e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0304 	and.w	r3, r3, #4
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f000 8097 	beq.w	8002704 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025d6:	2300      	movs	r3, #0
 80025d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025da:	4b81      	ldr	r3, [pc, #516]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d10f      	bne.n	8002606 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	60bb      	str	r3, [r7, #8]
 80025ea:	4b7d      	ldr	r3, [pc, #500]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ee:	4a7c      	ldr	r2, [pc, #496]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80025f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025f4:	6413      	str	r3, [r2, #64]	; 0x40
 80025f6:	4b7a      	ldr	r3, [pc, #488]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025fe:	60bb      	str	r3, [r7, #8]
 8002600:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002602:	2301      	movs	r3, #1
 8002604:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002606:	4b77      	ldr	r3, [pc, #476]	; (80027e4 <HAL_RCC_OscConfig+0x474>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800260e:	2b00      	cmp	r3, #0
 8002610:	d118      	bne.n	8002644 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002612:	4b74      	ldr	r3, [pc, #464]	; (80027e4 <HAL_RCC_OscConfig+0x474>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a73      	ldr	r2, [pc, #460]	; (80027e4 <HAL_RCC_OscConfig+0x474>)
 8002618:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800261c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800261e:	f7ff f841 	bl	80016a4 <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002626:	f7ff f83d 	bl	80016a4 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e103      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002638:	4b6a      	ldr	r3, [pc, #424]	; (80027e4 <HAL_RCC_OscConfig+0x474>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0f0      	beq.n	8002626 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d106      	bne.n	800265a <HAL_RCC_OscConfig+0x2ea>
 800264c:	4b64      	ldr	r3, [pc, #400]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 800264e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002650:	4a63      	ldr	r2, [pc, #396]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002652:	f043 0301 	orr.w	r3, r3, #1
 8002656:	6713      	str	r3, [r2, #112]	; 0x70
 8002658:	e01c      	b.n	8002694 <HAL_RCC_OscConfig+0x324>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	2b05      	cmp	r3, #5
 8002660:	d10c      	bne.n	800267c <HAL_RCC_OscConfig+0x30c>
 8002662:	4b5f      	ldr	r3, [pc, #380]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002666:	4a5e      	ldr	r2, [pc, #376]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002668:	f043 0304 	orr.w	r3, r3, #4
 800266c:	6713      	str	r3, [r2, #112]	; 0x70
 800266e:	4b5c      	ldr	r3, [pc, #368]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002672:	4a5b      	ldr	r2, [pc, #364]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	6713      	str	r3, [r2, #112]	; 0x70
 800267a:	e00b      	b.n	8002694 <HAL_RCC_OscConfig+0x324>
 800267c:	4b58      	ldr	r3, [pc, #352]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 800267e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002680:	4a57      	ldr	r2, [pc, #348]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002682:	f023 0301 	bic.w	r3, r3, #1
 8002686:	6713      	str	r3, [r2, #112]	; 0x70
 8002688:	4b55      	ldr	r3, [pc, #340]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 800268a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800268c:	4a54      	ldr	r2, [pc, #336]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 800268e:	f023 0304 	bic.w	r3, r3, #4
 8002692:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d015      	beq.n	80026c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7ff f802 	bl	80016a4 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a2:	e00a      	b.n	80026ba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026a4:	f7fe fffe 	bl	80016a4 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e0c2      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ba:	4b49      	ldr	r3, [pc, #292]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80026bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0ee      	beq.n	80026a4 <HAL_RCC_OscConfig+0x334>
 80026c6:	e014      	b.n	80026f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026c8:	f7fe ffec 	bl	80016a4 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026d0:	f7fe ffe8 	bl	80016a4 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	; 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e0ac      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026e6:	4b3e      	ldr	r3, [pc, #248]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80026e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1ee      	bne.n	80026d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026f2:	7dfb      	ldrb	r3, [r7, #23]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d105      	bne.n	8002704 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f8:	4b39      	ldr	r3, [pc, #228]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	4a38      	ldr	r2, [pc, #224]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80026fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002702:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 8098 	beq.w	800283e <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800270e:	4b34      	ldr	r3, [pc, #208]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 030c 	and.w	r3, r3, #12
 8002716:	2b08      	cmp	r3, #8
 8002718:	d05c      	beq.n	80027d4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	2b02      	cmp	r3, #2
 8002720:	d141      	bne.n	80027a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002722:	4b31      	ldr	r3, [pc, #196]	; (80027e8 <HAL_RCC_OscConfig+0x478>)
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002728:	f7fe ffbc 	bl	80016a4 <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002730:	f7fe ffb8 	bl	80016a4 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e07e      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002742:	4b27      	ldr	r3, [pc, #156]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1f0      	bne.n	8002730 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69da      	ldr	r2, [r3, #28]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a1b      	ldr	r3, [r3, #32]
 8002756:	431a      	orrs	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275c:	019b      	lsls	r3, r3, #6
 800275e:	431a      	orrs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002764:	085b      	lsrs	r3, r3, #1
 8002766:	3b01      	subs	r3, #1
 8002768:	041b      	lsls	r3, r3, #16
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002770:	061b      	lsls	r3, r3, #24
 8002772:	491b      	ldr	r1, [pc, #108]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 8002774:	4313      	orrs	r3, r2
 8002776:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002778:	4b1b      	ldr	r3, [pc, #108]	; (80027e8 <HAL_RCC_OscConfig+0x478>)
 800277a:	2201      	movs	r2, #1
 800277c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800277e:	f7fe ff91 	bl	80016a4 <HAL_GetTick>
 8002782:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002784:	e008      	b.n	8002798 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002786:	f7fe ff8d 	bl	80016a4 <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	2b02      	cmp	r3, #2
 8002792:	d901      	bls.n	8002798 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002794:	2303      	movs	r3, #3
 8002796:	e053      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002798:	4b11      	ldr	r3, [pc, #68]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0f0      	beq.n	8002786 <HAL_RCC_OscConfig+0x416>
 80027a4:	e04b      	b.n	800283e <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027a6:	4b10      	ldr	r3, [pc, #64]	; (80027e8 <HAL_RCC_OscConfig+0x478>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ac:	f7fe ff7a 	bl	80016a4 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027b4:	f7fe ff76 	bl	80016a4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e03c      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <HAL_RCC_OscConfig+0x470>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCC_OscConfig+0x444>
 80027d2:	e034      	b.n	800283e <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d107      	bne.n	80027ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e02f      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40007000 	.word	0x40007000
 80027e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027ec:	4b16      	ldr	r3, [pc, #88]	; (8002848 <HAL_RCC_OscConfig+0x4d8>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d11c      	bne.n	800283a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800280a:	429a      	cmp	r2, r3
 800280c:	d115      	bne.n	800283a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002814:	4013      	ands	r3, r2
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800281a:	4293      	cmp	r3, r2
 800281c:	d10d      	bne.n	800283a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002828:	429a      	cmp	r2, r3
 800282a:	d106      	bne.n	800283a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002836:	429a      	cmp	r2, r3
 8002838:	d001      	beq.n	800283e <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 800283e:	2300      	movs	r3, #0
}
 8002840:	4618      	mov	r0, r3
 8002842:	3718      	adds	r7, #24
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40023800 	.word	0x40023800

0800284c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e0cc      	b.n	80029fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002860:	4b68      	ldr	r3, [pc, #416]	; (8002a04 <HAL_RCC_ClockConfig+0x1b8>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 030f 	and.w	r3, r3, #15
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	429a      	cmp	r2, r3
 800286c:	d90c      	bls.n	8002888 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286e:	4b65      	ldr	r3, [pc, #404]	; (8002a04 <HAL_RCC_ClockConfig+0x1b8>)
 8002870:	683a      	ldr	r2, [r7, #0]
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002876:	4b63      	ldr	r3, [pc, #396]	; (8002a04 <HAL_RCC_ClockConfig+0x1b8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	429a      	cmp	r2, r3
 8002882:	d001      	beq.n	8002888 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e0b8      	b.n	80029fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	2b00      	cmp	r3, #0
 8002892:	d020      	beq.n	80028d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	d005      	beq.n	80028ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028a0:	4b59      	ldr	r3, [pc, #356]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	4a58      	ldr	r2, [pc, #352]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0308 	and.w	r3, r3, #8
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d005      	beq.n	80028c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028b8:	4b53      	ldr	r3, [pc, #332]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	4a52      	ldr	r2, [pc, #328]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80028be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c4:	4b50      	ldr	r3, [pc, #320]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	494d      	ldr	r1, [pc, #308]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d044      	beq.n	800296c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d107      	bne.n	80028fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ea:	4b47      	ldr	r3, [pc, #284]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d119      	bne.n	800292a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e07f      	b.n	80029fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d003      	beq.n	800290a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002906:	2b03      	cmp	r3, #3
 8002908:	d107      	bne.n	800291a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800290a:	4b3f      	ldr	r3, [pc, #252]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d109      	bne.n	800292a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e06f      	b.n	80029fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291a:	4b3b      	ldr	r3, [pc, #236]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e067      	b.n	80029fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800292a:	4b37      	ldr	r3, [pc, #220]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f023 0203 	bic.w	r2, r3, #3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	4934      	ldr	r1, [pc, #208]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	4313      	orrs	r3, r2
 800293a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800293c:	f7fe feb2 	bl	80016a4 <HAL_GetTick>
 8002940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002942:	e00a      	b.n	800295a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002944:	f7fe feae 	bl	80016a4 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002952:	4293      	cmp	r3, r2
 8002954:	d901      	bls.n	800295a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e04f      	b.n	80029fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295a:	4b2b      	ldr	r3, [pc, #172]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 020c 	and.w	r2, r3, #12
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	429a      	cmp	r2, r3
 800296a:	d1eb      	bne.n	8002944 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800296c:	4b25      	ldr	r3, [pc, #148]	; (8002a04 <HAL_RCC_ClockConfig+0x1b8>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	683a      	ldr	r2, [r7, #0]
 8002976:	429a      	cmp	r2, r3
 8002978:	d20c      	bcs.n	8002994 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800297a:	4b22      	ldr	r3, [pc, #136]	; (8002a04 <HAL_RCC_ClockConfig+0x1b8>)
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002982:	4b20      	ldr	r3, [pc, #128]	; (8002a04 <HAL_RCC_ClockConfig+0x1b8>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	683a      	ldr	r2, [r7, #0]
 800298c:	429a      	cmp	r2, r3
 800298e:	d001      	beq.n	8002994 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e032      	b.n	80029fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	2b00      	cmp	r3, #0
 800299e:	d008      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029a0:	4b19      	ldr	r3, [pc, #100]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	4916      	ldr	r1, [pc, #88]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d009      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029be:	4b12      	ldr	r3, [pc, #72]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	691b      	ldr	r3, [r3, #16]
 80029ca:	00db      	lsls	r3, r3, #3
 80029cc:	490e      	ldr	r1, [pc, #56]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029d2:	f000 f821 	bl	8002a18 <HAL_RCC_GetSysClockFreq>
 80029d6:	4602      	mov	r2, r0
 80029d8:	4b0b      	ldr	r3, [pc, #44]	; (8002a08 <HAL_RCC_ClockConfig+0x1bc>)
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	091b      	lsrs	r3, r3, #4
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	490a      	ldr	r1, [pc, #40]	; (8002a0c <HAL_RCC_ClockConfig+0x1c0>)
 80029e4:	5ccb      	ldrb	r3, [r1, r3]
 80029e6:	fa22 f303 	lsr.w	r3, r2, r3
 80029ea:	4a09      	ldr	r2, [pc, #36]	; (8002a10 <HAL_RCC_ClockConfig+0x1c4>)
 80029ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80029ee:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <HAL_RCC_ClockConfig+0x1c8>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7fe fe12 	bl	800161c <HAL_InitTick>

  return HAL_OK;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40023c00 	.word	0x40023c00
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	08009ac0 	.word	0x08009ac0
 8002a10:	20000000 	.word	0x20000000
 8002a14:	20000004 	.word	0x20000004

08002a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a1c:	b094      	sub	sp, #80	; 0x50
 8002a1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a20:	2300      	movs	r3, #0
 8002a22:	647b      	str	r3, [r7, #68]	; 0x44
 8002a24:	2300      	movs	r3, #0
 8002a26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a28:	2300      	movs	r3, #0
 8002a2a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a30:	4b79      	ldr	r3, [pc, #484]	; (8002c18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 030c 	and.w	r3, r3, #12
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d00d      	beq.n	8002a58 <HAL_RCC_GetSysClockFreq+0x40>
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	f200 80e1 	bhi.w	8002c04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d002      	beq.n	8002a4c <HAL_RCC_GetSysClockFreq+0x34>
 8002a46:	2b04      	cmp	r3, #4
 8002a48:	d003      	beq.n	8002a52 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a4a:	e0db      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a4c:	4b73      	ldr	r3, [pc, #460]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x204>)
 8002a4e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002a50:	e0db      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a52:	4b73      	ldr	r3, [pc, #460]	; (8002c20 <HAL_RCC_GetSysClockFreq+0x208>)
 8002a54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a56:	e0d8      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a58:	4b6f      	ldr	r3, [pc, #444]	; (8002c18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a60:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a62:	4b6d      	ldr	r3, [pc, #436]	; (8002c18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d063      	beq.n	8002b36 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a6e:	4b6a      	ldr	r3, [pc, #424]	; (8002c18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	099b      	lsrs	r3, r3, #6
 8002a74:	2200      	movs	r2, #0
 8002a76:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a78:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a80:	633b      	str	r3, [r7, #48]	; 0x30
 8002a82:	2300      	movs	r3, #0
 8002a84:	637b      	str	r3, [r7, #52]	; 0x34
 8002a86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002a8a:	4622      	mov	r2, r4
 8002a8c:	462b      	mov	r3, r5
 8002a8e:	f04f 0000 	mov.w	r0, #0
 8002a92:	f04f 0100 	mov.w	r1, #0
 8002a96:	0159      	lsls	r1, r3, #5
 8002a98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a9c:	0150      	lsls	r0, r2, #5
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4621      	mov	r1, r4
 8002aa4:	1a51      	subs	r1, r2, r1
 8002aa6:	6139      	str	r1, [r7, #16]
 8002aa8:	4629      	mov	r1, r5
 8002aaa:	eb63 0301 	sbc.w	r3, r3, r1
 8002aae:	617b      	str	r3, [r7, #20]
 8002ab0:	f04f 0200 	mov.w	r2, #0
 8002ab4:	f04f 0300 	mov.w	r3, #0
 8002ab8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002abc:	4659      	mov	r1, fp
 8002abe:	018b      	lsls	r3, r1, #6
 8002ac0:	4651      	mov	r1, sl
 8002ac2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ac6:	4651      	mov	r1, sl
 8002ac8:	018a      	lsls	r2, r1, #6
 8002aca:	4651      	mov	r1, sl
 8002acc:	ebb2 0801 	subs.w	r8, r2, r1
 8002ad0:	4659      	mov	r1, fp
 8002ad2:	eb63 0901 	sbc.w	r9, r3, r1
 8002ad6:	f04f 0200 	mov.w	r2, #0
 8002ada:	f04f 0300 	mov.w	r3, #0
 8002ade:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ae2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ae6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002aea:	4690      	mov	r8, r2
 8002aec:	4699      	mov	r9, r3
 8002aee:	4623      	mov	r3, r4
 8002af0:	eb18 0303 	adds.w	r3, r8, r3
 8002af4:	60bb      	str	r3, [r7, #8]
 8002af6:	462b      	mov	r3, r5
 8002af8:	eb49 0303 	adc.w	r3, r9, r3
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	f04f 0200 	mov.w	r2, #0
 8002b02:	f04f 0300 	mov.w	r3, #0
 8002b06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b0a:	4629      	mov	r1, r5
 8002b0c:	024b      	lsls	r3, r1, #9
 8002b0e:	4621      	mov	r1, r4
 8002b10:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b14:	4621      	mov	r1, r4
 8002b16:	024a      	lsls	r2, r1, #9
 8002b18:	4610      	mov	r0, r2
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b1e:	2200      	movs	r2, #0
 8002b20:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b28:	f7fd fbaa 	bl	8000280 <__aeabi_uldivmod>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4613      	mov	r3, r2
 8002b32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b34:	e058      	b.n	8002be8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b36:	4b38      	ldr	r3, [pc, #224]	; (8002c18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	099b      	lsrs	r3, r3, #6
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	4618      	mov	r0, r3
 8002b40:	4611      	mov	r1, r2
 8002b42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b46:	623b      	str	r3, [r7, #32]
 8002b48:	2300      	movs	r3, #0
 8002b4a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b50:	4642      	mov	r2, r8
 8002b52:	464b      	mov	r3, r9
 8002b54:	f04f 0000 	mov.w	r0, #0
 8002b58:	f04f 0100 	mov.w	r1, #0
 8002b5c:	0159      	lsls	r1, r3, #5
 8002b5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b62:	0150      	lsls	r0, r2, #5
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	4641      	mov	r1, r8
 8002b6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b6e:	4649      	mov	r1, r9
 8002b70:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	f04f 0300 	mov.w	r3, #0
 8002b7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b88:	ebb2 040a 	subs.w	r4, r2, sl
 8002b8c:	eb63 050b 	sbc.w	r5, r3, fp
 8002b90:	f04f 0200 	mov.w	r2, #0
 8002b94:	f04f 0300 	mov.w	r3, #0
 8002b98:	00eb      	lsls	r3, r5, #3
 8002b9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b9e:	00e2      	lsls	r2, r4, #3
 8002ba0:	4614      	mov	r4, r2
 8002ba2:	461d      	mov	r5, r3
 8002ba4:	4643      	mov	r3, r8
 8002ba6:	18e3      	adds	r3, r4, r3
 8002ba8:	603b      	str	r3, [r7, #0]
 8002baa:	464b      	mov	r3, r9
 8002bac:	eb45 0303 	adc.w	r3, r5, r3
 8002bb0:	607b      	str	r3, [r7, #4]
 8002bb2:	f04f 0200 	mov.w	r2, #0
 8002bb6:	f04f 0300 	mov.w	r3, #0
 8002bba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bbe:	4629      	mov	r1, r5
 8002bc0:	028b      	lsls	r3, r1, #10
 8002bc2:	4621      	mov	r1, r4
 8002bc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bc8:	4621      	mov	r1, r4
 8002bca:	028a      	lsls	r2, r1, #10
 8002bcc:	4610      	mov	r0, r2
 8002bce:	4619      	mov	r1, r3
 8002bd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	61bb      	str	r3, [r7, #24]
 8002bd6:	61fa      	str	r2, [r7, #28]
 8002bd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bdc:	f7fd fb50 	bl	8000280 <__aeabi_uldivmod>
 8002be0:	4602      	mov	r2, r0
 8002be2:	460b      	mov	r3, r1
 8002be4:	4613      	mov	r3, r2
 8002be6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002be8:	4b0b      	ldr	r3, [pc, #44]	; (8002c18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	0c1b      	lsrs	r3, r3, #16
 8002bee:	f003 0303 	and.w	r3, r3, #3
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002bf8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002bfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c02:	e002      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <HAL_RCC_GetSysClockFreq+0x204>)
 8002c06:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002c08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3750      	adds	r7, #80	; 0x50
 8002c10:	46bd      	mov	sp, r7
 8002c12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c16:	bf00      	nop
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	00f42400 	.word	0x00f42400
 8002c20:	007a1200 	.word	0x007a1200

08002c24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c28:	4b03      	ldr	r3, [pc, #12]	; (8002c38 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	20000000 	.word	0x20000000

08002c3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c40:	f7ff fff0 	bl	8002c24 <HAL_RCC_GetHCLKFreq>
 8002c44:	4602      	mov	r2, r0
 8002c46:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	0a9b      	lsrs	r3, r3, #10
 8002c4c:	f003 0307 	and.w	r3, r3, #7
 8002c50:	4903      	ldr	r1, [pc, #12]	; (8002c60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c52:	5ccb      	ldrb	r3, [r1, r3]
 8002c54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40023800 	.word	0x40023800
 8002c60:	08009ad0 	.word	0x08009ad0

08002c64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c68:	f7ff ffdc 	bl	8002c24 <HAL_RCC_GetHCLKFreq>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	4b05      	ldr	r3, [pc, #20]	; (8002c84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	0b5b      	lsrs	r3, r3, #13
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	4903      	ldr	r1, [pc, #12]	; (8002c88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c7a:	5ccb      	ldrb	r3, [r1, r3]
 8002c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40023800 	.word	0x40023800
 8002c88:	08009ad0 	.word	0x08009ad0

08002c8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e056      	b.n	8002d4c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d106      	bne.n	8002cbe <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7fd ffab 	bl	8000c14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cd4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	431a      	orrs	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	695b      	ldr	r3, [r3, #20]
 8002cf0:	431a      	orrs	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	431a      	orrs	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	ea42 0103 	orr.w	r1, r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	0c1b      	lsrs	r3, r3, #16
 8002d1c:	f003 0104 	and.w	r1, r3, #4
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	69da      	ldr	r2, [r3, #28]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08c      	sub	sp, #48	; 0x30
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	607a      	str	r2, [r7, #4]
 8002d60:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002d62:	2301      	movs	r3, #1
 8002d64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002d66:	2300      	movs	r3, #0
 8002d68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_SPI_TransmitReceive+0x26>
 8002d76:	2302      	movs	r3, #2
 8002d78:	e18a      	b.n	8003090 <HAL_SPI_TransmitReceive+0x33c>
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d82:	f7fe fc8f 	bl	80016a4 <HAL_GetTick>
 8002d86:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002d98:	887b      	ldrh	r3, [r7, #2]
 8002d9a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002d9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d00f      	beq.n	8002dc4 <HAL_SPI_TransmitReceive+0x70>
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002daa:	d107      	bne.n	8002dbc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d103      	bne.n	8002dbc <HAL_SPI_TransmitReceive+0x68>
 8002db4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d003      	beq.n	8002dc4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002dc2:	e15b      	b.n	800307c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d005      	beq.n	8002dd6 <HAL_SPI_TransmitReceive+0x82>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d002      	beq.n	8002dd6 <HAL_SPI_TransmitReceive+0x82>
 8002dd0:	887b      	ldrh	r3, [r7, #2]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d103      	bne.n	8002dde <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002ddc:	e14e      	b.n	800307c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	d003      	beq.n	8002df2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2205      	movs	r2, #5
 8002dee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	887a      	ldrh	r2, [r7, #2]
 8002e02:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	887a      	ldrh	r2, [r7, #2]
 8002e08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	887a      	ldrh	r2, [r7, #2]
 8002e14:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	887a      	ldrh	r2, [r7, #2]
 8002e1a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e32:	2b40      	cmp	r3, #64	; 0x40
 8002e34:	d007      	beq.n	8002e46 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e44:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e4e:	d178      	bne.n	8002f42 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d002      	beq.n	8002e5e <HAL_SPI_TransmitReceive+0x10a>
 8002e58:	8b7b      	ldrh	r3, [r7, #26]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d166      	bne.n	8002f2c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	881a      	ldrh	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	1c9a      	adds	r2, r3, #2
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	b29a      	uxth	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e82:	e053      	b.n	8002f2c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 0302 	and.w	r3, r3, #2
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d11b      	bne.n	8002eca <HAL_SPI_TransmitReceive+0x176>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d016      	beq.n	8002eca <HAL_SPI_TransmitReceive+0x176>
 8002e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d113      	bne.n	8002eca <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea6:	881a      	ldrh	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb2:	1c9a      	adds	r2, r3, #2
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ebc:	b29b      	uxth	r3, r3
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d119      	bne.n	8002f0c <HAL_SPI_TransmitReceive+0x1b8>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002edc:	b29b      	uxth	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d014      	beq.n	8002f0c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eec:	b292      	uxth	r2, r2
 8002eee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ef4:	1c9a      	adds	r2, r3, #2
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	3b01      	subs	r3, #1
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002f0c:	f7fe fbca 	bl	80016a4 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d807      	bhi.n	8002f2c <HAL_SPI_TransmitReceive+0x1d8>
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f22:	d003      	beq.n	8002f2c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002f2a:	e0a7      	b.n	800307c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1a6      	bne.n	8002e84 <HAL_SPI_TransmitReceive+0x130>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d1a1      	bne.n	8002e84 <HAL_SPI_TransmitReceive+0x130>
 8002f40:	e07c      	b.n	800303c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d002      	beq.n	8002f50 <HAL_SPI_TransmitReceive+0x1fc>
 8002f4a:	8b7b      	ldrh	r3, [r7, #26]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d16b      	bne.n	8003028 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	330c      	adds	r3, #12
 8002f5a:	7812      	ldrb	r2, [r2, #0]
 8002f5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f62:	1c5a      	adds	r2, r3, #1
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f76:	e057      	b.n	8003028 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b02      	cmp	r3, #2
 8002f84:	d11c      	bne.n	8002fc0 <HAL_SPI_TransmitReceive+0x26c>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d017      	beq.n	8002fc0 <HAL_SPI_TransmitReceive+0x26c>
 8002f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d114      	bne.n	8002fc0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	330c      	adds	r3, #12
 8002fa0:	7812      	ldrb	r2, [r2, #0]
 8002fa2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa8:	1c5a      	adds	r2, r3, #1
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d119      	bne.n	8003002 <HAL_SPI_TransmitReceive+0x2ae>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d014      	beq.n	8003002 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68da      	ldr	r2, [r3, #12]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fea:	1c5a      	adds	r2, r3, #1
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ffe:	2301      	movs	r3, #1
 8003000:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003002:	f7fe fb4f 	bl	80016a4 <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800300e:	429a      	cmp	r2, r3
 8003010:	d803      	bhi.n	800301a <HAL_SPI_TransmitReceive+0x2c6>
 8003012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003018:	d102      	bne.n	8003020 <HAL_SPI_TransmitReceive+0x2cc>
 800301a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800301c:	2b00      	cmp	r3, #0
 800301e:	d103      	bne.n	8003028 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003026:	e029      	b.n	800307c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800302c:	b29b      	uxth	r3, r3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1a2      	bne.n	8002f78 <HAL_SPI_TransmitReceive+0x224>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003036:	b29b      	uxth	r3, r3
 8003038:	2b00      	cmp	r3, #0
 800303a:	d19d      	bne.n	8002f78 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800303c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800303e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f000 f893 	bl	800316c <SPI_EndRxTxTransaction>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d006      	beq.n	800305a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2220      	movs	r2, #32
 8003056:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003058:	e010      	b.n	800307c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10b      	bne.n	800307a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003062:	2300      	movs	r3, #0
 8003064:	617b      	str	r3, [r7, #20]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	617b      	str	r3, [r7, #20]
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	e000      	b.n	800307c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800307a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800308c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003090:	4618      	mov	r0, r3
 8003092:	3730      	adds	r7, #48	; 0x30
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	60b9      	str	r1, [r7, #8]
 80030a2:	603b      	str	r3, [r7, #0]
 80030a4:	4613      	mov	r3, r2
 80030a6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030a8:	e04c      	b.n	8003144 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b0:	d048      	beq.n	8003144 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80030b2:	f7fe faf7 	bl	80016a4 <HAL_GetTick>
 80030b6:	4602      	mov	r2, r0
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d902      	bls.n	80030c8 <SPI_WaitFlagStateUntilTimeout+0x30>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d13d      	bne.n	8003144 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	685a      	ldr	r2, [r3, #4]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80030d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030e0:	d111      	bne.n	8003106 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030ea:	d004      	beq.n	80030f6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030f4:	d107      	bne.n	8003106 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003104:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800310e:	d10f      	bne.n	8003130 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800311e:	601a      	str	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800312e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e00f      	b.n	8003164 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	4013      	ands	r3, r2
 800314e:	68ba      	ldr	r2, [r7, #8]
 8003150:	429a      	cmp	r2, r3
 8003152:	bf0c      	ite	eq
 8003154:	2301      	moveq	r3, #1
 8003156:	2300      	movne	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	429a      	cmp	r2, r3
 8003160:	d1a3      	bne.n	80030aa <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af02      	add	r7, sp, #8
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003178:	4b1b      	ldr	r3, [pc, #108]	; (80031e8 <SPI_EndRxTxTransaction+0x7c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a1b      	ldr	r2, [pc, #108]	; (80031ec <SPI_EndRxTxTransaction+0x80>)
 800317e:	fba2 2303 	umull	r2, r3, r2, r3
 8003182:	0d5b      	lsrs	r3, r3, #21
 8003184:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003188:	fb02 f303 	mul.w	r3, r2, r3
 800318c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003196:	d112      	bne.n	80031be <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2200      	movs	r2, #0
 80031a0:	2180      	movs	r1, #128	; 0x80
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f7ff ff78 	bl	8003098 <SPI_WaitFlagStateUntilTimeout>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d016      	beq.n	80031dc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b2:	f043 0220 	orr.w	r2, r3, #32
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e00f      	b.n	80031de <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00a      	beq.n	80031da <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031d4:	2b80      	cmp	r3, #128	; 0x80
 80031d6:	d0f2      	beq.n	80031be <SPI_EndRxTxTransaction+0x52>
 80031d8:	e000      	b.n	80031dc <SPI_EndRxTxTransaction+0x70>
        break;
 80031da:	bf00      	nop
  }

  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20000000 	.word	0x20000000
 80031ec:	165e9f81 	.word	0x165e9f81

080031f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e01d      	b.n	800323e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d106      	bne.n	800321c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7fd ffec 	bl	80011f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	3304      	adds	r3, #4
 800322c:	4619      	mov	r1, r3
 800322e:	4610      	mov	r0, r2
 8003230:	f000 fbde 	bl	80039f0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003246:	b480      	push	{r7}
 8003248:	b085      	sub	sp, #20
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2202      	movs	r2, #2
 8003252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2b06      	cmp	r3, #6
 8003266:	d007      	beq.n	8003278 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3714      	adds	r7, #20
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800328e:	b580      	push	{r7, lr}
 8003290:	b082      	sub	sp, #8
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d101      	bne.n	80032a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e01d      	b.n	80032dc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d106      	bne.n	80032ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2200      	movs	r2, #0
 80032b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7fd ffef 	bl	8001298 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2202      	movs	r2, #2
 80032be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	3304      	adds	r3, #4
 80032ca:	4619      	mov	r1, r3
 80032cc:	4610      	mov	r0, r2
 80032ce:	f000 fb8f 	bl	80039f0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2201      	movs	r2, #1
 80032d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032da:	2300      	movs	r3, #0
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2201      	movs	r2, #1
 80032f4:	6839      	ldr	r1, [r7, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f000 fe64 	bl	8003fc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a15      	ldr	r2, [pc, #84]	; (8003358 <HAL_TIM_PWM_Start+0x74>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d004      	beq.n	8003310 <HAL_TIM_PWM_Start+0x2c>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a14      	ldr	r2, [pc, #80]	; (800335c <HAL_TIM_PWM_Start+0x78>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d101      	bne.n	8003314 <HAL_TIM_PWM_Start+0x30>
 8003310:	2301      	movs	r3, #1
 8003312:	e000      	b.n	8003316 <HAL_TIM_PWM_Start+0x32>
 8003314:	2300      	movs	r3, #0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d007      	beq.n	800332a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003328:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 0307 	and.w	r3, r3, #7
 8003334:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2b06      	cmp	r3, #6
 800333a:	d007      	beq.n	800334c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	40010000 	.word	0x40010000
 800335c:	40010400 	.word	0x40010400

08003360 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b0c      	cmp	r3, #12
 800336e:	d841      	bhi.n	80033f4 <HAL_TIM_PWM_Start_IT+0x94>
 8003370:	a201      	add	r2, pc, #4	; (adr r2, 8003378 <HAL_TIM_PWM_Start_IT+0x18>)
 8003372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003376:	bf00      	nop
 8003378:	080033ad 	.word	0x080033ad
 800337c:	080033f5 	.word	0x080033f5
 8003380:	080033f5 	.word	0x080033f5
 8003384:	080033f5 	.word	0x080033f5
 8003388:	080033bf 	.word	0x080033bf
 800338c:	080033f5 	.word	0x080033f5
 8003390:	080033f5 	.word	0x080033f5
 8003394:	080033f5 	.word	0x080033f5
 8003398:	080033d1 	.word	0x080033d1
 800339c:	080033f5 	.word	0x080033f5
 80033a0:	080033f5 	.word	0x080033f5
 80033a4:	080033f5 	.word	0x080033f5
 80033a8:	080033e3 	.word	0x080033e3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68da      	ldr	r2, [r3, #12]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f042 0202 	orr.w	r2, r2, #2
 80033ba:	60da      	str	r2, [r3, #12]
      break;
 80033bc:	e01b      	b.n	80033f6 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f042 0204 	orr.w	r2, r2, #4
 80033cc:	60da      	str	r2, [r3, #12]
      break;
 80033ce:	e012      	b.n	80033f6 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68da      	ldr	r2, [r3, #12]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 0208 	orr.w	r2, r2, #8
 80033de:	60da      	str	r2, [r3, #12]
      break;
 80033e0:	e009      	b.n	80033f6 <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68da      	ldr	r2, [r3, #12]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f042 0210 	orr.w	r2, r2, #16
 80033f0:	60da      	str	r2, [r3, #12]
      break;
 80033f2:	e000      	b.n	80033f6 <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 80033f4:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2201      	movs	r2, #1
 80033fc:	6839      	ldr	r1, [r7, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f000 fde0 	bl	8003fc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a15      	ldr	r2, [pc, #84]	; (8003460 <HAL_TIM_PWM_Start_IT+0x100>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d004      	beq.n	8003418 <HAL_TIM_PWM_Start_IT+0xb8>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a14      	ldr	r2, [pc, #80]	; (8003464 <HAL_TIM_PWM_Start_IT+0x104>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d101      	bne.n	800341c <HAL_TIM_PWM_Start_IT+0xbc>
 8003418:	2301      	movs	r3, #1
 800341a:	e000      	b.n	800341e <HAL_TIM_PWM_Start_IT+0xbe>
 800341c:	2300      	movs	r3, #0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d007      	beq.n	8003432 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003430:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2b06      	cmp	r3, #6
 8003442:	d007      	beq.n	8003454 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40010000 	.word	0x40010000
 8003464:	40010400 	.word	0x40010400

08003468 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b02      	cmp	r3, #2
 800347c:	d122      	bne.n	80034c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b02      	cmp	r3, #2
 800348a:	d11b      	bne.n	80034c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f06f 0202 	mvn.w	r2, #2
 8003494:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 fa82 	bl	80039b4 <HAL_TIM_IC_CaptureCallback>
 80034b0:	e005      	b.n	80034be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 fa74 	bl	80039a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 fa85 	bl	80039c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	f003 0304 	and.w	r3, r3, #4
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d122      	bne.n	8003518 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b04      	cmp	r3, #4
 80034de:	d11b      	bne.n	8003518 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0204 	mvn.w	r2, #4
 80034e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2202      	movs	r2, #2
 80034ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 fa58 	bl	80039b4 <HAL_TIM_IC_CaptureCallback>
 8003504:	e005      	b.n	8003512 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 fa4a 	bl	80039a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 fa5b 	bl	80039c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	2b08      	cmp	r3, #8
 8003524:	d122      	bne.n	800356c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0308 	and.w	r3, r3, #8
 8003530:	2b08      	cmp	r3, #8
 8003532:	d11b      	bne.n	800356c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0208 	mvn.w	r2, #8
 800353c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2204      	movs	r2, #4
 8003542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 fa2e 	bl	80039b4 <HAL_TIM_IC_CaptureCallback>
 8003558:	e005      	b.n	8003566 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 fa20 	bl	80039a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 fa31 	bl	80039c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	f003 0310 	and.w	r3, r3, #16
 8003576:	2b10      	cmp	r3, #16
 8003578:	d122      	bne.n	80035c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	f003 0310 	and.w	r3, r3, #16
 8003584:	2b10      	cmp	r3, #16
 8003586:	d11b      	bne.n	80035c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f06f 0210 	mvn.w	r2, #16
 8003590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2208      	movs	r2, #8
 8003596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 fa04 	bl	80039b4 <HAL_TIM_IC_CaptureCallback>
 80035ac:	e005      	b.n	80035ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f9f6 	bl	80039a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 fa07 	bl	80039c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d10e      	bne.n	80035ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d107      	bne.n	80035ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f06f 0201 	mvn.w	r2, #1
 80035e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 f9d0 	bl	800398c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691b      	ldr	r3, [r3, #16]
 80035f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f6:	2b80      	cmp	r3, #128	; 0x80
 80035f8:	d10e      	bne.n	8003618 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003604:	2b80      	cmp	r3, #128	; 0x80
 8003606:	d107      	bne.n	8003618 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fd82 	bl	800411c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003622:	2b40      	cmp	r3, #64	; 0x40
 8003624:	d10e      	bne.n	8003644 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003630:	2b40      	cmp	r3, #64	; 0x40
 8003632:	d107      	bne.n	8003644 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800363c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f9cc 	bl	80039dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	f003 0320 	and.w	r3, r3, #32
 800364e:	2b20      	cmp	r3, #32
 8003650:	d10e      	bne.n	8003670 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	f003 0320 	and.w	r3, r3, #32
 800365c:	2b20      	cmp	r3, #32
 800365e:	d107      	bne.n	8003670 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f06f 0220 	mvn.w	r2, #32
 8003668:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 fd4c 	bl	8004108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003670:	bf00      	nop
 8003672:	3708      	adds	r7, #8
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800368a:	2b01      	cmp	r3, #1
 800368c:	d101      	bne.n	8003692 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800368e:	2302      	movs	r3, #2
 8003690:	e0b4      	b.n	80037fc <HAL_TIM_PWM_ConfigChannel+0x184>
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2202      	movs	r2, #2
 800369e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b0c      	cmp	r3, #12
 80036a6:	f200 809f 	bhi.w	80037e8 <HAL_TIM_PWM_ConfigChannel+0x170>
 80036aa:	a201      	add	r2, pc, #4	; (adr r2, 80036b0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80036ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b0:	080036e5 	.word	0x080036e5
 80036b4:	080037e9 	.word	0x080037e9
 80036b8:	080037e9 	.word	0x080037e9
 80036bc:	080037e9 	.word	0x080037e9
 80036c0:	08003725 	.word	0x08003725
 80036c4:	080037e9 	.word	0x080037e9
 80036c8:	080037e9 	.word	0x080037e9
 80036cc:	080037e9 	.word	0x080037e9
 80036d0:	08003767 	.word	0x08003767
 80036d4:	080037e9 	.word	0x080037e9
 80036d8:	080037e9 	.word	0x080037e9
 80036dc:	080037e9 	.word	0x080037e9
 80036e0:	080037a7 	.word	0x080037a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fa20 	bl	8003b30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	699a      	ldr	r2, [r3, #24]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f042 0208 	orr.w	r2, r2, #8
 80036fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	699a      	ldr	r2, [r3, #24]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0204 	bic.w	r2, r2, #4
 800370e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6999      	ldr	r1, [r3, #24]
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	691a      	ldr	r2, [r3, #16]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	619a      	str	r2, [r3, #24]
      break;
 8003722:	e062      	b.n	80037ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68b9      	ldr	r1, [r7, #8]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fa70 	bl	8003c10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699a      	ldr	r2, [r3, #24]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800373e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	699a      	ldr	r2, [r3, #24]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800374e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6999      	ldr	r1, [r3, #24]
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	021a      	lsls	r2, r3, #8
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	619a      	str	r2, [r3, #24]
      break;
 8003764:	e041      	b.n	80037ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68b9      	ldr	r1, [r7, #8]
 800376c:	4618      	mov	r0, r3
 800376e:	f000 fac5 	bl	8003cfc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	69da      	ldr	r2, [r3, #28]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f042 0208 	orr.w	r2, r2, #8
 8003780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	69da      	ldr	r2, [r3, #28]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 0204 	bic.w	r2, r2, #4
 8003790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	69d9      	ldr	r1, [r3, #28]
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	430a      	orrs	r2, r1
 80037a2:	61da      	str	r2, [r3, #28]
      break;
 80037a4:	e021      	b.n	80037ea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fb19 	bl	8003de4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	69da      	ldr	r2, [r3, #28]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	69da      	ldr	r2, [r3, #28]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	69d9      	ldr	r1, [r3, #28]
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	691b      	ldr	r3, [r3, #16]
 80037dc:	021a      	lsls	r2, r3, #8
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	430a      	orrs	r2, r1
 80037e4:	61da      	str	r2, [r3, #28]
      break;
 80037e6:	e000      	b.n	80037ea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80037e8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003814:	2b01      	cmp	r3, #1
 8003816:	d101      	bne.n	800381c <HAL_TIM_ConfigClockSource+0x18>
 8003818:	2302      	movs	r3, #2
 800381a:	e0b3      	b.n	8003984 <HAL_TIM_ConfigClockSource+0x180>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800383a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003842:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003854:	d03e      	beq.n	80038d4 <HAL_TIM_ConfigClockSource+0xd0>
 8003856:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800385a:	f200 8087 	bhi.w	800396c <HAL_TIM_ConfigClockSource+0x168>
 800385e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003862:	f000 8085 	beq.w	8003970 <HAL_TIM_ConfigClockSource+0x16c>
 8003866:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800386a:	d87f      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x168>
 800386c:	2b70      	cmp	r3, #112	; 0x70
 800386e:	d01a      	beq.n	80038a6 <HAL_TIM_ConfigClockSource+0xa2>
 8003870:	2b70      	cmp	r3, #112	; 0x70
 8003872:	d87b      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x168>
 8003874:	2b60      	cmp	r3, #96	; 0x60
 8003876:	d050      	beq.n	800391a <HAL_TIM_ConfigClockSource+0x116>
 8003878:	2b60      	cmp	r3, #96	; 0x60
 800387a:	d877      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x168>
 800387c:	2b50      	cmp	r3, #80	; 0x50
 800387e:	d03c      	beq.n	80038fa <HAL_TIM_ConfigClockSource+0xf6>
 8003880:	2b50      	cmp	r3, #80	; 0x50
 8003882:	d873      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x168>
 8003884:	2b40      	cmp	r3, #64	; 0x40
 8003886:	d058      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x136>
 8003888:	2b40      	cmp	r3, #64	; 0x40
 800388a:	d86f      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x168>
 800388c:	2b30      	cmp	r3, #48	; 0x30
 800388e:	d064      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x156>
 8003890:	2b30      	cmp	r3, #48	; 0x30
 8003892:	d86b      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x168>
 8003894:	2b20      	cmp	r3, #32
 8003896:	d060      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x156>
 8003898:	2b20      	cmp	r3, #32
 800389a:	d867      	bhi.n	800396c <HAL_TIM_ConfigClockSource+0x168>
 800389c:	2b00      	cmp	r3, #0
 800389e:	d05c      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x156>
 80038a0:	2b10      	cmp	r3, #16
 80038a2:	d05a      	beq.n	800395a <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80038a4:	e062      	b.n	800396c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6818      	ldr	r0, [r3, #0]
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	6899      	ldr	r1, [r3, #8]
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	685a      	ldr	r2, [r3, #4]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f000 fb65 	bl	8003f84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80038c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	609a      	str	r2, [r3, #8]
      break;
 80038d2:	e04e      	b.n	8003972 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6818      	ldr	r0, [r3, #0]
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	6899      	ldr	r1, [r3, #8]
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f000 fb4e 	bl	8003f84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038f6:	609a      	str	r2, [r3, #8]
      break;
 80038f8:	e03b      	b.n	8003972 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6818      	ldr	r0, [r3, #0]
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	6859      	ldr	r1, [r3, #4]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	461a      	mov	r2, r3
 8003908:	f000 fac2 	bl	8003e90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2150      	movs	r1, #80	; 0x50
 8003912:	4618      	mov	r0, r3
 8003914:	f000 fb1b 	bl	8003f4e <TIM_ITRx_SetConfig>
      break;
 8003918:	e02b      	b.n	8003972 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6818      	ldr	r0, [r3, #0]
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	6859      	ldr	r1, [r3, #4]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	461a      	mov	r2, r3
 8003928:	f000 fae1 	bl	8003eee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2160      	movs	r1, #96	; 0x60
 8003932:	4618      	mov	r0, r3
 8003934:	f000 fb0b 	bl	8003f4e <TIM_ITRx_SetConfig>
      break;
 8003938:	e01b      	b.n	8003972 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6818      	ldr	r0, [r3, #0]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	6859      	ldr	r1, [r3, #4]
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	461a      	mov	r2, r3
 8003948:	f000 faa2 	bl	8003e90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2140      	movs	r1, #64	; 0x40
 8003952:	4618      	mov	r0, r3
 8003954:	f000 fafb 	bl	8003f4e <TIM_ITRx_SetConfig>
      break;
 8003958:	e00b      	b.n	8003972 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4619      	mov	r1, r3
 8003964:	4610      	mov	r0, r2
 8003966:	f000 faf2 	bl	8003f4e <TIM_ITRx_SetConfig>
      break;
 800396a:	e002      	b.n	8003972 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800396c:	bf00      	nop
 800396e:	e000      	b.n	8003972 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003970:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80039bc:	bf00      	nop
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80039e4:	bf00      	nop
 80039e6:	370c      	adds	r7, #12
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr

080039f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b085      	sub	sp, #20
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a40      	ldr	r2, [pc, #256]	; (8003b04 <TIM_Base_SetConfig+0x114>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d013      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a0e:	d00f      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a3d      	ldr	r2, [pc, #244]	; (8003b08 <TIM_Base_SetConfig+0x118>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d00b      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	4a3c      	ldr	r2, [pc, #240]	; (8003b0c <TIM_Base_SetConfig+0x11c>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d007      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	4a3b      	ldr	r2, [pc, #236]	; (8003b10 <TIM_Base_SetConfig+0x120>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d003      	beq.n	8003a30 <TIM_Base_SetConfig+0x40>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a3a      	ldr	r2, [pc, #232]	; (8003b14 <TIM_Base_SetConfig+0x124>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d108      	bne.n	8003a42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a2f      	ldr	r2, [pc, #188]	; (8003b04 <TIM_Base_SetConfig+0x114>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d02b      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a50:	d027      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a2c      	ldr	r2, [pc, #176]	; (8003b08 <TIM_Base_SetConfig+0x118>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d023      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a2b      	ldr	r2, [pc, #172]	; (8003b0c <TIM_Base_SetConfig+0x11c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d01f      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a2a      	ldr	r2, [pc, #168]	; (8003b10 <TIM_Base_SetConfig+0x120>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d01b      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a29      	ldr	r2, [pc, #164]	; (8003b14 <TIM_Base_SetConfig+0x124>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d017      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a28      	ldr	r2, [pc, #160]	; (8003b18 <TIM_Base_SetConfig+0x128>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d013      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a27      	ldr	r2, [pc, #156]	; (8003b1c <TIM_Base_SetConfig+0x12c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d00f      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a26      	ldr	r2, [pc, #152]	; (8003b20 <TIM_Base_SetConfig+0x130>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d00b      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a25      	ldr	r2, [pc, #148]	; (8003b24 <TIM_Base_SetConfig+0x134>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d007      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a24      	ldr	r2, [pc, #144]	; (8003b28 <TIM_Base_SetConfig+0x138>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d003      	beq.n	8003aa2 <TIM_Base_SetConfig+0xb2>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a23      	ldr	r2, [pc, #140]	; (8003b2c <TIM_Base_SetConfig+0x13c>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d108      	bne.n	8003ab4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	68fa      	ldr	r2, [r7, #12]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	695b      	ldr	r3, [r3, #20]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	689a      	ldr	r2, [r3, #8]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a0a      	ldr	r2, [pc, #40]	; (8003b04 <TIM_Base_SetConfig+0x114>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d003      	beq.n	8003ae8 <TIM_Base_SetConfig+0xf8>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a0c      	ldr	r2, [pc, #48]	; (8003b14 <TIM_Base_SetConfig+0x124>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d103      	bne.n	8003af0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	691a      	ldr	r2, [r3, #16]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	615a      	str	r2, [r3, #20]
}
 8003af6:	bf00      	nop
 8003af8:	3714      	adds	r7, #20
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40010000 	.word	0x40010000
 8003b08:	40000400 	.word	0x40000400
 8003b0c:	40000800 	.word	0x40000800
 8003b10:	40000c00 	.word	0x40000c00
 8003b14:	40010400 	.word	0x40010400
 8003b18:	40014000 	.word	0x40014000
 8003b1c:	40014400 	.word	0x40014400
 8003b20:	40014800 	.word	0x40014800
 8003b24:	40001800 	.word	0x40001800
 8003b28:	40001c00 	.word	0x40001c00
 8003b2c:	40002000 	.word	0x40002000

08003b30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b087      	sub	sp, #28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	f023 0201 	bic.w	r2, r3, #1
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f023 0303 	bic.w	r3, r3, #3
 8003b66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f023 0302 	bic.w	r3, r3, #2
 8003b78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	697a      	ldr	r2, [r7, #20]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a20      	ldr	r2, [pc, #128]	; (8003c08 <TIM_OC1_SetConfig+0xd8>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d003      	beq.n	8003b94 <TIM_OC1_SetConfig+0x64>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a1f      	ldr	r2, [pc, #124]	; (8003c0c <TIM_OC1_SetConfig+0xdc>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d10c      	bne.n	8003bae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f023 0308 	bic.w	r3, r3, #8
 8003b9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	f023 0304 	bic.w	r3, r3, #4
 8003bac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a15      	ldr	r2, [pc, #84]	; (8003c08 <TIM_OC1_SetConfig+0xd8>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d003      	beq.n	8003bbe <TIM_OC1_SetConfig+0x8e>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a14      	ldr	r2, [pc, #80]	; (8003c0c <TIM_OC1_SetConfig+0xdc>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d111      	bne.n	8003be2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bc4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003bcc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	693a      	ldr	r2, [r7, #16]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	621a      	str	r2, [r3, #32]
}
 8003bfc:	bf00      	nop
 8003bfe:	371c      	adds	r7, #28
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	40010000 	.word	0x40010000
 8003c0c:	40010400 	.word	0x40010400

08003c10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b087      	sub	sp, #28
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a1b      	ldr	r3, [r3, #32]
 8003c1e:	f023 0210 	bic.w	r2, r3, #16
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	021b      	lsls	r3, r3, #8
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	f023 0320 	bic.w	r3, r3, #32
 8003c5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	011b      	lsls	r3, r3, #4
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a22      	ldr	r2, [pc, #136]	; (8003cf4 <TIM_OC2_SetConfig+0xe4>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d003      	beq.n	8003c78 <TIM_OC2_SetConfig+0x68>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a21      	ldr	r2, [pc, #132]	; (8003cf8 <TIM_OC2_SetConfig+0xe8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d10d      	bne.n	8003c94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	011b      	lsls	r3, r3, #4
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a17      	ldr	r2, [pc, #92]	; (8003cf4 <TIM_OC2_SetConfig+0xe4>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d003      	beq.n	8003ca4 <TIM_OC2_SetConfig+0x94>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	4a16      	ldr	r2, [pc, #88]	; (8003cf8 <TIM_OC2_SetConfig+0xe8>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d113      	bne.n	8003ccc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003caa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68fa      	ldr	r2, [r7, #12]
 8003cd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	621a      	str	r2, [r3, #32]
}
 8003ce6:	bf00      	nop
 8003ce8:	371c      	adds	r7, #28
 8003cea:	46bd      	mov	sp, r7
 8003cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	40010000 	.word	0x40010000
 8003cf8:	40010400 	.word	0x40010400

08003cfc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b087      	sub	sp, #28
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f023 0303 	bic.w	r3, r3, #3
 8003d32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68fa      	ldr	r2, [r7, #12]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	697a      	ldr	r2, [r7, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a21      	ldr	r2, [pc, #132]	; (8003ddc <TIM_OC3_SetConfig+0xe0>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d003      	beq.n	8003d62 <TIM_OC3_SetConfig+0x66>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a20      	ldr	r2, [pc, #128]	; (8003de0 <TIM_OC3_SetConfig+0xe4>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d10d      	bne.n	8003d7e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	021b      	lsls	r3, r3, #8
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a16      	ldr	r2, [pc, #88]	; (8003ddc <TIM_OC3_SetConfig+0xe0>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d003      	beq.n	8003d8e <TIM_OC3_SetConfig+0x92>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a15      	ldr	r2, [pc, #84]	; (8003de0 <TIM_OC3_SetConfig+0xe4>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d113      	bne.n	8003db6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	011b      	lsls	r3, r3, #4
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	011b      	lsls	r3, r3, #4
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	693a      	ldr	r2, [r7, #16]
 8003dba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	621a      	str	r2, [r3, #32]
}
 8003dd0:	bf00      	nop
 8003dd2:	371c      	adds	r7, #28
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr
 8003ddc:	40010000 	.word	0x40010000
 8003de0:	40010400 	.word	0x40010400

08003de4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b087      	sub	sp, #28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a1b      	ldr	r3, [r3, #32]
 8003df2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	021b      	lsls	r3, r3, #8
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	031b      	lsls	r3, r3, #12
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a12      	ldr	r2, [pc, #72]	; (8003e88 <TIM_OC4_SetConfig+0xa4>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d003      	beq.n	8003e4c <TIM_OC4_SetConfig+0x68>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a11      	ldr	r2, [pc, #68]	; (8003e8c <TIM_OC4_SetConfig+0xa8>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d109      	bne.n	8003e60 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	695b      	ldr	r3, [r3, #20]
 8003e58:	019b      	lsls	r3, r3, #6
 8003e5a:	697a      	ldr	r2, [r7, #20]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	621a      	str	r2, [r3, #32]
}
 8003e7a:	bf00      	nop
 8003e7c:	371c      	adds	r7, #28
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40010000 	.word	0x40010000
 8003e8c:	40010400 	.word	0x40010400

08003e90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6a1b      	ldr	r3, [r3, #32]
 8003ea0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	f023 0201 	bic.w	r2, r3, #1
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	699b      	ldr	r3, [r3, #24]
 8003eb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003eba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	011b      	lsls	r3, r3, #4
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f023 030a 	bic.w	r3, r3, #10
 8003ecc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	621a      	str	r2, [r3, #32]
}
 8003ee2:	bf00      	nop
 8003ee4:	371c      	adds	r7, #28
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr

08003eee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b087      	sub	sp, #28
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	60f8      	str	r0, [r7, #12]
 8003ef6:	60b9      	str	r1, [r7, #8]
 8003ef8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	f023 0210 	bic.w	r2, r3, #16
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	031b      	lsls	r3, r3, #12
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003f2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	693a      	ldr	r2, [r7, #16]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	697a      	ldr	r2, [r7, #20]
 8003f3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	693a      	ldr	r2, [r7, #16]
 8003f40:	621a      	str	r2, [r3, #32]
}
 8003f42:	bf00      	nop
 8003f44:	371c      	adds	r7, #28
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	b085      	sub	sp, #20
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
 8003f56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	f043 0307 	orr.w	r3, r3, #7
 8003f70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	609a      	str	r2, [r3, #8]
}
 8003f78:	bf00      	nop
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b087      	sub	sp, #28
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
 8003f90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	021a      	lsls	r2, r3, #8
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	697a      	ldr	r2, [r7, #20]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	697a      	ldr	r2, [r7, #20]
 8003fb6:	609a      	str	r2, [r3, #8]
}
 8003fb8:	bf00      	nop
 8003fba:	371c      	adds	r7, #28
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr

08003fc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b087      	sub	sp, #28
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f003 031f 	and.w	r3, r3, #31
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6a1a      	ldr	r2, [r3, #32]
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	401a      	ands	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6a1a      	ldr	r2, [r3, #32]
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f003 031f 	and.w	r3, r3, #31
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	621a      	str	r2, [r3, #32]
}
 8004002:	bf00      	nop
 8004004:	371c      	adds	r7, #28
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
	...

08004010 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004020:	2b01      	cmp	r3, #1
 8004022:	d101      	bne.n	8004028 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004024:	2302      	movs	r3, #2
 8004026:	e05a      	b.n	80040de <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2202      	movs	r2, #2
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800404e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	4313      	orrs	r3, r2
 8004058:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68fa      	ldr	r2, [r7, #12]
 8004060:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a21      	ldr	r2, [pc, #132]	; (80040ec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d022      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004074:	d01d      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1d      	ldr	r2, [pc, #116]	; (80040f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d018      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a1b      	ldr	r2, [pc, #108]	; (80040f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d013      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a1a      	ldr	r2, [pc, #104]	; (80040f8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d00e      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a18      	ldr	r2, [pc, #96]	; (80040fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d009      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a17      	ldr	r2, [pc, #92]	; (8004100 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d004      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a15      	ldr	r2, [pc, #84]	; (8004104 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d10c      	bne.n	80040cc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40010000 	.word	0x40010000
 80040f0:	40000400 	.word	0x40000400
 80040f4:	40000800 	.word	0x40000800
 80040f8:	40000c00 	.word	0x40000c00
 80040fc:	40010400 	.word	0x40010400
 8004100:	40014000 	.word	0x40014000
 8004104:	40001800 	.word	0x40001800

08004108 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr

08004130 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d101      	bne.n	8004142 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e03f      	b.n	80041c2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d106      	bne.n	800415c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7fd f926 	bl	80013a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2224      	movs	r2, #36	; 0x24
 8004160:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68da      	ldr	r2, [r3, #12]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004172:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f000 fba1 	bl	80048bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	691a      	ldr	r2, [r3, #16]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004188:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695a      	ldr	r2, [r3, #20]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004198:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68da      	ldr	r2, [r3, #12]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2220      	movs	r2, #32
 80041bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3708      	adds	r7, #8
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b088      	sub	sp, #32
 80041ce:	af02      	add	r7, sp, #8
 80041d0:	60f8      	str	r0, [r7, #12]
 80041d2:	60b9      	str	r1, [r7, #8]
 80041d4:	603b      	str	r3, [r7, #0]
 80041d6:	4613      	mov	r3, r2
 80041d8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80041da:	2300      	movs	r3, #0
 80041dc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b20      	cmp	r3, #32
 80041e8:	f040 8083 	bne.w	80042f2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d002      	beq.n	80041f8 <HAL_UART_Transmit+0x2e>
 80041f2:	88fb      	ldrh	r3, [r7, #6]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e07b      	b.n	80042f4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_UART_Transmit+0x40>
 8004206:	2302      	movs	r3, #2
 8004208:	e074      	b.n	80042f4 <HAL_UART_Transmit+0x12a>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2221      	movs	r2, #33	; 0x21
 800421c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004220:	f7fd fa40 	bl	80016a4 <HAL_GetTick>
 8004224:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	88fa      	ldrh	r2, [r7, #6]
 800422a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	88fa      	ldrh	r2, [r7, #6]
 8004230:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800423a:	e042      	b.n	80042c2 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004240:	b29b      	uxth	r3, r3
 8004242:	3b01      	subs	r3, #1
 8004244:	b29a      	uxth	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004252:	d122      	bne.n	800429a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	2200      	movs	r2, #0
 800425c:	2180      	movs	r1, #128	; 0x80
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 f9c0 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d001      	beq.n	800426e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e042      	b.n	80042f4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	881b      	ldrh	r3, [r3, #0]
 8004276:	461a      	mov	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004280:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d103      	bne.n	8004292 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	3302      	adds	r3, #2
 800428e:	60bb      	str	r3, [r7, #8]
 8004290:	e017      	b.n	80042c2 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	3301      	adds	r3, #1
 8004296:	60bb      	str	r3, [r7, #8]
 8004298:	e013      	b.n	80042c2 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	9300      	str	r3, [sp, #0]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2200      	movs	r2, #0
 80042a2:	2180      	movs	r1, #128	; 0x80
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f000 f99d 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d001      	beq.n	80042b4 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e01f      	b.n	80042f4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	1c5a      	adds	r2, r3, #1
 80042b8:	60ba      	str	r2, [r7, #8]
 80042ba:	781a      	ldrb	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1b7      	bne.n	800423c <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	2200      	movs	r2, #0
 80042d4:	2140      	movs	r1, #64	; 0x40
 80042d6:	68f8      	ldr	r0, [r7, #12]
 80042d8:	f000 f984 	bl	80045e4 <UART_WaitOnFlagUntilTimeout>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e006      	b.n	80042f4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2220      	movs	r2, #32
 80042ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80042ee:	2300      	movs	r3, #0
 80042f0:	e000      	b.n	80042f4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80042f2:	2302      	movs	r3, #2
  }
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3718      	adds	r7, #24
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	4613      	mov	r3, r2
 8004308:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b20      	cmp	r3, #32
 8004314:	d140      	bne.n	8004398 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d002      	beq.n	8004322 <HAL_UART_Receive_IT+0x26>
 800431c:	88fb      	ldrh	r3, [r7, #6]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d101      	bne.n	8004326 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e039      	b.n	800439a <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800432c:	2b01      	cmp	r3, #1
 800432e:	d101      	bne.n	8004334 <HAL_UART_Receive_IT+0x38>
 8004330:	2302      	movs	r3, #2
 8004332:	e032      	b.n	800439a <HAL_UART_Receive_IT+0x9e>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	88fa      	ldrh	r2, [r7, #6]
 8004346:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	88fa      	ldrh	r2, [r7, #6]
 800434c:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2222      	movs	r2, #34	; 0x22
 8004358:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68da      	ldr	r2, [r3, #12]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004372:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	695a      	ldr	r2, [r3, #20]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68da      	ldr	r2, [r3, #12]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0220 	orr.w	r2, r2, #32
 8004392:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004394:	2300      	movs	r3, #0
 8004396:	e000      	b.n	800439a <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004398:	2302      	movs	r3, #2
  }
}
 800439a:	4618      	mov	r0, r3
 800439c:	3714      	adds	r7, #20
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
	...

080043a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b088      	sub	sp, #32
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	f003 030f 	and.w	r3, r3, #15
 80043d6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10d      	bne.n	80043fa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	f003 0320 	and.w	r3, r3, #32
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d008      	beq.n	80043fa <HAL_UART_IRQHandler+0x52>
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	f003 0320 	and.w	r3, r3, #32
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f9e0 	bl	80047b8 <UART_Receive_IT>
      return;
 80043f8:	e0d0      	b.n	800459c <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 80b0 	beq.w	8004562 <HAL_UART_IRQHandler+0x1ba>
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f003 0301 	and.w	r3, r3, #1
 8004408:	2b00      	cmp	r3, #0
 800440a:	d105      	bne.n	8004418 <HAL_UART_IRQHandler+0x70>
 800440c:	69bb      	ldr	r3, [r7, #24]
 800440e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 80a5 	beq.w	8004562 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00a      	beq.n	8004438 <HAL_UART_IRQHandler+0x90>
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004428:	2b00      	cmp	r3, #0
 800442a:	d005      	beq.n	8004438 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004430:	f043 0201 	orr.w	r2, r3, #1
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	f003 0304 	and.w	r3, r3, #4
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00a      	beq.n	8004458 <HAL_UART_IRQHandler+0xb0>
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d005      	beq.n	8004458 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004450:	f043 0202 	orr.w	r2, r3, #2
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00a      	beq.n	8004478 <HAL_UART_IRQHandler+0xd0>
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b00      	cmp	r3, #0
 800446a:	d005      	beq.n	8004478 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004470:	f043 0204 	orr.w	r2, r3, #4
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	f003 0308 	and.w	r3, r3, #8
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00f      	beq.n	80044a2 <HAL_UART_IRQHandler+0xfa>
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	f003 0320 	and.w	r3, r3, #32
 8004488:	2b00      	cmp	r3, #0
 800448a:	d104      	bne.n	8004496 <HAL_UART_IRQHandler+0xee>
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	f003 0301 	and.w	r3, r3, #1
 8004492:	2b00      	cmp	r3, #0
 8004494:	d005      	beq.n	80044a2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800449a:	f043 0208 	orr.w	r2, r3, #8
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d077      	beq.n	800459a <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	f003 0320 	and.w	r3, r3, #32
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d007      	beq.n	80044c4 <HAL_UART_IRQHandler+0x11c>
 80044b4:	69bb      	ldr	r3, [r7, #24]
 80044b6:	f003 0320 	and.w	r3, r3, #32
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 f97a 	bl	80047b8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	695b      	ldr	r3, [r3, #20]
 80044ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ce:	2b40      	cmp	r3, #64	; 0x40
 80044d0:	bf0c      	ite	eq
 80044d2:	2301      	moveq	r3, #1
 80044d4:	2300      	movne	r3, #0
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044de:	f003 0308 	and.w	r3, r3, #8
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d102      	bne.n	80044ec <HAL_UART_IRQHandler+0x144>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d031      	beq.n	8004550 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 f8c3 	bl	8004678 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044fc:	2b40      	cmp	r3, #64	; 0x40
 80044fe:	d123      	bne.n	8004548 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695a      	ldr	r2, [r3, #20]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800450e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004514:	2b00      	cmp	r3, #0
 8004516:	d013      	beq.n	8004540 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800451c:	4a21      	ldr	r2, [pc, #132]	; (80045a4 <HAL_UART_IRQHandler+0x1fc>)
 800451e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004524:	4618      	mov	r0, r3
 8004526:	f7fd fae1 	bl	8001aec <HAL_DMA_Abort_IT>
 800452a:	4603      	mov	r3, r0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d016      	beq.n	800455e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004534:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004536:	687a      	ldr	r2, [r7, #4]
 8004538:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800453a:	4610      	mov	r0, r2
 800453c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800453e:	e00e      	b.n	800455e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f845 	bl	80045d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004546:	e00a      	b.n	800455e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f841 	bl	80045d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800454e:	e006      	b.n	800455e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 f83d 	bl	80045d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800455c:	e01d      	b.n	800459a <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800455e:	bf00      	nop
    return;
 8004560:	e01b      	b.n	800459a <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004568:	2b00      	cmp	r3, #0
 800456a:	d008      	beq.n	800457e <HAL_UART_IRQHandler+0x1d6>
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004572:	2b00      	cmp	r3, #0
 8004574:	d003      	beq.n	800457e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f8b0 	bl	80046dc <UART_Transmit_IT>
    return;
 800457c:	e00e      	b.n	800459c <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004584:	2b00      	cmp	r3, #0
 8004586:	d009      	beq.n	800459c <HAL_UART_IRQHandler+0x1f4>
 8004588:	69bb      	ldr	r3, [r7, #24]
 800458a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800458e:	2b00      	cmp	r3, #0
 8004590:	d004      	beq.n	800459c <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f8f8 	bl	8004788 <UART_EndTransmit_IT>
    return;
 8004598:	e000      	b.n	800459c <HAL_UART_IRQHandler+0x1f4>
    return;
 800459a:	bf00      	nop
  }
}
 800459c:	3720      	adds	r7, #32
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	080046b5 	.word	0x080046b5

080045a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr

080045e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	4613      	mov	r3, r2
 80045f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045f4:	e02c      	b.n	8004650 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f6:	69bb      	ldr	r3, [r7, #24]
 80045f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045fc:	d028      	beq.n	8004650 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d007      	beq.n	8004614 <UART_WaitOnFlagUntilTimeout+0x30>
 8004604:	f7fd f84e 	bl	80016a4 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	69ba      	ldr	r2, [r7, #24]
 8004610:	429a      	cmp	r2, r3
 8004612:	d21d      	bcs.n	8004650 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68da      	ldr	r2, [r3, #12]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004622:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695a      	ldr	r2, [r3, #20]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0201 	bic.w	r2, r2, #1
 8004632:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2220      	movs	r2, #32
 8004640:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e00f      	b.n	8004670 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	4013      	ands	r3, r2
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	429a      	cmp	r2, r3
 800465e:	bf0c      	ite	eq
 8004660:	2301      	moveq	r3, #1
 8004662:	2300      	movne	r3, #0
 8004664:	b2db      	uxtb	r3, r3
 8004666:	461a      	mov	r2, r3
 8004668:	79fb      	ldrb	r3, [r7, #7]
 800466a:	429a      	cmp	r2, r3
 800466c:	d0c3      	beq.n	80045f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800466e:	2300      	movs	r3, #0
}
 8004670:	4618      	mov	r0, r3
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800468e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	695a      	ldr	r2, [r3, #20]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 0201 	bic.w	r2, r2, #1
 800469e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f7ff ff7e 	bl	80045d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046d4:	bf00      	nop
 80046d6:	3710      	adds	r7, #16
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b21      	cmp	r3, #33	; 0x21
 80046ee:	d144      	bne.n	800477a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046f8:	d11a      	bne.n	8004730 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a1b      	ldr	r3, [r3, #32]
 80046fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	881b      	ldrh	r3, [r3, #0]
 8004704:	461a      	mov	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800470e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d105      	bne.n	8004724 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a1b      	ldr	r3, [r3, #32]
 800471c:	1c9a      	adds	r2, r3, #2
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	621a      	str	r2, [r3, #32]
 8004722:	e00e      	b.n	8004742 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	1c5a      	adds	r2, r3, #1
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	621a      	str	r2, [r3, #32]
 800472e:	e008      	b.n	8004742 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	1c59      	adds	r1, r3, #1
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6211      	str	r1, [r2, #32]
 800473a:	781a      	ldrb	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b29b      	uxth	r3, r3
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	4619      	mov	r1, r3
 8004750:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004752:	2b00      	cmp	r3, #0
 8004754:	d10f      	bne.n	8004776 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68da      	ldr	r2, [r3, #12]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004764:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004774:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	e000      	b.n	800477c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800477a:	2302      	movs	r3, #2
  }
}
 800477c:	4618      	mov	r0, r3
 800477e:	3714      	adds	r7, #20
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68da      	ldr	r2, [r3, #12]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800479e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2220      	movs	r2, #32
 80047a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f7ff fefd 	bl	80045a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3708      	adds	r7, #8
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b22      	cmp	r3, #34	; 0x22
 80047ca:	d171      	bne.n	80048b0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047d4:	d123      	bne.n	800481e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047da:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	691b      	ldr	r3, [r3, #16]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d10e      	bne.n	8004802 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fa:	1c9a      	adds	r2, r3, #2
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	629a      	str	r2, [r3, #40]	; 0x28
 8004800:	e029      	b.n	8004856 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	b29b      	uxth	r3, r3
 800480a:	b2db      	uxtb	r3, r3
 800480c:	b29a      	uxth	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004816:	1c5a      	adds	r2, r3, #1
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	629a      	str	r2, [r3, #40]	; 0x28
 800481c:	e01b      	b.n	8004856 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	691b      	ldr	r3, [r3, #16]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10a      	bne.n	800483c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	6858      	ldr	r0, [r3, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004830:	1c59      	adds	r1, r3, #1
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	6291      	str	r1, [r2, #40]	; 0x28
 8004836:	b2c2      	uxtb	r2, r0
 8004838:	701a      	strb	r2, [r3, #0]
 800483a:	e00c      	b.n	8004856 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	b2da      	uxtb	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004848:	1c58      	adds	r0, r3, #1
 800484a:	6879      	ldr	r1, [r7, #4]
 800484c:	6288      	str	r0, [r1, #40]	; 0x28
 800484e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800485a:	b29b      	uxth	r3, r3
 800485c:	3b01      	subs	r3, #1
 800485e:	b29b      	uxth	r3, r3
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	4619      	mov	r1, r3
 8004864:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004866:	2b00      	cmp	r3, #0
 8004868:	d120      	bne.n	80048ac <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68da      	ldr	r2, [r3, #12]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f022 0220 	bic.w	r2, r2, #32
 8004878:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68da      	ldr	r2, [r3, #12]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004888:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	695a      	ldr	r2, [r3, #20]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f022 0201 	bic.w	r2, r2, #1
 8004898:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2220      	movs	r2, #32
 800489e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7ff fe8a 	bl	80045bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	e002      	b.n	80048b2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80048ac:	2300      	movs	r3, #0
 80048ae:	e000      	b.n	80048b2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80048b0:	2302      	movs	r3, #2
  }
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
	...

080048bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048c0:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048ca:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80048d6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80048da:	68d9      	ldr	r1, [r3, #12]
 80048dc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	ea40 0301 	orr.w	r3, r0, r1
 80048e6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048e8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80048ec:	689a      	ldr	r2, [r3, #8]
 80048ee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	431a      	orrs	r2, r3
 80048f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	431a      	orrs	r2, r3
 80048fe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004902:	69db      	ldr	r3, [r3, #28]
 8004904:	4313      	orrs	r3, r2
 8004906:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 800490a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004916:	f021 010c 	bic.w	r1, r1, #12
 800491a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8004924:	430b      	orrs	r3, r1
 8004926:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004928:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004934:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004938:	6999      	ldr	r1, [r3, #24]
 800493a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	ea40 0301 	orr.w	r3, r0, r1
 8004944:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004946:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800494a:	69db      	ldr	r3, [r3, #28]
 800494c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004950:	f040 824a 	bne.w	8004de8 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004954:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	4b96      	ldr	r3, [pc, #600]	; (8004bb4 <UART_SetConfig+0x2f8>)
 800495c:	429a      	cmp	r2, r3
 800495e:	d006      	beq.n	800496e <UART_SetConfig+0xb2>
 8004960:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	4b94      	ldr	r3, [pc, #592]	; (8004bb8 <UART_SetConfig+0x2fc>)
 8004968:	429a      	cmp	r2, r3
 800496a:	f040 8129 	bne.w	8004bc0 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800496e:	f7fe f979 	bl	8002c64 <HAL_RCC_GetPCLK2Freq>
 8004972:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004976:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800497a:	2200      	movs	r2, #0
 800497c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8004980:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8004984:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8004988:	4622      	mov	r2, r4
 800498a:	462b      	mov	r3, r5
 800498c:	1891      	adds	r1, r2, r2
 800498e:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8004992:	415b      	adcs	r3, r3
 8004994:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004998:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 800499c:	4621      	mov	r1, r4
 800499e:	1851      	adds	r1, r2, r1
 80049a0:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 80049a4:	4629      	mov	r1, r5
 80049a6:	414b      	adcs	r3, r1
 80049a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80049ac:	f04f 0200 	mov.w	r2, #0
 80049b0:	f04f 0300 	mov.w	r3, #0
 80049b4:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 80049b8:	4649      	mov	r1, r9
 80049ba:	00cb      	lsls	r3, r1, #3
 80049bc:	4641      	mov	r1, r8
 80049be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049c2:	4641      	mov	r1, r8
 80049c4:	00ca      	lsls	r2, r1, #3
 80049c6:	4610      	mov	r0, r2
 80049c8:	4619      	mov	r1, r3
 80049ca:	4603      	mov	r3, r0
 80049cc:	4622      	mov	r2, r4
 80049ce:	189b      	adds	r3, r3, r2
 80049d0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80049d4:	462b      	mov	r3, r5
 80049d6:	460a      	mov	r2, r1
 80049d8:	eb42 0303 	adc.w	r3, r2, r3
 80049dc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80049e0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80049ec:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 80049f0:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 80049f4:	460b      	mov	r3, r1
 80049f6:	18db      	adds	r3, r3, r3
 80049f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049fc:	4613      	mov	r3, r2
 80049fe:	eb42 0303 	adc.w	r3, r2, r3
 8004a02:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004a06:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8004a0a:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8004a0e:	f7fb fc37 	bl	8000280 <__aeabi_uldivmod>
 8004a12:	4602      	mov	r2, r0
 8004a14:	460b      	mov	r3, r1
 8004a16:	4b69      	ldr	r3, [pc, #420]	; (8004bbc <UART_SetConfig+0x300>)
 8004a18:	fba3 2302 	umull	r2, r3, r3, r2
 8004a1c:	095b      	lsrs	r3, r3, #5
 8004a1e:	011c      	lsls	r4, r3, #4
 8004a20:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004a24:	2200      	movs	r2, #0
 8004a26:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8004a2a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8004a2e:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8004a32:	4642      	mov	r2, r8
 8004a34:	464b      	mov	r3, r9
 8004a36:	1891      	adds	r1, r2, r2
 8004a38:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8004a3c:	415b      	adcs	r3, r3
 8004a3e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004a42:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8004a46:	4641      	mov	r1, r8
 8004a48:	1851      	adds	r1, r2, r1
 8004a4a:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8004a4e:	4649      	mov	r1, r9
 8004a50:	414b      	adcs	r3, r1
 8004a52:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a56:	f04f 0200 	mov.w	r2, #0
 8004a5a:	f04f 0300 	mov.w	r3, #0
 8004a5e:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8004a62:	4659      	mov	r1, fp
 8004a64:	00cb      	lsls	r3, r1, #3
 8004a66:	4651      	mov	r1, sl
 8004a68:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a6c:	4651      	mov	r1, sl
 8004a6e:	00ca      	lsls	r2, r1, #3
 8004a70:	4610      	mov	r0, r2
 8004a72:	4619      	mov	r1, r3
 8004a74:	4603      	mov	r3, r0
 8004a76:	4642      	mov	r2, r8
 8004a78:	189b      	adds	r3, r3, r2
 8004a7a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8004a7e:	464b      	mov	r3, r9
 8004a80:	460a      	mov	r2, r1
 8004a82:	eb42 0303 	adc.w	r3, r2, r3
 8004a86:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8004a8a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8004a96:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8004a9a:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	18db      	adds	r3, r3, r3
 8004aa2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	eb42 0303 	adc.w	r3, r2, r3
 8004aac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004ab0:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8004ab4:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8004ab8:	f7fb fbe2 	bl	8000280 <__aeabi_uldivmod>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	4611      	mov	r1, r2
 8004ac2:	4b3e      	ldr	r3, [pc, #248]	; (8004bbc <UART_SetConfig+0x300>)
 8004ac4:	fba3 2301 	umull	r2, r3, r3, r1
 8004ac8:	095b      	lsrs	r3, r3, #5
 8004aca:	2264      	movs	r2, #100	; 0x64
 8004acc:	fb02 f303 	mul.w	r3, r2, r3
 8004ad0:	1acb      	subs	r3, r1, r3
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004ad8:	4b38      	ldr	r3, [pc, #224]	; (8004bbc <UART_SetConfig+0x300>)
 8004ada:	fba3 2302 	umull	r2, r3, r3, r2
 8004ade:	095b      	lsrs	r3, r3, #5
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ae6:	441c      	add	r4, r3
 8004ae8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004aec:	2200      	movs	r2, #0
 8004aee:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004af2:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8004af6:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8004afa:	4642      	mov	r2, r8
 8004afc:	464b      	mov	r3, r9
 8004afe:	1891      	adds	r1, r2, r2
 8004b00:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8004b04:	415b      	adcs	r3, r3
 8004b06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004b0a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8004b0e:	4641      	mov	r1, r8
 8004b10:	1851      	adds	r1, r2, r1
 8004b12:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8004b16:	4649      	mov	r1, r9
 8004b18:	414b      	adcs	r3, r1
 8004b1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004b1e:	f04f 0200 	mov.w	r2, #0
 8004b22:	f04f 0300 	mov.w	r3, #0
 8004b26:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8004b2a:	4659      	mov	r1, fp
 8004b2c:	00cb      	lsls	r3, r1, #3
 8004b2e:	4651      	mov	r1, sl
 8004b30:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b34:	4651      	mov	r1, sl
 8004b36:	00ca      	lsls	r2, r1, #3
 8004b38:	4610      	mov	r0, r2
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	4642      	mov	r2, r8
 8004b40:	189b      	adds	r3, r3, r2
 8004b42:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8004b46:	464b      	mov	r3, r9
 8004b48:	460a      	mov	r2, r1
 8004b4a:	eb42 0303 	adc.w	r3, r2, r3
 8004b4e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004b52:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8004b5e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8004b62:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8004b66:	460b      	mov	r3, r1
 8004b68:	18db      	adds	r3, r3, r3
 8004b6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b6e:	4613      	mov	r3, r2
 8004b70:	eb42 0303 	adc.w	r3, r2, r3
 8004b74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b78:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8004b7c:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8004b80:	f7fb fb7e 	bl	8000280 <__aeabi_uldivmod>
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	4b0c      	ldr	r3, [pc, #48]	; (8004bbc <UART_SetConfig+0x300>)
 8004b8a:	fba3 1302 	umull	r1, r3, r3, r2
 8004b8e:	095b      	lsrs	r3, r3, #5
 8004b90:	2164      	movs	r1, #100	; 0x64
 8004b92:	fb01 f303 	mul.w	r3, r1, r3
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	3332      	adds	r3, #50	; 0x32
 8004b9c:	4a07      	ldr	r2, [pc, #28]	; (8004bbc <UART_SetConfig+0x300>)
 8004b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba2:	095b      	lsrs	r3, r3, #5
 8004ba4:	f003 0207 	and.w	r2, r3, #7
 8004ba8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4422      	add	r2, r4
 8004bb0:	609a      	str	r2, [r3, #8]
 8004bb2:	e349      	b.n	8005248 <UART_SetConfig+0x98c>
 8004bb4:	40011000 	.word	0x40011000
 8004bb8:	40011400 	.word	0x40011400
 8004bbc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004bc0:	f7fe f83c 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8004bc4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004bc8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8004bd2:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8004bd6:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8004bda:	4622      	mov	r2, r4
 8004bdc:	462b      	mov	r3, r5
 8004bde:	1891      	adds	r1, r2, r2
 8004be0:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8004be4:	415b      	adcs	r3, r3
 8004be6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004bea:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004bee:	4621      	mov	r1, r4
 8004bf0:	eb12 0a01 	adds.w	sl, r2, r1
 8004bf4:	4629      	mov	r1, r5
 8004bf6:	eb43 0b01 	adc.w	fp, r3, r1
 8004bfa:	f04f 0200 	mov.w	r2, #0
 8004bfe:	f04f 0300 	mov.w	r3, #0
 8004c02:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c06:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c0a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c0e:	4692      	mov	sl, r2
 8004c10:	469b      	mov	fp, r3
 8004c12:	4623      	mov	r3, r4
 8004c14:	eb1a 0303 	adds.w	r3, sl, r3
 8004c18:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004c1c:	462b      	mov	r3, r5
 8004c1e:	eb4b 0303 	adc.w	r3, fp, r3
 8004c22:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004c26:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8004c32:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8004c36:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	18db      	adds	r3, r3, r3
 8004c3e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c42:	4613      	mov	r3, r2
 8004c44:	eb42 0303 	adc.w	r3, r2, r3
 8004c48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004c4c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004c50:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8004c54:	f7fb fb14 	bl	8000280 <__aeabi_uldivmod>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	4b61      	ldr	r3, [pc, #388]	; (8004de4 <UART_SetConfig+0x528>)
 8004c5e:	fba3 2302 	umull	r2, r3, r3, r2
 8004c62:	095b      	lsrs	r3, r3, #5
 8004c64:	011c      	lsls	r4, r3, #4
 8004c66:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8004c70:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8004c74:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8004c78:	4642      	mov	r2, r8
 8004c7a:	464b      	mov	r3, r9
 8004c7c:	1891      	adds	r1, r2, r2
 8004c7e:	67b9      	str	r1, [r7, #120]	; 0x78
 8004c80:	415b      	adcs	r3, r3
 8004c82:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004c84:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8004c88:	4641      	mov	r1, r8
 8004c8a:	1851      	adds	r1, r2, r1
 8004c8c:	6739      	str	r1, [r7, #112]	; 0x70
 8004c8e:	4649      	mov	r1, r9
 8004c90:	414b      	adcs	r3, r1
 8004c92:	677b      	str	r3, [r7, #116]	; 0x74
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8004ca0:	4659      	mov	r1, fp
 8004ca2:	00cb      	lsls	r3, r1, #3
 8004ca4:	4651      	mov	r1, sl
 8004ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004caa:	4651      	mov	r1, sl
 8004cac:	00ca      	lsls	r2, r1, #3
 8004cae:	4610      	mov	r0, r2
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	4642      	mov	r2, r8
 8004cb6:	189b      	adds	r3, r3, r2
 8004cb8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8004cbc:	464b      	mov	r3, r9
 8004cbe:	460a      	mov	r2, r1
 8004cc0:	eb42 0303 	adc.w	r3, r2, r3
 8004cc4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8004cc8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004cd4:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8004cd8:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8004cdc:	460b      	mov	r3, r1
 8004cde:	18db      	adds	r3, r3, r3
 8004ce0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	eb42 0303 	adc.w	r3, r2, r3
 8004ce8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004cea:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8004cee:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8004cf2:	f7fb fac5 	bl	8000280 <__aeabi_uldivmod>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	4611      	mov	r1, r2
 8004cfc:	4b39      	ldr	r3, [pc, #228]	; (8004de4 <UART_SetConfig+0x528>)
 8004cfe:	fba3 2301 	umull	r2, r3, r3, r1
 8004d02:	095b      	lsrs	r3, r3, #5
 8004d04:	2264      	movs	r2, #100	; 0x64
 8004d06:	fb02 f303 	mul.w	r3, r2, r3
 8004d0a:	1acb      	subs	r3, r1, r3
 8004d0c:	00db      	lsls	r3, r3, #3
 8004d0e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004d12:	4b34      	ldr	r3, [pc, #208]	; (8004de4 <UART_SetConfig+0x528>)
 8004d14:	fba3 2302 	umull	r2, r3, r3, r2
 8004d18:	095b      	lsrs	r3, r3, #5
 8004d1a:	005b      	lsls	r3, r3, #1
 8004d1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004d20:	441c      	add	r4, r3
 8004d22:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004d26:	2200      	movs	r2, #0
 8004d28:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8004d2c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004d30:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8004d34:	4642      	mov	r2, r8
 8004d36:	464b      	mov	r3, r9
 8004d38:	1891      	adds	r1, r2, r2
 8004d3a:	6639      	str	r1, [r7, #96]	; 0x60
 8004d3c:	415b      	adcs	r3, r3
 8004d3e:	667b      	str	r3, [r7, #100]	; 0x64
 8004d40:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004d44:	4641      	mov	r1, r8
 8004d46:	1851      	adds	r1, r2, r1
 8004d48:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d4a:	4649      	mov	r1, r9
 8004d4c:	414b      	adcs	r3, r1
 8004d4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d50:	f04f 0200 	mov.w	r2, #0
 8004d54:	f04f 0300 	mov.w	r3, #0
 8004d58:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8004d5c:	4659      	mov	r1, fp
 8004d5e:	00cb      	lsls	r3, r1, #3
 8004d60:	4651      	mov	r1, sl
 8004d62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d66:	4651      	mov	r1, sl
 8004d68:	00ca      	lsls	r2, r1, #3
 8004d6a:	4610      	mov	r0, r2
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4603      	mov	r3, r0
 8004d70:	4642      	mov	r2, r8
 8004d72:	189b      	adds	r3, r3, r2
 8004d74:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8004d78:	464b      	mov	r3, r9
 8004d7a:	460a      	mov	r2, r1
 8004d7c:	eb42 0303 	adc.w	r3, r2, r3
 8004d80:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8004d84:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8004d90:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8004d94:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8004d98:	460b      	mov	r3, r1
 8004d9a:	18db      	adds	r3, r3, r3
 8004d9c:	653b      	str	r3, [r7, #80]	; 0x50
 8004d9e:	4613      	mov	r3, r2
 8004da0:	eb42 0303 	adc.w	r3, r2, r3
 8004da4:	657b      	str	r3, [r7, #84]	; 0x54
 8004da6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004daa:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8004dae:	f7fb fa67 	bl	8000280 <__aeabi_uldivmod>
 8004db2:	4602      	mov	r2, r0
 8004db4:	460b      	mov	r3, r1
 8004db6:	4b0b      	ldr	r3, [pc, #44]	; (8004de4 <UART_SetConfig+0x528>)
 8004db8:	fba3 1302 	umull	r1, r3, r3, r2
 8004dbc:	095b      	lsrs	r3, r3, #5
 8004dbe:	2164      	movs	r1, #100	; 0x64
 8004dc0:	fb01 f303 	mul.w	r3, r1, r3
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	00db      	lsls	r3, r3, #3
 8004dc8:	3332      	adds	r3, #50	; 0x32
 8004dca:	4a06      	ldr	r2, [pc, #24]	; (8004de4 <UART_SetConfig+0x528>)
 8004dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd0:	095b      	lsrs	r3, r3, #5
 8004dd2:	f003 0207 	and.w	r2, r3, #7
 8004dd6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4422      	add	r2, r4
 8004dde:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004de0:	e232      	b.n	8005248 <UART_SetConfig+0x98c>
 8004de2:	bf00      	nop
 8004de4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004de8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	4b8d      	ldr	r3, [pc, #564]	; (8005024 <UART_SetConfig+0x768>)
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d006      	beq.n	8004e02 <UART_SetConfig+0x546>
 8004df4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	4b8b      	ldr	r3, [pc, #556]	; (8005028 <UART_SetConfig+0x76c>)
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	f040 8117 	bne.w	8005030 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e02:	f7fd ff2f 	bl	8002c64 <HAL_RCC_GetPCLK2Freq>
 8004e06:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e0a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8004e14:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8004e18:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8004e1c:	4622      	mov	r2, r4
 8004e1e:	462b      	mov	r3, r5
 8004e20:	1891      	adds	r1, r2, r2
 8004e22:	64b9      	str	r1, [r7, #72]	; 0x48
 8004e24:	415b      	adcs	r3, r3
 8004e26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e2c:	4621      	mov	r1, r4
 8004e2e:	eb12 0801 	adds.w	r8, r2, r1
 8004e32:	4629      	mov	r1, r5
 8004e34:	eb43 0901 	adc.w	r9, r3, r1
 8004e38:	f04f 0200 	mov.w	r2, #0
 8004e3c:	f04f 0300 	mov.w	r3, #0
 8004e40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e4c:	4690      	mov	r8, r2
 8004e4e:	4699      	mov	r9, r3
 8004e50:	4623      	mov	r3, r4
 8004e52:	eb18 0303 	adds.w	r3, r8, r3
 8004e56:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004e5a:	462b      	mov	r3, r5
 8004e5c:	eb49 0303 	adc.w	r3, r9, r3
 8004e60:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8004e64:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004e70:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8004e74:	f04f 0200 	mov.w	r2, #0
 8004e78:	f04f 0300 	mov.w	r3, #0
 8004e7c:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8004e80:	4629      	mov	r1, r5
 8004e82:	008b      	lsls	r3, r1, #2
 8004e84:	4621      	mov	r1, r4
 8004e86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e8a:	4621      	mov	r1, r4
 8004e8c:	008a      	lsls	r2, r1, #2
 8004e8e:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8004e92:	f7fb f9f5 	bl	8000280 <__aeabi_uldivmod>
 8004e96:	4602      	mov	r2, r0
 8004e98:	460b      	mov	r3, r1
 8004e9a:	4b64      	ldr	r3, [pc, #400]	; (800502c <UART_SetConfig+0x770>)
 8004e9c:	fba3 2302 	umull	r2, r3, r3, r2
 8004ea0:	095b      	lsrs	r3, r3, #5
 8004ea2:	011c      	lsls	r4, r3, #4
 8004ea4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8004eae:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8004eb2:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8004eb6:	4642      	mov	r2, r8
 8004eb8:	464b      	mov	r3, r9
 8004eba:	1891      	adds	r1, r2, r2
 8004ebc:	6439      	str	r1, [r7, #64]	; 0x40
 8004ebe:	415b      	adcs	r3, r3
 8004ec0:	647b      	str	r3, [r7, #68]	; 0x44
 8004ec2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ec6:	4641      	mov	r1, r8
 8004ec8:	1851      	adds	r1, r2, r1
 8004eca:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ecc:	4649      	mov	r1, r9
 8004ece:	414b      	adcs	r3, r1
 8004ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ed2:	f04f 0200 	mov.w	r2, #0
 8004ed6:	f04f 0300 	mov.w	r3, #0
 8004eda:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8004ede:	4659      	mov	r1, fp
 8004ee0:	00cb      	lsls	r3, r1, #3
 8004ee2:	4651      	mov	r1, sl
 8004ee4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ee8:	4651      	mov	r1, sl
 8004eea:	00ca      	lsls	r2, r1, #3
 8004eec:	4610      	mov	r0, r2
 8004eee:	4619      	mov	r1, r3
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	4642      	mov	r2, r8
 8004ef4:	189b      	adds	r3, r3, r2
 8004ef6:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8004efa:	464b      	mov	r3, r9
 8004efc:	460a      	mov	r2, r1
 8004efe:	eb42 0303 	adc.w	r3, r2, r3
 8004f02:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8004f06:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8004f12:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8004f16:	f04f 0200 	mov.w	r2, #0
 8004f1a:	f04f 0300 	mov.w	r3, #0
 8004f1e:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8004f22:	4649      	mov	r1, r9
 8004f24:	008b      	lsls	r3, r1, #2
 8004f26:	4641      	mov	r1, r8
 8004f28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f2c:	4641      	mov	r1, r8
 8004f2e:	008a      	lsls	r2, r1, #2
 8004f30:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8004f34:	f7fb f9a4 	bl	8000280 <__aeabi_uldivmod>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	4b3b      	ldr	r3, [pc, #236]	; (800502c <UART_SetConfig+0x770>)
 8004f3e:	fba3 1302 	umull	r1, r3, r3, r2
 8004f42:	095b      	lsrs	r3, r3, #5
 8004f44:	2164      	movs	r1, #100	; 0x64
 8004f46:	fb01 f303 	mul.w	r3, r1, r3
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	011b      	lsls	r3, r3, #4
 8004f4e:	3332      	adds	r3, #50	; 0x32
 8004f50:	4a36      	ldr	r2, [pc, #216]	; (800502c <UART_SetConfig+0x770>)
 8004f52:	fba2 2303 	umull	r2, r3, r2, r3
 8004f56:	095b      	lsrs	r3, r3, #5
 8004f58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004f5c:	441c      	add	r4, r3
 8004f5e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004f62:	2200      	movs	r2, #0
 8004f64:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8004f68:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8004f6c:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8004f70:	4642      	mov	r2, r8
 8004f72:	464b      	mov	r3, r9
 8004f74:	1891      	adds	r1, r2, r2
 8004f76:	6339      	str	r1, [r7, #48]	; 0x30
 8004f78:	415b      	adcs	r3, r3
 8004f7a:	637b      	str	r3, [r7, #52]	; 0x34
 8004f7c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004f80:	4641      	mov	r1, r8
 8004f82:	1851      	adds	r1, r2, r1
 8004f84:	62b9      	str	r1, [r7, #40]	; 0x28
 8004f86:	4649      	mov	r1, r9
 8004f88:	414b      	adcs	r3, r1
 8004f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f8c:	f04f 0200 	mov.w	r2, #0
 8004f90:	f04f 0300 	mov.w	r3, #0
 8004f94:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8004f98:	4659      	mov	r1, fp
 8004f9a:	00cb      	lsls	r3, r1, #3
 8004f9c:	4651      	mov	r1, sl
 8004f9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fa2:	4651      	mov	r1, sl
 8004fa4:	00ca      	lsls	r2, r1, #3
 8004fa6:	4610      	mov	r0, r2
 8004fa8:	4619      	mov	r1, r3
 8004faa:	4603      	mov	r3, r0
 8004fac:	4642      	mov	r2, r8
 8004fae:	189b      	adds	r3, r3, r2
 8004fb0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8004fb4:	464b      	mov	r3, r9
 8004fb6:	460a      	mov	r2, r1
 8004fb8:	eb42 0303 	adc.w	r3, r2, r3
 8004fbc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8004fc0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004fcc:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	f04f 0300 	mov.w	r3, #0
 8004fd8:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8004fdc:	4649      	mov	r1, r9
 8004fde:	008b      	lsls	r3, r1, #2
 8004fe0:	4641      	mov	r1, r8
 8004fe2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fe6:	4641      	mov	r1, r8
 8004fe8:	008a      	lsls	r2, r1, #2
 8004fea:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8004fee:	f7fb f947 	bl	8000280 <__aeabi_uldivmod>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	460b      	mov	r3, r1
 8004ff6:	4b0d      	ldr	r3, [pc, #52]	; (800502c <UART_SetConfig+0x770>)
 8004ff8:	fba3 1302 	umull	r1, r3, r3, r2
 8004ffc:	095b      	lsrs	r3, r3, #5
 8004ffe:	2164      	movs	r1, #100	; 0x64
 8005000:	fb01 f303 	mul.w	r3, r1, r3
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	011b      	lsls	r3, r3, #4
 8005008:	3332      	adds	r3, #50	; 0x32
 800500a:	4a08      	ldr	r2, [pc, #32]	; (800502c <UART_SetConfig+0x770>)
 800500c:	fba2 2303 	umull	r2, r3, r2, r3
 8005010:	095b      	lsrs	r3, r3, #5
 8005012:	f003 020f 	and.w	r2, r3, #15
 8005016:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4422      	add	r2, r4
 800501e:	609a      	str	r2, [r3, #8]
 8005020:	e112      	b.n	8005248 <UART_SetConfig+0x98c>
 8005022:	bf00      	nop
 8005024:	40011000 	.word	0x40011000
 8005028:	40011400 	.word	0x40011400
 800502c:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8005030:	f7fd fe04 	bl	8002c3c <HAL_RCC_GetPCLK1Freq>
 8005034:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005038:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800503c:	2200      	movs	r2, #0
 800503e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005042:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8005046:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 800504a:	4642      	mov	r2, r8
 800504c:	464b      	mov	r3, r9
 800504e:	1891      	adds	r1, r2, r2
 8005050:	6239      	str	r1, [r7, #32]
 8005052:	415b      	adcs	r3, r3
 8005054:	627b      	str	r3, [r7, #36]	; 0x24
 8005056:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800505a:	4641      	mov	r1, r8
 800505c:	1854      	adds	r4, r2, r1
 800505e:	4649      	mov	r1, r9
 8005060:	eb43 0501 	adc.w	r5, r3, r1
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	00eb      	lsls	r3, r5, #3
 800506e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005072:	00e2      	lsls	r2, r4, #3
 8005074:	4614      	mov	r4, r2
 8005076:	461d      	mov	r5, r3
 8005078:	4643      	mov	r3, r8
 800507a:	18e3      	adds	r3, r4, r3
 800507c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8005080:	464b      	mov	r3, r9
 8005082:	eb45 0303 	adc.w	r3, r5, r3
 8005086:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800508a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8005096:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 800509a:	f04f 0200 	mov.w	r2, #0
 800509e:	f04f 0300 	mov.w	r3, #0
 80050a2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 80050a6:	4629      	mov	r1, r5
 80050a8:	008b      	lsls	r3, r1, #2
 80050aa:	4621      	mov	r1, r4
 80050ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050b0:	4621      	mov	r1, r4
 80050b2:	008a      	lsls	r2, r1, #2
 80050b4:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80050b8:	f7fb f8e2 	bl	8000280 <__aeabi_uldivmod>
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	4b64      	ldr	r3, [pc, #400]	; (8005254 <UART_SetConfig+0x998>)
 80050c2:	fba3 2302 	umull	r2, r3, r3, r2
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	011c      	lsls	r4, r3, #4
 80050ca:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80050ce:	2200      	movs	r2, #0
 80050d0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80050d4:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 80050d8:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 80050dc:	4642      	mov	r2, r8
 80050de:	464b      	mov	r3, r9
 80050e0:	1891      	adds	r1, r2, r2
 80050e2:	61b9      	str	r1, [r7, #24]
 80050e4:	415b      	adcs	r3, r3
 80050e6:	61fb      	str	r3, [r7, #28]
 80050e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050ec:	4641      	mov	r1, r8
 80050ee:	1851      	adds	r1, r2, r1
 80050f0:	6139      	str	r1, [r7, #16]
 80050f2:	4649      	mov	r1, r9
 80050f4:	414b      	adcs	r3, r1
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005104:	4659      	mov	r1, fp
 8005106:	00cb      	lsls	r3, r1, #3
 8005108:	4651      	mov	r1, sl
 800510a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800510e:	4651      	mov	r1, sl
 8005110:	00ca      	lsls	r2, r1, #3
 8005112:	4610      	mov	r0, r2
 8005114:	4619      	mov	r1, r3
 8005116:	4603      	mov	r3, r0
 8005118:	4642      	mov	r2, r8
 800511a:	189b      	adds	r3, r3, r2
 800511c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005120:	464b      	mov	r3, r9
 8005122:	460a      	mov	r2, r1
 8005124:	eb42 0303 	adc.w	r3, r2, r3
 8005128:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800512c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005138:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800513c:	f04f 0200 	mov.w	r2, #0
 8005140:	f04f 0300 	mov.w	r3, #0
 8005144:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8005148:	4649      	mov	r1, r9
 800514a:	008b      	lsls	r3, r1, #2
 800514c:	4641      	mov	r1, r8
 800514e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005152:	4641      	mov	r1, r8
 8005154:	008a      	lsls	r2, r1, #2
 8005156:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 800515a:	f7fb f891 	bl	8000280 <__aeabi_uldivmod>
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	4b3c      	ldr	r3, [pc, #240]	; (8005254 <UART_SetConfig+0x998>)
 8005164:	fba3 1302 	umull	r1, r3, r3, r2
 8005168:	095b      	lsrs	r3, r3, #5
 800516a:	2164      	movs	r1, #100	; 0x64
 800516c:	fb01 f303 	mul.w	r3, r1, r3
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	011b      	lsls	r3, r3, #4
 8005174:	3332      	adds	r3, #50	; 0x32
 8005176:	4a37      	ldr	r2, [pc, #220]	; (8005254 <UART_SetConfig+0x998>)
 8005178:	fba2 2303 	umull	r2, r3, r2, r3
 800517c:	095b      	lsrs	r3, r3, #5
 800517e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005182:	441c      	add	r4, r3
 8005184:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005188:	2200      	movs	r2, #0
 800518a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800518e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005192:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8005196:	4642      	mov	r2, r8
 8005198:	464b      	mov	r3, r9
 800519a:	1891      	adds	r1, r2, r2
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	415b      	adcs	r3, r3
 80051a0:	60fb      	str	r3, [r7, #12]
 80051a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051a6:	4641      	mov	r1, r8
 80051a8:	1851      	adds	r1, r2, r1
 80051aa:	6039      	str	r1, [r7, #0]
 80051ac:	4649      	mov	r1, r9
 80051ae:	414b      	adcs	r3, r1
 80051b0:	607b      	str	r3, [r7, #4]
 80051b2:	f04f 0200 	mov.w	r2, #0
 80051b6:	f04f 0300 	mov.w	r3, #0
 80051ba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80051be:	4659      	mov	r1, fp
 80051c0:	00cb      	lsls	r3, r1, #3
 80051c2:	4651      	mov	r1, sl
 80051c4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051c8:	4651      	mov	r1, sl
 80051ca:	00ca      	lsls	r2, r1, #3
 80051cc:	4610      	mov	r0, r2
 80051ce:	4619      	mov	r1, r3
 80051d0:	4603      	mov	r3, r0
 80051d2:	4642      	mov	r2, r8
 80051d4:	189b      	adds	r3, r3, r2
 80051d6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80051da:	464b      	mov	r3, r9
 80051dc:	460a      	mov	r2, r1
 80051de:	eb42 0303 	adc.w	r3, r2, r3
 80051e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80051e6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80051f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80051f6:	f04f 0200 	mov.w	r2, #0
 80051fa:	f04f 0300 	mov.w	r3, #0
 80051fe:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8005202:	4649      	mov	r1, r9
 8005204:	008b      	lsls	r3, r1, #2
 8005206:	4641      	mov	r1, r8
 8005208:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800520c:	4641      	mov	r1, r8
 800520e:	008a      	lsls	r2, r1, #2
 8005210:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005214:	f7fb f834 	bl	8000280 <__aeabi_uldivmod>
 8005218:	4602      	mov	r2, r0
 800521a:	460b      	mov	r3, r1
 800521c:	4b0d      	ldr	r3, [pc, #52]	; (8005254 <UART_SetConfig+0x998>)
 800521e:	fba3 1302 	umull	r1, r3, r3, r2
 8005222:	095b      	lsrs	r3, r3, #5
 8005224:	2164      	movs	r1, #100	; 0x64
 8005226:	fb01 f303 	mul.w	r3, r1, r3
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	011b      	lsls	r3, r3, #4
 800522e:	3332      	adds	r3, #50	; 0x32
 8005230:	4a08      	ldr	r2, [pc, #32]	; (8005254 <UART_SetConfig+0x998>)
 8005232:	fba2 2303 	umull	r2, r3, r2, r3
 8005236:	095b      	lsrs	r3, r3, #5
 8005238:	f003 020f 	and.w	r2, r3, #15
 800523c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4422      	add	r2, r4
 8005244:	609a      	str	r2, [r3, #8]
}
 8005246:	e7ff      	b.n	8005248 <UART_SetConfig+0x98c>
 8005248:	bf00      	nop
 800524a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800524e:	46bd      	mov	sp, r7
 8005250:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005254:	51eb851f 	.word	0x51eb851f

08005258 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800525c:	4904      	ldr	r1, [pc, #16]	; (8005270 <MX_FATFS_Init+0x18>)
 800525e:	4805      	ldr	r0, [pc, #20]	; (8005274 <MX_FATFS_Init+0x1c>)
 8005260:	f002 ff74 	bl	800814c <FATFS_LinkDriver>
 8005264:	4603      	mov	r3, r0
 8005266:	461a      	mov	r2, r3
 8005268:	4b03      	ldr	r3, [pc, #12]	; (8005278 <MX_FATFS_Init+0x20>)
 800526a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800526c:	bf00      	nop
 800526e:	bd80      	pop	{r7, pc}
 8005270:	20013798 	.word	0x20013798
 8005274:	2000000c 	.word	0x2000000c
 8005278:	20013794 	.word	0x20013794

0800527c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8005280:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8005282:	4618      	mov	r0, r3
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	4603      	mov	r3, r0
 8005294:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8005296:	79fb      	ldrb	r3, [r7, #7]
 8005298:	4618      	mov	r0, r3
 800529a:	f000 f9d9 	bl	8005650 <USER_SPI_initialize>
 800529e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3708      	adds	r7, #8
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	4603      	mov	r3, r0
 80052b0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_status(pdrv); //ADD THIS LINE
 80052b2:	79fb      	ldrb	r3, [r7, #7]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 fab7 	bl	8005828 <USER_SPI_status>
 80052ba:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80052bc:	4618      	mov	r0, r3
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}

080052c4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b084      	sub	sp, #16
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60b9      	str	r1, [r7, #8]
 80052cc:	607a      	str	r2, [r7, #4]
 80052ce:	603b      	str	r3, [r7, #0]
 80052d0:	4603      	mov	r3, r0
 80052d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 80052d4:	7bf8      	ldrb	r0, [r7, #15]
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	68b9      	ldr	r1, [r7, #8]
 80052dc:	f000 faba 	bl	8005854 <USER_SPI_read>
 80052e0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3710      	adds	r7, #16
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b084      	sub	sp, #16
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	60b9      	str	r1, [r7, #8]
 80052f2:	607a      	str	r2, [r7, #4]
 80052f4:	603b      	str	r3, [r7, #0]
 80052f6:	4603      	mov	r3, r0
 80052f8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 80052fa:	7bf8      	ldrb	r0, [r7, #15]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	68b9      	ldr	r1, [r7, #8]
 8005302:	f000 fb0d 	bl	8005920 <USER_SPI_write>
 8005306:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005308:	4618      	mov	r0, r3
 800530a:	3710      	adds	r7, #16
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	4603      	mov	r3, r0
 8005318:	603a      	str	r2, [r7, #0]
 800531a:	71fb      	strb	r3, [r7, #7]
 800531c:	460b      	mov	r3, r1
 800531e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 8005320:	79b9      	ldrb	r1, [r7, #6]
 8005322:	79fb      	ldrb	r3, [r7, #7]
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	4618      	mov	r0, r3
 8005328:	f000 fb76 	bl	8005a18 <USER_SPI_ioctl>
 800532c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800532e:	4618      	mov	r0, r3
 8005330:	3708      	adds	r7, #8
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
	...

08005338 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8005340:	f7fc f9b0 	bl	80016a4 <HAL_GetTick>
 8005344:	4603      	mov	r3, r0
 8005346:	4a04      	ldr	r2, [pc, #16]	; (8005358 <SPI_Timer_On+0x20>)
 8005348:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800534a:	4a04      	ldr	r2, [pc, #16]	; (800535c <SPI_Timer_On+0x24>)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6013      	str	r3, [r2, #0]
}
 8005350:	bf00      	nop
 8005352:	3708      	adds	r7, #8
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	200137a0 	.word	0x200137a0
 800535c:	200137a4 	.word	0x200137a4

08005360 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8005360:	b580      	push	{r7, lr}
 8005362:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8005364:	f7fc f99e 	bl	80016a4 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	4b06      	ldr	r3, [pc, #24]	; (8005384 <SPI_Timer_Status+0x24>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	1ad2      	subs	r2, r2, r3
 8005370:	4b05      	ldr	r3, [pc, #20]	; (8005388 <SPI_Timer_Status+0x28>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	bf34      	ite	cc
 8005378:	2301      	movcc	r3, #1
 800537a:	2300      	movcs	r3, #0
 800537c:	b2db      	uxtb	r3, r3
}
 800537e:	4618      	mov	r0, r3
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	200137a0 	.word	0x200137a0
 8005388:	200137a4 	.word	0x200137a4

0800538c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b086      	sub	sp, #24
 8005390:	af02      	add	r7, sp, #8
 8005392:	4603      	mov	r3, r0
 8005394:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8005396:	f107 020f 	add.w	r2, r7, #15
 800539a:	1df9      	adds	r1, r7, #7
 800539c:	2332      	movs	r3, #50	; 0x32
 800539e:	9300      	str	r3, [sp, #0]
 80053a0:	2301      	movs	r3, #1
 80053a2:	4804      	ldr	r0, [pc, #16]	; (80053b4 <xchg_spi+0x28>)
 80053a4:	f7fd fcd6 	bl	8002d54 <HAL_SPI_TransmitReceive>
    return rxDat;
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	20000918 	.word	0x20000918

080053b8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80053b8:	b590      	push	{r4, r7, lr}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80053c2:	2300      	movs	r3, #0
 80053c4:	60fb      	str	r3, [r7, #12]
 80053c6:	e00a      	b.n	80053de <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	18d4      	adds	r4, r2, r3
 80053ce:	20ff      	movs	r0, #255	; 0xff
 80053d0:	f7ff ffdc 	bl	800538c <xchg_spi>
 80053d4:	4603      	mov	r3, r0
 80053d6:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	3301      	adds	r3, #1
 80053dc:	60fb      	str	r3, [r7, #12]
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d3f0      	bcc.n	80053c8 <rcvr_spi_multi+0x10>
	}
}
 80053e6:	bf00      	nop
 80053e8:	bf00      	nop
 80053ea:	3714      	adds	r7, #20
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd90      	pop	{r4, r7, pc}

080053f0 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
 80053f8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 80053fa:	2300      	movs	r3, #0
 80053fc:	60fb      	str	r3, [r7, #12]
 80053fe:	e009      	b.n	8005414 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	4413      	add	r3, r2
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	4618      	mov	r0, r3
 800540a:	f7ff ffbf 	bl	800538c <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	3301      	adds	r3, #1
 8005412:	60fb      	str	r3, [r7, #12]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	429a      	cmp	r2, r3
 800541a:	d3f1      	bcc.n	8005400 <xmit_spi_multi+0x10>
	}
}
 800541c:	bf00      	nop
 800541e:	bf00      	nop
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b086      	sub	sp, #24
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800542e:	f7fc f939 	bl	80016a4 <HAL_GetTick>
 8005432:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8005438:	20ff      	movs	r0, #255	; 0xff
 800543a:	f7ff ffa7 	bl	800538c <xchg_spi>
 800543e:	4603      	mov	r3, r0
 8005440:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	2bff      	cmp	r3, #255	; 0xff
 8005446:	d007      	beq.n	8005458 <wait_ready+0x32>
 8005448:	f7fc f92c 	bl	80016a4 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	429a      	cmp	r2, r3
 8005456:	d8ef      	bhi.n	8005438 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8005458:	7bfb      	ldrb	r3, [r7, #15]
 800545a:	2bff      	cmp	r3, #255	; 0xff
 800545c:	bf0c      	ite	eq
 800545e:	2301      	moveq	r3, #1
 8005460:	2300      	movne	r3, #0
 8005462:	b2db      	uxtb	r3, r3
}
 8005464:	4618      	mov	r0, r3
 8005466:	3718      	adds	r7, #24
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8005470:	2201      	movs	r2, #1
 8005472:	2108      	movs	r1, #8
 8005474:	4803      	ldr	r0, [pc, #12]	; (8005484 <despiselect+0x18>)
 8005476:	f7fc ff61 	bl	800233c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800547a:	20ff      	movs	r0, #255	; 0xff
 800547c:	f7ff ff86 	bl	800538c <xchg_spi>

}
 8005480:	bf00      	nop
 8005482:	bd80      	pop	{r7, pc}
 8005484:	40020400 	.word	0x40020400

08005488 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800548c:	2200      	movs	r2, #0
 800548e:	2108      	movs	r1, #8
 8005490:	4809      	ldr	r0, [pc, #36]	; (80054b8 <spiselect+0x30>)
 8005492:	f7fc ff53 	bl	800233c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8005496:	20ff      	movs	r0, #255	; 0xff
 8005498:	f7ff ff78 	bl	800538c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800549c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80054a0:	f7ff ffc1 	bl	8005426 <wait_ready>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d001      	beq.n	80054ae <spiselect+0x26>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e002      	b.n	80054b4 <spiselect+0x2c>

	despiselect();
 80054ae:	f7ff ffdd 	bl	800546c <despiselect>
	return 0;	/* Timeout */
 80054b2:	2300      	movs	r3, #0
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40020400 	.word	0x40020400

080054bc <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80054c6:	20c8      	movs	r0, #200	; 0xc8
 80054c8:	f7ff ff36 	bl	8005338 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80054cc:	20ff      	movs	r0, #255	; 0xff
 80054ce:	f7ff ff5d 	bl	800538c <xchg_spi>
 80054d2:	4603      	mov	r3, r0
 80054d4:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80054d6:	7bfb      	ldrb	r3, [r7, #15]
 80054d8:	2bff      	cmp	r3, #255	; 0xff
 80054da:	d104      	bne.n	80054e6 <rcvr_datablock+0x2a>
 80054dc:	f7ff ff40 	bl	8005360 <SPI_Timer_Status>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1f2      	bne.n	80054cc <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80054e6:	7bfb      	ldrb	r3, [r7, #15]
 80054e8:	2bfe      	cmp	r3, #254	; 0xfe
 80054ea:	d001      	beq.n	80054f0 <rcvr_datablock+0x34>
 80054ec:	2300      	movs	r3, #0
 80054ee:	e00a      	b.n	8005506 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80054f0:	6839      	ldr	r1, [r7, #0]
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7ff ff60 	bl	80053b8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80054f8:	20ff      	movs	r0, #255	; 0xff
 80054fa:	f7ff ff47 	bl	800538c <xchg_spi>
 80054fe:	20ff      	movs	r0, #255	; 0xff
 8005500:	f7ff ff44 	bl	800538c <xchg_spi>

	return 1;						/* Function succeeded */
 8005504:	2301      	movs	r3, #1
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}

0800550e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800550e:	b580      	push	{r7, lr}
 8005510:	b084      	sub	sp, #16
 8005512:	af00      	add	r7, sp, #0
 8005514:	6078      	str	r0, [r7, #4]
 8005516:	460b      	mov	r3, r1
 8005518:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800551a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800551e:	f7ff ff82 	bl	8005426 <wait_ready>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d101      	bne.n	800552c <xmit_datablock+0x1e>
 8005528:	2300      	movs	r3, #0
 800552a:	e01e      	b.n	800556a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	4618      	mov	r0, r3
 8005530:	f7ff ff2c 	bl	800538c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8005534:	78fb      	ldrb	r3, [r7, #3]
 8005536:	2bfd      	cmp	r3, #253	; 0xfd
 8005538:	d016      	beq.n	8005568 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800553a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7ff ff56 	bl	80053f0 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8005544:	20ff      	movs	r0, #255	; 0xff
 8005546:	f7ff ff21 	bl	800538c <xchg_spi>
 800554a:	20ff      	movs	r0, #255	; 0xff
 800554c:	f7ff ff1e 	bl	800538c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8005550:	20ff      	movs	r0, #255	; 0xff
 8005552:	f7ff ff1b 	bl	800538c <xchg_spi>
 8005556:	4603      	mov	r3, r0
 8005558:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	f003 031f 	and.w	r3, r3, #31
 8005560:	2b05      	cmp	r3, #5
 8005562:	d001      	beq.n	8005568 <xmit_datablock+0x5a>
 8005564:	2300      	movs	r3, #0
 8005566:	e000      	b.n	800556a <xmit_datablock+0x5c>
	}
	return 1;
 8005568:	2301      	movs	r3, #1
}
 800556a:	4618      	mov	r0, r3
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8005572:	b580      	push	{r7, lr}
 8005574:	b084      	sub	sp, #16
 8005576:	af00      	add	r7, sp, #0
 8005578:	4603      	mov	r3, r0
 800557a:	6039      	str	r1, [r7, #0]
 800557c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800557e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005582:	2b00      	cmp	r3, #0
 8005584:	da0e      	bge.n	80055a4 <send_cmd+0x32>
		cmd &= 0x7F;
 8005586:	79fb      	ldrb	r3, [r7, #7]
 8005588:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800558c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800558e:	2100      	movs	r1, #0
 8005590:	2037      	movs	r0, #55	; 0x37
 8005592:	f7ff ffee 	bl	8005572 <send_cmd>
 8005596:	4603      	mov	r3, r0
 8005598:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800559a:	7bbb      	ldrb	r3, [r7, #14]
 800559c:	2b01      	cmp	r3, #1
 800559e:	d901      	bls.n	80055a4 <send_cmd+0x32>
 80055a0:	7bbb      	ldrb	r3, [r7, #14]
 80055a2:	e051      	b.n	8005648 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80055a4:	79fb      	ldrb	r3, [r7, #7]
 80055a6:	2b0c      	cmp	r3, #12
 80055a8:	d008      	beq.n	80055bc <send_cmd+0x4a>
		despiselect();
 80055aa:	f7ff ff5f 	bl	800546c <despiselect>
		if (!spiselect()) return 0xFF;
 80055ae:	f7ff ff6b 	bl	8005488 <spiselect>
 80055b2:	4603      	mov	r3, r0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d101      	bne.n	80055bc <send_cmd+0x4a>
 80055b8:	23ff      	movs	r3, #255	; 0xff
 80055ba:	e045      	b.n	8005648 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80055bc:	79fb      	ldrb	r3, [r7, #7]
 80055be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	4618      	mov	r0, r3
 80055c6:	f7ff fee1 	bl	800538c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	0e1b      	lsrs	r3, r3, #24
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	4618      	mov	r0, r3
 80055d2:	f7ff fedb 	bl	800538c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	0c1b      	lsrs	r3, r3, #16
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	4618      	mov	r0, r3
 80055de:	f7ff fed5 	bl	800538c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	0a1b      	lsrs	r3, r3, #8
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff fecf 	bl	800538c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff feca 	bl	800538c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80055f8:	2301      	movs	r3, #1
 80055fa:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80055fc:	79fb      	ldrb	r3, [r7, #7]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <send_cmd+0x94>
 8005602:	2395      	movs	r3, #149	; 0x95
 8005604:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8005606:	79fb      	ldrb	r3, [r7, #7]
 8005608:	2b08      	cmp	r3, #8
 800560a:	d101      	bne.n	8005610 <send_cmd+0x9e>
 800560c:	2387      	movs	r3, #135	; 0x87
 800560e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8005610:	7bfb      	ldrb	r3, [r7, #15]
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff feba 	bl	800538c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8005618:	79fb      	ldrb	r3, [r7, #7]
 800561a:	2b0c      	cmp	r3, #12
 800561c:	d102      	bne.n	8005624 <send_cmd+0xb2>
 800561e:	20ff      	movs	r0, #255	; 0xff
 8005620:	f7ff feb4 	bl	800538c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8005624:	230a      	movs	r3, #10
 8005626:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8005628:	20ff      	movs	r0, #255	; 0xff
 800562a:	f7ff feaf 	bl	800538c <xchg_spi>
 800562e:	4603      	mov	r3, r0
 8005630:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8005632:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005636:	2b00      	cmp	r3, #0
 8005638:	da05      	bge.n	8005646 <send_cmd+0xd4>
 800563a:	7bfb      	ldrb	r3, [r7, #15]
 800563c:	3b01      	subs	r3, #1
 800563e:	73fb      	strb	r3, [r7, #15]
 8005640:	7bfb      	ldrb	r3, [r7, #15]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1f0      	bne.n	8005628 <send_cmd+0xb6>

	return res;							/* Return received response */
 8005646:	7bbb      	ldrb	r3, [r7, #14]
}
 8005648:	4618      	mov	r0, r3
 800564a:	3710      	adds	r7, #16
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005650:	b590      	push	{r4, r7, lr}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800565a:	79fb      	ldrb	r3, [r7, #7]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <USER_SPI_initialize+0x14>
 8005660:	2301      	movs	r3, #1
 8005662:	e0d6      	b.n	8005812 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8005664:	4b6d      	ldr	r3, [pc, #436]	; (800581c <USER_SPI_initialize+0x1cc>)
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	b2db      	uxtb	r3, r3
 800566a:	f003 0302 	and.w	r3, r3, #2
 800566e:	2b00      	cmp	r3, #0
 8005670:	d003      	beq.n	800567a <USER_SPI_initialize+0x2a>
 8005672:	4b6a      	ldr	r3, [pc, #424]	; (800581c <USER_SPI_initialize+0x1cc>)
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	b2db      	uxtb	r3, r3
 8005678:	e0cb      	b.n	8005812 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800567a:	4b69      	ldr	r3, [pc, #420]	; (8005820 <USER_SPI_initialize+0x1d0>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005684:	4b66      	ldr	r3, [pc, #408]	; (8005820 <USER_SPI_initialize+0x1d0>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800568c:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800568e:	230a      	movs	r3, #10
 8005690:	73fb      	strb	r3, [r7, #15]
 8005692:	e005      	b.n	80056a0 <USER_SPI_initialize+0x50>
 8005694:	20ff      	movs	r0, #255	; 0xff
 8005696:	f7ff fe79 	bl	800538c <xchg_spi>
 800569a:	7bfb      	ldrb	r3, [r7, #15]
 800569c:	3b01      	subs	r3, #1
 800569e:	73fb      	strb	r3, [r7, #15]
 80056a0:	7bfb      	ldrb	r3, [r7, #15]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d1f6      	bne.n	8005694 <USER_SPI_initialize+0x44>

	ty = 0;
 80056a6:	2300      	movs	r3, #0
 80056a8:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80056aa:	2100      	movs	r1, #0
 80056ac:	2000      	movs	r0, #0
 80056ae:	f7ff ff60 	bl	8005572 <send_cmd>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	f040 808b 	bne.w	80057d0 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80056ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80056be:	f7ff fe3b 	bl	8005338 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80056c2:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80056c6:	2008      	movs	r0, #8
 80056c8:	f7ff ff53 	bl	8005572 <send_cmd>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d151      	bne.n	8005776 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80056d2:	2300      	movs	r3, #0
 80056d4:	73fb      	strb	r3, [r7, #15]
 80056d6:	e00d      	b.n	80056f4 <USER_SPI_initialize+0xa4>
 80056d8:	7bfc      	ldrb	r4, [r7, #15]
 80056da:	20ff      	movs	r0, #255	; 0xff
 80056dc:	f7ff fe56 	bl	800538c <xchg_spi>
 80056e0:	4603      	mov	r3, r0
 80056e2:	461a      	mov	r2, r3
 80056e4:	f104 0310 	add.w	r3, r4, #16
 80056e8:	443b      	add	r3, r7
 80056ea:	f803 2c08 	strb.w	r2, [r3, #-8]
 80056ee:	7bfb      	ldrb	r3, [r7, #15]
 80056f0:	3301      	adds	r3, #1
 80056f2:	73fb      	strb	r3, [r7, #15]
 80056f4:	7bfb      	ldrb	r3, [r7, #15]
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d9ee      	bls.n	80056d8 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80056fa:	7abb      	ldrb	r3, [r7, #10]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d167      	bne.n	80057d0 <USER_SPI_initialize+0x180>
 8005700:	7afb      	ldrb	r3, [r7, #11]
 8005702:	2baa      	cmp	r3, #170	; 0xaa
 8005704:	d164      	bne.n	80057d0 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8005706:	bf00      	nop
 8005708:	f7ff fe2a 	bl	8005360 <SPI_Timer_Status>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d007      	beq.n	8005722 <USER_SPI_initialize+0xd2>
 8005712:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005716:	20a9      	movs	r0, #169	; 0xa9
 8005718:	f7ff ff2b 	bl	8005572 <send_cmd>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d1f2      	bne.n	8005708 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8005722:	f7ff fe1d 	bl	8005360 <SPI_Timer_Status>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d051      	beq.n	80057d0 <USER_SPI_initialize+0x180>
 800572c:	2100      	movs	r1, #0
 800572e:	203a      	movs	r0, #58	; 0x3a
 8005730:	f7ff ff1f 	bl	8005572 <send_cmd>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d14a      	bne.n	80057d0 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800573a:	2300      	movs	r3, #0
 800573c:	73fb      	strb	r3, [r7, #15]
 800573e:	e00d      	b.n	800575c <USER_SPI_initialize+0x10c>
 8005740:	7bfc      	ldrb	r4, [r7, #15]
 8005742:	20ff      	movs	r0, #255	; 0xff
 8005744:	f7ff fe22 	bl	800538c <xchg_spi>
 8005748:	4603      	mov	r3, r0
 800574a:	461a      	mov	r2, r3
 800574c:	f104 0310 	add.w	r3, r4, #16
 8005750:	443b      	add	r3, r7
 8005752:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005756:	7bfb      	ldrb	r3, [r7, #15]
 8005758:	3301      	adds	r3, #1
 800575a:	73fb      	strb	r3, [r7, #15]
 800575c:	7bfb      	ldrb	r3, [r7, #15]
 800575e:	2b03      	cmp	r3, #3
 8005760:	d9ee      	bls.n	8005740 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8005762:	7a3b      	ldrb	r3, [r7, #8]
 8005764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005768:	2b00      	cmp	r3, #0
 800576a:	d001      	beq.n	8005770 <USER_SPI_initialize+0x120>
 800576c:	230c      	movs	r3, #12
 800576e:	e000      	b.n	8005772 <USER_SPI_initialize+0x122>
 8005770:	2304      	movs	r3, #4
 8005772:	737b      	strb	r3, [r7, #13]
 8005774:	e02c      	b.n	80057d0 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8005776:	2100      	movs	r1, #0
 8005778:	20a9      	movs	r0, #169	; 0xa9
 800577a:	f7ff fefa 	bl	8005572 <send_cmd>
 800577e:	4603      	mov	r3, r0
 8005780:	2b01      	cmp	r3, #1
 8005782:	d804      	bhi.n	800578e <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8005784:	2302      	movs	r3, #2
 8005786:	737b      	strb	r3, [r7, #13]
 8005788:	23a9      	movs	r3, #169	; 0xa9
 800578a:	73bb      	strb	r3, [r7, #14]
 800578c:	e003      	b.n	8005796 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800578e:	2301      	movs	r3, #1
 8005790:	737b      	strb	r3, [r7, #13]
 8005792:	2301      	movs	r3, #1
 8005794:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8005796:	bf00      	nop
 8005798:	f7ff fde2 	bl	8005360 <SPI_Timer_Status>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d007      	beq.n	80057b2 <USER_SPI_initialize+0x162>
 80057a2:	7bbb      	ldrb	r3, [r7, #14]
 80057a4:	2100      	movs	r1, #0
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7ff fee3 	bl	8005572 <send_cmd>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1f2      	bne.n	8005798 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80057b2:	f7ff fdd5 	bl	8005360 <SPI_Timer_Status>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d007      	beq.n	80057cc <USER_SPI_initialize+0x17c>
 80057bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80057c0:	2010      	movs	r0, #16
 80057c2:	f7ff fed6 	bl	8005572 <send_cmd>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <USER_SPI_initialize+0x180>
				ty = 0;
 80057cc:	2300      	movs	r3, #0
 80057ce:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80057d0:	4a14      	ldr	r2, [pc, #80]	; (8005824 <USER_SPI_initialize+0x1d4>)
 80057d2:	7b7b      	ldrb	r3, [r7, #13]
 80057d4:	7013      	strb	r3, [r2, #0]
	despiselect();
 80057d6:	f7ff fe49 	bl	800546c <despiselect>

	if (ty) {			/* OK */
 80057da:	7b7b      	ldrb	r3, [r7, #13]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d012      	beq.n	8005806 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80057e0:	4b0f      	ldr	r3, [pc, #60]	; (8005820 <USER_SPI_initialize+0x1d0>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80057ea:	4b0d      	ldr	r3, [pc, #52]	; (8005820 <USER_SPI_initialize+0x1d0>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f042 0210 	orr.w	r2, r2, #16
 80057f2:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80057f4:	4b09      	ldr	r3, [pc, #36]	; (800581c <USER_SPI_initialize+0x1cc>)
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	f023 0301 	bic.w	r3, r3, #1
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	4b06      	ldr	r3, [pc, #24]	; (800581c <USER_SPI_initialize+0x1cc>)
 8005802:	701a      	strb	r2, [r3, #0]
 8005804:	e002      	b.n	800580c <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8005806:	4b05      	ldr	r3, [pc, #20]	; (800581c <USER_SPI_initialize+0x1cc>)
 8005808:	2201      	movs	r2, #1
 800580a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800580c:	4b03      	ldr	r3, [pc, #12]	; (800581c <USER_SPI_initialize+0x1cc>)
 800580e:	781b      	ldrb	r3, [r3, #0]
 8005810:	b2db      	uxtb	r3, r3
}
 8005812:	4618      	mov	r0, r3
 8005814:	3714      	adds	r7, #20
 8005816:	46bd      	mov	sp, r7
 8005818:	bd90      	pop	{r4, r7, pc}
 800581a:	bf00      	nop
 800581c:	20000020 	.word	0x20000020
 8005820:	20000918 	.word	0x20000918
 8005824:	2001379c 	.word	0x2001379c

08005828 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	4603      	mov	r3, r0
 8005830:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8005832:	79fb      	ldrb	r3, [r7, #7]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <USER_SPI_status+0x14>
 8005838:	2301      	movs	r3, #1
 800583a:	e002      	b.n	8005842 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800583c:	4b04      	ldr	r3, [pc, #16]	; (8005850 <USER_SPI_status+0x28>)
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	b2db      	uxtb	r3, r3
}
 8005842:	4618      	mov	r0, r3
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	20000020 	.word	0x20000020

08005854 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	60b9      	str	r1, [r7, #8]
 800585c:	607a      	str	r2, [r7, #4]
 800585e:	603b      	str	r3, [r7, #0]
 8005860:	4603      	mov	r3, r0
 8005862:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005864:	7bfb      	ldrb	r3, [r7, #15]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d102      	bne.n	8005870 <USER_SPI_read+0x1c>
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <USER_SPI_read+0x20>
 8005870:	2304      	movs	r3, #4
 8005872:	e04d      	b.n	8005910 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005874:	4b28      	ldr	r3, [pc, #160]	; (8005918 <USER_SPI_read+0xc4>)
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	b2db      	uxtb	r3, r3
 800587a:	f003 0301 	and.w	r3, r3, #1
 800587e:	2b00      	cmp	r3, #0
 8005880:	d001      	beq.n	8005886 <USER_SPI_read+0x32>
 8005882:	2303      	movs	r3, #3
 8005884:	e044      	b.n	8005910 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8005886:	4b25      	ldr	r3, [pc, #148]	; (800591c <USER_SPI_read+0xc8>)
 8005888:	781b      	ldrb	r3, [r3, #0]
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	2b00      	cmp	r3, #0
 8005890:	d102      	bne.n	8005898 <USER_SPI_read+0x44>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	025b      	lsls	r3, r3, #9
 8005896:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d111      	bne.n	80058c2 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800589e:	6879      	ldr	r1, [r7, #4]
 80058a0:	2011      	movs	r0, #17
 80058a2:	f7ff fe66 	bl	8005572 <send_cmd>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d129      	bne.n	8005900 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80058ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80058b0:	68b8      	ldr	r0, [r7, #8]
 80058b2:	f7ff fe03 	bl	80054bc <rcvr_datablock>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d021      	beq.n	8005900 <USER_SPI_read+0xac>
			count = 0;
 80058bc:	2300      	movs	r3, #0
 80058be:	603b      	str	r3, [r7, #0]
 80058c0:	e01e      	b.n	8005900 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 80058c2:	6879      	ldr	r1, [r7, #4]
 80058c4:	2012      	movs	r0, #18
 80058c6:	f7ff fe54 	bl	8005572 <send_cmd>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d117      	bne.n	8005900 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 80058d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80058d4:	68b8      	ldr	r0, [r7, #8]
 80058d6:	f7ff fdf1 	bl	80054bc <rcvr_datablock>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00a      	beq.n	80058f6 <USER_SPI_read+0xa2>
				buff += 512;
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80058e6:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	603b      	str	r3, [r7, #0]
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d1ed      	bne.n	80058d0 <USER_SPI_read+0x7c>
 80058f4:	e000      	b.n	80058f8 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80058f6:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80058f8:	2100      	movs	r1, #0
 80058fa:	200c      	movs	r0, #12
 80058fc:	f7ff fe39 	bl	8005572 <send_cmd>
		}
	}
	despiselect();
 8005900:	f7ff fdb4 	bl	800546c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	bf14      	ite	ne
 800590a:	2301      	movne	r3, #1
 800590c:	2300      	moveq	r3, #0
 800590e:	b2db      	uxtb	r3, r3
}
 8005910:	4618      	mov	r0, r3
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	20000020 	.word	0x20000020
 800591c:	2001379c 	.word	0x2001379c

08005920 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	60b9      	str	r1, [r7, #8]
 8005928:	607a      	str	r2, [r7, #4]
 800592a:	603b      	str	r3, [r7, #0]
 800592c:	4603      	mov	r3, r0
 800592e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005930:	7bfb      	ldrb	r3, [r7, #15]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d102      	bne.n	800593c <USER_SPI_write+0x1c>
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d101      	bne.n	8005940 <USER_SPI_write+0x20>
 800593c:	2304      	movs	r3, #4
 800593e:	e063      	b.n	8005a08 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005940:	4b33      	ldr	r3, [pc, #204]	; (8005a10 <USER_SPI_write+0xf0>)
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	b2db      	uxtb	r3, r3
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <USER_SPI_write+0x32>
 800594e:	2303      	movs	r3, #3
 8005950:	e05a      	b.n	8005a08 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005952:	4b2f      	ldr	r3, [pc, #188]	; (8005a10 <USER_SPI_write+0xf0>)
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	b2db      	uxtb	r3, r3
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b00      	cmp	r3, #0
 800595e:	d001      	beq.n	8005964 <USER_SPI_write+0x44>
 8005960:	2302      	movs	r3, #2
 8005962:	e051      	b.n	8005a08 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005964:	4b2b      	ldr	r3, [pc, #172]	; (8005a14 <USER_SPI_write+0xf4>)
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	f003 0308 	and.w	r3, r3, #8
 800596c:	2b00      	cmp	r3, #0
 800596e:	d102      	bne.n	8005976 <USER_SPI_write+0x56>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	025b      	lsls	r3, r3, #9
 8005974:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d110      	bne.n	800599e <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800597c:	6879      	ldr	r1, [r7, #4]
 800597e:	2018      	movs	r0, #24
 8005980:	f7ff fdf7 	bl	8005572 <send_cmd>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d136      	bne.n	80059f8 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800598a:	21fe      	movs	r1, #254	; 0xfe
 800598c:	68b8      	ldr	r0, [r7, #8]
 800598e:	f7ff fdbe 	bl	800550e <xmit_datablock>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d02f      	beq.n	80059f8 <USER_SPI_write+0xd8>
			count = 0;
 8005998:	2300      	movs	r3, #0
 800599a:	603b      	str	r3, [r7, #0]
 800599c:	e02c      	b.n	80059f8 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800599e:	4b1d      	ldr	r3, [pc, #116]	; (8005a14 <USER_SPI_write+0xf4>)
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	f003 0306 	and.w	r3, r3, #6
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d003      	beq.n	80059b2 <USER_SPI_write+0x92>
 80059aa:	6839      	ldr	r1, [r7, #0]
 80059ac:	2097      	movs	r0, #151	; 0x97
 80059ae:	f7ff fde0 	bl	8005572 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80059b2:	6879      	ldr	r1, [r7, #4]
 80059b4:	2019      	movs	r0, #25
 80059b6:	f7ff fddc 	bl	8005572 <send_cmd>
 80059ba:	4603      	mov	r3, r0
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d11b      	bne.n	80059f8 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80059c0:	21fc      	movs	r1, #252	; 0xfc
 80059c2:	68b8      	ldr	r0, [r7, #8]
 80059c4:	f7ff fda3 	bl	800550e <xmit_datablock>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00a      	beq.n	80059e4 <USER_SPI_write+0xc4>
				buff += 512;
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80059d4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	3b01      	subs	r3, #1
 80059da:	603b      	str	r3, [r7, #0]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1ee      	bne.n	80059c0 <USER_SPI_write+0xa0>
 80059e2:	e000      	b.n	80059e6 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80059e4:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80059e6:	21fd      	movs	r1, #253	; 0xfd
 80059e8:	2000      	movs	r0, #0
 80059ea:	f7ff fd90 	bl	800550e <xmit_datablock>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d101      	bne.n	80059f8 <USER_SPI_write+0xd8>
 80059f4:	2301      	movs	r3, #1
 80059f6:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80059f8:	f7ff fd38 	bl	800546c <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	bf14      	ite	ne
 8005a02:	2301      	movne	r3, #1
 8005a04:	2300      	moveq	r3, #0
 8005a06:	b2db      	uxtb	r3, r3
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	20000020 	.word	0x20000020
 8005a14:	2001379c 	.word	0x2001379c

08005a18 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b08c      	sub	sp, #48	; 0x30
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	4603      	mov	r3, r0
 8005a20:	603a      	str	r2, [r7, #0]
 8005a22:	71fb      	strb	r3, [r7, #7]
 8005a24:	460b      	mov	r3, r1
 8005a26:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005a28:	79fb      	ldrb	r3, [r7, #7]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <USER_SPI_ioctl+0x1a>
 8005a2e:	2304      	movs	r3, #4
 8005a30:	e15a      	b.n	8005ce8 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8005a32:	4baf      	ldr	r3, [pc, #700]	; (8005cf0 <USER_SPI_ioctl+0x2d8>)
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	f003 0301 	and.w	r3, r3, #1
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d001      	beq.n	8005a44 <USER_SPI_ioctl+0x2c>
 8005a40:	2303      	movs	r3, #3
 8005a42:	e151      	b.n	8005ce8 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8005a4a:	79bb      	ldrb	r3, [r7, #6]
 8005a4c:	2b04      	cmp	r3, #4
 8005a4e:	f200 8136 	bhi.w	8005cbe <USER_SPI_ioctl+0x2a6>
 8005a52:	a201      	add	r2, pc, #4	; (adr r2, 8005a58 <USER_SPI_ioctl+0x40>)
 8005a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a58:	08005a6d 	.word	0x08005a6d
 8005a5c:	08005a81 	.word	0x08005a81
 8005a60:	08005cbf 	.word	0x08005cbf
 8005a64:	08005b2d 	.word	0x08005b2d
 8005a68:	08005c23 	.word	0x08005c23
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8005a6c:	f7ff fd0c 	bl	8005488 <spiselect>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	f000 8127 	beq.w	8005cc6 <USER_SPI_ioctl+0x2ae>
 8005a78:	2300      	movs	r3, #0
 8005a7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8005a7e:	e122      	b.n	8005cc6 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005a80:	2100      	movs	r1, #0
 8005a82:	2009      	movs	r0, #9
 8005a84:	f7ff fd75 	bl	8005572 <send_cmd>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f040 811d 	bne.w	8005cca <USER_SPI_ioctl+0x2b2>
 8005a90:	f107 030c 	add.w	r3, r7, #12
 8005a94:	2110      	movs	r1, #16
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7ff fd10 	bl	80054bc <rcvr_datablock>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	f000 8113 	beq.w	8005cca <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8005aa4:	7b3b      	ldrb	r3, [r7, #12]
 8005aa6:	099b      	lsrs	r3, r3, #6
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d111      	bne.n	8005ad2 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8005aae:	7d7b      	ldrb	r3, [r7, #21]
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	7d3b      	ldrb	r3, [r7, #20]
 8005ab4:	021b      	lsls	r3, r3, #8
 8005ab6:	4413      	add	r3, r2
 8005ab8:	461a      	mov	r2, r3
 8005aba:	7cfb      	ldrb	r3, [r7, #19]
 8005abc:	041b      	lsls	r3, r3, #16
 8005abe:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8005ac2:	4413      	add	r3, r2
 8005ac4:	3301      	adds	r3, #1
 8005ac6:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	029a      	lsls	r2, r3, #10
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	601a      	str	r2, [r3, #0]
 8005ad0:	e028      	b.n	8005b24 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005ad2:	7c7b      	ldrb	r3, [r7, #17]
 8005ad4:	f003 030f 	and.w	r3, r3, #15
 8005ad8:	b2da      	uxtb	r2, r3
 8005ada:	7dbb      	ldrb	r3, [r7, #22]
 8005adc:	09db      	lsrs	r3, r3, #7
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	4413      	add	r3, r2
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	7d7b      	ldrb	r3, [r7, #21]
 8005ae6:	005b      	lsls	r3, r3, #1
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	f003 0306 	and.w	r3, r3, #6
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	4413      	add	r3, r2
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	3302      	adds	r3, #2
 8005af6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005afa:	7d3b      	ldrb	r3, [r7, #20]
 8005afc:	099b      	lsrs	r3, r3, #6
 8005afe:	b2db      	uxtb	r3, r3
 8005b00:	461a      	mov	r2, r3
 8005b02:	7cfb      	ldrb	r3, [r7, #19]
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	441a      	add	r2, r3
 8005b08:	7cbb      	ldrb	r3, [r7, #18]
 8005b0a:	029b      	lsls	r3, r3, #10
 8005b0c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005b10:	4413      	add	r3, r2
 8005b12:	3301      	adds	r3, #1
 8005b14:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8005b16:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005b1a:	3b09      	subs	r3, #9
 8005b1c:	69fa      	ldr	r2, [r7, #28]
 8005b1e:	409a      	lsls	r2, r3
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8005b24:	2300      	movs	r3, #0
 8005b26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8005b2a:	e0ce      	b.n	8005cca <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8005b2c:	4b71      	ldr	r3, [pc, #452]	; (8005cf4 <USER_SPI_ioctl+0x2dc>)
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	f003 0304 	and.w	r3, r3, #4
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d031      	beq.n	8005b9c <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005b38:	2100      	movs	r1, #0
 8005b3a:	208d      	movs	r0, #141	; 0x8d
 8005b3c:	f7ff fd19 	bl	8005572 <send_cmd>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	f040 80c3 	bne.w	8005cce <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8005b48:	20ff      	movs	r0, #255	; 0xff
 8005b4a:	f7ff fc1f 	bl	800538c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8005b4e:	f107 030c 	add.w	r3, r7, #12
 8005b52:	2110      	movs	r1, #16
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7ff fcb1 	bl	80054bc <rcvr_datablock>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	f000 80b6 	beq.w	8005cce <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005b62:	2330      	movs	r3, #48	; 0x30
 8005b64:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005b68:	e007      	b.n	8005b7a <USER_SPI_ioctl+0x162>
 8005b6a:	20ff      	movs	r0, #255	; 0xff
 8005b6c:	f7ff fc0e 	bl	800538c <xchg_spi>
 8005b70:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005b74:	3b01      	subs	r3, #1
 8005b76:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005b7a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d1f3      	bne.n	8005b6a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8005b82:	7dbb      	ldrb	r3, [r7, #22]
 8005b84:	091b      	lsrs	r3, r3, #4
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	461a      	mov	r2, r3
 8005b8a:	2310      	movs	r3, #16
 8005b8c:	fa03 f202 	lsl.w	r2, r3, r2
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8005b94:	2300      	movs	r3, #0
 8005b96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8005b9a:	e098      	b.n	8005cce <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	2009      	movs	r0, #9
 8005ba0:	f7ff fce7 	bl	8005572 <send_cmd>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f040 8091 	bne.w	8005cce <USER_SPI_ioctl+0x2b6>
 8005bac:	f107 030c 	add.w	r3, r7, #12
 8005bb0:	2110      	movs	r1, #16
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7ff fc82 	bl	80054bc <rcvr_datablock>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 8087 	beq.w	8005cce <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8005bc0:	4b4c      	ldr	r3, [pc, #304]	; (8005cf4 <USER_SPI_ioctl+0x2dc>)
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	f003 0302 	and.w	r3, r3, #2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d012      	beq.n	8005bf2 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005bcc:	7dbb      	ldrb	r3, [r7, #22]
 8005bce:	005b      	lsls	r3, r3, #1
 8005bd0:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8005bd4:	7dfa      	ldrb	r2, [r7, #23]
 8005bd6:	09d2      	lsrs	r2, r2, #7
 8005bd8:	b2d2      	uxtb	r2, r2
 8005bda:	4413      	add	r3, r2
 8005bdc:	1c5a      	adds	r2, r3, #1
 8005bde:	7e7b      	ldrb	r3, [r7, #25]
 8005be0:	099b      	lsrs	r3, r3, #6
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	3b01      	subs	r3, #1
 8005be6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bea:	461a      	mov	r2, r3
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	601a      	str	r2, [r3, #0]
 8005bf0:	e013      	b.n	8005c1a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005bf2:	7dbb      	ldrb	r3, [r7, #22]
 8005bf4:	109b      	asrs	r3, r3, #2
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	f003 031f 	and.w	r3, r3, #31
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	7dfa      	ldrb	r2, [r7, #23]
 8005c00:	00d2      	lsls	r2, r2, #3
 8005c02:	f002 0218 	and.w	r2, r2, #24
 8005c06:	7df9      	ldrb	r1, [r7, #23]
 8005c08:	0949      	lsrs	r1, r1, #5
 8005c0a:	b2c9      	uxtb	r1, r1
 8005c0c:	440a      	add	r2, r1
 8005c0e:	3201      	adds	r2, #1
 8005c10:	fb02 f303 	mul.w	r3, r2, r3
 8005c14:	461a      	mov	r2, r3
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8005c20:	e055      	b.n	8005cce <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005c22:	4b34      	ldr	r3, [pc, #208]	; (8005cf4 <USER_SPI_ioctl+0x2dc>)
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	f003 0306 	and.w	r3, r3, #6
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d051      	beq.n	8005cd2 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005c2e:	f107 020c 	add.w	r2, r7, #12
 8005c32:	79fb      	ldrb	r3, [r7, #7]
 8005c34:	210b      	movs	r1, #11
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff feee 	bl	8005a18 <USER_SPI_ioctl>
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d149      	bne.n	8005cd6 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005c42:	7b3b      	ldrb	r3, [r7, #12]
 8005c44:	099b      	lsrs	r3, r3, #6
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d104      	bne.n	8005c56 <USER_SPI_ioctl+0x23e>
 8005c4c:	7dbb      	ldrb	r3, [r7, #22]
 8005c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d041      	beq.n	8005cda <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	623b      	str	r3, [r7, #32]
 8005c5a:	6a3b      	ldr	r3, [r7, #32]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c60:	6a3b      	ldr	r3, [r7, #32]
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8005c66:	4b23      	ldr	r3, [pc, #140]	; (8005cf4 <USER_SPI_ioctl+0x2dc>)
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	f003 0308 	and.w	r3, r3, #8
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d105      	bne.n	8005c7e <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8005c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c74:	025b      	lsls	r3, r3, #9
 8005c76:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7a:	025b      	lsls	r3, r3, #9
 8005c7c:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8005c7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c80:	2020      	movs	r0, #32
 8005c82:	f7ff fc76 	bl	8005572 <send_cmd>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d128      	bne.n	8005cde <USER_SPI_ioctl+0x2c6>
 8005c8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c8e:	2021      	movs	r0, #33	; 0x21
 8005c90:	f7ff fc6f 	bl	8005572 <send_cmd>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d121      	bne.n	8005cde <USER_SPI_ioctl+0x2c6>
 8005c9a:	2100      	movs	r1, #0
 8005c9c:	2026      	movs	r0, #38	; 0x26
 8005c9e:	f7ff fc68 	bl	8005572 <send_cmd>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d11a      	bne.n	8005cde <USER_SPI_ioctl+0x2c6>
 8005ca8:	f247 5030 	movw	r0, #30000	; 0x7530
 8005cac:	f7ff fbbb 	bl	8005426 <wait_ready>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d013      	beq.n	8005cde <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8005cbc:	e00f      	b.n	8005cde <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8005cbe:	2304      	movs	r3, #4
 8005cc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8005cc4:	e00c      	b.n	8005ce0 <USER_SPI_ioctl+0x2c8>
		break;
 8005cc6:	bf00      	nop
 8005cc8:	e00a      	b.n	8005ce0 <USER_SPI_ioctl+0x2c8>
		break;
 8005cca:	bf00      	nop
 8005ccc:	e008      	b.n	8005ce0 <USER_SPI_ioctl+0x2c8>
		break;
 8005cce:	bf00      	nop
 8005cd0:	e006      	b.n	8005ce0 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005cd2:	bf00      	nop
 8005cd4:	e004      	b.n	8005ce0 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8005cd6:	bf00      	nop
 8005cd8:	e002      	b.n	8005ce0 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005cda:	bf00      	nop
 8005cdc:	e000      	b.n	8005ce0 <USER_SPI_ioctl+0x2c8>
		break;
 8005cde:	bf00      	nop
	}

	despiselect();
 8005ce0:	f7ff fbc4 	bl	800546c <despiselect>

	return res;
 8005ce4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3730      	adds	r7, #48	; 0x30
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	20000020 	.word	0x20000020
 8005cf4:	2001379c 	.word	0x2001379c

08005cf8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b084      	sub	sp, #16
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	4603      	mov	r3, r0
 8005d00:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	4a08      	ldr	r2, [pc, #32]	; (8005d28 <disk_status+0x30>)
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	4413      	add	r3, r2
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	79fa      	ldrb	r2, [r7, #7]
 8005d10:	4905      	ldr	r1, [pc, #20]	; (8005d28 <disk_status+0x30>)
 8005d12:	440a      	add	r2, r1
 8005d14:	7a12      	ldrb	r2, [r2, #8]
 8005d16:	4610      	mov	r0, r2
 8005d18:	4798      	blx	r3
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8005d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3710      	adds	r7, #16
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	200137d0 	.word	0x200137d0

08005d2c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	4603      	mov	r3, r0
 8005d34:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8005d36:	2300      	movs	r3, #0
 8005d38:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8005d3a:	79fb      	ldrb	r3, [r7, #7]
 8005d3c:	4a0d      	ldr	r2, [pc, #52]	; (8005d74 <disk_initialize+0x48>)
 8005d3e:	5cd3      	ldrb	r3, [r2, r3]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d111      	bne.n	8005d68 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8005d44:	79fb      	ldrb	r3, [r7, #7]
 8005d46:	4a0b      	ldr	r2, [pc, #44]	; (8005d74 <disk_initialize+0x48>)
 8005d48:	2101      	movs	r1, #1
 8005d4a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8005d4c:	79fb      	ldrb	r3, [r7, #7]
 8005d4e:	4a09      	ldr	r2, [pc, #36]	; (8005d74 <disk_initialize+0x48>)
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4413      	add	r3, r2
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	79fa      	ldrb	r2, [r7, #7]
 8005d5a:	4906      	ldr	r1, [pc, #24]	; (8005d74 <disk_initialize+0x48>)
 8005d5c:	440a      	add	r2, r1
 8005d5e:	7a12      	ldrb	r2, [r2, #8]
 8005d60:	4610      	mov	r0, r2
 8005d62:	4798      	blx	r3
 8005d64:	4603      	mov	r3, r0
 8005d66:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8005d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	200137d0 	.word	0x200137d0

08005d78 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005d78:	b590      	push	{r4, r7, lr}
 8005d7a:	b087      	sub	sp, #28
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60b9      	str	r1, [r7, #8]
 8005d80:	607a      	str	r2, [r7, #4]
 8005d82:	603b      	str	r3, [r7, #0]
 8005d84:	4603      	mov	r3, r0
 8005d86:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005d88:	7bfb      	ldrb	r3, [r7, #15]
 8005d8a:	4a0a      	ldr	r2, [pc, #40]	; (8005db4 <disk_read+0x3c>)
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	4413      	add	r3, r2
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	689c      	ldr	r4, [r3, #8]
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	4a07      	ldr	r2, [pc, #28]	; (8005db4 <disk_read+0x3c>)
 8005d98:	4413      	add	r3, r2
 8005d9a:	7a18      	ldrb	r0, [r3, #8]
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	47a0      	blx	r4
 8005da4:	4603      	mov	r3, r0
 8005da6:	75fb      	strb	r3, [r7, #23]
  return res;
 8005da8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	371c      	adds	r7, #28
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd90      	pop	{r4, r7, pc}
 8005db2:	bf00      	nop
 8005db4:	200137d0 	.word	0x200137d0

08005db8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005db8:	b590      	push	{r4, r7, lr}
 8005dba:	b087      	sub	sp, #28
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	60b9      	str	r1, [r7, #8]
 8005dc0:	607a      	str	r2, [r7, #4]
 8005dc2:	603b      	str	r3, [r7, #0]
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005dc8:	7bfb      	ldrb	r3, [r7, #15]
 8005dca:	4a0a      	ldr	r2, [pc, #40]	; (8005df4 <disk_write+0x3c>)
 8005dcc:	009b      	lsls	r3, r3, #2
 8005dce:	4413      	add	r3, r2
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	68dc      	ldr	r4, [r3, #12]
 8005dd4:	7bfb      	ldrb	r3, [r7, #15]
 8005dd6:	4a07      	ldr	r2, [pc, #28]	; (8005df4 <disk_write+0x3c>)
 8005dd8:	4413      	add	r3, r2
 8005dda:	7a18      	ldrb	r0, [r3, #8]
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	68b9      	ldr	r1, [r7, #8]
 8005de2:	47a0      	blx	r4
 8005de4:	4603      	mov	r3, r0
 8005de6:	75fb      	strb	r3, [r7, #23]
  return res;
 8005de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	371c      	adds	r7, #28
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd90      	pop	{r4, r7, pc}
 8005df2:	bf00      	nop
 8005df4:	200137d0 	.word	0x200137d0

08005df8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	4603      	mov	r3, r0
 8005e00:	603a      	str	r2, [r7, #0]
 8005e02:	71fb      	strb	r3, [r7, #7]
 8005e04:	460b      	mov	r3, r1
 8005e06:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005e08:	79fb      	ldrb	r3, [r7, #7]
 8005e0a:	4a09      	ldr	r2, [pc, #36]	; (8005e30 <disk_ioctl+0x38>)
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	4413      	add	r3, r2
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	79fa      	ldrb	r2, [r7, #7]
 8005e16:	4906      	ldr	r1, [pc, #24]	; (8005e30 <disk_ioctl+0x38>)
 8005e18:	440a      	add	r2, r1
 8005e1a:	7a10      	ldrb	r0, [r2, #8]
 8005e1c:	79b9      	ldrb	r1, [r7, #6]
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	4798      	blx	r3
 8005e22:	4603      	mov	r3, r0
 8005e24:	73fb      	strb	r3, [r7, #15]
  return res;
 8005e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3710      	adds	r7, #16
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	200137d0 	.word	0x200137d0

08005e34 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8005e34:	b480      	push	{r7}
 8005e36:	b085      	sub	sp, #20
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8005e44:	89fb      	ldrh	r3, [r7, #14]
 8005e46:	021b      	lsls	r3, r3, #8
 8005e48:	b21a      	sxth	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	b21b      	sxth	r3, r3
 8005e50:	4313      	orrs	r3, r2
 8005e52:	b21b      	sxth	r3, r3
 8005e54:	81fb      	strh	r3, [r7, #14]
	return rv;
 8005e56:	89fb      	ldrh	r3, [r7, #14]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8005e64:	b480      	push	{r7}
 8005e66:	b085      	sub	sp, #20
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	3303      	adds	r3, #3
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	021b      	lsls	r3, r3, #8
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	3202      	adds	r2, #2
 8005e7c:	7812      	ldrb	r2, [r2, #0]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	021b      	lsls	r3, r3, #8
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	3201      	adds	r2, #1
 8005e8a:	7812      	ldrb	r2, [r2, #0]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	021b      	lsls	r3, r3, #8
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	7812      	ldrb	r2, [r2, #0]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	60fb      	str	r3, [r7, #12]
	return rv;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3714      	adds	r7, #20
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr

08005eaa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b083      	sub	sp, #12
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	1c5a      	adds	r2, r3, #1
 8005eba:	607a      	str	r2, [r7, #4]
 8005ebc:	887a      	ldrh	r2, [r7, #2]
 8005ebe:	b2d2      	uxtb	r2, r2
 8005ec0:	701a      	strb	r2, [r3, #0]
 8005ec2:	887b      	ldrh	r3, [r7, #2]
 8005ec4:	0a1b      	lsrs	r3, r3, #8
 8005ec6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	1c5a      	adds	r2, r3, #1
 8005ecc:	607a      	str	r2, [r7, #4]
 8005ece:	887a      	ldrh	r2, [r7, #2]
 8005ed0:	b2d2      	uxtb	r2, r2
 8005ed2:	701a      	strb	r2, [r3, #0]
}
 8005ed4:	bf00      	nop
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b083      	sub	sp, #12
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	607a      	str	r2, [r7, #4]
 8005ef0:	683a      	ldr	r2, [r7, #0]
 8005ef2:	b2d2      	uxtb	r2, r2
 8005ef4:	701a      	strb	r2, [r3, #0]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	0a1b      	lsrs	r3, r3, #8
 8005efa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	1c5a      	adds	r2, r3, #1
 8005f00:	607a      	str	r2, [r7, #4]
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	b2d2      	uxtb	r2, r2
 8005f06:	701a      	strb	r2, [r3, #0]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	0a1b      	lsrs	r3, r3, #8
 8005f0c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	1c5a      	adds	r2, r3, #1
 8005f12:	607a      	str	r2, [r7, #4]
 8005f14:	683a      	ldr	r2, [r7, #0]
 8005f16:	b2d2      	uxtb	r2, r2
 8005f18:	701a      	strb	r2, [r3, #0]
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	0a1b      	lsrs	r3, r3, #8
 8005f1e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	607a      	str	r2, [r7, #4]
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	b2d2      	uxtb	r2, r2
 8005f2a:	701a      	strb	r2, [r3, #0]
}
 8005f2c:	bf00      	nop
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8005f38:	b480      	push	{r7}
 8005f3a:	b087      	sub	sp, #28
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00d      	beq.n	8005f6e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8005f52:	693a      	ldr	r2, [r7, #16]
 8005f54:	1c53      	adds	r3, r2, #1
 8005f56:	613b      	str	r3, [r7, #16]
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	1c59      	adds	r1, r3, #1
 8005f5c:	6179      	str	r1, [r7, #20]
 8005f5e:	7812      	ldrb	r2, [r2, #0]
 8005f60:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	3b01      	subs	r3, #1
 8005f66:	607b      	str	r3, [r7, #4]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1f1      	bne.n	8005f52 <mem_cpy+0x1a>
	}
}
 8005f6e:	bf00      	nop
 8005f70:	371c      	adds	r7, #28
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr

08005f7a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005f7a:	b480      	push	{r7}
 8005f7c:	b087      	sub	sp, #28
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	60f8      	str	r0, [r7, #12]
 8005f82:	60b9      	str	r1, [r7, #8]
 8005f84:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	1c5a      	adds	r2, r3, #1
 8005f8e:	617a      	str	r2, [r7, #20]
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	b2d2      	uxtb	r2, r2
 8005f94:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	607b      	str	r3, [r7, #4]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d1f3      	bne.n	8005f8a <mem_set+0x10>
}
 8005fa2:	bf00      	nop
 8005fa4:	bf00      	nop
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005fb0:	b480      	push	{r7}
 8005fb2:	b089      	sub	sp, #36	; 0x24
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	61fb      	str	r3, [r7, #28]
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	1c5a      	adds	r2, r3, #1
 8005fcc:	61fa      	str	r2, [r7, #28]
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	4619      	mov	r1, r3
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	1c5a      	adds	r2, r3, #1
 8005fd6:	61ba      	str	r2, [r7, #24]
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	1acb      	subs	r3, r1, r3
 8005fdc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	607b      	str	r3, [r7, #4]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d002      	beq.n	8005ff0 <mem_cmp+0x40>
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d0eb      	beq.n	8005fc8 <mem_cmp+0x18>

	return r;
 8005ff0:	697b      	ldr	r3, [r7, #20]
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3724      	adds	r7, #36	; 0x24
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr

08005ffe <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005ffe:	b480      	push	{r7}
 8006000:	b083      	sub	sp, #12
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
 8006006:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8006008:	e002      	b.n	8006010 <chk_chr+0x12>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	3301      	adds	r3, #1
 800600e:	607b      	str	r3, [r7, #4]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d005      	beq.n	8006024 <chk_chr+0x26>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	461a      	mov	r2, r3
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	4293      	cmp	r3, r2
 8006022:	d1f2      	bne.n	800600a <chk_chr+0xc>
	return *str;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	781b      	ldrb	r3, [r3, #0]
}
 8006028:	4618      	mov	r0, r3
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800603e:	2300      	movs	r3, #0
 8006040:	60bb      	str	r3, [r7, #8]
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	60fb      	str	r3, [r7, #12]
 8006046:	e029      	b.n	800609c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8006048:	4a27      	ldr	r2, [pc, #156]	; (80060e8 <chk_lock+0xb4>)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	011b      	lsls	r3, r3, #4
 800604e:	4413      	add	r3, r2
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d01d      	beq.n	8006092 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006056:	4a24      	ldr	r2, [pc, #144]	; (80060e8 <chk_lock+0xb4>)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	011b      	lsls	r3, r3, #4
 800605c:	4413      	add	r3, r2
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	429a      	cmp	r2, r3
 8006066:	d116      	bne.n	8006096 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8006068:	4a1f      	ldr	r2, [pc, #124]	; (80060e8 <chk_lock+0xb4>)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	011b      	lsls	r3, r3, #4
 800606e:	4413      	add	r3, r2
 8006070:	3304      	adds	r3, #4
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8006078:	429a      	cmp	r2, r3
 800607a:	d10c      	bne.n	8006096 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800607c:	4a1a      	ldr	r2, [pc, #104]	; (80060e8 <chk_lock+0xb4>)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	011b      	lsls	r3, r3, #4
 8006082:	4413      	add	r3, r2
 8006084:	3308      	adds	r3, #8
 8006086:	681a      	ldr	r2, [r3, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800608c:	429a      	cmp	r2, r3
 800608e:	d102      	bne.n	8006096 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8006090:	e007      	b.n	80060a2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8006092:	2301      	movs	r3, #1
 8006094:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3301      	adds	r3, #1
 800609a:	60fb      	str	r3, [r7, #12]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d9d2      	bls.n	8006048 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d109      	bne.n	80060bc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d102      	bne.n	80060b4 <chk_lock+0x80>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d101      	bne.n	80060b8 <chk_lock+0x84>
 80060b4:	2300      	movs	r3, #0
 80060b6:	e010      	b.n	80060da <chk_lock+0xa6>
 80060b8:	2312      	movs	r3, #18
 80060ba:	e00e      	b.n	80060da <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d108      	bne.n	80060d4 <chk_lock+0xa0>
 80060c2:	4a09      	ldr	r2, [pc, #36]	; (80060e8 <chk_lock+0xb4>)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	011b      	lsls	r3, r3, #4
 80060c8:	4413      	add	r3, r2
 80060ca:	330c      	adds	r3, #12
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060d2:	d101      	bne.n	80060d8 <chk_lock+0xa4>
 80060d4:	2310      	movs	r3, #16
 80060d6:	e000      	b.n	80060da <chk_lock+0xa6>
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	200137b0 	.word	0x200137b0

080060ec <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80060f2:	2300      	movs	r3, #0
 80060f4:	607b      	str	r3, [r7, #4]
 80060f6:	e002      	b.n	80060fe <enq_lock+0x12>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	3301      	adds	r3, #1
 80060fc:	607b      	str	r3, [r7, #4]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d806      	bhi.n	8006112 <enq_lock+0x26>
 8006104:	4a09      	ldr	r2, [pc, #36]	; (800612c <enq_lock+0x40>)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	011b      	lsls	r3, r3, #4
 800610a:	4413      	add	r3, r2
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1f2      	bne.n	80060f8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b02      	cmp	r3, #2
 8006116:	bf14      	ite	ne
 8006118:	2301      	movne	r3, #1
 800611a:	2300      	moveq	r3, #0
 800611c:	b2db      	uxtb	r3, r3
}
 800611e:	4618      	mov	r0, r3
 8006120:	370c      	adds	r7, #12
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	200137b0 	.word	0x200137b0

08006130 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800613a:	2300      	movs	r3, #0
 800613c:	60fb      	str	r3, [r7, #12]
 800613e:	e01f      	b.n	8006180 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8006140:	4a41      	ldr	r2, [pc, #260]	; (8006248 <inc_lock+0x118>)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	011b      	lsls	r3, r3, #4
 8006146:	4413      	add	r3, r2
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	429a      	cmp	r2, r3
 8006150:	d113      	bne.n	800617a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8006152:	4a3d      	ldr	r2, [pc, #244]	; (8006248 <inc_lock+0x118>)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	011b      	lsls	r3, r3, #4
 8006158:	4413      	add	r3, r2
 800615a:	3304      	adds	r3, #4
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8006162:	429a      	cmp	r2, r3
 8006164:	d109      	bne.n	800617a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8006166:	4a38      	ldr	r2, [pc, #224]	; (8006248 <inc_lock+0x118>)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	011b      	lsls	r3, r3, #4
 800616c:	4413      	add	r3, r2
 800616e:	3308      	adds	r3, #8
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8006176:	429a      	cmp	r2, r3
 8006178:	d006      	beq.n	8006188 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	3301      	adds	r3, #1
 800617e:	60fb      	str	r3, [r7, #12]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2b01      	cmp	r3, #1
 8006184:	d9dc      	bls.n	8006140 <inc_lock+0x10>
 8006186:	e000      	b.n	800618a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8006188:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2b02      	cmp	r3, #2
 800618e:	d132      	bne.n	80061f6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8006190:	2300      	movs	r3, #0
 8006192:	60fb      	str	r3, [r7, #12]
 8006194:	e002      	b.n	800619c <inc_lock+0x6c>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	3301      	adds	r3, #1
 800619a:	60fb      	str	r3, [r7, #12]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d806      	bhi.n	80061b0 <inc_lock+0x80>
 80061a2:	4a29      	ldr	r2, [pc, #164]	; (8006248 <inc_lock+0x118>)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	011b      	lsls	r3, r3, #4
 80061a8:	4413      	add	r3, r2
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d1f2      	bne.n	8006196 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d101      	bne.n	80061ba <inc_lock+0x8a>
 80061b6:	2300      	movs	r3, #0
 80061b8:	e040      	b.n	800623c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	4922      	ldr	r1, [pc, #136]	; (8006248 <inc_lock+0x118>)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	011b      	lsls	r3, r3, #4
 80061c4:	440b      	add	r3, r1
 80061c6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	689a      	ldr	r2, [r3, #8]
 80061cc:	491e      	ldr	r1, [pc, #120]	; (8006248 <inc_lock+0x118>)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	440b      	add	r3, r1
 80061d4:	3304      	adds	r3, #4
 80061d6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	695a      	ldr	r2, [r3, #20]
 80061dc:	491a      	ldr	r1, [pc, #104]	; (8006248 <inc_lock+0x118>)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	011b      	lsls	r3, r3, #4
 80061e2:	440b      	add	r3, r1
 80061e4:	3308      	adds	r3, #8
 80061e6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80061e8:	4a17      	ldr	r2, [pc, #92]	; (8006248 <inc_lock+0x118>)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	011b      	lsls	r3, r3, #4
 80061ee:	4413      	add	r3, r2
 80061f0:	330c      	adds	r3, #12
 80061f2:	2200      	movs	r2, #0
 80061f4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d009      	beq.n	8006210 <inc_lock+0xe0>
 80061fc:	4a12      	ldr	r2, [pc, #72]	; (8006248 <inc_lock+0x118>)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	011b      	lsls	r3, r3, #4
 8006202:	4413      	add	r3, r2
 8006204:	330c      	adds	r3, #12
 8006206:	881b      	ldrh	r3, [r3, #0]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <inc_lock+0xe0>
 800620c:	2300      	movs	r3, #0
 800620e:	e015      	b.n	800623c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d108      	bne.n	8006228 <inc_lock+0xf8>
 8006216:	4a0c      	ldr	r2, [pc, #48]	; (8006248 <inc_lock+0x118>)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	011b      	lsls	r3, r3, #4
 800621c:	4413      	add	r3, r2
 800621e:	330c      	adds	r3, #12
 8006220:	881b      	ldrh	r3, [r3, #0]
 8006222:	3301      	adds	r3, #1
 8006224:	b29a      	uxth	r2, r3
 8006226:	e001      	b.n	800622c <inc_lock+0xfc>
 8006228:	f44f 7280 	mov.w	r2, #256	; 0x100
 800622c:	4906      	ldr	r1, [pc, #24]	; (8006248 <inc_lock+0x118>)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	011b      	lsls	r3, r3, #4
 8006232:	440b      	add	r3, r1
 8006234:	330c      	adds	r3, #12
 8006236:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	3301      	adds	r3, #1
}
 800623c:	4618      	mov	r0, r3
 800623e:	3714      	adds	r7, #20
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr
 8006248:	200137b0 	.word	0x200137b0

0800624c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	3b01      	subs	r3, #1
 8006258:	607b      	str	r3, [r7, #4]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2b01      	cmp	r3, #1
 800625e:	d825      	bhi.n	80062ac <dec_lock+0x60>
		n = Files[i].ctr;
 8006260:	4a17      	ldr	r2, [pc, #92]	; (80062c0 <dec_lock+0x74>)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	011b      	lsls	r3, r3, #4
 8006266:	4413      	add	r3, r2
 8006268:	330c      	adds	r3, #12
 800626a:	881b      	ldrh	r3, [r3, #0]
 800626c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800626e:	89fb      	ldrh	r3, [r7, #14]
 8006270:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006274:	d101      	bne.n	800627a <dec_lock+0x2e>
 8006276:	2300      	movs	r3, #0
 8006278:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800627a:	89fb      	ldrh	r3, [r7, #14]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d002      	beq.n	8006286 <dec_lock+0x3a>
 8006280:	89fb      	ldrh	r3, [r7, #14]
 8006282:	3b01      	subs	r3, #1
 8006284:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8006286:	4a0e      	ldr	r2, [pc, #56]	; (80062c0 <dec_lock+0x74>)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	011b      	lsls	r3, r3, #4
 800628c:	4413      	add	r3, r2
 800628e:	330c      	adds	r3, #12
 8006290:	89fa      	ldrh	r2, [r7, #14]
 8006292:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8006294:	89fb      	ldrh	r3, [r7, #14]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d105      	bne.n	80062a6 <dec_lock+0x5a>
 800629a:	4a09      	ldr	r2, [pc, #36]	; (80062c0 <dec_lock+0x74>)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	011b      	lsls	r3, r3, #4
 80062a0:	4413      	add	r3, r2
 80062a2:	2200      	movs	r2, #0
 80062a4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80062a6:	2300      	movs	r3, #0
 80062a8:	737b      	strb	r3, [r7, #13]
 80062aa:	e001      	b.n	80062b0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80062ac:	2302      	movs	r3, #2
 80062ae:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80062b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3714      	adds	r7, #20
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	200137b0 	.word	0x200137b0

080062c4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b085      	sub	sp, #20
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80062cc:	2300      	movs	r3, #0
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	e010      	b.n	80062f4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80062d2:	4a0d      	ldr	r2, [pc, #52]	; (8006308 <clear_lock+0x44>)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	011b      	lsls	r3, r3, #4
 80062d8:	4413      	add	r3, r2
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d105      	bne.n	80062ee <clear_lock+0x2a>
 80062e2:	4a09      	ldr	r2, [pc, #36]	; (8006308 <clear_lock+0x44>)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	011b      	lsls	r3, r3, #4
 80062e8:	4413      	add	r3, r2
 80062ea:	2200      	movs	r2, #0
 80062ec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	3301      	adds	r3, #1
 80062f2:	60fb      	str	r3, [r7, #12]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d9eb      	bls.n	80062d2 <clear_lock+0xe>
	}
}
 80062fa:	bf00      	nop
 80062fc:	bf00      	nop
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr
 8006308:	200137b0 	.word	0x200137b0

0800630c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b086      	sub	sp, #24
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8006314:	2300      	movs	r3, #0
 8006316:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	78db      	ldrb	r3, [r3, #3]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d034      	beq.n	800638a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006324:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	7858      	ldrb	r0, [r3, #1]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006330:	2301      	movs	r3, #1
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	f7ff fd40 	bl	8005db8 <disk_write>
 8006338:	4603      	mov	r3, r0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d002      	beq.n	8006344 <sync_window+0x38>
			res = FR_DISK_ERR;
 800633e:	2301      	movs	r3, #1
 8006340:	73fb      	strb	r3, [r7, #15]
 8006342:	e022      	b.n	800638a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a1b      	ldr	r3, [r3, #32]
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	1ad2      	subs	r2, r2, r3
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	699b      	ldr	r3, [r3, #24]
 8006356:	429a      	cmp	r2, r3
 8006358:	d217      	bcs.n	800638a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	789b      	ldrb	r3, [r3, #2]
 800635e:	613b      	str	r3, [r7, #16]
 8006360:	e010      	b.n	8006384 <sync_window+0x78>
					wsect += fs->fsize;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	697a      	ldr	r2, [r7, #20]
 8006368:	4413      	add	r3, r2
 800636a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	7858      	ldrb	r0, [r3, #1]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006376:	2301      	movs	r3, #1
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	f7ff fd1d 	bl	8005db8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	3b01      	subs	r3, #1
 8006382:	613b      	str	r3, [r7, #16]
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	2b01      	cmp	r3, #1
 8006388:	d8eb      	bhi.n	8006362 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800638a:	7bfb      	ldrb	r3, [r7, #15]
}
 800638c:	4618      	mov	r0, r3
 800638e:	3718      	adds	r7, #24
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
 800639c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800639e:	2300      	movs	r3, #0
 80063a0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a6:	683a      	ldr	r2, [r7, #0]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d01b      	beq.n	80063e4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f7ff ffad 	bl	800630c <sync_window>
 80063b2:	4603      	mov	r3, r0
 80063b4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80063b6:	7bfb      	ldrb	r3, [r7, #15]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d113      	bne.n	80063e4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	7858      	ldrb	r0, [r3, #1]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80063c6:	2301      	movs	r3, #1
 80063c8:	683a      	ldr	r2, [r7, #0]
 80063ca:	f7ff fcd5 	bl	8005d78 <disk_read>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d004      	beq.n	80063de <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80063d4:	f04f 33ff 	mov.w	r3, #4294967295
 80063d8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80063da:	2301      	movs	r3, #1
 80063dc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	683a      	ldr	r2, [r7, #0]
 80063e2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 80063e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
	...

080063f0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f7ff ff87 	bl	800630c <sync_window>
 80063fe:	4603      	mov	r3, r0
 8006400:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8006402:	7bfb      	ldrb	r3, [r7, #15]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d158      	bne.n	80064ba <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	2b03      	cmp	r3, #3
 800640e:	d148      	bne.n	80064a2 <sync_fs+0xb2>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	791b      	ldrb	r3, [r3, #4]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d144      	bne.n	80064a2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	3330      	adds	r3, #48	; 0x30
 800641c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006420:	2100      	movs	r1, #0
 8006422:	4618      	mov	r0, r3
 8006424:	f7ff fda9 	bl	8005f7a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	3330      	adds	r3, #48	; 0x30
 800642c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006430:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8006434:	4618      	mov	r0, r3
 8006436:	f7ff fd38 	bl	8005eaa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	3330      	adds	r3, #48	; 0x30
 800643e:	4921      	ldr	r1, [pc, #132]	; (80064c4 <sync_fs+0xd4>)
 8006440:	4618      	mov	r0, r3
 8006442:	f7ff fd4d 	bl	8005ee0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	3330      	adds	r3, #48	; 0x30
 800644a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800644e:	491e      	ldr	r1, [pc, #120]	; (80064c8 <sync_fs+0xd8>)
 8006450:	4618      	mov	r0, r3
 8006452:	f7ff fd45 	bl	8005ee0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	3330      	adds	r3, #48	; 0x30
 800645a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	4619      	mov	r1, r3
 8006464:	4610      	mov	r0, r2
 8006466:	f7ff fd3b 	bl	8005ee0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	3330      	adds	r3, #48	; 0x30
 800646e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	4619      	mov	r1, r3
 8006478:	4610      	mov	r0, r2
 800647a:	f7ff fd31 	bl	8005ee0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	7858      	ldrb	r0, [r3, #1]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006496:	2301      	movs	r3, #1
 8006498:	f7ff fc8e 	bl	8005db8 <disk_write>
			fs->fsi_flag = 0;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	785b      	ldrb	r3, [r3, #1]
 80064a6:	2200      	movs	r2, #0
 80064a8:	2100      	movs	r1, #0
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7ff fca4 	bl	8005df8 <disk_ioctl>
 80064b0:	4603      	mov	r3, r0
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d001      	beq.n	80064ba <sync_fs+0xca>
 80064b6:	2301      	movs	r3, #1
 80064b8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80064ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3710      	adds	r7, #16
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	41615252 	.word	0x41615252
 80064c8:	61417272 	.word	0x61417272

080064cc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	3b02      	subs	r3, #2
 80064da:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	695b      	ldr	r3, [r3, #20]
 80064e0:	3b02      	subs	r3, #2
 80064e2:	683a      	ldr	r2, [r7, #0]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d301      	bcc.n	80064ec <clust2sect+0x20>
 80064e8:	2300      	movs	r3, #0
 80064ea:	e008      	b.n	80064fe <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	895b      	ldrh	r3, [r3, #10]
 80064f0:	461a      	mov	r2, r3
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	fb03 f202 	mul.w	r2, r3, r2
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064fc:	4413      	add	r3, r2
}
 80064fe:	4618      	mov	r0, r3
 8006500:	370c      	adds	r7, #12
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr

0800650a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b086      	sub	sp, #24
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
 8006512:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b01      	cmp	r3, #1
 800651e:	d904      	bls.n	800652a <get_fat+0x20>
 8006520:	693b      	ldr	r3, [r7, #16]
 8006522:	695b      	ldr	r3, [r3, #20]
 8006524:	683a      	ldr	r2, [r7, #0]
 8006526:	429a      	cmp	r2, r3
 8006528:	d302      	bcc.n	8006530 <get_fat+0x26>
		val = 1;	/* Internal error */
 800652a:	2301      	movs	r3, #1
 800652c:	617b      	str	r3, [r7, #20]
 800652e:	e08f      	b.n	8006650 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8006530:	f04f 33ff 	mov.w	r3, #4294967295
 8006534:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	781b      	ldrb	r3, [r3, #0]
 800653a:	2b03      	cmp	r3, #3
 800653c:	d062      	beq.n	8006604 <get_fat+0xfa>
 800653e:	2b03      	cmp	r3, #3
 8006540:	dc7c      	bgt.n	800663c <get_fat+0x132>
 8006542:	2b01      	cmp	r3, #1
 8006544:	d002      	beq.n	800654c <get_fat+0x42>
 8006546:	2b02      	cmp	r3, #2
 8006548:	d042      	beq.n	80065d0 <get_fat+0xc6>
 800654a:	e077      	b.n	800663c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	60fb      	str	r3, [r7, #12]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	085b      	lsrs	r3, r3, #1
 8006554:	68fa      	ldr	r2, [r7, #12]
 8006556:	4413      	add	r3, r2
 8006558:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	6a1a      	ldr	r2, [r3, #32]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	0a5b      	lsrs	r3, r3, #9
 8006562:	4413      	add	r3, r2
 8006564:	4619      	mov	r1, r3
 8006566:	6938      	ldr	r0, [r7, #16]
 8006568:	f7ff ff14 	bl	8006394 <move_window>
 800656c:	4603      	mov	r3, r0
 800656e:	2b00      	cmp	r3, #0
 8006570:	d167      	bne.n	8006642 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	1c5a      	adds	r2, r3, #1
 8006576:	60fa      	str	r2, [r7, #12]
 8006578:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	4413      	add	r3, r2
 8006580:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006584:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	6a1a      	ldr	r2, [r3, #32]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	0a5b      	lsrs	r3, r3, #9
 800658e:	4413      	add	r3, r2
 8006590:	4619      	mov	r1, r3
 8006592:	6938      	ldr	r0, [r7, #16]
 8006594:	f7ff fefe 	bl	8006394 <move_window>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d153      	bne.n	8006646 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065a4:	693a      	ldr	r2, [r7, #16]
 80065a6:	4413      	add	r3, r2
 80065a8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80065ac:	021b      	lsls	r3, r3, #8
 80065ae:	461a      	mov	r2, r3
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d002      	beq.n	80065c6 <get_fat+0xbc>
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	091b      	lsrs	r3, r3, #4
 80065c4:	e002      	b.n	80065cc <get_fat+0xc2>
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065cc:	617b      	str	r3, [r7, #20]
			break;
 80065ce:	e03f      	b.n	8006650 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	6a1a      	ldr	r2, [r3, #32]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	0a1b      	lsrs	r3, r3, #8
 80065d8:	4413      	add	r3, r2
 80065da:	4619      	mov	r1, r3
 80065dc:	6938      	ldr	r0, [r7, #16]
 80065de:	f7ff fed9 	bl	8006394 <move_window>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d130      	bne.n	800664a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	005b      	lsls	r3, r3, #1
 80065f2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80065f6:	4413      	add	r3, r2
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7ff fc1b 	bl	8005e34 <ld_word>
 80065fe:	4603      	mov	r3, r0
 8006600:	617b      	str	r3, [r7, #20]
			break;
 8006602:	e025      	b.n	8006650 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	6a1a      	ldr	r2, [r3, #32]
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	09db      	lsrs	r3, r3, #7
 800660c:	4413      	add	r3, r2
 800660e:	4619      	mov	r1, r3
 8006610:	6938      	ldr	r0, [r7, #16]
 8006612:	f7ff febf 	bl	8006394 <move_window>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d118      	bne.n	800664e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800662a:	4413      	add	r3, r2
 800662c:	4618      	mov	r0, r3
 800662e:	f7ff fc19 	bl	8005e64 <ld_dword>
 8006632:	4603      	mov	r3, r0
 8006634:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006638:	617b      	str	r3, [r7, #20]
			break;
 800663a:	e009      	b.n	8006650 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800663c:	2301      	movs	r3, #1
 800663e:	617b      	str	r3, [r7, #20]
 8006640:	e006      	b.n	8006650 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006642:	bf00      	nop
 8006644:	e004      	b.n	8006650 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006646:	bf00      	nop
 8006648:	e002      	b.n	8006650 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800664a:	bf00      	nop
 800664c:	e000      	b.n	8006650 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800664e:	bf00      	nop
		}
	}

	return val;
 8006650:	697b      	ldr	r3, [r7, #20]
}
 8006652:	4618      	mov	r0, r3
 8006654:	3718      	adds	r7, #24
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}

0800665a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800665a:	b590      	push	{r4, r7, lr}
 800665c:	b089      	sub	sp, #36	; 0x24
 800665e:	af00      	add	r7, sp, #0
 8006660:	60f8      	str	r0, [r7, #12]
 8006662:	60b9      	str	r1, [r7, #8]
 8006664:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006666:	2302      	movs	r3, #2
 8006668:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	2b01      	cmp	r3, #1
 800666e:	f240 80d2 	bls.w	8006816 <put_fat+0x1bc>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	695b      	ldr	r3, [r3, #20]
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	429a      	cmp	r2, r3
 800667a:	f080 80cc 	bcs.w	8006816 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	2b03      	cmp	r3, #3
 8006684:	f000 8096 	beq.w	80067b4 <put_fat+0x15a>
 8006688:	2b03      	cmp	r3, #3
 800668a:	f300 80cd 	bgt.w	8006828 <put_fat+0x1ce>
 800668e:	2b01      	cmp	r3, #1
 8006690:	d002      	beq.n	8006698 <put_fat+0x3e>
 8006692:	2b02      	cmp	r3, #2
 8006694:	d06e      	beq.n	8006774 <put_fat+0x11a>
 8006696:	e0c7      	b.n	8006828 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	61bb      	str	r3, [r7, #24]
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	085b      	lsrs	r3, r3, #1
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	4413      	add	r3, r2
 80066a4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6a1a      	ldr	r2, [r3, #32]
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	0a5b      	lsrs	r3, r3, #9
 80066ae:	4413      	add	r3, r2
 80066b0:	4619      	mov	r1, r3
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f7ff fe6e 	bl	8006394 <move_window>
 80066b8:	4603      	mov	r3, r0
 80066ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80066bc:	7ffb      	ldrb	r3, [r7, #31]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f040 80ab 	bne.w	800681a <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	1c59      	adds	r1, r3, #1
 80066ce:	61b9      	str	r1, [r7, #24]
 80066d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d4:	4413      	add	r3, r2
 80066d6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	f003 0301 	and.w	r3, r3, #1
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00d      	beq.n	80066fe <put_fat+0xa4>
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	b25b      	sxtb	r3, r3
 80066e8:	f003 030f 	and.w	r3, r3, #15
 80066ec:	b25a      	sxtb	r2, r3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	b25b      	sxtb	r3, r3
 80066f6:	4313      	orrs	r3, r2
 80066f8:	b25b      	sxtb	r3, r3
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	e001      	b.n	8006702 <put_fat+0xa8>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	b2db      	uxtb	r3, r3
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2201      	movs	r2, #1
 800670a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6a1a      	ldr	r2, [r3, #32]
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	0a5b      	lsrs	r3, r3, #9
 8006714:	4413      	add	r3, r2
 8006716:	4619      	mov	r1, r3
 8006718:	68f8      	ldr	r0, [r7, #12]
 800671a:	f7ff fe3b 	bl	8006394 <move_window>
 800671e:	4603      	mov	r3, r0
 8006720:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006722:	7ffb      	ldrb	r3, [r7, #31]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d17a      	bne.n	800681e <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006734:	4413      	add	r3, r2
 8006736:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b00      	cmp	r3, #0
 8006740:	d003      	beq.n	800674a <put_fat+0xf0>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	091b      	lsrs	r3, r3, #4
 8006746:	b2db      	uxtb	r3, r3
 8006748:	e00e      	b.n	8006768 <put_fat+0x10e>
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	b25b      	sxtb	r3, r3
 8006750:	f023 030f 	bic.w	r3, r3, #15
 8006754:	b25a      	sxtb	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	0a1b      	lsrs	r3, r3, #8
 800675a:	b25b      	sxtb	r3, r3
 800675c:	f003 030f 	and.w	r3, r3, #15
 8006760:	b25b      	sxtb	r3, r3
 8006762:	4313      	orrs	r3, r2
 8006764:	b25b      	sxtb	r3, r3
 8006766:	b2db      	uxtb	r3, r3
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2201      	movs	r2, #1
 8006770:	70da      	strb	r2, [r3, #3]
			break;
 8006772:	e059      	b.n	8006828 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6a1a      	ldr	r2, [r3, #32]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	0a1b      	lsrs	r3, r3, #8
 800677c:	4413      	add	r3, r2
 800677e:	4619      	mov	r1, r3
 8006780:	68f8      	ldr	r0, [r7, #12]
 8006782:	f7ff fe07 	bl	8006394 <move_window>
 8006786:	4603      	mov	r3, r0
 8006788:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800678a:	7ffb      	ldrb	r3, [r7, #31]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d148      	bne.n	8006822 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	005b      	lsls	r3, r3, #1
 800679a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800679e:	4413      	add	r3, r2
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	b292      	uxth	r2, r2
 80067a4:	4611      	mov	r1, r2
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7ff fb7f 	bl	8005eaa <st_word>
			fs->wflag = 1;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2201      	movs	r2, #1
 80067b0:	70da      	strb	r2, [r3, #3]
			break;
 80067b2:	e039      	b.n	8006828 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a1a      	ldr	r2, [r3, #32]
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	09db      	lsrs	r3, r3, #7
 80067bc:	4413      	add	r3, r2
 80067be:	4619      	mov	r1, r3
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f7ff fde7 	bl	8006394 <move_window>
 80067c6:	4603      	mov	r3, r0
 80067c8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80067ca:	7ffb      	ldrb	r3, [r7, #31]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d12a      	bne.n	8006826 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80067e4:	4413      	add	r3, r2
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7ff fb3c 	bl	8005e64 <ld_dword>
 80067ec:	4603      	mov	r3, r0
 80067ee:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80067f2:	4323      	orrs	r3, r4
 80067f4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006804:	4413      	add	r3, r2
 8006806:	6879      	ldr	r1, [r7, #4]
 8006808:	4618      	mov	r0, r3
 800680a:	f7ff fb69 	bl	8005ee0 <st_dword>
			fs->wflag = 1;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2201      	movs	r2, #1
 8006812:	70da      	strb	r2, [r3, #3]
			break;
 8006814:	e008      	b.n	8006828 <put_fat+0x1ce>
		}
	}
 8006816:	bf00      	nop
 8006818:	e006      	b.n	8006828 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800681a:	bf00      	nop
 800681c:	e004      	b.n	8006828 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800681e:	bf00      	nop
 8006820:	e002      	b.n	8006828 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006822:	bf00      	nop
 8006824:	e000      	b.n	8006828 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006826:	bf00      	nop
	return res;
 8006828:	7ffb      	ldrb	r3, [r7, #31]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3724      	adds	r7, #36	; 0x24
 800682e:	46bd      	mov	sp, r7
 8006830:	bd90      	pop	{r4, r7, pc}

08006832 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b088      	sub	sp, #32
 8006836:	af00      	add	r7, sp, #0
 8006838:	60f8      	str	r0, [r7, #12]
 800683a:	60b9      	str	r1, [r7, #8]
 800683c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800683e:	2300      	movs	r3, #0
 8006840:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	2b01      	cmp	r3, #1
 800684c:	d904      	bls.n	8006858 <remove_chain+0x26>
 800684e:	69bb      	ldr	r3, [r7, #24]
 8006850:	695b      	ldr	r3, [r3, #20]
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	429a      	cmp	r2, r3
 8006856:	d301      	bcc.n	800685c <remove_chain+0x2a>
 8006858:	2302      	movs	r3, #2
 800685a:	e04b      	b.n	80068f4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00c      	beq.n	800687c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8006862:	f04f 32ff 	mov.w	r2, #4294967295
 8006866:	6879      	ldr	r1, [r7, #4]
 8006868:	69b8      	ldr	r0, [r7, #24]
 800686a:	f7ff fef6 	bl	800665a <put_fat>
 800686e:	4603      	mov	r3, r0
 8006870:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8006872:	7ffb      	ldrb	r3, [r7, #31]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d001      	beq.n	800687c <remove_chain+0x4a>
 8006878:	7ffb      	ldrb	r3, [r7, #31]
 800687a:	e03b      	b.n	80068f4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800687c:	68b9      	ldr	r1, [r7, #8]
 800687e:	68f8      	ldr	r0, [r7, #12]
 8006880:	f7ff fe43 	bl	800650a <get_fat>
 8006884:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d031      	beq.n	80068f0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d101      	bne.n	8006896 <remove_chain+0x64>
 8006892:	2302      	movs	r3, #2
 8006894:	e02e      	b.n	80068f4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800689c:	d101      	bne.n	80068a2 <remove_chain+0x70>
 800689e:	2301      	movs	r3, #1
 80068a0:	e028      	b.n	80068f4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80068a2:	2200      	movs	r2, #0
 80068a4:	68b9      	ldr	r1, [r7, #8]
 80068a6:	69b8      	ldr	r0, [r7, #24]
 80068a8:	f7ff fed7 	bl	800665a <put_fat>
 80068ac:	4603      	mov	r3, r0
 80068ae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80068b0:	7ffb      	ldrb	r3, [r7, #31]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d001      	beq.n	80068ba <remove_chain+0x88>
 80068b6:	7ffb      	ldrb	r3, [r7, #31]
 80068b8:	e01c      	b.n	80068f4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	691a      	ldr	r2, [r3, #16]
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	695b      	ldr	r3, [r3, #20]
 80068c2:	3b02      	subs	r3, #2
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d20b      	bcs.n	80068e0 <remove_chain+0xae>
			fs->free_clst++;
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	1c5a      	adds	r2, r3, #1
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 80068d2:	69bb      	ldr	r3, [r7, #24]
 80068d4:	791b      	ldrb	r3, [r3, #4]
 80068d6:	f043 0301 	orr.w	r3, r3, #1
 80068da:	b2da      	uxtb	r2, r3
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80068e4:	69bb      	ldr	r3, [r7, #24]
 80068e6:	695b      	ldr	r3, [r3, #20]
 80068e8:	68ba      	ldr	r2, [r7, #8]
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d3c6      	bcc.n	800687c <remove_chain+0x4a>
 80068ee:	e000      	b.n	80068f2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80068f0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80068f2:	2300      	movs	r3, #0
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3720      	adds	r7, #32
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b088      	sub	sp, #32
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10d      	bne.n	800692e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	68db      	ldr	r3, [r3, #12]
 8006916:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d004      	beq.n	8006928 <create_chain+0x2c>
 800691e:	693b      	ldr	r3, [r7, #16]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	69ba      	ldr	r2, [r7, #24]
 8006924:	429a      	cmp	r2, r3
 8006926:	d31b      	bcc.n	8006960 <create_chain+0x64>
 8006928:	2301      	movs	r3, #1
 800692a:	61bb      	str	r3, [r7, #24]
 800692c:	e018      	b.n	8006960 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800692e:	6839      	ldr	r1, [r7, #0]
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7ff fdea 	bl	800650a <get_fat>
 8006936:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2b01      	cmp	r3, #1
 800693c:	d801      	bhi.n	8006942 <create_chain+0x46>
 800693e:	2301      	movs	r3, #1
 8006940:	e070      	b.n	8006a24 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006948:	d101      	bne.n	800694e <create_chain+0x52>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	e06a      	b.n	8006a24 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	68fa      	ldr	r2, [r7, #12]
 8006954:	429a      	cmp	r2, r3
 8006956:	d201      	bcs.n	800695c <create_chain+0x60>
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	e063      	b.n	8006a24 <create_chain+0x128>
		scl = clst;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	3301      	adds	r3, #1
 8006968:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	69fa      	ldr	r2, [r7, #28]
 8006970:	429a      	cmp	r2, r3
 8006972:	d307      	bcc.n	8006984 <create_chain+0x88>
				ncl = 2;
 8006974:	2302      	movs	r3, #2
 8006976:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006978:	69fa      	ldr	r2, [r7, #28]
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	429a      	cmp	r2, r3
 800697e:	d901      	bls.n	8006984 <create_chain+0x88>
 8006980:	2300      	movs	r3, #0
 8006982:	e04f      	b.n	8006a24 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006984:	69f9      	ldr	r1, [r7, #28]
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7ff fdbf 	bl	800650a <get_fat>
 800698c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00e      	beq.n	80069b2 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2b01      	cmp	r3, #1
 8006998:	d003      	beq.n	80069a2 <create_chain+0xa6>
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069a0:	d101      	bne.n	80069a6 <create_chain+0xaa>
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	e03e      	b.n	8006a24 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80069a6:	69fa      	ldr	r2, [r7, #28]
 80069a8:	69bb      	ldr	r3, [r7, #24]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d1da      	bne.n	8006964 <create_chain+0x68>
 80069ae:	2300      	movs	r3, #0
 80069b0:	e038      	b.n	8006a24 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 80069b2:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80069b4:	f04f 32ff 	mov.w	r2, #4294967295
 80069b8:	69f9      	ldr	r1, [r7, #28]
 80069ba:	6938      	ldr	r0, [r7, #16]
 80069bc:	f7ff fe4d 	bl	800665a <put_fat>
 80069c0:	4603      	mov	r3, r0
 80069c2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80069c4:	7dfb      	ldrb	r3, [r7, #23]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d109      	bne.n	80069de <create_chain+0xe2>
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d006      	beq.n	80069de <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80069d0:	69fa      	ldr	r2, [r7, #28]
 80069d2:	6839      	ldr	r1, [r7, #0]
 80069d4:	6938      	ldr	r0, [r7, #16]
 80069d6:	f7ff fe40 	bl	800665a <put_fat>
 80069da:	4603      	mov	r3, r0
 80069dc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80069de:	7dfb      	ldrb	r3, [r7, #23]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d116      	bne.n	8006a12 <create_chain+0x116>
		fs->last_clst = ncl;
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	69fa      	ldr	r2, [r7, #28]
 80069e8:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	691a      	ldr	r2, [r3, #16]
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	3b02      	subs	r3, #2
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d804      	bhi.n	8006a02 <create_chain+0x106>
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	691b      	ldr	r3, [r3, #16]
 80069fc:	1e5a      	subs	r2, r3, #1
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	791b      	ldrb	r3, [r3, #4]
 8006a06:	f043 0301 	orr.w	r3, r3, #1
 8006a0a:	b2da      	uxtb	r2, r3
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	711a      	strb	r2, [r3, #4]
 8006a10:	e007      	b.n	8006a22 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8006a12:	7dfb      	ldrb	r3, [r7, #23]
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d102      	bne.n	8006a1e <create_chain+0x122>
 8006a18:	f04f 33ff 	mov.w	r3, #4294967295
 8006a1c:	e000      	b.n	8006a20 <create_chain+0x124>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8006a22:	69fb      	ldr	r3, [r7, #28]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3720      	adds	r7, #32
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b087      	sub	sp, #28
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a40:	3304      	adds	r3, #4
 8006a42:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	0a5b      	lsrs	r3, r3, #9
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	8952      	ldrh	r2, [r2, #10]
 8006a4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a50:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	1d1a      	adds	r2, r3, #4
 8006a56:	613a      	str	r2, [r7, #16]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <clmt_clust+0x3a>
 8006a62:	2300      	movs	r3, #0
 8006a64:	e010      	b.n	8006a88 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d307      	bcc.n	8006a7e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	617b      	str	r3, [r7, #20]
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	3304      	adds	r3, #4
 8006a7a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006a7c:	e7e9      	b.n	8006a52 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8006a7e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	681a      	ldr	r2, [r3, #0]
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	4413      	add	r3, r2
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	371c      	adds	r7, #28
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006aaa:	d204      	bcs.n	8006ab6 <dir_sdi+0x22>
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	f003 031f 	and.w	r3, r3, #31
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d001      	beq.n	8006aba <dir_sdi+0x26>
		return FR_INT_ERR;
 8006ab6:	2302      	movs	r3, #2
 8006ab8:	e063      	b.n	8006b82 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	683a      	ldr	r2, [r7, #0]
 8006abe:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d106      	bne.n	8006ada <dir_sdi+0x46>
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	781b      	ldrb	r3, [r3, #0]
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d902      	bls.n	8006ada <dir_sdi+0x46>
		clst = fs->dirbase;
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d10c      	bne.n	8006afa <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	095b      	lsrs	r3, r3, #5
 8006ae4:	693a      	ldr	r2, [r7, #16]
 8006ae6:	8912      	ldrh	r2, [r2, #8]
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d301      	bcc.n	8006af0 <dir_sdi+0x5c>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e048      	b.n	8006b82 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	61da      	str	r2, [r3, #28]
 8006af8:	e029      	b.n	8006b4e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	895b      	ldrh	r3, [r3, #10]
 8006afe:	025b      	lsls	r3, r3, #9
 8006b00:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006b02:	e019      	b.n	8006b38 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6979      	ldr	r1, [r7, #20]
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7ff fcfe 	bl	800650a <get_fat>
 8006b0e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b16:	d101      	bne.n	8006b1c <dir_sdi+0x88>
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e032      	b.n	8006b82 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d904      	bls.n	8006b2c <dir_sdi+0x98>
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d301      	bcc.n	8006b30 <dir_sdi+0x9c>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	e028      	b.n	8006b82 <dir_sdi+0xee>
			ofs -= csz;
 8006b30:	683a      	ldr	r2, [r7, #0]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006b38:	683a      	ldr	r2, [r7, #0]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d2e1      	bcs.n	8006b04 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8006b40:	6979      	ldr	r1, [r7, #20]
 8006b42:	6938      	ldr	r0, [r7, #16]
 8006b44:	f7ff fcc2 	bl	80064cc <clust2sect>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	697a      	ldr	r2, [r7, #20]
 8006b52:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	69db      	ldr	r3, [r3, #28]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d101      	bne.n	8006b60 <dir_sdi+0xcc>
 8006b5c:	2302      	movs	r3, #2
 8006b5e:	e010      	b.n	8006b82 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	69da      	ldr	r2, [r3, #28]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	0a5b      	lsrs	r3, r3, #9
 8006b68:	441a      	add	r2, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b7a:	441a      	add	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006b80:	2300      	movs	r3, #0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3718      	adds	r7, #24
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006b8a:	b580      	push	{r7, lr}
 8006b8c:	b086      	sub	sp, #24
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
 8006b92:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	695b      	ldr	r3, [r3, #20]
 8006b9e:	3320      	adds	r3, #32
 8006ba0:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	69db      	ldr	r3, [r3, #28]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <dir_next+0x28>
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006bb0:	d301      	bcc.n	8006bb6 <dir_next+0x2c>
 8006bb2:	2304      	movs	r3, #4
 8006bb4:	e0aa      	b.n	8006d0c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f040 8098 	bne.w	8006cf2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	1c5a      	adds	r2, r3, #1
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	699b      	ldr	r3, [r3, #24]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d10b      	bne.n	8006bec <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	095b      	lsrs	r3, r3, #5
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	8912      	ldrh	r2, [r2, #8]
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	f0c0 8088 	bcc.w	8006cf2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	61da      	str	r2, [r3, #28]
 8006be8:	2304      	movs	r3, #4
 8006bea:	e08f      	b.n	8006d0c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	0a5b      	lsrs	r3, r3, #9
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	8952      	ldrh	r2, [r2, #10]
 8006bf4:	3a01      	subs	r2, #1
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d17a      	bne.n	8006cf2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	4619      	mov	r1, r3
 8006c04:	4610      	mov	r0, r2
 8006c06:	f7ff fc80 	bl	800650a <get_fat>
 8006c0a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d801      	bhi.n	8006c16 <dir_next+0x8c>
 8006c12:	2302      	movs	r3, #2
 8006c14:	e07a      	b.n	8006d0c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c1c:	d101      	bne.n	8006c22 <dir_next+0x98>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e074      	b.n	8006d0c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d358      	bcc.n	8006cde <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d104      	bne.n	8006c3c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2200      	movs	r2, #0
 8006c36:	61da      	str	r2, [r3, #28]
 8006c38:	2304      	movs	r3, #4
 8006c3a:	e067      	b.n	8006d0c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	4619      	mov	r1, r3
 8006c44:	4610      	mov	r0, r2
 8006c46:	f7ff fe59 	bl	80068fc <create_chain>
 8006c4a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d101      	bne.n	8006c56 <dir_next+0xcc>
 8006c52:	2307      	movs	r3, #7
 8006c54:	e05a      	b.n	8006d0c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d101      	bne.n	8006c60 <dir_next+0xd6>
 8006c5c:	2302      	movs	r3, #2
 8006c5e:	e055      	b.n	8006d0c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c66:	d101      	bne.n	8006c6c <dir_next+0xe2>
 8006c68:	2301      	movs	r3, #1
 8006c6a:	e04f      	b.n	8006d0c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f7ff fb4d 	bl	800630c <sync_window>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d001      	beq.n	8006c7c <dir_next+0xf2>
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e047      	b.n	8006d0c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	3330      	adds	r3, #48	; 0x30
 8006c80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c84:	2100      	movs	r1, #0
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7ff f977 	bl	8005f7a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	613b      	str	r3, [r7, #16]
 8006c90:	6979      	ldr	r1, [r7, #20]
 8006c92:	68f8      	ldr	r0, [r7, #12]
 8006c94:	f7ff fc1a 	bl	80064cc <clust2sect>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	62da      	str	r2, [r3, #44]	; 0x2c
 8006c9e:	e012      	b.n	8006cc6 <dir_next+0x13c>
						fs->wflag = 1;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006ca6:	68f8      	ldr	r0, [r7, #12]
 8006ca8:	f7ff fb30 	bl	800630c <sync_window>
 8006cac:	4603      	mov	r3, r0
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d001      	beq.n	8006cb6 <dir_next+0x12c>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e02a      	b.n	8006d0c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	613b      	str	r3, [r7, #16]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc0:	1c5a      	adds	r2, r3, #1
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	62da      	str	r2, [r3, #44]	; 0x2c
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	895b      	ldrh	r3, [r3, #10]
 8006cca:	461a      	mov	r2, r3
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d3e6      	bcc.n	8006ca0 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	1ad2      	subs	r2, r2, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	697a      	ldr	r2, [r7, #20]
 8006ce2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006ce4:	6979      	ldr	r1, [r7, #20]
 8006ce6:	68f8      	ldr	r0, [r7, #12]
 8006ce8:	f7ff fbf0 	bl	80064cc <clust2sect>
 8006cec:	4602      	mov	r2, r0
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d04:	441a      	add	r2, r3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3718      	adds	r7, #24
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b086      	sub	sp, #24
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006d24:	2100      	movs	r1, #0
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f7ff feb4 	bl	8006a94 <dir_sdi>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8006d30:	7dfb      	ldrb	r3, [r7, #23]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d12b      	bne.n	8006d8e <dir_alloc+0x7a>
		n = 0;
 8006d36:	2300      	movs	r3, #0
 8006d38:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	69db      	ldr	r3, [r3, #28]
 8006d3e:	4619      	mov	r1, r3
 8006d40:	68f8      	ldr	r0, [r7, #12]
 8006d42:	f7ff fb27 	bl	8006394 <move_window>
 8006d46:	4603      	mov	r3, r0
 8006d48:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006d4a:	7dfb      	ldrb	r3, [r7, #23]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d11d      	bne.n	8006d8c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6a1b      	ldr	r3, [r3, #32]
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	2be5      	cmp	r3, #229	; 0xe5
 8006d58:	d004      	beq.n	8006d64 <dir_alloc+0x50>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a1b      	ldr	r3, [r3, #32]
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d107      	bne.n	8006d74 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	3301      	adds	r3, #1
 8006d68:	613b      	str	r3, [r7, #16]
 8006d6a:	693a      	ldr	r2, [r7, #16]
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d102      	bne.n	8006d78 <dir_alloc+0x64>
 8006d72:	e00c      	b.n	8006d8e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006d74:	2300      	movs	r3, #0
 8006d76:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006d78:	2101      	movs	r1, #1
 8006d7a:	6878      	ldr	r0, [r7, #4]
 8006d7c:	f7ff ff05 	bl	8006b8a <dir_next>
 8006d80:	4603      	mov	r3, r0
 8006d82:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006d84:	7dfb      	ldrb	r3, [r7, #23]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d0d7      	beq.n	8006d3a <dir_alloc+0x26>
 8006d8a:	e000      	b.n	8006d8e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006d8c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006d8e:	7dfb      	ldrb	r3, [r7, #23]
 8006d90:	2b04      	cmp	r3, #4
 8006d92:	d101      	bne.n	8006d98 <dir_alloc+0x84>
 8006d94:	2307      	movs	r3, #7
 8006d96:	75fb      	strb	r3, [r7, #23]
	return res;
 8006d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3718      	adds	r7, #24
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}

08006da2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006da2:	b580      	push	{r7, lr}
 8006da4:	b084      	sub	sp, #16
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
 8006daa:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	331a      	adds	r3, #26
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7ff f83f 	bl	8005e34 <ld_word>
 8006db6:	4603      	mov	r3, r0
 8006db8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	2b03      	cmp	r3, #3
 8006dc0:	d109      	bne.n	8006dd6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	3314      	adds	r3, #20
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7ff f834 	bl	8005e34 <ld_word>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	041b      	lsls	r3, r3, #16
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3710      	adds	r7, #16
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	331a      	adds	r3, #26
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	b292      	uxth	r2, r2
 8006df4:	4611      	mov	r1, r2
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7ff f857 	bl	8005eaa <st_word>
	if (fs->fs_type == FS_FAT32) {
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	2b03      	cmp	r3, #3
 8006e02:	d109      	bne.n	8006e18 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	f103 0214 	add.w	r2, r3, #20
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	0c1b      	lsrs	r3, r3, #16
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	4619      	mov	r1, r3
 8006e12:	4610      	mov	r0, r2
 8006e14:	f7ff f849 	bl	8005eaa <st_word>
	}
}
 8006e18:	bf00      	nop
 8006e1a:	3710      	adds	r7, #16
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b086      	sub	sp, #24
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8006e2e:	2100      	movs	r1, #0
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f7ff fe2f 	bl	8006a94 <dir_sdi>
 8006e36:	4603      	mov	r3, r0
 8006e38:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006e3a:	7dfb      	ldrb	r3, [r7, #23]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d001      	beq.n	8006e44 <dir_find+0x24>
 8006e40:	7dfb      	ldrb	r3, [r7, #23]
 8006e42:	e03e      	b.n	8006ec2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	69db      	ldr	r3, [r3, #28]
 8006e48:	4619      	mov	r1, r3
 8006e4a:	6938      	ldr	r0, [r7, #16]
 8006e4c:	f7ff faa2 	bl	8006394 <move_window>
 8006e50:	4603      	mov	r3, r0
 8006e52:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006e54:	7dfb      	ldrb	r3, [r7, #23]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d12f      	bne.n	8006eba <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8006e62:	7bfb      	ldrb	r3, [r7, #15]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d102      	bne.n	8006e6e <dir_find+0x4e>
 8006e68:	2304      	movs	r3, #4
 8006e6a:	75fb      	strb	r3, [r7, #23]
 8006e6c:	e028      	b.n	8006ec0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a1b      	ldr	r3, [r3, #32]
 8006e72:	330b      	adds	r3, #11
 8006e74:	781b      	ldrb	r3, [r3, #0]
 8006e76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	330b      	adds	r3, #11
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	f003 0308 	and.w	r3, r3, #8
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d10a      	bne.n	8006ea6 <dir_find+0x86>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a18      	ldr	r0, [r3, #32]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	3324      	adds	r3, #36	; 0x24
 8006e98:	220b      	movs	r2, #11
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	f7ff f888 	bl	8005fb0 <mem_cmp>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00b      	beq.n	8006ebe <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006ea6:	2100      	movs	r1, #0
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f7ff fe6e 	bl	8006b8a <dir_next>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006eb2:	7dfb      	ldrb	r3, [r7, #23]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d0c5      	beq.n	8006e44 <dir_find+0x24>
 8006eb8:	e002      	b.n	8006ec0 <dir_find+0xa0>
		if (res != FR_OK) break;
 8006eba:	bf00      	nop
 8006ebc:	e000      	b.n	8006ec0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006ebe:	bf00      	nop

	return res;
 8006ec0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3718      	adds	r7, #24
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}

08006eca <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006eca:	b580      	push	{r7, lr}
 8006ecc:	b084      	sub	sp, #16
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8006ed8:	2101      	movs	r1, #1
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f7ff ff1a 	bl	8006d14 <dir_alloc>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d11c      	bne.n	8006f24 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	69db      	ldr	r3, [r3, #28]
 8006eee:	4619      	mov	r1, r3
 8006ef0:	68b8      	ldr	r0, [r7, #8]
 8006ef2:	f7ff fa4f 	bl	8006394 <move_window>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8006efa:	7bfb      	ldrb	r3, [r7, #15]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d111      	bne.n	8006f24 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	2220      	movs	r2, #32
 8006f06:	2100      	movs	r1, #0
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7ff f836 	bl	8005f7a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a18      	ldr	r0, [r3, #32]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	3324      	adds	r3, #36	; 0x24
 8006f16:	220b      	movs	r2, #11
 8006f18:	4619      	mov	r1, r3
 8006f1a:	f7ff f80d 	bl	8005f38 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	2201      	movs	r2, #1
 8006f22:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3710      	adds	r7, #16
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
	...

08006f30 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b088      	sub	sp, #32
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	60fb      	str	r3, [r7, #12]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	3324      	adds	r3, #36	; 0x24
 8006f44:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006f46:	220b      	movs	r2, #11
 8006f48:	2120      	movs	r1, #32
 8006f4a:	68b8      	ldr	r0, [r7, #8]
 8006f4c:	f7ff f815 	bl	8005f7a <mem_set>
	si = i = 0; ni = 8;
 8006f50:	2300      	movs	r3, #0
 8006f52:	613b      	str	r3, [r7, #16]
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	61fb      	str	r3, [r7, #28]
 8006f58:	2308      	movs	r3, #8
 8006f5a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	1c5a      	adds	r2, r3, #1
 8006f60:	61fa      	str	r2, [r7, #28]
 8006f62:	68fa      	ldr	r2, [r7, #12]
 8006f64:	4413      	add	r3, r2
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006f6a:	7efb      	ldrb	r3, [r7, #27]
 8006f6c:	2b20      	cmp	r3, #32
 8006f6e:	d94e      	bls.n	800700e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006f70:	7efb      	ldrb	r3, [r7, #27]
 8006f72:	2b2f      	cmp	r3, #47	; 0x2f
 8006f74:	d006      	beq.n	8006f84 <create_name+0x54>
 8006f76:	7efb      	ldrb	r3, [r7, #27]
 8006f78:	2b5c      	cmp	r3, #92	; 0x5c
 8006f7a:	d110      	bne.n	8006f9e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006f7c:	e002      	b.n	8006f84 <create_name+0x54>
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	3301      	adds	r3, #1
 8006f82:	61fb      	str	r3, [r7, #28]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	4413      	add	r3, r2
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	2b2f      	cmp	r3, #47	; 0x2f
 8006f8e:	d0f6      	beq.n	8006f7e <create_name+0x4e>
 8006f90:	68fa      	ldr	r2, [r7, #12]
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	4413      	add	r3, r2
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	2b5c      	cmp	r3, #92	; 0x5c
 8006f9a:	d0f0      	beq.n	8006f7e <create_name+0x4e>
			break;
 8006f9c:	e038      	b.n	8007010 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006f9e:	7efb      	ldrb	r3, [r7, #27]
 8006fa0:	2b2e      	cmp	r3, #46	; 0x2e
 8006fa2:	d003      	beq.n	8006fac <create_name+0x7c>
 8006fa4:	693a      	ldr	r2, [r7, #16]
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d30c      	bcc.n	8006fc6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	2b0b      	cmp	r3, #11
 8006fb0:	d002      	beq.n	8006fb8 <create_name+0x88>
 8006fb2:	7efb      	ldrb	r3, [r7, #27]
 8006fb4:	2b2e      	cmp	r3, #46	; 0x2e
 8006fb6:	d001      	beq.n	8006fbc <create_name+0x8c>
 8006fb8:	2306      	movs	r3, #6
 8006fba:	e044      	b.n	8007046 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8006fbc:	2308      	movs	r3, #8
 8006fbe:	613b      	str	r3, [r7, #16]
 8006fc0:	230b      	movs	r3, #11
 8006fc2:	617b      	str	r3, [r7, #20]
			continue;
 8006fc4:	e022      	b.n	800700c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8006fc6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	da04      	bge.n	8006fd8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8006fce:	7efb      	ldrb	r3, [r7, #27]
 8006fd0:	3b80      	subs	r3, #128	; 0x80
 8006fd2:	4a1f      	ldr	r2, [pc, #124]	; (8007050 <create_name+0x120>)
 8006fd4:	5cd3      	ldrb	r3, [r2, r3]
 8006fd6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8006fd8:	7efb      	ldrb	r3, [r7, #27]
 8006fda:	4619      	mov	r1, r3
 8006fdc:	481d      	ldr	r0, [pc, #116]	; (8007054 <create_name+0x124>)
 8006fde:	f7ff f80e 	bl	8005ffe <chk_chr>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d001      	beq.n	8006fec <create_name+0xbc>
 8006fe8:	2306      	movs	r3, #6
 8006fea:	e02c      	b.n	8007046 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8006fec:	7efb      	ldrb	r3, [r7, #27]
 8006fee:	2b60      	cmp	r3, #96	; 0x60
 8006ff0:	d905      	bls.n	8006ffe <create_name+0xce>
 8006ff2:	7efb      	ldrb	r3, [r7, #27]
 8006ff4:	2b7a      	cmp	r3, #122	; 0x7a
 8006ff6:	d802      	bhi.n	8006ffe <create_name+0xce>
 8006ff8:	7efb      	ldrb	r3, [r7, #27]
 8006ffa:	3b20      	subs	r3, #32
 8006ffc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	1c5a      	adds	r2, r3, #1
 8007002:	613a      	str	r2, [r7, #16]
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	4413      	add	r3, r2
 8007008:	7efa      	ldrb	r2, [r7, #27]
 800700a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800700c:	e7a6      	b.n	8006f5c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800700e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8007010:	68fa      	ldr	r2, [r7, #12]
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	441a      	add	r2, r3
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d101      	bne.n	8007024 <create_name+0xf4>
 8007020:	2306      	movs	r3, #6
 8007022:	e010      	b.n	8007046 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	2be5      	cmp	r3, #229	; 0xe5
 800702a:	d102      	bne.n	8007032 <create_name+0x102>
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2205      	movs	r2, #5
 8007030:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8007032:	7efb      	ldrb	r3, [r7, #27]
 8007034:	2b20      	cmp	r3, #32
 8007036:	d801      	bhi.n	800703c <create_name+0x10c>
 8007038:	2204      	movs	r2, #4
 800703a:	e000      	b.n	800703e <create_name+0x10e>
 800703c:	2200      	movs	r2, #0
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	330b      	adds	r3, #11
 8007042:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8007044:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8007046:	4618      	mov	r0, r3
 8007048:	3720      	adds	r7, #32
 800704a:	46bd      	mov	sp, r7
 800704c:	bd80      	pop	{r7, pc}
 800704e:	bf00      	nop
 8007050:	08009ae0 	.word	0x08009ae0
 8007054:	08009a14 	.word	0x08009a14

08007058 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b086      	sub	sp, #24
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800706c:	e002      	b.n	8007074 <follow_path+0x1c>
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	3301      	adds	r3, #1
 8007072:	603b      	str	r3, [r7, #0]
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	781b      	ldrb	r3, [r3, #0]
 8007078:	2b2f      	cmp	r3, #47	; 0x2f
 800707a:	d0f8      	beq.n	800706e <follow_path+0x16>
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	781b      	ldrb	r3, [r3, #0]
 8007080:	2b5c      	cmp	r3, #92	; 0x5c
 8007082:	d0f4      	beq.n	800706e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	2200      	movs	r2, #0
 8007088:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	781b      	ldrb	r3, [r3, #0]
 800708e:	2b1f      	cmp	r3, #31
 8007090:	d80a      	bhi.n	80070a8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2280      	movs	r2, #128	; 0x80
 8007096:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800709a:	2100      	movs	r1, #0
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f7ff fcf9 	bl	8006a94 <dir_sdi>
 80070a2:	4603      	mov	r3, r0
 80070a4:	75fb      	strb	r3, [r7, #23]
 80070a6:	e043      	b.n	8007130 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80070a8:	463b      	mov	r3, r7
 80070aa:	4619      	mov	r1, r3
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f7ff ff3f 	bl	8006f30 <create_name>
 80070b2:	4603      	mov	r3, r0
 80070b4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80070b6:	7dfb      	ldrb	r3, [r7, #23]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d134      	bne.n	8007126 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f7ff feaf 	bl	8006e20 <dir_find>
 80070c2:	4603      	mov	r3, r0
 80070c4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80070cc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80070ce:	7dfb      	ldrb	r3, [r7, #23]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00a      	beq.n	80070ea <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80070d4:	7dfb      	ldrb	r3, [r7, #23]
 80070d6:	2b04      	cmp	r3, #4
 80070d8:	d127      	bne.n	800712a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80070da:	7afb      	ldrb	r3, [r7, #11]
 80070dc:	f003 0304 	and.w	r3, r3, #4
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d122      	bne.n	800712a <follow_path+0xd2>
 80070e4:	2305      	movs	r3, #5
 80070e6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80070e8:	e01f      	b.n	800712a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80070ea:	7afb      	ldrb	r3, [r7, #11]
 80070ec:	f003 0304 	and.w	r3, r3, #4
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d11c      	bne.n	800712e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	799b      	ldrb	r3, [r3, #6]
 80070f8:	f003 0310 	and.w	r3, r3, #16
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d102      	bne.n	8007106 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8007100:	2305      	movs	r3, #5
 8007102:	75fb      	strb	r3, [r7, #23]
 8007104:	e014      	b.n	8007130 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007114:	4413      	add	r3, r2
 8007116:	4619      	mov	r1, r3
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f7ff fe42 	bl	8006da2 <ld_clust>
 800711e:	4602      	mov	r2, r0
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8007124:	e7c0      	b.n	80070a8 <follow_path+0x50>
			if (res != FR_OK) break;
 8007126:	bf00      	nop
 8007128:	e002      	b.n	8007130 <follow_path+0xd8>
				break;
 800712a:	bf00      	nop
 800712c:	e000      	b.n	8007130 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800712e:	bf00      	nop
			}
		}
	}

	return res;
 8007130:	7dfb      	ldrb	r3, [r7, #23]
}
 8007132:	4618      	mov	r0, r3
 8007134:	3718      	adds	r7, #24
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800713a:	b480      	push	{r7}
 800713c:	b087      	sub	sp, #28
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8007142:	f04f 33ff 	mov.w	r3, #4294967295
 8007146:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d031      	beq.n	80071b4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	617b      	str	r3, [r7, #20]
 8007156:	e002      	b.n	800715e <get_ldnumber+0x24>
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	3301      	adds	r3, #1
 800715c:	617b      	str	r3, [r7, #20]
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	2b20      	cmp	r3, #32
 8007164:	d903      	bls.n	800716e <get_ldnumber+0x34>
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	2b3a      	cmp	r3, #58	; 0x3a
 800716c:	d1f4      	bne.n	8007158 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	781b      	ldrb	r3, [r3, #0]
 8007172:	2b3a      	cmp	r3, #58	; 0x3a
 8007174:	d11c      	bne.n	80071b0 <get_ldnumber+0x76>
			tp = *path;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	1c5a      	adds	r2, r3, #1
 8007180:	60fa      	str	r2, [r7, #12]
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	3b30      	subs	r3, #48	; 0x30
 8007186:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	2b09      	cmp	r3, #9
 800718c:	d80e      	bhi.n	80071ac <get_ldnumber+0x72>
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	429a      	cmp	r2, r3
 8007194:	d10a      	bne.n	80071ac <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d107      	bne.n	80071ac <get_ldnumber+0x72>
					vol = (int)i;
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	3301      	adds	r3, #1
 80071a4:	617b      	str	r3, [r7, #20]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	697a      	ldr	r2, [r7, #20]
 80071aa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	e002      	b.n	80071b6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80071b0:	2300      	movs	r3, #0
 80071b2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80071b4:	693b      	ldr	r3, [r7, #16]
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	371c      	adds	r7, #28
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr
	...

080071c4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2200      	movs	r2, #0
 80071d2:	70da      	strb	r2, [r3, #3]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f04f 32ff 	mov.w	r2, #4294967295
 80071da:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80071dc:	6839      	ldr	r1, [r7, #0]
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7ff f8d8 	bl	8006394 <move_window>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d001      	beq.n	80071ee <check_fs+0x2a>
 80071ea:	2304      	movs	r3, #4
 80071ec:	e038      	b.n	8007260 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	3330      	adds	r3, #48	; 0x30
 80071f2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80071f6:	4618      	mov	r0, r3
 80071f8:	f7fe fe1c 	bl	8005e34 <ld_word>
 80071fc:	4603      	mov	r3, r0
 80071fe:	461a      	mov	r2, r3
 8007200:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007204:	429a      	cmp	r2, r3
 8007206:	d001      	beq.n	800720c <check_fs+0x48>
 8007208:	2303      	movs	r3, #3
 800720a:	e029      	b.n	8007260 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007212:	2be9      	cmp	r3, #233	; 0xe9
 8007214:	d009      	beq.n	800722a <check_fs+0x66>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800721c:	2beb      	cmp	r3, #235	; 0xeb
 800721e:	d11e      	bne.n	800725e <check_fs+0x9a>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007226:	2b90      	cmp	r3, #144	; 0x90
 8007228:	d119      	bne.n	800725e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	3330      	adds	r3, #48	; 0x30
 800722e:	3336      	adds	r3, #54	; 0x36
 8007230:	4618      	mov	r0, r3
 8007232:	f7fe fe17 	bl	8005e64 <ld_dword>
 8007236:	4603      	mov	r3, r0
 8007238:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800723c:	4a0a      	ldr	r2, [pc, #40]	; (8007268 <check_fs+0xa4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d101      	bne.n	8007246 <check_fs+0x82>
 8007242:	2300      	movs	r3, #0
 8007244:	e00c      	b.n	8007260 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	3330      	adds	r3, #48	; 0x30
 800724a:	3352      	adds	r3, #82	; 0x52
 800724c:	4618      	mov	r0, r3
 800724e:	f7fe fe09 	bl	8005e64 <ld_dword>
 8007252:	4603      	mov	r3, r0
 8007254:	4a05      	ldr	r2, [pc, #20]	; (800726c <check_fs+0xa8>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d101      	bne.n	800725e <check_fs+0x9a>
 800725a:	2300      	movs	r3, #0
 800725c:	e000      	b.n	8007260 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800725e:	2302      	movs	r3, #2
}
 8007260:	4618      	mov	r0, r3
 8007262:	3708      	adds	r7, #8
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	00544146 	.word	0x00544146
 800726c:	33544146 	.word	0x33544146

08007270 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b096      	sub	sp, #88	; 0x58
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	4613      	mov	r3, r2
 800727c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	2200      	movs	r2, #0
 8007282:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8007284:	68f8      	ldr	r0, [r7, #12]
 8007286:	f7ff ff58 	bl	800713a <get_ldnumber>
 800728a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800728c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800728e:	2b00      	cmp	r3, #0
 8007290:	da01      	bge.n	8007296 <find_volume+0x26>
 8007292:	230b      	movs	r3, #11
 8007294:	e22d      	b.n	80076f2 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8007296:	4aa1      	ldr	r2, [pc, #644]	; (800751c <find_volume+0x2ac>)
 8007298:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800729a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800729e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80072a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d101      	bne.n	80072aa <find_volume+0x3a>
 80072a6:	230c      	movs	r3, #12
 80072a8:	e223      	b.n	80076f2 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80072ae:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80072b0:	79fb      	ldrb	r3, [r7, #7]
 80072b2:	f023 0301 	bic.w	r3, r3, #1
 80072b6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80072b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d01a      	beq.n	80072f6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80072c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c2:	785b      	ldrb	r3, [r3, #1]
 80072c4:	4618      	mov	r0, r3
 80072c6:	f7fe fd17 	bl	8005cf8 <disk_status>
 80072ca:	4603      	mov	r3, r0
 80072cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80072d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80072d4:	f003 0301 	and.w	r3, r3, #1
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d10c      	bne.n	80072f6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80072dc:	79fb      	ldrb	r3, [r7, #7]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d007      	beq.n	80072f2 <find_volume+0x82>
 80072e2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80072e6:	f003 0304 	and.w	r3, r3, #4
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d001      	beq.n	80072f2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80072ee:	230a      	movs	r3, #10
 80072f0:	e1ff      	b.n	80076f2 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 80072f2:	2300      	movs	r3, #0
 80072f4:	e1fd      	b.n	80076f2 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80072f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072f8:	2200      	movs	r2, #0
 80072fa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80072fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007302:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8007304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007306:	785b      	ldrb	r3, [r3, #1]
 8007308:	4618      	mov	r0, r3
 800730a:	f7fe fd0f 	bl	8005d2c <disk_initialize>
 800730e:	4603      	mov	r3, r0
 8007310:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8007314:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b00      	cmp	r3, #0
 800731e:	d001      	beq.n	8007324 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8007320:	2303      	movs	r3, #3
 8007322:	e1e6      	b.n	80076f2 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8007324:	79fb      	ldrb	r3, [r7, #7]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d007      	beq.n	800733a <find_volume+0xca>
 800732a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800732e:	f003 0304 	and.w	r3, r3, #4
 8007332:	2b00      	cmp	r3, #0
 8007334:	d001      	beq.n	800733a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8007336:	230a      	movs	r3, #10
 8007338:	e1db      	b.n	80076f2 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800733a:	2300      	movs	r3, #0
 800733c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800733e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007340:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007342:	f7ff ff3f 	bl	80071c4 <check_fs>
 8007346:	4603      	mov	r3, r0
 8007348:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800734c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007350:	2b02      	cmp	r3, #2
 8007352:	d149      	bne.n	80073e8 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007354:	2300      	movs	r3, #0
 8007356:	643b      	str	r3, [r7, #64]	; 0x40
 8007358:	e01e      	b.n	8007398 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800735a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800735c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007362:	011b      	lsls	r3, r3, #4
 8007364:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8007368:	4413      	add	r3, r2
 800736a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800736c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736e:	3304      	adds	r3, #4
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d006      	beq.n	8007384 <find_volume+0x114>
 8007376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007378:	3308      	adds	r3, #8
 800737a:	4618      	mov	r0, r3
 800737c:	f7fe fd72 	bl	8005e64 <ld_dword>
 8007380:	4602      	mov	r2, r0
 8007382:	e000      	b.n	8007386 <find_volume+0x116>
 8007384:	2200      	movs	r2, #0
 8007386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	3358      	adds	r3, #88	; 0x58
 800738c:	443b      	add	r3, r7
 800738e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007392:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007394:	3301      	adds	r3, #1
 8007396:	643b      	str	r3, [r7, #64]	; 0x40
 8007398:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800739a:	2b03      	cmp	r3, #3
 800739c:	d9dd      	bls.n	800735a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800739e:	2300      	movs	r3, #0
 80073a0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80073a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d002      	beq.n	80073ae <find_volume+0x13e>
 80073a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073aa:	3b01      	subs	r3, #1
 80073ac:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80073ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073b0:	009b      	lsls	r3, r3, #2
 80073b2:	3358      	adds	r3, #88	; 0x58
 80073b4:	443b      	add	r3, r7
 80073b6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80073ba:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80073bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d005      	beq.n	80073ce <find_volume+0x15e>
 80073c2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80073c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80073c6:	f7ff fefd 	bl	80071c4 <check_fs>
 80073ca:	4603      	mov	r3, r0
 80073cc:	e000      	b.n	80073d0 <find_volume+0x160>
 80073ce:	2303      	movs	r3, #3
 80073d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80073d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d905      	bls.n	80073e8 <find_volume+0x178>
 80073dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073de:	3301      	adds	r3, #1
 80073e0:	643b      	str	r3, [r7, #64]	; 0x40
 80073e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073e4:	2b03      	cmp	r3, #3
 80073e6:	d9e2      	bls.n	80073ae <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80073e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80073ec:	2b04      	cmp	r3, #4
 80073ee:	d101      	bne.n	80073f4 <find_volume+0x184>
 80073f0:	2301      	movs	r3, #1
 80073f2:	e17e      	b.n	80076f2 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80073f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d901      	bls.n	8007400 <find_volume+0x190>
 80073fc:	230d      	movs	r3, #13
 80073fe:	e178      	b.n	80076f2 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007402:	3330      	adds	r3, #48	; 0x30
 8007404:	330b      	adds	r3, #11
 8007406:	4618      	mov	r0, r3
 8007408:	f7fe fd14 	bl	8005e34 <ld_word>
 800740c:	4603      	mov	r3, r0
 800740e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007412:	d001      	beq.n	8007418 <find_volume+0x1a8>
 8007414:	230d      	movs	r3, #13
 8007416:	e16c      	b.n	80076f2 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800741a:	3330      	adds	r3, #48	; 0x30
 800741c:	3316      	adds	r3, #22
 800741e:	4618      	mov	r0, r3
 8007420:	f7fe fd08 	bl	8005e34 <ld_word>
 8007424:	4603      	mov	r3, r0
 8007426:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8007428:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800742a:	2b00      	cmp	r3, #0
 800742c:	d106      	bne.n	800743c <find_volume+0x1cc>
 800742e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007430:	3330      	adds	r3, #48	; 0x30
 8007432:	3324      	adds	r3, #36	; 0x24
 8007434:	4618      	mov	r0, r3
 8007436:	f7fe fd15 	bl	8005e64 <ld_dword>
 800743a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800743c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007440:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8007442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007444:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8007448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800744a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800744c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800744e:	789b      	ldrb	r3, [r3, #2]
 8007450:	2b01      	cmp	r3, #1
 8007452:	d005      	beq.n	8007460 <find_volume+0x1f0>
 8007454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007456:	789b      	ldrb	r3, [r3, #2]
 8007458:	2b02      	cmp	r3, #2
 800745a:	d001      	beq.n	8007460 <find_volume+0x1f0>
 800745c:	230d      	movs	r3, #13
 800745e:	e148      	b.n	80076f2 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8007460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007462:	789b      	ldrb	r3, [r3, #2]
 8007464:	461a      	mov	r2, r3
 8007466:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007468:	fb02 f303 	mul.w	r3, r2, r3
 800746c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800746e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007474:	b29a      	uxth	r2, r3
 8007476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007478:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800747a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800747c:	895b      	ldrh	r3, [r3, #10]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d008      	beq.n	8007494 <find_volume+0x224>
 8007482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007484:	895b      	ldrh	r3, [r3, #10]
 8007486:	461a      	mov	r2, r3
 8007488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800748a:	895b      	ldrh	r3, [r3, #10]
 800748c:	3b01      	subs	r3, #1
 800748e:	4013      	ands	r3, r2
 8007490:	2b00      	cmp	r3, #0
 8007492:	d001      	beq.n	8007498 <find_volume+0x228>
 8007494:	230d      	movs	r3, #13
 8007496:	e12c      	b.n	80076f2 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800749a:	3330      	adds	r3, #48	; 0x30
 800749c:	3311      	adds	r3, #17
 800749e:	4618      	mov	r0, r3
 80074a0:	f7fe fcc8 	bl	8005e34 <ld_word>
 80074a4:	4603      	mov	r3, r0
 80074a6:	461a      	mov	r2, r3
 80074a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074aa:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80074ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ae:	891b      	ldrh	r3, [r3, #8]
 80074b0:	f003 030f 	and.w	r3, r3, #15
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d001      	beq.n	80074be <find_volume+0x24e>
 80074ba:	230d      	movs	r3, #13
 80074bc:	e119      	b.n	80076f2 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80074be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c0:	3330      	adds	r3, #48	; 0x30
 80074c2:	3313      	adds	r3, #19
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7fe fcb5 	bl	8005e34 <ld_word>
 80074ca:	4603      	mov	r3, r0
 80074cc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80074ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d106      	bne.n	80074e2 <find_volume+0x272>
 80074d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074d6:	3330      	adds	r3, #48	; 0x30
 80074d8:	3320      	adds	r3, #32
 80074da:	4618      	mov	r0, r3
 80074dc:	f7fe fcc2 	bl	8005e64 <ld_dword>
 80074e0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80074e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074e4:	3330      	adds	r3, #48	; 0x30
 80074e6:	330e      	adds	r3, #14
 80074e8:	4618      	mov	r0, r3
 80074ea:	f7fe fca3 	bl	8005e34 <ld_word>
 80074ee:	4603      	mov	r3, r0
 80074f0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80074f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d101      	bne.n	80074fc <find_volume+0x28c>
 80074f8:	230d      	movs	r3, #13
 80074fa:	e0fa      	b.n	80076f2 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80074fc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80074fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007500:	4413      	add	r3, r2
 8007502:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007504:	8912      	ldrh	r2, [r2, #8]
 8007506:	0912      	lsrs	r2, r2, #4
 8007508:	b292      	uxth	r2, r2
 800750a:	4413      	add	r3, r2
 800750c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800750e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007512:	429a      	cmp	r2, r3
 8007514:	d204      	bcs.n	8007520 <find_volume+0x2b0>
 8007516:	230d      	movs	r3, #13
 8007518:	e0eb      	b.n	80076f2 <find_volume+0x482>
 800751a:	bf00      	nop
 800751c:	200137a8 	.word	0x200137a8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8007520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007522:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007528:	8952      	ldrh	r2, [r2, #10]
 800752a:	fbb3 f3f2 	udiv	r3, r3, r2
 800752e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8007530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <find_volume+0x2ca>
 8007536:	230d      	movs	r3, #13
 8007538:	e0db      	b.n	80076f2 <find_volume+0x482>
		fmt = FS_FAT32;
 800753a:	2303      	movs	r3, #3
 800753c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8007540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007542:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8007546:	4293      	cmp	r3, r2
 8007548:	d802      	bhi.n	8007550 <find_volume+0x2e0>
 800754a:	2302      	movs	r3, #2
 800754c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8007550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007552:	f640 72f5 	movw	r2, #4085	; 0xff5
 8007556:	4293      	cmp	r3, r2
 8007558:	d802      	bhi.n	8007560 <find_volume+0x2f0>
 800755a:	2301      	movs	r3, #1
 800755c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8007560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007562:	1c9a      	adds	r2, r3, #2
 8007564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007566:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8007568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800756a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800756c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800756e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007570:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007572:	441a      	add	r2, r3
 8007574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007576:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8007578:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800757a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800757c:	441a      	add	r2, r3
 800757e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007580:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8007582:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007586:	2b03      	cmp	r3, #3
 8007588:	d11e      	bne.n	80075c8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800758a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758c:	3330      	adds	r3, #48	; 0x30
 800758e:	332a      	adds	r3, #42	; 0x2a
 8007590:	4618      	mov	r0, r3
 8007592:	f7fe fc4f 	bl	8005e34 <ld_word>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d001      	beq.n	80075a0 <find_volume+0x330>
 800759c:	230d      	movs	r3, #13
 800759e:	e0a8      	b.n	80076f2 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80075a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a2:	891b      	ldrh	r3, [r3, #8]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d001      	beq.n	80075ac <find_volume+0x33c>
 80075a8:	230d      	movs	r3, #13
 80075aa:	e0a2      	b.n	80076f2 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80075ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ae:	3330      	adds	r3, #48	; 0x30
 80075b0:	332c      	adds	r3, #44	; 0x2c
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fe fc56 	bl	8005e64 <ld_dword>
 80075b8:	4602      	mov	r2, r0
 80075ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075bc:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80075be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	647b      	str	r3, [r7, #68]	; 0x44
 80075c6:	e01f      	b.n	8007608 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80075c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ca:	891b      	ldrh	r3, [r3, #8]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d101      	bne.n	80075d4 <find_volume+0x364>
 80075d0:	230d      	movs	r3, #13
 80075d2:	e08e      	b.n	80076f2 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80075d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d6:	6a1a      	ldr	r2, [r3, #32]
 80075d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075da:	441a      	add	r2, r3
 80075dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075de:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80075e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d103      	bne.n	80075f0 <find_volume+0x380>
 80075e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ea:	695b      	ldr	r3, [r3, #20]
 80075ec:	005b      	lsls	r3, r3, #1
 80075ee:	e00a      	b.n	8007606 <find_volume+0x396>
 80075f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f2:	695a      	ldr	r2, [r3, #20]
 80075f4:	4613      	mov	r3, r2
 80075f6:	005b      	lsls	r3, r3, #1
 80075f8:	4413      	add	r3, r2
 80075fa:	085a      	lsrs	r2, r3, #1
 80075fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075fe:	695b      	ldr	r3, [r3, #20]
 8007600:	f003 0301 	and.w	r3, r3, #1
 8007604:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007606:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800760a:	699a      	ldr	r2, [r3, #24]
 800760c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800760e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007612:	0a5b      	lsrs	r3, r3, #9
 8007614:	429a      	cmp	r2, r3
 8007616:	d201      	bcs.n	800761c <find_volume+0x3ac>
 8007618:	230d      	movs	r3, #13
 800761a:	e06a      	b.n	80076f2 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800761c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761e:	f04f 32ff 	mov.w	r2, #4294967295
 8007622:	611a      	str	r2, [r3, #16]
 8007624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007626:	691a      	ldr	r2, [r3, #16]
 8007628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800762c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800762e:	2280      	movs	r2, #128	; 0x80
 8007630:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007632:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007636:	2b03      	cmp	r3, #3
 8007638:	d149      	bne.n	80076ce <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800763a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800763c:	3330      	adds	r3, #48	; 0x30
 800763e:	3330      	adds	r3, #48	; 0x30
 8007640:	4618      	mov	r0, r3
 8007642:	f7fe fbf7 	bl	8005e34 <ld_word>
 8007646:	4603      	mov	r3, r0
 8007648:	2b01      	cmp	r3, #1
 800764a:	d140      	bne.n	80076ce <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800764c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800764e:	3301      	adds	r3, #1
 8007650:	4619      	mov	r1, r3
 8007652:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007654:	f7fe fe9e 	bl	8006394 <move_window>
 8007658:	4603      	mov	r3, r0
 800765a:	2b00      	cmp	r3, #0
 800765c:	d137      	bne.n	80076ce <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800765e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007660:	2200      	movs	r2, #0
 8007662:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007666:	3330      	adds	r3, #48	; 0x30
 8007668:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800766c:	4618      	mov	r0, r3
 800766e:	f7fe fbe1 	bl	8005e34 <ld_word>
 8007672:	4603      	mov	r3, r0
 8007674:	461a      	mov	r2, r3
 8007676:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800767a:	429a      	cmp	r2, r3
 800767c:	d127      	bne.n	80076ce <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800767e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007680:	3330      	adds	r3, #48	; 0x30
 8007682:	4618      	mov	r0, r3
 8007684:	f7fe fbee 	bl	8005e64 <ld_dword>
 8007688:	4603      	mov	r3, r0
 800768a:	4a1c      	ldr	r2, [pc, #112]	; (80076fc <find_volume+0x48c>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d11e      	bne.n	80076ce <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8007690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007692:	3330      	adds	r3, #48	; 0x30
 8007694:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007698:	4618      	mov	r0, r3
 800769a:	f7fe fbe3 	bl	8005e64 <ld_dword>
 800769e:	4603      	mov	r3, r0
 80076a0:	4a17      	ldr	r2, [pc, #92]	; (8007700 <find_volume+0x490>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d113      	bne.n	80076ce <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80076a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a8:	3330      	adds	r3, #48	; 0x30
 80076aa:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7fe fbd8 	bl	8005e64 <ld_dword>
 80076b4:	4602      	mov	r2, r0
 80076b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076b8:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80076ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076bc:	3330      	adds	r3, #48	; 0x30
 80076be:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7fe fbce 	bl	8005e64 <ld_dword>
 80076c8:	4602      	mov	r2, r0
 80076ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076cc:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80076ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80076d4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80076d6:	4b0b      	ldr	r3, [pc, #44]	; (8007704 <find_volume+0x494>)
 80076d8:	881b      	ldrh	r3, [r3, #0]
 80076da:	3301      	adds	r3, #1
 80076dc:	b29a      	uxth	r2, r3
 80076de:	4b09      	ldr	r3, [pc, #36]	; (8007704 <find_volume+0x494>)
 80076e0:	801a      	strh	r2, [r3, #0]
 80076e2:	4b08      	ldr	r3, [pc, #32]	; (8007704 <find_volume+0x494>)
 80076e4:	881a      	ldrh	r2, [r3, #0]
 80076e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076e8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80076ea:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80076ec:	f7fe fdea 	bl	80062c4 <clear_lock>
#endif
	return FR_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3758      	adds	r7, #88	; 0x58
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop
 80076fc:	41615252 	.word	0x41615252
 8007700:	61417272 	.word	0x61417272
 8007704:	200137ac 	.word	0x200137ac

08007708 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8007712:	2309      	movs	r3, #9
 8007714:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01c      	beq.n	8007756 <validate+0x4e>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d018      	beq.n	8007756 <validate+0x4e>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d013      	beq.n	8007756 <validate+0x4e>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	889a      	ldrh	r2, [r3, #4]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	88db      	ldrh	r3, [r3, #6]
 8007738:	429a      	cmp	r2, r3
 800773a:	d10c      	bne.n	8007756 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	785b      	ldrb	r3, [r3, #1]
 8007742:	4618      	mov	r0, r3
 8007744:	f7fe fad8 	bl	8005cf8 <disk_status>
 8007748:	4603      	mov	r3, r0
 800774a:	f003 0301 	and.w	r3, r3, #1
 800774e:	2b00      	cmp	r3, #0
 8007750:	d101      	bne.n	8007756 <validate+0x4e>
			res = FR_OK;
 8007752:	2300      	movs	r3, #0
 8007754:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007756:	7bfb      	ldrb	r3, [r7, #15]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d102      	bne.n	8007762 <validate+0x5a>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	e000      	b.n	8007764 <validate+0x5c>
 8007762:	2300      	movs	r3, #0
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	6013      	str	r3, [r2, #0]
	return res;
 8007768:	7bfb      	ldrb	r3, [r7, #15]
}
 800776a:	4618      	mov	r0, r3
 800776c:	3710      	adds	r7, #16
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
	...

08007774 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b088      	sub	sp, #32
 8007778:	af00      	add	r7, sp, #0
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	4613      	mov	r3, r2
 8007780:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8007786:	f107 0310 	add.w	r3, r7, #16
 800778a:	4618      	mov	r0, r3
 800778c:	f7ff fcd5 	bl	800713a <get_ldnumber>
 8007790:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007792:	69fb      	ldr	r3, [r7, #28]
 8007794:	2b00      	cmp	r3, #0
 8007796:	da01      	bge.n	800779c <f_mount+0x28>
 8007798:	230b      	movs	r3, #11
 800779a:	e02b      	b.n	80077f4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800779c:	4a17      	ldr	r2, [pc, #92]	; (80077fc <f_mount+0x88>)
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077a4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d005      	beq.n	80077b8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80077ac:	69b8      	ldr	r0, [r7, #24]
 80077ae:	f7fe fd89 	bl	80062c4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	2200      	movs	r2, #0
 80077b6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d002      	beq.n	80077c4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2200      	movs	r2, #0
 80077c2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80077c4:	68fa      	ldr	r2, [r7, #12]
 80077c6:	490d      	ldr	r1, [pc, #52]	; (80077fc <f_mount+0x88>)
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d002      	beq.n	80077da <f_mount+0x66>
 80077d4:	79fb      	ldrb	r3, [r7, #7]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d001      	beq.n	80077de <f_mount+0x6a>
 80077da:	2300      	movs	r3, #0
 80077dc:	e00a      	b.n	80077f4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80077de:	f107 010c 	add.w	r1, r7, #12
 80077e2:	f107 0308 	add.w	r3, r7, #8
 80077e6:	2200      	movs	r2, #0
 80077e8:	4618      	mov	r0, r3
 80077ea:	f7ff fd41 	bl	8007270 <find_volume>
 80077ee:	4603      	mov	r3, r0
 80077f0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80077f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3720      	adds	r7, #32
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}
 80077fc:	200137a8 	.word	0x200137a8

08007800 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b098      	sub	sp, #96	; 0x60
 8007804:	af00      	add	r7, sp, #0
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	60b9      	str	r1, [r7, #8]
 800780a:	4613      	mov	r3, r2
 800780c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d101      	bne.n	8007818 <f_open+0x18>
 8007814:	2309      	movs	r3, #9
 8007816:	e1ad      	b.n	8007b74 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007818:	79fb      	ldrb	r3, [r7, #7]
 800781a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800781e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8007820:	79fa      	ldrb	r2, [r7, #7]
 8007822:	f107 0110 	add.w	r1, r7, #16
 8007826:	f107 0308 	add.w	r3, r7, #8
 800782a:	4618      	mov	r0, r3
 800782c:	f7ff fd20 	bl	8007270 <find_volume>
 8007830:	4603      	mov	r3, r0
 8007832:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8007836:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800783a:	2b00      	cmp	r3, #0
 800783c:	f040 8191 	bne.w	8007b62 <f_open+0x362>
		dj.obj.fs = fs;
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007844:	68ba      	ldr	r2, [r7, #8]
 8007846:	f107 0314 	add.w	r3, r7, #20
 800784a:	4611      	mov	r1, r2
 800784c:	4618      	mov	r0, r3
 800784e:	f7ff fc03 	bl	8007058 <follow_path>
 8007852:	4603      	mov	r3, r0
 8007854:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8007858:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800785c:	2b00      	cmp	r3, #0
 800785e:	d11a      	bne.n	8007896 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007860:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007864:	b25b      	sxtb	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	da03      	bge.n	8007872 <f_open+0x72>
				res = FR_INVALID_NAME;
 800786a:	2306      	movs	r3, #6
 800786c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007870:	e011      	b.n	8007896 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007872:	79fb      	ldrb	r3, [r7, #7]
 8007874:	f023 0301 	bic.w	r3, r3, #1
 8007878:	2b00      	cmp	r3, #0
 800787a:	bf14      	ite	ne
 800787c:	2301      	movne	r3, #1
 800787e:	2300      	moveq	r3, #0
 8007880:	b2db      	uxtb	r3, r3
 8007882:	461a      	mov	r2, r3
 8007884:	f107 0314 	add.w	r3, r7, #20
 8007888:	4611      	mov	r1, r2
 800788a:	4618      	mov	r0, r3
 800788c:	f7fe fbd2 	bl	8006034 <chk_lock>
 8007890:	4603      	mov	r3, r0
 8007892:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8007896:	79fb      	ldrb	r3, [r7, #7]
 8007898:	f003 031c 	and.w	r3, r3, #28
 800789c:	2b00      	cmp	r3, #0
 800789e:	d07f      	beq.n	80079a0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80078a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d017      	beq.n	80078d8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80078a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80078ac:	2b04      	cmp	r3, #4
 80078ae:	d10e      	bne.n	80078ce <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80078b0:	f7fe fc1c 	bl	80060ec <enq_lock>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d006      	beq.n	80078c8 <f_open+0xc8>
 80078ba:	f107 0314 	add.w	r3, r7, #20
 80078be:	4618      	mov	r0, r3
 80078c0:	f7ff fb03 	bl	8006eca <dir_register>
 80078c4:	4603      	mov	r3, r0
 80078c6:	e000      	b.n	80078ca <f_open+0xca>
 80078c8:	2312      	movs	r3, #18
 80078ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80078ce:	79fb      	ldrb	r3, [r7, #7]
 80078d0:	f043 0308 	orr.w	r3, r3, #8
 80078d4:	71fb      	strb	r3, [r7, #7]
 80078d6:	e010      	b.n	80078fa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80078d8:	7ebb      	ldrb	r3, [r7, #26]
 80078da:	f003 0311 	and.w	r3, r3, #17
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d003      	beq.n	80078ea <f_open+0xea>
					res = FR_DENIED;
 80078e2:	2307      	movs	r3, #7
 80078e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80078e8:	e007      	b.n	80078fa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80078ea:	79fb      	ldrb	r3, [r7, #7]
 80078ec:	f003 0304 	and.w	r3, r3, #4
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <f_open+0xfa>
 80078f4:	2308      	movs	r3, #8
 80078f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80078fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d168      	bne.n	80079d4 <f_open+0x1d4>
 8007902:	79fb      	ldrb	r3, [r7, #7]
 8007904:	f003 0308 	and.w	r3, r3, #8
 8007908:	2b00      	cmp	r3, #0
 800790a:	d063      	beq.n	80079d4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800790c:	f7fd fcb6 	bl	800527c <get_fattime>
 8007910:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007914:	330e      	adds	r3, #14
 8007916:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007918:	4618      	mov	r0, r3
 800791a:	f7fe fae1 	bl	8005ee0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800791e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007920:	3316      	adds	r3, #22
 8007922:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007924:	4618      	mov	r0, r3
 8007926:	f7fe fadb 	bl	8005ee0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800792a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800792c:	330b      	adds	r3, #11
 800792e:	2220      	movs	r2, #32
 8007930:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007936:	4611      	mov	r1, r2
 8007938:	4618      	mov	r0, r3
 800793a:	f7ff fa32 	bl	8006da2 <ld_clust>
 800793e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007940:	693b      	ldr	r3, [r7, #16]
 8007942:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007944:	2200      	movs	r2, #0
 8007946:	4618      	mov	r0, r3
 8007948:	f7ff fa4a 	bl	8006de0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800794c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800794e:	331c      	adds	r3, #28
 8007950:	2100      	movs	r1, #0
 8007952:	4618      	mov	r0, r3
 8007954:	f7fe fac4 	bl	8005ee0 <st_dword>
					fs->wflag = 1;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	2201      	movs	r2, #1
 800795c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800795e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007960:	2b00      	cmp	r3, #0
 8007962:	d037      	beq.n	80079d4 <f_open+0x1d4>
						dw = fs->winsect;
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007968:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800796a:	f107 0314 	add.w	r3, r7, #20
 800796e:	2200      	movs	r2, #0
 8007970:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8007972:	4618      	mov	r0, r3
 8007974:	f7fe ff5d 	bl	8006832 <remove_chain>
 8007978:	4603      	mov	r3, r0
 800797a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800797e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007982:	2b00      	cmp	r3, #0
 8007984:	d126      	bne.n	80079d4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800798a:	4618      	mov	r0, r3
 800798c:	f7fe fd02 	bl	8006394 <move_window>
 8007990:	4603      	mov	r3, r0
 8007992:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800799a:	3a01      	subs	r2, #1
 800799c:	60da      	str	r2, [r3, #12]
 800799e:	e019      	b.n	80079d4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80079a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d115      	bne.n	80079d4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80079a8:	7ebb      	ldrb	r3, [r7, #26]
 80079aa:	f003 0310 	and.w	r3, r3, #16
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <f_open+0x1ba>
					res = FR_NO_FILE;
 80079b2:	2304      	movs	r3, #4
 80079b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80079b8:	e00c      	b.n	80079d4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80079ba:	79fb      	ldrb	r3, [r7, #7]
 80079bc:	f003 0302 	and.w	r3, r3, #2
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d007      	beq.n	80079d4 <f_open+0x1d4>
 80079c4:	7ebb      	ldrb	r3, [r7, #26]
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d002      	beq.n	80079d4 <f_open+0x1d4>
						res = FR_DENIED;
 80079ce:	2307      	movs	r3, #7
 80079d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 80079d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d128      	bne.n	8007a2e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80079dc:	79fb      	ldrb	r3, [r7, #7]
 80079de:	f003 0308 	and.w	r3, r3, #8
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d003      	beq.n	80079ee <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80079e6:	79fb      	ldrb	r3, [r7, #7]
 80079e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079ec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80079f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80079fc:	79fb      	ldrb	r3, [r7, #7]
 80079fe:	f023 0301 	bic.w	r3, r3, #1
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	bf14      	ite	ne
 8007a06:	2301      	movne	r3, #1
 8007a08:	2300      	moveq	r3, #0
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	f107 0314 	add.w	r3, r7, #20
 8007a12:	4611      	mov	r1, r2
 8007a14:	4618      	mov	r0, r3
 8007a16:	f7fe fb8b 	bl	8006130 <inc_lock>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	691b      	ldr	r3, [r3, #16]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d102      	bne.n	8007a2e <f_open+0x22e>
 8007a28:	2302      	movs	r3, #2
 8007a2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007a2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	f040 8095 	bne.w	8007b62 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a3c:	4611      	mov	r1, r2
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f7ff f9af 	bl	8006da2 <ld_clust>
 8007a44:	4602      	mov	r2, r0
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8007a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a4c:	331c      	adds	r3, #28
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7fe fa08 	bl	8005e64 <ld_dword>
 8007a54:	4602      	mov	r2, r0
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007a60:	693a      	ldr	r2, [r7, #16]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	88da      	ldrh	r2, [r3, #6]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	79fa      	ldrb	r2, [r7, #7]
 8007a72:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2200      	movs	r2, #0
 8007a78:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	3330      	adds	r3, #48	; 0x30
 8007a8a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a8e:	2100      	movs	r1, #0
 8007a90:	4618      	mov	r0, r3
 8007a92:	f7fe fa72 	bl	8005f7a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8007a96:	79fb      	ldrb	r3, [r7, #7]
 8007a98:	f003 0320 	and.w	r3, r3, #32
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d060      	beq.n	8007b62 <f_open+0x362>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d05c      	beq.n	8007b62 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	68da      	ldr	r2, [r3, #12]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	895b      	ldrh	r3, [r3, #10]
 8007ab4:	025b      	lsls	r3, r3, #9
 8007ab6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	657b      	str	r3, [r7, #84]	; 0x54
 8007ac4:	e016      	b.n	8007af4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7fe fd1d 	bl	800650a <get_fat>
 8007ad0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8007ad2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d802      	bhi.n	8007ade <f_open+0x2de>
 8007ad8:	2302      	movs	r3, #2
 8007ada:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007ade:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae4:	d102      	bne.n	8007aec <f_open+0x2ec>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007aec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007aee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	657b      	str	r3, [r7, #84]	; 0x54
 8007af4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d103      	bne.n	8007b04 <f_open+0x304>
 8007afc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d8e0      	bhi.n	8007ac6 <f_open+0x2c6>
				}
				fp->clust = clst;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b08:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007b0a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d127      	bne.n	8007b62 <f_open+0x362>
 8007b12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d022      	beq.n	8007b62 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7fe fcd3 	bl	80064cc <clust2sect>
 8007b26:	6478      	str	r0, [r7, #68]	; 0x44
 8007b28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d103      	bne.n	8007b36 <f_open+0x336>
						res = FR_INT_ERR;
 8007b2e:	2302      	movs	r3, #2
 8007b30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007b34:	e015      	b.n	8007b62 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007b36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007b38:	0a5a      	lsrs	r2, r3, #9
 8007b3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b3c:	441a      	add	r2, r3
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	7858      	ldrb	r0, [r3, #1]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6a1a      	ldr	r2, [r3, #32]
 8007b50:	2301      	movs	r3, #1
 8007b52:	f7fe f911 	bl	8005d78 <disk_read>
 8007b56:	4603      	mov	r3, r0
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d002      	beq.n	8007b62 <f_open+0x362>
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007b62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d002      	beq.n	8007b70 <f_open+0x370>
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007b70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3760      	adds	r7, #96	; 0x60
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b08e      	sub	sp, #56	; 0x38
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
 8007b88:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	2200      	movs	r2, #0
 8007b92:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f107 0214 	add.w	r2, r7, #20
 8007b9a:	4611      	mov	r1, r2
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f7ff fdb3 	bl	8007708 <validate>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007ba8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d107      	bne.n	8007bc0 <f_read+0x44>
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	7d5b      	ldrb	r3, [r3, #21]
 8007bb4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8007bb8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d002      	beq.n	8007bc6 <f_read+0x4a>
 8007bc0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007bc4:	e115      	b.n	8007df2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	7d1b      	ldrb	r3, [r3, #20]
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d101      	bne.n	8007bd6 <f_read+0x5a>
 8007bd2:	2307      	movs	r3, #7
 8007bd4:	e10d      	b.n	8007df2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	68da      	ldr	r2, [r3, #12]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	699b      	ldr	r3, [r3, #24]
 8007bde:	1ad3      	subs	r3, r2, r3
 8007be0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	6a3b      	ldr	r3, [r7, #32]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	f240 80fe 	bls.w	8007de8 <f_read+0x26c>
 8007bec:	6a3b      	ldr	r3, [r7, #32]
 8007bee:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8007bf0:	e0fa      	b.n	8007de8 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	f040 80c6 	bne.w	8007d8c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	699b      	ldr	r3, [r3, #24]
 8007c04:	0a5b      	lsrs	r3, r3, #9
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	8952      	ldrh	r2, [r2, #10]
 8007c0a:	3a01      	subs	r2, #1
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8007c10:	69fb      	ldr	r3, [r7, #28]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d12f      	bne.n	8007c76 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d103      	bne.n	8007c26 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	633b      	str	r3, [r7, #48]	; 0x30
 8007c24:	e013      	b.n	8007c4e <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d007      	beq.n	8007c3e <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	4619      	mov	r1, r3
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f7fe fef9 	bl	8006a2c <clmt_clust>
 8007c3a:	6338      	str	r0, [r7, #48]	; 0x30
 8007c3c:	e007      	b.n	8007c4e <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	69db      	ldr	r3, [r3, #28]
 8007c44:	4619      	mov	r1, r3
 8007c46:	4610      	mov	r0, r2
 8007c48:	f7fe fc5f 	bl	800650a <get_fat>
 8007c4c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d804      	bhi.n	8007c5e <f_read+0xe2>
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2202      	movs	r2, #2
 8007c58:	755a      	strb	r2, [r3, #21]
 8007c5a:	2302      	movs	r3, #2
 8007c5c:	e0c9      	b.n	8007df2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c64:	d104      	bne.n	8007c70 <f_read+0xf4>
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	755a      	strb	r2, [r3, #21]
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e0c0      	b.n	8007df2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c74:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007c76:	697a      	ldr	r2, [r7, #20]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	69db      	ldr	r3, [r3, #28]
 8007c7c:	4619      	mov	r1, r3
 8007c7e:	4610      	mov	r0, r2
 8007c80:	f7fe fc24 	bl	80064cc <clust2sect>
 8007c84:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007c86:	69bb      	ldr	r3, [r7, #24]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d104      	bne.n	8007c96 <f_read+0x11a>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2202      	movs	r2, #2
 8007c90:	755a      	strb	r2, [r3, #21]
 8007c92:	2302      	movs	r3, #2
 8007c94:	e0ad      	b.n	8007df2 <f_read+0x276>
			sect += csect;
 8007c96:	69ba      	ldr	r2, [r7, #24]
 8007c98:	69fb      	ldr	r3, [r7, #28]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	0a5b      	lsrs	r3, r3, #9
 8007ca2:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d039      	beq.n	8007d1e <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007caa:	69fa      	ldr	r2, [r7, #28]
 8007cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cae:	4413      	add	r3, r2
 8007cb0:	697a      	ldr	r2, [r7, #20]
 8007cb2:	8952      	ldrh	r2, [r2, #10]
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d905      	bls.n	8007cc4 <f_read+0x148>
					cc = fs->csize - csect;
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	895b      	ldrh	r3, [r3, #10]
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	69fb      	ldr	r3, [r7, #28]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007cc4:	697b      	ldr	r3, [r7, #20]
 8007cc6:	7858      	ldrb	r0, [r3, #1]
 8007cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cca:	69ba      	ldr	r2, [r7, #24]
 8007ccc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007cce:	f7fe f853 	bl	8005d78 <disk_read>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d004      	beq.n	8007ce2 <f_read+0x166>
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	755a      	strb	r2, [r3, #21]
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e087      	b.n	8007df2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	7d1b      	ldrb	r3, [r3, #20]
 8007ce6:	b25b      	sxtb	r3, r3
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	da14      	bge.n	8007d16 <f_read+0x19a>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6a1a      	ldr	r2, [r3, #32]
 8007cf0:	69bb      	ldr	r3, [r7, #24]
 8007cf2:	1ad3      	subs	r3, r2, r3
 8007cf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d90d      	bls.n	8007d16 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6a1a      	ldr	r2, [r3, #32]
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	025b      	lsls	r3, r3, #9
 8007d04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d06:	18d0      	adds	r0, r2, r3
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	3330      	adds	r3, #48	; 0x30
 8007d0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d10:	4619      	mov	r1, r3
 8007d12:	f7fe f911 	bl	8005f38 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8007d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d18:	025b      	lsls	r3, r3, #9
 8007d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8007d1c:	e050      	b.n	8007dc0 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6a1b      	ldr	r3, [r3, #32]
 8007d22:	69ba      	ldr	r2, [r7, #24]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d02e      	beq.n	8007d86 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	7d1b      	ldrb	r3, [r3, #20]
 8007d2c:	b25b      	sxtb	r3, r3
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	da18      	bge.n	8007d64 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	7858      	ldrb	r0, [r3, #1]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	6a1a      	ldr	r2, [r3, #32]
 8007d40:	2301      	movs	r3, #1
 8007d42:	f7fe f839 	bl	8005db8 <disk_write>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d004      	beq.n	8007d56 <f_read+0x1da>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	755a      	strb	r2, [r3, #21]
 8007d52:	2301      	movs	r3, #1
 8007d54:	e04d      	b.n	8007df2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	7d1b      	ldrb	r3, [r3, #20]
 8007d5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d5e:	b2da      	uxtb	r2, r3
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	7858      	ldrb	r0, [r3, #1]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007d6e:	2301      	movs	r3, #1
 8007d70:	69ba      	ldr	r2, [r7, #24]
 8007d72:	f7fe f801 	bl	8005d78 <disk_read>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d004      	beq.n	8007d86 <f_read+0x20a>
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	755a      	strb	r2, [r3, #21]
 8007d82:	2301      	movs	r3, #1
 8007d84:	e035      	b.n	8007df2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	69ba      	ldr	r2, [r7, #24]
 8007d8a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	699b      	ldr	r3, [r3, #24]
 8007d90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d94:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007d98:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007d9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	429a      	cmp	r2, r3
 8007da0:	d901      	bls.n	8007da6 <f_read+0x22a>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db4:	4413      	add	r3, r2
 8007db6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007db8:	4619      	mov	r1, r3
 8007dba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007dbc:	f7fe f8bc 	bl	8005f38 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc4:	4413      	add	r3, r2
 8007dc6:	627b      	str	r3, [r7, #36]	; 0x24
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	699a      	ldr	r2, [r3, #24]
 8007dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dce:	441a      	add	r2, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	619a      	str	r2, [r3, #24]
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dda:	441a      	add	r2, r3
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	601a      	str	r2, [r3, #0]
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007de4:	1ad3      	subs	r3, r2, r3
 8007de6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f47f af01 	bne.w	8007bf2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8007df0:	2300      	movs	r3, #0
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3738      	adds	r7, #56	; 0x38
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}

08007dfa <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007dfa:	b580      	push	{r7, lr}
 8007dfc:	b086      	sub	sp, #24
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f107 0208 	add.w	r2, r7, #8
 8007e08:	4611      	mov	r1, r2
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7ff fc7c 	bl	8007708 <validate>
 8007e10:	4603      	mov	r3, r0
 8007e12:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007e14:	7dfb      	ldrb	r3, [r7, #23]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d168      	bne.n	8007eec <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	7d1b      	ldrb	r3, [r3, #20]
 8007e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d062      	beq.n	8007eec <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	7d1b      	ldrb	r3, [r3, #20]
 8007e2a:	b25b      	sxtb	r3, r3
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	da15      	bge.n	8007e5c <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	7858      	ldrb	r0, [r3, #1]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a1a      	ldr	r2, [r3, #32]
 8007e3e:	2301      	movs	r3, #1
 8007e40:	f7fd ffba 	bl	8005db8 <disk_write>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d001      	beq.n	8007e4e <f_sync+0x54>
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e04f      	b.n	8007eee <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	7d1b      	ldrb	r3, [r3, #20]
 8007e52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e56:	b2da      	uxtb	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007e5c:	f7fd fa0e 	bl	800527c <get_fattime>
 8007e60:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007e62:	68ba      	ldr	r2, [r7, #8]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e68:	4619      	mov	r1, r3
 8007e6a:	4610      	mov	r0, r2
 8007e6c:	f7fe fa92 	bl	8006394 <move_window>
 8007e70:	4603      	mov	r3, r0
 8007e72:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007e74:	7dfb      	ldrb	r3, [r7, #23]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d138      	bne.n	8007eec <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e7e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	330b      	adds	r3, #11
 8007e84:	781a      	ldrb	r2, [r3, #0]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	330b      	adds	r3, #11
 8007e8a:	f042 0220 	orr.w	r2, r2, #32
 8007e8e:	b2d2      	uxtb	r2, r2
 8007e90:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6818      	ldr	r0, [r3, #0]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	68f9      	ldr	r1, [r7, #12]
 8007e9e:	f7fe ff9f 	bl	8006de0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f103 021c 	add.w	r2, r3, #28
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	4619      	mov	r1, r3
 8007eae:	4610      	mov	r0, r2
 8007eb0:	f7fe f816 	bl	8005ee0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	3316      	adds	r3, #22
 8007eb8:	6939      	ldr	r1, [r7, #16]
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f7fe f810 	bl	8005ee0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	3312      	adds	r3, #18
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f7fd ffef 	bl	8005eaa <st_word>
					fs->wflag = 1;
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	2201      	movs	r2, #1
 8007ed0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7fe fa8b 	bl	80063f0 <sync_fs>
 8007eda:	4603      	mov	r3, r0
 8007edc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	7d1b      	ldrb	r3, [r3, #20]
 8007ee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ee6:	b2da      	uxtb	r2, r3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007eec:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	3718      	adds	r7, #24
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bd80      	pop	{r7, pc}

08007ef6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007ef6:	b580      	push	{r7, lr}
 8007ef8:	b084      	sub	sp, #16
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f7ff ff7b 	bl	8007dfa <f_sync>
 8007f04:	4603      	mov	r3, r0
 8007f06:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007f08:	7bfb      	ldrb	r3, [r7, #15]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d118      	bne.n	8007f40 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f107 0208 	add.w	r2, r7, #8
 8007f14:	4611      	mov	r1, r2
 8007f16:	4618      	mov	r0, r3
 8007f18:	f7ff fbf6 	bl	8007708 <validate>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007f20:	7bfb      	ldrb	r3, [r7, #15]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d10c      	bne.n	8007f40 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f7fe f98e 	bl	800624c <dec_lock>
 8007f30:	4603      	mov	r3, r0
 8007f32:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007f34:	7bfb      	ldrb	r3, [r7, #15]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d102      	bne.n	8007f40 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3710      	adds	r7, #16
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b092      	sub	sp, #72	; 0x48
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	60f8      	str	r0, [r7, #12]
 8007f52:	60b9      	str	r1, [r7, #8]
 8007f54:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8007f56:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8007f5a:	f107 030c 	add.w	r3, r7, #12
 8007f5e:	2200      	movs	r2, #0
 8007f60:	4618      	mov	r0, r3
 8007f62:	f7ff f985 	bl	8007270 <find_volume>
 8007f66:	4603      	mov	r3, r0
 8007f68:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8007f6c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	f040 8099 	bne.w	80080a8 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8007f76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8007f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f7e:	691a      	ldr	r2, [r3, #16]
 8007f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f82:	695b      	ldr	r3, [r3, #20]
 8007f84:	3b02      	subs	r3, #2
 8007f86:	429a      	cmp	r2, r3
 8007f88:	d804      	bhi.n	8007f94 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8007f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f8c:	691a      	ldr	r2, [r3, #16]
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	601a      	str	r2, [r3, #0]
 8007f92:	e089      	b.n	80080a8 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8007f94:	2300      	movs	r3, #0
 8007f96:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8007f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f9a:	781b      	ldrb	r3, [r3, #0]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d128      	bne.n	8007ff2 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa6:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8007fa8:	f107 0314 	add.w	r3, r7, #20
 8007fac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f7fe faab 	bl	800650a <get_fat>
 8007fb4:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8007fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fbc:	d103      	bne.n	8007fc6 <f_getfree+0x7c>
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007fc4:	e063      	b.n	800808e <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8007fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d103      	bne.n	8007fd4 <f_getfree+0x8a>
 8007fcc:	2302      	movs	r3, #2
 8007fce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007fd2:	e05c      	b.n	800808e <f_getfree+0x144>
					if (stat == 0) nfree++;
 8007fd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d102      	bne.n	8007fe0 <f_getfree+0x96>
 8007fda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fdc:	3301      	adds	r3, #1
 8007fde:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8007fe0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fe8:	695b      	ldr	r3, [r3, #20]
 8007fea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d3db      	bcc.n	8007fa8 <f_getfree+0x5e>
 8007ff0:	e04d      	b.n	800808e <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8007ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ff4:	695b      	ldr	r3, [r3, #20]
 8007ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ffa:	6a1b      	ldr	r3, [r3, #32]
 8007ffc:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8007ffe:	2300      	movs	r3, #0
 8008000:	637b      	str	r3, [r7, #52]	; 0x34
 8008002:	2300      	movs	r3, #0
 8008004:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8008006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008008:	2b00      	cmp	r3, #0
 800800a:	d113      	bne.n	8008034 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800800c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800800e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008010:	1c5a      	adds	r2, r3, #1
 8008012:	63ba      	str	r2, [r7, #56]	; 0x38
 8008014:	4619      	mov	r1, r3
 8008016:	f7fe f9bd 	bl	8006394 <move_window>
 800801a:	4603      	mov	r3, r0
 800801c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8008020:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008024:	2b00      	cmp	r3, #0
 8008026:	d131      	bne.n	800808c <f_getfree+0x142>
							p = fs->win;
 8008028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800802a:	3330      	adds	r3, #48	; 0x30
 800802c:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800802e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008032:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8008034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b02      	cmp	r3, #2
 800803a:	d10f      	bne.n	800805c <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800803c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800803e:	f7fd fef9 	bl	8005e34 <ld_word>
 8008042:	4603      	mov	r3, r0
 8008044:	2b00      	cmp	r3, #0
 8008046:	d102      	bne.n	800804e <f_getfree+0x104>
 8008048:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800804a:	3301      	adds	r3, #1
 800804c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800804e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008050:	3302      	adds	r3, #2
 8008052:	633b      	str	r3, [r7, #48]	; 0x30
 8008054:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008056:	3b02      	subs	r3, #2
 8008058:	637b      	str	r3, [r7, #52]	; 0x34
 800805a:	e010      	b.n	800807e <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800805c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800805e:	f7fd ff01 	bl	8005e64 <ld_dword>
 8008062:	4603      	mov	r3, r0
 8008064:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008068:	2b00      	cmp	r3, #0
 800806a:	d102      	bne.n	8008072 <f_getfree+0x128>
 800806c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800806e:	3301      	adds	r3, #1
 8008070:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8008072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008074:	3304      	adds	r3, #4
 8008076:	633b      	str	r3, [r7, #48]	; 0x30
 8008078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800807a:	3b04      	subs	r3, #4
 800807c:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800807e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008080:	3b01      	subs	r3, #1
 8008082:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008084:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1bd      	bne.n	8008006 <f_getfree+0xbc>
 800808a:	e000      	b.n	800808e <f_getfree+0x144>
							if (res != FR_OK) break;
 800808c:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008092:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8008094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008096:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008098:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800809a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800809c:	791a      	ldrb	r2, [r3, #4]
 800809e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a0:	f042 0201 	orr.w	r2, r2, #1
 80080a4:	b2d2      	uxtb	r2, r2
 80080a6:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80080a8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3748      	adds	r7, #72	; 0x48
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b087      	sub	sp, #28
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	4613      	mov	r3, r2
 80080c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80080c2:	2301      	movs	r3, #1
 80080c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80080c6:	2300      	movs	r3, #0
 80080c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80080ca:	4b1f      	ldr	r3, [pc, #124]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 80080cc:	7a5b      	ldrb	r3, [r3, #9]
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d131      	bne.n	8008138 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80080d4:	4b1c      	ldr	r3, [pc, #112]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 80080d6:	7a5b      	ldrb	r3, [r3, #9]
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	461a      	mov	r2, r3
 80080dc:	4b1a      	ldr	r3, [pc, #104]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 80080de:	2100      	movs	r1, #0
 80080e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80080e2:	4b19      	ldr	r3, [pc, #100]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 80080e4:	7a5b      	ldrb	r3, [r3, #9]
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	4a17      	ldr	r2, [pc, #92]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	4413      	add	r3, r2
 80080ee:	68fa      	ldr	r2, [r7, #12]
 80080f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80080f2:	4b15      	ldr	r3, [pc, #84]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 80080f4:	7a5b      	ldrb	r3, [r3, #9]
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	461a      	mov	r2, r3
 80080fa:	4b13      	ldr	r3, [pc, #76]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 80080fc:	4413      	add	r3, r2
 80080fe:	79fa      	ldrb	r2, [r7, #7]
 8008100:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008102:	4b11      	ldr	r3, [pc, #68]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 8008104:	7a5b      	ldrb	r3, [r3, #9]
 8008106:	b2db      	uxtb	r3, r3
 8008108:	1c5a      	adds	r2, r3, #1
 800810a:	b2d1      	uxtb	r1, r2
 800810c:	4a0e      	ldr	r2, [pc, #56]	; (8008148 <FATFS_LinkDriverEx+0x94>)
 800810e:	7251      	strb	r1, [r2, #9]
 8008110:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008112:	7dbb      	ldrb	r3, [r7, #22]
 8008114:	3330      	adds	r3, #48	; 0x30
 8008116:	b2da      	uxtb	r2, r3
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	3301      	adds	r3, #1
 8008120:	223a      	movs	r2, #58	; 0x3a
 8008122:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	3302      	adds	r3, #2
 8008128:	222f      	movs	r2, #47	; 0x2f
 800812a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	3303      	adds	r3, #3
 8008130:	2200      	movs	r2, #0
 8008132:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008134:	2300      	movs	r3, #0
 8008136:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008138:	7dfb      	ldrb	r3, [r7, #23]
}
 800813a:	4618      	mov	r0, r3
 800813c:	371c      	adds	r7, #28
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	200137d0 	.word	0x200137d0

0800814c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
 8008154:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008156:	2200      	movs	r2, #0
 8008158:	6839      	ldr	r1, [r7, #0]
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f7ff ffaa 	bl	80080b4 <FATFS_LinkDriverEx>
 8008160:	4603      	mov	r3, r0
}
 8008162:	4618      	mov	r0, r3
 8008164:	3708      	adds	r7, #8
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
	...

0800816c <__errno>:
 800816c:	4b01      	ldr	r3, [pc, #4]	; (8008174 <__errno+0x8>)
 800816e:	6818      	ldr	r0, [r3, #0]
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	20000024 	.word	0x20000024

08008178 <__libc_init_array>:
 8008178:	b570      	push	{r4, r5, r6, lr}
 800817a:	4d0d      	ldr	r5, [pc, #52]	; (80081b0 <__libc_init_array+0x38>)
 800817c:	4c0d      	ldr	r4, [pc, #52]	; (80081b4 <__libc_init_array+0x3c>)
 800817e:	1b64      	subs	r4, r4, r5
 8008180:	10a4      	asrs	r4, r4, #2
 8008182:	2600      	movs	r6, #0
 8008184:	42a6      	cmp	r6, r4
 8008186:	d109      	bne.n	800819c <__libc_init_array+0x24>
 8008188:	4d0b      	ldr	r5, [pc, #44]	; (80081b8 <__libc_init_array+0x40>)
 800818a:	4c0c      	ldr	r4, [pc, #48]	; (80081bc <__libc_init_array+0x44>)
 800818c:	f001 f90c 	bl	80093a8 <_init>
 8008190:	1b64      	subs	r4, r4, r5
 8008192:	10a4      	asrs	r4, r4, #2
 8008194:	2600      	movs	r6, #0
 8008196:	42a6      	cmp	r6, r4
 8008198:	d105      	bne.n	80081a6 <__libc_init_array+0x2e>
 800819a:	bd70      	pop	{r4, r5, r6, pc}
 800819c:	f855 3b04 	ldr.w	r3, [r5], #4
 80081a0:	4798      	blx	r3
 80081a2:	3601      	adds	r6, #1
 80081a4:	e7ee      	b.n	8008184 <__libc_init_array+0xc>
 80081a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80081aa:	4798      	blx	r3
 80081ac:	3601      	adds	r6, #1
 80081ae:	e7f2      	b.n	8008196 <__libc_init_array+0x1e>
 80081b0:	08009d28 	.word	0x08009d28
 80081b4:	08009d28 	.word	0x08009d28
 80081b8:	08009d28 	.word	0x08009d28
 80081bc:	08009d2c 	.word	0x08009d2c

080081c0 <__itoa>:
 80081c0:	1e93      	subs	r3, r2, #2
 80081c2:	2b22      	cmp	r3, #34	; 0x22
 80081c4:	b510      	push	{r4, lr}
 80081c6:	460c      	mov	r4, r1
 80081c8:	d904      	bls.n	80081d4 <__itoa+0x14>
 80081ca:	2300      	movs	r3, #0
 80081cc:	700b      	strb	r3, [r1, #0]
 80081ce:	461c      	mov	r4, r3
 80081d0:	4620      	mov	r0, r4
 80081d2:	bd10      	pop	{r4, pc}
 80081d4:	2a0a      	cmp	r2, #10
 80081d6:	d109      	bne.n	80081ec <__itoa+0x2c>
 80081d8:	2800      	cmp	r0, #0
 80081da:	da07      	bge.n	80081ec <__itoa+0x2c>
 80081dc:	232d      	movs	r3, #45	; 0x2d
 80081de:	700b      	strb	r3, [r1, #0]
 80081e0:	4240      	negs	r0, r0
 80081e2:	2101      	movs	r1, #1
 80081e4:	4421      	add	r1, r4
 80081e6:	f000 f927 	bl	8008438 <__utoa>
 80081ea:	e7f1      	b.n	80081d0 <__itoa+0x10>
 80081ec:	2100      	movs	r1, #0
 80081ee:	e7f9      	b.n	80081e4 <__itoa+0x24>

080081f0 <itoa>:
 80081f0:	f7ff bfe6 	b.w	80081c0 <__itoa>

080081f4 <memset>:
 80081f4:	4402      	add	r2, r0
 80081f6:	4603      	mov	r3, r0
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d100      	bne.n	80081fe <memset+0xa>
 80081fc:	4770      	bx	lr
 80081fe:	f803 1b01 	strb.w	r1, [r3], #1
 8008202:	e7f9      	b.n	80081f8 <memset+0x4>

08008204 <iprintf>:
 8008204:	b40f      	push	{r0, r1, r2, r3}
 8008206:	4b0a      	ldr	r3, [pc, #40]	; (8008230 <iprintf+0x2c>)
 8008208:	b513      	push	{r0, r1, r4, lr}
 800820a:	681c      	ldr	r4, [r3, #0]
 800820c:	b124      	cbz	r4, 8008218 <iprintf+0x14>
 800820e:	69a3      	ldr	r3, [r4, #24]
 8008210:	b913      	cbnz	r3, 8008218 <iprintf+0x14>
 8008212:	4620      	mov	r0, r4
 8008214:	f000 fb2c 	bl	8008870 <__sinit>
 8008218:	ab05      	add	r3, sp, #20
 800821a:	9a04      	ldr	r2, [sp, #16]
 800821c:	68a1      	ldr	r1, [r4, #8]
 800821e:	9301      	str	r3, [sp, #4]
 8008220:	4620      	mov	r0, r4
 8008222:	f000 fd35 	bl	8008c90 <_vfiprintf_r>
 8008226:	b002      	add	sp, #8
 8008228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800822c:	b004      	add	sp, #16
 800822e:	4770      	bx	lr
 8008230:	20000024 	.word	0x20000024

08008234 <_puts_r>:
 8008234:	b570      	push	{r4, r5, r6, lr}
 8008236:	460e      	mov	r6, r1
 8008238:	4605      	mov	r5, r0
 800823a:	b118      	cbz	r0, 8008244 <_puts_r+0x10>
 800823c:	6983      	ldr	r3, [r0, #24]
 800823e:	b90b      	cbnz	r3, 8008244 <_puts_r+0x10>
 8008240:	f000 fb16 	bl	8008870 <__sinit>
 8008244:	69ab      	ldr	r3, [r5, #24]
 8008246:	68ac      	ldr	r4, [r5, #8]
 8008248:	b913      	cbnz	r3, 8008250 <_puts_r+0x1c>
 800824a:	4628      	mov	r0, r5
 800824c:	f000 fb10 	bl	8008870 <__sinit>
 8008250:	4b2c      	ldr	r3, [pc, #176]	; (8008304 <_puts_r+0xd0>)
 8008252:	429c      	cmp	r4, r3
 8008254:	d120      	bne.n	8008298 <_puts_r+0x64>
 8008256:	686c      	ldr	r4, [r5, #4]
 8008258:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800825a:	07db      	lsls	r3, r3, #31
 800825c:	d405      	bmi.n	800826a <_puts_r+0x36>
 800825e:	89a3      	ldrh	r3, [r4, #12]
 8008260:	0598      	lsls	r0, r3, #22
 8008262:	d402      	bmi.n	800826a <_puts_r+0x36>
 8008264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008266:	f000 fba1 	bl	80089ac <__retarget_lock_acquire_recursive>
 800826a:	89a3      	ldrh	r3, [r4, #12]
 800826c:	0719      	lsls	r1, r3, #28
 800826e:	d51d      	bpl.n	80082ac <_puts_r+0x78>
 8008270:	6923      	ldr	r3, [r4, #16]
 8008272:	b1db      	cbz	r3, 80082ac <_puts_r+0x78>
 8008274:	3e01      	subs	r6, #1
 8008276:	68a3      	ldr	r3, [r4, #8]
 8008278:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800827c:	3b01      	subs	r3, #1
 800827e:	60a3      	str	r3, [r4, #8]
 8008280:	bb39      	cbnz	r1, 80082d2 <_puts_r+0x9e>
 8008282:	2b00      	cmp	r3, #0
 8008284:	da38      	bge.n	80082f8 <_puts_r+0xc4>
 8008286:	4622      	mov	r2, r4
 8008288:	210a      	movs	r1, #10
 800828a:	4628      	mov	r0, r5
 800828c:	f000 f916 	bl	80084bc <__swbuf_r>
 8008290:	3001      	adds	r0, #1
 8008292:	d011      	beq.n	80082b8 <_puts_r+0x84>
 8008294:	250a      	movs	r5, #10
 8008296:	e011      	b.n	80082bc <_puts_r+0x88>
 8008298:	4b1b      	ldr	r3, [pc, #108]	; (8008308 <_puts_r+0xd4>)
 800829a:	429c      	cmp	r4, r3
 800829c:	d101      	bne.n	80082a2 <_puts_r+0x6e>
 800829e:	68ac      	ldr	r4, [r5, #8]
 80082a0:	e7da      	b.n	8008258 <_puts_r+0x24>
 80082a2:	4b1a      	ldr	r3, [pc, #104]	; (800830c <_puts_r+0xd8>)
 80082a4:	429c      	cmp	r4, r3
 80082a6:	bf08      	it	eq
 80082a8:	68ec      	ldreq	r4, [r5, #12]
 80082aa:	e7d5      	b.n	8008258 <_puts_r+0x24>
 80082ac:	4621      	mov	r1, r4
 80082ae:	4628      	mov	r0, r5
 80082b0:	f000 f956 	bl	8008560 <__swsetup_r>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	d0dd      	beq.n	8008274 <_puts_r+0x40>
 80082b8:	f04f 35ff 	mov.w	r5, #4294967295
 80082bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082be:	07da      	lsls	r2, r3, #31
 80082c0:	d405      	bmi.n	80082ce <_puts_r+0x9a>
 80082c2:	89a3      	ldrh	r3, [r4, #12]
 80082c4:	059b      	lsls	r3, r3, #22
 80082c6:	d402      	bmi.n	80082ce <_puts_r+0x9a>
 80082c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082ca:	f000 fb70 	bl	80089ae <__retarget_lock_release_recursive>
 80082ce:	4628      	mov	r0, r5
 80082d0:	bd70      	pop	{r4, r5, r6, pc}
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	da04      	bge.n	80082e0 <_puts_r+0xac>
 80082d6:	69a2      	ldr	r2, [r4, #24]
 80082d8:	429a      	cmp	r2, r3
 80082da:	dc06      	bgt.n	80082ea <_puts_r+0xb6>
 80082dc:	290a      	cmp	r1, #10
 80082de:	d004      	beq.n	80082ea <_puts_r+0xb6>
 80082e0:	6823      	ldr	r3, [r4, #0]
 80082e2:	1c5a      	adds	r2, r3, #1
 80082e4:	6022      	str	r2, [r4, #0]
 80082e6:	7019      	strb	r1, [r3, #0]
 80082e8:	e7c5      	b.n	8008276 <_puts_r+0x42>
 80082ea:	4622      	mov	r2, r4
 80082ec:	4628      	mov	r0, r5
 80082ee:	f000 f8e5 	bl	80084bc <__swbuf_r>
 80082f2:	3001      	adds	r0, #1
 80082f4:	d1bf      	bne.n	8008276 <_puts_r+0x42>
 80082f6:	e7df      	b.n	80082b8 <_puts_r+0x84>
 80082f8:	6823      	ldr	r3, [r4, #0]
 80082fa:	250a      	movs	r5, #10
 80082fc:	1c5a      	adds	r2, r3, #1
 80082fe:	6022      	str	r2, [r4, #0]
 8008300:	701d      	strb	r5, [r3, #0]
 8008302:	e7db      	b.n	80082bc <_puts_r+0x88>
 8008304:	08009cac 	.word	0x08009cac
 8008308:	08009ccc 	.word	0x08009ccc
 800830c:	08009c8c 	.word	0x08009c8c

08008310 <puts>:
 8008310:	4b02      	ldr	r3, [pc, #8]	; (800831c <puts+0xc>)
 8008312:	4601      	mov	r1, r0
 8008314:	6818      	ldr	r0, [r3, #0]
 8008316:	f7ff bf8d 	b.w	8008234 <_puts_r>
 800831a:	bf00      	nop
 800831c:	20000024 	.word	0x20000024

08008320 <_strtol_l.constprop.0>:
 8008320:	2b01      	cmp	r3, #1
 8008322:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008326:	d001      	beq.n	800832c <_strtol_l.constprop.0+0xc>
 8008328:	2b24      	cmp	r3, #36	; 0x24
 800832a:	d906      	bls.n	800833a <_strtol_l.constprop.0+0x1a>
 800832c:	f7ff ff1e 	bl	800816c <__errno>
 8008330:	2316      	movs	r3, #22
 8008332:	6003      	str	r3, [r0, #0]
 8008334:	2000      	movs	r0, #0
 8008336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800833a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008420 <_strtol_l.constprop.0+0x100>
 800833e:	460d      	mov	r5, r1
 8008340:	462e      	mov	r6, r5
 8008342:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008346:	f814 700c 	ldrb.w	r7, [r4, ip]
 800834a:	f017 0708 	ands.w	r7, r7, #8
 800834e:	d1f7      	bne.n	8008340 <_strtol_l.constprop.0+0x20>
 8008350:	2c2d      	cmp	r4, #45	; 0x2d
 8008352:	d132      	bne.n	80083ba <_strtol_l.constprop.0+0x9a>
 8008354:	782c      	ldrb	r4, [r5, #0]
 8008356:	2701      	movs	r7, #1
 8008358:	1cb5      	adds	r5, r6, #2
 800835a:	2b00      	cmp	r3, #0
 800835c:	d05b      	beq.n	8008416 <_strtol_l.constprop.0+0xf6>
 800835e:	2b10      	cmp	r3, #16
 8008360:	d109      	bne.n	8008376 <_strtol_l.constprop.0+0x56>
 8008362:	2c30      	cmp	r4, #48	; 0x30
 8008364:	d107      	bne.n	8008376 <_strtol_l.constprop.0+0x56>
 8008366:	782c      	ldrb	r4, [r5, #0]
 8008368:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800836c:	2c58      	cmp	r4, #88	; 0x58
 800836e:	d14d      	bne.n	800840c <_strtol_l.constprop.0+0xec>
 8008370:	786c      	ldrb	r4, [r5, #1]
 8008372:	2310      	movs	r3, #16
 8008374:	3502      	adds	r5, #2
 8008376:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800837a:	f108 38ff 	add.w	r8, r8, #4294967295
 800837e:	f04f 0c00 	mov.w	ip, #0
 8008382:	fbb8 f9f3 	udiv	r9, r8, r3
 8008386:	4666      	mov	r6, ip
 8008388:	fb03 8a19 	mls	sl, r3, r9, r8
 800838c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008390:	f1be 0f09 	cmp.w	lr, #9
 8008394:	d816      	bhi.n	80083c4 <_strtol_l.constprop.0+0xa4>
 8008396:	4674      	mov	r4, lr
 8008398:	42a3      	cmp	r3, r4
 800839a:	dd24      	ble.n	80083e6 <_strtol_l.constprop.0+0xc6>
 800839c:	f1bc 0f00 	cmp.w	ip, #0
 80083a0:	db1e      	blt.n	80083e0 <_strtol_l.constprop.0+0xc0>
 80083a2:	45b1      	cmp	r9, r6
 80083a4:	d31c      	bcc.n	80083e0 <_strtol_l.constprop.0+0xc0>
 80083a6:	d101      	bne.n	80083ac <_strtol_l.constprop.0+0x8c>
 80083a8:	45a2      	cmp	sl, r4
 80083aa:	db19      	blt.n	80083e0 <_strtol_l.constprop.0+0xc0>
 80083ac:	fb06 4603 	mla	r6, r6, r3, r4
 80083b0:	f04f 0c01 	mov.w	ip, #1
 80083b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083b8:	e7e8      	b.n	800838c <_strtol_l.constprop.0+0x6c>
 80083ba:	2c2b      	cmp	r4, #43	; 0x2b
 80083bc:	bf04      	itt	eq
 80083be:	782c      	ldrbeq	r4, [r5, #0]
 80083c0:	1cb5      	addeq	r5, r6, #2
 80083c2:	e7ca      	b.n	800835a <_strtol_l.constprop.0+0x3a>
 80083c4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80083c8:	f1be 0f19 	cmp.w	lr, #25
 80083cc:	d801      	bhi.n	80083d2 <_strtol_l.constprop.0+0xb2>
 80083ce:	3c37      	subs	r4, #55	; 0x37
 80083d0:	e7e2      	b.n	8008398 <_strtol_l.constprop.0+0x78>
 80083d2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80083d6:	f1be 0f19 	cmp.w	lr, #25
 80083da:	d804      	bhi.n	80083e6 <_strtol_l.constprop.0+0xc6>
 80083dc:	3c57      	subs	r4, #87	; 0x57
 80083de:	e7db      	b.n	8008398 <_strtol_l.constprop.0+0x78>
 80083e0:	f04f 3cff 	mov.w	ip, #4294967295
 80083e4:	e7e6      	b.n	80083b4 <_strtol_l.constprop.0+0x94>
 80083e6:	f1bc 0f00 	cmp.w	ip, #0
 80083ea:	da05      	bge.n	80083f8 <_strtol_l.constprop.0+0xd8>
 80083ec:	2322      	movs	r3, #34	; 0x22
 80083ee:	6003      	str	r3, [r0, #0]
 80083f0:	4646      	mov	r6, r8
 80083f2:	b942      	cbnz	r2, 8008406 <_strtol_l.constprop.0+0xe6>
 80083f4:	4630      	mov	r0, r6
 80083f6:	e79e      	b.n	8008336 <_strtol_l.constprop.0+0x16>
 80083f8:	b107      	cbz	r7, 80083fc <_strtol_l.constprop.0+0xdc>
 80083fa:	4276      	negs	r6, r6
 80083fc:	2a00      	cmp	r2, #0
 80083fe:	d0f9      	beq.n	80083f4 <_strtol_l.constprop.0+0xd4>
 8008400:	f1bc 0f00 	cmp.w	ip, #0
 8008404:	d000      	beq.n	8008408 <_strtol_l.constprop.0+0xe8>
 8008406:	1e69      	subs	r1, r5, #1
 8008408:	6011      	str	r1, [r2, #0]
 800840a:	e7f3      	b.n	80083f4 <_strtol_l.constprop.0+0xd4>
 800840c:	2430      	movs	r4, #48	; 0x30
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1b1      	bne.n	8008376 <_strtol_l.constprop.0+0x56>
 8008412:	2308      	movs	r3, #8
 8008414:	e7af      	b.n	8008376 <_strtol_l.constprop.0+0x56>
 8008416:	2c30      	cmp	r4, #48	; 0x30
 8008418:	d0a5      	beq.n	8008366 <_strtol_l.constprop.0+0x46>
 800841a:	230a      	movs	r3, #10
 800841c:	e7ab      	b.n	8008376 <_strtol_l.constprop.0+0x56>
 800841e:	bf00      	nop
 8008420:	08009b8a 	.word	0x08009b8a

08008424 <strtol>:
 8008424:	4613      	mov	r3, r2
 8008426:	460a      	mov	r2, r1
 8008428:	4601      	mov	r1, r0
 800842a:	4802      	ldr	r0, [pc, #8]	; (8008434 <strtol+0x10>)
 800842c:	6800      	ldr	r0, [r0, #0]
 800842e:	f7ff bf77 	b.w	8008320 <_strtol_l.constprop.0>
 8008432:	bf00      	nop
 8008434:	20000024 	.word	0x20000024

08008438 <__utoa>:
 8008438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800843a:	4c1f      	ldr	r4, [pc, #124]	; (80084b8 <__utoa+0x80>)
 800843c:	b08b      	sub	sp, #44	; 0x2c
 800843e:	4605      	mov	r5, r0
 8008440:	460b      	mov	r3, r1
 8008442:	466e      	mov	r6, sp
 8008444:	f104 0c20 	add.w	ip, r4, #32
 8008448:	6820      	ldr	r0, [r4, #0]
 800844a:	6861      	ldr	r1, [r4, #4]
 800844c:	4637      	mov	r7, r6
 800844e:	c703      	stmia	r7!, {r0, r1}
 8008450:	3408      	adds	r4, #8
 8008452:	4564      	cmp	r4, ip
 8008454:	463e      	mov	r6, r7
 8008456:	d1f7      	bne.n	8008448 <__utoa+0x10>
 8008458:	7921      	ldrb	r1, [r4, #4]
 800845a:	7139      	strb	r1, [r7, #4]
 800845c:	1e91      	subs	r1, r2, #2
 800845e:	6820      	ldr	r0, [r4, #0]
 8008460:	6038      	str	r0, [r7, #0]
 8008462:	2922      	cmp	r1, #34	; 0x22
 8008464:	f04f 0100 	mov.w	r1, #0
 8008468:	d904      	bls.n	8008474 <__utoa+0x3c>
 800846a:	7019      	strb	r1, [r3, #0]
 800846c:	460b      	mov	r3, r1
 800846e:	4618      	mov	r0, r3
 8008470:	b00b      	add	sp, #44	; 0x2c
 8008472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008474:	1e58      	subs	r0, r3, #1
 8008476:	4684      	mov	ip, r0
 8008478:	fbb5 f7f2 	udiv	r7, r5, r2
 800847c:	fb02 5617 	mls	r6, r2, r7, r5
 8008480:	3628      	adds	r6, #40	; 0x28
 8008482:	446e      	add	r6, sp
 8008484:	460c      	mov	r4, r1
 8008486:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800848a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800848e:	462e      	mov	r6, r5
 8008490:	42b2      	cmp	r2, r6
 8008492:	f101 0101 	add.w	r1, r1, #1
 8008496:	463d      	mov	r5, r7
 8008498:	d9ee      	bls.n	8008478 <__utoa+0x40>
 800849a:	2200      	movs	r2, #0
 800849c:	545a      	strb	r2, [r3, r1]
 800849e:	1919      	adds	r1, r3, r4
 80084a0:	1aa5      	subs	r5, r4, r2
 80084a2:	42aa      	cmp	r2, r5
 80084a4:	dae3      	bge.n	800846e <__utoa+0x36>
 80084a6:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80084aa:	780e      	ldrb	r6, [r1, #0]
 80084ac:	7006      	strb	r6, [r0, #0]
 80084ae:	3201      	adds	r2, #1
 80084b0:	f801 5901 	strb.w	r5, [r1], #-1
 80084b4:	e7f4      	b.n	80084a0 <__utoa+0x68>
 80084b6:	bf00      	nop
 80084b8:	08009b64 	.word	0x08009b64

080084bc <__swbuf_r>:
 80084bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084be:	460e      	mov	r6, r1
 80084c0:	4614      	mov	r4, r2
 80084c2:	4605      	mov	r5, r0
 80084c4:	b118      	cbz	r0, 80084ce <__swbuf_r+0x12>
 80084c6:	6983      	ldr	r3, [r0, #24]
 80084c8:	b90b      	cbnz	r3, 80084ce <__swbuf_r+0x12>
 80084ca:	f000 f9d1 	bl	8008870 <__sinit>
 80084ce:	4b21      	ldr	r3, [pc, #132]	; (8008554 <__swbuf_r+0x98>)
 80084d0:	429c      	cmp	r4, r3
 80084d2:	d12b      	bne.n	800852c <__swbuf_r+0x70>
 80084d4:	686c      	ldr	r4, [r5, #4]
 80084d6:	69a3      	ldr	r3, [r4, #24]
 80084d8:	60a3      	str	r3, [r4, #8]
 80084da:	89a3      	ldrh	r3, [r4, #12]
 80084dc:	071a      	lsls	r2, r3, #28
 80084de:	d52f      	bpl.n	8008540 <__swbuf_r+0x84>
 80084e0:	6923      	ldr	r3, [r4, #16]
 80084e2:	b36b      	cbz	r3, 8008540 <__swbuf_r+0x84>
 80084e4:	6923      	ldr	r3, [r4, #16]
 80084e6:	6820      	ldr	r0, [r4, #0]
 80084e8:	1ac0      	subs	r0, r0, r3
 80084ea:	6963      	ldr	r3, [r4, #20]
 80084ec:	b2f6      	uxtb	r6, r6
 80084ee:	4283      	cmp	r3, r0
 80084f0:	4637      	mov	r7, r6
 80084f2:	dc04      	bgt.n	80084fe <__swbuf_r+0x42>
 80084f4:	4621      	mov	r1, r4
 80084f6:	4628      	mov	r0, r5
 80084f8:	f000 f926 	bl	8008748 <_fflush_r>
 80084fc:	bb30      	cbnz	r0, 800854c <__swbuf_r+0x90>
 80084fe:	68a3      	ldr	r3, [r4, #8]
 8008500:	3b01      	subs	r3, #1
 8008502:	60a3      	str	r3, [r4, #8]
 8008504:	6823      	ldr	r3, [r4, #0]
 8008506:	1c5a      	adds	r2, r3, #1
 8008508:	6022      	str	r2, [r4, #0]
 800850a:	701e      	strb	r6, [r3, #0]
 800850c:	6963      	ldr	r3, [r4, #20]
 800850e:	3001      	adds	r0, #1
 8008510:	4283      	cmp	r3, r0
 8008512:	d004      	beq.n	800851e <__swbuf_r+0x62>
 8008514:	89a3      	ldrh	r3, [r4, #12]
 8008516:	07db      	lsls	r3, r3, #31
 8008518:	d506      	bpl.n	8008528 <__swbuf_r+0x6c>
 800851a:	2e0a      	cmp	r6, #10
 800851c:	d104      	bne.n	8008528 <__swbuf_r+0x6c>
 800851e:	4621      	mov	r1, r4
 8008520:	4628      	mov	r0, r5
 8008522:	f000 f911 	bl	8008748 <_fflush_r>
 8008526:	b988      	cbnz	r0, 800854c <__swbuf_r+0x90>
 8008528:	4638      	mov	r0, r7
 800852a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800852c:	4b0a      	ldr	r3, [pc, #40]	; (8008558 <__swbuf_r+0x9c>)
 800852e:	429c      	cmp	r4, r3
 8008530:	d101      	bne.n	8008536 <__swbuf_r+0x7a>
 8008532:	68ac      	ldr	r4, [r5, #8]
 8008534:	e7cf      	b.n	80084d6 <__swbuf_r+0x1a>
 8008536:	4b09      	ldr	r3, [pc, #36]	; (800855c <__swbuf_r+0xa0>)
 8008538:	429c      	cmp	r4, r3
 800853a:	bf08      	it	eq
 800853c:	68ec      	ldreq	r4, [r5, #12]
 800853e:	e7ca      	b.n	80084d6 <__swbuf_r+0x1a>
 8008540:	4621      	mov	r1, r4
 8008542:	4628      	mov	r0, r5
 8008544:	f000 f80c 	bl	8008560 <__swsetup_r>
 8008548:	2800      	cmp	r0, #0
 800854a:	d0cb      	beq.n	80084e4 <__swbuf_r+0x28>
 800854c:	f04f 37ff 	mov.w	r7, #4294967295
 8008550:	e7ea      	b.n	8008528 <__swbuf_r+0x6c>
 8008552:	bf00      	nop
 8008554:	08009cac 	.word	0x08009cac
 8008558:	08009ccc 	.word	0x08009ccc
 800855c:	08009c8c 	.word	0x08009c8c

08008560 <__swsetup_r>:
 8008560:	4b32      	ldr	r3, [pc, #200]	; (800862c <__swsetup_r+0xcc>)
 8008562:	b570      	push	{r4, r5, r6, lr}
 8008564:	681d      	ldr	r5, [r3, #0]
 8008566:	4606      	mov	r6, r0
 8008568:	460c      	mov	r4, r1
 800856a:	b125      	cbz	r5, 8008576 <__swsetup_r+0x16>
 800856c:	69ab      	ldr	r3, [r5, #24]
 800856e:	b913      	cbnz	r3, 8008576 <__swsetup_r+0x16>
 8008570:	4628      	mov	r0, r5
 8008572:	f000 f97d 	bl	8008870 <__sinit>
 8008576:	4b2e      	ldr	r3, [pc, #184]	; (8008630 <__swsetup_r+0xd0>)
 8008578:	429c      	cmp	r4, r3
 800857a:	d10f      	bne.n	800859c <__swsetup_r+0x3c>
 800857c:	686c      	ldr	r4, [r5, #4]
 800857e:	89a3      	ldrh	r3, [r4, #12]
 8008580:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008584:	0719      	lsls	r1, r3, #28
 8008586:	d42c      	bmi.n	80085e2 <__swsetup_r+0x82>
 8008588:	06dd      	lsls	r5, r3, #27
 800858a:	d411      	bmi.n	80085b0 <__swsetup_r+0x50>
 800858c:	2309      	movs	r3, #9
 800858e:	6033      	str	r3, [r6, #0]
 8008590:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008594:	81a3      	strh	r3, [r4, #12]
 8008596:	f04f 30ff 	mov.w	r0, #4294967295
 800859a:	e03e      	b.n	800861a <__swsetup_r+0xba>
 800859c:	4b25      	ldr	r3, [pc, #148]	; (8008634 <__swsetup_r+0xd4>)
 800859e:	429c      	cmp	r4, r3
 80085a0:	d101      	bne.n	80085a6 <__swsetup_r+0x46>
 80085a2:	68ac      	ldr	r4, [r5, #8]
 80085a4:	e7eb      	b.n	800857e <__swsetup_r+0x1e>
 80085a6:	4b24      	ldr	r3, [pc, #144]	; (8008638 <__swsetup_r+0xd8>)
 80085a8:	429c      	cmp	r4, r3
 80085aa:	bf08      	it	eq
 80085ac:	68ec      	ldreq	r4, [r5, #12]
 80085ae:	e7e6      	b.n	800857e <__swsetup_r+0x1e>
 80085b0:	0758      	lsls	r0, r3, #29
 80085b2:	d512      	bpl.n	80085da <__swsetup_r+0x7a>
 80085b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085b6:	b141      	cbz	r1, 80085ca <__swsetup_r+0x6a>
 80085b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085bc:	4299      	cmp	r1, r3
 80085be:	d002      	beq.n	80085c6 <__swsetup_r+0x66>
 80085c0:	4630      	mov	r0, r6
 80085c2:	f000 fa5b 	bl	8008a7c <_free_r>
 80085c6:	2300      	movs	r3, #0
 80085c8:	6363      	str	r3, [r4, #52]	; 0x34
 80085ca:	89a3      	ldrh	r3, [r4, #12]
 80085cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80085d0:	81a3      	strh	r3, [r4, #12]
 80085d2:	2300      	movs	r3, #0
 80085d4:	6063      	str	r3, [r4, #4]
 80085d6:	6923      	ldr	r3, [r4, #16]
 80085d8:	6023      	str	r3, [r4, #0]
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	f043 0308 	orr.w	r3, r3, #8
 80085e0:	81a3      	strh	r3, [r4, #12]
 80085e2:	6923      	ldr	r3, [r4, #16]
 80085e4:	b94b      	cbnz	r3, 80085fa <__swsetup_r+0x9a>
 80085e6:	89a3      	ldrh	r3, [r4, #12]
 80085e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80085ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80085f0:	d003      	beq.n	80085fa <__swsetup_r+0x9a>
 80085f2:	4621      	mov	r1, r4
 80085f4:	4630      	mov	r0, r6
 80085f6:	f000 fa01 	bl	80089fc <__smakebuf_r>
 80085fa:	89a0      	ldrh	r0, [r4, #12]
 80085fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008600:	f010 0301 	ands.w	r3, r0, #1
 8008604:	d00a      	beq.n	800861c <__swsetup_r+0xbc>
 8008606:	2300      	movs	r3, #0
 8008608:	60a3      	str	r3, [r4, #8]
 800860a:	6963      	ldr	r3, [r4, #20]
 800860c:	425b      	negs	r3, r3
 800860e:	61a3      	str	r3, [r4, #24]
 8008610:	6923      	ldr	r3, [r4, #16]
 8008612:	b943      	cbnz	r3, 8008626 <__swsetup_r+0xc6>
 8008614:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008618:	d1ba      	bne.n	8008590 <__swsetup_r+0x30>
 800861a:	bd70      	pop	{r4, r5, r6, pc}
 800861c:	0781      	lsls	r1, r0, #30
 800861e:	bf58      	it	pl
 8008620:	6963      	ldrpl	r3, [r4, #20]
 8008622:	60a3      	str	r3, [r4, #8]
 8008624:	e7f4      	b.n	8008610 <__swsetup_r+0xb0>
 8008626:	2000      	movs	r0, #0
 8008628:	e7f7      	b.n	800861a <__swsetup_r+0xba>
 800862a:	bf00      	nop
 800862c:	20000024 	.word	0x20000024
 8008630:	08009cac 	.word	0x08009cac
 8008634:	08009ccc 	.word	0x08009ccc
 8008638:	08009c8c 	.word	0x08009c8c

0800863c <__sflush_r>:
 800863c:	898a      	ldrh	r2, [r1, #12]
 800863e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008642:	4605      	mov	r5, r0
 8008644:	0710      	lsls	r0, r2, #28
 8008646:	460c      	mov	r4, r1
 8008648:	d458      	bmi.n	80086fc <__sflush_r+0xc0>
 800864a:	684b      	ldr	r3, [r1, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	dc05      	bgt.n	800865c <__sflush_r+0x20>
 8008650:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008652:	2b00      	cmp	r3, #0
 8008654:	dc02      	bgt.n	800865c <__sflush_r+0x20>
 8008656:	2000      	movs	r0, #0
 8008658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800865c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800865e:	2e00      	cmp	r6, #0
 8008660:	d0f9      	beq.n	8008656 <__sflush_r+0x1a>
 8008662:	2300      	movs	r3, #0
 8008664:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008668:	682f      	ldr	r7, [r5, #0]
 800866a:	602b      	str	r3, [r5, #0]
 800866c:	d032      	beq.n	80086d4 <__sflush_r+0x98>
 800866e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008670:	89a3      	ldrh	r3, [r4, #12]
 8008672:	075a      	lsls	r2, r3, #29
 8008674:	d505      	bpl.n	8008682 <__sflush_r+0x46>
 8008676:	6863      	ldr	r3, [r4, #4]
 8008678:	1ac0      	subs	r0, r0, r3
 800867a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800867c:	b10b      	cbz	r3, 8008682 <__sflush_r+0x46>
 800867e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008680:	1ac0      	subs	r0, r0, r3
 8008682:	2300      	movs	r3, #0
 8008684:	4602      	mov	r2, r0
 8008686:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008688:	6a21      	ldr	r1, [r4, #32]
 800868a:	4628      	mov	r0, r5
 800868c:	47b0      	blx	r6
 800868e:	1c43      	adds	r3, r0, #1
 8008690:	89a3      	ldrh	r3, [r4, #12]
 8008692:	d106      	bne.n	80086a2 <__sflush_r+0x66>
 8008694:	6829      	ldr	r1, [r5, #0]
 8008696:	291d      	cmp	r1, #29
 8008698:	d82c      	bhi.n	80086f4 <__sflush_r+0xb8>
 800869a:	4a2a      	ldr	r2, [pc, #168]	; (8008744 <__sflush_r+0x108>)
 800869c:	40ca      	lsrs	r2, r1
 800869e:	07d6      	lsls	r6, r2, #31
 80086a0:	d528      	bpl.n	80086f4 <__sflush_r+0xb8>
 80086a2:	2200      	movs	r2, #0
 80086a4:	6062      	str	r2, [r4, #4]
 80086a6:	04d9      	lsls	r1, r3, #19
 80086a8:	6922      	ldr	r2, [r4, #16]
 80086aa:	6022      	str	r2, [r4, #0]
 80086ac:	d504      	bpl.n	80086b8 <__sflush_r+0x7c>
 80086ae:	1c42      	adds	r2, r0, #1
 80086b0:	d101      	bne.n	80086b6 <__sflush_r+0x7a>
 80086b2:	682b      	ldr	r3, [r5, #0]
 80086b4:	b903      	cbnz	r3, 80086b8 <__sflush_r+0x7c>
 80086b6:	6560      	str	r0, [r4, #84]	; 0x54
 80086b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086ba:	602f      	str	r7, [r5, #0]
 80086bc:	2900      	cmp	r1, #0
 80086be:	d0ca      	beq.n	8008656 <__sflush_r+0x1a>
 80086c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086c4:	4299      	cmp	r1, r3
 80086c6:	d002      	beq.n	80086ce <__sflush_r+0x92>
 80086c8:	4628      	mov	r0, r5
 80086ca:	f000 f9d7 	bl	8008a7c <_free_r>
 80086ce:	2000      	movs	r0, #0
 80086d0:	6360      	str	r0, [r4, #52]	; 0x34
 80086d2:	e7c1      	b.n	8008658 <__sflush_r+0x1c>
 80086d4:	6a21      	ldr	r1, [r4, #32]
 80086d6:	2301      	movs	r3, #1
 80086d8:	4628      	mov	r0, r5
 80086da:	47b0      	blx	r6
 80086dc:	1c41      	adds	r1, r0, #1
 80086de:	d1c7      	bne.n	8008670 <__sflush_r+0x34>
 80086e0:	682b      	ldr	r3, [r5, #0]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d0c4      	beq.n	8008670 <__sflush_r+0x34>
 80086e6:	2b1d      	cmp	r3, #29
 80086e8:	d001      	beq.n	80086ee <__sflush_r+0xb2>
 80086ea:	2b16      	cmp	r3, #22
 80086ec:	d101      	bne.n	80086f2 <__sflush_r+0xb6>
 80086ee:	602f      	str	r7, [r5, #0]
 80086f0:	e7b1      	b.n	8008656 <__sflush_r+0x1a>
 80086f2:	89a3      	ldrh	r3, [r4, #12]
 80086f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086f8:	81a3      	strh	r3, [r4, #12]
 80086fa:	e7ad      	b.n	8008658 <__sflush_r+0x1c>
 80086fc:	690f      	ldr	r7, [r1, #16]
 80086fe:	2f00      	cmp	r7, #0
 8008700:	d0a9      	beq.n	8008656 <__sflush_r+0x1a>
 8008702:	0793      	lsls	r3, r2, #30
 8008704:	680e      	ldr	r6, [r1, #0]
 8008706:	bf08      	it	eq
 8008708:	694b      	ldreq	r3, [r1, #20]
 800870a:	600f      	str	r7, [r1, #0]
 800870c:	bf18      	it	ne
 800870e:	2300      	movne	r3, #0
 8008710:	eba6 0807 	sub.w	r8, r6, r7
 8008714:	608b      	str	r3, [r1, #8]
 8008716:	f1b8 0f00 	cmp.w	r8, #0
 800871a:	dd9c      	ble.n	8008656 <__sflush_r+0x1a>
 800871c:	6a21      	ldr	r1, [r4, #32]
 800871e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008720:	4643      	mov	r3, r8
 8008722:	463a      	mov	r2, r7
 8008724:	4628      	mov	r0, r5
 8008726:	47b0      	blx	r6
 8008728:	2800      	cmp	r0, #0
 800872a:	dc06      	bgt.n	800873a <__sflush_r+0xfe>
 800872c:	89a3      	ldrh	r3, [r4, #12]
 800872e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008732:	81a3      	strh	r3, [r4, #12]
 8008734:	f04f 30ff 	mov.w	r0, #4294967295
 8008738:	e78e      	b.n	8008658 <__sflush_r+0x1c>
 800873a:	4407      	add	r7, r0
 800873c:	eba8 0800 	sub.w	r8, r8, r0
 8008740:	e7e9      	b.n	8008716 <__sflush_r+0xda>
 8008742:	bf00      	nop
 8008744:	20400001 	.word	0x20400001

08008748 <_fflush_r>:
 8008748:	b538      	push	{r3, r4, r5, lr}
 800874a:	690b      	ldr	r3, [r1, #16]
 800874c:	4605      	mov	r5, r0
 800874e:	460c      	mov	r4, r1
 8008750:	b913      	cbnz	r3, 8008758 <_fflush_r+0x10>
 8008752:	2500      	movs	r5, #0
 8008754:	4628      	mov	r0, r5
 8008756:	bd38      	pop	{r3, r4, r5, pc}
 8008758:	b118      	cbz	r0, 8008762 <_fflush_r+0x1a>
 800875a:	6983      	ldr	r3, [r0, #24]
 800875c:	b90b      	cbnz	r3, 8008762 <_fflush_r+0x1a>
 800875e:	f000 f887 	bl	8008870 <__sinit>
 8008762:	4b14      	ldr	r3, [pc, #80]	; (80087b4 <_fflush_r+0x6c>)
 8008764:	429c      	cmp	r4, r3
 8008766:	d11b      	bne.n	80087a0 <_fflush_r+0x58>
 8008768:	686c      	ldr	r4, [r5, #4]
 800876a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d0ef      	beq.n	8008752 <_fflush_r+0xa>
 8008772:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008774:	07d0      	lsls	r0, r2, #31
 8008776:	d404      	bmi.n	8008782 <_fflush_r+0x3a>
 8008778:	0599      	lsls	r1, r3, #22
 800877a:	d402      	bmi.n	8008782 <_fflush_r+0x3a>
 800877c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800877e:	f000 f915 	bl	80089ac <__retarget_lock_acquire_recursive>
 8008782:	4628      	mov	r0, r5
 8008784:	4621      	mov	r1, r4
 8008786:	f7ff ff59 	bl	800863c <__sflush_r>
 800878a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800878c:	07da      	lsls	r2, r3, #31
 800878e:	4605      	mov	r5, r0
 8008790:	d4e0      	bmi.n	8008754 <_fflush_r+0xc>
 8008792:	89a3      	ldrh	r3, [r4, #12]
 8008794:	059b      	lsls	r3, r3, #22
 8008796:	d4dd      	bmi.n	8008754 <_fflush_r+0xc>
 8008798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800879a:	f000 f908 	bl	80089ae <__retarget_lock_release_recursive>
 800879e:	e7d9      	b.n	8008754 <_fflush_r+0xc>
 80087a0:	4b05      	ldr	r3, [pc, #20]	; (80087b8 <_fflush_r+0x70>)
 80087a2:	429c      	cmp	r4, r3
 80087a4:	d101      	bne.n	80087aa <_fflush_r+0x62>
 80087a6:	68ac      	ldr	r4, [r5, #8]
 80087a8:	e7df      	b.n	800876a <_fflush_r+0x22>
 80087aa:	4b04      	ldr	r3, [pc, #16]	; (80087bc <_fflush_r+0x74>)
 80087ac:	429c      	cmp	r4, r3
 80087ae:	bf08      	it	eq
 80087b0:	68ec      	ldreq	r4, [r5, #12]
 80087b2:	e7da      	b.n	800876a <_fflush_r+0x22>
 80087b4:	08009cac 	.word	0x08009cac
 80087b8:	08009ccc 	.word	0x08009ccc
 80087bc:	08009c8c 	.word	0x08009c8c

080087c0 <std>:
 80087c0:	2300      	movs	r3, #0
 80087c2:	b510      	push	{r4, lr}
 80087c4:	4604      	mov	r4, r0
 80087c6:	e9c0 3300 	strd	r3, r3, [r0]
 80087ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087ce:	6083      	str	r3, [r0, #8]
 80087d0:	8181      	strh	r1, [r0, #12]
 80087d2:	6643      	str	r3, [r0, #100]	; 0x64
 80087d4:	81c2      	strh	r2, [r0, #14]
 80087d6:	6183      	str	r3, [r0, #24]
 80087d8:	4619      	mov	r1, r3
 80087da:	2208      	movs	r2, #8
 80087dc:	305c      	adds	r0, #92	; 0x5c
 80087de:	f7ff fd09 	bl	80081f4 <memset>
 80087e2:	4b05      	ldr	r3, [pc, #20]	; (80087f8 <std+0x38>)
 80087e4:	6263      	str	r3, [r4, #36]	; 0x24
 80087e6:	4b05      	ldr	r3, [pc, #20]	; (80087fc <std+0x3c>)
 80087e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80087ea:	4b05      	ldr	r3, [pc, #20]	; (8008800 <std+0x40>)
 80087ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087ee:	4b05      	ldr	r3, [pc, #20]	; (8008804 <std+0x44>)
 80087f0:	6224      	str	r4, [r4, #32]
 80087f2:	6323      	str	r3, [r4, #48]	; 0x30
 80087f4:	bd10      	pop	{r4, pc}
 80087f6:	bf00      	nop
 80087f8:	08009239 	.word	0x08009239
 80087fc:	0800925b 	.word	0x0800925b
 8008800:	08009293 	.word	0x08009293
 8008804:	080092b7 	.word	0x080092b7

08008808 <_cleanup_r>:
 8008808:	4901      	ldr	r1, [pc, #4]	; (8008810 <_cleanup_r+0x8>)
 800880a:	f000 b8af 	b.w	800896c <_fwalk_reent>
 800880e:	bf00      	nop
 8008810:	08008749 	.word	0x08008749

08008814 <__sfmoreglue>:
 8008814:	b570      	push	{r4, r5, r6, lr}
 8008816:	2268      	movs	r2, #104	; 0x68
 8008818:	1e4d      	subs	r5, r1, #1
 800881a:	4355      	muls	r5, r2
 800881c:	460e      	mov	r6, r1
 800881e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008822:	f000 f997 	bl	8008b54 <_malloc_r>
 8008826:	4604      	mov	r4, r0
 8008828:	b140      	cbz	r0, 800883c <__sfmoreglue+0x28>
 800882a:	2100      	movs	r1, #0
 800882c:	e9c0 1600 	strd	r1, r6, [r0]
 8008830:	300c      	adds	r0, #12
 8008832:	60a0      	str	r0, [r4, #8]
 8008834:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008838:	f7ff fcdc 	bl	80081f4 <memset>
 800883c:	4620      	mov	r0, r4
 800883e:	bd70      	pop	{r4, r5, r6, pc}

08008840 <__sfp_lock_acquire>:
 8008840:	4801      	ldr	r0, [pc, #4]	; (8008848 <__sfp_lock_acquire+0x8>)
 8008842:	f000 b8b3 	b.w	80089ac <__retarget_lock_acquire_recursive>
 8008846:	bf00      	nop
 8008848:	200137dd 	.word	0x200137dd

0800884c <__sfp_lock_release>:
 800884c:	4801      	ldr	r0, [pc, #4]	; (8008854 <__sfp_lock_release+0x8>)
 800884e:	f000 b8ae 	b.w	80089ae <__retarget_lock_release_recursive>
 8008852:	bf00      	nop
 8008854:	200137dd 	.word	0x200137dd

08008858 <__sinit_lock_acquire>:
 8008858:	4801      	ldr	r0, [pc, #4]	; (8008860 <__sinit_lock_acquire+0x8>)
 800885a:	f000 b8a7 	b.w	80089ac <__retarget_lock_acquire_recursive>
 800885e:	bf00      	nop
 8008860:	200137de 	.word	0x200137de

08008864 <__sinit_lock_release>:
 8008864:	4801      	ldr	r0, [pc, #4]	; (800886c <__sinit_lock_release+0x8>)
 8008866:	f000 b8a2 	b.w	80089ae <__retarget_lock_release_recursive>
 800886a:	bf00      	nop
 800886c:	200137de 	.word	0x200137de

08008870 <__sinit>:
 8008870:	b510      	push	{r4, lr}
 8008872:	4604      	mov	r4, r0
 8008874:	f7ff fff0 	bl	8008858 <__sinit_lock_acquire>
 8008878:	69a3      	ldr	r3, [r4, #24]
 800887a:	b11b      	cbz	r3, 8008884 <__sinit+0x14>
 800887c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008880:	f7ff bff0 	b.w	8008864 <__sinit_lock_release>
 8008884:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008888:	6523      	str	r3, [r4, #80]	; 0x50
 800888a:	4b13      	ldr	r3, [pc, #76]	; (80088d8 <__sinit+0x68>)
 800888c:	4a13      	ldr	r2, [pc, #76]	; (80088dc <__sinit+0x6c>)
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	62a2      	str	r2, [r4, #40]	; 0x28
 8008892:	42a3      	cmp	r3, r4
 8008894:	bf04      	itt	eq
 8008896:	2301      	moveq	r3, #1
 8008898:	61a3      	streq	r3, [r4, #24]
 800889a:	4620      	mov	r0, r4
 800889c:	f000 f820 	bl	80088e0 <__sfp>
 80088a0:	6060      	str	r0, [r4, #4]
 80088a2:	4620      	mov	r0, r4
 80088a4:	f000 f81c 	bl	80088e0 <__sfp>
 80088a8:	60a0      	str	r0, [r4, #8]
 80088aa:	4620      	mov	r0, r4
 80088ac:	f000 f818 	bl	80088e0 <__sfp>
 80088b0:	2200      	movs	r2, #0
 80088b2:	60e0      	str	r0, [r4, #12]
 80088b4:	2104      	movs	r1, #4
 80088b6:	6860      	ldr	r0, [r4, #4]
 80088b8:	f7ff ff82 	bl	80087c0 <std>
 80088bc:	68a0      	ldr	r0, [r4, #8]
 80088be:	2201      	movs	r2, #1
 80088c0:	2109      	movs	r1, #9
 80088c2:	f7ff ff7d 	bl	80087c0 <std>
 80088c6:	68e0      	ldr	r0, [r4, #12]
 80088c8:	2202      	movs	r2, #2
 80088ca:	2112      	movs	r1, #18
 80088cc:	f7ff ff78 	bl	80087c0 <std>
 80088d0:	2301      	movs	r3, #1
 80088d2:	61a3      	str	r3, [r4, #24]
 80088d4:	e7d2      	b.n	800887c <__sinit+0xc>
 80088d6:	bf00      	nop
 80088d8:	08009b60 	.word	0x08009b60
 80088dc:	08008809 	.word	0x08008809

080088e0 <__sfp>:
 80088e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088e2:	4607      	mov	r7, r0
 80088e4:	f7ff ffac 	bl	8008840 <__sfp_lock_acquire>
 80088e8:	4b1e      	ldr	r3, [pc, #120]	; (8008964 <__sfp+0x84>)
 80088ea:	681e      	ldr	r6, [r3, #0]
 80088ec:	69b3      	ldr	r3, [r6, #24]
 80088ee:	b913      	cbnz	r3, 80088f6 <__sfp+0x16>
 80088f0:	4630      	mov	r0, r6
 80088f2:	f7ff ffbd 	bl	8008870 <__sinit>
 80088f6:	3648      	adds	r6, #72	; 0x48
 80088f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80088fc:	3b01      	subs	r3, #1
 80088fe:	d503      	bpl.n	8008908 <__sfp+0x28>
 8008900:	6833      	ldr	r3, [r6, #0]
 8008902:	b30b      	cbz	r3, 8008948 <__sfp+0x68>
 8008904:	6836      	ldr	r6, [r6, #0]
 8008906:	e7f7      	b.n	80088f8 <__sfp+0x18>
 8008908:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800890c:	b9d5      	cbnz	r5, 8008944 <__sfp+0x64>
 800890e:	4b16      	ldr	r3, [pc, #88]	; (8008968 <__sfp+0x88>)
 8008910:	60e3      	str	r3, [r4, #12]
 8008912:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008916:	6665      	str	r5, [r4, #100]	; 0x64
 8008918:	f000 f847 	bl	80089aa <__retarget_lock_init_recursive>
 800891c:	f7ff ff96 	bl	800884c <__sfp_lock_release>
 8008920:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008924:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008928:	6025      	str	r5, [r4, #0]
 800892a:	61a5      	str	r5, [r4, #24]
 800892c:	2208      	movs	r2, #8
 800892e:	4629      	mov	r1, r5
 8008930:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008934:	f7ff fc5e 	bl	80081f4 <memset>
 8008938:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800893c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008940:	4620      	mov	r0, r4
 8008942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008944:	3468      	adds	r4, #104	; 0x68
 8008946:	e7d9      	b.n	80088fc <__sfp+0x1c>
 8008948:	2104      	movs	r1, #4
 800894a:	4638      	mov	r0, r7
 800894c:	f7ff ff62 	bl	8008814 <__sfmoreglue>
 8008950:	4604      	mov	r4, r0
 8008952:	6030      	str	r0, [r6, #0]
 8008954:	2800      	cmp	r0, #0
 8008956:	d1d5      	bne.n	8008904 <__sfp+0x24>
 8008958:	f7ff ff78 	bl	800884c <__sfp_lock_release>
 800895c:	230c      	movs	r3, #12
 800895e:	603b      	str	r3, [r7, #0]
 8008960:	e7ee      	b.n	8008940 <__sfp+0x60>
 8008962:	bf00      	nop
 8008964:	08009b60 	.word	0x08009b60
 8008968:	ffff0001 	.word	0xffff0001

0800896c <_fwalk_reent>:
 800896c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008970:	4606      	mov	r6, r0
 8008972:	4688      	mov	r8, r1
 8008974:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008978:	2700      	movs	r7, #0
 800897a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800897e:	f1b9 0901 	subs.w	r9, r9, #1
 8008982:	d505      	bpl.n	8008990 <_fwalk_reent+0x24>
 8008984:	6824      	ldr	r4, [r4, #0]
 8008986:	2c00      	cmp	r4, #0
 8008988:	d1f7      	bne.n	800897a <_fwalk_reent+0xe>
 800898a:	4638      	mov	r0, r7
 800898c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008990:	89ab      	ldrh	r3, [r5, #12]
 8008992:	2b01      	cmp	r3, #1
 8008994:	d907      	bls.n	80089a6 <_fwalk_reent+0x3a>
 8008996:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800899a:	3301      	adds	r3, #1
 800899c:	d003      	beq.n	80089a6 <_fwalk_reent+0x3a>
 800899e:	4629      	mov	r1, r5
 80089a0:	4630      	mov	r0, r6
 80089a2:	47c0      	blx	r8
 80089a4:	4307      	orrs	r7, r0
 80089a6:	3568      	adds	r5, #104	; 0x68
 80089a8:	e7e9      	b.n	800897e <_fwalk_reent+0x12>

080089aa <__retarget_lock_init_recursive>:
 80089aa:	4770      	bx	lr

080089ac <__retarget_lock_acquire_recursive>:
 80089ac:	4770      	bx	lr

080089ae <__retarget_lock_release_recursive>:
 80089ae:	4770      	bx	lr

080089b0 <__swhatbuf_r>:
 80089b0:	b570      	push	{r4, r5, r6, lr}
 80089b2:	460e      	mov	r6, r1
 80089b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089b8:	2900      	cmp	r1, #0
 80089ba:	b096      	sub	sp, #88	; 0x58
 80089bc:	4614      	mov	r4, r2
 80089be:	461d      	mov	r5, r3
 80089c0:	da08      	bge.n	80089d4 <__swhatbuf_r+0x24>
 80089c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80089c6:	2200      	movs	r2, #0
 80089c8:	602a      	str	r2, [r5, #0]
 80089ca:	061a      	lsls	r2, r3, #24
 80089cc:	d410      	bmi.n	80089f0 <__swhatbuf_r+0x40>
 80089ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089d2:	e00e      	b.n	80089f2 <__swhatbuf_r+0x42>
 80089d4:	466a      	mov	r2, sp
 80089d6:	f000 fc95 	bl	8009304 <_fstat_r>
 80089da:	2800      	cmp	r0, #0
 80089dc:	dbf1      	blt.n	80089c2 <__swhatbuf_r+0x12>
 80089de:	9a01      	ldr	r2, [sp, #4]
 80089e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80089e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80089e8:	425a      	negs	r2, r3
 80089ea:	415a      	adcs	r2, r3
 80089ec:	602a      	str	r2, [r5, #0]
 80089ee:	e7ee      	b.n	80089ce <__swhatbuf_r+0x1e>
 80089f0:	2340      	movs	r3, #64	; 0x40
 80089f2:	2000      	movs	r0, #0
 80089f4:	6023      	str	r3, [r4, #0]
 80089f6:	b016      	add	sp, #88	; 0x58
 80089f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080089fc <__smakebuf_r>:
 80089fc:	898b      	ldrh	r3, [r1, #12]
 80089fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a00:	079d      	lsls	r5, r3, #30
 8008a02:	4606      	mov	r6, r0
 8008a04:	460c      	mov	r4, r1
 8008a06:	d507      	bpl.n	8008a18 <__smakebuf_r+0x1c>
 8008a08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a0c:	6023      	str	r3, [r4, #0]
 8008a0e:	6123      	str	r3, [r4, #16]
 8008a10:	2301      	movs	r3, #1
 8008a12:	6163      	str	r3, [r4, #20]
 8008a14:	b002      	add	sp, #8
 8008a16:	bd70      	pop	{r4, r5, r6, pc}
 8008a18:	ab01      	add	r3, sp, #4
 8008a1a:	466a      	mov	r2, sp
 8008a1c:	f7ff ffc8 	bl	80089b0 <__swhatbuf_r>
 8008a20:	9900      	ldr	r1, [sp, #0]
 8008a22:	4605      	mov	r5, r0
 8008a24:	4630      	mov	r0, r6
 8008a26:	f000 f895 	bl	8008b54 <_malloc_r>
 8008a2a:	b948      	cbnz	r0, 8008a40 <__smakebuf_r+0x44>
 8008a2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a30:	059a      	lsls	r2, r3, #22
 8008a32:	d4ef      	bmi.n	8008a14 <__smakebuf_r+0x18>
 8008a34:	f023 0303 	bic.w	r3, r3, #3
 8008a38:	f043 0302 	orr.w	r3, r3, #2
 8008a3c:	81a3      	strh	r3, [r4, #12]
 8008a3e:	e7e3      	b.n	8008a08 <__smakebuf_r+0xc>
 8008a40:	4b0d      	ldr	r3, [pc, #52]	; (8008a78 <__smakebuf_r+0x7c>)
 8008a42:	62b3      	str	r3, [r6, #40]	; 0x28
 8008a44:	89a3      	ldrh	r3, [r4, #12]
 8008a46:	6020      	str	r0, [r4, #0]
 8008a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a4c:	81a3      	strh	r3, [r4, #12]
 8008a4e:	9b00      	ldr	r3, [sp, #0]
 8008a50:	6163      	str	r3, [r4, #20]
 8008a52:	9b01      	ldr	r3, [sp, #4]
 8008a54:	6120      	str	r0, [r4, #16]
 8008a56:	b15b      	cbz	r3, 8008a70 <__smakebuf_r+0x74>
 8008a58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f000 fc63 	bl	8009328 <_isatty_r>
 8008a62:	b128      	cbz	r0, 8008a70 <__smakebuf_r+0x74>
 8008a64:	89a3      	ldrh	r3, [r4, #12]
 8008a66:	f023 0303 	bic.w	r3, r3, #3
 8008a6a:	f043 0301 	orr.w	r3, r3, #1
 8008a6e:	81a3      	strh	r3, [r4, #12]
 8008a70:	89a0      	ldrh	r0, [r4, #12]
 8008a72:	4305      	orrs	r5, r0
 8008a74:	81a5      	strh	r5, [r4, #12]
 8008a76:	e7cd      	b.n	8008a14 <__smakebuf_r+0x18>
 8008a78:	08008809 	.word	0x08008809

08008a7c <_free_r>:
 8008a7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a7e:	2900      	cmp	r1, #0
 8008a80:	d044      	beq.n	8008b0c <_free_r+0x90>
 8008a82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a86:	9001      	str	r0, [sp, #4]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	f1a1 0404 	sub.w	r4, r1, #4
 8008a8e:	bfb8      	it	lt
 8008a90:	18e4      	addlt	r4, r4, r3
 8008a92:	f000 fc6b 	bl	800936c <__malloc_lock>
 8008a96:	4a1e      	ldr	r2, [pc, #120]	; (8008b10 <_free_r+0x94>)
 8008a98:	9801      	ldr	r0, [sp, #4]
 8008a9a:	6813      	ldr	r3, [r2, #0]
 8008a9c:	b933      	cbnz	r3, 8008aac <_free_r+0x30>
 8008a9e:	6063      	str	r3, [r4, #4]
 8008aa0:	6014      	str	r4, [r2, #0]
 8008aa2:	b003      	add	sp, #12
 8008aa4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008aa8:	f000 bc66 	b.w	8009378 <__malloc_unlock>
 8008aac:	42a3      	cmp	r3, r4
 8008aae:	d908      	bls.n	8008ac2 <_free_r+0x46>
 8008ab0:	6825      	ldr	r5, [r4, #0]
 8008ab2:	1961      	adds	r1, r4, r5
 8008ab4:	428b      	cmp	r3, r1
 8008ab6:	bf01      	itttt	eq
 8008ab8:	6819      	ldreq	r1, [r3, #0]
 8008aba:	685b      	ldreq	r3, [r3, #4]
 8008abc:	1949      	addeq	r1, r1, r5
 8008abe:	6021      	streq	r1, [r4, #0]
 8008ac0:	e7ed      	b.n	8008a9e <_free_r+0x22>
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	b10b      	cbz	r3, 8008acc <_free_r+0x50>
 8008ac8:	42a3      	cmp	r3, r4
 8008aca:	d9fa      	bls.n	8008ac2 <_free_r+0x46>
 8008acc:	6811      	ldr	r1, [r2, #0]
 8008ace:	1855      	adds	r5, r2, r1
 8008ad0:	42a5      	cmp	r5, r4
 8008ad2:	d10b      	bne.n	8008aec <_free_r+0x70>
 8008ad4:	6824      	ldr	r4, [r4, #0]
 8008ad6:	4421      	add	r1, r4
 8008ad8:	1854      	adds	r4, r2, r1
 8008ada:	42a3      	cmp	r3, r4
 8008adc:	6011      	str	r1, [r2, #0]
 8008ade:	d1e0      	bne.n	8008aa2 <_free_r+0x26>
 8008ae0:	681c      	ldr	r4, [r3, #0]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	6053      	str	r3, [r2, #4]
 8008ae6:	4421      	add	r1, r4
 8008ae8:	6011      	str	r1, [r2, #0]
 8008aea:	e7da      	b.n	8008aa2 <_free_r+0x26>
 8008aec:	d902      	bls.n	8008af4 <_free_r+0x78>
 8008aee:	230c      	movs	r3, #12
 8008af0:	6003      	str	r3, [r0, #0]
 8008af2:	e7d6      	b.n	8008aa2 <_free_r+0x26>
 8008af4:	6825      	ldr	r5, [r4, #0]
 8008af6:	1961      	adds	r1, r4, r5
 8008af8:	428b      	cmp	r3, r1
 8008afa:	bf04      	itt	eq
 8008afc:	6819      	ldreq	r1, [r3, #0]
 8008afe:	685b      	ldreq	r3, [r3, #4]
 8008b00:	6063      	str	r3, [r4, #4]
 8008b02:	bf04      	itt	eq
 8008b04:	1949      	addeq	r1, r1, r5
 8008b06:	6021      	streq	r1, [r4, #0]
 8008b08:	6054      	str	r4, [r2, #4]
 8008b0a:	e7ca      	b.n	8008aa2 <_free_r+0x26>
 8008b0c:	b003      	add	sp, #12
 8008b0e:	bd30      	pop	{r4, r5, pc}
 8008b10:	200137e0 	.word	0x200137e0

08008b14 <sbrk_aligned>:
 8008b14:	b570      	push	{r4, r5, r6, lr}
 8008b16:	4e0e      	ldr	r6, [pc, #56]	; (8008b50 <sbrk_aligned+0x3c>)
 8008b18:	460c      	mov	r4, r1
 8008b1a:	6831      	ldr	r1, [r6, #0]
 8008b1c:	4605      	mov	r5, r0
 8008b1e:	b911      	cbnz	r1, 8008b26 <sbrk_aligned+0x12>
 8008b20:	f000 fb7a 	bl	8009218 <_sbrk_r>
 8008b24:	6030      	str	r0, [r6, #0]
 8008b26:	4621      	mov	r1, r4
 8008b28:	4628      	mov	r0, r5
 8008b2a:	f000 fb75 	bl	8009218 <_sbrk_r>
 8008b2e:	1c43      	adds	r3, r0, #1
 8008b30:	d00a      	beq.n	8008b48 <sbrk_aligned+0x34>
 8008b32:	1cc4      	adds	r4, r0, #3
 8008b34:	f024 0403 	bic.w	r4, r4, #3
 8008b38:	42a0      	cmp	r0, r4
 8008b3a:	d007      	beq.n	8008b4c <sbrk_aligned+0x38>
 8008b3c:	1a21      	subs	r1, r4, r0
 8008b3e:	4628      	mov	r0, r5
 8008b40:	f000 fb6a 	bl	8009218 <_sbrk_r>
 8008b44:	3001      	adds	r0, #1
 8008b46:	d101      	bne.n	8008b4c <sbrk_aligned+0x38>
 8008b48:	f04f 34ff 	mov.w	r4, #4294967295
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	bd70      	pop	{r4, r5, r6, pc}
 8008b50:	200137e4 	.word	0x200137e4

08008b54 <_malloc_r>:
 8008b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b58:	1ccd      	adds	r5, r1, #3
 8008b5a:	f025 0503 	bic.w	r5, r5, #3
 8008b5e:	3508      	adds	r5, #8
 8008b60:	2d0c      	cmp	r5, #12
 8008b62:	bf38      	it	cc
 8008b64:	250c      	movcc	r5, #12
 8008b66:	2d00      	cmp	r5, #0
 8008b68:	4607      	mov	r7, r0
 8008b6a:	db01      	blt.n	8008b70 <_malloc_r+0x1c>
 8008b6c:	42a9      	cmp	r1, r5
 8008b6e:	d905      	bls.n	8008b7c <_malloc_r+0x28>
 8008b70:	230c      	movs	r3, #12
 8008b72:	603b      	str	r3, [r7, #0]
 8008b74:	2600      	movs	r6, #0
 8008b76:	4630      	mov	r0, r6
 8008b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b7c:	4e2e      	ldr	r6, [pc, #184]	; (8008c38 <_malloc_r+0xe4>)
 8008b7e:	f000 fbf5 	bl	800936c <__malloc_lock>
 8008b82:	6833      	ldr	r3, [r6, #0]
 8008b84:	461c      	mov	r4, r3
 8008b86:	bb34      	cbnz	r4, 8008bd6 <_malloc_r+0x82>
 8008b88:	4629      	mov	r1, r5
 8008b8a:	4638      	mov	r0, r7
 8008b8c:	f7ff ffc2 	bl	8008b14 <sbrk_aligned>
 8008b90:	1c43      	adds	r3, r0, #1
 8008b92:	4604      	mov	r4, r0
 8008b94:	d14d      	bne.n	8008c32 <_malloc_r+0xde>
 8008b96:	6834      	ldr	r4, [r6, #0]
 8008b98:	4626      	mov	r6, r4
 8008b9a:	2e00      	cmp	r6, #0
 8008b9c:	d140      	bne.n	8008c20 <_malloc_r+0xcc>
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	4631      	mov	r1, r6
 8008ba2:	4638      	mov	r0, r7
 8008ba4:	eb04 0803 	add.w	r8, r4, r3
 8008ba8:	f000 fb36 	bl	8009218 <_sbrk_r>
 8008bac:	4580      	cmp	r8, r0
 8008bae:	d13a      	bne.n	8008c26 <_malloc_r+0xd2>
 8008bb0:	6821      	ldr	r1, [r4, #0]
 8008bb2:	3503      	adds	r5, #3
 8008bb4:	1a6d      	subs	r5, r5, r1
 8008bb6:	f025 0503 	bic.w	r5, r5, #3
 8008bba:	3508      	adds	r5, #8
 8008bbc:	2d0c      	cmp	r5, #12
 8008bbe:	bf38      	it	cc
 8008bc0:	250c      	movcc	r5, #12
 8008bc2:	4629      	mov	r1, r5
 8008bc4:	4638      	mov	r0, r7
 8008bc6:	f7ff ffa5 	bl	8008b14 <sbrk_aligned>
 8008bca:	3001      	adds	r0, #1
 8008bcc:	d02b      	beq.n	8008c26 <_malloc_r+0xd2>
 8008bce:	6823      	ldr	r3, [r4, #0]
 8008bd0:	442b      	add	r3, r5
 8008bd2:	6023      	str	r3, [r4, #0]
 8008bd4:	e00e      	b.n	8008bf4 <_malloc_r+0xa0>
 8008bd6:	6822      	ldr	r2, [r4, #0]
 8008bd8:	1b52      	subs	r2, r2, r5
 8008bda:	d41e      	bmi.n	8008c1a <_malloc_r+0xc6>
 8008bdc:	2a0b      	cmp	r2, #11
 8008bde:	d916      	bls.n	8008c0e <_malloc_r+0xba>
 8008be0:	1961      	adds	r1, r4, r5
 8008be2:	42a3      	cmp	r3, r4
 8008be4:	6025      	str	r5, [r4, #0]
 8008be6:	bf18      	it	ne
 8008be8:	6059      	strne	r1, [r3, #4]
 8008bea:	6863      	ldr	r3, [r4, #4]
 8008bec:	bf08      	it	eq
 8008bee:	6031      	streq	r1, [r6, #0]
 8008bf0:	5162      	str	r2, [r4, r5]
 8008bf2:	604b      	str	r3, [r1, #4]
 8008bf4:	4638      	mov	r0, r7
 8008bf6:	f104 060b 	add.w	r6, r4, #11
 8008bfa:	f000 fbbd 	bl	8009378 <__malloc_unlock>
 8008bfe:	f026 0607 	bic.w	r6, r6, #7
 8008c02:	1d23      	adds	r3, r4, #4
 8008c04:	1af2      	subs	r2, r6, r3
 8008c06:	d0b6      	beq.n	8008b76 <_malloc_r+0x22>
 8008c08:	1b9b      	subs	r3, r3, r6
 8008c0a:	50a3      	str	r3, [r4, r2]
 8008c0c:	e7b3      	b.n	8008b76 <_malloc_r+0x22>
 8008c0e:	6862      	ldr	r2, [r4, #4]
 8008c10:	42a3      	cmp	r3, r4
 8008c12:	bf0c      	ite	eq
 8008c14:	6032      	streq	r2, [r6, #0]
 8008c16:	605a      	strne	r2, [r3, #4]
 8008c18:	e7ec      	b.n	8008bf4 <_malloc_r+0xa0>
 8008c1a:	4623      	mov	r3, r4
 8008c1c:	6864      	ldr	r4, [r4, #4]
 8008c1e:	e7b2      	b.n	8008b86 <_malloc_r+0x32>
 8008c20:	4634      	mov	r4, r6
 8008c22:	6876      	ldr	r6, [r6, #4]
 8008c24:	e7b9      	b.n	8008b9a <_malloc_r+0x46>
 8008c26:	230c      	movs	r3, #12
 8008c28:	603b      	str	r3, [r7, #0]
 8008c2a:	4638      	mov	r0, r7
 8008c2c:	f000 fba4 	bl	8009378 <__malloc_unlock>
 8008c30:	e7a1      	b.n	8008b76 <_malloc_r+0x22>
 8008c32:	6025      	str	r5, [r4, #0]
 8008c34:	e7de      	b.n	8008bf4 <_malloc_r+0xa0>
 8008c36:	bf00      	nop
 8008c38:	200137e0 	.word	0x200137e0

08008c3c <__sfputc_r>:
 8008c3c:	6893      	ldr	r3, [r2, #8]
 8008c3e:	3b01      	subs	r3, #1
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	b410      	push	{r4}
 8008c44:	6093      	str	r3, [r2, #8]
 8008c46:	da08      	bge.n	8008c5a <__sfputc_r+0x1e>
 8008c48:	6994      	ldr	r4, [r2, #24]
 8008c4a:	42a3      	cmp	r3, r4
 8008c4c:	db01      	blt.n	8008c52 <__sfputc_r+0x16>
 8008c4e:	290a      	cmp	r1, #10
 8008c50:	d103      	bne.n	8008c5a <__sfputc_r+0x1e>
 8008c52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c56:	f7ff bc31 	b.w	80084bc <__swbuf_r>
 8008c5a:	6813      	ldr	r3, [r2, #0]
 8008c5c:	1c58      	adds	r0, r3, #1
 8008c5e:	6010      	str	r0, [r2, #0]
 8008c60:	7019      	strb	r1, [r3, #0]
 8008c62:	4608      	mov	r0, r1
 8008c64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c68:	4770      	bx	lr

08008c6a <__sfputs_r>:
 8008c6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6c:	4606      	mov	r6, r0
 8008c6e:	460f      	mov	r7, r1
 8008c70:	4614      	mov	r4, r2
 8008c72:	18d5      	adds	r5, r2, r3
 8008c74:	42ac      	cmp	r4, r5
 8008c76:	d101      	bne.n	8008c7c <__sfputs_r+0x12>
 8008c78:	2000      	movs	r0, #0
 8008c7a:	e007      	b.n	8008c8c <__sfputs_r+0x22>
 8008c7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c80:	463a      	mov	r2, r7
 8008c82:	4630      	mov	r0, r6
 8008c84:	f7ff ffda 	bl	8008c3c <__sfputc_r>
 8008c88:	1c43      	adds	r3, r0, #1
 8008c8a:	d1f3      	bne.n	8008c74 <__sfputs_r+0xa>
 8008c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c90 <_vfiprintf_r>:
 8008c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c94:	460d      	mov	r5, r1
 8008c96:	b09d      	sub	sp, #116	; 0x74
 8008c98:	4614      	mov	r4, r2
 8008c9a:	4698      	mov	r8, r3
 8008c9c:	4606      	mov	r6, r0
 8008c9e:	b118      	cbz	r0, 8008ca8 <_vfiprintf_r+0x18>
 8008ca0:	6983      	ldr	r3, [r0, #24]
 8008ca2:	b90b      	cbnz	r3, 8008ca8 <_vfiprintf_r+0x18>
 8008ca4:	f7ff fde4 	bl	8008870 <__sinit>
 8008ca8:	4b89      	ldr	r3, [pc, #548]	; (8008ed0 <_vfiprintf_r+0x240>)
 8008caa:	429d      	cmp	r5, r3
 8008cac:	d11b      	bne.n	8008ce6 <_vfiprintf_r+0x56>
 8008cae:	6875      	ldr	r5, [r6, #4]
 8008cb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cb2:	07d9      	lsls	r1, r3, #31
 8008cb4:	d405      	bmi.n	8008cc2 <_vfiprintf_r+0x32>
 8008cb6:	89ab      	ldrh	r3, [r5, #12]
 8008cb8:	059a      	lsls	r2, r3, #22
 8008cba:	d402      	bmi.n	8008cc2 <_vfiprintf_r+0x32>
 8008cbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cbe:	f7ff fe75 	bl	80089ac <__retarget_lock_acquire_recursive>
 8008cc2:	89ab      	ldrh	r3, [r5, #12]
 8008cc4:	071b      	lsls	r3, r3, #28
 8008cc6:	d501      	bpl.n	8008ccc <_vfiprintf_r+0x3c>
 8008cc8:	692b      	ldr	r3, [r5, #16]
 8008cca:	b9eb      	cbnz	r3, 8008d08 <_vfiprintf_r+0x78>
 8008ccc:	4629      	mov	r1, r5
 8008cce:	4630      	mov	r0, r6
 8008cd0:	f7ff fc46 	bl	8008560 <__swsetup_r>
 8008cd4:	b1c0      	cbz	r0, 8008d08 <_vfiprintf_r+0x78>
 8008cd6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cd8:	07dc      	lsls	r4, r3, #31
 8008cda:	d50e      	bpl.n	8008cfa <_vfiprintf_r+0x6a>
 8008cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ce0:	b01d      	add	sp, #116	; 0x74
 8008ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce6:	4b7b      	ldr	r3, [pc, #492]	; (8008ed4 <_vfiprintf_r+0x244>)
 8008ce8:	429d      	cmp	r5, r3
 8008cea:	d101      	bne.n	8008cf0 <_vfiprintf_r+0x60>
 8008cec:	68b5      	ldr	r5, [r6, #8]
 8008cee:	e7df      	b.n	8008cb0 <_vfiprintf_r+0x20>
 8008cf0:	4b79      	ldr	r3, [pc, #484]	; (8008ed8 <_vfiprintf_r+0x248>)
 8008cf2:	429d      	cmp	r5, r3
 8008cf4:	bf08      	it	eq
 8008cf6:	68f5      	ldreq	r5, [r6, #12]
 8008cf8:	e7da      	b.n	8008cb0 <_vfiprintf_r+0x20>
 8008cfa:	89ab      	ldrh	r3, [r5, #12]
 8008cfc:	0598      	lsls	r0, r3, #22
 8008cfe:	d4ed      	bmi.n	8008cdc <_vfiprintf_r+0x4c>
 8008d00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d02:	f7ff fe54 	bl	80089ae <__retarget_lock_release_recursive>
 8008d06:	e7e9      	b.n	8008cdc <_vfiprintf_r+0x4c>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	9309      	str	r3, [sp, #36]	; 0x24
 8008d0c:	2320      	movs	r3, #32
 8008d0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d12:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d16:	2330      	movs	r3, #48	; 0x30
 8008d18:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008edc <_vfiprintf_r+0x24c>
 8008d1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d20:	f04f 0901 	mov.w	r9, #1
 8008d24:	4623      	mov	r3, r4
 8008d26:	469a      	mov	sl, r3
 8008d28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d2c:	b10a      	cbz	r2, 8008d32 <_vfiprintf_r+0xa2>
 8008d2e:	2a25      	cmp	r2, #37	; 0x25
 8008d30:	d1f9      	bne.n	8008d26 <_vfiprintf_r+0x96>
 8008d32:	ebba 0b04 	subs.w	fp, sl, r4
 8008d36:	d00b      	beq.n	8008d50 <_vfiprintf_r+0xc0>
 8008d38:	465b      	mov	r3, fp
 8008d3a:	4622      	mov	r2, r4
 8008d3c:	4629      	mov	r1, r5
 8008d3e:	4630      	mov	r0, r6
 8008d40:	f7ff ff93 	bl	8008c6a <__sfputs_r>
 8008d44:	3001      	adds	r0, #1
 8008d46:	f000 80aa 	beq.w	8008e9e <_vfiprintf_r+0x20e>
 8008d4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d4c:	445a      	add	r2, fp
 8008d4e:	9209      	str	r2, [sp, #36]	; 0x24
 8008d50:	f89a 3000 	ldrb.w	r3, [sl]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	f000 80a2 	beq.w	8008e9e <_vfiprintf_r+0x20e>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d64:	f10a 0a01 	add.w	sl, sl, #1
 8008d68:	9304      	str	r3, [sp, #16]
 8008d6a:	9307      	str	r3, [sp, #28]
 8008d6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d70:	931a      	str	r3, [sp, #104]	; 0x68
 8008d72:	4654      	mov	r4, sl
 8008d74:	2205      	movs	r2, #5
 8008d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d7a:	4858      	ldr	r0, [pc, #352]	; (8008edc <_vfiprintf_r+0x24c>)
 8008d7c:	f7f7 fa30 	bl	80001e0 <memchr>
 8008d80:	9a04      	ldr	r2, [sp, #16]
 8008d82:	b9d8      	cbnz	r0, 8008dbc <_vfiprintf_r+0x12c>
 8008d84:	06d1      	lsls	r1, r2, #27
 8008d86:	bf44      	itt	mi
 8008d88:	2320      	movmi	r3, #32
 8008d8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d8e:	0713      	lsls	r3, r2, #28
 8008d90:	bf44      	itt	mi
 8008d92:	232b      	movmi	r3, #43	; 0x2b
 8008d94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d98:	f89a 3000 	ldrb.w	r3, [sl]
 8008d9c:	2b2a      	cmp	r3, #42	; 0x2a
 8008d9e:	d015      	beq.n	8008dcc <_vfiprintf_r+0x13c>
 8008da0:	9a07      	ldr	r2, [sp, #28]
 8008da2:	4654      	mov	r4, sl
 8008da4:	2000      	movs	r0, #0
 8008da6:	f04f 0c0a 	mov.w	ip, #10
 8008daa:	4621      	mov	r1, r4
 8008dac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008db0:	3b30      	subs	r3, #48	; 0x30
 8008db2:	2b09      	cmp	r3, #9
 8008db4:	d94e      	bls.n	8008e54 <_vfiprintf_r+0x1c4>
 8008db6:	b1b0      	cbz	r0, 8008de6 <_vfiprintf_r+0x156>
 8008db8:	9207      	str	r2, [sp, #28]
 8008dba:	e014      	b.n	8008de6 <_vfiprintf_r+0x156>
 8008dbc:	eba0 0308 	sub.w	r3, r0, r8
 8008dc0:	fa09 f303 	lsl.w	r3, r9, r3
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	9304      	str	r3, [sp, #16]
 8008dc8:	46a2      	mov	sl, r4
 8008dca:	e7d2      	b.n	8008d72 <_vfiprintf_r+0xe2>
 8008dcc:	9b03      	ldr	r3, [sp, #12]
 8008dce:	1d19      	adds	r1, r3, #4
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	9103      	str	r1, [sp, #12]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	bfbb      	ittet	lt
 8008dd8:	425b      	neglt	r3, r3
 8008dda:	f042 0202 	orrlt.w	r2, r2, #2
 8008dde:	9307      	strge	r3, [sp, #28]
 8008de0:	9307      	strlt	r3, [sp, #28]
 8008de2:	bfb8      	it	lt
 8008de4:	9204      	strlt	r2, [sp, #16]
 8008de6:	7823      	ldrb	r3, [r4, #0]
 8008de8:	2b2e      	cmp	r3, #46	; 0x2e
 8008dea:	d10c      	bne.n	8008e06 <_vfiprintf_r+0x176>
 8008dec:	7863      	ldrb	r3, [r4, #1]
 8008dee:	2b2a      	cmp	r3, #42	; 0x2a
 8008df0:	d135      	bne.n	8008e5e <_vfiprintf_r+0x1ce>
 8008df2:	9b03      	ldr	r3, [sp, #12]
 8008df4:	1d1a      	adds	r2, r3, #4
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	9203      	str	r2, [sp, #12]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	bfb8      	it	lt
 8008dfe:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e02:	3402      	adds	r4, #2
 8008e04:	9305      	str	r3, [sp, #20]
 8008e06:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008eec <_vfiprintf_r+0x25c>
 8008e0a:	7821      	ldrb	r1, [r4, #0]
 8008e0c:	2203      	movs	r2, #3
 8008e0e:	4650      	mov	r0, sl
 8008e10:	f7f7 f9e6 	bl	80001e0 <memchr>
 8008e14:	b140      	cbz	r0, 8008e28 <_vfiprintf_r+0x198>
 8008e16:	2340      	movs	r3, #64	; 0x40
 8008e18:	eba0 000a 	sub.w	r0, r0, sl
 8008e1c:	fa03 f000 	lsl.w	r0, r3, r0
 8008e20:	9b04      	ldr	r3, [sp, #16]
 8008e22:	4303      	orrs	r3, r0
 8008e24:	3401      	adds	r4, #1
 8008e26:	9304      	str	r3, [sp, #16]
 8008e28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e2c:	482c      	ldr	r0, [pc, #176]	; (8008ee0 <_vfiprintf_r+0x250>)
 8008e2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e32:	2206      	movs	r2, #6
 8008e34:	f7f7 f9d4 	bl	80001e0 <memchr>
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	d03f      	beq.n	8008ebc <_vfiprintf_r+0x22c>
 8008e3c:	4b29      	ldr	r3, [pc, #164]	; (8008ee4 <_vfiprintf_r+0x254>)
 8008e3e:	bb1b      	cbnz	r3, 8008e88 <_vfiprintf_r+0x1f8>
 8008e40:	9b03      	ldr	r3, [sp, #12]
 8008e42:	3307      	adds	r3, #7
 8008e44:	f023 0307 	bic.w	r3, r3, #7
 8008e48:	3308      	adds	r3, #8
 8008e4a:	9303      	str	r3, [sp, #12]
 8008e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e4e:	443b      	add	r3, r7
 8008e50:	9309      	str	r3, [sp, #36]	; 0x24
 8008e52:	e767      	b.n	8008d24 <_vfiprintf_r+0x94>
 8008e54:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e58:	460c      	mov	r4, r1
 8008e5a:	2001      	movs	r0, #1
 8008e5c:	e7a5      	b.n	8008daa <_vfiprintf_r+0x11a>
 8008e5e:	2300      	movs	r3, #0
 8008e60:	3401      	adds	r4, #1
 8008e62:	9305      	str	r3, [sp, #20]
 8008e64:	4619      	mov	r1, r3
 8008e66:	f04f 0c0a 	mov.w	ip, #10
 8008e6a:	4620      	mov	r0, r4
 8008e6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e70:	3a30      	subs	r2, #48	; 0x30
 8008e72:	2a09      	cmp	r2, #9
 8008e74:	d903      	bls.n	8008e7e <_vfiprintf_r+0x1ee>
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d0c5      	beq.n	8008e06 <_vfiprintf_r+0x176>
 8008e7a:	9105      	str	r1, [sp, #20]
 8008e7c:	e7c3      	b.n	8008e06 <_vfiprintf_r+0x176>
 8008e7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e82:	4604      	mov	r4, r0
 8008e84:	2301      	movs	r3, #1
 8008e86:	e7f0      	b.n	8008e6a <_vfiprintf_r+0x1da>
 8008e88:	ab03      	add	r3, sp, #12
 8008e8a:	9300      	str	r3, [sp, #0]
 8008e8c:	462a      	mov	r2, r5
 8008e8e:	4b16      	ldr	r3, [pc, #88]	; (8008ee8 <_vfiprintf_r+0x258>)
 8008e90:	a904      	add	r1, sp, #16
 8008e92:	4630      	mov	r0, r6
 8008e94:	f3af 8000 	nop.w
 8008e98:	4607      	mov	r7, r0
 8008e9a:	1c78      	adds	r0, r7, #1
 8008e9c:	d1d6      	bne.n	8008e4c <_vfiprintf_r+0x1bc>
 8008e9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ea0:	07d9      	lsls	r1, r3, #31
 8008ea2:	d405      	bmi.n	8008eb0 <_vfiprintf_r+0x220>
 8008ea4:	89ab      	ldrh	r3, [r5, #12]
 8008ea6:	059a      	lsls	r2, r3, #22
 8008ea8:	d402      	bmi.n	8008eb0 <_vfiprintf_r+0x220>
 8008eaa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008eac:	f7ff fd7f 	bl	80089ae <__retarget_lock_release_recursive>
 8008eb0:	89ab      	ldrh	r3, [r5, #12]
 8008eb2:	065b      	lsls	r3, r3, #25
 8008eb4:	f53f af12 	bmi.w	8008cdc <_vfiprintf_r+0x4c>
 8008eb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008eba:	e711      	b.n	8008ce0 <_vfiprintf_r+0x50>
 8008ebc:	ab03      	add	r3, sp, #12
 8008ebe:	9300      	str	r3, [sp, #0]
 8008ec0:	462a      	mov	r2, r5
 8008ec2:	4b09      	ldr	r3, [pc, #36]	; (8008ee8 <_vfiprintf_r+0x258>)
 8008ec4:	a904      	add	r1, sp, #16
 8008ec6:	4630      	mov	r0, r6
 8008ec8:	f000 f880 	bl	8008fcc <_printf_i>
 8008ecc:	e7e4      	b.n	8008e98 <_vfiprintf_r+0x208>
 8008ece:	bf00      	nop
 8008ed0:	08009cac 	.word	0x08009cac
 8008ed4:	08009ccc 	.word	0x08009ccc
 8008ed8:	08009c8c 	.word	0x08009c8c
 8008edc:	08009cec 	.word	0x08009cec
 8008ee0:	08009cf6 	.word	0x08009cf6
 8008ee4:	00000000 	.word	0x00000000
 8008ee8:	08008c6b 	.word	0x08008c6b
 8008eec:	08009cf2 	.word	0x08009cf2

08008ef0 <_printf_common>:
 8008ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef4:	4616      	mov	r6, r2
 8008ef6:	4699      	mov	r9, r3
 8008ef8:	688a      	ldr	r2, [r1, #8]
 8008efa:	690b      	ldr	r3, [r1, #16]
 8008efc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f00:	4293      	cmp	r3, r2
 8008f02:	bfb8      	it	lt
 8008f04:	4613      	movlt	r3, r2
 8008f06:	6033      	str	r3, [r6, #0]
 8008f08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f0c:	4607      	mov	r7, r0
 8008f0e:	460c      	mov	r4, r1
 8008f10:	b10a      	cbz	r2, 8008f16 <_printf_common+0x26>
 8008f12:	3301      	adds	r3, #1
 8008f14:	6033      	str	r3, [r6, #0]
 8008f16:	6823      	ldr	r3, [r4, #0]
 8008f18:	0699      	lsls	r1, r3, #26
 8008f1a:	bf42      	ittt	mi
 8008f1c:	6833      	ldrmi	r3, [r6, #0]
 8008f1e:	3302      	addmi	r3, #2
 8008f20:	6033      	strmi	r3, [r6, #0]
 8008f22:	6825      	ldr	r5, [r4, #0]
 8008f24:	f015 0506 	ands.w	r5, r5, #6
 8008f28:	d106      	bne.n	8008f38 <_printf_common+0x48>
 8008f2a:	f104 0a19 	add.w	sl, r4, #25
 8008f2e:	68e3      	ldr	r3, [r4, #12]
 8008f30:	6832      	ldr	r2, [r6, #0]
 8008f32:	1a9b      	subs	r3, r3, r2
 8008f34:	42ab      	cmp	r3, r5
 8008f36:	dc26      	bgt.n	8008f86 <_printf_common+0x96>
 8008f38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008f3c:	1e13      	subs	r3, r2, #0
 8008f3e:	6822      	ldr	r2, [r4, #0]
 8008f40:	bf18      	it	ne
 8008f42:	2301      	movne	r3, #1
 8008f44:	0692      	lsls	r2, r2, #26
 8008f46:	d42b      	bmi.n	8008fa0 <_printf_common+0xb0>
 8008f48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f4c:	4649      	mov	r1, r9
 8008f4e:	4638      	mov	r0, r7
 8008f50:	47c0      	blx	r8
 8008f52:	3001      	adds	r0, #1
 8008f54:	d01e      	beq.n	8008f94 <_printf_common+0xa4>
 8008f56:	6823      	ldr	r3, [r4, #0]
 8008f58:	68e5      	ldr	r5, [r4, #12]
 8008f5a:	6832      	ldr	r2, [r6, #0]
 8008f5c:	f003 0306 	and.w	r3, r3, #6
 8008f60:	2b04      	cmp	r3, #4
 8008f62:	bf08      	it	eq
 8008f64:	1aad      	subeq	r5, r5, r2
 8008f66:	68a3      	ldr	r3, [r4, #8]
 8008f68:	6922      	ldr	r2, [r4, #16]
 8008f6a:	bf0c      	ite	eq
 8008f6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f70:	2500      	movne	r5, #0
 8008f72:	4293      	cmp	r3, r2
 8008f74:	bfc4      	itt	gt
 8008f76:	1a9b      	subgt	r3, r3, r2
 8008f78:	18ed      	addgt	r5, r5, r3
 8008f7a:	2600      	movs	r6, #0
 8008f7c:	341a      	adds	r4, #26
 8008f7e:	42b5      	cmp	r5, r6
 8008f80:	d11a      	bne.n	8008fb8 <_printf_common+0xc8>
 8008f82:	2000      	movs	r0, #0
 8008f84:	e008      	b.n	8008f98 <_printf_common+0xa8>
 8008f86:	2301      	movs	r3, #1
 8008f88:	4652      	mov	r2, sl
 8008f8a:	4649      	mov	r1, r9
 8008f8c:	4638      	mov	r0, r7
 8008f8e:	47c0      	blx	r8
 8008f90:	3001      	adds	r0, #1
 8008f92:	d103      	bne.n	8008f9c <_printf_common+0xac>
 8008f94:	f04f 30ff 	mov.w	r0, #4294967295
 8008f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f9c:	3501      	adds	r5, #1
 8008f9e:	e7c6      	b.n	8008f2e <_printf_common+0x3e>
 8008fa0:	18e1      	adds	r1, r4, r3
 8008fa2:	1c5a      	adds	r2, r3, #1
 8008fa4:	2030      	movs	r0, #48	; 0x30
 8008fa6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008faa:	4422      	add	r2, r4
 8008fac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008fb0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008fb4:	3302      	adds	r3, #2
 8008fb6:	e7c7      	b.n	8008f48 <_printf_common+0x58>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	4622      	mov	r2, r4
 8008fbc:	4649      	mov	r1, r9
 8008fbe:	4638      	mov	r0, r7
 8008fc0:	47c0      	blx	r8
 8008fc2:	3001      	adds	r0, #1
 8008fc4:	d0e6      	beq.n	8008f94 <_printf_common+0xa4>
 8008fc6:	3601      	adds	r6, #1
 8008fc8:	e7d9      	b.n	8008f7e <_printf_common+0x8e>
	...

08008fcc <_printf_i>:
 8008fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fd0:	7e0f      	ldrb	r7, [r1, #24]
 8008fd2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008fd4:	2f78      	cmp	r7, #120	; 0x78
 8008fd6:	4691      	mov	r9, r2
 8008fd8:	4680      	mov	r8, r0
 8008fda:	460c      	mov	r4, r1
 8008fdc:	469a      	mov	sl, r3
 8008fde:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008fe2:	d807      	bhi.n	8008ff4 <_printf_i+0x28>
 8008fe4:	2f62      	cmp	r7, #98	; 0x62
 8008fe6:	d80a      	bhi.n	8008ffe <_printf_i+0x32>
 8008fe8:	2f00      	cmp	r7, #0
 8008fea:	f000 80d8 	beq.w	800919e <_printf_i+0x1d2>
 8008fee:	2f58      	cmp	r7, #88	; 0x58
 8008ff0:	f000 80a3 	beq.w	800913a <_printf_i+0x16e>
 8008ff4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ff8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ffc:	e03a      	b.n	8009074 <_printf_i+0xa8>
 8008ffe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009002:	2b15      	cmp	r3, #21
 8009004:	d8f6      	bhi.n	8008ff4 <_printf_i+0x28>
 8009006:	a101      	add	r1, pc, #4	; (adr r1, 800900c <_printf_i+0x40>)
 8009008:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800900c:	08009065 	.word	0x08009065
 8009010:	08009079 	.word	0x08009079
 8009014:	08008ff5 	.word	0x08008ff5
 8009018:	08008ff5 	.word	0x08008ff5
 800901c:	08008ff5 	.word	0x08008ff5
 8009020:	08008ff5 	.word	0x08008ff5
 8009024:	08009079 	.word	0x08009079
 8009028:	08008ff5 	.word	0x08008ff5
 800902c:	08008ff5 	.word	0x08008ff5
 8009030:	08008ff5 	.word	0x08008ff5
 8009034:	08008ff5 	.word	0x08008ff5
 8009038:	08009185 	.word	0x08009185
 800903c:	080090a9 	.word	0x080090a9
 8009040:	08009167 	.word	0x08009167
 8009044:	08008ff5 	.word	0x08008ff5
 8009048:	08008ff5 	.word	0x08008ff5
 800904c:	080091a7 	.word	0x080091a7
 8009050:	08008ff5 	.word	0x08008ff5
 8009054:	080090a9 	.word	0x080090a9
 8009058:	08008ff5 	.word	0x08008ff5
 800905c:	08008ff5 	.word	0x08008ff5
 8009060:	0800916f 	.word	0x0800916f
 8009064:	682b      	ldr	r3, [r5, #0]
 8009066:	1d1a      	adds	r2, r3, #4
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	602a      	str	r2, [r5, #0]
 800906c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009070:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009074:	2301      	movs	r3, #1
 8009076:	e0a3      	b.n	80091c0 <_printf_i+0x1f4>
 8009078:	6820      	ldr	r0, [r4, #0]
 800907a:	6829      	ldr	r1, [r5, #0]
 800907c:	0606      	lsls	r6, r0, #24
 800907e:	f101 0304 	add.w	r3, r1, #4
 8009082:	d50a      	bpl.n	800909a <_printf_i+0xce>
 8009084:	680e      	ldr	r6, [r1, #0]
 8009086:	602b      	str	r3, [r5, #0]
 8009088:	2e00      	cmp	r6, #0
 800908a:	da03      	bge.n	8009094 <_printf_i+0xc8>
 800908c:	232d      	movs	r3, #45	; 0x2d
 800908e:	4276      	negs	r6, r6
 8009090:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009094:	485e      	ldr	r0, [pc, #376]	; (8009210 <_printf_i+0x244>)
 8009096:	230a      	movs	r3, #10
 8009098:	e019      	b.n	80090ce <_printf_i+0x102>
 800909a:	680e      	ldr	r6, [r1, #0]
 800909c:	602b      	str	r3, [r5, #0]
 800909e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80090a2:	bf18      	it	ne
 80090a4:	b236      	sxthne	r6, r6
 80090a6:	e7ef      	b.n	8009088 <_printf_i+0xbc>
 80090a8:	682b      	ldr	r3, [r5, #0]
 80090aa:	6820      	ldr	r0, [r4, #0]
 80090ac:	1d19      	adds	r1, r3, #4
 80090ae:	6029      	str	r1, [r5, #0]
 80090b0:	0601      	lsls	r1, r0, #24
 80090b2:	d501      	bpl.n	80090b8 <_printf_i+0xec>
 80090b4:	681e      	ldr	r6, [r3, #0]
 80090b6:	e002      	b.n	80090be <_printf_i+0xf2>
 80090b8:	0646      	lsls	r6, r0, #25
 80090ba:	d5fb      	bpl.n	80090b4 <_printf_i+0xe8>
 80090bc:	881e      	ldrh	r6, [r3, #0]
 80090be:	4854      	ldr	r0, [pc, #336]	; (8009210 <_printf_i+0x244>)
 80090c0:	2f6f      	cmp	r7, #111	; 0x6f
 80090c2:	bf0c      	ite	eq
 80090c4:	2308      	moveq	r3, #8
 80090c6:	230a      	movne	r3, #10
 80090c8:	2100      	movs	r1, #0
 80090ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80090ce:	6865      	ldr	r5, [r4, #4]
 80090d0:	60a5      	str	r5, [r4, #8]
 80090d2:	2d00      	cmp	r5, #0
 80090d4:	bfa2      	ittt	ge
 80090d6:	6821      	ldrge	r1, [r4, #0]
 80090d8:	f021 0104 	bicge.w	r1, r1, #4
 80090dc:	6021      	strge	r1, [r4, #0]
 80090de:	b90e      	cbnz	r6, 80090e4 <_printf_i+0x118>
 80090e0:	2d00      	cmp	r5, #0
 80090e2:	d04d      	beq.n	8009180 <_printf_i+0x1b4>
 80090e4:	4615      	mov	r5, r2
 80090e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80090ea:	fb03 6711 	mls	r7, r3, r1, r6
 80090ee:	5dc7      	ldrb	r7, [r0, r7]
 80090f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80090f4:	4637      	mov	r7, r6
 80090f6:	42bb      	cmp	r3, r7
 80090f8:	460e      	mov	r6, r1
 80090fa:	d9f4      	bls.n	80090e6 <_printf_i+0x11a>
 80090fc:	2b08      	cmp	r3, #8
 80090fe:	d10b      	bne.n	8009118 <_printf_i+0x14c>
 8009100:	6823      	ldr	r3, [r4, #0]
 8009102:	07de      	lsls	r6, r3, #31
 8009104:	d508      	bpl.n	8009118 <_printf_i+0x14c>
 8009106:	6923      	ldr	r3, [r4, #16]
 8009108:	6861      	ldr	r1, [r4, #4]
 800910a:	4299      	cmp	r1, r3
 800910c:	bfde      	ittt	le
 800910e:	2330      	movle	r3, #48	; 0x30
 8009110:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009114:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009118:	1b52      	subs	r2, r2, r5
 800911a:	6122      	str	r2, [r4, #16]
 800911c:	f8cd a000 	str.w	sl, [sp]
 8009120:	464b      	mov	r3, r9
 8009122:	aa03      	add	r2, sp, #12
 8009124:	4621      	mov	r1, r4
 8009126:	4640      	mov	r0, r8
 8009128:	f7ff fee2 	bl	8008ef0 <_printf_common>
 800912c:	3001      	adds	r0, #1
 800912e:	d14c      	bne.n	80091ca <_printf_i+0x1fe>
 8009130:	f04f 30ff 	mov.w	r0, #4294967295
 8009134:	b004      	add	sp, #16
 8009136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800913a:	4835      	ldr	r0, [pc, #212]	; (8009210 <_printf_i+0x244>)
 800913c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009140:	6829      	ldr	r1, [r5, #0]
 8009142:	6823      	ldr	r3, [r4, #0]
 8009144:	f851 6b04 	ldr.w	r6, [r1], #4
 8009148:	6029      	str	r1, [r5, #0]
 800914a:	061d      	lsls	r5, r3, #24
 800914c:	d514      	bpl.n	8009178 <_printf_i+0x1ac>
 800914e:	07df      	lsls	r7, r3, #31
 8009150:	bf44      	itt	mi
 8009152:	f043 0320 	orrmi.w	r3, r3, #32
 8009156:	6023      	strmi	r3, [r4, #0]
 8009158:	b91e      	cbnz	r6, 8009162 <_printf_i+0x196>
 800915a:	6823      	ldr	r3, [r4, #0]
 800915c:	f023 0320 	bic.w	r3, r3, #32
 8009160:	6023      	str	r3, [r4, #0]
 8009162:	2310      	movs	r3, #16
 8009164:	e7b0      	b.n	80090c8 <_printf_i+0xfc>
 8009166:	6823      	ldr	r3, [r4, #0]
 8009168:	f043 0320 	orr.w	r3, r3, #32
 800916c:	6023      	str	r3, [r4, #0]
 800916e:	2378      	movs	r3, #120	; 0x78
 8009170:	4828      	ldr	r0, [pc, #160]	; (8009214 <_printf_i+0x248>)
 8009172:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009176:	e7e3      	b.n	8009140 <_printf_i+0x174>
 8009178:	0659      	lsls	r1, r3, #25
 800917a:	bf48      	it	mi
 800917c:	b2b6      	uxthmi	r6, r6
 800917e:	e7e6      	b.n	800914e <_printf_i+0x182>
 8009180:	4615      	mov	r5, r2
 8009182:	e7bb      	b.n	80090fc <_printf_i+0x130>
 8009184:	682b      	ldr	r3, [r5, #0]
 8009186:	6826      	ldr	r6, [r4, #0]
 8009188:	6961      	ldr	r1, [r4, #20]
 800918a:	1d18      	adds	r0, r3, #4
 800918c:	6028      	str	r0, [r5, #0]
 800918e:	0635      	lsls	r5, r6, #24
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	d501      	bpl.n	8009198 <_printf_i+0x1cc>
 8009194:	6019      	str	r1, [r3, #0]
 8009196:	e002      	b.n	800919e <_printf_i+0x1d2>
 8009198:	0670      	lsls	r0, r6, #25
 800919a:	d5fb      	bpl.n	8009194 <_printf_i+0x1c8>
 800919c:	8019      	strh	r1, [r3, #0]
 800919e:	2300      	movs	r3, #0
 80091a0:	6123      	str	r3, [r4, #16]
 80091a2:	4615      	mov	r5, r2
 80091a4:	e7ba      	b.n	800911c <_printf_i+0x150>
 80091a6:	682b      	ldr	r3, [r5, #0]
 80091a8:	1d1a      	adds	r2, r3, #4
 80091aa:	602a      	str	r2, [r5, #0]
 80091ac:	681d      	ldr	r5, [r3, #0]
 80091ae:	6862      	ldr	r2, [r4, #4]
 80091b0:	2100      	movs	r1, #0
 80091b2:	4628      	mov	r0, r5
 80091b4:	f7f7 f814 	bl	80001e0 <memchr>
 80091b8:	b108      	cbz	r0, 80091be <_printf_i+0x1f2>
 80091ba:	1b40      	subs	r0, r0, r5
 80091bc:	6060      	str	r0, [r4, #4]
 80091be:	6863      	ldr	r3, [r4, #4]
 80091c0:	6123      	str	r3, [r4, #16]
 80091c2:	2300      	movs	r3, #0
 80091c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091c8:	e7a8      	b.n	800911c <_printf_i+0x150>
 80091ca:	6923      	ldr	r3, [r4, #16]
 80091cc:	462a      	mov	r2, r5
 80091ce:	4649      	mov	r1, r9
 80091d0:	4640      	mov	r0, r8
 80091d2:	47d0      	blx	sl
 80091d4:	3001      	adds	r0, #1
 80091d6:	d0ab      	beq.n	8009130 <_printf_i+0x164>
 80091d8:	6823      	ldr	r3, [r4, #0]
 80091da:	079b      	lsls	r3, r3, #30
 80091dc:	d413      	bmi.n	8009206 <_printf_i+0x23a>
 80091de:	68e0      	ldr	r0, [r4, #12]
 80091e0:	9b03      	ldr	r3, [sp, #12]
 80091e2:	4298      	cmp	r0, r3
 80091e4:	bfb8      	it	lt
 80091e6:	4618      	movlt	r0, r3
 80091e8:	e7a4      	b.n	8009134 <_printf_i+0x168>
 80091ea:	2301      	movs	r3, #1
 80091ec:	4632      	mov	r2, r6
 80091ee:	4649      	mov	r1, r9
 80091f0:	4640      	mov	r0, r8
 80091f2:	47d0      	blx	sl
 80091f4:	3001      	adds	r0, #1
 80091f6:	d09b      	beq.n	8009130 <_printf_i+0x164>
 80091f8:	3501      	adds	r5, #1
 80091fa:	68e3      	ldr	r3, [r4, #12]
 80091fc:	9903      	ldr	r1, [sp, #12]
 80091fe:	1a5b      	subs	r3, r3, r1
 8009200:	42ab      	cmp	r3, r5
 8009202:	dcf2      	bgt.n	80091ea <_printf_i+0x21e>
 8009204:	e7eb      	b.n	80091de <_printf_i+0x212>
 8009206:	2500      	movs	r5, #0
 8009208:	f104 0619 	add.w	r6, r4, #25
 800920c:	e7f5      	b.n	80091fa <_printf_i+0x22e>
 800920e:	bf00      	nop
 8009210:	08009cfd 	.word	0x08009cfd
 8009214:	08009d0e 	.word	0x08009d0e

08009218 <_sbrk_r>:
 8009218:	b538      	push	{r3, r4, r5, lr}
 800921a:	4d06      	ldr	r5, [pc, #24]	; (8009234 <_sbrk_r+0x1c>)
 800921c:	2300      	movs	r3, #0
 800921e:	4604      	mov	r4, r0
 8009220:	4608      	mov	r0, r1
 8009222:	602b      	str	r3, [r5, #0]
 8009224:	f7f7 feec 	bl	8001000 <_sbrk>
 8009228:	1c43      	adds	r3, r0, #1
 800922a:	d102      	bne.n	8009232 <_sbrk_r+0x1a>
 800922c:	682b      	ldr	r3, [r5, #0]
 800922e:	b103      	cbz	r3, 8009232 <_sbrk_r+0x1a>
 8009230:	6023      	str	r3, [r4, #0]
 8009232:	bd38      	pop	{r3, r4, r5, pc}
 8009234:	200137e8 	.word	0x200137e8

08009238 <__sread>:
 8009238:	b510      	push	{r4, lr}
 800923a:	460c      	mov	r4, r1
 800923c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009240:	f000 f8a0 	bl	8009384 <_read_r>
 8009244:	2800      	cmp	r0, #0
 8009246:	bfab      	itete	ge
 8009248:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800924a:	89a3      	ldrhlt	r3, [r4, #12]
 800924c:	181b      	addge	r3, r3, r0
 800924e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009252:	bfac      	ite	ge
 8009254:	6563      	strge	r3, [r4, #84]	; 0x54
 8009256:	81a3      	strhlt	r3, [r4, #12]
 8009258:	bd10      	pop	{r4, pc}

0800925a <__swrite>:
 800925a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800925e:	461f      	mov	r7, r3
 8009260:	898b      	ldrh	r3, [r1, #12]
 8009262:	05db      	lsls	r3, r3, #23
 8009264:	4605      	mov	r5, r0
 8009266:	460c      	mov	r4, r1
 8009268:	4616      	mov	r6, r2
 800926a:	d505      	bpl.n	8009278 <__swrite+0x1e>
 800926c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009270:	2302      	movs	r3, #2
 8009272:	2200      	movs	r2, #0
 8009274:	f000 f868 	bl	8009348 <_lseek_r>
 8009278:	89a3      	ldrh	r3, [r4, #12]
 800927a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800927e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009282:	81a3      	strh	r3, [r4, #12]
 8009284:	4632      	mov	r2, r6
 8009286:	463b      	mov	r3, r7
 8009288:	4628      	mov	r0, r5
 800928a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800928e:	f000 b817 	b.w	80092c0 <_write_r>

08009292 <__sseek>:
 8009292:	b510      	push	{r4, lr}
 8009294:	460c      	mov	r4, r1
 8009296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800929a:	f000 f855 	bl	8009348 <_lseek_r>
 800929e:	1c43      	adds	r3, r0, #1
 80092a0:	89a3      	ldrh	r3, [r4, #12]
 80092a2:	bf15      	itete	ne
 80092a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80092a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80092aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80092ae:	81a3      	strheq	r3, [r4, #12]
 80092b0:	bf18      	it	ne
 80092b2:	81a3      	strhne	r3, [r4, #12]
 80092b4:	bd10      	pop	{r4, pc}

080092b6 <__sclose>:
 80092b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ba:	f000 b813 	b.w	80092e4 <_close_r>
	...

080092c0 <_write_r>:
 80092c0:	b538      	push	{r3, r4, r5, lr}
 80092c2:	4d07      	ldr	r5, [pc, #28]	; (80092e0 <_write_r+0x20>)
 80092c4:	4604      	mov	r4, r0
 80092c6:	4608      	mov	r0, r1
 80092c8:	4611      	mov	r1, r2
 80092ca:	2200      	movs	r2, #0
 80092cc:	602a      	str	r2, [r5, #0]
 80092ce:	461a      	mov	r2, r3
 80092d0:	f7f7 fe45 	bl	8000f5e <_write>
 80092d4:	1c43      	adds	r3, r0, #1
 80092d6:	d102      	bne.n	80092de <_write_r+0x1e>
 80092d8:	682b      	ldr	r3, [r5, #0]
 80092da:	b103      	cbz	r3, 80092de <_write_r+0x1e>
 80092dc:	6023      	str	r3, [r4, #0]
 80092de:	bd38      	pop	{r3, r4, r5, pc}
 80092e0:	200137e8 	.word	0x200137e8

080092e4 <_close_r>:
 80092e4:	b538      	push	{r3, r4, r5, lr}
 80092e6:	4d06      	ldr	r5, [pc, #24]	; (8009300 <_close_r+0x1c>)
 80092e8:	2300      	movs	r3, #0
 80092ea:	4604      	mov	r4, r0
 80092ec:	4608      	mov	r0, r1
 80092ee:	602b      	str	r3, [r5, #0]
 80092f0:	f7f7 fe51 	bl	8000f96 <_close>
 80092f4:	1c43      	adds	r3, r0, #1
 80092f6:	d102      	bne.n	80092fe <_close_r+0x1a>
 80092f8:	682b      	ldr	r3, [r5, #0]
 80092fa:	b103      	cbz	r3, 80092fe <_close_r+0x1a>
 80092fc:	6023      	str	r3, [r4, #0]
 80092fe:	bd38      	pop	{r3, r4, r5, pc}
 8009300:	200137e8 	.word	0x200137e8

08009304 <_fstat_r>:
 8009304:	b538      	push	{r3, r4, r5, lr}
 8009306:	4d07      	ldr	r5, [pc, #28]	; (8009324 <_fstat_r+0x20>)
 8009308:	2300      	movs	r3, #0
 800930a:	4604      	mov	r4, r0
 800930c:	4608      	mov	r0, r1
 800930e:	4611      	mov	r1, r2
 8009310:	602b      	str	r3, [r5, #0]
 8009312:	f7f7 fe4c 	bl	8000fae <_fstat>
 8009316:	1c43      	adds	r3, r0, #1
 8009318:	d102      	bne.n	8009320 <_fstat_r+0x1c>
 800931a:	682b      	ldr	r3, [r5, #0]
 800931c:	b103      	cbz	r3, 8009320 <_fstat_r+0x1c>
 800931e:	6023      	str	r3, [r4, #0]
 8009320:	bd38      	pop	{r3, r4, r5, pc}
 8009322:	bf00      	nop
 8009324:	200137e8 	.word	0x200137e8

08009328 <_isatty_r>:
 8009328:	b538      	push	{r3, r4, r5, lr}
 800932a:	4d06      	ldr	r5, [pc, #24]	; (8009344 <_isatty_r+0x1c>)
 800932c:	2300      	movs	r3, #0
 800932e:	4604      	mov	r4, r0
 8009330:	4608      	mov	r0, r1
 8009332:	602b      	str	r3, [r5, #0]
 8009334:	f7f7 fe4b 	bl	8000fce <_isatty>
 8009338:	1c43      	adds	r3, r0, #1
 800933a:	d102      	bne.n	8009342 <_isatty_r+0x1a>
 800933c:	682b      	ldr	r3, [r5, #0]
 800933e:	b103      	cbz	r3, 8009342 <_isatty_r+0x1a>
 8009340:	6023      	str	r3, [r4, #0]
 8009342:	bd38      	pop	{r3, r4, r5, pc}
 8009344:	200137e8 	.word	0x200137e8

08009348 <_lseek_r>:
 8009348:	b538      	push	{r3, r4, r5, lr}
 800934a:	4d07      	ldr	r5, [pc, #28]	; (8009368 <_lseek_r+0x20>)
 800934c:	4604      	mov	r4, r0
 800934e:	4608      	mov	r0, r1
 8009350:	4611      	mov	r1, r2
 8009352:	2200      	movs	r2, #0
 8009354:	602a      	str	r2, [r5, #0]
 8009356:	461a      	mov	r2, r3
 8009358:	f7f7 fe44 	bl	8000fe4 <_lseek>
 800935c:	1c43      	adds	r3, r0, #1
 800935e:	d102      	bne.n	8009366 <_lseek_r+0x1e>
 8009360:	682b      	ldr	r3, [r5, #0]
 8009362:	b103      	cbz	r3, 8009366 <_lseek_r+0x1e>
 8009364:	6023      	str	r3, [r4, #0]
 8009366:	bd38      	pop	{r3, r4, r5, pc}
 8009368:	200137e8 	.word	0x200137e8

0800936c <__malloc_lock>:
 800936c:	4801      	ldr	r0, [pc, #4]	; (8009374 <__malloc_lock+0x8>)
 800936e:	f7ff bb1d 	b.w	80089ac <__retarget_lock_acquire_recursive>
 8009372:	bf00      	nop
 8009374:	200137dc 	.word	0x200137dc

08009378 <__malloc_unlock>:
 8009378:	4801      	ldr	r0, [pc, #4]	; (8009380 <__malloc_unlock+0x8>)
 800937a:	f7ff bb18 	b.w	80089ae <__retarget_lock_release_recursive>
 800937e:	bf00      	nop
 8009380:	200137dc 	.word	0x200137dc

08009384 <_read_r>:
 8009384:	b538      	push	{r3, r4, r5, lr}
 8009386:	4d07      	ldr	r5, [pc, #28]	; (80093a4 <_read_r+0x20>)
 8009388:	4604      	mov	r4, r0
 800938a:	4608      	mov	r0, r1
 800938c:	4611      	mov	r1, r2
 800938e:	2200      	movs	r2, #0
 8009390:	602a      	str	r2, [r5, #0]
 8009392:	461a      	mov	r2, r3
 8009394:	f7f7 fdc6 	bl	8000f24 <_read>
 8009398:	1c43      	adds	r3, r0, #1
 800939a:	d102      	bne.n	80093a2 <_read_r+0x1e>
 800939c:	682b      	ldr	r3, [r5, #0]
 800939e:	b103      	cbz	r3, 80093a2 <_read_r+0x1e>
 80093a0:	6023      	str	r3, [r4, #0]
 80093a2:	bd38      	pop	{r3, r4, r5, pc}
 80093a4:	200137e8 	.word	0x200137e8

080093a8 <_init>:
 80093a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093aa:	bf00      	nop
 80093ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ae:	bc08      	pop	{r3}
 80093b0:	469e      	mov	lr, r3
 80093b2:	4770      	bx	lr

080093b4 <_fini>:
 80093b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b6:	bf00      	nop
 80093b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ba:	bc08      	pop	{r3}
 80093bc:	469e      	mov	lr, r3
 80093be:	4770      	bx	lr
