{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685015006267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685015006272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:43:26 2023 " "Processing started: Thu May 25 19:43:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685015006272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685015006272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_24hr -c clock_24hr " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_24hr -c clock_24hr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685015006272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685015006557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685015006558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_24hr.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_24hr.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_24hr " "Found entity 1: clock_24hr" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685015013870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685015013870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_10 clock_24hr.v(49) " "Verilog HDL Implicit Net warning at clock_24hr.v(49): created implicit net for \"clk_10\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013870 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sel packed clock_24hr.v(26) " "Verilog HDL Port Declaration warning at clock_24hr.v(26): data type declaration for \"sel\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 26 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sel clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"sel\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "seg packed clock_24hr.v(16) " "Verilog HDL Port Declaration warning at clock_24hr.v(16): data type declaration for \"seg\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "seg clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"seg\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "mul_out packed clock_24hr.v(18) " "Verilog HDL Port Declaration warning at clock_24hr.v(18): data type declaration for \"mul_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mul_out clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"mul_out\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "h_2 packed clock_24hr.v(18) " "Verilog HDL Port Declaration warning at clock_24hr.v(18): data type declaration for \"h_2\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "h_2 clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"h_2\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "h_4 packed clock_24hr.v(18) " "Verilog HDL Port Declaration warning at clock_24hr.v(18): data type declaration for \"h_4\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "h_4 clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"h_4\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_10 packed clock_24hr.v(18) " "Verilog HDL Port Declaration warning at clock_24hr.v(18): data type declaration for \"m_10\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_10 clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"m_10\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_6 packed clock_24hr.v(18) " "Verilog HDL Port Declaration warning at clock_24hr.v(18): data type declaration for \"m_6\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_6 clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"m_6\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count_10 packed clock_24hr.v(18) " "Verilog HDL Port Declaration warning at clock_24hr.v(18): data type declaration for \"count_10\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count_10 clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"count_10\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013871 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "count_6 packed clock_24hr.v(18) " "Verilog HDL Port Declaration warning at clock_24hr.v(18): data type declaration for \"count_6\" declares packed dimensions but the port declaration declaration does not" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1685015013872 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "count_6 clock_24hr.v(11) " "HDL info at clock_24hr.v(11): see declaration for object \"count_6\"" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 11 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015013872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_24hr " "Elaborating entity \"clock_24hr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685015013899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_24hr.v(41) " "Verilog HDL assignment warning at clock_24hr.v(41): truncated value with size 32 to match size of target (8)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013913 "|clock_24hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_24hr.v(43) " "Verilog HDL assignment warning at clock_24hr.v(43): truncated value with size 32 to match size of target (1)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013913 "|clock_24hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_24hr.v(56) " "Verilog HDL assignment warning at clock_24hr.v(56): truncated value with size 32 to match size of target (4)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013913 "|clock_24hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_24hr.v(61) " "Verilog HDL assignment warning at clock_24hr.v(61): truncated value with size 32 to match size of target (4)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013913 "|clock_24hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_24hr.v(75) " "Verilog HDL assignment warning at clock_24hr.v(75): truncated value with size 32 to match size of target (4)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013913 "|clock_24hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_24hr.v(79) " "Verilog HDL assignment warning at clock_24hr.v(79): truncated value with size 32 to match size of target (4)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013913 "|clock_24hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_24hr.v(83) " "Verilog HDL assignment warning at clock_24hr.v(83): truncated value with size 32 to match size of target (4)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013913 "|clock_24hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_24hr.v(87) " "Verilog HDL assignment warning at clock_24hr.v(87): truncated value with size 32 to match size of target (4)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013914 "|clock_24hr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clock_24hr.v(99) " "Verilog HDL assignment warning at clock_24hr.v(99): truncated value with size 32 to match size of target (3)" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685015013914 "|clock_24hr"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dp clock_24hr.v(136) " "Verilog HDL Always Construct warning at clock_24hr.v(136): variable \"dp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685015013914 "|clock_24hr"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_out clock_24hr.v(137) " "Verilog HDL Always Construct warning at clock_24hr.v(137): variable \"mul_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685015013914 "|clock_24hr"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mul_out clock_24hr.v(152) " "Verilog HDL Always Construct warning at clock_24hr.v(152): variable \"mul_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_24hr.v" "" { Text "C:/intelFPGA_lite/clock(24hr)vhdl/clock_24hr.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685015013914 "|clock_24hr"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685015014411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685015014785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685015014785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685015014809 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685015014809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685015014809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685015014809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685015014821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:43:34 2023 " "Processing ended: Thu May 25 19:43:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685015014821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685015014821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685015014821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685015014821 ""}
