// Seed: 1426909196
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12
);
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    output logic id_3,
    input supply0 id_4,
    input logic id_5,
    input wire id_6,
    input tri0 id_7,
    input wand id_8,
    output tri0 id_9,
    input wor id_10,
    input wand id_11,
    input uwire id_12,
    input supply1 id_13
);
  always id_3 <= id_5;
  module_0(
      id_8, id_10, id_6, id_7, id_8, id_8, id_1, id_13, id_4, id_9, id_10, id_2, id_4
  );
endmodule
