Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Wed Sep 19 20:44:58 2018
| Host         : Ferrari running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file Task_Two_Part_Two_methodology_drc_routed.rpt -pb Task_Two_Part_Two_methodology_drc_routed.pb -rpx Task_Two_Part_Two_methodology_drc_routed.rpx
| Design       : Task_Two_Part_Two
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

