
---------- Begin Simulation Statistics ----------
final_tick                                 1550858000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 498200                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698968                       # Number of bytes of host memory used
host_op_rate                                   498185                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.61                       # Real time elapsed on the host
host_tick_rate                              429997520                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1796762                       # Number of instructions simulated
sim_ops                                       1796762                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001551                       # Number of seconds simulated
sim_ticks                                  1550858000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.480332                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   54176                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                55012                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4425                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             51547                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9934                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10613                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              679                       # Number of indirect misses.
system.cpu.branchPred.lookups                   76426                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          747                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3100                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      71005                       # Number of branches committed
system.cpu.commit.bw_lim_events                147904                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11100                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1796762                       # Number of instructions committed
system.cpu.commit.committedOps                1796762                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1478686                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.215107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.480434                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       982195     66.42%     66.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       234513     15.86%     82.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        61798      4.18%     86.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9110      0.62%     87.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13887      0.94%     88.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         7930      0.54%     88.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        16550      1.12%     89.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4799      0.32%     90.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       147904     10.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1478686                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                20779                       # Number of function calls committed.
system.cpu.commit.int_insts                   1793852                       # Number of committed integer instructions.
system.cpu.commit.loads                        711842                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           647917     36.06%     36.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          270429     15.05%     51.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              109      0.01%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     51.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          711841     39.62%     90.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         166452      9.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1796762                       # Class of committed instruction
system.cpu.commit.refs                         878294                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1796762                       # Number of Instructions Simulated
system.cpu.committedOps                       1796762                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.863142                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.863142                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                867720                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1345                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                52923                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1817229                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   216405                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    299273                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3168                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2749                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 95749                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       76426                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    156820                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1203031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1545                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1826601                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    8986                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.049280                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             274748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              64110                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.177799                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1482315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.232262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.379252                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   987243     66.60%     66.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   182539     12.31%     78.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60722      4.10%     83.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    51298      3.46%     86.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17162      1.16%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29567      1.99%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    34705      2.34%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8621      0.58%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   110458      7.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1482315                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         5                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        5                       # number of floating regfile writes
system.cpu.idleCycles                           68545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3230                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    72090                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.179843                       # Inst execution rate
system.cpu.iew.exec_refs                       907434                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     167003                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14575                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                714494                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3136                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               167399                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1807844                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                740431                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3299                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1829771                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    314                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                419182                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3168                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                419827                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2638                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3162                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2652                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          947                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1215                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2015                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1519570                       # num instructions consuming a value
system.cpu.iew.wb_count                       1801683                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.920880                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1399341                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.161732                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1801809                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2638661                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1573495                       # number of integer regfile writes
system.cpu.ipc                               1.158558                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.158558                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                39      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                653268     35.64%     35.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               270883     14.78%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   111      0.01%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               741595     40.46%     90.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              167167      9.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1833070                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       7                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  14                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            7                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  7                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       57048                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031122                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     632      1.11%      1.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  29588     51.87%     52.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       4      0.01%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26761     46.91%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    63      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1890072                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5205546                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1801676                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1818936                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1807802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1833070                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  42                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                57                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5342                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1482315                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.236626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.649029                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              734908     49.58%     49.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              253439     17.10%     66.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              216848     14.63%     81.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109745      7.40%     88.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               84382      5.69%     94.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               41520      2.80%     97.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               24967      1.68%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10278      0.69%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6228      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1482315                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.181970                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            100591                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            35174                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               714494                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              167399                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      54                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                          1550860                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  439960                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1569974                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  48788                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   259836                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 383218                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               2625641                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1813386                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1582548                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    351187                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6613                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3168                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                427085                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12574                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 5                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2625636                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1079                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 43                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    541588                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      3138007                       # The number of ROB reads
system.cpu.rob.rob_writes                     3619353                       # The number of ROB writes
system.cpu.timesIdled                            5922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18473                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        53497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       107011                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             38                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6946                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2226                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1602                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1602                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7697                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        27772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1039680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1039680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9301                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9301    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9301                       # Request fanout histogram
system.membus.reqLayer0.occupancy            46257000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48498750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             49817                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26534                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6522                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3674                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6531                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        43287                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           22                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           22                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        19583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       140941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                160524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       835328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4259072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5094400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            9211                       # Total snoops (count)
system.tol2bus.snoopTraffic                    444608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            62725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000606                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024606                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62687     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     38      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              62725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          159229000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         140909995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19616973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 5983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38210                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44193                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5983                       # number of overall hits
system.l2.overall_hits::.cpu.data               38210                       # number of overall hits
system.l2.overall_hits::total                   44193                       # number of overall hits
system.l2.demand_misses::.cpu.inst                548                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8751                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9299                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               548                       # number of overall misses
system.l2.overall_misses::.cpu.data              8751                       # number of overall misses
system.l2.overall_misses::total                  9299                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    874397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        927753000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53356000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    874397000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       927753000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            46961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53492                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           46961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53492                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.083908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.186346                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.173839                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.083908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.186346                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.173839                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97364.963504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99919.666324                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99769.114959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97364.963504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99919.666324                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99769.114959                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6947                       # number of writebacks
system.l2.writebacks::total                      6947                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9299                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9299                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42396000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    699377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    741773000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42396000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    699377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    741773000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.083908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173839                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.083908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173839                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77364.963504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79919.666324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79769.114959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77364.963504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79919.666324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79769.114959                       # average overall mshr miss latency
system.l2.replacements                           9211                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19587                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19587                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6522                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6522                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6522                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6522                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2072                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2072                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1602                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    164029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     164029000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3674                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.436037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102390.137328                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102390.137328                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1602                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    131989000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    131989000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.436037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82390.137328                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82390.137328                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53356000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.083908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.083908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97364.963504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97364.963504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42396000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42396000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.083908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.083908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77364.963504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77364.963504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    710368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    710368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        43287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         43287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.165154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.165154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99366.065184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99366.065184                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    567388000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    567388000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.165154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.165154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79366.065184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79366.065184                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                20                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.090909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.090909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.090909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   127.359563                       # Cycle average of tags in use
system.l2.tags.total_refs                      107009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9359                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.433807                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.527605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         9.994595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       116.837363                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.078083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.912792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    865447                       # Number of tag accesses
system.l2.tags.data_accesses                   865447                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          35072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         560064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             595136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       444544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          444544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6946                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          22614579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         361131709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             383746288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     22614579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22614579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      286643909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            286643909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      286643909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         22614579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        361131709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            670390197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175696500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          389                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          389                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25366                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6544                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9299                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6946                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9299                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              760                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     90956250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   46355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               264787500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9810.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28560.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8283                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6245                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9299                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    624.038554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   462.697035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.927388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          132      7.95%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          247     14.88%     22.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          159      9.58%     32.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          123      7.41%     39.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          137      8.25%     48.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           92      5.54%     53.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           93      5.60%     59.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           96      5.78%     65.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          581     35.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1660                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.809769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.465097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.581363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             12      3.08%      3.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           218     56.04%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           143     36.76%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             9      2.31%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.51%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.26%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.51%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           389                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.786632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.750644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.127549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               83     21.34%     21.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      4.88%     26.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              211     54.24%     80.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               52     13.37%     93.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      5.91%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           389                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 593344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  442816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  595136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               444544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       382.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       285.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    383.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1550784000                       # Total gap between requests
system.mem_ctrls.avgGap                      95462.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       558272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       442816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 22614578.510734058917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 359976219.615206539631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 285529687.437534570694                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6946                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14252000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    250535500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36121813750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26007.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28629.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5200376.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9346260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4967655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            52621800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           30657060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     122313360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        658198380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         41257440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          919361955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.808597                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    101932750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     51740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1397185250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2520420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1332045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13573140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5460120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     122313360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        323396340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        323196000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          791791425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.550563                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    836504500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     51740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    662613500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       149456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149456                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       149456                       # number of overall hits
system.cpu.icache.overall_hits::total          149456                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7363                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7363                       # number of overall misses
system.cpu.icache.overall_misses::total          7363                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    238464000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    238464000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    238464000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    238464000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       156819                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       156819                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       156819                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       156819                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.046952                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046952                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.046952                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046952                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32386.798859                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32386.798859                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32386.798859                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32386.798859                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6522                       # number of writebacks
system.cpu.icache.writebacks::total              6522                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          832                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          832                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          832                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          832                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    204912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    204912000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    204912000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    204912000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.041647                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041647                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.041647                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041647                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31375.287092                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31375.287092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31375.287092                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31375.287092                       # average overall mshr miss latency
system.cpu.icache.replacements                   6522                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       149456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149456                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7363                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    238464000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    238464000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       156819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       156819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.046952                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046952                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32386.798859                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32386.798859                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          832                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          832                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    204912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    204912000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.041647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041647                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31375.287092                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31375.287092                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.997331                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              155986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6530                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.887596                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.997331                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999666                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999666                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            320168                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           320168                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       710199                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           710199                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       710199                       # number of overall hits
system.cpu.dcache.overall_hits::total          710199                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       166177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         166177                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       166177                       # number of overall misses
system.cpu.dcache.overall_misses::total        166177                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6250434688                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6250434688                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6250434688                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6250434688                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       876376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       876376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       876376                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       876376                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.189618                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189618                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.189618                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189618                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37613.115461                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37613.115461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37613.115461                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37613.115461                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        63392                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2840                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.321127                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19587                       # number of writebacks
system.cpu.dcache.writebacks::total             19587                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       119194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       119194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       119194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       119194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        46983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        46983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        46983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        46983                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1933228998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1933228998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1933228998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1933228998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.053611                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.053611                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053611                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41147.414980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41147.414980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41147.414980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41147.414980                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       558323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          558323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151601                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5302848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5302848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       709924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       709924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.213545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.213545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34978.977711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34978.977711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       108313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       108313                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        43288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1673984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1673984000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.060976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.060976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38670.855664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38670.855664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       151876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         151876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14576                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14576                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    947586688                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    947586688                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       166452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       166452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.087569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.087569                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65010.063666                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65010.063666                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10881                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10881                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    259244998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    259244998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022199                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70161.027876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70161.027876                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.993725                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              757182                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             46983                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.116085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            426000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.993725                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1799735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1799735                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1550858000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1550858000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
