$comment
	File created using the following command:
		vcd file Reg.msim.vcd -direction
$end
$date
	Sun Dec 26 22:14:14 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Reg_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " A1 $end
$var reg 1 # B $end
$var reg 1 $ B1 $end
$var reg 1 % C $end
$var reg 1 & C1 $end
$var reg 1 ' D $end
$var reg 1 ( D1 $end
$var wire 1 ) QA $end
$var wire 1 * QB $end
$var wire 1 + QC $end
$var wire 1 , QD $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 QA~output_o $end
$var wire 1 4 QB~output_o $end
$var wire 1 5 QC~output_o $end
$var wire 1 6 QD~output_o $end
$var wire 1 7 C1~input_o $end
$var wire 1 8 D1~input_o $end
$var wire 1 9 A1~input_o $end
$var wire 1 : inst19~combout $end
$var wire 1 ; inst19~clkctrl_outclk $end
$var wire 1 < A~input_o $end
$var wire 1 = B1~input_o $end
$var wire 1 > inst20~0_combout $end
$var wire 1 ? inst~feeder_combout $end
$var wire 1 @ inst~q $end
$var wire 1 A B~input_o $end
$var wire 1 B inst21~0_combout $end
$var wire 1 C inst1~feeder_combout $end
$var wire 1 D inst1~q $end
$var wire 1 E C~input_o $end
$var wire 1 F inst22~0_combout $end
$var wire 1 G inst26~feeder_combout $end
$var wire 1 H inst26~q $end
$var wire 1 I D~input_o $end
$var wire 1 J inst23~0_combout $end
$var wire 1 K inst2~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0%
x&
0'
1(
0)
0*
0+
0,
0-
1.
x/
10
11
12
03
04
05
06
x7
18
19
1:
1;
0<
1=
0>
0?
0@
1A
1B
1C
0D
0E
0F
0G
0H
0I
0J
0K
$end
#100000
0(
08
0:
0;
1D
14
1*
#1000000
1'
1(
1I
18
1J
1:
1;
#1100000
0(
08
0:
0;
1K
16
1,
#2000000
1%
1(
1E
18
1F
1:
1;
1G
#2100000
0(
08
0:
0;
1H
15
1+
#3000000
1!
0'
1(
1<
0I
18
1>
0J
1:
1;
1?
#3100000
0(
08
0:
0;
1@
0K
06
13
1)
0,
#4000000
0!
1(
0<
18
0>
1:
1;
0?
#4100000
0(
08
0:
0;
0@
03
0)
#5000000
