Vesta static timing analysis, register-to-register maximum timing

Top 20 maximum delay paths:
Path DFFPOSX1_154/CLK to output pin REG_B[12] delay 945.053 ps
      0.5 ps     clk_bF_buf16:    BUFX4_314/Y -> DFFPOSX1_154/CLK
    222.6 ps  USR_REGS_7__12_: DFFPOSX1_154/Q ->     INVX1_65/A
    288.8 ps           _1125_:     INVX1_65/Y ->  OAI21X1_317/A
    398.9 ps           _1127_:  OAI21X1_317/Y ->  NAND2X1_283/A
    483.5 ps           _1128_:  NAND2X1_283/Y ->  OAI21X1_318/C
    566.7 ps           _1129_:  OAI21X1_318/Y ->    NOR3X1_19/C
    650.1 ps           _1130_:    NOR3X1_19/Y ->   NAND3X1_37/A
    772.3 ps       _1749__12_:     BUFX2_22/Y ->     BUFX2_22/A
    890.1 ps       _1749__12_:     BUFX2_22/Y ->     BUFX2_61/A
    968.0 ps        REG_B[12]:     BUFX2_61/Y -> 

Path DFFPOSX1_8/CLK to output pin REG_B[8] delay 940.124 ps
      3.1 ps      clk_bF_buf8:     BUFX4_3/Y ->  DFFPOSX1_8/CLK
    217.4 ps  FIRQ_REGS_0__8_:  DFFPOSX1_8/Q ->    INVX1_44/A
    309.6 ps            _979_:    INVX1_44/Y -> NAND2X1_253/B
    379.6 ps            _980_: NAND2X1_253/Y -> OAI21X1_280/C
    489.7 ps            _981_: OAI21X1_280/Y -> OAI21X1_282/B
    589.4 ps            _986_: OAI21X1_282/Y ->    NOR2X1_9/B
    661.1 ps            _996_:    NOR2X1_9/Y -> NAND3X1_313/B
    757.4 ps        _1749__8_:    BUFX2_18/Y ->    BUFX2_18/A
    863.2 ps        _1749__8_:    BUFX2_18/Y ->    BUFX2_57/A
    940.1 ps         REG_B[8]:    BUFX2_57/Y -> 

Path DFFPOSX1_58/CLK to output pin REG_A[5] delay 939.238 ps
      2.6 ps     clk_bF_buf2:     BUFX4_9/Y -> DFFPOSX1_58/CLK
    222.6 ps  USR_REGS_2__5_: DFFPOSX1_58/Q ->    INVX1_31/A
    287.7 ps           _877_:    INVX1_31/Y -> OAI21X1_254/A
    416.2 ps           _879_: OAI21X1_254/Y -> NAND3X1_136/B
    520.1 ps          _1394_: NAND3X1_136/Y -> NAND2X1_333/B
    587.2 ps          _1395_: NAND2X1_333/Y ->   NOR2X1_52/A
    664.4 ps          _1396_:   NOR2X1_52/Y -> NAND3X1_137/B
    759.3 ps       _1748__5_:    BUFX2_29/Y ->    BUFX2_29/A
    863.9 ps       _1748__5_:    BUFX2_29/Y ->    BUFX2_38/A
    940.8 ps        REG_A[5]:    BUFX2_38/Y -> 

Path DFFPOSX1_147/CLK to output pin REG_B[5] delay 937.324 ps
      1.8 ps    clk_bF_buf40:    BUFX4_287/Y -> DFFPOSX1_147/CLK
    221.7 ps  USR_REGS_7__5_: DFFPOSX1_147/Q ->     INVX1_27/A
    286.7 ps           _859_:     INVX1_27/Y ->  OAI21X1_248/A
    393.0 ps           _861_:  OAI21X1_248/Y ->  NAND2X1_229/A
    474.4 ps           _862_:  NAND2X1_229/Y ->  OAI21X1_249/C
    554.2 ps           _863_:  OAI21X1_249/Y ->     NOR3X1_4/C
    649.2 ps           _864_:     NOR3X1_4/Y ->  NAND3X1_280/A
    765.4 ps       _1749__5_:     BUFX2_15/Y ->     BUFX2_15/A
    874.8 ps       _1749__5_:     BUFX2_15/Y ->     BUFX2_54/A
    952.4 ps        REG_B[5]:     BUFX2_54/Y -> 

Path DFFPOSX1_149/CLK to output pin REG_B[7] delay 936.986 ps
      0.9 ps    clk_bF_buf40:    BUFX4_287/Y -> DFFPOSX1_149/CLK
    222.0 ps  USR_REGS_7__7_: DFFPOSX1_149/Q ->     INVX1_38/A
    286.8 ps           _935_:     INVX1_38/Y ->  OAI21X1_267/A
    400.1 ps           _937_:  OAI21X1_267/Y ->  NAND2X1_244/A
    484.3 ps           _938_:  NAND2X1_244/Y ->  OAI21X1_269/C
    566.8 ps           _939_:  OAI21X1_269/Y ->     NOR3X1_8/C
    647.5 ps           _940_:     NOR3X1_8/Y ->  NAND3X1_302/A
    759.8 ps       _1749__7_:     BUFX2_17/Y ->     BUFX2_17/A
    869.8 ps       _1749__7_:     BUFX2_17/Y ->     BUFX2_56/A
    947.4 ps        REG_B[7]:     BUFX2_56/Y -> 

Path DFFPOSX1_8/CLK to output pin REG_A[8] delay 935.117 ps
      3.1 ps      clk_bF_buf8:     BUFX4_3/Y ->  DFFPOSX1_8/CLK
    217.4 ps  FIRQ_REGS_0__8_:  DFFPOSX1_8/Q ->    INVX1_44/A
    309.6 ps            _979_:    INVX1_44/Y -> NAND2X1_253/B
    379.6 ps            _980_: NAND2X1_253/Y -> OAI21X1_280/C
    489.7 ps            _981_: OAI21X1_280/Y -> OAI21X1_394/B
    588.7 ps           _1449_: OAI21X1_394/Y ->   NOR2X1_59/B
    659.3 ps           _1453_:   NOR2X1_59/Y -> NAND3X1_170/B
    753.9 ps        _1748__8_:    BUFX2_32/Y ->    BUFX2_32/A
    858.3 ps        _1748__8_:    BUFX2_32/Y ->    BUFX2_41/A
    935.1 ps         REG_A[8]:    BUFX2_41/Y -> 

Path DFFPOSX1_42/CLK to output pin REG_A[7] delay 932.147 ps
      1.4 ps    clk_bF_buf42:   BUFX4_285/Y -> DFFPOSX1_42/CLK
    222.6 ps  USR_REGS_1__7_: DFFPOSX1_42/Q ->    INVX1_40/A
    287.8 ps           _944_:    INVX1_40/Y -> OAI21X1_271/A
    414.9 ps           _946_: OAI21X1_271/Y -> NAND3X1_155/B
    518.8 ps          _1429_: NAND3X1_155/Y -> OAI21X1_389/C
    590.0 ps          _1430_: OAI21X1_389/Y ->   NOR2X1_56/B
    662.4 ps          _1434_:   NOR2X1_56/Y -> NAND3X1_159/B
    757.1 ps       _1748__7_:    BUFX2_31/Y ->    BUFX2_31/A
    861.2 ps       _1748__7_:    BUFX2_31/Y ->    BUFX2_40/A
    938.0 ps        REG_A[7]:    BUFX2_40/Y -> 

Path DFFPOSX1_83/CLK to output pin REG_A[12] delay 930.551 ps
      3.4 ps      clk_bF_buf3:     BUFX4_8/Y -> DFFPOSX1_83/CLK
    222.4 ps  USR_REGS_3__12_: DFFPOSX1_83/Q ->    INVX1_69/A
    287.5 ps           _1139_:    INVX1_69/Y -> OAI21X1_322/A
    406.8 ps           _1141_: OAI21X1_322/Y -> NAND3X1_211/B
    506.7 ps           _1526_: NAND3X1_211/Y -> NAND2X1_350/A
    581.5 ps           _1528_: NAND2X1_350/Y ->   NOR2X1_67/A
    653.6 ps           _1529_:   NOR2X1_67/Y -> NAND3X1_214/B
    746.1 ps       _1748__12_:     BUFX2_5/Y ->     BUFX2_5/A
    850.8 ps       _1748__12_:     BUFX2_5/Y ->    BUFX2_45/A
    930.6 ps        REG_A[12]:    BUFX2_45/Y -> 

Path DFFPOSX1_86/CLK to output pin REG_A[15] delay 923.895 ps
      1.0 ps     clk_bF_buf25:   BUFX4_304/Y -> DFFPOSX1_86/CLK
    222.6 ps  USR_REGS_3__15_: DFFPOSX1_86/Q ->    INVX1_85/A
    287.8 ps           _1253_:    INVX1_85/Y -> OAI21X1_353/A
    405.2 ps           _1255_: OAI21X1_353/Y -> NAND3X1_245/B
    505.1 ps           _1583_: NAND3X1_245/Y -> NAND2X1_356/A
    580.1 ps           _1585_: NAND2X1_356/Y ->   NOR2X1_74/A
    651.2 ps           _1586_:   NOR2X1_74/Y -> NAND3X1_248/B
    746.7 ps       _1748__15_:     BUFX2_8/Y ->     BUFX2_8/A
    854.5 ps       _1748__15_:     BUFX2_8/Y ->    BUFX2_48/A
    931.7 ps        REG_A[15]:    BUFX2_48/Y -> 

Path DFFPOSX1_145/CLK to output pin REG_B[4] delay 920.382 ps
      2.5 ps    clk_bF_buf29:    BUFX4_299/Y -> DFFPOSX1_145/CLK
    222.6 ps  USR_REGS_7__4_: DFFPOSX1_145/Q ->     INVX1_21/A
    287.8 ps           _821_:     INVX1_21/Y ->  OAI21X1_238/A
    401.7 ps           _823_:  OAI21X1_238/Y ->  NAND2X1_220/A
    485.8 ps           _824_:  NAND2X1_220/Y ->  OAI21X1_239/C
    566.2 ps           _825_:  OAI21X1_239/Y ->     NOR3X1_2/C
    646.2 ps           _826_:     NOR3X1_2/Y ->  NAND3X1_269/A
    756.6 ps       _1749__4_:     BUFX2_14/Y ->     BUFX2_14/A
    865.0 ps       _1749__4_:     BUFX2_14/Y ->     BUFX2_53/A
    943.6 ps        REG_B[4]:     BUFX2_53/Y -> 

Path DFFPOSX1_74/CLK to output pin REG_A[4] delay 915.338 ps
      3.8 ps    clk_bF_buf33:   BUFX4_295/Y -> DFFPOSX1_74/CLK
    222.2 ps  USR_REGS_3__4_: DFFPOSX1_74/Q ->    INVX1_25/A
    287.6 ps           _835_:    INVX1_25/Y -> OAI21X1_243/A
    404.2 ps           _837_: OAI21X1_243/Y -> NAND3X1_123/B
    503.8 ps          _1374_: NAND3X1_123/Y -> NAND2X1_331/A
    580.1 ps          _1376_: NAND2X1_331/Y ->   NOR2X1_50/A
    650.4 ps          _1377_:   NOR2X1_50/Y -> NAND3X1_126/B
    741.7 ps       _1748__4_:    BUFX2_28/Y ->    BUFX2_28/A
    845.4 ps       _1748__4_:    BUFX2_28/Y ->    BUFX2_37/A
    922.1 ps        REG_A[4]:    BUFX2_37/Y -> 

Path DFFPOSX1_158/CLK to output pin REG_B[15] delay 914.312 ps
      1.6 ps     clk_bF_buf16:    BUFX4_314/Y -> DFFPOSX1_158/CLK
    221.7 ps  USR_REGS_7__15_: DFFPOSX1_158/Q ->     INVX1_82/A
    290.2 ps           _1239_:     INVX1_82/Y ->  OAI21X1_348/A
    395.1 ps           _1241_:  OAI21X1_348/Y ->  NAND2X1_306/A
    476.0 ps           _1242_:  NAND2X1_306/Y ->  OAI21X1_349/C
    557.2 ps           _1243_:  OAI21X1_349/Y ->    NOR3X1_26/C
    638.6 ps           _1244_:    NOR3X1_26/Y ->   NAND3X1_70/A
    749.8 ps       _1749__15_:     BUFX2_26/Y ->     BUFX2_26/A
    858.4 ps       _1749__15_:     BUFX2_26/Y ->     BUFX2_64/A
    935.5 ps        REG_B[15]:     BUFX2_64/Y -> 

Path DFFPOSX1_76/CLK to output pin REG_A[6] delay 909.818 ps
      4.1 ps    clk_bF_buf48:   BUFX4_279/Y -> DFFPOSX1_76/CLK
    222.3 ps  USR_REGS_3__6_: DFFPOSX1_76/Q ->    INVX1_36/A
    289.7 ps           _911_:    INVX1_36/Y -> OAI21X1_263/A
    406.5 ps           _913_: OAI21X1_263/Y -> NAND3X1_145/B
    505.5 ps          _1412_: NAND3X1_145/Y -> NAND2X1_337/A
    582.4 ps          _1414_: NAND2X1_337/Y ->   NOR2X1_54/A
    653.6 ps          _1415_:   NOR2X1_54/Y -> NAND3X1_148/B
    745.8 ps       _1748__6_:    BUFX2_30/Y ->    BUFX2_30/A
    850.1 ps       _1748__6_:    BUFX2_30/Y ->    BUFX2_39/A
    927.0 ps        REG_A[6]:    BUFX2_39/Y -> 

Path DFFPOSX1_148/CLK to output pin REG_B[6] delay 909.179 ps
      1.2 ps    clk_bF_buf32:    BUFX4_296/Y -> DFFPOSX1_148/CLK
    222.5 ps  USR_REGS_7__6_: DFFPOSX1_148/Q ->     INVX1_32/A
    291.1 ps           _897_:     INVX1_32/Y ->  OAI21X1_258/A
    394.3 ps           _899_:  OAI21X1_258/Y ->  NAND2X1_237/A
    474.9 ps           _900_:  NAND2X1_237/Y ->  OAI21X1_259/C
    556.5 ps           _901_:  OAI21X1_259/Y ->     NOR3X1_6/C
    642.5 ps           _902_:     NOR3X1_6/Y ->  NAND3X1_291/A
    755.2 ps       _1749__6_:     BUFX2_16/Y ->     BUFX2_16/A
    864.0 ps       _1749__6_:     BUFX2_16/Y ->     BUFX2_55/A
    941.1 ps        REG_B[6]:     BUFX2_55/Y -> 

Path DFFPOSX1_155/CLK to output pin REG_B[13] delay 809.317 ps
      0.6 ps     clk_bF_buf43:    BUFX4_284/Y -> DFFPOSX1_155/CLK
    222.2 ps  USR_REGS_7__13_: DFFPOSX1_155/Q ->     INVX1_71/A
    287.2 ps           _1163_:     INVX1_71/Y ->  OAI21X1_327/A
    391.1 ps           _1165_:  OAI21X1_327/Y ->  NAND2X1_291/A
    472.1 ps           _1166_:  NAND2X1_291/Y ->  OAI21X1_328/C
    555.7 ps           _1167_:  OAI21X1_328/Y ->    NOR3X1_21/C
    645.0 ps           _1168_:    NOR3X1_21/Y ->   NAND3X1_48/A
    760.1 ps       _1749__13_:     BUFX2_24/Y ->     BUFX2_24/A
    870.0 ps       _1749__13_:     BUFX2_24/Y ->     BUFX2_62/A
    947.1 ps        REG_B[13]:     BUFX2_62/Y -> 

Path DFFPOSX1_84/CLK to output pin REG_A[13] delay 807.823 ps
      4.4 ps     clk_bF_buf42:   BUFX4_285/Y -> DFFPOSX1_84/CLK
    222.4 ps  USR_REGS_3__13_: DFFPOSX1_84/Q ->    INVX1_74/A
    288.3 ps           _1177_:    INVX1_74/Y -> OAI21X1_332/A
    405.6 ps           _1179_: OAI21X1_332/Y -> NAND3X1_222/B
    505.6 ps           _1545_: NAND3X1_222/Y -> NAND2X1_352/A
    583.6 ps           _1547_: NAND2X1_352/Y ->   NOR2X1_70/A
    657.0 ps           _1548_:   NOR2X1_70/Y -> NAND3X1_226/B
    750.8 ps       _1748__13_:     BUFX2_6/Y ->     BUFX2_6/A
    856.0 ps       _1748__13_:     BUFX2_6/Y ->    BUFX2_46/A
    932.9 ps        REG_A[13]:    BUFX2_46/Y -> 

Path DFFPOSX1_156/CLK to output pin REG_B[14] delay 807.503 ps
      1.8 ps     clk_bF_buf19:    BUFX4_310/Y -> DFFPOSX1_156/CLK
    222.7 ps  USR_REGS_7__14_: DFFPOSX1_156/Q ->     INVX1_76/A
    291.0 ps           _1201_:     INVX1_76/Y ->  OAI21X1_338/A
    399.1 ps           _1203_:  OAI21X1_338/Y ->  NAND2X1_298/A
    481.3 ps           _1204_:  NAND2X1_298/Y ->  OAI21X1_339/C
    560.7 ps           _1205_:  OAI21X1_339/Y ->    NOR3X1_24/C
    644.7 ps           _1206_:    NOR3X1_24/Y ->   NAND3X1_59/A
    756.8 ps       _1749__14_:     BUFX2_25/Y ->     BUFX2_25/A
    865.8 ps       _1749__14_:     BUFX2_25/Y ->     BUFX2_63/A
    944.3 ps        REG_B[14]:     BUFX2_63/Y -> 

Path DFFPOSX1_71/CLK to output pin REG_A[1] delay 806.183 ps
      0.9 ps    clk_bF_buf39:   BUFX4_288/Y -> DFFPOSX1_71/CLK
    222.5 ps  USR_REGS_3__1_: DFFPOSX1_71/Q ->     INVX1_8/A
    288.0 ps           _721_:     INVX1_8/Y -> OAI21X1_213/A
    406.0 ps           _723_: OAI21X1_213/Y ->  NAND3X1_89/B
    506.3 ps          _1317_:  NAND3X1_89/Y -> NAND2X1_325/A
    583.1 ps          _1319_: NAND2X1_325/Y ->   NOR2X1_43/A
    653.2 ps          _1320_:   NOR2X1_43/Y ->  NAND3X1_92/B
    748.3 ps       _1748__1_:    BUFX2_12/Y ->    BUFX2_12/A
    856.2 ps       _1748__1_:    BUFX2_12/Y ->    BUFX2_34/A
    933.4 ps        REG_A[1]:    BUFX2_34/Y -> 

Path DFFPOSX1_3/CLK to output pin REG_A[3] delay 806.149 ps
      0.6 ps     clk_bF_buf34:   BUFX4_294/Y ->  DFFPOSX1_3/CLK
    206.2 ps  FIRQ_REGS_0__3_:  DFFPOSX1_3/Q ->    INVX1_17/A
    299.4 ps            _789_:    INVX1_17/Y -> NAND2X1_214/B
    370.0 ps            _790_: NAND2X1_214/Y -> OAI21X1_230/C
    481.4 ps            _791_: OAI21X1_230/Y -> OAI21X1_372/B
    583.0 ps           _1354_: OAI21X1_372/Y ->   NOR2X1_48/B
    654.1 ps           _1358_:   NOR2X1_48/Y -> NAND3X1_115/B
    750.8 ps        _1748__3_:    BUFX2_27/Y ->    BUFX2_27/A
    857.0 ps        _1748__3_:    BUFX2_27/Y ->    BUFX2_36/A
    934.0 ps         REG_A[3]:    BUFX2_36/Y -> 

Path DFFPOSX1_142/CLK to output pin REG_B[1] delay 803.777 ps
      1.9 ps    clk_bF_buf23:    BUFX4_306/Y -> DFFPOSX1_142/CLK
    224.5 ps  USR_REGS_7__1_: DFFPOSX1_142/Q ->      INVX1_5/A
    293.3 ps           _707_:      INVX1_5/Y ->  OAI21X1_207/A
    401.2 ps           _709_:  OAI21X1_207/Y ->  NAND2X1_197/A
    484.0 ps           _710_:  NAND2X1_197/Y ->  OAI21X1_208/C
    564.4 ps           _711_:  OAI21X1_208/Y ->    NOR3X1_34/C
    647.4 ps           _712_:    NOR3X1_34/Y ->  NAND3X1_124/A
    760.2 ps       _1749__1_:     BUFX2_10/Y ->     BUFX2_10/A
    870.1 ps       _1749__1_:     BUFX2_10/Y ->     BUFX2_50/A
    947.3 ps        REG_B[1]:     BUFX2_50/Y -> 

Computed maximum clock frequency (zero slack) = 1058.14 MHz
-----------------------------------------

