Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Dec  2 18:40:17 2024
| Host         : Brian-Legion5i running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.227        0.000                      0                  198        0.122        0.000                      0                  198       16.670        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          
  CLKFBIN    {0.000 41.665}     83.330          12.000          
  clkfx      {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    16.670        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      16.670        0.000                       0                     2  
  clkfx            20.227        0.000                      0                  198        0.122        0.000                      0                  198       19.360        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        clkfx                       
(none)                      clkfx         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :            0  Failing Endpoints,  Worst Slack       20.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.227ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_dx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        19.065ns  (logic 4.114ns (21.578%)  route 14.951ns (78.422%))
  Logic Levels:           22  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 45.484 - 39.720 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.569     6.129    game/clkfx_BUFG
    SLICE_X13Y46         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     6.548 r  game/ball_x_reg[4]/Q
                         net (fo=116, routed)         1.524     8.071    game/ball_x_reg_n_0_[4]
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.296     8.367 f  game/blocks[0]_i_19/O
                         net (fo=4, routed)           0.967     9.334    game/blocks[0]_i_19_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.148     9.482 f  game/blocks[0]_i_15/O
                         net (fo=443, routed)         1.656    11.138    game/p_0_in[31]
    SLICE_X1Y59          LUT1 (Prop_lut1_I0_O)        0.328    11.466 r  game/blocks[0]_i_31/O
                         net (fo=1, routed)           0.000    11.466    game/blocks[0]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.864 r  game/blocks_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.864    game/blocks_reg[0]_i_14_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.092 f  game/blocks_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           1.009    13.101    game/blocks_reg[0]_i_9_n_1
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.313    13.414 r  game/blocks[0]_i_3/O
                         net (fo=20, routed)          1.031    14.445    game/blocks[0]_i_3_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.124    14.569 f  game/ball_dx[0]_i_22/O
                         net (fo=3, routed)           1.158    15.727    game/ball_dx[0]_i_22_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.124    15.851 f  game/ball_dx[2]_i_147/O
                         net (fo=1, routed)           0.945    16.796    game/ball_dx[2]_i_147_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.124    16.920 f  game/ball_dx[2]_i_144/O
                         net (fo=2, routed)           0.412    17.332    game/ball_dx[2]_i_144_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I0_O)        0.124    17.456 f  game/ball_dx[2]_i_141/O
                         net (fo=1, routed)           0.407    17.863    game/ball_dx[2]_i_141_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124    17.987 f  game/ball_dx[2]_i_137/O
                         net (fo=2, routed)           0.493    18.480    game/ball_dx[2]_i_137_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.124    18.604 f  game/ball_dx[2]_i_134/O
                         net (fo=1, routed)           0.575    19.179    game/ball_dx[2]_i_134_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I4_O)        0.124    19.303 f  game/ball_dx[2]_i_128/O
                         net (fo=2, routed)           0.422    19.725    game/ball_dx[2]_i_128_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124    19.849 f  game/ball_dx[2]_i_118/O
                         net (fo=1, routed)           0.574    20.423    game/ball_dx[2]_i_118_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I1_O)        0.124    20.547 f  game/ball_dx[2]_i_94/O
                         net (fo=1, routed)           0.620    21.168    game/ball_dx[2]_i_94_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I3_O)        0.124    21.292 f  game/ball_dx[2]_i_76/O
                         net (fo=3, routed)           0.897    22.189    game/ball_dx[2]_i_76_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124    22.313 f  game/ball_dx[2]_i_71/O
                         net (fo=1, routed)           0.426    22.738    game/ball_dx[2]_i_71_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    22.862 f  game/ball_dx[2]_i_54/O
                         net (fo=1, routed)           0.444    23.306    game/ball_dx[2]_i_54_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    23.430 f  game/ball_dx[2]_i_25/O
                         net (fo=1, routed)           0.535    23.966    game/ball_dx[2]_i_25_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I5_O)        0.124    24.090 f  game/ball_dx[2]_i_9/O
                         net (fo=1, routed)           0.513    24.603    game/ball_dx[2]_i_9_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.124    24.727 r  game/ball_dx[2]_i_2/O
                         net (fo=1, routed)           0.343    25.070    game/ball_dx[2]_i_2_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    25.194 r  game/ball_dx[2]_i_1/O
                         net (fo=1, routed)           0.000    25.194    game/ball_dx[2]_i_1_n_0
    SLICE_X9Y62          FDRE                                         r  game/ball_dx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.436    45.484    game/clkfx_BUFG
    SLICE_X9Y62          FDRE                                         r  game/ball_dx_reg[2]/C
                         clock pessimism              0.231    45.715    
                         clock uncertainty           -0.323    45.393    
    SLICE_X9Y62          FDRE (Setup_fdre_C_D)        0.029    45.422    game/ball_dx_reg[2]
  -------------------------------------------------------------------
                         required time                         45.422    
                         arrival time                         -25.194    
  -------------------------------------------------------------------
                         slack                                 20.227    

Slack (MET) :             21.390ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_dy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        17.906ns  (logic 4.181ns (23.349%)  route 13.725ns (76.651%))
  Logic Levels:           22  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=14)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 45.488 - 39.720 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.569     6.129    game/clkfx_BUFG
    SLICE_X13Y46         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     6.548 r  game/ball_x_reg[4]/Q
                         net (fo=116, routed)         1.524     8.071    game/ball_x_reg_n_0_[4]
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.296     8.367 f  game/blocks[0]_i_19/O
                         net (fo=4, routed)           0.967     9.334    game/blocks[0]_i_19_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.148     9.482 f  game/blocks[0]_i_15/O
                         net (fo=443, routed)         1.210    10.692    game/p_0_in[31]
    SLICE_X4Y54          LUT1 (Prop_lut1_I0_O)        0.328    11.020 r  game/blocks[1]_i_29/O
                         net (fo=1, routed)           0.000    11.020    game/blocks[1]_i_29_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.570 r  game/blocks_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.570    game/blocks_reg[1]_i_15_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  game/blocks_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.684    game/blocks_reg[1]_i_8_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  game/blocks_reg[1]_i_5/CO[3]
                         net (fo=2, routed)           1.145    12.943    game/blocks_reg[1]_i_5_n_0
    SLICE_X1Y61          LUT2 (Prop_lut2_I1_O)        0.150    13.093 f  game/blocks[1]_i_2/O
                         net (fo=25, routed)          2.099    15.192    game/blocks[1]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.326    15.518 r  game/ball_dy[2]_i_66/O
                         net (fo=1, routed)           1.036    16.554    game/ball_dy[2]_i_66_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.124    16.678 r  game/ball_dy[2]_i_63/O
                         net (fo=1, routed)           0.792    17.470    game/ball_dy[2]_i_63_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I3_O)        0.124    17.594 f  game/ball_dy[2]_i_59/O
                         net (fo=1, routed)           0.151    17.746    game/ball_dy[2]_i_59_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124    17.870 f  game/ball_dy[2]_i_56/O
                         net (fo=1, routed)           0.309    18.179    game/ball_dy[2]_i_56_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I1_O)        0.124    18.303 f  game/ball_dy[2]_i_54/O
                         net (fo=1, routed)           0.427    18.730    game/ball_dy[2]_i_54_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I1_O)        0.124    18.854 f  game/ball_dy[2]_i_53/O
                         net (fo=1, routed)           0.495    19.349    game/ball_dy[2]_i_53_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I1_O)        0.124    19.473 f  game/ball_dy[2]_i_50/O
                         net (fo=1, routed)           0.280    19.752    game/ball_dy[2]_i_50_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I3_O)        0.124    19.876 f  game/ball_dy[2]_i_49/O
                         net (fo=1, routed)           0.535    20.412    game/ball_dy[2]_i_49_n_0
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    20.536 f  game/ball_dy[2]_i_43/O
                         net (fo=1, routed)           0.430    20.966    game/ball_dy[2]_i_43_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I3_O)        0.124    21.090 f  game/ball_dy[2]_i_36/O
                         net (fo=1, routed)           0.404    21.494    game/ball_dy[2]_i_36_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.124    21.618 f  game/ball_dy[2]_i_28/O
                         net (fo=1, routed)           0.283    21.901    game/ball_dy[2]_i_28_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    22.025 f  game/ball_dy[2]_i_18/O
                         net (fo=1, routed)           0.802    22.827    game/ball_dy[2]_i_18_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.124    22.951 f  game/ball_dy[2]_i_11/O
                         net (fo=1, routed)           0.433    23.384    game/ball_dy[2]_i_11_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    23.508 f  game/ball_dy[2]_i_3/O
                         net (fo=1, routed)           0.403    23.911    game/ball_dy[2]_i_3_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.124    24.035 r  game/ball_dy[2]_i_1/O
                         net (fo=1, routed)           0.000    24.035    game/ball_dy[2]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  game/ball_dy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.440    45.488    game/clkfx_BUFG
    SLICE_X9Y54          FDRE                                         r  game/ball_dy_reg[2]/C
                         clock pessimism              0.231    45.719    
                         clock uncertainty           -0.323    45.397    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)        0.029    45.426    game/ball_dy_reg[2]
  -------------------------------------------------------------------
                         required time                         45.426    
                         arrival time                         -24.035    
  -------------------------------------------------------------------
                         slack                                 21.390    

Slack (MET) :             21.437ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        17.902ns  (logic 3.990ns (22.288%)  route 13.912ns (77.712%))
  Logic Levels:           21  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns = ( 45.483 - 39.720 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.569     6.129    game/clkfx_BUFG
    SLICE_X13Y46         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     6.548 r  game/ball_x_reg[4]/Q
                         net (fo=116, routed)         1.524     8.071    game/ball_x_reg_n_0_[4]
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.296     8.367 f  game/blocks[0]_i_19/O
                         net (fo=4, routed)           0.967     9.334    game/blocks[0]_i_19_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.148     9.482 f  game/blocks[0]_i_15/O
                         net (fo=443, routed)         1.656    11.138    game/p_0_in[31]
    SLICE_X1Y59          LUT1 (Prop_lut1_I0_O)        0.328    11.466 r  game/blocks[0]_i_31/O
                         net (fo=1, routed)           0.000    11.466    game/blocks[0]_i_31_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.864 r  game/blocks_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.864    game/blocks_reg[0]_i_14_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.092 f  game/blocks_reg[0]_i_9/CO[2]
                         net (fo=3, routed)           1.009    13.101    game/blocks_reg[0]_i_9_n_1
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.313    13.414 r  game/blocks[0]_i_3/O
                         net (fo=20, routed)          1.031    14.445    game/blocks[0]_i_3_n_0
    SLICE_X7Y52          LUT4 (Prop_lut4_I3_O)        0.124    14.569 f  game/ball_dx[0]_i_22/O
                         net (fo=3, routed)           1.207    15.776    game/ball_dx[0]_i_22_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I0_O)        0.124    15.900 f  game/ball_dx[1]_i_49/O
                         net (fo=1, routed)           1.182    17.082    game/ball_dx[1]_i_49_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.124    17.206 r  game/ball_dx[1]_i_47/O
                         net (fo=1, routed)           0.756    17.962    game/ball_dx[1]_i_47_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I3_O)        0.124    18.086 r  game/ball_dx[1]_i_42/O
                         net (fo=1, routed)           0.509    18.595    game/ball_dx[1]_i_42_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124    18.719 r  game/ball_dx[1]_i_38/O
                         net (fo=1, routed)           0.457    19.177    game/ball_dx[1]_i_38_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124    19.301 r  game/ball_dx[1]_i_35/O
                         net (fo=1, routed)           0.282    19.583    game/ball_dx[1]_i_35_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124    19.707 r  game/ball_dx[1]_i_33/O
                         net (fo=1, routed)           0.162    19.869    game/ball_dx[1]_i_33_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.124    19.993 r  game/ball_dx[1]_i_31/O
                         net (fo=1, routed)           0.448    20.440    game/ball_dx[1]_i_31_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.124    20.564 r  game/ball_dx[1]_i_29/O
                         net (fo=1, routed)           0.280    20.844    game/ball_dx[1]_i_29_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.124    20.968 r  game/ball_dx[1]_i_24/O
                         net (fo=1, routed)           0.723    21.691    game/ball_dx[1]_i_24_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    21.815 r  game/ball_dx[1]_i_20/O
                         net (fo=1, routed)           0.487    22.302    game/ball_dx[1]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124    22.426 r  game/ball_dx[1]_i_17/O
                         net (fo=1, routed)           0.296    22.722    game/ball_dx[1]_i_17_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124    22.846 r  game/ball_dx[1]_i_8/O
                         net (fo=1, routed)           0.404    23.250    game/ball_dx[1]_i_8_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.124    23.374 r  game/ball_dx[1]_i_3/O
                         net (fo=1, routed)           0.534    23.907    game/ball_dx[1]_i_3_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.124    24.031 r  game/ball_dx[1]_i_1/O
                         net (fo=1, routed)           0.000    24.031    game/ball_dx[1]_i_1_n_0
    SLICE_X8Y63          FDRE                                         r  game/ball_dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.435    45.483    game/clkfx_BUFG
    SLICE_X8Y63          FDRE                                         r  game/ball_dx_reg[1]/C
                         clock pessimism              0.231    45.714    
                         clock uncertainty           -0.323    45.392    
    SLICE_X8Y63          FDRE (Setup_fdre_C_D)        0.077    45.469    game/ball_dx_reg[1]
  -------------------------------------------------------------------
                         required time                         45.469    
                         arrival time                         -24.031    
  -------------------------------------------------------------------
                         slack                                 21.437    

Slack (MET) :             21.781ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        17.517ns  (logic 4.700ns (26.830%)  route 12.817ns (73.170%))
  Logic Levels:           22  (CARRY4=3 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns = ( 45.488 - 39.720 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.569     6.129    game/clkfx_BUFG
    SLICE_X13Y46         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     6.548 r  game/ball_x_reg[4]/Q
                         net (fo=116, routed)         1.524     8.071    game/ball_x_reg_n_0_[4]
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.296     8.367 f  game/blocks[0]_i_19/O
                         net (fo=4, routed)           0.967     9.334    game/blocks[0]_i_19_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.148     9.482 f  game/blocks[0]_i_15/O
                         net (fo=443, routed)         1.513    10.995    game/p_0_in[31]
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.328    11.323 r  game/blocks[4]_i_46/O
                         net (fo=1, routed)           0.000    11.323    game/blocks[4]_i_46_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.856 r  game/blocks_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.856    game/blocks_reg[4]_i_31_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.973 r  game/blocks_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.001    11.974    game/blocks_reg[4]_i_22_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.203 r  game/blocks_reg[4]_i_13/CO[2]
                         net (fo=1, routed)           0.607    12.810    game/is_colliding389_in
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.310    13.120 r  game/blocks[4]_i_6/O
                         net (fo=4, routed)           1.246    14.366    game/blocks[4]_i_6_n_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I1_O)        0.152    14.518 r  game/blocks[4]_i_3/O
                         net (fo=5, routed)           1.228    15.746    game/blocks[4]_i_3_n_0
    SLICE_X5Y56          LUT4 (Prop_lut4_I3_O)        0.354    16.100 f  game/ball_dy[0]_i_13/O
                         net (fo=3, routed)           0.822    16.922    game/ball_dy[0]_i_13_n_0
    SLICE_X5Y54          LUT5 (Prop_lut5_I2_O)        0.326    17.248 r  game/ball_dy[1]_i_48/O
                         net (fo=1, routed)           0.295    17.543    game/ball_dy[1]_i_48_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I2_O)        0.124    17.667 r  game/ball_dy[1]_i_45/O
                         net (fo=1, routed)           0.602    18.270    game/ball_dy[1]_i_45_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.124    18.394 f  game/ball_dy[1]_i_44/O
                         net (fo=1, routed)           0.452    18.846    game/ball_dy[1]_i_44_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.124    18.970 f  game/ball_dy[1]_i_43/O
                         net (fo=1, routed)           0.486    19.456    game/ball_dy[1]_i_43_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I2_O)        0.124    19.580 f  game/ball_dy[1]_i_39/O
                         net (fo=1, routed)           0.151    19.731    game/ball_dy[1]_i_39_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I2_O)        0.124    19.855 f  game/ball_dy[1]_i_37/O
                         net (fo=1, routed)           0.348    20.202    game/ball_dy[1]_i_37_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.124    20.326 f  game/ball_dy[1]_i_30/O
                         net (fo=2, routed)           0.300    20.626    game/ball_dy[1]_i_30_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124    20.750 f  game/ball_dy[1]_i_24/O
                         net (fo=2, routed)           0.431    21.181    game/ball_dy[1]_i_24_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.124    21.305 f  game/ball_dy[1]_i_16/O
                         net (fo=1, routed)           0.427    21.732    game/ball_dy[1]_i_16_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I1_O)        0.124    21.856 f  game/ball_dy[1]_i_10/O
                         net (fo=1, routed)           0.495    22.351    game/ball_dy[1]_i_10_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    22.475 f  game/ball_dy[1]_i_7/O
                         net (fo=1, routed)           0.660    23.135    game/ball_dy[1]_i_7_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.124    23.259 f  game/ball_dy[1]_i_3/O
                         net (fo=1, routed)           0.263    23.522    game/ball_dy[1]_i_3_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I1_O)        0.124    23.646 r  game/ball_dy[1]_i_1/O
                         net (fo=1, routed)           0.000    23.646    game/ball_dy[1]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  game/ball_dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.440    45.488    game/clkfx_BUFG
    SLICE_X9Y55          FDRE                                         r  game/ball_dy_reg[1]/C
                         clock pessimism              0.231    45.719    
                         clock uncertainty           -0.323    45.397    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)        0.031    45.428    game/ball_dy_reg[1]
  -------------------------------------------------------------------
                         required time                         45.428    
                         arrival time                         -23.646    
  -------------------------------------------------------------------
                         slack                                 21.781    

Slack (MET) :             22.208ns  (required time - arrival time)
  Source:                 game/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/ball_dx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        17.087ns  (logic 4.425ns (25.898%)  route 12.662ns (74.102%))
  Logic Levels:           20  (CARRY4=3 LUT1=1 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 45.484 - 39.720 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.569     6.129    game/clkfx_BUFG
    SLICE_X13Y46         FDRE                                         r  game/ball_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.419     6.548 r  game/ball_x_reg[4]/Q
                         net (fo=116, routed)         1.524     8.071    game/ball_x_reg_n_0_[4]
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.296     8.367 f  game/blocks[0]_i_19/O
                         net (fo=4, routed)           0.967     9.334    game/blocks[0]_i_19_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.148     9.482 f  game/blocks[0]_i_15/O
                         net (fo=443, routed)         1.513    10.995    game/p_0_in[31]
    SLICE_X14Y48         LUT1 (Prop_lut1_I0_O)        0.328    11.323 r  game/blocks[4]_i_46/O
                         net (fo=1, routed)           0.000    11.323    game/blocks[4]_i_46_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.856 r  game/blocks_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000    11.856    game/blocks_reg[4]_i_31_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.973 r  game/blocks_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.001    11.974    game/blocks_reg[4]_i_22_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.203 f  game/blocks_reg[4]_i_13/CO[2]
                         net (fo=1, routed)           0.607    12.810    game/is_colliding389_in
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.310    13.120 f  game/blocks[4]_i_6/O
                         net (fo=4, routed)           1.246    14.366    game/blocks[4]_i_6_n_0
    SLICE_X5Y51          LUT3 (Prop_lut3_I1_O)        0.152    14.518 f  game/blocks[4]_i_3/O
                         net (fo=5, routed)           1.216    15.734    game/blocks[4]_i_3_n_0
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.321    16.055 f  game/ball_dx[2]_i_42/O
                         net (fo=4, routed)           1.157    17.212    game/ball_dx[2]_i_42_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.332    17.544 f  game/ball_dx[0]_i_17/O
                         net (fo=1, routed)           0.662    18.206    game/ball_dx[0]_i_17_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I1_O)        0.124    18.330 r  game/ball_dx[0]_i_15/O
                         net (fo=1, routed)           0.595    18.925    game/ball_dx[0]_i_15_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.124    19.049 r  game/ball_dx[0]_i_13/O
                         net (fo=1, routed)           0.670    19.719    game/ball_dx[0]_i_13_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.124    19.843 r  game/ball_dx[0]_i_12/O
                         net (fo=1, routed)           0.280    20.123    game/ball_dx[0]_i_12_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I1_O)        0.124    20.247 r  game/ball_dx[0]_i_11/O
                         net (fo=1, routed)           0.159    20.406    game/ball_dx[0]_i_11_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124    20.530 r  game/ball_dx[0]_i_9/O
                         net (fo=1, routed)           0.587    21.117    game/ball_dx[0]_i_9_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.124    21.241 r  game/ball_dx[0]_i_7/O
                         net (fo=1, routed)           0.390    21.630    game/ball_dx[0]_i_7_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124    21.754 r  game/ball_dx[0]_i_6/O
                         net (fo=1, routed)           0.161    21.915    game/ball_dx[0]_i_6_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I1_O)        0.124    22.039 r  game/ball_dx[0]_i_4/O
                         net (fo=1, routed)           0.590    22.629    game/ball_dx[0]_i_4_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.124    22.753 r  game/ball_dx[0]_i_2/O
                         net (fo=1, routed)           0.338    23.092    game/ball_dx[0]_i_2_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    23.216 r  game/ball_dx[0]_i_1/O
                         net (fo=1, routed)           0.000    23.216    game/ball_dx[0]_i_1_n_0
    SLICE_X9Y62          FDRE                                         r  game/ball_dx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.436    45.484    game/clkfx_BUFG
    SLICE_X9Y62          FDRE                                         r  game/ball_dx_reg[0]/C
                         clock pessimism              0.231    45.715    
                         clock uncertainty           -0.323    45.393    
    SLICE_X9Y62          FDRE (Setup_fdre_C_D)        0.031    45.424    game/ball_dx_reg[0]
  -------------------------------------------------------------------
                         required time                         45.424    
                         arrival time                         -23.216    
  -------------------------------------------------------------------
                         slack                                 22.208    

Slack (MET) :             22.988ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_blu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.378ns  (logic 7.851ns (47.936%)  route 8.527ns (52.064%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 45.496 - 39.720 ) 
    Source Clock Delay      (SCD):    6.195ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.635     6.195    clkfx_BUFG
    SLICE_X2Y38          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     6.713 r  hcount_reg[2]/Q
                         net (fo=46, routed)          2.506     9.219    game/obj1_red3_0[2]
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.343 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     9.343    game/obj1_red3_i_16_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.741 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.741    game/obj1_red3_i_10_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.075 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.753    10.828    game/obj1_red3_i_11_n_6
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.303    11.131 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.611    11.742    game/obj1_red3_i_12_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.866 r  game/obj1_red3_i_2/O
                         net (fo=2, routed)           0.988    12.854    game/obj1_red3_i_2_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.890 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.892    game/obj1_red3_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.410 r  game/obj1_red2/P[7]
                         net (fo=1, routed)           1.125    19.535    game/obj1_red2_n_98
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    19.659 r  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.433    20.092    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I4_O)        0.124    20.216 r  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.843    21.059    game/obj1_red[1]_i_3_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.183 r  game/obj1_red[0]_i_2/O
                         net (fo=3, routed)           1.266    22.449    game/obj1_red[0]_i_2_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124    22.573 r  game/obj1_blu[0]_i_1/O
                         net (fo=1, routed)           0.000    22.573    game/obj1_blu[0]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  game/obj1_blu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.447    45.496    game/clkfx_BUFG
    SLICE_X8Y38          FDRE                                         r  game/obj1_blu_reg[0]/C
                         clock pessimism              0.311    45.807    
                         clock uncertainty           -0.323    45.484    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)        0.077    45.561    game/obj1_blu_reg[0]
  -------------------------------------------------------------------
                         required time                         45.561    
                         arrival time                         -22.573    
  -------------------------------------------------------------------
                         slack                                 22.988    

Slack (MET) :             23.168ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_grn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        16.150ns  (logic 7.851ns (48.613%)  route 8.299ns (51.387%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 45.496 - 39.720 ) 
    Source Clock Delay      (SCD):    6.195ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.635     6.195    clkfx_BUFG
    SLICE_X2Y38          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     6.713 r  hcount_reg[2]/Q
                         net (fo=46, routed)          2.506     9.219    game/obj1_red3_0[2]
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.343 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     9.343    game/obj1_red3_i_16_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.741 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.741    game/obj1_red3_i_10_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.075 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.753    10.828    game/obj1_red3_i_11_n_6
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.303    11.131 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.611    11.742    game/obj1_red3_i_12_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.866 r  game/obj1_red3_i_2/O
                         net (fo=2, routed)           0.988    12.854    game/obj1_red3_i_2_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.890 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.892    game/obj1_red3_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.410 r  game/obj1_red2/P[7]
                         net (fo=1, routed)           1.125    19.535    game/obj1_red2_n_98
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    19.659 r  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.433    20.092    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I4_O)        0.124    20.216 r  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.843    21.059    game/obj1_red[1]_i_3_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.183 r  game/obj1_red[0]_i_2/O
                         net (fo=3, routed)           1.038    22.221    game/obj1_red[0]_i_2_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124    22.345 r  game/obj1_grn[0]_i_1/O
                         net (fo=1, routed)           0.000    22.345    game/obj1_grn[0]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  game/obj1_grn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.447    45.496    game/clkfx_BUFG
    SLICE_X9Y38          FDRE                                         r  game/obj1_grn_reg[0]/C
                         clock pessimism              0.311    45.807    
                         clock uncertainty           -0.323    45.484    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.029    45.513    game/obj1_grn_reg[0]
  -------------------------------------------------------------------
                         required time                         45.513    
                         arrival time                         -22.345    
  -------------------------------------------------------------------
                         slack                                 23.168    

Slack (MET) :             23.425ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        15.943ns  (logic 7.851ns (49.244%)  route 8.092ns (50.756%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.778ns = ( 45.498 - 39.720 ) 
    Source Clock Delay      (SCD):    6.195ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.635     6.195    clkfx_BUFG
    SLICE_X2Y38          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     6.713 r  hcount_reg[2]/Q
                         net (fo=46, routed)          2.506     9.219    game/obj1_red3_0[2]
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.343 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     9.343    game/obj1_red3_i_16_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.741 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.741    game/obj1_red3_i_10_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.075 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.753    10.828    game/obj1_red3_i_11_n_6
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.303    11.131 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.611    11.742    game/obj1_red3_i_12_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.866 r  game/obj1_red3_i_2/O
                         net (fo=2, routed)           0.988    12.854    game/obj1_red3_i_2_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.890 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.892    game/obj1_red3_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.410 r  game/obj1_red2/P[7]
                         net (fo=1, routed)           1.125    19.535    game/obj1_red2_n_98
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    19.659 r  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.433    20.092    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I4_O)        0.124    20.216 r  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.843    21.059    game/obj1_red[1]_i_3_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.183 r  game/obj1_red[0]_i_2/O
                         net (fo=3, routed)           0.831    22.014    game/obj1_red[0]_i_2_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.138 r  game/obj1_red[0]_i_1/O
                         net (fo=1, routed)           0.000    22.138    game/obj1_red[0]_i_1_n_0
    SLICE_X10Y40         FDRE                                         r  game/obj1_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.449    45.498    game/clkfx_BUFG
    SLICE_X10Y40         FDRE                                         r  game/obj1_red_reg[0]/C
                         clock pessimism              0.311    45.809    
                         clock uncertainty           -0.323    45.486    
    SLICE_X10Y40         FDRE (Setup_fdre_C_D)        0.077    45.563    game/obj1_red_reg[0]
  -------------------------------------------------------------------
                         required time                         45.563    
                         arrival time                         -22.138    
  -------------------------------------------------------------------
                         slack                                 23.425    

Slack (MET) :             24.276ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_grn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        15.045ns  (logic 7.727ns (51.361%)  route 7.318ns (48.639%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 45.496 - 39.720 ) 
    Source Clock Delay      (SCD):    6.195ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.635     6.195    clkfx_BUFG
    SLICE_X2Y38          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     6.713 r  hcount_reg[2]/Q
                         net (fo=46, routed)          2.506     9.219    game/obj1_red3_0[2]
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.343 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     9.343    game/obj1_red3_i_16_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.741 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.741    game/obj1_red3_i_10_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.075 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.753    10.828    game/obj1_red3_i_11_n_6
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.303    11.131 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.611    11.742    game/obj1_red3_i_12_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.866 r  game/obj1_red3_i_2/O
                         net (fo=2, routed)           0.988    12.854    game/obj1_red3_i_2_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.890 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.892    game/obj1_red3_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.410 f  game/obj1_red2/P[7]
                         net (fo=1, routed)           1.125    19.535    game/obj1_red2_n_98
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    19.659 f  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.433    20.092    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I4_O)        0.124    20.216 f  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.899    21.116    game/obj1_red[1]_i_3_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I1_O)        0.124    21.240 r  game/obj1_grn[1]_i_1/O
                         net (fo=1, routed)           0.000    21.240    game/obj1_grn[1]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  game/obj1_grn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.447    45.496    game/clkfx_BUFG
    SLICE_X9Y38          FDRE                                         r  game/obj1_grn_reg[1]/C
                         clock pessimism              0.311    45.807    
                         clock uncertainty           -0.323    45.484    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.031    45.515    game/obj1_grn_reg[1]
  -------------------------------------------------------------------
                         required time                         45.515    
                         arrival time                         -21.240    
  -------------------------------------------------------------------
                         slack                                 24.276    

Slack (MET) :             24.305ns  (required time - arrival time)
  Source:                 hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/obj1_blu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        15.066ns  (logic 7.727ns (51.289%)  route 7.339ns (48.711%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.776ns = ( 45.496 - 39.720 ) 
    Source Clock Delay      (SCD):    6.195ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.635     6.195    clkfx_BUFG
    SLICE_X2Y38          FDRE                                         r  hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     6.713 r  hcount_reg[2]/Q
                         net (fo=46, routed)          2.506     9.219    game/obj1_red3_0[2]
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.343 r  game/obj1_red3_i_16/O
                         net (fo=1, routed)           0.000     9.343    game/obj1_red3_i_16_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.741 r  game/obj1_red3_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.741    game/obj1_red3_i_10_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.075 r  game/obj1_red3_i_11/O[1]
                         net (fo=2, routed)           0.753    10.828    game/obj1_red3_i_11_n_6
    SLICE_X14Y38         LUT6 (Prop_lut6_I0_O)        0.303    11.131 r  game/obj1_red3_i_12/O
                         net (fo=4, routed)           0.611    11.742    game/obj1_red3_i_12_n_0
    SLICE_X14Y39         LUT5 (Prop_lut5_I1_O)        0.124    11.866 r  game/obj1_red3_i_2/O
                         net (fo=2, routed)           0.988    12.854    game/obj1_red3_i_2_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.890 r  game/obj1_red3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.892    game/obj1_red3_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518    18.410 f  game/obj1_red2/P[7]
                         net (fo=1, routed)           1.125    19.535    game/obj1_red2_n_98
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    19.659 f  game/obj1_red[1]_i_7/O
                         net (fo=1, routed)           0.433    20.092    game/obj1_red[1]_i_7_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I4_O)        0.124    20.216 f  game/obj1_red[1]_i_3/O
                         net (fo=7, routed)           0.920    21.137    game/obj1_red[1]_i_3_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    21.261 r  game/obj1_blu[1]_i_1/O
                         net (fo=1, routed)           0.000    21.261    game/obj1_blu[1]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  game/obj1_blu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.447    45.496    game/clkfx_BUFG
    SLICE_X8Y38          FDRE                                         r  game/obj1_blu_reg[1]/C
                         clock pessimism              0.311    45.807    
                         clock uncertainty           -0.323    45.484    
    SLICE_X8Y38          FDRE (Setup_fdre_C_D)        0.081    45.565    game/obj1_blu_reg[1]
  -------------------------------------------------------------------
                         required time                         45.565    
                         arrival time                         -21.261    
  -------------------------------------------------------------------
                         slack                                 24.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 game/blocks_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/score_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.635%)  route 0.305ns (59.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.843    game/clkfx_BUFG
    SLICE_X2Y51          FDRE                                         r  game/blocks_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     2.007 r  game/blocks_reg[31]/Q
                         net (fo=10, routed)          0.305     2.312    game/p_0_in119_in
    SLICE_X2Y45          LUT4 (Prop_lut4_I2_O)        0.045     2.357 r  game/score_i[0]_i_1/O
                         net (fo=1, routed)           0.000     2.357    game/cleared_blocks_count[0]
    SLICE_X2Y45          FDRE                                         r  game/score_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.393    game/clkfx_BUFG
    SLICE_X2Y45          FDRE                                         r  game/score_i_reg[0]/C
                         clock pessimism             -0.278     2.115    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.120     2.235    game/score_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 game/blocks_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/score_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.322%)  route 0.309ns (59.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.843    game/clkfx_BUFG
    SLICE_X2Y51          FDRE                                         r  game/blocks_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     2.007 r  game/blocks_reg[31]/Q
                         net (fo=10, routed)          0.309     2.316    game/p_0_in119_in
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.045     2.361 r  game/score_i[1]_i_1/O
                         net (fo=1, routed)           0.000     2.361    game/cleared_blocks_count[1]
    SLICE_X2Y45          FDRE                                         r  game/score_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.866     2.393    game/clkfx_BUFG
    SLICE_X2Y45          FDRE                                         r  game/score_i_reg[1]/C
                         clock pessimism             -0.278     2.115    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.121     2.236    game/score_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.842    clkfx_BUFG
    SLICE_X3Y38          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  hcount_reg[0]/Q
                         net (fo=33, routed)          0.122     2.104    hcount_reg[0]
    SLICE_X2Y38          LUT4 (Prop_lut4_I3_O)        0.048     2.152 r  hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     2.152    plusOp[3]
    SLICE_X2Y38          FDRE                                         r  hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.864     2.391    clkfx_BUFG
    SLICE_X2Y38          FDRE                                         r  hcount_reg[3]/C
                         clock pessimism             -0.536     1.855    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.131     1.986    hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.593     1.842    clkfx_BUFG
    SLICE_X3Y38          FDRE                                         r  hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.983 r  hcount_reg[0]/Q
                         net (fo=33, routed)          0.122     2.104    hcount_reg[0]
    SLICE_X2Y38          LUT3 (Prop_lut3_I1_O)        0.045     2.149 r  hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     2.149    plusOp[2]
    SLICE_X2Y38          FDRE                                         r  hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.864     2.391    clkfx_BUFG
    SLICE_X2Y38          FDRE                                         r  hcount_reg[2]/C
                         clock pessimism             -0.536     1.855    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120     1.975    hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.419%)  route 0.096ns (31.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.589     1.838    clkfx_BUFG
    SLICE_X6Y36          FDRE                                         r  vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     2.002 f  vcount_reg[9]/Q
                         net (fo=22, routed)          0.096     2.098    vcount_reg[9]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.045     2.143 r  vcount[0]_i_1/O
                         net (fo=1, routed)           0.000     2.143    vcount[0]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.859     2.386    clkfx_BUFG
    SLICE_X7Y36          FDRE                                         r  vcount_reg[0]/C
                         clock pessimism             -0.535     1.851    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.092     1.943    vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 game/blocks_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.843    game/clkfx_BUFG
    SLICE_X1Y51          FDRE                                         r  game/blocks_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.984 r  game/blocks_reg[29]/Q
                         net (fo=7, routed)           0.131     2.115    game/p_0_in195_in
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.045     2.160 r  game/blocks[29]_i_1/O
                         net (fo=1, routed)           0.000     2.160    game/blocks[29]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  game/blocks_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.864     2.392    game/clkfx_BUFG
    SLICE_X1Y51          FDRE                                         r  game/blocks_reg[29]/C
                         clock pessimism             -0.549     1.843    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.092     1.935    game/blocks_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.137%)  route 0.158ns (45.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.591     1.840    clkfx_BUFG
    SLICE_X5Y38          FDRE                                         r  hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  hcount_reg[7]/Q
                         net (fo=36, routed)          0.158     2.138    hcount_reg[7]
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     2.183    plusOp[9]
    SLICE_X4Y38          FDRE                                         r  hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.862     2.389    clkfx_BUFG
    SLICE_X4Y38          FDRE                                         r  hcount_reg[9]/C
                         clock pessimism             -0.536     1.853    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.092     1.945    hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 game/blocks_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.565     1.814    game/clkfx_BUFG
    SLICE_X9Y51          FDRE                                         r  game/blocks_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.955 r  game/blocks_reg[9]/Q
                         net (fo=6, routed)           0.155     2.109    game/p_0_in236_in
    SLICE_X9Y51          LUT6 (Prop_lut6_I5_O)        0.045     2.154 r  game/blocks[9]_i_1/O
                         net (fo=1, routed)           0.000     2.154    game/blocks[9]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  game/blocks_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.834     2.362    game/clkfx_BUFG
    SLICE_X9Y51          FDRE                                         r  game/blocks_reg[9]/C
                         clock pessimism             -0.548     1.814    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.092     1.906    game/blocks_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 game/blocks_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.843    game/clkfx_BUFG
    SLICE_X2Y51          FDRE                                         r  game/blocks_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164     2.007 r  game/blocks_reg[5]/Q
                         net (fo=8, routed)           0.161     2.168    game/p_0_in228_in
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045     2.213 r  game/blocks[5]_i_1/O
                         net (fo=1, routed)           0.000     2.213    game/blocks[5]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  game/blocks_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.864     2.392    game/clkfx_BUFG
    SLICE_X2Y51          FDRE                                         r  game/blocks_reg[5]/C
                         clock pessimism             -0.549     1.843    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121     1.964    game/blocks_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 game/blocks_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            game/blocks_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.247%)  route 0.163ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.594     1.843    game/clkfx_BUFG
    SLICE_X2Y52          FDRE                                         r  game/blocks_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.164     2.007 r  game/blocks_reg[36]/Q
                         net (fo=7, routed)           0.163     2.169    game/p_0_in139_in
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.045     2.214 r  game/blocks[36]_i_1/O
                         net (fo=1, routed)           0.000     2.214    game/blocks[36]_i_1_n_0
    SLICE_X2Y52          FDRE                                         r  game/blocks_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.864     2.392    game/clkfx_BUFG
    SLICE_X2Y52          FDRE                                         r  game/blocks_reg[36]/C
                         clock pessimism             -0.549     1.843    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.121     1.964    game/blocks_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.720      37.144     RAMB18_X0Y16     textElement1/fontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y0    clkfx_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X0Y0  cmt/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X5Y37      blank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X7Y37      frame_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X3Y38      hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X3Y38      hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X2Y38      hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X2Y38      hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.720      38.720     SLICE_X4Y38      hcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X0Y0  cmt/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X5Y37      blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X5Y37      blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X7Y37      frame_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X7Y37      frame_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X3Y38      hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X3Y38      hcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X3Y38      hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X3Y38      hcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y38      hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y38      hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X5Y37      blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X5Y37      blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X7Y37      frame_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X7Y37      frame_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X3Y38      hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X3Y38      hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X3Y38      hcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X3Y38      hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y38      hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.860      19.360     SLICE_X2Y38      hcount_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    44.374    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    44.462 f  cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    44.476    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.734 r  cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     0.739    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfx
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/obj1_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.380ns (59.186%)  route 3.021ns (40.814%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.567     6.127    game/clkfx_BUFG
    SLICE_X10Y40         FDRE                                         r  game/obj1_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     6.645 r  game/obj1_red_reg[1]/Q
                         net (fo=1, routed)           1.191     7.836    game/obj1_red[1]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.154     7.990 r  game/red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.830     9.820    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.708    13.528 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.528    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 obj2_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 4.334ns (59.796%)  route 2.914ns (40.204%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.633     6.193    clkfx_BUFG
    SLICE_X7Y39          FDRE                                         r  obj2_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     6.649 r  obj2_red_reg[0]/Q
                         net (fo=6, routed)           1.091     7.740    game/obj2_red
    SLICE_X4Y37          LUT3 (Prop_lut3_I1_O)        0.152     7.892 r  game/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.823     9.715    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         3.726    13.441 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.441    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_grn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 4.329ns (59.674%)  route 2.926ns (40.326%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.566     6.126    game/clkfx_BUFG
    SLICE_X9Y38          FDRE                                         r  game/obj1_grn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     6.582 r  game/obj1_grn_reg[1]/Q
                         net (fo=1, routed)           1.039     7.621    game/obj1_grn[1]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.152     7.773 r  game/green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.886     9.660    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.721    13.381 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.381    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 obj2_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 4.075ns (57.985%)  route 2.953ns (42.015%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.633     6.193    clkfx_BUFG
    SLICE_X7Y39          FDRE                                         r  obj2_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.456     6.649 r  obj2_red_reg[0]/Q
                         net (fo=6, routed)           1.091     7.740    game/obj2_red
    SLICE_X4Y37          LUT3 (Prop_lut3_I1_O)        0.124     7.864 r  game/blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862     9.726    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.221 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.221    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 4.171ns (59.492%)  route 2.840ns (40.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.567     6.127    game/clkfx_BUFG
    SLICE_X10Y40         FDRE                                         r  game/obj1_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     6.645 r  game/obj1_red_reg[0]/Q
                         net (fo=1, routed)           1.020     7.665    game/obj1_red[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.124     7.789 r  game/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.820     9.609    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.138 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.138    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/obj1_grn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 4.104ns (60.167%)  route 2.717ns (39.833%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.566     6.126    game/clkfx_BUFG
    SLICE_X9Y38          FDRE                                         r  game/obj1_grn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     6.582 r  game/obj1_grn_reg[0]/Q
                         net (fo=1, routed)           0.889     7.471    game/obj1_grn[0]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.124     7.595 r  game/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.827     9.423    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.946 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.946    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.975ns (67.994%)  route 1.871ns (32.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.634     6.194    clkfx_BUFG
    SLICE_X3Y37          FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     6.650 r  hsync_reg/Q
                         net (fo=1, routed)           1.871     8.521    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.040 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.040    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 3.959ns (68.242%)  route 1.843ns (31.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.627     6.187    clkfx_BUFG
    SLICE_X4Y33          FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     6.643 r  vsync_reg/Q
                         net (fo=1, routed)           1.843     8.486    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.989 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.989    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.346ns (77.771%)  route 0.385ns (22.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.588     1.837    clkfx_BUFG
    SLICE_X4Y33          FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.978 r  vsync_reg/Q
                         net (fo=1, routed)           0.385     2.362    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.567 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.567    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.361ns (76.329%)  route 0.422ns (23.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.592     1.841    clkfx_BUFG
    SLICE_X3Y37          FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.982 r  hsync_reg/Q
                         net (fo=1, routed)           0.422     2.404    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.623 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.623    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.383ns (72.510%)  route 0.524ns (27.490%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.839    clkfx_BUFG
    SLICE_X5Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.980 f  blank_reg/Q
                         net (fo=6, routed)           0.109     2.089    game/blank
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.045     2.134 r  game/blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.549    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.745 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.745    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.476ns (74.427%)  route 0.507ns (25.573%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.839    clkfx_BUFG
    SLICE_X5Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.980 f  blank_reg/Q
                         net (fo=6, routed)           0.109     2.089    game/blank
    SLICE_X4Y37          LUT3 (Prop_lut3_I2_O)        0.048     2.137 r  game/blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.535    blue_OBUF[1]
    J19                  OBUF (Prop_obuf_I_O)         1.287     3.822 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.822    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.411ns (70.335%)  route 0.595ns (29.665%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.839    clkfx_BUFG
    SLICE_X5Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.980 f  blank_reg/Q
                         net (fo=6, routed)           0.204     2.183    game/blank
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.045     2.228 r  game/green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.620    green_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.844 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.844    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 obj2_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.416ns (68.129%)  route 0.662ns (31.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.591     1.840    clkfx_BUFG
    SLICE_X7Y39          FDRE                                         r  obj2_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  obj2_red_reg[0]/Q
                         net (fo=6, routed)           0.268     2.248    game/obj2_red
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.293 r  game/red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.688    red_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.918 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.918    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.471ns (70.023%)  route 0.630ns (29.977%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.839    clkfx_BUFG
    SLICE_X5Y37          FDRE                                         r  blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.980 f  blank_reg/Q
                         net (fo=6, routed)           0.204     2.183    game/blank
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.048     2.231 r  game/green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.658    green_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.282     3.940 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.940    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 obj2_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.458ns (68.910%)  route 0.658ns (31.090%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.591     1.840    clkfx_BUFG
    SLICE_X7Y39          FDRE                                         r  obj2_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  obj2_red_reg[0]/Q
                         net (fo=6, routed)           0.268     2.248    game/obj2_red
    SLICE_X4Y39          LUT3 (Prop_lut3_I1_O)        0.045     2.293 r  game/red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.683    red_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.272     3.955 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.955    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkfx

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.795ns  (logic 3.447ns (21.823%)  route 12.348ns (78.177%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT5=1 LUT6=14)
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=15, routed)          3.888     5.351    game/btn_IBUF[0]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.475 f  game/ball_dy[0]_i_16/O
                         net (fo=4, routed)           1.258     6.733    game/ball_dy[0]_i_16_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I2_O)        0.124     6.857 f  game/ball_dx[2]_i_148/O
                         net (fo=1, routed)           0.539     7.396    game/ball_dx[2]_i_148_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.124     7.520 f  game/ball_dx[2]_i_144/O
                         net (fo=2, routed)           0.412     7.932    game/ball_dx[2]_i_144_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I0_O)        0.124     8.056 f  game/ball_dx[2]_i_141/O
                         net (fo=1, routed)           0.407     8.463    game/ball_dx[2]_i_141_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I3_O)        0.124     8.587 f  game/ball_dx[2]_i_137/O
                         net (fo=2, routed)           0.493     9.080    game/ball_dx[2]_i_137_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I2_O)        0.124     9.204 f  game/ball_dx[2]_i_134/O
                         net (fo=1, routed)           0.575     9.779    game/ball_dx[2]_i_134_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I4_O)        0.124     9.903 f  game/ball_dx[2]_i_128/O
                         net (fo=2, routed)           0.422    10.325    game/ball_dx[2]_i_128_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.124    10.449 f  game/ball_dx[2]_i_118/O
                         net (fo=1, routed)           0.574    11.024    game/ball_dx[2]_i_118_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I1_O)        0.124    11.148 f  game/ball_dx[2]_i_94/O
                         net (fo=1, routed)           0.620    11.768    game/ball_dx[2]_i_94_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I3_O)        0.124    11.892 f  game/ball_dx[2]_i_76/O
                         net (fo=3, routed)           0.897    12.789    game/ball_dx[2]_i_76_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I3_O)        0.124    12.913 f  game/ball_dx[2]_i_71/O
                         net (fo=1, routed)           0.426    13.339    game/ball_dx[2]_i_71_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    13.463 f  game/ball_dx[2]_i_54/O
                         net (fo=1, routed)           0.444    13.907    game/ball_dx[2]_i_54_n_0
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124    14.031 f  game/ball_dx[2]_i_25/O
                         net (fo=1, routed)           0.535    14.566    game/ball_dx[2]_i_25_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I5_O)        0.124    14.690 f  game/ball_dx[2]_i_9/O
                         net (fo=1, routed)           0.513    15.203    game/ball_dx[2]_i_9_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.124    15.327 r  game/ball_dx[2]_i_2/O
                         net (fo=1, routed)           0.343    15.671    game/ball_dx[2]_i_2_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    15.795 r  game/ball_dx[2]_i_1/O
                         net (fo=1, routed)           0.000    15.795    game/ball_dx[2]_i_1_n_0
    SLICE_X9Y62          FDRE                                         r  game/ball_dx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.436     5.764    game/clkfx_BUFG
    SLICE_X9Y62          FDRE                                         r  game/ball_dx_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.213ns  (logic 3.323ns (23.379%)  route 10.890ns (76.621%))
  Logic Levels:           16  (IBUF=1 LUT2=1 LUT6=14)
  Clock Path Skew:        5.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=15, routed)          3.888     5.351    game/btn_IBUF[0]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.475 f  game/ball_dy[0]_i_16/O
                         net (fo=4, routed)           1.226     6.701    game/ball_dy[0]_i_16_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I0_O)        0.124     6.825 r  game/ball_dx[1]_i_50/O
                         net (fo=1, routed)           0.439     7.264    game/ball_dx[1]_i_50_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.124     7.388 r  game/ball_dx[1]_i_47/O
                         net (fo=1, routed)           0.756     8.144    game/ball_dx[1]_i_47_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.268 r  game/ball_dx[1]_i_42/O
                         net (fo=1, routed)           0.509     8.777    game/ball_dx[1]_i_42_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I3_O)        0.124     8.901 r  game/ball_dx[1]_i_38/O
                         net (fo=1, routed)           0.457     9.359    game/ball_dx[1]_i_38_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     9.483 r  game/ball_dx[1]_i_35/O
                         net (fo=1, routed)           0.282     9.765    game/ball_dx[1]_i_35_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124     9.889 r  game/ball_dx[1]_i_33/O
                         net (fo=1, routed)           0.162    10.051    game/ball_dx[1]_i_33_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.124    10.175 r  game/ball_dx[1]_i_31/O
                         net (fo=1, routed)           0.448    10.622    game/ball_dx[1]_i_31_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.124    10.746 r  game/ball_dx[1]_i_29/O
                         net (fo=1, routed)           0.280    11.026    game/ball_dx[1]_i_29_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.124    11.150 r  game/ball_dx[1]_i_24/O
                         net (fo=1, routed)           0.723    11.873    game/ball_dx[1]_i_24_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    11.997 r  game/ball_dx[1]_i_20/O
                         net (fo=1, routed)           0.487    12.484    game/ball_dx[1]_i_20_n_0
    SLICE_X7Y60          LUT6 (Prop_lut6_I1_O)        0.124    12.608 r  game/ball_dx[1]_i_17/O
                         net (fo=1, routed)           0.296    12.904    game/ball_dx[1]_i_17_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.124    13.028 r  game/ball_dx[1]_i_8/O
                         net (fo=1, routed)           0.404    13.432    game/ball_dx[1]_i_8_n_0
    SLICE_X7Y62          LUT6 (Prop_lut6_I1_O)        0.124    13.556 r  game/ball_dx[1]_i_3/O
                         net (fo=1, routed)           0.534    14.089    game/ball_dx[1]_i_3_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.124    14.213 r  game/ball_dx[1]_i_1/O
                         net (fo=1, routed)           0.000    14.213    game/ball_dx[1]_i_1_n_0
    SLICE_X8Y63          FDRE                                         r  game/ball_dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.435     5.763    game/clkfx_BUFG
    SLICE_X8Y63          FDRE                                         r  game/ball_dx_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_dy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.074ns  (logic 3.316ns (23.563%)  route 10.758ns (76.437%))
  Logic Levels:           16  (IBUF=1 LUT4=2 LUT6=13)
  Clock Path Skew:        5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          3.946     5.402    game/btn_IBUF[1]
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.124     5.526 r  game/ball_dy[2]_i_64/O
                         net (fo=1, routed)           1.067     6.593    game/ball_dy[2]_i_64_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I0_O)        0.124     6.717 r  game/ball_dy[2]_i_63/O
                         net (fo=1, routed)           0.792     7.509    game/ball_dy[2]_i_63_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I3_O)        0.124     7.633 f  game/ball_dy[2]_i_59/O
                         net (fo=1, routed)           0.151     7.784    game/ball_dy[2]_i_59_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124     7.908 f  game/ball_dy[2]_i_56/O
                         net (fo=1, routed)           0.309     8.218    game/ball_dy[2]_i_56_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I1_O)        0.124     8.342 f  game/ball_dy[2]_i_54/O
                         net (fo=1, routed)           0.427     8.769    game/ball_dy[2]_i_54_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I1_O)        0.124     8.893 f  game/ball_dy[2]_i_53/O
                         net (fo=1, routed)           0.495     9.388    game/ball_dy[2]_i_53_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I1_O)        0.124     9.512 f  game/ball_dy[2]_i_50/O
                         net (fo=1, routed)           0.280     9.791    game/ball_dy[2]_i_50_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I3_O)        0.124     9.915 f  game/ball_dy[2]_i_49/O
                         net (fo=1, routed)           0.535    10.450    game/ball_dy[2]_i_49_n_0
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.124    10.574 f  game/ball_dy[2]_i_43/O
                         net (fo=1, routed)           0.430    11.004    game/ball_dy[2]_i_43_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I3_O)        0.124    11.128 f  game/ball_dy[2]_i_36/O
                         net (fo=1, routed)           0.404    11.532    game/ball_dy[2]_i_36_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.124    11.656 f  game/ball_dy[2]_i_28/O
                         net (fo=1, routed)           0.283    11.940    game/ball_dy[2]_i_28_n_0
    SLICE_X3Y54          LUT6 (Prop_lut6_I2_O)        0.124    12.064 f  game/ball_dy[2]_i_18/O
                         net (fo=1, routed)           0.802    12.866    game/ball_dy[2]_i_18_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I2_O)        0.124    12.990 f  game/ball_dy[2]_i_11/O
                         net (fo=1, routed)           0.433    13.423    game/ball_dy[2]_i_11_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    13.547 f  game/ball_dy[2]_i_3/O
                         net (fo=1, routed)           0.403    13.950    game/ball_dy[2]_i_3_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.124    14.074 r  game/ball_dy[2]_i_1/O
                         net (fo=1, routed)           0.000    14.074    game/ball_dy[2]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  game/ball_dy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.440     5.768    game/clkfx_BUFG
    SLICE_X9Y54          FDRE                                         r  game/ball_dy_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.980ns  (logic 3.199ns (24.645%)  route 9.781ns (75.355%))
  Logic Levels:           15  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=15, routed)          3.888     5.351    game/btn_IBUF[0]
    SLICE_X10Y54         LUT2 (Prop_lut2_I0_O)        0.124     5.475 f  game/ball_dy[0]_i_16/O
                         net (fo=4, routed)           0.453     5.928    game/ball_dy[0]_i_16_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I5_O)        0.124     6.052 r  game/ball_dy[1]_i_49/O
                         net (fo=1, routed)           0.825     6.877    game/ball_dy[1]_i_49_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I4_O)        0.124     7.001 r  game/ball_dy[1]_i_45/O
                         net (fo=1, routed)           0.602     7.603    game/ball_dy[1]_i_45_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.124     7.727 f  game/ball_dy[1]_i_44/O
                         net (fo=1, routed)           0.452     8.179    game/ball_dy[1]_i_44_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.124     8.303 f  game/ball_dy[1]_i_43/O
                         net (fo=1, routed)           0.486     8.789    game/ball_dy[1]_i_43_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I2_O)        0.124     8.913 f  game/ball_dy[1]_i_39/O
                         net (fo=1, routed)           0.151     9.065    game/ball_dy[1]_i_39_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I2_O)        0.124     9.189 f  game/ball_dy[1]_i_37/O
                         net (fo=1, routed)           0.348     9.536    game/ball_dy[1]_i_37_n_0
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.124     9.660 f  game/ball_dy[1]_i_30/O
                         net (fo=2, routed)           0.300     9.960    game/ball_dy[1]_i_30_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124    10.084 f  game/ball_dy[1]_i_24/O
                         net (fo=2, routed)           0.431    10.515    game/ball_dy[1]_i_24_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.124    10.639 f  game/ball_dy[1]_i_16/O
                         net (fo=1, routed)           0.427    11.066    game/ball_dy[1]_i_16_n_0
    SLICE_X2Y55          LUT4 (Prop_lut4_I1_O)        0.124    11.190 f  game/ball_dy[1]_i_10/O
                         net (fo=1, routed)           0.495    11.685    game/ball_dy[1]_i_10_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.124    11.809 f  game/ball_dy[1]_i_7/O
                         net (fo=1, routed)           0.660    12.469    game/ball_dy[1]_i_7_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I3_O)        0.124    12.593 f  game/ball_dy[1]_i_3/O
                         net (fo=1, routed)           0.263    12.856    game/ball_dy[1]_i_3_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I1_O)        0.124    12.980 r  game/ball_dy[1]_i_1/O
                         net (fo=1, routed)           0.000    12.980    game/ball_dy[1]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  game/ball_dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.440     5.768    game/clkfx_BUFG
    SLICE_X9Y55          FDRE                                         r  game/ball_dy_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_dx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.572ns  (logic 2.944ns (23.420%)  route 9.627ns (76.580%))
  Logic Levels:           13  (IBUF=1 LUT5=5 LUT6=7)
  Clock Path Skew:        5.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          4.118     5.574    game/btn_IBUF[1]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.124     5.698 r  game/ball_dx[0]_i_21/O
                         net (fo=1, routed)           1.161     6.859    game/ball_dx[0]_i_21_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I1_O)        0.124     6.983 r  game/ball_dx[0]_i_18/O
                         net (fo=1, routed)           0.579     7.562    game/ball_dx[0]_i_18_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124     7.686 r  game/ball_dx[0]_i_15/O
                         net (fo=1, routed)           0.595     8.281    game/ball_dx[0]_i_15_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.124     8.405 r  game/ball_dx[0]_i_13/O
                         net (fo=1, routed)           0.670     9.075    game/ball_dx[0]_i_13_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I0_O)        0.124     9.199 r  game/ball_dx[0]_i_12/O
                         net (fo=1, routed)           0.280     9.479    game/ball_dx[0]_i_12_n_0
    SLICE_X0Y63          LUT5 (Prop_lut5_I1_O)        0.124     9.603 r  game/ball_dx[0]_i_11/O
                         net (fo=1, routed)           0.159     9.762    game/ball_dx[0]_i_11_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.124     9.886 r  game/ball_dx[0]_i_9/O
                         net (fo=1, routed)           0.587    10.473    game/ball_dx[0]_i_9_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I2_O)        0.124    10.597 r  game/ball_dx[0]_i_7/O
                         net (fo=1, routed)           0.390    10.986    game/ball_dx[0]_i_7_n_0
    SLICE_X8Y61          LUT6 (Prop_lut6_I2_O)        0.124    11.110 r  game/ball_dx[0]_i_6/O
                         net (fo=1, routed)           0.161    11.271    game/ball_dx[0]_i_6_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I1_O)        0.124    11.395 r  game/ball_dx[0]_i_4/O
                         net (fo=1, routed)           0.590    11.985    game/ball_dx[0]_i_4_n_0
    SLICE_X8Y62          LUT6 (Prop_lut6_I2_O)        0.124    12.109 r  game/ball_dx[0]_i_2/O
                         net (fo=1, routed)           0.338    12.448    game/ball_dx[0]_i_2_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I1_O)        0.124    12.572 r  game/ball_dx[0]_i_1/O
                         net (fo=1, routed)           0.000    12.572    game/ball_dx[0]_i_1_n_0
    SLICE_X9Y62          FDRE                                         r  game/ball_dx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.436     5.764    game/clkfx_BUFG
    SLICE_X9Y62          FDRE                                         r  game/ball_dx_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/blocks_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.459ns  (logic 1.938ns (22.913%)  route 6.521ns (77.087%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          4.158     5.614    game/btn_IBUF[1]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.150     5.764 r  game/blocks[0]_i_2/O
                         net (fo=41, routed)          2.363     8.127    game/blocks[0]_i_2_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.332     8.459 r  game/blocks[11]_i_1/O
                         net (fo=1, routed)           0.000     8.459    game/blocks[11]_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  game/blocks_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.510     5.838    game/clkfx_BUFG
    SLICE_X1Y51          FDRE                                         r  game/blocks_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/blocks_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.439ns  (logic 1.938ns (22.967%)  route 6.501ns (77.033%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          4.158     5.614    game/btn_IBUF[1]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.150     5.764 r  game/blocks[0]_i_2/O
                         net (fo=41, routed)          2.343     8.107    game/blocks[0]_i_2_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.332     8.439 r  game/blocks[21]_i_1/O
                         net (fo=1, routed)           0.000     8.439    game/blocks[21]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  game/blocks_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.510     5.838    game/clkfx_BUFG
    SLICE_X0Y51          FDRE                                         r  game/blocks_reg[21]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/blocks_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.428ns  (logic 1.938ns (22.998%)  route 6.489ns (77.002%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          4.158     5.614    game/btn_IBUF[1]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.150     5.764 r  game/blocks[0]_i_2/O
                         net (fo=41, routed)          2.332     8.096    game/blocks[0]_i_2_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I0_O)        0.332     8.428 r  game/blocks[28]_i_1/O
                         net (fo=1, routed)           0.000     8.428    game/blocks[28]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  game/blocks_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.510     5.838    game/clkfx_BUFG
    SLICE_X0Y51          FDRE                                         r  game/blocks_reg[28]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/blocks_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.253ns  (logic 1.938ns (23.484%)  route 6.315ns (76.516%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          4.158     5.614    game/btn_IBUF[1]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.150     5.764 r  game/blocks[0]_i_2/O
                         net (fo=41, routed)          2.157     7.921    game/blocks[0]_i_2_n_0
    SLICE_X1Y52          LUT6 (Prop_lut6_I0_O)        0.332     8.253 r  game/blocks[14]_i_1/O
                         net (fo=1, routed)           0.000     8.253    game/blocks[14]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  game/blocks_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.510     5.838    game/clkfx_BUFG
    SLICE_X1Y52          FDRE                                         r  game/blocks_reg[14]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/blocks_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.244ns  (logic 1.938ns (23.509%)  route 6.306ns (76.491%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          4.158     5.614    game/btn_IBUF[1]
    SLICE_X9Y46          LUT3 (Prop_lut3_I1_O)        0.150     5.764 r  game/blocks[0]_i_2/O
                         net (fo=41, routed)          2.149     7.912    game/blocks[0]_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.332     8.244 r  game/blocks[22]_i_1/O
                         net (fo=1, routed)           0.000     8.244    game/blocks[22]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  game/blocks_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         1.509     5.837    game/clkfx_BUFG
    SLICE_X1Y53          FDRE                                         r  game/blocks_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/game_started_reg/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.885ns  (logic 0.278ns (14.744%)  route 1.607ns (85.256%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=15, routed)          1.491     1.722    game/btn_IBUF[0]
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.047     1.769 r  game/game_started_i_1/O
                         net (fo=1, routed)           0.116     1.885    game/game_started_i_1_n_0
    SLICE_X10Y54         FDRE                                         r  game/game_started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.833     2.361    game/clkfx_BUFG
    SLICE_X10Y54         FDRE                                         r  game/game_started_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            game/ball_dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.321ns (16.531%)  route 1.621ns (83.469%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=15, routed)          1.491     1.722    game/btn_IBUF[0]
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.045     1.767 r  game/ball_dy[0]_i_3/O
                         net (fo=2, routed)           0.129     1.897    game/ball_dy[0]_i_3_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I2_O)        0.045     1.942 r  game/ball_dy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.942    game/ball_dy[0]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  game/ball_dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.833     2.361    game/clkfx_BUFG
    SLICE_X8Y53          FDRE                                         r  game/ball_dy_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.965ns  (logic 0.377ns (19.204%)  route 1.587ns (80.796%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.448     1.672    game/btn_IBUF[1]
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.046     1.718 r  game/ball_dy[1]_i_2/O
                         net (fo=1, routed)           0.139     1.858    game/ball_dy[1]_i_2_n_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I0_O)        0.107     1.965 r  game/ball_dy[1]_i_1/O
                         net (fo=1, routed)           0.000     1.965    game/ball_dy[1]_i_1_n_0
    SLICE_X9Y55          FDRE                                         r  game/ball_dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.833     2.361    game/clkfx_BUFG
    SLICE_X9Y55          FDRE                                         r  game/ball_dy_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.269ns (13.294%)  route 1.756ns (86.707%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.632     1.856    game/btn_IBUF[1]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.125     2.026    game/ball_x
    SLICE_X8Y47          FDRE                                         r  game/ball_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.837     2.364    game/clkfx_BUFG
    SLICE_X8Y47          FDRE                                         r  game/ball_y_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.269ns (13.294%)  route 1.756ns (86.707%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.632     1.856    game/btn_IBUF[1]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.125     2.026    game/ball_x
    SLICE_X8Y47          FDRE                                         r  game/ball_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.837     2.364    game/clkfx_BUFG
    SLICE_X8Y47          FDRE                                         r  game/ball_y_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_y_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.269ns (12.909%)  route 1.817ns (87.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.632     1.856    game/btn_IBUF[1]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.185     2.086    game/ball_x
    SLICE_X9Y47          FDSE                                         r  game/ball_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.837     2.364    game/clkfx_BUFG
    SLICE_X9Y47          FDSE                                         r  game/ball_y_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_y_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.269ns (12.909%)  route 1.817ns (87.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.632     1.856    game/btn_IBUF[1]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.185     2.086    game/ball_x
    SLICE_X9Y47          FDSE                                         r  game/ball_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.837     2.364    game/clkfx_BUFG
    SLICE_X9Y47          FDSE                                         r  game/ball_y_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_y_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.269ns (12.909%)  route 1.817ns (87.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.632     1.856    game/btn_IBUF[1]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.185     2.086    game/ball_x
    SLICE_X9Y47          FDSE                                         r  game/ball_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.837     2.364    game/clkfx_BUFG
    SLICE_X9Y47          FDSE                                         r  game/ball_y_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_y_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.086ns  (logic 0.269ns (12.909%)  route 1.817ns (87.091%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.632     1.856    game/btn_IBUF[1]
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.045     1.901 r  game/ball_x[8]_i_2/O
                         net (fo=14, routed)          0.185     2.086    game/ball_x
    SLICE_X9Y47          FDSE                                         r  game/ball_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.837     2.364    game/clkfx_BUFG
    SLICE_X9Y47          FDSE                                         r  game/ball_y_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            game/ball_dy_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.087ns  (logic 0.383ns (18.363%)  route 1.704ns (81.637%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn_IBUF[1]_inst/O
                         net (fo=15, routed)          1.422     1.646    game/btn_IBUF[1]
    SLICE_X10Y54         LUT5 (Prop_lut5_I3_O)        0.048     1.694 r  game/ball_dy[2]_i_2/O
                         net (fo=1, routed)           0.282     1.976    game/ball_dy[2]_i_2_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I0_O)        0.111     2.087 r  game/ball_dy[2]_i_1/O
                         net (fo=1, routed)           0.000     2.087    game/ball_dy[2]_i_1_n_0
    SLICE_X9Y54          FDRE                                         r  game/ball_dy_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=116, routed)         0.833     2.361    game/clkfx_BUFG
    SLICE_X9Y54          FDRE                                         r  game/ball_dy_reg[2]/C





