{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631616097131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631616097141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 14 18:41:36 2021 " "Processing started: Tue Sep 14 18:41:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631616097141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616097141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616097141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1631616097534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rca_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCA_2 " "Found entity 1: RCA_2" {  } { { "RCA_2.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/RCA_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_2bit " "Found entity 1: mux_2_2bit" {  } { { "mux_2_2bit.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_2_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_4.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_4 " "Found entity 1: CSA_4" {  } { { "CSA_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_4bit " "Found entity 1: mux_2_4bit" {  } { { "mux_2_4bit.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_2_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_8.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_8 " "Found entity 1: CSA_8" {  } { { "CSA_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_8bit " "Found entity 1: mux_2_8bit" {  } { { "mux_2_8bit.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_2_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_16.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_16 " "Found entity 1: CSA_16" {  } { { "CSA_16.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_16bit " "Found entity 1: mux_2_16bit" {  } { { "mux_2_16bit.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106984 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu_buf.v " "Can't analyze file -- file alu_buf.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616106987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_32.v 1 1 " "Found 1 design units, including 1 entities, in source file csa_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSA_32 " "Found entity 1: CSA_32" {  } { { "CSA_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "O1 o1 alu.v(13) " "Verilog HDL Declaration information at alu.v(13): object \"O1\" differs only in case from object \"o1\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631616106991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_32bit " "Found entity 1: mux_2_32bit" {  } { { "mux_2_32bit.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_2_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616106993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616106993 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_3.v " "Can't analyze file -- file and_3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616106996 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "not4.v " "Can't analyze file -- file not4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616106999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8.v 1 1 " "Found 1 design units, including 1 entities, in source file not_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_8 " "Found entity 1: not_8" {  } { { "not_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/not_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_16.v 1 1 " "Found 1 design units, including 1 entities, in source file not_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_16 " "Found entity 1: not_16" {  } { { "not_16.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/not_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4.v 1 1 " "Found 1 design units, including 1 entities, in source file and_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4 " "Found entity 1: and_4" {  } { { "and_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "and_16.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_8 " "Found entity 1: and_8" {  } { { "and_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107009 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SLL_1_4bit.v " "Can't analyze file -- file SLL_1_4bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra_1_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sra_1_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRA_1_4bit " "Found entity 1: SRA_1_4bit" {  } { { "SRA_1_4bit.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/SRA_1_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107014 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SLL_1_8bit.v " "Can't analyze file -- file SLL_1_8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107017 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SLL_1_16bit.v " "Can't analyze file -- file SLL_1_16bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107021 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SLL_1_32bit.v " "Can't analyze file -- file SLL_1_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107026 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRA_1_8bit.v " "Can't analyze file -- file SRA_1_8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107031 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRA_1_16bit.v " "Can't analyze file -- file SRA_1_16bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107036 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRA_1_32.v " "Can't analyze file -- file SRA_1_32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107040 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SLL_2_32bit.v " "Can't analyze file -- file SLL_2_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107046 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SLL_4_32bit.v " "Can't analyze file -- file SLL_4_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107050 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SLL_8_32bit.v " "Can't analyze file -- file SLL_8_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107053 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SLL_16_32bit.v " "Can't analyze file -- file SLL_16_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107056 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRA_2_32bit.v " "Can't analyze file -- file SRA_2_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRA_4_32bit.v " "Can't analyze file -- file SRA_4_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107066 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRA_8_32bit.v " "Can't analyze file -- file SRA_8_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107070 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRA_16_32bit.v " "Can't analyze file -- file SRA_16_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLL " "Found entity 1: SLL" {  } { { "SLL.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRA " "Found entity 1: SRA" {  } { { "SRA.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107079 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_5_32bit.v " "Can't analyze file -- file and_5_32bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file and_1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_1_5 " "Found entity 1: and_1_5" {  } { { "and_1_5.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isequal_5.v 1 1 " "Found 1 design units, including 1 entities, in source file isequal_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 isequal_5 " "Found entity 1: isequal_5" {  } { { "isequal_5.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/isequal_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107088 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_5_32.v " "Can't analyze file -- file mux_5_32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107093 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_Info_Signals_Cal.v " "Can't analyze file -- file ALU_Info_Signals_Cal.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1631616107098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file and_1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_1_4 " "Found entity 1: and_1_4" {  } { { "and_1_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1_8.v 1 1 " "Found 1 design units, including 1 entities, in source file and_1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_1_8 " "Found entity 1: and_1_8" {  } { { "and_1_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file and_1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_1_16 " "Found entity 1: and_1_16" {  } { { "and_1_16.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_1_32 " "Found entity 1: and_1_32" {  } { { "and_1_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file or_1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_1_4 " "Found entity 1: or_1_4" {  } { { "or_1_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_1_8.v 1 1 " "Found 1 design units, including 1 entities, in source file or_1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_1_8 " "Found entity 1: or_1_8" {  } { { "or_1_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file or_1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_1_16 " "Found entity 1: or_1_16" {  } { { "or_1_16.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_1_32 " "Found entity 1: or_1_32" {  } { { "or_1_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_5.v 1 1 " "Found 1 design units, including 1 entities, in source file xnor_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_5 " "Found entity 1: xnor_5" {  } { { "xnor_5.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/xnor_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616107112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631616107329 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addsub.v 1 1 " "Using design file addsub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "addsub.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:AS1 " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:AS1\"" {  } { { "alu.v" "AS1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 addsub.v(24) " "Verilog HDL assignment warning at addsub.v(24): truncated value with size 32 to match size of target (1)" {  } { { "addsub.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/addsub.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631616107352 "|alu|AddSub:AS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 AddSub:AS1\|not_32:not1 " "Elaborating entity \"not_32\" for hierarchy \"AddSub:AS1\|not_32:not1\"" {  } { { "addsub.v" "not1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/addsub.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_16 AddSub:AS1\|not_32:not1\|not_16:not_16_1 " "Elaborating entity \"not_16\" for hierarchy \"AddSub:AS1\|not_32:not1\|not_16:not_16_1\"" {  } { { "not_32.v" "not_16_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/not_32.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_8 AddSub:AS1\|not_32:not1\|not_16:not_16_1\|not_8:not_8_1 " "Elaborating entity \"not_8\" for hierarchy \"AddSub:AS1\|not_32:not1\|not_16:not_16_1\|not_8:not_8_1\"" {  } { { "not_16.v" "not_8_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/not_16.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "not_4.v 1 1 " "Using design file not_4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 not_4 " "Found entity 1: not_4" {  } { { "not_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/not_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107367 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_4 AddSub:AS1\|not_32:not1\|not_16:not_16_1\|not_8:not_8_1\|not_4:not_4_1 " "Elaborating entity \"not_4\" for hierarchy \"AddSub:AS1\|not_32:not1\|not_16:not_16_1\|not_8:not_8_1\|not_4:not_4_1\"" {  } { { "not_8.v" "not_4_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/not_8.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_32bit AddSub:AS1\|mux_2_32bit:mux_2_32bit_1 " "Elaborating entity \"mux_2_32bit\" for hierarchy \"AddSub:AS1\|mux_2_32bit:mux_2_32bit_1\"" {  } { { "addsub.v" "mux_2_32bit_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/addsub.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_32 AddSub:AS1\|CSA_32:CSA_32_1 " "Elaborating entity \"CSA_32\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\"" {  } { { "addsub.v" "CSA_32_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/addsub.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_16 AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1 " "Elaborating entity \"CSA_16\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\"" {  } { { "CSA_32.v" "CSA_16_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_32.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_8 AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1 " "Elaborating entity \"CSA_8\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\"" {  } { { "CSA_16.v" "CSA_8_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_16.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_4 AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|CSA_4:CSA_4_1 " "Elaborating entity \"CSA_4\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|CSA_4:CSA_4_1\"" {  } { { "CSA_8.v" "CSA_4_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_8.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA_2 AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|CSA_4:CSA_4_1\|RCA_2:RCA_2_1 " "Elaborating entity \"RCA_2\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|CSA_4:CSA_4_1\|RCA_2:RCA_2_1\"" {  } { { "CSA_4.v" "RCA_2_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107387 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.v 1 1 " "Using design file full_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|CSA_4:CSA_4_1\|RCA_2:RCA_2_1\|full_adder:full_adder1 " "Elaborating entity \"full_adder\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|CSA_4:CSA_4_1\|RCA_2:RCA_2_1\|full_adder:full_adder1\"" {  } { { "RCA_2.v" "full_adder1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/RCA_2.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_2bit AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|CSA_4:CSA_4_1\|mux_2_2bit:mux_2_2bit_1 " "Elaborating entity \"mux_2_2bit\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|CSA_4:CSA_4_1\|mux_2_2bit:mux_2_2bit_1\"" {  } { { "CSA_4.v" "mux_2_2bit_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_4bit AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|mux_2_4bit:mux_2_4bit_1 " "Elaborating entity \"mux_2_4bit\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|CSA_8:CSA_8_1\|mux_2_4bit:mux_2_4bit_1\"" {  } { { "CSA_8.v" "mux_2_4bit_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_8.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_8bit AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|mux_2_8bit:mux_2_8bit_1 " "Elaborating entity \"mux_2_8bit\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|CSA_16:CSA_16_1\|mux_2_8bit:mux_2_8bit_1\"" {  } { { "CSA_16.v" "mux_2_8bit_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_16.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_16bit AddSub:AS1\|CSA_32:CSA_32_1\|mux_2_16bit:mux_2_16bit_1 " "Elaborating entity \"mux_2_16bit\" for hierarchy \"AddSub:AS1\|CSA_32:CSA_32_1\|mux_2_16bit:mux_2_16bit_1\"" {  } { { "CSA_32.v" "mux_2_16bit_1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/CSA_32.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1_32 AddSub:AS1\|or_1_32:o1 " "Elaborating entity \"or_1_32\" for hierarchy \"AddSub:AS1\|or_1_32:o1\"" {  } { { "addsub.v" "o1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/addsub.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1_16 AddSub:AS1\|or_1_32:o1\|or_1_16:o1 " "Elaborating entity \"or_1_16\" for hierarchy \"AddSub:AS1\|or_1_32:o1\|or_1_16:o1\"" {  } { { "or_1_32.v" "o1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_1_32.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1_8 AddSub:AS1\|or_1_32:o1\|or_1_16:o1\|or_1_8:o1 " "Elaborating entity \"or_1_8\" for hierarchy \"AddSub:AS1\|or_1_32:o1\|or_1_16:o1\|or_1_8:o1\"" {  } { { "or_1_16.v" "o1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_1_16.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1_4 AddSub:AS1\|or_1_32:o1\|or_1_16:o1\|or_1_8:o1\|or_1_4:a1 " "Elaborating entity \"or_1_4\" for hierarchy \"AddSub:AS1\|or_1_32:o1\|or_1_16:o1\|or_1_8:o1\|or_1_4:a1\"" {  } { { "or_1_8.v" "a1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_1_8.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2_1bit.v 1 1 " "Using design file mux_2_1bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1bit " "Found entity 1: mux_2_1bit" {  } { { "mux_2_1bit.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_2_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1bit AddSub:AS1\|mux_2_1bit:m1 " "Elaborating entity \"mux_2_1bit\" for hierarchy \"AddSub:AS1\|mux_2_1bit:m1\"" {  } { { "addsub.v" "m1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/addsub.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 and_32:A1 " "Elaborating entity \"and_32\" for hierarchy \"and_32:A1\"" {  } { { "alu.v" "A1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16 and_32:A1\|and_16:and1 " "Elaborating entity \"and_16\" for hierarchy \"and_32:A1\|and_16:and1\"" {  } { { "and_32.v" "and1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_32.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8 and_32:A1\|and_16:and1\|and_8:and1 " "Elaborating entity \"and_8\" for hierarchy \"and_32:A1\|and_16:and1\|and_8:and1\"" {  } { { "and_16.v" "and1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_16.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4 and_32:A1\|and_16:and1\|and_8:and1\|and_4:and1 " "Elaborating entity \"and_4\" for hierarchy \"and_32:A1\|and_16:and1\|and_8:and1\|and_4:and1\"" {  } { { "and_8.v" "and1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/and_8.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_32.v 1 1 " "Using design file or_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107657 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 or_32:O1 " "Elaborating entity \"or_32\" for hierarchy \"or_32:O1\"" {  } { { "alu.v" "O1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107657 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_16.v 1 1 " "Using design file or_16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Found entity 1: or_16" {  } { { "or_16.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107669 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16 or_32:O1\|or_16:or1 " "Elaborating entity \"or_16\" for hierarchy \"or_32:O1\|or_16:or1\"" {  } { { "or_32.v" "or1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_32.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107670 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[16\] or_16.v(3) " "Output port \"out\[16\]\" at or_16.v(3) has no driver" {  } { { "or_16.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_16.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631616107671 "|alu|or_32:O1|or_16:or1"}
{ "Warning" "WSGN_SEARCH_FILE" "or_8.v 1 1 " "Using design file or_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_8 " "Found entity 1: or_8" {  } { { "or_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8 or_32:O1\|or_16:or1\|or_8:or1 " "Elaborating entity \"or_8\" for hierarchy \"or_32:O1\|or_16:or1\|or_8:or1\"" {  } { { "or_16.v" "or1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_16.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_4.v 1 1 " "Using design file or_4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4 or_32:O1\|or_16:or1\|or_8:or1\|or_4:or1 " "Elaborating entity \"or_4\" for hierarchy \"or_32:O1\|or_16:or1\|or_8:or1\|or_4:or1\"" {  } { { "or_8.v" "or1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/or_8.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA SRA:SRA1 " "Elaborating entity \"SRA\" for hierarchy \"SRA:SRA1\"" {  } { { "alu.v" "SRA1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL SLL:SLL1 " "Elaborating entity \"SLL\" for hierarchy \"SLL:SLL1\"" {  } { { "alu.v" "SLL1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107699 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_alu_selector.v 1 1 " "Using design file mux_alu_selector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ALU_selector " "Found entity 1: mux_ALU_selector" {  } { { "mux_alu_selector.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_alu_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ALU_selector mux_ALU_selector:mAs1 " "Elaborating entity \"mux_ALU_selector\" for hierarchy \"mux_ALU_selector:mAs1\"" {  } { { "alu.v" "mAs1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_32.v 1 1 " "Using design file mux_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107722 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_ALU_selector:mAs1\|mux_32:m1 " "Elaborating entity \"mux_32\" for hierarchy \"mux_ALU_selector:mAs1\|mux_32:m1\"" {  } { { "mux_alu_selector.v" "m1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_alu_selector.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107723 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_16.v 1 1 " "Using design file mux_16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16 " "Found entity 1: mux_16" {  } { { "mux_16.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16 mux_ALU_selector:mAs1\|mux_32:m1\|mux_16:first_top " "Elaborating entity \"mux_16\" for hierarchy \"mux_ALU_selector:mAs1\|mux_32:m1\|mux_16:first_top\"" {  } { { "mux_32.v" "first_top" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_8.v 1 1 " "Using design file mux_8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 mux_ALU_selector:mAs1\|mux_32:m1\|mux_16:first_top\|mux_8:first_top " "Elaborating entity \"mux_8\" for hierarchy \"mux_ALU_selector:mAs1\|mux_32:m1\|mux_16:first_top\|mux_8:first_top\"" {  } { { "mux_16.v" "first_top" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_16.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4.v 1 1 " "Using design file mux_4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_ALU_selector:mAs1\|mux_32:m1\|mux_16:first_top\|mux_8:first_top\|mux_4:first_top " "Elaborating entity \"mux_4\" for hierarchy \"mux_ALU_selector:mAs1\|mux_32:m1\|mux_16:first_top\|mux_8:first_top\|mux_4:first_top\"" {  } { { "mux_8.v" "first_top" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_8.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2.v 1 1 " "Using design file mux_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631616107772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1631616107772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_ALU_selector:mAs1\|mux_32:m1\|mux_16:first_top\|mux_8:first_top\|mux_4:first_top\|mux_2:first_top " "Elaborating entity \"mux_2\" for hierarchy \"mux_ALU_selector:mAs1\|mux_32:m1\|mux_16:first_top\|mux_8:first_top\|mux_4:first_top\|mux_2:first_top\"" {  } { { "mux_4.v" "first_top" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/mux_4.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isequal_5 isequal_5:ie1 " "Elaborating entity \"isequal_5\" for hierarchy \"isequal_5:ie1\"" {  } { { "alu.v" "ie1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_5 isequal_5:ie1\|xnor_5:xn " "Elaborating entity \"xnor_5\" for hierarchy \"isequal_5:ie1\|xnor_5:xn\"" {  } { { "isequal_5.v" "xn" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/isequal_5.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_1_5 isequal_5:ie1\|and_1_5:a2 " "Elaborating entity \"and_1_5\" for hierarchy \"isequal_5:ie1\|and_1_5:a2\"" {  } { { "isequal_5.v" "a2" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project1/isequal_5.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616107800 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631616109203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631616109787 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hb/Desktop/ece550/ECE_550/Project1/output_files/alu.map.smsg " "Generated suppressed messages file C:/Users/hb/Desktop/ece550/ECE_550/Project1/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616110611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631616110823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631616110823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "677 " "Implemented 677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631616110928 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631616110928 ""} { "Info" "ICUT_CUT_TM_LCELLS" "568 " "Implemented 568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631616110928 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631616110928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631616110946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 14 18:41:50 2021 " "Processing ended: Tue Sep 14 18:41:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631616110946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631616110946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631616110946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631616110946 ""}
