Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 09 15:10:00 2017
| Host         : chris running 64-bit major release  (build 9200)
| Command      : report_methodology -file Cortex_A9_wrapper_methodology_drc_routed.rpt -rpx Cortex_A9_wrapper_methodology_drc_routed.rpx
| Design       : Cortex_A9_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 47
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 26         |
| TIMING-18 | Warning  | Missing input or output delay | 21         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__36/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__38/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__44/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__45/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.210 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__51/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__40/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__60/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.285 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__62/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__39/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.337 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__41/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.356 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__48/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.367 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__42/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.392 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__43/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__54/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.472 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__52/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__49/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.475 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__55/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__46/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__47/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.542 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__50/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.579 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__58/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__59/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.587 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__61/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.588 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__56/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.620 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__53/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/i_reg[1]/C (clocked by clk_fpga_0) and Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg_0_15_0_0__57/SP/I (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sws_8bits_tri_i[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) clk_fpga_0 
Related violations: <none>


