// Seed: 3310350330
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd47
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  module_0 modCall_1 ();
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire _id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_18;
  ;
  wire [1 : 1  ==  id_11  /  -1] id_19;
  wire id_20;
  assign id_3[1-1'h0] = 1'h0 ? (-1 ? -1 - id_7 : id_7) : 1;
endmodule
