Procise 2022.1
SVN Version : 26989
Build  time : 2022/06/24 09:06:18
Start  time : 2023-02-17 14:09:59
>>set_device fmql20s400
  set_device elapsed_time 3.09 seconds, cpu_time 3.14 seconds
  set_device used memory 555MB, procise used peak memory 631MB, current used memory 486MB
>>load_design -stage_elaborate -no_hier
  load block design F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/fsbl.bd
  load ip F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.26 seconds, cpu_time 0.27 seconds
  load_design used memory 7MB, procise used peak memory 631MB, current used memory 505MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
"F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/hdl/fsbl.v" is already in project.
>>load_design -stage_elaborate -no_hier
  load block design F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/fsbl.bd
  load ip F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.26 seconds, cpu_time 0.30 seconds
  load_design used memory 0MB, procise used peak memory 961MB, current used memory 947MB
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/fsbl.bd
  load ip F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 961MB, current used memory 939MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/fsbl.bd
  load ip F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.26 seconds, cpu_time 0.30 seconds
  load_design used memory 0MB, procise used peak memory 963MB, current used memory 949MB
>>>Launching IAR...
>>>IAR closed.
There is no avaible top module in current design!
>>load_design -stage_elaborate -no_hier
  load block design F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/fsbl.bd
  load ip F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  There is no avaible top module in current design!
  load_design used memory 0MB, procise used peak memory 963MB, current used memory 939MB
Begin to run IP fsbl_processing_system7_0 coregen
Coregen finished
WARNING: The following pins are not connected!
/fsbl/processing_system7_0/PJTAG_TD_T
/fsbl/processing_system7_0/TTC0_WAVE0_OUT
/fsbl/processing_system7_0/TTC0_WAVE1_OUT
/fsbl/processing_system7_0/TTC0_WAVE2_OUT
/fsbl/processing_system7_0/TTC1_WAVE0_OUT
....

Block Design generate files successfully.
>>load_design -stage_elaborate -no_hier
  load block design F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/fsbl.bd
  load ip F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/ip/fsbl_processing_system7_0/fsbl_processing_system7_0.fmi
  -- Analyzing Verilog file 'F:/4-svn/7020MRS/4-Software/linux-system/fsbl/src/fsbl_7020_v1.0/bd/fsbl/hdl/fsbl.v' (VERI-1482)
  load_design elapsed_time 0.28 seconds, cpu_time 0.30 seconds
  load_design used memory 1MB, procise used peak memory 964MB, current used memory 958MB
generate IAR example designes successfully.
>>>Launching IAR...
>>create_boot_image C:/Users/Administrator/Desktop/MY7020/output.bif C:/Users/Administrator/Desktop/MY7020/BOOT.bin
  create_boot_image elapsed_time 0.12 seconds, cpu_time 0.06 seconds
  create_boot_image used memory 0MB, procise used peak memory 1007MB, current used memory 986MB
>>>IAR closed.
