;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	SPL <-0, 401
	SUB @131, 106
	SUB @131, 106
	SLT 20, @12
	ADD @210, 60
	SUB #270, <601
	SLT 721, 80
	SUB #270, <601
	SLT 721, 80
	SUB #270, <601
	SLT 20, @12
	SPL <-0, 401
	SPL 0, <402
	SUB 1, <-1
	ADD 130, 9
	ADD 130, 9
	CMP <0, @2
	MOV -7, <-20
	DJN -1, @-20
	SUB #270, <1
	ADD #102, -101
	SUB @121, 103
	SLT 721, 80
	SUB #270, <1
	SUB @121, 103
	SLT 721, 80
	SUB #270, <1
	SPL 0, #2
	SPL 200, #0
	ADD #270, <1
	ADD @-127, 100
	SLT 721, 80
	SLT 20, @12
	SUB #270, <1
	SLT 20, @12
	CMP -207, <-122
	SUB @127, 106
	CMP 20, @12
	SUB #270, <1
	SPL @300, 90
	SUB 210, 800
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SLT 200, 380
