// Seed: 138576094
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = id_3;
  tri0 id_10 = id_7 & 1, id_11 = id_4;
  wand id_12 = 1'b0, id_13;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  tri0 id_2 = (id_2) && 1 - -1, id_3;
  logic [7:0] id_4, id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_7 = 0;
  id_6(
      .id_0(-1'b0), .id_1(-1'h0), .id_2(id_1), .id_3(1'b0), .id_4(), .id_5(-1'h0), .id_6(id_5[1])
  );
  wire id_7 = 1'b0;
  parameter id_8 = -1;
endmodule
