{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717293445471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717293445472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  1 19:57:25 2024 " "Processing started: Sat Jun  1 19:57:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717293445472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293445472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293445472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717293446391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717293446391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464025 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1717293464028 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(41) " "Verilog HDL warning at decoder.sv(41): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/decoder.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1717293464028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bit.sv 3 3 " "Found 3 design units, including 3 entities, in source file adder_n_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "adder_n_bit.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/adder_n_bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464044 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "adder_n_bit.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/adder_n_bit.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464044 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_n_bit " "Found entity 3: adder_n_bit" {  } { { "adder_n_bit.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/adder_n_bit.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_n_bit.sv 3 3 " "Found 3 design units, including 3 entities, in source file subtractor_n_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_subtractor " "Found entity 1: half_subtractor" {  } { { "subtractor_n_bit.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/subtractor_n_bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464048 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_subtractor " "Found entity 2: full_subtractor" {  } { { "subtractor_n_bit.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/subtractor_n_bit.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464048 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor_n_bit " "Found entity 3: subtractor_n_bit" {  } { { "subtractor_n_bit.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/subtractor_n_bit.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1717293464059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717293464143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "top.sv" "arm" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/condlogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/condlogic.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/arm.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n_bit arm:arm\|datapath:dp\|adder_n_bit:pcadd1 " "Elaborating entity \"adder_n_bit\" for hierarchy \"arm:arm\|datapath:dp\|adder_n_bit:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder arm:arm\|datapath:dp\|adder_n_bit:pcadd1\|full_adder:ADD_LOOP\[0\].FA1 " "Elaborating entity \"full_adder\" for hierarchy \"arm:arm\|datapath:dp\|adder_n_bit:pcadd1\|full_adder:ADD_LOOP\[0\].FA1\"" {  } { { "adder_n_bit.sv" "ADD_LOOP\[0\].FA1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/adder_n_bit.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder arm:arm\|datapath:dp\|adder_n_bit:pcadd1\|full_adder:ADD_LOOP\[0\].FA1\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"arm:arm\|datapath:dp\|adder_n_bit:pcadd1\|full_adder:ADD_LOOP\[0\].FA1\|half_adder:HA1\"" {  } { { "adder_n_bit.sv" "HA1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/adder_n_bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu.sv(27) " "Verilog HDL assignment warning at alu.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "alu.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/alu.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717293464299 "|arm|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg1 alu.sv(7) " "Output port \"seg1\" at alu.sv(7) has no driver" {  } { { "alu.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/alu.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717293464299 "|arm|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg2 alu.sv(8) " "Output port \"seg2\" at alu.sv(8) has no driver" {  } { { "alu.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/alu.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717293464299 "|arm|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_n_bit arm:arm\|datapath:dp\|alu:alu\|adder_n_bit:adder " "Elaborating entity \"adder_n_bit\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|adder_n_bit:adder\"" {  } { { "alu.sv" "adder" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_n_bit arm:arm\|datapath:dp\|alu:alu\|subtractor_n_bit:subtractor " "Elaborating entity \"subtractor_n_bit\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|subtractor_n_bit:subtractor\"" {  } { { "alu.sv" "subtractor" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor arm:arm\|datapath:dp\|alu:alu\|subtractor_n_bit:subtractor\|full_subtractor:SUB_LOOP\[0\].FS1 " "Elaborating entity \"full_subtractor\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|subtractor_n_bit:subtractor\|full_subtractor:SUB_LOOP\[0\].FS1\"" {  } { { "subtractor_n_bit.sv" "SUB_LOOP\[0\].FS1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/subtractor_n_bit.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_subtractor arm:arm\|datapath:dp\|alu:alu\|subtractor_n_bit:subtractor\|full_subtractor:SUB_LOOP\[0\].FS1\|half_subtractor:HS1 " "Elaborating entity \"half_subtractor\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|subtractor_n_bit:subtractor\|full_subtractor:SUB_LOOP\[0\].FS1\|half_subtractor:HS1\"" {  } { { "subtractor_n_bit.sv" "HS1" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/subtractor_n_bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464339 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RAM imem.sv(4) " "Verilog HDL warning at imem.sv(4): object RAM used but never assigned" {  } { { "imem.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/imem.sv" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1717293464342 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:ram1_inst " "Elaborating entity \"ram1\" for hierarchy \"ram1:ram1_inst\"" {  } { { "top.sv" "ram1_inst" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1:ram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1:ram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1:ram1_inst\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1:ram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1:ram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data.mif " "Parameter \"init_file\" = \"ram_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717293464568 ""}  } { { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717293464568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jho1 " "Found entity 1: altsyncram_jho1" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717293464677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293464677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jho1 ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated " "Elaborating entity \"altsyncram_jho1\" for hierarchy \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293464678 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "ram_data.mif " "Width of data items in \"ram_data.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram_data.mif" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram_data.mif" 24 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1717293464693 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[31\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[31\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[31\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[30\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[30\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[30\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[29\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[29\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[29\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[28\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[28\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[28\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[27\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[27\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[27\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[26\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[26\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[26\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[25\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[25\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[25\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[24\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[24\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[24\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[23\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[23\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[23\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[22\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[22\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[22\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[21\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[21\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[21\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[20\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[20\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[20\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[19\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[19\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[19\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[18\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[18\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[18\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[17\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[17\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[17\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[16\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[16\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[16\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[15\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[15\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[15\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[14\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[14\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[14\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[13\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[13\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[13\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[12\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[12\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[12\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[11\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[11\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[11\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[10\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[10\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[10\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[9\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[9\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[9\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[8\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[8\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[8\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[7\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[7\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[6\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[6\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[5\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[5\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|ALUResult\[4\] " "Net \"arm:arm\|datapath:dp\|ALUResult\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.sv" "ALUResult\[4\]" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/datapath.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717293464817 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717293464817 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[0\] " "Synthesized away node \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } } { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293465009 "|top|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_jho1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[1\] " "Synthesized away node \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } } { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293465009 "|top|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_jho1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[2\] " "Synthesized away node \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } } { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293465009 "|top|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_jho1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[3\] " "Synthesized away node \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } } { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293465009 "|top|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_jho1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[4\] " "Synthesized away node \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } } { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293465009 "|top|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_jho1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[5\] " "Synthesized away node \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } } { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293465009 "|top|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_jho1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[6\] " "Synthesized away node \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } } { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293465009 "|top|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_jho1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[7\] " "Synthesized away node \"ram1:ram1_inst\|altsyncram:altsyncram_component\|altsyncram_jho1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_jho1.tdf" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/db/altsyncram_jho1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/misappsinstaladas/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram1.v" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/ram1.v" 86 0 0 } } { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293465009 "|top|ram1:ram1_inst|altsyncram:altsyncram_component|altsyncram_jho1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1717293465009 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1717293465009 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:arm\|datapath:dp\|regfile:rf\|rf " "RAM logic \"arm:arm\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1717293465481 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717293465481 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717293465834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|WriteData[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[0\] GND " "Pin \"DataAdr\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[1\] GND " "Pin \"DataAdr\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[2\] GND " "Pin \"DataAdr\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[3\] GND " "Pin \"DataAdr\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[4\] GND " "Pin \"DataAdr\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[5\] GND " "Pin \"DataAdr\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[6\] GND " "Pin \"DataAdr\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[7\] GND " "Pin \"DataAdr\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[8\] GND " "Pin \"DataAdr\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[9\] GND " "Pin \"DataAdr\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[10\] GND " "Pin \"DataAdr\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[11\] GND " "Pin \"DataAdr\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[12\] GND " "Pin \"DataAdr\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[13\] GND " "Pin \"DataAdr\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[14\] GND " "Pin \"DataAdr\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[15\] GND " "Pin \"DataAdr\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[16\] GND " "Pin \"DataAdr\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[17\] GND " "Pin \"DataAdr\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[18\] GND " "Pin \"DataAdr\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[19\] GND " "Pin \"DataAdr\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[20\] GND " "Pin \"DataAdr\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[21\] GND " "Pin \"DataAdr\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[22\] GND " "Pin \"DataAdr\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[23\] GND " "Pin \"DataAdr\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[24\] GND " "Pin \"DataAdr\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[25\] GND " "Pin \"DataAdr\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[26\] GND " "Pin \"DataAdr\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[27\] GND " "Pin \"DataAdr\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[28\] GND " "Pin \"DataAdr\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[29\] GND " "Pin \"DataAdr\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[30\] GND " "Pin \"DataAdr\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[31\] GND " "Pin \"DataAdr\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|DataAdr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717293465867 "|top|MemWrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717293465867 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "481 " "481 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717293465887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/output_files/ProyectoFinal.map.smsg " "Generated suppressed messages file C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/output_files/ProyectoFinal.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293465984 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717293466230 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717293466230 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293466321 "|top|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "C:/Users/alero/Documents/GitHub/nvalverdea_digital_design_lab_2024/ProyectoFinal/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717293466321 "|top|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717293466321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717293466322 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717293466322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717293466322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717293466368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  1 19:57:46 2024 " "Processing ended: Sat Jun  1 19:57:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717293466368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717293466368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717293466368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717293466368 ""}
