;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 2, @0
	SUB @121, 103
	SUB @121, 103
	MOV -1, <-20
	SUB @121, 103
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	ADD -700, -0
	ADD @121, 106
	SUB #72, @200
	ADD 350, 800
	MOV -1, <-20
	SUB 2, @0
	SUB 2, @0
	SUB 5, -20
	ADD @0, @2
	JMZ 350, 800
	SUB 7, <20
	SUB #72, @200
	ADD 350, 800
	SUB @135, 880
	SUB @135, 880
	SUB @135, 880
	JMP -1, @-20
	CMP -207, <-122
	SUB 2, @0
	SUB 72, 200
	SUB 0, <-2
	SLT @-127, 100
	SLT 350, 800
	ADD 350, 800
	SUB #72, @200
	SUB @27, 0
	SUB @27, 0
	ADD -700, -0
	SUB 72, 200
	SUB 7, <20
	SUB 2, @0
	SUB 2, @0
	SUB 12, @10
	SPL 0, <-2
	SUB @127, 100
	JMN @12, #209
	SUB @27, 0
	DJN -1, @-20
	SUB 2, @0
	SUB @121, 103
