/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 288 256)
	(text "branch_controller" (rect 5 0 73 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "pc[31..0]" (rect 0 0 33 12)(font "Arial" ))
		(text "pc[31..0]" (rect 21 27 54 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "if_id_ins[31..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "if_id_ins[31..0]" (rect 21 43 77 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "reg_rs_data[31..0]" (rect 0 0 73 12)(font "Arial" ))
		(text "reg_rs_data[31..0]" (rect 21 59 94 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "reg_rt_data[31..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "reg_rt_data[31..0]" (rect 21 75 91 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "sign_extend[31..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "sign_extend[31..0]" (rect 21 91 91 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "id_ex_regd[4..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "id_ex_regd[4..0]" (rect 21 107 87 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "id_ex_data[31..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "id_ex_data[31..0]" (rect 21 123 88 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "ex_mem_regd[4..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "ex_mem_regd[4..0]" (rect 21 139 102 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "ex_mem_data[31..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "ex_mem_data[31..0]" (rect 21 155 103 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "mem_wb_regd[4..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "mem_wb_regd[4..0]" (rect 21 171 103 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "mem_wb_data[31..0]" (rect 0 0 83 12)(font "Arial" ))
		(text "mem_wb_data[31..0]" (rect 21 187 104 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 272 32)
		(output)
		(text "branch_address[31..0]" (rect 0 0 88 12)(font "Arial" ))
		(text "branch_address[31..0]" (rect 163 27 251 39)(font "Arial" ))
		(line (pt 272 32)(pt 256 32)(line_width 3))
	)
	(port
		(pt 272 48)
		(output)
		(text "branch" (rect 0 0 27 12)(font "Arial" ))
		(text "branch" (rect 224 43 251 55)(font "Arial" ))
		(line (pt 272 48)(pt 256 48)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 256 224)(line_width 1))
	)
)
