// Seed: 914762410
module module_0 ();
  wire id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire id_3;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri1 id_1,
    input  tri  id_2
);
  module_0 modCall_1 ();
  assign id_0 = 1 & 1 & 1 ? id_1 : 1 ? id_2 : -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    assert (1);
  end
endmodule
