<profile>

<section name = "Vivado HLS Report for 'Load_W_ALL'" level="0">
<item name = "Date">Sun Feb 28 10:35:32 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">conv_v1.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.856 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21, 13421, 0.210 us, 0.134 ms, 21, 13421, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Load_W_Out">20, 13420, 20 ~ 1342, -, -, 1 ~ 10, no</column>
<column name=" + Load_W_Out.1">18, 1340, 18 ~ 134, -, -, 1 ~ 10, no</column>
<column name="  ++ Load_W_Out.1.1">16, 132, 16 ~ 44, -, -, 1 ~ 3, no</column>
<column name="   +++ Load_W_Out.1.1.1">14, 42, 14, -, -, 1 ~ 3, no</column>
<column name="    ++++ Load_W_Out.1.1.1.1">12, 12, 3, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 15, 0, 539, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 179, -</column>
<column name="Register">-, -, 478, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln78_1_fu_249_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln78_2_fu_277_p2">*, 0, 0, 62, 10, 10</column>
<column name="mul_ln78_3_fu_208_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln78_4_fu_323_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln78_5_fu_328_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln78_fu_244_p2">*, 3, 0, 20, 32, 31</column>
<column name="add_ln78_1_fu_297_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln78_2_fu_341_p2">+, 0, 0, 32, 10, 10</column>
<column name="add_ln78_3_fu_345_p2">+, 0, 0, 32, 10, 10</column>
<column name="add_ln78_fu_318_p2">+, 0, 0, 39, 32, 32</column>
<column name="chi_fu_238_p2">+, 0, 0, 38, 31, 1</column>
<column name="col_fu_223_p2">+, 0, 0, 38, 31, 1</column>
<column name="kc_fu_287_p2">+, 0, 0, 39, 32, 1</column>
<column name="kr_fu_267_p2">+, 0, 0, 38, 31, 1</column>
<column name="o_fu_312_p2">+, 0, 0, 11, 3, 1</column>
<column name="icmp_ln69_fu_218_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln71_fu_233_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln73_fu_262_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln75_fu_282_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln77_fu_306_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="W_next_0_0_V_blk_n">9, 2, 1, 2</column>
<column name="W_next_0_1_V_blk_n">9, 2, 1, 2</column>
<column name="W_next_0_2_V_blk_n">9, 2, 1, 2</column>
<column name="W_next_0_3_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="chi_0_i_i_reg_160">9, 2, 31, 62</column>
<column name="cho_blk_n">9, 2, 1, 2</column>
<column name="col_0_i_i_reg_149">9, 2, 31, 62</column>
<column name="kc_0_i_i_reg_182">9, 2, 32, 64</column>
<column name="kr_0_i_i_reg_171">9, 2, 31, 62</column>
<column name="o_0_i_i_reg_193">9, 2, 3, 6</column>
<column name="p_c_s_blk_n">9, 2, 1, 2</column>
<column name="p_chin_s_blk_n">9, 2, 1, 2</column>
<column name="p_k_s_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln78_1_reg_431">10, 0, 10, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="chi_0_i_i_reg_160">31, 0, 31, 0</column>
<column name="chi_reg_400">31, 0, 31, 0</column>
<column name="cho_read_reg_355">32, 0, 32, 0</column>
<column name="col_0_i_i_reg_149">31, 0, 31, 0</column>
<column name="col_reg_392">31, 0, 31, 0</column>
<column name="kc_0_i_i_reg_182">32, 0, 32, 0</column>
<column name="kc_reg_426">32, 0, 32, 0</column>
<column name="kr_0_i_i_reg_171">31, 0, 31, 0</column>
<column name="kr_reg_413">31, 0, 31, 0</column>
<column name="mul_ln78_2_reg_418">10, 0, 10, 0</column>
<column name="mul_ln78_3_reg_384">32, 0, 32, 0</column>
<column name="o_0_i_i_reg_193">3, 0, 3, 0</column>
<column name="o_reg_439">3, 0, 3, 0</column>
<column name="p_c_read_reg_360">32, 0, 32, 0</column>
<column name="p_chin_read_reg_365">32, 0, 32, 0</column>
<column name="p_k_read_reg_370">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln182_reg_449">2, 0, 2, 0</column>
<column name="trunc_ln78_1_reg_405">10, 0, 10, 0</column>
<column name="trunc_ln78_3_reg_444">10, 0, 10, 0</column>
<column name="trunc_ln78_reg_379">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Load_W_ALL, return value</column>
<column name="cho_dout">in, 32, ap_fifo, cho, pointer</column>
<column name="cho_empty_n">in, 1, ap_fifo, cho, pointer</column>
<column name="cho_read">out, 1, ap_fifo, cho, pointer</column>
<column name="W_buf_address0">out, 9, ap_memory, W_buf, array</column>
<column name="W_buf_ce0">out, 1, ap_memory, W_buf, array</column>
<column name="W_buf_q0">in, 32, ap_memory, W_buf, array</column>
<column name="W_next_0_0_V_din">out, 32, ap_fifo, W_next_0_0_V, pointer</column>
<column name="W_next_0_0_V_full_n">in, 1, ap_fifo, W_next_0_0_V, pointer</column>
<column name="W_next_0_0_V_write">out, 1, ap_fifo, W_next_0_0_V, pointer</column>
<column name="W_next_0_1_V_din">out, 32, ap_fifo, W_next_0_1_V, pointer</column>
<column name="W_next_0_1_V_full_n">in, 1, ap_fifo, W_next_0_1_V, pointer</column>
<column name="W_next_0_1_V_write">out, 1, ap_fifo, W_next_0_1_V, pointer</column>
<column name="W_next_0_2_V_din">out, 32, ap_fifo, W_next_0_2_V, pointer</column>
<column name="W_next_0_2_V_full_n">in, 1, ap_fifo, W_next_0_2_V, pointer</column>
<column name="W_next_0_2_V_write">out, 1, ap_fifo, W_next_0_2_V, pointer</column>
<column name="W_next_0_3_V_din">out, 32, ap_fifo, W_next_0_3_V, pointer</column>
<column name="W_next_0_3_V_full_n">in, 1, ap_fifo, W_next_0_3_V, pointer</column>
<column name="W_next_0_3_V_write">out, 1, ap_fifo, W_next_0_3_V, pointer</column>
<column name="p_c_s_dout">in, 32, ap_fifo, p_c_s, pointer</column>
<column name="p_c_s_empty_n">in, 1, ap_fifo, p_c_s, pointer</column>
<column name="p_c_s_read">out, 1, ap_fifo, p_c_s, pointer</column>
<column name="p_chin_s_dout">in, 32, ap_fifo, p_chin_s, pointer</column>
<column name="p_chin_s_empty_n">in, 1, ap_fifo, p_chin_s, pointer</column>
<column name="p_chin_s_read">out, 1, ap_fifo, p_chin_s, pointer</column>
<column name="p_k_s_dout">in, 32, ap_fifo, p_k_s, pointer</column>
<column name="p_k_s_empty_n">in, 1, ap_fifo, p_k_s, pointer</column>
<column name="p_k_s_read">out, 1, ap_fifo, p_k_s, pointer</column>
</table>
</item>
</section>
</profile>
