# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 17:46:45  November 04, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		LD_08_1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC5C6F27C7
set_global_assignment -name TOP_LEVEL_ENTITY nios2_system_v0
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:46:45  NOVEMBER 04, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PROJECT_IP_REGENERATION_POLICY ALWAYS_REGENERATE_IP
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_R20 -to clk_clk
set_location_assignment PIN_AB24 -to reset_reset_n
set_location_assignment PIN_F7 -to led_pio_external_connection_export[0]
set_location_assignment PIN_F6 -to led_pio_external_connection_export[1]
set_location_assignment PIN_G6 -to led_pio_external_connection_export[2]
set_location_assignment PIN_G7 -to led_pio_external_connection_export[3]
set_location_assignment PIN_J8 -to led_pio_external_connection_export[4]
set_location_assignment PIN_J7 -to led_pio_external_connection_export[5]
set_location_assignment PIN_K10 -to led_pio_external_connection_export[6]
set_location_assignment PIN_K8 -to led_pio_external_connection_export[7]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_V19 -to seg_pio_0_external_connection_export[0]
set_location_assignment PIN_V18 -to seg_pio_0_external_connection_export[1]
set_location_assignment PIN_V17 -to seg_pio_0_external_connection_export[2]
set_location_assignment PIN_W18 -to seg_pio_0_external_connection_export[3]
set_location_assignment PIN_Y20 -to seg_pio_0_external_connection_export[4]
set_location_assignment PIN_Y19 -to seg_pio_0_external_connection_export[5]
set_location_assignment PIN_Y18 -to seg_pio_0_external_connection_export[6]
set_location_assignment PIN_AA18 -to seg_pio_1_external_connection_export[0]
set_location_assignment PIN_AD26 -to seg_pio_1_external_connection_export[1]
set_location_assignment PIN_AB19 -to seg_pio_1_external_connection_export[2]
set_location_assignment PIN_AE26 -to seg_pio_1_external_connection_export[3]
set_location_assignment PIN_AE25 -to seg_pio_1_external_connection_export[4]
set_location_assignment PIN_AC19 -to seg_pio_1_external_connection_export[5]
set_location_assignment PIN_AF24 -to seg_pio_1_external_connection_export[6]
set_global_assignment -name QIP_FILE nios2_system_v0/synthesis/nios2_system_v0.qip
set_global_assignment -name SDC_FILE nios2_system_v0.sdc
set_location_assignment PIN_AD7 -to seg_pio_2_external_connection_export[0]
set_location_assignment PIN_AD6 -to seg_pio_2_external_connection_export[1]
set_location_assignment PIN_U20 -to seg_pio_2_external_connection_export[2]
set_location_assignment PIN_V22 -to seg_pio_2_external_connection_export[3]
set_location_assignment PIN_V20 -to seg_pio_2_external_connection_export[4]
set_location_assignment PIN_W21 -to seg_pio_2_external_connection_export[5]
set_location_assignment PIN_W20 -to seg_pio_2_external_connection_export[6]
set_location_assignment PIN_AC9 -to sw_pio_external_connection_export[0]
set_location_assignment PIN_AE10 -to sw_pio_external_connection_export[1]
set_location_assignment PIN_AD13 -to sw_pio_external_connection_export[2]
set_location_assignment PIN_AC8 -to sw_pio_external_connection_export[3]
set_location_assignment PIN_W11 -to sw_pio_external_connection_export[4]
set_location_assignment PIN_AB10 -to sw_pio_external_connection_export[5]
set_location_assignment PIN_V10 -to sw_pio_external_connection_export[6]
set_location_assignment PIN_AC10 -to sw_pio_external_connection_export[7]
set_location_assignment PIN_E6 -to audio_0_external_interface_BCLK
set_location_assignment PIN_H10 -to audio_0_external_interface_DACDAT
set_location_assignment PIN_G10 -to audio_0_external_interface_DACLRCK
set_location_assignment PIN_G11 -to i2c_0_i2c_serial_sda_inout
set_location_assignment PIN_B7 -to i2c_0_i2c_serial_scl_inout
set_location_assignment PIN_D7 -to audio_0_external_interface_ADCDAT
set_location_assignment PIN_C7 -to audio_0_external_interface_ADCLRCK
set_location_assignment PIN_D6 -to audio_xclk_clk
set_instance_assignment -name IO_STANDARD "2.5 V" -to audio_0_external_interface_BCLK
set_instance_assignment -name IO_STANDARD "2.5 V" -to audio_0_external_interface_DACDAT
set_instance_assignment -name IO_STANDARD "2.5 V" -to audio_0_external_interface_DACLRCK
set_instance_assignment -name IO_STANDARD "2.5 V" -to audio_0_external_interface_ADCDAT
set_instance_assignment -name IO_STANDARD "2.5 V" -to audio_0_external_interface_ADCLRCK
set_instance_assignment -name IO_STANDARD "2.5 V" -to audio_xclk_clk
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top