-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity batch_align2D is
generic (
    C_M_AXI_PYR_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_PYR_ID_WIDTH : INTEGER := 1;
    C_M_AXI_PYR_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PYR_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_PYR_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PYR_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PYR_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PYR_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PATCHES_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_PATCHES_ID_WIDTH : INTEGER := 1;
    C_M_AXI_PATCHES_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PATCHES_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_PATCHES_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PATCHES_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PATCHES_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_PATCHES_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_POS_R_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_POS_R_ID_WIDTH : INTEGER := 1;
    C_M_AXI_POS_R_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_POS_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_POS_R_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_POS_R_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_POS_R_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_POS_R_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DEBUG_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_DEBUG_ID_WIDTH : INTEGER := 1;
    C_M_AXI_DEBUG_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DEBUG_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_DEBUG_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DEBUG_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DEBUG_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_DEBUG_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_PARAM_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_PARAM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_PYR_USER_VALUE : INTEGER := 0;
    C_M_AXI_PYR_PROT_VALUE : INTEGER := 0;
    C_M_AXI_PYR_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_PATCHES_USER_VALUE : INTEGER := 0;
    C_M_AXI_PATCHES_PROT_VALUE : INTEGER := 0;
    C_M_AXI_PATCHES_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_POS_R_USER_VALUE : INTEGER := 0;
    C_M_AXI_POS_R_PROT_VALUE : INTEGER := 0;
    C_M_AXI_POS_R_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_DEBUG_USER_VALUE : INTEGER := 0;
    C_M_AXI_DEBUG_PROT_VALUE : INTEGER := 0;
    C_M_AXI_DEBUG_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_pyr_AWVALID : OUT STD_LOGIC;
    m_axi_pyr_AWREADY : IN STD_LOGIC;
    m_axi_pyr_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_ADDR_WIDTH-1 downto 0);
    m_axi_pyr_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_ID_WIDTH-1 downto 0);
    m_axi_pyr_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_pyr_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_pyr_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pyr_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pyr_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pyr_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_pyr_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pyr_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pyr_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_AWUSER_WIDTH-1 downto 0);
    m_axi_pyr_WVALID : OUT STD_LOGIC;
    m_axi_pyr_WREADY : IN STD_LOGIC;
    m_axi_pyr_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_DATA_WIDTH-1 downto 0);
    m_axi_pyr_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_DATA_WIDTH/8-1 downto 0);
    m_axi_pyr_WLAST : OUT STD_LOGIC;
    m_axi_pyr_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_ID_WIDTH-1 downto 0);
    m_axi_pyr_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_WUSER_WIDTH-1 downto 0);
    m_axi_pyr_ARVALID : OUT STD_LOGIC;
    m_axi_pyr_ARREADY : IN STD_LOGIC;
    m_axi_pyr_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_ADDR_WIDTH-1 downto 0);
    m_axi_pyr_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_ID_WIDTH-1 downto 0);
    m_axi_pyr_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_pyr_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_pyr_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pyr_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pyr_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pyr_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_pyr_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pyr_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pyr_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PYR_ARUSER_WIDTH-1 downto 0);
    m_axi_pyr_RVALID : IN STD_LOGIC;
    m_axi_pyr_RREADY : OUT STD_LOGIC;
    m_axi_pyr_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_PYR_DATA_WIDTH-1 downto 0);
    m_axi_pyr_RLAST : IN STD_LOGIC;
    m_axi_pyr_RID : IN STD_LOGIC_VECTOR (C_M_AXI_PYR_ID_WIDTH-1 downto 0);
    m_axi_pyr_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_PYR_RUSER_WIDTH-1 downto 0);
    m_axi_pyr_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pyr_BVALID : IN STD_LOGIC;
    m_axi_pyr_BREADY : OUT STD_LOGIC;
    m_axi_pyr_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pyr_BID : IN STD_LOGIC_VECTOR (C_M_AXI_PYR_ID_WIDTH-1 downto 0);
    m_axi_pyr_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_PYR_BUSER_WIDTH-1 downto 0);
    m_axi_patches_AWVALID : OUT STD_LOGIC;
    m_axi_patches_AWREADY : IN STD_LOGIC;
    m_axi_patches_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_ADDR_WIDTH-1 downto 0);
    m_axi_patches_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_patches_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_patches_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_patches_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_patches_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_patches_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_patches_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_patches_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_patches_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_patches_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_AWUSER_WIDTH-1 downto 0);
    m_axi_patches_WVALID : OUT STD_LOGIC;
    m_axi_patches_WREADY : IN STD_LOGIC;
    m_axi_patches_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_DATA_WIDTH-1 downto 0);
    m_axi_patches_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_DATA_WIDTH/8-1 downto 0);
    m_axi_patches_WLAST : OUT STD_LOGIC;
    m_axi_patches_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_patches_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_WUSER_WIDTH-1 downto 0);
    m_axi_patches_ARVALID : OUT STD_LOGIC;
    m_axi_patches_ARREADY : IN STD_LOGIC;
    m_axi_patches_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_ADDR_WIDTH-1 downto 0);
    m_axi_patches_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_patches_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_patches_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_patches_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_patches_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_patches_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_patches_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_patches_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_patches_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_patches_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_PATCHES_ARUSER_WIDTH-1 downto 0);
    m_axi_patches_RVALID : IN STD_LOGIC;
    m_axi_patches_RREADY : OUT STD_LOGIC;
    m_axi_patches_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_PATCHES_DATA_WIDTH-1 downto 0);
    m_axi_patches_RLAST : IN STD_LOGIC;
    m_axi_patches_RID : IN STD_LOGIC_VECTOR (C_M_AXI_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_patches_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_PATCHES_RUSER_WIDTH-1 downto 0);
    m_axi_patches_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_patches_BVALID : IN STD_LOGIC;
    m_axi_patches_BREADY : OUT STD_LOGIC;
    m_axi_patches_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_patches_BID : IN STD_LOGIC_VECTOR (C_M_AXI_PATCHES_ID_WIDTH-1 downto 0);
    m_axi_patches_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_PATCHES_BUSER_WIDTH-1 downto 0);
    m_axi_pos_r_AWVALID : OUT STD_LOGIC;
    m_axi_pos_r_AWREADY : IN STD_LOGIC;
    m_axi_pos_r_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_ADDR_WIDTH-1 downto 0);
    m_axi_pos_r_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_ID_WIDTH-1 downto 0);
    m_axi_pos_r_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_pos_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_pos_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pos_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pos_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pos_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_pos_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pos_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pos_r_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_AWUSER_WIDTH-1 downto 0);
    m_axi_pos_r_WVALID : OUT STD_LOGIC;
    m_axi_pos_r_WREADY : IN STD_LOGIC;
    m_axi_pos_r_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_DATA_WIDTH-1 downto 0);
    m_axi_pos_r_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_DATA_WIDTH/8-1 downto 0);
    m_axi_pos_r_WLAST : OUT STD_LOGIC;
    m_axi_pos_r_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_ID_WIDTH-1 downto 0);
    m_axi_pos_r_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_WUSER_WIDTH-1 downto 0);
    m_axi_pos_r_ARVALID : OUT STD_LOGIC;
    m_axi_pos_r_ARREADY : IN STD_LOGIC;
    m_axi_pos_r_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_ADDR_WIDTH-1 downto 0);
    m_axi_pos_r_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_ID_WIDTH-1 downto 0);
    m_axi_pos_r_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_pos_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_pos_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pos_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pos_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pos_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_pos_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pos_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_pos_r_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_POS_R_ARUSER_WIDTH-1 downto 0);
    m_axi_pos_r_RVALID : IN STD_LOGIC;
    m_axi_pos_r_RREADY : OUT STD_LOGIC;
    m_axi_pos_r_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_POS_R_DATA_WIDTH-1 downto 0);
    m_axi_pos_r_RLAST : IN STD_LOGIC;
    m_axi_pos_r_RID : IN STD_LOGIC_VECTOR (C_M_AXI_POS_R_ID_WIDTH-1 downto 0);
    m_axi_pos_r_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_POS_R_RUSER_WIDTH-1 downto 0);
    m_axi_pos_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pos_r_BVALID : IN STD_LOGIC;
    m_axi_pos_r_BREADY : OUT STD_LOGIC;
    m_axi_pos_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_pos_r_BID : IN STD_LOGIC_VECTOR (C_M_AXI_POS_R_ID_WIDTH-1 downto 0);
    m_axi_pos_r_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_POS_R_BUSER_WIDTH-1 downto 0);
    m_axi_debug_AWVALID : OUT STD_LOGIC;
    m_axi_debug_AWREADY : IN STD_LOGIC;
    m_axi_debug_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_ADDR_WIDTH-1 downto 0);
    m_axi_debug_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_debug_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_debug_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_debug_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_debug_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_debug_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_debug_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_debug_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_debug_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_debug_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_AWUSER_WIDTH-1 downto 0);
    m_axi_debug_WVALID : OUT STD_LOGIC;
    m_axi_debug_WREADY : IN STD_LOGIC;
    m_axi_debug_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_DATA_WIDTH-1 downto 0);
    m_axi_debug_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_DATA_WIDTH/8-1 downto 0);
    m_axi_debug_WLAST : OUT STD_LOGIC;
    m_axi_debug_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_debug_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_WUSER_WIDTH-1 downto 0);
    m_axi_debug_ARVALID : OUT STD_LOGIC;
    m_axi_debug_ARREADY : IN STD_LOGIC;
    m_axi_debug_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_ADDR_WIDTH-1 downto 0);
    m_axi_debug_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_debug_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_debug_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_debug_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_debug_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_debug_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_debug_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_debug_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_debug_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_debug_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_DEBUG_ARUSER_WIDTH-1 downto 0);
    m_axi_debug_RVALID : IN STD_LOGIC;
    m_axi_debug_RREADY : OUT STD_LOGIC;
    m_axi_debug_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DEBUG_DATA_WIDTH-1 downto 0);
    m_axi_debug_RLAST : IN STD_LOGIC;
    m_axi_debug_RID : IN STD_LOGIC_VECTOR (C_M_AXI_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_debug_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DEBUG_RUSER_WIDTH-1 downto 0);
    m_axi_debug_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_debug_BVALID : IN STD_LOGIC;
    m_axi_debug_BREADY : OUT STD_LOGIC;
    m_axi_debug_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_debug_BID : IN STD_LOGIC_VECTOR (C_M_AXI_DEBUG_ID_WIDTH-1 downto 0);
    m_axi_debug_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_DEBUG_BUSER_WIDTH-1 downto 0);
    s_axi_ctrl_AWVALID : IN STD_LOGIC;
    s_axi_ctrl_AWREADY : OUT STD_LOGIC;
    s_axi_ctrl_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_WVALID : IN STD_LOGIC;
    s_axi_ctrl_WREADY : OUT STD_LOGIC;
    s_axi_ctrl_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_ctrl_ARVALID : IN STD_LOGIC;
    s_axi_ctrl_ARREADY : OUT STD_LOGIC;
    s_axi_ctrl_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_ctrl_RVALID : OUT STD_LOGIC;
    s_axi_ctrl_RREADY : IN STD_LOGIC;
    s_axi_ctrl_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_ctrl_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_ctrl_BVALID : OUT STD_LOGIC;
    s_axi_ctrl_BREADY : IN STD_LOGIC;
    s_axi_ctrl_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC;
    s_axi_param_AWVALID : IN STD_LOGIC;
    s_axi_param_AWREADY : OUT STD_LOGIC;
    s_axi_param_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_PARAM_ADDR_WIDTH-1 downto 0);
    s_axi_param_WVALID : IN STD_LOGIC;
    s_axi_param_WREADY : OUT STD_LOGIC;
    s_axi_param_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_PARAM_DATA_WIDTH-1 downto 0);
    s_axi_param_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_PARAM_DATA_WIDTH/8-1 downto 0);
    s_axi_param_ARVALID : IN STD_LOGIC;
    s_axi_param_ARREADY : OUT STD_LOGIC;
    s_axi_param_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_PARAM_ADDR_WIDTH-1 downto 0);
    s_axi_param_RVALID : OUT STD_LOGIC;
    s_axi_param_RREADY : IN STD_LOGIC;
    s_axi_param_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_PARAM_DATA_WIDTH-1 downto 0);
    s_axi_param_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_param_BVALID : OUT STD_LOGIC;
    s_axi_param_BREADY : IN STD_LOGIC;
    s_axi_param_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of batch_align2D is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "batch_align2D,hls_ip_2018_3,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.857800,HLS_SYN_LAT=238058,HLS_SYN_TPT=none,HLS_SYN_MEM=240,HLS_SYN_DSP=106,HLS_SYN_FF=36621,HLS_SYN_LUT=48224,HLS_VERSION=2018_3}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (54 downto 0) := "0000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (54 downto 0) := "0000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (54 downto 0) := "0000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (54 downto 0) := "0000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (54 downto 0) := "0000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (54 downto 0) := "0000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (54 downto 0) := "0001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (54 downto 0) := "0010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (54 downto 0) := "0100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (54 downto 0) := "1000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_73AA0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001110011101010100000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv19_2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_const_lv19_3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv19_73AA0 : STD_LOGIC_VECTOR (18 downto 0) := "1110011101010100000";
    constant ap_const_lv9_190 : STD_LOGIC_VECTOR (8 downto 0) := "110010000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv19_290 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010010000";
    constant ap_const_lv9_64 : STD_LOGIC_VECTOR (8 downto 0) := "001100100";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv63_2 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv63_4 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv63_6 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal pyr_data_ptr : STD_LOGIC_VECTOR (63 downto 0);
    signal img_w : STD_LOGIC_VECTOR (15 downto 0);
    signal img_h : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_patch_with_border_ptr : STD_LOGIC_VECTOR (63 downto 0);
    signal cur_px_estimate_ptr : STD_LOGIC_VECTOR (63 downto 0);
    signal levels : STD_LOGIC_VECTOR (127 downto 0);
    signal converged_ap_vld : STD_LOGIC;
    signal n_iter : STD_LOGIC_VECTOR (31 downto 0);
    signal transfer_pyr : STD_LOGIC_VECTOR (0 downto 0);
    signal inv_out : STD_LOGIC_VECTOR (63 downto 0);
    signal pyr_data_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal pyr_data_ce0 : STD_LOGIC;
    signal pyr_data_we0 : STD_LOGIC;
    signal pyr_data_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_399 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_400 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_411 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_422 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_433 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_444 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_455 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_466 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_477 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_488 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_401 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_402 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_403 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_404 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_405 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_406 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_407 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_408 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_409 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_410 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_412 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_413 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_414 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_415 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_416 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_417 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_418 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_419 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_420 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_421 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_423 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_424 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_425 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_426 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_427 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_428 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_429 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_430 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_431 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_432 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_434 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_435 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_436 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_437 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_438 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_439 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_440 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_441 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_442 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_443 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_445 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_446 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_447 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_448 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_449 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_450 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_451 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_452 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_453 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_454 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_456 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_457 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_458 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_459 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_460 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_461 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_462 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_463 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_464 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_465 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_467 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_468 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_469 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_470 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_471 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_472 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_473 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_474 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_475 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_476 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_478 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_479 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_480 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_481 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_482 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_483 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_484 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_485 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_486 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_487 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_489 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_490 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_491 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_492 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_493 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_494 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_495 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_496 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_497 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_498 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_499 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_500 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_511 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_522 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_533 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_544 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_555 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_566 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_577 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_588 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_501 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_502 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_503 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_504 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_505 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_506 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_507 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_508 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_509 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_510 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_512 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_513 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_514 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_515 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_516 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_517 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_518 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_519 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_520 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_521 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_523 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_524 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_525 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_526 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_527 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_528 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_529 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_530 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_531 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_532 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_534 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_535 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_536 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_537 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_538 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_539 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_540 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_541 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_542 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_543 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_545 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_546 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_547 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_548 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_549 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_550 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_551 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_552 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_553 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_554 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_556 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_557 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_558 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_559 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_560 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_561 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_562 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_563 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_564 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_565 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_567 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_568 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_569 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_570 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_571 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_572 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_573 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_574 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_575 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_576 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_578 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_579 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_580 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_581 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_582 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_583 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_584 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_585 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_586 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_587 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_589 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_590 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_591 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_592 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_593 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_594 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_595 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_596 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_597 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_598 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_599 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_600 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_611 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_622 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_633 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_644 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_655 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_666 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_677 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_688 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_601 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_602 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_603 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_604 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_605 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_606 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_607 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_608 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_609 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_610 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_612 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_613 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_614 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_615 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_616 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_617 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_618 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_619 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_620 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_621 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_623 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_624 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_625 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_626 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_627 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_628 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_629 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_630 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_631 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_632 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_634 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_635 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_636 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_637 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_638 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_639 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_640 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_641 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_642 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_643 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_645 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_646 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_647 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_648 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_649 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_650 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_651 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_652 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_653 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_654 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_656 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_657 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_658 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_659 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_660 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_661 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_662 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_663 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_664 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_665 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_667 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_668 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_669 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_670 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_671 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_672 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_673 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_674 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_675 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_676 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_678 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_679 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_680 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_681 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_682 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_683 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_684 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_685 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_686 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_687 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_689 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_690 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_691 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_692 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_693 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_694 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_695 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_696 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_697 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_698 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_99 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_98 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_87 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_76 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_65 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_54 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_43 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_32 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_21 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_10 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_97 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_96 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_95 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_94 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_93 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_92 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_91 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_90 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_89 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_88 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_86 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_85 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_84 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_83 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_82 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_81 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_80 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_79 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_78 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_77 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_75 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_74 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_73 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_72 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_71 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_70 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_69 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_68 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_67 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_66 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_64 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_63 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_62 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_61 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_60 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_59 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_58 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_57 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_56 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_55 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_53 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_52 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_51 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_50 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_49 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_48 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_47 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_46 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_45 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_44 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_42 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_41 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_40 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_39 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_38 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_37 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_36 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_35 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_34 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_33 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_31 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_30 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_29 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_28 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_27 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_26 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_25 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_24 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_23 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_22 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_20 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_19 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_18 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_17 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_16 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_13 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_12 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_11 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ref_patch_with_borde : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal cur_px_estimate_3_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_0_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_1_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_1_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_2_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_2_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal cur_px_estimate_3_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pyr_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal pyr_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond3_reg_19778 : STD_LOGIC_VECTOR (0 downto 0);
    signal patches_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal patches_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal exitcond1_reg_25392 : STD_LOGIC_VECTOR (0 downto 0);
    signal pos_r_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal pos_r_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal pos_r_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal pos_r_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal pos_r_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal exitcond5_reg_28496 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal debug_blk_n_AW : STD_LOGIC;
    signal debug_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal debug_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal exitcond4_reg_28482 : STD_LOGIC_VECTOR (0 downto 0);
    signal pyr_AWREADY : STD_LOGIC;
    signal pyr_WREADY : STD_LOGIC;
    signal pyr_ARVALID : STD_LOGIC;
    signal pyr_ARREADY : STD_LOGIC;
    signal pyr_RVALID : STD_LOGIC;
    signal pyr_RREADY : STD_LOGIC;
    signal pyr_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal pyr_RLAST : STD_LOGIC;
    signal pyr_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal pyr_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal pyr_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal pyr_BVALID : STD_LOGIC;
    signal pyr_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal pyr_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal pyr_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patches_AWREADY : STD_LOGIC;
    signal patches_WREADY : STD_LOGIC;
    signal patches_ARVALID : STD_LOGIC;
    signal patches_ARREADY : STD_LOGIC;
    signal patches_RVALID : STD_LOGIC;
    signal patches_RREADY : STD_LOGIC;
    signal patches_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal patches_RLAST : STD_LOGIC;
    signal patches_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal patches_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal patches_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal patches_BVALID : STD_LOGIC;
    signal patches_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal patches_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal patches_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal pos_r_AWVALID : STD_LOGIC;
    signal pos_r_AWREADY : STD_LOGIC;
    signal pos_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal pos_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_r_WVALID : STD_LOGIC;
    signal pos_r_WREADY : STD_LOGIC;
    signal pos_r_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_r_ARVALID : STD_LOGIC;
    signal pos_r_ARREADY : STD_LOGIC;
    signal pos_r_RVALID : STD_LOGIC;
    signal pos_r_RREADY : STD_LOGIC;
    signal pos_r_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_r_RLAST : STD_LOGIC;
    signal pos_r_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal pos_r_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal pos_r_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal pos_r_BVALID : STD_LOGIC;
    signal pos_r_BREADY : STD_LOGIC;
    signal pos_r_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal pos_r_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal pos_r_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal debug_AWVALID : STD_LOGIC;
    signal debug_AWREADY : STD_LOGIC;
    signal debug_WVALID : STD_LOGIC;
    signal debug_WREADY : STD_LOGIC;
    signal debug_ARREADY : STD_LOGIC;
    signal debug_RVALID : STD_LOGIC;
    signal debug_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal debug_RLAST : STD_LOGIC;
    signal debug_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal debug_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal debug_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal debug_BVALID : STD_LOGIC;
    signal debug_BREADY : STD_LOGIC;
    signal debug_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal debug_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal debug_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_reg_4620 : STD_LOGIC_VECTOR (18 downto 0);
    signal indvar_reg_4620_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar1_reg_4632 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_mul_reg_4643 : STD_LOGIC_VECTOR (18 downto 0);
    signal phi_urem_reg_4654 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar3_reg_4665 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar6_reg_4676 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar8_reg_4687 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_5121 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_compute_inverse_hess_3_fu_4698_ap_ready : STD_LOGIC;
    signal grp_compute_inverse_hess_3_fu_4698_ap_done : STD_LOGIC;
    signal grp_compute_inverse_hess_2_fu_4802_ap_ready : STD_LOGIC;
    signal grp_compute_inverse_hess_2_fu_4802_ap_done : STD_LOGIC;
    signal grp_compute_inverse_hess_1_fu_4906_ap_ready : STD_LOGIC;
    signal grp_compute_inverse_hess_1_fu_4906_ap_done : STD_LOGIC;
    signal grp_compute_inverse_hess_fu_5010_ap_ready : STD_LOGIC;
    signal grp_compute_inverse_hess_fu_5010_ap_done : STD_LOGIC;
    signal ap_block_state35_on_subcall_done : BOOLEAN;
    signal grp_fu_5114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_5125 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_ioackin_pos_r_AWREADY : STD_LOGIC;
    signal ap_sig_ioackin_pos_r_WREADY : STD_LOGIC;
    signal ap_block_state40_io : BOOLEAN;
    signal transfer_pyr_read_read_fu_4452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal debug_addr_reg_19745 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_66_cast_fu_5167_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_66_cast_reg_19751 : STD_LOGIC_VECTOR (62 downto 0);
    signal pos_addr_reg_19758 : STD_LOGIC_VECTOR (63 downto 0);
    signal patches_addr_reg_19766 : STD_LOGIC_VECTOR (63 downto 0);
    signal pyr_addr_reg_19772 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond3_fu_5189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_reg_19778_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_next_fu_5195_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal indvar_next_reg_19782 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal pyr_addr_read_reg_19787 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_fu_10806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state19_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal indvar_next1_fu_10812_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal next_mul_fu_10818_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal div_t_reg_25406 : STD_LOGIC_VECTOR (1 downto 0);
    signal div_t_reg_25406_pp1_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_67_fu_10834_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_67_reg_25410 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_67_reg_25410_pp1_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal idx_urem_fu_10850_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal patches_addr_read_reg_25419 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond2_fu_14058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state29_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state30_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal indvar_next2_fu_14064_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal p_t2_reg_26232 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_68_fu_14080_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_26236 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_477_fu_14132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_1_fu_15737_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_0_reg_28250 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_1_reg_28256 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_2_reg_28261 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_3_reg_28266 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_4_reg_28271 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_5_reg_28276 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_6_reg_28281 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_7_reg_28286 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_0_8_reg_28291 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5118_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_478_reg_28296 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_0_reg_28301 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_1_reg_28307 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_2_reg_28312 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_3_reg_28317 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_4_reg_28322 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_5_reg_28327 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_6_reg_28332 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_7_reg_28337 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_1_8_reg_28342 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_0_reg_28347 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_1_reg_28353 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_2_reg_28358 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_3_reg_28363 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_4_reg_28368 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_5_reg_28373 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_6_reg_28378 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_7_reg_28383 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_2_8_reg_28388 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_2_fu_15850_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_0_reg_28398 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_1_reg_28404 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_2_reg_28409 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_3_reg_28414 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_4_reg_28419 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_5_reg_28424 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_6_reg_28429 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_7_reg_28434 : STD_LOGIC_VECTOR (31 downto 0);
    signal H_inv_3_8_reg_28439 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_1_reg_28444 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal tmp_81_3_fu_15891_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_addr_1_reg_28454 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal tmp_82_2_reg_28460 : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_addr_2_reg_28465 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_82_3_reg_28471 : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_addr_3_reg_28476 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond4_fu_19541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state49_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state50_pp3_stage0_iter1 : BOOLEAN;
    signal ap_sig_ioackin_debug_WREADY : STD_LOGIC;
    signal ap_block_state50_io : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal indvar_next3_fu_19547_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal tmp_480_fu_19553_p38 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_480_reg_28491 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond5_fu_19595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state56_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state57_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state57_io : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal indvar_next4_fu_19601_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal UnifiedRetVal_i_fu_19733_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal UnifiedRetVal_i_reg_28505 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state19 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state29 : STD_LOGIC;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state49 : STD_LOGIC;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state56 : STD_LOGIC;
    signal grp_compute_inverse_hess_3_fu_4698_ap_start : STD_LOGIC;
    signal grp_compute_inverse_hess_3_fu_4698_ap_idle : STD_LOGIC;
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_start : STD_LOGIC;
    signal grp_compute_inverse_hess_2_fu_4802_ap_idle : STD_LOGIC;
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_2_fu_4802_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_start : STD_LOGIC;
    signal grp_compute_inverse_hess_1_fu_4906_ap_idle : STD_LOGIC;
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_1_fu_4906_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_start : STD_LOGIC;
    signal grp_compute_inverse_hess_fu_5010_ap_idle : STD_LOGIC;
    signal grp_compute_inverse_hess_fu_5010_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_inverse_hess_fu_5010_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_indvar_phi_fu_4624_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_compute_inverse_hess_3_fu_4698_ap_start_reg : STD_LOGIC := '0';
    signal grp_compute_inverse_hess_2_fu_4802_ap_start_reg : STD_LOGIC := '0';
    signal grp_compute_inverse_hess_1_fu_4906_ap_start_reg : STD_LOGIC := '0';
    signal grp_compute_inverse_hess_fu_5010_ap_start_reg : STD_LOGIC := '0';
    signal indvar4_fu_5201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_65_fu_5143_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_66_fu_5163_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cur_px_estimate_ptr6_fu_15901_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cur_px_estimate_ptr6_4_fu_15916_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal cur_px_estimate_ptr6_5_fu_15931_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_pyr_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_pyr_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_patches_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_patches_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_pos_r_ARREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_pos_r_ARREADY : STD_LOGIC;
    signal ap_reg_ioackin_pos_r_AWREADY : STD_LOGIC := '0';
    signal ap_sig_ioackin_debug_AWREADY : STD_LOGIC;
    signal ap_block_state31_io : BOOLEAN;
    signal ap_reg_ioackin_debug_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_pos_r_WREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_debug_WREADY : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal ap_block_pp4_stage0_01001 : BOOLEAN;
    signal tmp_476_fu_1246 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_475_fu_1250 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_474_fu_1254 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_473_fu_1258 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_472_fu_1262 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_471_fu_1266 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_470_fu_1270 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_469_fu_1274 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_468_fu_1278 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_467_fu_1282 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_466_fu_1286 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_465_fu_1290 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_464_fu_1294 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_463_fu_1298 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_462_fu_1302 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_461_fu_1306 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_460_fu_1310 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_459_fu_1314 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_458_fu_1318 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_457_fu_1322 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_456_fu_1326 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_455_fu_1330 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_454_fu_1334 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_453_fu_1338 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_452_fu_1342 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_451_fu_1346 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_450_fu_1350 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_449_fu_1354 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_448_fu_1358 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_447_fu_1362 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_446_fu_1366 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_445_fu_1370 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_444_fu_1374 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_443_fu_1378 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_442_fu_1382 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_441_fu_1386 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_440_fu_1390 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_439_fu_1394 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_438_fu_1398 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_437_fu_1402 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_436_fu_1406 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_435_fu_1410 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_434_fu_1414 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_433_fu_1418 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_432_fu_1422 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_431_fu_1426 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_430_fu_1430 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_429_fu_1434 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_428_fu_1438 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_427_fu_1442 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_426_fu_1446 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_425_fu_1450 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_424_fu_1454 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_423_fu_1458 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_422_fu_1462 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_421_fu_1466 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_420_fu_1470 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_419_fu_1474 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_418_fu_1478 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_417_fu_1482 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_416_fu_1486 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_415_fu_1490 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_414_fu_1494 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_413_fu_1498 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_412_fu_1502 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_411_fu_1506 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_410_fu_1510 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_409_fu_1514 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_408_fu_1518 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_407_fu_1522 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_406_fu_1526 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_405_fu_1530 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_404_fu_1534 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_403_fu_1538 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_402_fu_1542 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_401_fu_1546 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_400_fu_1550 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_399_fu_1554 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_398_fu_1558 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_397_fu_1562 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_396_fu_1566 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_395_fu_1570 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_394_fu_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_393_fu_1578 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_392_fu_1582 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_391_fu_1586 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_390_fu_1590 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_389_fu_1594 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_388_fu_1598 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_387_fu_1602 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_386_fu_1606 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_385_fu_1610 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_fu_1614 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_383_fu_1618 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_382_fu_1622 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_381_fu_1626 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_380_fu_1630 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_379_fu_1634 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_378_fu_1638 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_377_fu_1642 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_376_fu_1646 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_375_fu_1650 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_374_fu_1654 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_373_fu_1658 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_372_fu_1662 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_371_fu_1666 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_370_fu_1670 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_369_fu_1674 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_368_fu_1678 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_367_fu_1682 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_366_fu_1686 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_365_fu_1690 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_364_fu_1694 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_363_fu_1698 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_362_fu_1702 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_361_fu_1706 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_360_fu_1710 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_359_fu_1714 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_358_fu_1718 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_357_fu_1722 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_356_fu_1726 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_355_fu_1730 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_354_fu_1734 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_353_fu_1738 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_352_fu_1742 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_351_fu_1746 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_350_fu_1750 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_349_fu_1754 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_348_fu_1758 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_347_fu_1762 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_346_fu_1766 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_345_fu_1770 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_344_fu_1774 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_343_fu_1778 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_342_fu_1782 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_341_fu_1786 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_340_fu_1790 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_339_fu_1794 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_338_fu_1798 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_337_fu_1802 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_336_fu_1806 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_335_fu_1810 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_334_fu_1814 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_333_fu_1818 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_332_fu_1822 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_331_fu_1826 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_330_fu_1830 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_329_fu_1834 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_328_fu_1838 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_327_fu_1842 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_326_fu_1846 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_325_fu_1850 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_324_fu_1854 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_323_fu_1858 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_322_fu_1862 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_321_fu_1866 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_320_fu_1870 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_319_fu_1874 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_318_fu_1878 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_317_fu_1882 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_316_fu_1886 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_315_fu_1890 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_314_fu_1894 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_313_fu_1898 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_312_fu_1902 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_311_fu_1906 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_310_fu_1910 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_309_fu_1914 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_308_fu_1918 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_307_fu_1922 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_306_fu_1926 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_305_fu_1930 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_304_fu_1934 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_303_fu_1938 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_302_fu_1942 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_301_fu_1946 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_300_fu_1950 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_299_fu_1954 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_298_fu_1958 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_297_fu_1962 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_296_fu_1966 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_295_fu_1970 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_294_fu_1974 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_293_fu_1978 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_292_fu_1982 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_291_fu_1986 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_290_fu_1990 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_289_fu_1994 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_288_fu_1998 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_287_fu_2002 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_286_fu_2006 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_285_fu_2010 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_284_fu_2014 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_283_fu_2018 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_282_fu_2022 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_281_fu_2026 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_280_fu_2030 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_279_fu_2034 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_278_fu_2038 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_277_fu_2042 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_276_fu_2046 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_275_fu_2050 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_274_fu_2054 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_273_fu_2058 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_272_fu_2062 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_271_fu_2066 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_270_fu_2070 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_269_fu_2074 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_268_fu_2078 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_267_fu_2082 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_266_fu_2086 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_265_fu_2090 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_264_fu_2094 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_263_fu_2098 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_262_fu_2102 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_261_fu_2106 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_260_fu_2110 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_259_fu_2114 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_258_fu_2118 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_257_fu_2122 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_256_fu_2126 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_255_fu_2130 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_254_fu_2134 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_253_fu_2138 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_252_fu_2142 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_251_fu_2146 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_250_fu_2150 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_249_fu_2154 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_248_fu_2158 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_247_fu_2162 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_246_fu_2166 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_245_fu_2170 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_244_fu_2174 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_243_fu_2178 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_242_fu_2182 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_241_fu_2186 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_240_fu_2190 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_239_fu_2194 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_238_fu_2198 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_237_fu_2202 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_236_fu_2206 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_235_fu_2210 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_234_fu_2214 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_233_fu_2218 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_232_fu_2222 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_231_fu_2226 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_230_fu_2230 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_229_fu_2234 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_228_fu_2238 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_227_fu_2242 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_226_fu_2246 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_225_fu_2250 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_224_fu_2254 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_223_fu_2258 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_222_fu_2262 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_221_fu_2266 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_220_fu_2270 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_219_fu_2274 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_218_fu_2278 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_217_fu_2282 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_216_fu_2286 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_215_fu_2290 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_214_fu_2294 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_213_fu_2298 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_212_fu_2302 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_211_fu_2306 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_210_fu_2310 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_209_fu_2314 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_208_fu_2318 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_207_fu_2322 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_206_fu_2326 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_205_fu_2330 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_204_fu_2334 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_203_fu_2338 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_202_fu_2342 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_201_fu_2346 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_200_fu_2350 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_199_fu_2354 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_198_fu_2358 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_197_fu_2362 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_196_fu_2366 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_195_fu_2370 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_194_fu_2374 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_193_fu_2378 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_192_fu_2382 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_191_fu_2386 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_190_fu_2390 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_189_fu_2394 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_188_fu_2398 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_187_fu_2402 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_186_fu_2406 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_185_fu_2410 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_184_fu_2414 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_183_fu_2418 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_182_fu_2422 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_181_fu_2426 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_180_fu_2430 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_179_fu_2434 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_178_fu_2438 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_177_fu_2442 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_176_fu_2446 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_175_fu_2450 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_174_fu_2454 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_173_fu_2458 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_172_fu_2462 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_171_fu_2466 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_170_fu_2470 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_169_fu_2474 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_168_fu_2478 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_167_fu_2482 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_166_fu_2486 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_165_fu_2490 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_164_fu_2494 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_163_fu_2498 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_fu_2502 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_161_fu_2506 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_fu_2510 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_159_fu_2514 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_158_fu_2518 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_fu_2522 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_156_fu_2526 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_155_fu_2530 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_154_fu_2534 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_153_fu_2538 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_152_fu_2542 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_fu_2546 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_150_fu_2550 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_149_fu_2554 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_148_fu_2558 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_147_fu_2562 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_146_fu_2566 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_fu_2570 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_144_fu_2574 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_143_fu_2578 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_142_fu_2582 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_2586 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_140_fu_2590 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_2594 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_138_fu_2598 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_2602 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_2606 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_2610 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_2614 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_133_fu_2618 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_2622 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_131_fu_2626 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_fu_2630 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_129_fu_2634 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_128_fu_2638 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_fu_2642 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_126_fu_2646 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_fu_2650 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_2654 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_2658 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_122_fu_2662 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_fu_2666 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_fu_2670 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_fu_2674 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_118_fu_2678 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_117_fu_2682 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_2686 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_fu_2690 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_114_fu_2694 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_113_fu_2698 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_2702 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_111_fu_2706 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_fu_2710 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_109_fu_2714 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_108_fu_2718 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_107_fu_2722 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_106_fu_2726 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_105_fu_2730 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_104_fu_2734 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_2738 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_102_fu_2742 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_101_fu_2746 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_100_fu_2750 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_99_fu_2754 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_98_fu_2758 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_97_fu_2762 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_96_fu_2766 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_95_fu_2770 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_94_fu_2774 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_93_fu_2778 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_fu_2782 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_2786 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_90_fu_2790 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_fu_2794 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_2798 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_2802 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_86_fu_2806 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_fu_2810 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_fu_2814 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_2818 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_fu_2822 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_2826 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_2830 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_2834 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2838 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_2842 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1199_fu_2846 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1198_fu_2850 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1197_fu_2854 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1196_fu_2858 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1195_fu_2862 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1194_fu_2866 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1193_fu_2870 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1192_fu_2874 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1191_fu_2878 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1190_fu_2882 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1189_fu_2886 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1188_fu_2890 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1187_fu_2894 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1186_fu_2898 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1185_fu_2902 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1184_fu_2906 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1183_fu_2910 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1182_fu_2914 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1181_fu_2918 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1180_fu_2922 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1179_fu_2926 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1178_fu_2930 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1177_fu_2934 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1176_fu_2938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1175_fu_2942 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1174_fu_2946 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1173_fu_2950 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1172_fu_2954 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1171_fu_2958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1170_fu_2962 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1169_fu_2966 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1168_fu_2970 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1167_fu_2974 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1166_fu_2978 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1165_fu_2982 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1164_fu_2986 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1163_fu_2990 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1162_fu_2994 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1161_fu_2998 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1160_fu_3002 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1159_fu_3006 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1158_fu_3010 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1157_fu_3014 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1156_fu_3018 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1155_fu_3022 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1154_fu_3026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1153_fu_3030 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1152_fu_3034 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1151_fu_3038 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1150_fu_3042 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1149_fu_3046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1148_fu_3050 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1147_fu_3054 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1146_fu_3058 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1145_fu_3062 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1144_fu_3066 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1143_fu_3070 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1142_fu_3074 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1141_fu_3078 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1140_fu_3082 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1139_fu_3086 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1138_fu_3090 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1137_fu_3094 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1136_fu_3098 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1135_fu_3102 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1134_fu_3106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1133_fu_3110 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1132_fu_3114 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1131_fu_3118 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1130_fu_3122 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1129_fu_3126 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1128_fu_3130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1127_fu_3134 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1126_fu_3138 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1125_fu_3142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1124_fu_3146 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1123_fu_3150 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1122_fu_3154 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1121_fu_3158 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1120_fu_3162 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1119_fu_3166 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1118_fu_3170 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1117_fu_3174 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1116_fu_3178 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1115_fu_3182 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1114_fu_3186 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1113_fu_3190 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1112_fu_3194 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1111_fu_3198 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1110_fu_3202 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1109_fu_3206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1108_fu_3210 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1107_fu_3214 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1106_fu_3218 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1105_fu_3222 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1104_fu_3226 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1103_fu_3230 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1102_fu_3234 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1101_fu_3238 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1100_fu_3242 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1099_fu_3246 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1098_fu_3250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1097_fu_3254 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1096_fu_3258 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1095_fu_3262 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1094_fu_3266 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1093_fu_3270 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1092_fu_3274 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1091_fu_3278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1090_fu_3282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1089_fu_3286 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1088_fu_3290 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1087_fu_3294 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1086_fu_3298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1085_fu_3302 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1084_fu_3306 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1083_fu_3310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1082_fu_3314 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1081_fu_3318 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1080_fu_3322 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1079_fu_3326 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1078_fu_3330 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1077_fu_3334 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1076_fu_3338 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1075_fu_3342 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1074_fu_3346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1073_fu_3350 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1072_fu_3354 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1071_fu_3358 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1070_fu_3362 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1069_fu_3366 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1068_fu_3370 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1067_fu_3374 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1066_fu_3378 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1065_fu_3382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1064_fu_3386 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1063_fu_3390 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1062_fu_3394 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1061_fu_3398 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1060_fu_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1059_fu_3406 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1058_fu_3410 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1057_fu_3414 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1056_fu_3418 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1055_fu_3422 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1054_fu_3426 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1053_fu_3430 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1052_fu_3434 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1051_fu_3438 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1050_fu_3442 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1049_fu_3446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1048_fu_3450 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1047_fu_3454 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1046_fu_3458 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1045_fu_3462 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1044_fu_3466 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1043_fu_3470 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1042_fu_3474 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1041_fu_3478 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1040_fu_3482 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1039_fu_3486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1038_fu_3490 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1037_fu_3494 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1036_fu_3498 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1035_fu_3502 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1034_fu_3506 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1033_fu_3510 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1032_fu_3514 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1031_fu_3518 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1030_fu_3522 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1029_fu_3526 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1028_fu_3530 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1027_fu_3534 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1026_fu_3538 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1025_fu_3542 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1024_fu_3546 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1023_fu_3550 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1022_fu_3554 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1021_fu_3558 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1020_fu_3562 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1019_fu_3566 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1018_fu_3570 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1017_fu_3574 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1016_fu_3578 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1015_fu_3582 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1014_fu_3586 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1013_fu_3590 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1012_fu_3594 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1011_fu_3598 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1010_fu_3602 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1009_fu_3606 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1008_fu_3610 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1007_fu_3614 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1006_fu_3618 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1005_fu_3622 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1004_fu_3626 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1003_fu_3630 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1002_fu_3634 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1001_fu_3638 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_1000_fu_3642 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_999_fu_3646 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_998_fu_3650 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_997_fu_3654 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_996_fu_3658 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_995_fu_3662 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_994_fu_3666 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_993_fu_3670 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_992_fu_3674 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_991_fu_3678 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_990_fu_3682 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_989_fu_3686 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_988_fu_3690 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_987_fu_3694 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_986_fu_3698 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_985_fu_3702 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_984_fu_3706 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_983_fu_3710 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_982_fu_3714 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_981_fu_3718 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_980_fu_3722 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_979_fu_3726 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_978_fu_3730 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_977_fu_3734 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_976_fu_3738 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_975_fu_3742 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_974_fu_3746 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_973_fu_3750 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_972_fu_3754 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_971_fu_3758 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_970_fu_3762 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_969_fu_3766 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_968_fu_3770 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_967_fu_3774 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_966_fu_3778 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_965_fu_3782 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_964_fu_3786 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_963_fu_3790 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_962_fu_3794 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_961_fu_3798 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_960_fu_3802 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_959_fu_3806 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_958_fu_3810 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_957_fu_3814 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_956_fu_3818 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_955_fu_3822 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_954_fu_3826 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_953_fu_3830 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_952_fu_3834 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_951_fu_3838 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_950_fu_3842 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_949_fu_3846 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_948_fu_3850 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_947_fu_3854 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_946_fu_3858 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_945_fu_3862 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_944_fu_3866 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_943_fu_3870 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_942_fu_3874 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_941_fu_3878 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_940_fu_3882 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_939_fu_3886 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_938_fu_3890 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_937_fu_3894 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_936_fu_3898 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_935_fu_3902 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_934_fu_3906 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_933_fu_3910 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_932_fu_3914 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_931_fu_3918 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_930_fu_3922 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_929_fu_3926 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_928_fu_3930 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_927_fu_3934 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_926_fu_3938 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_925_fu_3942 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_924_fu_3946 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_923_fu_3950 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_922_fu_3954 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_921_fu_3958 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_920_fu_3962 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_919_fu_3966 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_918_fu_3970 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_917_fu_3974 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_916_fu_3978 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_915_fu_3982 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_914_fu_3986 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_913_fu_3990 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_912_fu_3994 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_911_fu_3998 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_910_fu_4002 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_909_fu_4006 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_908_fu_4010 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_907_fu_4014 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_906_fu_4018 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_905_fu_4022 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_904_fu_4026 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_903_fu_4030 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_902_fu_4034 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_901_fu_4038 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_900_fu_4042 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_899_fu_4046 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_898_fu_4050 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_897_fu_4054 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_896_fu_4058 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_895_fu_4062 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_894_fu_4066 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_893_fu_4070 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_892_fu_4074 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_891_fu_4078 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_890_fu_4082 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_889_fu_4086 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_888_fu_4090 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_887_fu_4094 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_886_fu_4098 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_885_fu_4102 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_884_fu_4106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_883_fu_4110 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_882_fu_4114 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_881_fu_4118 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_880_fu_4122 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_879_fu_4126 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_878_fu_4130 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_877_fu_4134 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_876_fu_4138 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_875_fu_4142 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_874_fu_4146 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_873_fu_4150 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_872_fu_4154 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_871_fu_4158 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_870_fu_4162 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_869_fu_4166 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_868_fu_4170 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_867_fu_4174 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_866_fu_4178 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_865_fu_4182 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_864_fu_4186 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_863_fu_4190 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_862_fu_4194 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_861_fu_4198 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_860_fu_4202 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_859_fu_4206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_858_fu_4210 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_857_fu_4214 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_856_fu_4218 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_855_fu_4222 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_854_fu_4226 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_853_fu_4230 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_852_fu_4234 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_851_fu_4238 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_850_fu_4242 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_849_fu_4246 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_848_fu_4250 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_847_fu_4254 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_846_fu_4258 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_845_fu_4262 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_844_fu_4266 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_843_fu_4270 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_842_fu_4274 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_841_fu_4278 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_840_fu_4282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_839_fu_4286 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_838_fu_4290 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_837_fu_4294 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_836_fu_4298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_835_fu_4302 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_834_fu_4306 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_833_fu_4310 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_832_fu_4314 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_831_fu_4318 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_830_fu_4322 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_829_fu_4326 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_828_fu_4330 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_827_fu_4334 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_826_fu_4338 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_825_fu_4342 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_824_fu_4346 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_823_fu_4350 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_822_fu_4354 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_821_fu_4358 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_820_fu_4362 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_819_fu_4366 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_818_fu_4370 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_817_fu_4374 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_816_fu_4378 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_815_fu_4382 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_814_fu_4386 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_813_fu_4390 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_812_fu_4394 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_811_fu_4398 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_810_fu_4402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_809_fu_4406 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_808_fu_4410 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_807_fu_4414 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_806_fu_4418 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_805_fu_4422 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_804_fu_4426 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_803_fu_4430 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_802_fu_4434 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_801_fu_4438 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_patch_with_borde_800_fu_4442 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_5114_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5114_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5118_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inv_out7_fu_5133_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal cur_px_estimate_ptr5_fu_5153_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal next_urem_fu_10838_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_69_fu_10844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cur_px_estimate_ptr6_1_fu_15896_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal cur_px_estimate_ptr6_2_fu_15911_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal cur_px_estimate_ptr6_3_fu_15926_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_70_fu_19607_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp_i_fu_19643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i_fu_19657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_fu_19649_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_i_fu_19671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_i_fu_19663_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp6_i_fu_19685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_i_fu_19677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp8_i_fu_19699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_i_fu_19691_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp10_i_fu_19713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_i_fu_19705_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp12_i_fu_19727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_i_fu_19719_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_5114_ce : STD_LOGIC;
    signal grp_fu_5118_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (54 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_condition_8858 : BOOLEAN;

    component compute_inverse_hess_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read70 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read71 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read72 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read73 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read74 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read75 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read76 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read77 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read78 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read79 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read80 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read81 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read82 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read83 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read84 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read85 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read86 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read87 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read88 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read89 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read90 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read91 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read92 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read93 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read94 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read95 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read96 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read97 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read98 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read99 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component compute_inverse_hess_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read70 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read71 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read72 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read73 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read74 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read75 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read76 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read77 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read78 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read79 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read80 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read81 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read82 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read83 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read84 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read85 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read86 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read87 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read88 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read89 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read90 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read91 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read92 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read93 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read94 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read95 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read96 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read97 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read98 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read99 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component compute_inverse_hess_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read70 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read71 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read72 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read73 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read74 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read75 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read76 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read77 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read78 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read79 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read80 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read81 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read82 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read83 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read84 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read85 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read86 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read87 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read88 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read89 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read90 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read91 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read92 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read93 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read94 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read95 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read96 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read97 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read98 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read99 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component compute_inverse_hess IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read30 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read31 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read32 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read33 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read34 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read35 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read36 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read37 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read38 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read39 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read40 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read41 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read42 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read43 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read44 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read45 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read46 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read47 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read48 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read49 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read50 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read51 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read52 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read53 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read54 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read55 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read56 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read57 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read58 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read59 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read60 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read61 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read62 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read63 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read64 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read65 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read66 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read67 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read68 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read69 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read70 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read71 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read72 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read73 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read74 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read75 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read76 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read77 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read78 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read79 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read80 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read81 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read82 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read83 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read84 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read85 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read86 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read87 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read88 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read89 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read90 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read91 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read92 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read93 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read94 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read95 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read96 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read97 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read98 : IN STD_LOGIC_VECTOR (7 downto 0);
        p_read99 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_sitofp_32ns_32_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_mux_366_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (31 downto 0);
        din33 : IN STD_LOGIC_VECTOR (31 downto 0);
        din34 : IN STD_LOGIC_VECTOR (31 downto 0);
        din35 : IN STD_LOGIC_VECTOR (31 downto 0);
        din36 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component batch_align2D_pyr_data IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component batch_align2D_ctrl_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        pyr_data_ptr : OUT STD_LOGIC_VECTOR (63 downto 0);
        ref_patch_with_border_ptr : OUT STD_LOGIC_VECTOR (63 downto 0);
        cur_px_estimate_ptr : OUT STD_LOGIC_VECTOR (63 downto 0);
        inv_out : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component batch_align2D_param_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        img_w : OUT STD_LOGIC_VECTOR (15 downto 0);
        img_h : OUT STD_LOGIC_VECTOR (15 downto 0);
        levels : OUT STD_LOGIC_VECTOR (127 downto 0);
        converged : IN STD_LOGIC_VECTOR (63 downto 0);
        converged_ap_vld : IN STD_LOGIC;
        n_iter : OUT STD_LOGIC_VECTOR (31 downto 0);
        transfer_pyr : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component batch_align2D_pyr_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component batch_align2D_patches_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component batch_align2D_pos_r_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component batch_align2D_debug_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    pyr_data_U : component batch_align2D_pyr_data
    generic map (
        DataWidth => 8,
        AddressRange => 473760,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => pyr_data_address0,
        ce0 => pyr_data_ce0,
        we0 => pyr_data_we0,
        d0 => pyr_addr_read_reg_19787,
        q0 => pyr_data_q0);

    batch_align2D_ctrl_s_axi_U : component batch_align2D_ctrl_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_ctrl_AWVALID,
        AWREADY => s_axi_ctrl_AWREADY,
        AWADDR => s_axi_ctrl_AWADDR,
        WVALID => s_axi_ctrl_WVALID,
        WREADY => s_axi_ctrl_WREADY,
        WDATA => s_axi_ctrl_WDATA,
        WSTRB => s_axi_ctrl_WSTRB,
        ARVALID => s_axi_ctrl_ARVALID,
        ARREADY => s_axi_ctrl_ARREADY,
        ARADDR => s_axi_ctrl_ARADDR,
        RVALID => s_axi_ctrl_RVALID,
        RREADY => s_axi_ctrl_RREADY,
        RDATA => s_axi_ctrl_RDATA,
        RRESP => s_axi_ctrl_RRESP,
        BVALID => s_axi_ctrl_BVALID,
        BREADY => s_axi_ctrl_BREADY,
        BRESP => s_axi_ctrl_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        pyr_data_ptr => pyr_data_ptr,
        ref_patch_with_border_ptr => ref_patch_with_border_ptr,
        cur_px_estimate_ptr => cur_px_estimate_ptr,
        inv_out => inv_out);

    batch_align2D_param_s_axi_U : component batch_align2D_param_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_PARAM_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_PARAM_DATA_WIDTH)
    port map (
        AWVALID => s_axi_param_AWVALID,
        AWREADY => s_axi_param_AWREADY,
        AWADDR => s_axi_param_AWADDR,
        WVALID => s_axi_param_WVALID,
        WREADY => s_axi_param_WREADY,
        WDATA => s_axi_param_WDATA,
        WSTRB => s_axi_param_WSTRB,
        ARVALID => s_axi_param_ARVALID,
        ARREADY => s_axi_param_ARREADY,
        ARADDR => s_axi_param_ARADDR,
        RVALID => s_axi_param_RVALID,
        RREADY => s_axi_param_RREADY,
        RDATA => s_axi_param_RDATA,
        RRESP => s_axi_param_RRESP,
        BVALID => s_axi_param_BVALID,
        BREADY => s_axi_param_BREADY,
        BRESP => s_axi_param_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        img_w => img_w,
        img_h => img_h,
        levels => levels,
        converged => ap_const_lv64_0,
        converged_ap_vld => converged_ap_vld,
        n_iter => n_iter,
        transfer_pyr => transfer_pyr);

    batch_align2D_pyr_m_axi_U : component batch_align2D_pyr_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_PYR_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_PYR_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_PYR_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_PYR_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_PYR_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_PYR_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_PYR_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_PYR_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_PYR_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_PYR_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_PYR_CACHE_VALUE)
    port map (
        AWVALID => m_axi_pyr_AWVALID,
        AWREADY => m_axi_pyr_AWREADY,
        AWADDR => m_axi_pyr_AWADDR,
        AWID => m_axi_pyr_AWID,
        AWLEN => m_axi_pyr_AWLEN,
        AWSIZE => m_axi_pyr_AWSIZE,
        AWBURST => m_axi_pyr_AWBURST,
        AWLOCK => m_axi_pyr_AWLOCK,
        AWCACHE => m_axi_pyr_AWCACHE,
        AWPROT => m_axi_pyr_AWPROT,
        AWQOS => m_axi_pyr_AWQOS,
        AWREGION => m_axi_pyr_AWREGION,
        AWUSER => m_axi_pyr_AWUSER,
        WVALID => m_axi_pyr_WVALID,
        WREADY => m_axi_pyr_WREADY,
        WDATA => m_axi_pyr_WDATA,
        WSTRB => m_axi_pyr_WSTRB,
        WLAST => m_axi_pyr_WLAST,
        WID => m_axi_pyr_WID,
        WUSER => m_axi_pyr_WUSER,
        ARVALID => m_axi_pyr_ARVALID,
        ARREADY => m_axi_pyr_ARREADY,
        ARADDR => m_axi_pyr_ARADDR,
        ARID => m_axi_pyr_ARID,
        ARLEN => m_axi_pyr_ARLEN,
        ARSIZE => m_axi_pyr_ARSIZE,
        ARBURST => m_axi_pyr_ARBURST,
        ARLOCK => m_axi_pyr_ARLOCK,
        ARCACHE => m_axi_pyr_ARCACHE,
        ARPROT => m_axi_pyr_ARPROT,
        ARQOS => m_axi_pyr_ARQOS,
        ARREGION => m_axi_pyr_ARREGION,
        ARUSER => m_axi_pyr_ARUSER,
        RVALID => m_axi_pyr_RVALID,
        RREADY => m_axi_pyr_RREADY,
        RDATA => m_axi_pyr_RDATA,
        RLAST => m_axi_pyr_RLAST,
        RID => m_axi_pyr_RID,
        RUSER => m_axi_pyr_RUSER,
        RRESP => m_axi_pyr_RRESP,
        BVALID => m_axi_pyr_BVALID,
        BREADY => m_axi_pyr_BREADY,
        BRESP => m_axi_pyr_BRESP,
        BID => m_axi_pyr_BID,
        BUSER => m_axi_pyr_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => pyr_ARVALID,
        I_ARREADY => pyr_ARREADY,
        I_ARADDR => pyr_addr_reg_19772,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_73AA0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => pyr_RVALID,
        I_RREADY => pyr_RREADY,
        I_RDATA => pyr_RDATA,
        I_RID => pyr_RID,
        I_RUSER => pyr_RUSER,
        I_RRESP => pyr_RRESP,
        I_RLAST => pyr_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => pyr_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => pyr_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => pyr_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => pyr_BRESP,
        I_BID => pyr_BID,
        I_BUSER => pyr_BUSER);

    batch_align2D_patches_m_axi_U : component batch_align2D_patches_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_PATCHES_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_PATCHES_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_PATCHES_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_PATCHES_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_PATCHES_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_PATCHES_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_PATCHES_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_PATCHES_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_PATCHES_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_PATCHES_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_PATCHES_CACHE_VALUE)
    port map (
        AWVALID => m_axi_patches_AWVALID,
        AWREADY => m_axi_patches_AWREADY,
        AWADDR => m_axi_patches_AWADDR,
        AWID => m_axi_patches_AWID,
        AWLEN => m_axi_patches_AWLEN,
        AWSIZE => m_axi_patches_AWSIZE,
        AWBURST => m_axi_patches_AWBURST,
        AWLOCK => m_axi_patches_AWLOCK,
        AWCACHE => m_axi_patches_AWCACHE,
        AWPROT => m_axi_patches_AWPROT,
        AWQOS => m_axi_patches_AWQOS,
        AWREGION => m_axi_patches_AWREGION,
        AWUSER => m_axi_patches_AWUSER,
        WVALID => m_axi_patches_WVALID,
        WREADY => m_axi_patches_WREADY,
        WDATA => m_axi_patches_WDATA,
        WSTRB => m_axi_patches_WSTRB,
        WLAST => m_axi_patches_WLAST,
        WID => m_axi_patches_WID,
        WUSER => m_axi_patches_WUSER,
        ARVALID => m_axi_patches_ARVALID,
        ARREADY => m_axi_patches_ARREADY,
        ARADDR => m_axi_patches_ARADDR,
        ARID => m_axi_patches_ARID,
        ARLEN => m_axi_patches_ARLEN,
        ARSIZE => m_axi_patches_ARSIZE,
        ARBURST => m_axi_patches_ARBURST,
        ARLOCK => m_axi_patches_ARLOCK,
        ARCACHE => m_axi_patches_ARCACHE,
        ARPROT => m_axi_patches_ARPROT,
        ARQOS => m_axi_patches_ARQOS,
        ARREGION => m_axi_patches_ARREGION,
        ARUSER => m_axi_patches_ARUSER,
        RVALID => m_axi_patches_RVALID,
        RREADY => m_axi_patches_RREADY,
        RDATA => m_axi_patches_RDATA,
        RLAST => m_axi_patches_RLAST,
        RID => m_axi_patches_RID,
        RUSER => m_axi_patches_RUSER,
        RRESP => m_axi_patches_RRESP,
        BVALID => m_axi_patches_BVALID,
        BREADY => m_axi_patches_BREADY,
        BRESP => m_axi_patches_BRESP,
        BID => m_axi_patches_BID,
        BUSER => m_axi_patches_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => patches_ARVALID,
        I_ARREADY => patches_ARREADY,
        I_ARADDR => patches_addr_reg_19766,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_190,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => patches_RVALID,
        I_RREADY => patches_RREADY,
        I_RDATA => patches_RDATA,
        I_RID => patches_RID,
        I_RUSER => patches_RUSER,
        I_RRESP => patches_RRESP,
        I_RLAST => patches_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => patches_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => patches_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => patches_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => patches_BRESP,
        I_BID => patches_BID,
        I_BUSER => patches_BUSER);

    batch_align2D_pos_r_m_axi_U : component batch_align2D_pos_r_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_POS_R_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_POS_R_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_POS_R_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_POS_R_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_POS_R_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_POS_R_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_POS_R_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_POS_R_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_POS_R_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_POS_R_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_POS_R_CACHE_VALUE)
    port map (
        AWVALID => m_axi_pos_r_AWVALID,
        AWREADY => m_axi_pos_r_AWREADY,
        AWADDR => m_axi_pos_r_AWADDR,
        AWID => m_axi_pos_r_AWID,
        AWLEN => m_axi_pos_r_AWLEN,
        AWSIZE => m_axi_pos_r_AWSIZE,
        AWBURST => m_axi_pos_r_AWBURST,
        AWLOCK => m_axi_pos_r_AWLOCK,
        AWCACHE => m_axi_pos_r_AWCACHE,
        AWPROT => m_axi_pos_r_AWPROT,
        AWQOS => m_axi_pos_r_AWQOS,
        AWREGION => m_axi_pos_r_AWREGION,
        AWUSER => m_axi_pos_r_AWUSER,
        WVALID => m_axi_pos_r_WVALID,
        WREADY => m_axi_pos_r_WREADY,
        WDATA => m_axi_pos_r_WDATA,
        WSTRB => m_axi_pos_r_WSTRB,
        WLAST => m_axi_pos_r_WLAST,
        WID => m_axi_pos_r_WID,
        WUSER => m_axi_pos_r_WUSER,
        ARVALID => m_axi_pos_r_ARVALID,
        ARREADY => m_axi_pos_r_ARREADY,
        ARADDR => m_axi_pos_r_ARADDR,
        ARID => m_axi_pos_r_ARID,
        ARLEN => m_axi_pos_r_ARLEN,
        ARSIZE => m_axi_pos_r_ARSIZE,
        ARBURST => m_axi_pos_r_ARBURST,
        ARLOCK => m_axi_pos_r_ARLOCK,
        ARCACHE => m_axi_pos_r_ARCACHE,
        ARPROT => m_axi_pos_r_ARPROT,
        ARQOS => m_axi_pos_r_ARQOS,
        ARREGION => m_axi_pos_r_ARREGION,
        ARUSER => m_axi_pos_r_ARUSER,
        RVALID => m_axi_pos_r_RVALID,
        RREADY => m_axi_pos_r_RREADY,
        RDATA => m_axi_pos_r_RDATA,
        RLAST => m_axi_pos_r_RLAST,
        RID => m_axi_pos_r_RID,
        RUSER => m_axi_pos_r_RUSER,
        RRESP => m_axi_pos_r_RRESP,
        BVALID => m_axi_pos_r_BVALID,
        BREADY => m_axi_pos_r_BREADY,
        BRESP => m_axi_pos_r_BRESP,
        BID => m_axi_pos_r_BID,
        BUSER => m_axi_pos_r_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => pos_r_ARVALID,
        I_ARREADY => pos_r_ARREADY,
        I_ARADDR => pos_addr_reg_19758,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_8,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => pos_r_RVALID,
        I_RREADY => pos_r_RREADY,
        I_RDATA => pos_r_RDATA,
        I_RID => pos_r_RID,
        I_RUSER => pos_r_RUSER,
        I_RRESP => pos_r_RRESP,
        I_RLAST => pos_r_RLAST,
        I_AWVALID => pos_r_AWVALID,
        I_AWREADY => pos_r_AWREADY,
        I_AWADDR => pos_r_AWADDR,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => pos_r_AWLEN,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => pos_r_WVALID,
        I_WREADY => pos_r_WREADY,
        I_WDATA => pos_r_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => pos_r_BVALID,
        I_BREADY => pos_r_BREADY,
        I_BRESP => pos_r_BRESP,
        I_BID => pos_r_BID,
        I_BUSER => pos_r_BUSER);

    batch_align2D_debug_m_axi_U : component batch_align2D_debug_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_DEBUG_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_DEBUG_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_DEBUG_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_DEBUG_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_DEBUG_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_DEBUG_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_DEBUG_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_DEBUG_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_DEBUG_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_DEBUG_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_DEBUG_CACHE_VALUE)
    port map (
        AWVALID => m_axi_debug_AWVALID,
        AWREADY => m_axi_debug_AWREADY,
        AWADDR => m_axi_debug_AWADDR,
        AWID => m_axi_debug_AWID,
        AWLEN => m_axi_debug_AWLEN,
        AWSIZE => m_axi_debug_AWSIZE,
        AWBURST => m_axi_debug_AWBURST,
        AWLOCK => m_axi_debug_AWLOCK,
        AWCACHE => m_axi_debug_AWCACHE,
        AWPROT => m_axi_debug_AWPROT,
        AWQOS => m_axi_debug_AWQOS,
        AWREGION => m_axi_debug_AWREGION,
        AWUSER => m_axi_debug_AWUSER,
        WVALID => m_axi_debug_WVALID,
        WREADY => m_axi_debug_WREADY,
        WDATA => m_axi_debug_WDATA,
        WSTRB => m_axi_debug_WSTRB,
        WLAST => m_axi_debug_WLAST,
        WID => m_axi_debug_WID,
        WUSER => m_axi_debug_WUSER,
        ARVALID => m_axi_debug_ARVALID,
        ARREADY => m_axi_debug_ARREADY,
        ARADDR => m_axi_debug_ARADDR,
        ARID => m_axi_debug_ARID,
        ARLEN => m_axi_debug_ARLEN,
        ARSIZE => m_axi_debug_ARSIZE,
        ARBURST => m_axi_debug_ARBURST,
        ARLOCK => m_axi_debug_ARLOCK,
        ARCACHE => m_axi_debug_ARCACHE,
        ARPROT => m_axi_debug_ARPROT,
        ARQOS => m_axi_debug_ARQOS,
        ARREGION => m_axi_debug_ARREGION,
        ARUSER => m_axi_debug_ARUSER,
        RVALID => m_axi_debug_RVALID,
        RREADY => m_axi_debug_RREADY,
        RDATA => m_axi_debug_RDATA,
        RLAST => m_axi_debug_RLAST,
        RID => m_axi_debug_RID,
        RUSER => m_axi_debug_RUSER,
        RRESP => m_axi_debug_RRESP,
        BVALID => m_axi_debug_BVALID,
        BREADY => m_axi_debug_BREADY,
        BRESP => m_axi_debug_BRESP,
        BID => m_axi_debug_BID,
        BUSER => m_axi_debug_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => debug_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => debug_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => debug_RDATA,
        I_RID => debug_RID,
        I_RUSER => debug_RUSER,
        I_RRESP => debug_RRESP,
        I_RLAST => debug_RLAST,
        I_AWVALID => debug_AWVALID,
        I_AWREADY => debug_AWREADY,
        I_AWADDR => debug_addr_reg_19745,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_24,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => debug_WVALID,
        I_WREADY => debug_WREADY,
        I_WDATA => tmp_480_reg_28491,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => debug_BVALID,
        I_BREADY => debug_BREADY,
        I_BRESP => debug_BRESP,
        I_BID => debug_BID,
        I_BUSER => debug_BUSER);

    grp_compute_inverse_hess_3_fu_4698 : component compute_inverse_hess_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_inverse_hess_3_fu_4698_ap_start,
        ap_done => grp_compute_inverse_hess_3_fu_4698_ap_done,
        ap_idle => grp_compute_inverse_hess_3_fu_4698_ap_idle,
        ap_ready => grp_compute_inverse_hess_3_fu_4698_ap_ready,
        p_read => ref_patch_with_borde_800_fu_4442,
        p_read1 => ref_patch_with_borde_801_fu_4438,
        p_read2 => ref_patch_with_borde_802_fu_4434,
        p_read3 => ref_patch_with_borde_803_fu_4430,
        p_read4 => ref_patch_with_borde_804_fu_4426,
        p_read5 => ref_patch_with_borde_805_fu_4422,
        p_read6 => ref_patch_with_borde_806_fu_4418,
        p_read7 => ref_patch_with_borde_807_fu_4414,
        p_read8 => ref_patch_with_borde_808_fu_4410,
        p_read9 => ref_patch_with_borde_809_fu_4406,
        p_read10 => ref_patch_with_borde_810_fu_4402,
        p_read11 => ref_patch_with_borde_811_fu_4398,
        p_read12 => ref_patch_with_borde_812_fu_4394,
        p_read13 => ref_patch_with_borde_813_fu_4390,
        p_read14 => ref_patch_with_borde_814_fu_4386,
        p_read15 => ref_patch_with_borde_815_fu_4382,
        p_read16 => ref_patch_with_borde_816_fu_4378,
        p_read17 => ref_patch_with_borde_817_fu_4374,
        p_read18 => ref_patch_with_borde_818_fu_4370,
        p_read19 => ref_patch_with_borde_819_fu_4366,
        p_read20 => ref_patch_with_borde_820_fu_4362,
        p_read21 => ref_patch_with_borde_821_fu_4358,
        p_read22 => ref_patch_with_borde_822_fu_4354,
        p_read23 => ref_patch_with_borde_823_fu_4350,
        p_read24 => ref_patch_with_borde_824_fu_4346,
        p_read25 => ref_patch_with_borde_825_fu_4342,
        p_read26 => ref_patch_with_borde_826_fu_4338,
        p_read27 => ref_patch_with_borde_827_fu_4334,
        p_read28 => ref_patch_with_borde_828_fu_4330,
        p_read29 => ref_patch_with_borde_829_fu_4326,
        p_read30 => ref_patch_with_borde_830_fu_4322,
        p_read31 => ref_patch_with_borde_831_fu_4318,
        p_read32 => ref_patch_with_borde_832_fu_4314,
        p_read33 => ref_patch_with_borde_833_fu_4310,
        p_read34 => ref_patch_with_borde_834_fu_4306,
        p_read35 => ref_patch_with_borde_835_fu_4302,
        p_read36 => ref_patch_with_borde_836_fu_4298,
        p_read37 => ref_patch_with_borde_837_fu_4294,
        p_read38 => ref_patch_with_borde_838_fu_4290,
        p_read39 => ref_patch_with_borde_839_fu_4286,
        p_read40 => ref_patch_with_borde_840_fu_4282,
        p_read41 => ref_patch_with_borde_841_fu_4278,
        p_read42 => ref_patch_with_borde_842_fu_4274,
        p_read43 => ref_patch_with_borde_843_fu_4270,
        p_read44 => ref_patch_with_borde_844_fu_4266,
        p_read45 => ref_patch_with_borde_845_fu_4262,
        p_read46 => ref_patch_with_borde_846_fu_4258,
        p_read47 => ref_patch_with_borde_847_fu_4254,
        p_read48 => ref_patch_with_borde_848_fu_4250,
        p_read49 => ref_patch_with_borde_849_fu_4246,
        p_read50 => ref_patch_with_borde_850_fu_4242,
        p_read51 => ref_patch_with_borde_851_fu_4238,
        p_read52 => ref_patch_with_borde_852_fu_4234,
        p_read53 => ref_patch_with_borde_853_fu_4230,
        p_read54 => ref_patch_with_borde_854_fu_4226,
        p_read55 => ref_patch_with_borde_855_fu_4222,
        p_read56 => ref_patch_with_borde_856_fu_4218,
        p_read57 => ref_patch_with_borde_857_fu_4214,
        p_read58 => ref_patch_with_borde_858_fu_4210,
        p_read59 => ref_patch_with_borde_859_fu_4206,
        p_read60 => ref_patch_with_borde_860_fu_4202,
        p_read61 => ref_patch_with_borde_861_fu_4198,
        p_read62 => ref_patch_with_borde_862_fu_4194,
        p_read63 => ref_patch_with_borde_863_fu_4190,
        p_read64 => ref_patch_with_borde_864_fu_4186,
        p_read65 => ref_patch_with_borde_865_fu_4182,
        p_read66 => ref_patch_with_borde_866_fu_4178,
        p_read67 => ref_patch_with_borde_867_fu_4174,
        p_read68 => ref_patch_with_borde_868_fu_4170,
        p_read69 => ref_patch_with_borde_869_fu_4166,
        p_read70 => ref_patch_with_borde_870_fu_4162,
        p_read71 => ref_patch_with_borde_871_fu_4158,
        p_read72 => ref_patch_with_borde_872_fu_4154,
        p_read73 => ref_patch_with_borde_873_fu_4150,
        p_read74 => ref_patch_with_borde_874_fu_4146,
        p_read75 => ref_patch_with_borde_875_fu_4142,
        p_read76 => ref_patch_with_borde_876_fu_4138,
        p_read77 => ref_patch_with_borde_877_fu_4134,
        p_read78 => ref_patch_with_borde_878_fu_4130,
        p_read79 => ref_patch_with_borde_879_fu_4126,
        p_read80 => ref_patch_with_borde_880_fu_4122,
        p_read81 => ref_patch_with_borde_881_fu_4118,
        p_read82 => ref_patch_with_borde_882_fu_4114,
        p_read83 => ref_patch_with_borde_883_fu_4110,
        p_read84 => ref_patch_with_borde_884_fu_4106,
        p_read85 => ref_patch_with_borde_885_fu_4102,
        p_read86 => ref_patch_with_borde_886_fu_4098,
        p_read87 => ref_patch_with_borde_887_fu_4094,
        p_read88 => ref_patch_with_borde_888_fu_4090,
        p_read89 => ref_patch_with_borde_889_fu_4086,
        p_read90 => ref_patch_with_borde_890_fu_4082,
        p_read91 => ref_patch_with_borde_891_fu_4078,
        p_read92 => ref_patch_with_borde_892_fu_4074,
        p_read93 => ref_patch_with_borde_893_fu_4070,
        p_read94 => ref_patch_with_borde_894_fu_4066,
        p_read95 => ref_patch_with_borde_895_fu_4062,
        p_read96 => ref_patch_with_borde_896_fu_4058,
        p_read97 => ref_patch_with_borde_897_fu_4054,
        p_read98 => ref_patch_with_borde_898_fu_4050,
        p_read99 => ref_patch_with_borde_899_fu_4046,
        ap_return_0 => grp_compute_inverse_hess_3_fu_4698_ap_return_0,
        ap_return_1 => grp_compute_inverse_hess_3_fu_4698_ap_return_1,
        ap_return_2 => grp_compute_inverse_hess_3_fu_4698_ap_return_2,
        ap_return_3 => grp_compute_inverse_hess_3_fu_4698_ap_return_3,
        ap_return_4 => grp_compute_inverse_hess_3_fu_4698_ap_return_4,
        ap_return_5 => grp_compute_inverse_hess_3_fu_4698_ap_return_5,
        ap_return_6 => grp_compute_inverse_hess_3_fu_4698_ap_return_6,
        ap_return_7 => grp_compute_inverse_hess_3_fu_4698_ap_return_7,
        ap_return_8 => grp_compute_inverse_hess_3_fu_4698_ap_return_8);

    grp_compute_inverse_hess_2_fu_4802 : component compute_inverse_hess_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_inverse_hess_2_fu_4802_ap_start,
        ap_done => grp_compute_inverse_hess_2_fu_4802_ap_done,
        ap_idle => grp_compute_inverse_hess_2_fu_4802_ap_idle,
        ap_ready => grp_compute_inverse_hess_2_fu_4802_ap_ready,
        p_read => ref_patch_with_borde_900_fu_4042,
        p_read1 => ref_patch_with_borde_901_fu_4038,
        p_read2 => ref_patch_with_borde_902_fu_4034,
        p_read3 => ref_patch_with_borde_903_fu_4030,
        p_read4 => ref_patch_with_borde_904_fu_4026,
        p_read5 => ref_patch_with_borde_905_fu_4022,
        p_read6 => ref_patch_with_borde_906_fu_4018,
        p_read7 => ref_patch_with_borde_907_fu_4014,
        p_read8 => ref_patch_with_borde_908_fu_4010,
        p_read9 => ref_patch_with_borde_909_fu_4006,
        p_read10 => ref_patch_with_borde_910_fu_4002,
        p_read11 => ref_patch_with_borde_911_fu_3998,
        p_read12 => ref_patch_with_borde_912_fu_3994,
        p_read13 => ref_patch_with_borde_913_fu_3990,
        p_read14 => ref_patch_with_borde_914_fu_3986,
        p_read15 => ref_patch_with_borde_915_fu_3982,
        p_read16 => ref_patch_with_borde_916_fu_3978,
        p_read17 => ref_patch_with_borde_917_fu_3974,
        p_read18 => ref_patch_with_borde_918_fu_3970,
        p_read19 => ref_patch_with_borde_919_fu_3966,
        p_read20 => ref_patch_with_borde_920_fu_3962,
        p_read21 => ref_patch_with_borde_921_fu_3958,
        p_read22 => ref_patch_with_borde_922_fu_3954,
        p_read23 => ref_patch_with_borde_923_fu_3950,
        p_read24 => ref_patch_with_borde_924_fu_3946,
        p_read25 => ref_patch_with_borde_925_fu_3942,
        p_read26 => ref_patch_with_borde_926_fu_3938,
        p_read27 => ref_patch_with_borde_927_fu_3934,
        p_read28 => ref_patch_with_borde_928_fu_3930,
        p_read29 => ref_patch_with_borde_929_fu_3926,
        p_read30 => ref_patch_with_borde_930_fu_3922,
        p_read31 => ref_patch_with_borde_931_fu_3918,
        p_read32 => ref_patch_with_borde_932_fu_3914,
        p_read33 => ref_patch_with_borde_933_fu_3910,
        p_read34 => ref_patch_with_borde_934_fu_3906,
        p_read35 => ref_patch_with_borde_935_fu_3902,
        p_read36 => ref_patch_with_borde_936_fu_3898,
        p_read37 => ref_patch_with_borde_937_fu_3894,
        p_read38 => ref_patch_with_borde_938_fu_3890,
        p_read39 => ref_patch_with_borde_939_fu_3886,
        p_read40 => ref_patch_with_borde_940_fu_3882,
        p_read41 => ref_patch_with_borde_941_fu_3878,
        p_read42 => ref_patch_with_borde_942_fu_3874,
        p_read43 => ref_patch_with_borde_943_fu_3870,
        p_read44 => ref_patch_with_borde_944_fu_3866,
        p_read45 => ref_patch_with_borde_945_fu_3862,
        p_read46 => ref_patch_with_borde_946_fu_3858,
        p_read47 => ref_patch_with_borde_947_fu_3854,
        p_read48 => ref_patch_with_borde_948_fu_3850,
        p_read49 => ref_patch_with_borde_949_fu_3846,
        p_read50 => ref_patch_with_borde_950_fu_3842,
        p_read51 => ref_patch_with_borde_951_fu_3838,
        p_read52 => ref_patch_with_borde_952_fu_3834,
        p_read53 => ref_patch_with_borde_953_fu_3830,
        p_read54 => ref_patch_with_borde_954_fu_3826,
        p_read55 => ref_patch_with_borde_955_fu_3822,
        p_read56 => ref_patch_with_borde_956_fu_3818,
        p_read57 => ref_patch_with_borde_957_fu_3814,
        p_read58 => ref_patch_with_borde_958_fu_3810,
        p_read59 => ref_patch_with_borde_959_fu_3806,
        p_read60 => ref_patch_with_borde_960_fu_3802,
        p_read61 => ref_patch_with_borde_961_fu_3798,
        p_read62 => ref_patch_with_borde_962_fu_3794,
        p_read63 => ref_patch_with_borde_963_fu_3790,
        p_read64 => ref_patch_with_borde_964_fu_3786,
        p_read65 => ref_patch_with_borde_965_fu_3782,
        p_read66 => ref_patch_with_borde_966_fu_3778,
        p_read67 => ref_patch_with_borde_967_fu_3774,
        p_read68 => ref_patch_with_borde_968_fu_3770,
        p_read69 => ref_patch_with_borde_969_fu_3766,
        p_read70 => ref_patch_with_borde_970_fu_3762,
        p_read71 => ref_patch_with_borde_971_fu_3758,
        p_read72 => ref_patch_with_borde_972_fu_3754,
        p_read73 => ref_patch_with_borde_973_fu_3750,
        p_read74 => ref_patch_with_borde_974_fu_3746,
        p_read75 => ref_patch_with_borde_975_fu_3742,
        p_read76 => ref_patch_with_borde_976_fu_3738,
        p_read77 => ref_patch_with_borde_977_fu_3734,
        p_read78 => ref_patch_with_borde_978_fu_3730,
        p_read79 => ref_patch_with_borde_979_fu_3726,
        p_read80 => ref_patch_with_borde_980_fu_3722,
        p_read81 => ref_patch_with_borde_981_fu_3718,
        p_read82 => ref_patch_with_borde_982_fu_3714,
        p_read83 => ref_patch_with_borde_983_fu_3710,
        p_read84 => ref_patch_with_borde_984_fu_3706,
        p_read85 => ref_patch_with_borde_985_fu_3702,
        p_read86 => ref_patch_with_borde_986_fu_3698,
        p_read87 => ref_patch_with_borde_987_fu_3694,
        p_read88 => ref_patch_with_borde_988_fu_3690,
        p_read89 => ref_patch_with_borde_989_fu_3686,
        p_read90 => ref_patch_with_borde_990_fu_3682,
        p_read91 => ref_patch_with_borde_991_fu_3678,
        p_read92 => ref_patch_with_borde_992_fu_3674,
        p_read93 => ref_patch_with_borde_993_fu_3670,
        p_read94 => ref_patch_with_borde_994_fu_3666,
        p_read95 => ref_patch_with_borde_995_fu_3662,
        p_read96 => ref_patch_with_borde_996_fu_3658,
        p_read97 => ref_patch_with_borde_997_fu_3654,
        p_read98 => ref_patch_with_borde_998_fu_3650,
        p_read99 => ref_patch_with_borde_999_fu_3646,
        ap_return_0 => grp_compute_inverse_hess_2_fu_4802_ap_return_0,
        ap_return_1 => grp_compute_inverse_hess_2_fu_4802_ap_return_1,
        ap_return_2 => grp_compute_inverse_hess_2_fu_4802_ap_return_2,
        ap_return_3 => grp_compute_inverse_hess_2_fu_4802_ap_return_3,
        ap_return_4 => grp_compute_inverse_hess_2_fu_4802_ap_return_4,
        ap_return_5 => grp_compute_inverse_hess_2_fu_4802_ap_return_5,
        ap_return_6 => grp_compute_inverse_hess_2_fu_4802_ap_return_6,
        ap_return_7 => grp_compute_inverse_hess_2_fu_4802_ap_return_7,
        ap_return_8 => grp_compute_inverse_hess_2_fu_4802_ap_return_8);

    grp_compute_inverse_hess_1_fu_4906 : component compute_inverse_hess_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_inverse_hess_1_fu_4906_ap_start,
        ap_done => grp_compute_inverse_hess_1_fu_4906_ap_done,
        ap_idle => grp_compute_inverse_hess_1_fu_4906_ap_idle,
        ap_ready => grp_compute_inverse_hess_1_fu_4906_ap_ready,
        p_read => ref_patch_with_borde_1000_fu_3642,
        p_read1 => ref_patch_with_borde_1001_fu_3638,
        p_read2 => ref_patch_with_borde_1002_fu_3634,
        p_read3 => ref_patch_with_borde_1003_fu_3630,
        p_read4 => ref_patch_with_borde_1004_fu_3626,
        p_read5 => ref_patch_with_borde_1005_fu_3622,
        p_read6 => ref_patch_with_borde_1006_fu_3618,
        p_read7 => ref_patch_with_borde_1007_fu_3614,
        p_read8 => ref_patch_with_borde_1008_fu_3610,
        p_read9 => ref_patch_with_borde_1009_fu_3606,
        p_read10 => ref_patch_with_borde_1010_fu_3602,
        p_read11 => ref_patch_with_borde_1011_fu_3598,
        p_read12 => ref_patch_with_borde_1012_fu_3594,
        p_read13 => ref_patch_with_borde_1013_fu_3590,
        p_read14 => ref_patch_with_borde_1014_fu_3586,
        p_read15 => ref_patch_with_borde_1015_fu_3582,
        p_read16 => ref_patch_with_borde_1016_fu_3578,
        p_read17 => ref_patch_with_borde_1017_fu_3574,
        p_read18 => ref_patch_with_borde_1018_fu_3570,
        p_read19 => ref_patch_with_borde_1019_fu_3566,
        p_read20 => ref_patch_with_borde_1020_fu_3562,
        p_read21 => ref_patch_with_borde_1021_fu_3558,
        p_read22 => ref_patch_with_borde_1022_fu_3554,
        p_read23 => ref_patch_with_borde_1023_fu_3550,
        p_read24 => ref_patch_with_borde_1024_fu_3546,
        p_read25 => ref_patch_with_borde_1025_fu_3542,
        p_read26 => ref_patch_with_borde_1026_fu_3538,
        p_read27 => ref_patch_with_borde_1027_fu_3534,
        p_read28 => ref_patch_with_borde_1028_fu_3530,
        p_read29 => ref_patch_with_borde_1029_fu_3526,
        p_read30 => ref_patch_with_borde_1030_fu_3522,
        p_read31 => ref_patch_with_borde_1031_fu_3518,
        p_read32 => ref_patch_with_borde_1032_fu_3514,
        p_read33 => ref_patch_with_borde_1033_fu_3510,
        p_read34 => ref_patch_with_borde_1034_fu_3506,
        p_read35 => ref_patch_with_borde_1035_fu_3502,
        p_read36 => ref_patch_with_borde_1036_fu_3498,
        p_read37 => ref_patch_with_borde_1037_fu_3494,
        p_read38 => ref_patch_with_borde_1038_fu_3490,
        p_read39 => ref_patch_with_borde_1039_fu_3486,
        p_read40 => ref_patch_with_borde_1040_fu_3482,
        p_read41 => ref_patch_with_borde_1041_fu_3478,
        p_read42 => ref_patch_with_borde_1042_fu_3474,
        p_read43 => ref_patch_with_borde_1043_fu_3470,
        p_read44 => ref_patch_with_borde_1044_fu_3466,
        p_read45 => ref_patch_with_borde_1045_fu_3462,
        p_read46 => ref_patch_with_borde_1046_fu_3458,
        p_read47 => ref_patch_with_borde_1047_fu_3454,
        p_read48 => ref_patch_with_borde_1048_fu_3450,
        p_read49 => ref_patch_with_borde_1049_fu_3446,
        p_read50 => ref_patch_with_borde_1050_fu_3442,
        p_read51 => ref_patch_with_borde_1051_fu_3438,
        p_read52 => ref_patch_with_borde_1052_fu_3434,
        p_read53 => ref_patch_with_borde_1053_fu_3430,
        p_read54 => ref_patch_with_borde_1054_fu_3426,
        p_read55 => ref_patch_with_borde_1055_fu_3422,
        p_read56 => ref_patch_with_borde_1056_fu_3418,
        p_read57 => ref_patch_with_borde_1057_fu_3414,
        p_read58 => ref_patch_with_borde_1058_fu_3410,
        p_read59 => ref_patch_with_borde_1059_fu_3406,
        p_read60 => ref_patch_with_borde_1060_fu_3402,
        p_read61 => ref_patch_with_borde_1061_fu_3398,
        p_read62 => ref_patch_with_borde_1062_fu_3394,
        p_read63 => ref_patch_with_borde_1063_fu_3390,
        p_read64 => ref_patch_with_borde_1064_fu_3386,
        p_read65 => ref_patch_with_borde_1065_fu_3382,
        p_read66 => ref_patch_with_borde_1066_fu_3378,
        p_read67 => ref_patch_with_borde_1067_fu_3374,
        p_read68 => ref_patch_with_borde_1068_fu_3370,
        p_read69 => ref_patch_with_borde_1069_fu_3366,
        p_read70 => ref_patch_with_borde_1070_fu_3362,
        p_read71 => ref_patch_with_borde_1071_fu_3358,
        p_read72 => ref_patch_with_borde_1072_fu_3354,
        p_read73 => ref_patch_with_borde_1073_fu_3350,
        p_read74 => ref_patch_with_borde_1074_fu_3346,
        p_read75 => ref_patch_with_borde_1075_fu_3342,
        p_read76 => ref_patch_with_borde_1076_fu_3338,
        p_read77 => ref_patch_with_borde_1077_fu_3334,
        p_read78 => ref_patch_with_borde_1078_fu_3330,
        p_read79 => ref_patch_with_borde_1079_fu_3326,
        p_read80 => ref_patch_with_borde_1080_fu_3322,
        p_read81 => ref_patch_with_borde_1081_fu_3318,
        p_read82 => ref_patch_with_borde_1082_fu_3314,
        p_read83 => ref_patch_with_borde_1083_fu_3310,
        p_read84 => ref_patch_with_borde_1084_fu_3306,
        p_read85 => ref_patch_with_borde_1085_fu_3302,
        p_read86 => ref_patch_with_borde_1086_fu_3298,
        p_read87 => ref_patch_with_borde_1087_fu_3294,
        p_read88 => ref_patch_with_borde_1088_fu_3290,
        p_read89 => ref_patch_with_borde_1089_fu_3286,
        p_read90 => ref_patch_with_borde_1090_fu_3282,
        p_read91 => ref_patch_with_borde_1091_fu_3278,
        p_read92 => ref_patch_with_borde_1092_fu_3274,
        p_read93 => ref_patch_with_borde_1093_fu_3270,
        p_read94 => ref_patch_with_borde_1094_fu_3266,
        p_read95 => ref_patch_with_borde_1095_fu_3262,
        p_read96 => ref_patch_with_borde_1096_fu_3258,
        p_read97 => ref_patch_with_borde_1097_fu_3254,
        p_read98 => ref_patch_with_borde_1098_fu_3250,
        p_read99 => ref_patch_with_borde_1099_fu_3246,
        ap_return_0 => grp_compute_inverse_hess_1_fu_4906_ap_return_0,
        ap_return_1 => grp_compute_inverse_hess_1_fu_4906_ap_return_1,
        ap_return_2 => grp_compute_inverse_hess_1_fu_4906_ap_return_2,
        ap_return_3 => grp_compute_inverse_hess_1_fu_4906_ap_return_3,
        ap_return_4 => grp_compute_inverse_hess_1_fu_4906_ap_return_4,
        ap_return_5 => grp_compute_inverse_hess_1_fu_4906_ap_return_5,
        ap_return_6 => grp_compute_inverse_hess_1_fu_4906_ap_return_6,
        ap_return_7 => grp_compute_inverse_hess_1_fu_4906_ap_return_7,
        ap_return_8 => grp_compute_inverse_hess_1_fu_4906_ap_return_8);

    grp_compute_inverse_hess_fu_5010 : component compute_inverse_hess
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_compute_inverse_hess_fu_5010_ap_start,
        ap_done => grp_compute_inverse_hess_fu_5010_ap_done,
        ap_idle => grp_compute_inverse_hess_fu_5010_ap_idle,
        ap_ready => grp_compute_inverse_hess_fu_5010_ap_ready,
        p_read => ref_patch_with_borde_1100_fu_3242,
        p_read1 => ref_patch_with_borde_1101_fu_3238,
        p_read2 => ref_patch_with_borde_1102_fu_3234,
        p_read3 => ref_patch_with_borde_1103_fu_3230,
        p_read4 => ref_patch_with_borde_1104_fu_3226,
        p_read5 => ref_patch_with_borde_1105_fu_3222,
        p_read6 => ref_patch_with_borde_1106_fu_3218,
        p_read7 => ref_patch_with_borde_1107_fu_3214,
        p_read8 => ref_patch_with_borde_1108_fu_3210,
        p_read9 => ref_patch_with_borde_1109_fu_3206,
        p_read10 => ref_patch_with_borde_1110_fu_3202,
        p_read11 => ref_patch_with_borde_1111_fu_3198,
        p_read12 => ref_patch_with_borde_1112_fu_3194,
        p_read13 => ref_patch_with_borde_1113_fu_3190,
        p_read14 => ref_patch_with_borde_1114_fu_3186,
        p_read15 => ref_patch_with_borde_1115_fu_3182,
        p_read16 => ref_patch_with_borde_1116_fu_3178,
        p_read17 => ref_patch_with_borde_1117_fu_3174,
        p_read18 => ref_patch_with_borde_1118_fu_3170,
        p_read19 => ref_patch_with_borde_1119_fu_3166,
        p_read20 => ref_patch_with_borde_1120_fu_3162,
        p_read21 => ref_patch_with_borde_1121_fu_3158,
        p_read22 => ref_patch_with_borde_1122_fu_3154,
        p_read23 => ref_patch_with_borde_1123_fu_3150,
        p_read24 => ref_patch_with_borde_1124_fu_3146,
        p_read25 => ref_patch_with_borde_1125_fu_3142,
        p_read26 => ref_patch_with_borde_1126_fu_3138,
        p_read27 => ref_patch_with_borde_1127_fu_3134,
        p_read28 => ref_patch_with_borde_1128_fu_3130,
        p_read29 => ref_patch_with_borde_1129_fu_3126,
        p_read30 => ref_patch_with_borde_1130_fu_3122,
        p_read31 => ref_patch_with_borde_1131_fu_3118,
        p_read32 => ref_patch_with_borde_1132_fu_3114,
        p_read33 => ref_patch_with_borde_1133_fu_3110,
        p_read34 => ref_patch_with_borde_1134_fu_3106,
        p_read35 => ref_patch_with_borde_1135_fu_3102,
        p_read36 => ref_patch_with_borde_1136_fu_3098,
        p_read37 => ref_patch_with_borde_1137_fu_3094,
        p_read38 => ref_patch_with_borde_1138_fu_3090,
        p_read39 => ref_patch_with_borde_1139_fu_3086,
        p_read40 => ref_patch_with_borde_1140_fu_3082,
        p_read41 => ref_patch_with_borde_1141_fu_3078,
        p_read42 => ref_patch_with_borde_1142_fu_3074,
        p_read43 => ref_patch_with_borde_1143_fu_3070,
        p_read44 => ref_patch_with_borde_1144_fu_3066,
        p_read45 => ref_patch_with_borde_1145_fu_3062,
        p_read46 => ref_patch_with_borde_1146_fu_3058,
        p_read47 => ref_patch_with_borde_1147_fu_3054,
        p_read48 => ref_patch_with_borde_1148_fu_3050,
        p_read49 => ref_patch_with_borde_1149_fu_3046,
        p_read50 => ref_patch_with_borde_1150_fu_3042,
        p_read51 => ref_patch_with_borde_1151_fu_3038,
        p_read52 => ref_patch_with_borde_1152_fu_3034,
        p_read53 => ref_patch_with_borde_1153_fu_3030,
        p_read54 => ref_patch_with_borde_1154_fu_3026,
        p_read55 => ref_patch_with_borde_1155_fu_3022,
        p_read56 => ref_patch_with_borde_1156_fu_3018,
        p_read57 => ref_patch_with_borde_1157_fu_3014,
        p_read58 => ref_patch_with_borde_1158_fu_3010,
        p_read59 => ref_patch_with_borde_1159_fu_3006,
        p_read60 => ref_patch_with_borde_1160_fu_3002,
        p_read61 => ref_patch_with_borde_1161_fu_2998,
        p_read62 => ref_patch_with_borde_1162_fu_2994,
        p_read63 => ref_patch_with_borde_1163_fu_2990,
        p_read64 => ref_patch_with_borde_1164_fu_2986,
        p_read65 => ref_patch_with_borde_1165_fu_2982,
        p_read66 => ref_patch_with_borde_1166_fu_2978,
        p_read67 => ref_patch_with_borde_1167_fu_2974,
        p_read68 => ref_patch_with_borde_1168_fu_2970,
        p_read69 => ref_patch_with_borde_1169_fu_2966,
        p_read70 => ref_patch_with_borde_1170_fu_2962,
        p_read71 => ref_patch_with_borde_1171_fu_2958,
        p_read72 => ref_patch_with_borde_1172_fu_2954,
        p_read73 => ref_patch_with_borde_1173_fu_2950,
        p_read74 => ref_patch_with_borde_1174_fu_2946,
        p_read75 => ref_patch_with_borde_1175_fu_2942,
        p_read76 => ref_patch_with_borde_1176_fu_2938,
        p_read77 => ref_patch_with_borde_1177_fu_2934,
        p_read78 => ref_patch_with_borde_1178_fu_2930,
        p_read79 => ref_patch_with_borde_1179_fu_2926,
        p_read80 => ref_patch_with_borde_1180_fu_2922,
        p_read81 => ref_patch_with_borde_1181_fu_2918,
        p_read82 => ref_patch_with_borde_1182_fu_2914,
        p_read83 => ref_patch_with_borde_1183_fu_2910,
        p_read84 => ref_patch_with_borde_1184_fu_2906,
        p_read85 => ref_patch_with_borde_1185_fu_2902,
        p_read86 => ref_patch_with_borde_1186_fu_2898,
        p_read87 => ref_patch_with_borde_1187_fu_2894,
        p_read88 => ref_patch_with_borde_1188_fu_2890,
        p_read89 => ref_patch_with_borde_1189_fu_2886,
        p_read90 => ref_patch_with_borde_1190_fu_2882,
        p_read91 => ref_patch_with_borde_1191_fu_2878,
        p_read92 => ref_patch_with_borde_1192_fu_2874,
        p_read93 => ref_patch_with_borde_1193_fu_2870,
        p_read94 => ref_patch_with_borde_1194_fu_2866,
        p_read95 => ref_patch_with_borde_1195_fu_2862,
        p_read96 => ref_patch_with_borde_1196_fu_2858,
        p_read97 => ref_patch_with_borde_1197_fu_2854,
        p_read98 => ref_patch_with_borde_1198_fu_2850,
        p_read99 => ref_patch_with_borde_1199_fu_2846,
        ap_return_0 => grp_compute_inverse_hess_fu_5010_ap_return_0,
        ap_return_1 => grp_compute_inverse_hess_fu_5010_ap_return_1,
        ap_return_2 => grp_compute_inverse_hess_fu_5010_ap_return_2,
        ap_return_3 => grp_compute_inverse_hess_fu_5010_ap_return_3,
        ap_return_4 => grp_compute_inverse_hess_fu_5010_ap_return_4,
        ap_return_5 => grp_compute_inverse_hess_fu_5010_ap_return_5,
        ap_return_6 => grp_compute_inverse_hess_fu_5010_ap_return_6,
        ap_return_7 => grp_compute_inverse_hess_fu_5010_ap_return_7,
        ap_return_8 => grp_compute_inverse_hess_fu_5010_ap_return_8);

    batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1_U495 : component batch_align2D_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5114_p0,
        din1 => grp_fu_5114_p1,
        ce => grp_fu_5114_ce,
        dout => grp_fu_5114_p2);

    batch_align2D_sitofp_32ns_32_3_1_U496 : component batch_align2D_sitofp_32ns_32_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_5118_p0,
        ce => grp_fu_5118_ce,
        dout => grp_fu_5118_p1);

    batch_align2D_mux_366_32_1_1_U497 : component batch_align2D_mux_366_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 32,
        din33_WIDTH => 32,
        din34_WIDTH => 32,
        din35_WIDTH => 32,
        din36_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => H_inv_0_0_reg_28250,
        din1 => H_inv_0_1_reg_28256,
        din2 => H_inv_0_2_reg_28261,
        din3 => H_inv_0_3_reg_28266,
        din4 => H_inv_0_4_reg_28271,
        din5 => H_inv_0_5_reg_28276,
        din6 => H_inv_0_6_reg_28281,
        din7 => H_inv_0_7_reg_28286,
        din8 => H_inv_0_8_reg_28291,
        din9 => H_inv_1_0_reg_28301,
        din10 => H_inv_1_1_reg_28307,
        din11 => H_inv_1_2_reg_28312,
        din12 => H_inv_1_3_reg_28317,
        din13 => H_inv_1_4_reg_28322,
        din14 => H_inv_1_5_reg_28327,
        din15 => H_inv_1_6_reg_28332,
        din16 => H_inv_1_7_reg_28337,
        din17 => H_inv_1_8_reg_28342,
        din18 => H_inv_2_0_reg_28347,
        din19 => H_inv_2_1_reg_28353,
        din20 => H_inv_2_2_reg_28358,
        din21 => H_inv_2_3_reg_28363,
        din22 => H_inv_2_4_reg_28368,
        din23 => H_inv_2_5_reg_28373,
        din24 => H_inv_2_6_reg_28378,
        din25 => H_inv_2_7_reg_28383,
        din26 => H_inv_2_8_reg_28388,
        din27 => H_inv_3_0_reg_28398,
        din28 => H_inv_3_1_reg_28404,
        din29 => H_inv_3_2_reg_28409,
        din30 => H_inv_3_3_reg_28414,
        din31 => H_inv_3_4_reg_28419,
        din32 => H_inv_3_5_reg_28424,
        din33 => H_inv_3_6_reg_28429,
        din34 => H_inv_3_7_reg_28434,
        din35 => H_inv_3_8_reg_28439,
        din36 => indvar6_reg_4676,
        dout => tmp_480_fu_19553_p38);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state9);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state19);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state29))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state29))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state29);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state49))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state48) and (pos_r_BVALID = ap_const_logic_1))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state49))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state49);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state48) and (pos_r_BVALID = ap_const_logic_1))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state56))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state55) and (debug_BVALID = ap_const_logic_1))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state56))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state56);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state55) and (debug_BVALID = ap_const_logic_1))) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_debug_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_debug_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                    if ((ap_const_boolean_0 = ap_block_state31_io)) then 
                        ap_reg_ioackin_debug_AWREADY <= ap_const_logic_0;
                    elsif ((debug_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_debug_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_debug_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_debug_WREADY <= ap_const_logic_0;
            else
                if ((ap_const_boolean_1 = ap_condition_8858)) then
                    if ((ap_const_boolean_0 = ap_block_pp3_stage0_11001)) then 
                        ap_reg_ioackin_debug_WREADY <= ap_const_logic_0;
                    elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_01001) and (debug_WREADY = ap_const_logic_1))) then 
                        ap_reg_ioackin_debug_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_patches_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_patches_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                    if ((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_patches_ARREADY <= ap_const_logic_0;
                    elsif ((patches_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_patches_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_pos_r_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_pos_r_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                    if ((ap_sig_ioackin_pos_r_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_pos_r_ARREADY <= ap_const_logic_0;
                    elsif ((pos_r_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_pos_r_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_pos_r_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_pos_r_AWREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state38) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state51) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_const_boolean_0 = ap_block_state40_io)) or ((ap_const_boolean_0 = ap_block_state31_io) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
                    ap_reg_ioackin_pos_r_AWREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_state39) and (pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state38) and (pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state51) and (pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state40) and (pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state31) and (pos_r_AWREADY = ap_const_logic_1)))) then 
                    ap_reg_ioackin_pos_r_AWREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_pos_r_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_pos_r_WREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_state43) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1)) or ((exitcond5_reg_28496 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_const_boolean_0 = ap_block_state40_io)))) then 
                    ap_reg_ioackin_pos_r_WREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_CS_fsm_state43) and (pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state41) and (pos_r_WREADY = ap_const_logic_1)) or ((exitcond5_reg_28496 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state40) and (pos_r_WREADY = ap_const_logic_1)))) then 
                    ap_reg_ioackin_pos_r_WREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_pyr_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_pyr_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    if ((ap_sig_ioackin_pyr_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_pyr_ARREADY <= ap_const_logic_0;
                    elsif ((pyr_ARREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_pyr_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_inverse_hess_1_fu_4906_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_inverse_hess_1_fu_4906_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_compute_inverse_hess_1_fu_4906_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_inverse_hess_1_fu_4906_ap_ready = ap_const_logic_1)) then 
                    grp_compute_inverse_hess_1_fu_4906_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_inverse_hess_2_fu_4802_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_inverse_hess_2_fu_4802_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_compute_inverse_hess_2_fu_4802_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_inverse_hess_2_fu_4802_ap_ready = ap_const_logic_1)) then 
                    grp_compute_inverse_hess_2_fu_4802_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_inverse_hess_3_fu_4698_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_inverse_hess_3_fu_4698_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_compute_inverse_hess_3_fu_4698_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_inverse_hess_3_fu_4698_ap_ready = ap_const_logic_1)) then 
                    grp_compute_inverse_hess_3_fu_4698_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_inverse_hess_fu_5010_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_compute_inverse_hess_fu_5010_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_compute_inverse_hess_fu_5010_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_inverse_hess_fu_5010_ap_ready = ap_const_logic_1)) then 
                    grp_compute_inverse_hess_fu_5010_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar1_reg_4632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_10806_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                indvar1_reg_4632 <= indvar_next1_fu_10812_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                indvar1_reg_4632 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    indvar3_reg_4665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                indvar3_reg_4665 <= ap_const_lv4_0;
            elsif (((exitcond2_fu_14058_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                indvar3_reg_4665 <= indvar_next2_fu_14064_p2;
            end if; 
        end if;
    end process;

    indvar6_reg_4676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state48) and (pos_r_BVALID = ap_const_logic_1))) then 
                indvar6_reg_4676 <= ap_const_lv6_0;
            elsif (((exitcond4_fu_19541_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then 
                indvar6_reg_4676 <= indvar_next3_fu_19547_p2;
            end if; 
        end if;
    end process;

    indvar8_reg_4687_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state55) and (debug_BVALID = ap_const_logic_1))) then 
                indvar8_reg_4687 <= ap_const_lv4_0;
            elsif (((exitcond5_fu_19595_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then 
                indvar8_reg_4687 <= indvar_next4_fu_19601_p2;
            end if; 
        end if;
    end process;

    indvar_reg_4620_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                indvar_reg_4620 <= ap_const_lv19_0;
            elsif (((exitcond3_reg_19778 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_reg_4620 <= indvar_next_reg_19782;
            end if; 
        end if;
    end process;

    phi_mul_reg_4643_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_10806_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                phi_mul_reg_4643 <= next_mul_fu_10818_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                phi_mul_reg_4643 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    phi_urem_reg_4654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_10806_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                phi_urem_reg_4654 <= idx_urem_fu_10850_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                phi_urem_reg_4654 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1000_fu_3642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_0) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1000_fu_3642 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1000_fu_3642 <= ref_patch_with_borde_599;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1001_fu_3638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1001_fu_3638 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1001_fu_3638 <= ref_patch_with_borde_600;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1002_fu_3634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1002_fu_3634 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1002_fu_3634 <= ref_patch_with_borde_611;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1003_fu_3630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1003_fu_3630 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1003_fu_3630 <= ref_patch_with_borde_622;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1004_fu_3626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1004_fu_3626 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1004_fu_3626 <= ref_patch_with_borde_633;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1005_fu_3622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1005_fu_3622 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1005_fu_3622 <= ref_patch_with_borde_644;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1006_fu_3618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1006_fu_3618 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1006_fu_3618 <= ref_patch_with_borde_655;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1007_fu_3614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1007_fu_3614 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1007_fu_3614 <= ref_patch_with_borde_666;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1008_fu_3610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_8) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1008_fu_3610 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1008_fu_3610 <= ref_patch_with_borde_677;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1009_fu_3606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_9) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1009_fu_3606 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1009_fu_3606 <= ref_patch_with_borde_688;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1010_fu_3602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1010_fu_3602 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1010_fu_3602 <= ref_patch_with_borde_601;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1011_fu_3598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1011_fu_3598 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1011_fu_3598 <= ref_patch_with_borde_602;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1012_fu_3594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1012_fu_3594 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1012_fu_3594 <= ref_patch_with_borde_603;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1013_fu_3590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1013_fu_3590 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1013_fu_3590 <= ref_patch_with_borde_604;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1014_fu_3586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1014_fu_3586 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1014_fu_3586 <= ref_patch_with_borde_605;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1015_fu_3582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1015_fu_3582 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1015_fu_3582 <= ref_patch_with_borde_606;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1016_fu_3578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_10) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1016_fu_3578 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1016_fu_3578 <= ref_patch_with_borde_607;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1017_fu_3574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_11) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1017_fu_3574 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1017_fu_3574 <= ref_patch_with_borde_608;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1018_fu_3570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_12) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1018_fu_3570 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1018_fu_3570 <= ref_patch_with_borde_609;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1019_fu_3566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_13) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1019_fu_3566 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1019_fu_3566 <= ref_patch_with_borde_610;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1020_fu_3562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_14) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1020_fu_3562 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1020_fu_3562 <= ref_patch_with_borde_612;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1021_fu_3558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_15) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1021_fu_3558 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1021_fu_3558 <= ref_patch_with_borde_613;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1022_fu_3554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_16) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1022_fu_3554 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1022_fu_3554 <= ref_patch_with_borde_614;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1023_fu_3550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_17) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1023_fu_3550 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1023_fu_3550 <= ref_patch_with_borde_615;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1024_fu_3546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_18) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1024_fu_3546 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1024_fu_3546 <= ref_patch_with_borde_616;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1025_fu_3542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_19) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1025_fu_3542 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1025_fu_3542 <= ref_patch_with_borde_617;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1026_fu_3538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1026_fu_3538 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1026_fu_3538 <= ref_patch_with_borde_618;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1027_fu_3534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1027_fu_3534 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1027_fu_3534 <= ref_patch_with_borde_619;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1028_fu_3530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1028_fu_3530 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1028_fu_3530 <= ref_patch_with_borde_620;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1029_fu_3526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1029_fu_3526 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1029_fu_3526 <= ref_patch_with_borde_621;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1030_fu_3522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1030_fu_3522 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1030_fu_3522 <= ref_patch_with_borde_623;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1031_fu_3518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1031_fu_3518 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1031_fu_3518 <= ref_patch_with_borde_624;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1032_fu_3514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_20) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1032_fu_3514 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1032_fu_3514 <= ref_patch_with_borde_625;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1033_fu_3510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_21) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1033_fu_3510 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1033_fu_3510 <= ref_patch_with_borde_626;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1034_fu_3506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_22) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1034_fu_3506 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1034_fu_3506 <= ref_patch_with_borde_627;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1035_fu_3502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_23) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1035_fu_3502 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1035_fu_3502 <= ref_patch_with_borde_628;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1036_fu_3498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_24) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1036_fu_3498 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1036_fu_3498 <= ref_patch_with_borde_629;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1037_fu_3494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_25) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1037_fu_3494 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1037_fu_3494 <= ref_patch_with_borde_630;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1038_fu_3490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_26) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1038_fu_3490 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1038_fu_3490 <= ref_patch_with_borde_631;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1039_fu_3486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_27) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1039_fu_3486 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1039_fu_3486 <= ref_patch_with_borde_632;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1040_fu_3482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_28) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1040_fu_3482 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1040_fu_3482 <= ref_patch_with_borde_634;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1041_fu_3478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_29) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1041_fu_3478 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1041_fu_3478 <= ref_patch_with_borde_635;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1042_fu_3474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1042_fu_3474 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1042_fu_3474 <= ref_patch_with_borde_636;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1043_fu_3470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1043_fu_3470 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1043_fu_3470 <= ref_patch_with_borde_637;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1044_fu_3466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1044_fu_3466 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1044_fu_3466 <= ref_patch_with_borde_638;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1045_fu_3462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1045_fu_3462 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1045_fu_3462 <= ref_patch_with_borde_639;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1046_fu_3458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1046_fu_3458 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1046_fu_3458 <= ref_patch_with_borde_640;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1047_fu_3454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1047_fu_3454 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1047_fu_3454 <= ref_patch_with_borde_641;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1048_fu_3450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_30) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1048_fu_3450 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1048_fu_3450 <= ref_patch_with_borde_642;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1049_fu_3446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_31) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1049_fu_3446 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1049_fu_3446 <= ref_patch_with_borde_643;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1050_fu_3442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_32) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1050_fu_3442 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1050_fu_3442 <= ref_patch_with_borde_645;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1051_fu_3438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_33) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1051_fu_3438 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1051_fu_3438 <= ref_patch_with_borde_646;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1052_fu_3434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_34) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1052_fu_3434 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1052_fu_3434 <= ref_patch_with_borde_647;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1053_fu_3430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_35) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1053_fu_3430 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1053_fu_3430 <= ref_patch_with_borde_648;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1054_fu_3426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_36) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1054_fu_3426 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1054_fu_3426 <= ref_patch_with_borde_649;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1055_fu_3422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_37) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1055_fu_3422 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1055_fu_3422 <= ref_patch_with_borde_650;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1056_fu_3418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_38) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1056_fu_3418 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1056_fu_3418 <= ref_patch_with_borde_651;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1057_fu_3414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_39) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1057_fu_3414 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1057_fu_3414 <= ref_patch_with_borde_652;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1058_fu_3410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1058_fu_3410 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1058_fu_3410 <= ref_patch_with_borde_653;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1059_fu_3406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1059_fu_3406 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1059_fu_3406 <= ref_patch_with_borde_654;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1060_fu_3402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1060_fu_3402 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1060_fu_3402 <= ref_patch_with_borde_656;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1061_fu_3398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1061_fu_3398 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1061_fu_3398 <= ref_patch_with_borde_657;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1062_fu_3394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1062_fu_3394 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1062_fu_3394 <= ref_patch_with_borde_658;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1063_fu_3390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1063_fu_3390 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1063_fu_3390 <= ref_patch_with_borde_659;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1064_fu_3386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_40) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1064_fu_3386 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1064_fu_3386 <= ref_patch_with_borde_660;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1065_fu_3382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_41) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1065_fu_3382 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1065_fu_3382 <= ref_patch_with_borde_661;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1066_fu_3378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_42) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1066_fu_3378 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1066_fu_3378 <= ref_patch_with_borde_662;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1067_fu_3374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_43) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1067_fu_3374 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1067_fu_3374 <= ref_patch_with_borde_663;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1068_fu_3370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_44) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1068_fu_3370 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1068_fu_3370 <= ref_patch_with_borde_664;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1069_fu_3366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_45) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1069_fu_3366 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1069_fu_3366 <= ref_patch_with_borde_665;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1070_fu_3362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_46) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1070_fu_3362 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1070_fu_3362 <= ref_patch_with_borde_667;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1071_fu_3358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_47) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1071_fu_3358 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1071_fu_3358 <= ref_patch_with_borde_668;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1072_fu_3354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_48) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1072_fu_3354 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1072_fu_3354 <= ref_patch_with_borde_669;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1073_fu_3350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_49) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1073_fu_3350 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1073_fu_3350 <= ref_patch_with_borde_670;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1074_fu_3346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1074_fu_3346 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1074_fu_3346 <= ref_patch_with_borde_671;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1075_fu_3342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1075_fu_3342 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1075_fu_3342 <= ref_patch_with_borde_672;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1076_fu_3338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1076_fu_3338 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1076_fu_3338 <= ref_patch_with_borde_673;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1077_fu_3334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1077_fu_3334 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1077_fu_3334 <= ref_patch_with_borde_674;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1078_fu_3330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1078_fu_3330 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1078_fu_3330 <= ref_patch_with_borde_675;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1079_fu_3326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1079_fu_3326 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1079_fu_3326 <= ref_patch_with_borde_676;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1080_fu_3322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_50) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1080_fu_3322 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1080_fu_3322 <= ref_patch_with_borde_678;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1081_fu_3318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_51) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1081_fu_3318 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1081_fu_3318 <= ref_patch_with_borde_679;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1082_fu_3314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_52) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1082_fu_3314 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1082_fu_3314 <= ref_patch_with_borde_680;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1083_fu_3310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_53) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1083_fu_3310 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1083_fu_3310 <= ref_patch_with_borde_681;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1084_fu_3306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_54) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1084_fu_3306 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1084_fu_3306 <= ref_patch_with_borde_682;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1085_fu_3302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_55) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1085_fu_3302 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1085_fu_3302 <= ref_patch_with_borde_683;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1086_fu_3298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_56) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1086_fu_3298 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1086_fu_3298 <= ref_patch_with_borde_684;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1087_fu_3294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_57) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1087_fu_3294 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1087_fu_3294 <= ref_patch_with_borde_685;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1088_fu_3290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_58) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1088_fu_3290 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1088_fu_3290 <= ref_patch_with_borde_686;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1089_fu_3286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_59) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1089_fu_3286 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1089_fu_3286 <= ref_patch_with_borde_687;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1090_fu_3282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1090_fu_3282 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1090_fu_3282 <= ref_patch_with_borde_689;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1091_fu_3278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1091_fu_3278 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1091_fu_3278 <= ref_patch_with_borde_690;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1092_fu_3274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1092_fu_3274 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1092_fu_3274 <= ref_patch_with_borde_691;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1093_fu_3270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1093_fu_3270 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1093_fu_3270 <= ref_patch_with_borde_692;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1094_fu_3266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1094_fu_3266 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1094_fu_3266 <= ref_patch_with_borde_693;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1095_fu_3262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1095_fu_3262 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1095_fu_3262 <= ref_patch_with_borde_694;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1096_fu_3258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_60) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1096_fu_3258 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1096_fu_3258 <= ref_patch_with_borde_695;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1097_fu_3254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_61) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1097_fu_3254 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1097_fu_3254 <= ref_patch_with_borde_696;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1098_fu_3250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_62) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1098_fu_3250 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1098_fu_3250 <= ref_patch_with_borde_697;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1099_fu_3246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2)) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_79) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_78) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_77) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_76) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_75) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_74) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_73) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_72) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_71) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_70) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_69) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_68) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_67) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_66) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_65) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_64) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_63) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))))) then 
                ref_patch_with_borde_1099_fu_3246 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1099_fu_3246 <= ref_patch_with_borde_698;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1100_fu_3242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_0) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1100_fu_3242 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1100_fu_3242 <= ref_patch_with_borde_99;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1101_fu_3238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1101_fu_3238 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1101_fu_3238 <= ref_patch_with_borde_98;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1102_fu_3234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1102_fu_3234 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1102_fu_3234 <= ref_patch_with_borde_87;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1103_fu_3230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1103_fu_3230 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1103_fu_3230 <= ref_patch_with_borde_76;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1104_fu_3226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1104_fu_3226 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1104_fu_3226 <= ref_patch_with_borde_65;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1105_fu_3222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1105_fu_3222 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1105_fu_3222 <= ref_patch_with_borde_54;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1106_fu_3218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1106_fu_3218 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1106_fu_3218 <= ref_patch_with_borde_43;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1107_fu_3214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1107_fu_3214 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1107_fu_3214 <= ref_patch_with_borde_32;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1108_fu_3210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_8) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1108_fu_3210 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1108_fu_3210 <= ref_patch_with_borde_21;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1109_fu_3206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_9) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1109_fu_3206 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1109_fu_3206 <= ref_patch_with_borde_10;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1110_fu_3202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1110_fu_3202 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1110_fu_3202 <= ref_patch_with_borde_97;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1111_fu_3198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1111_fu_3198 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1111_fu_3198 <= ref_patch_with_borde_96;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1112_fu_3194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1112_fu_3194 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1112_fu_3194 <= ref_patch_with_borde_95;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1113_fu_3190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1113_fu_3190 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1113_fu_3190 <= ref_patch_with_borde_94;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1114_fu_3186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1114_fu_3186 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1114_fu_3186 <= ref_patch_with_borde_93;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1115_fu_3182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1115_fu_3182 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1115_fu_3182 <= ref_patch_with_borde_92;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1116_fu_3178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_10) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1116_fu_3178 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1116_fu_3178 <= ref_patch_with_borde_91;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1117_fu_3174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_11) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1117_fu_3174 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1117_fu_3174 <= ref_patch_with_borde_90;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1118_fu_3170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_12) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1118_fu_3170 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1118_fu_3170 <= ref_patch_with_borde_89;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1119_fu_3166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_13) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1119_fu_3166 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1119_fu_3166 <= ref_patch_with_borde_88;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1120_fu_3162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_14) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1120_fu_3162 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1120_fu_3162 <= ref_patch_with_borde_86;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1121_fu_3158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_15) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1121_fu_3158 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1121_fu_3158 <= ref_patch_with_borde_85;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1122_fu_3154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_16) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1122_fu_3154 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1122_fu_3154 <= ref_patch_with_borde_84;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1123_fu_3150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_17) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1123_fu_3150 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1123_fu_3150 <= ref_patch_with_borde_83;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1124_fu_3146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_18) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1124_fu_3146 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1124_fu_3146 <= ref_patch_with_borde_82;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1125_fu_3142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_19) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1125_fu_3142 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1125_fu_3142 <= ref_patch_with_borde_81;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1126_fu_3138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1126_fu_3138 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1126_fu_3138 <= ref_patch_with_borde_80;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1127_fu_3134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1127_fu_3134 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1127_fu_3134 <= ref_patch_with_borde_79;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1128_fu_3130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1128_fu_3130 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1128_fu_3130 <= ref_patch_with_borde_78;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1129_fu_3126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1129_fu_3126 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1129_fu_3126 <= ref_patch_with_borde_77;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1130_fu_3122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1130_fu_3122 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1130_fu_3122 <= ref_patch_with_borde_75;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1131_fu_3118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1131_fu_3118 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1131_fu_3118 <= ref_patch_with_borde_74;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1132_fu_3114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_20) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1132_fu_3114 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1132_fu_3114 <= ref_patch_with_borde_73;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1133_fu_3110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_21) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1133_fu_3110 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1133_fu_3110 <= ref_patch_with_borde_72;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1134_fu_3106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_22) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1134_fu_3106 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1134_fu_3106 <= ref_patch_with_borde_71;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1135_fu_3102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_23) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1135_fu_3102 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1135_fu_3102 <= ref_patch_with_borde_70;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1136_fu_3098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_24) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1136_fu_3098 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1136_fu_3098 <= ref_patch_with_borde_69;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1137_fu_3094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_25) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1137_fu_3094 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1137_fu_3094 <= ref_patch_with_borde_68;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1138_fu_3090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_26) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1138_fu_3090 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1138_fu_3090 <= ref_patch_with_borde_67;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1139_fu_3086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_27) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1139_fu_3086 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1139_fu_3086 <= ref_patch_with_borde_66;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1140_fu_3082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_28) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1140_fu_3082 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1140_fu_3082 <= ref_patch_with_borde_64;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1141_fu_3078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_29) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1141_fu_3078 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1141_fu_3078 <= ref_patch_with_borde_63;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1142_fu_3074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1142_fu_3074 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1142_fu_3074 <= ref_patch_with_borde_62;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1143_fu_3070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1143_fu_3070 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1143_fu_3070 <= ref_patch_with_borde_61;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1144_fu_3066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1144_fu_3066 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1144_fu_3066 <= ref_patch_with_borde_60;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1145_fu_3062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1145_fu_3062 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1145_fu_3062 <= ref_patch_with_borde_59;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1146_fu_3058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1146_fu_3058 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1146_fu_3058 <= ref_patch_with_borde_58;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1147_fu_3054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1147_fu_3054 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1147_fu_3054 <= ref_patch_with_borde_57;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1148_fu_3050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_30) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1148_fu_3050 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1148_fu_3050 <= ref_patch_with_borde_56;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1149_fu_3046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_31) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1149_fu_3046 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1149_fu_3046 <= ref_patch_with_borde_55;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1150_fu_3042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_32) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1150_fu_3042 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1150_fu_3042 <= ref_patch_with_borde_53;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1151_fu_3038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_33) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1151_fu_3038 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1151_fu_3038 <= ref_patch_with_borde_52;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1152_fu_3034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_34) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1152_fu_3034 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1152_fu_3034 <= ref_patch_with_borde_51;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1153_fu_3030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_35) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1153_fu_3030 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1153_fu_3030 <= ref_patch_with_borde_50;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1154_fu_3026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_36) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1154_fu_3026 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1154_fu_3026 <= ref_patch_with_borde_49;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1155_fu_3022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_37) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1155_fu_3022 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1155_fu_3022 <= ref_patch_with_borde_48;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1156_fu_3018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_38) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1156_fu_3018 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1156_fu_3018 <= ref_patch_with_borde_47;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1157_fu_3014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_39) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1157_fu_3014 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1157_fu_3014 <= ref_patch_with_borde_46;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1158_fu_3010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1158_fu_3010 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1158_fu_3010 <= ref_patch_with_borde_45;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1159_fu_3006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1159_fu_3006 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1159_fu_3006 <= ref_patch_with_borde_44;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1160_fu_3002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1160_fu_3002 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1160_fu_3002 <= ref_patch_with_borde_42;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1161_fu_2998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1161_fu_2998 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1161_fu_2998 <= ref_patch_with_borde_41;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1162_fu_2994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1162_fu_2994 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1162_fu_2994 <= ref_patch_with_borde_40;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1163_fu_2990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1163_fu_2990 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1163_fu_2990 <= ref_patch_with_borde_39;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1164_fu_2986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_40) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1164_fu_2986 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1164_fu_2986 <= ref_patch_with_borde_38;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1165_fu_2982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_41) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1165_fu_2982 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1165_fu_2982 <= ref_patch_with_borde_37;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1166_fu_2978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_42) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1166_fu_2978 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1166_fu_2978 <= ref_patch_with_borde_36;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1167_fu_2974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_43) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1167_fu_2974 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1167_fu_2974 <= ref_patch_with_borde_35;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1168_fu_2970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_44) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1168_fu_2970 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1168_fu_2970 <= ref_patch_with_borde_34;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1169_fu_2966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_45) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1169_fu_2966 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1169_fu_2966 <= ref_patch_with_borde_33;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1170_fu_2962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_46) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1170_fu_2962 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1170_fu_2962 <= ref_patch_with_borde_31;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1171_fu_2958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_47) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1171_fu_2958 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1171_fu_2958 <= ref_patch_with_borde_30;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1172_fu_2954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_48) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1172_fu_2954 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1172_fu_2954 <= ref_patch_with_borde_29;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1173_fu_2950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_49) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1173_fu_2950 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1173_fu_2950 <= ref_patch_with_borde_28;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1174_fu_2946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1174_fu_2946 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1174_fu_2946 <= ref_patch_with_borde_27;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1175_fu_2942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1175_fu_2942 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1175_fu_2942 <= ref_patch_with_borde_26;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1176_fu_2938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1176_fu_2938 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1176_fu_2938 <= ref_patch_with_borde_25;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1177_fu_2934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1177_fu_2934 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1177_fu_2934 <= ref_patch_with_borde_24;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1178_fu_2930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1178_fu_2930 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1178_fu_2930 <= ref_patch_with_borde_23;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1179_fu_2926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1179_fu_2926 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1179_fu_2926 <= ref_patch_with_borde_22;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1180_fu_2922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_50) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1180_fu_2922 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1180_fu_2922 <= ref_patch_with_borde_20;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1181_fu_2918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_51) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1181_fu_2918 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1181_fu_2918 <= ref_patch_with_borde_19;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1182_fu_2914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_52) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1182_fu_2914 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1182_fu_2914 <= ref_patch_with_borde_18;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1183_fu_2910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_53) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1183_fu_2910 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1183_fu_2910 <= ref_patch_with_borde_17;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1184_fu_2906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_54) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1184_fu_2906 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1184_fu_2906 <= ref_patch_with_borde_16;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1185_fu_2902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_55) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1185_fu_2902 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1185_fu_2902 <= ref_patch_with_borde_15;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1186_fu_2898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_56) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1186_fu_2898 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1186_fu_2898 <= ref_patch_with_borde_14;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1187_fu_2894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_57) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1187_fu_2894 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1187_fu_2894 <= ref_patch_with_borde_13;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1188_fu_2890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_58) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1188_fu_2890 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1188_fu_2890 <= ref_patch_with_borde_12;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1189_fu_2886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_59) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1189_fu_2886 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1189_fu_2886 <= ref_patch_with_borde_11;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1190_fu_2882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1190_fu_2882 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1190_fu_2882 <= ref_patch_with_borde_9;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1191_fu_2878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1191_fu_2878 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1191_fu_2878 <= ref_patch_with_borde_8;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1192_fu_2874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1192_fu_2874 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1192_fu_2874 <= ref_patch_with_borde_7;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1193_fu_2870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1193_fu_2870 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1193_fu_2870 <= ref_patch_with_borde_6;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1194_fu_2866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1194_fu_2866 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1194_fu_2866 <= ref_patch_with_borde_5;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1195_fu_2862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1195_fu_2862 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1195_fu_2862 <= ref_patch_with_borde_4;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1196_fu_2858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_60) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1196_fu_2858 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1196_fu_2858 <= ref_patch_with_borde_3;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1197_fu_2854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_61) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1197_fu_2854 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1197_fu_2854 <= ref_patch_with_borde_2;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1198_fu_2850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_62) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_1198_fu_2850 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1198_fu_2850 <= ref_patch_with_borde_1;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_1199_fu_2846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3)) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_79) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_78) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_77) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_76) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_75) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_74) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_73) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_72) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_71) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_70) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_69) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_68) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_67) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_66) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_65) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_64) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_63) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))))) then 
                ref_patch_with_borde_1199_fu_2846 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_1199_fu_2846 <= ref_patch_with_borde;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_800_fu_4442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_0) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_800_fu_4442 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_800_fu_4442 <= ref_patch_with_borde_399;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_801_fu_4438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_801_fu_4438 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_801_fu_4438 <= ref_patch_with_borde_400;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_802_fu_4434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_802_fu_4434 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_802_fu_4434 <= ref_patch_with_borde_411;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_803_fu_4430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_803_fu_4430 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_803_fu_4430 <= ref_patch_with_borde_422;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_804_fu_4426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_804_fu_4426 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_804_fu_4426 <= ref_patch_with_borde_433;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_805_fu_4422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_805_fu_4422 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_805_fu_4422 <= ref_patch_with_borde_444;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_806_fu_4418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_806_fu_4418 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_806_fu_4418 <= ref_patch_with_borde_455;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_807_fu_4414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_807_fu_4414 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_807_fu_4414 <= ref_patch_with_borde_466;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_808_fu_4410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_8) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_808_fu_4410 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_808_fu_4410 <= ref_patch_with_borde_477;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_809_fu_4406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_9) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_809_fu_4406 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_809_fu_4406 <= ref_patch_with_borde_488;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_810_fu_4402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_810_fu_4402 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_810_fu_4402 <= ref_patch_with_borde_401;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_811_fu_4398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_811_fu_4398 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_811_fu_4398 <= ref_patch_with_borde_402;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_812_fu_4394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_812_fu_4394 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_812_fu_4394 <= ref_patch_with_borde_403;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_813_fu_4390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_813_fu_4390 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_813_fu_4390 <= ref_patch_with_borde_404;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_814_fu_4386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_814_fu_4386 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_814_fu_4386 <= ref_patch_with_borde_405;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_815_fu_4382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_815_fu_4382 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_815_fu_4382 <= ref_patch_with_borde_406;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_816_fu_4378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_10) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_816_fu_4378 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_816_fu_4378 <= ref_patch_with_borde_407;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_817_fu_4374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_11) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_817_fu_4374 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_817_fu_4374 <= ref_patch_with_borde_408;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_818_fu_4370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_12) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_818_fu_4370 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_818_fu_4370 <= ref_patch_with_borde_409;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_819_fu_4366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_13) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_819_fu_4366 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_819_fu_4366 <= ref_patch_with_borde_410;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_820_fu_4362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_14) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_820_fu_4362 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_820_fu_4362 <= ref_patch_with_borde_412;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_821_fu_4358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_15) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_821_fu_4358 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_821_fu_4358 <= ref_patch_with_borde_413;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_822_fu_4354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_16) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_822_fu_4354 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_822_fu_4354 <= ref_patch_with_borde_414;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_823_fu_4350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_17) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_823_fu_4350 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_823_fu_4350 <= ref_patch_with_borde_415;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_824_fu_4346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_18) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_824_fu_4346 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_824_fu_4346 <= ref_patch_with_borde_416;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_825_fu_4342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_19) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_825_fu_4342 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_825_fu_4342 <= ref_patch_with_borde_417;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_826_fu_4338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_826_fu_4338 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_826_fu_4338 <= ref_patch_with_borde_418;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_827_fu_4334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_827_fu_4334 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_827_fu_4334 <= ref_patch_with_borde_419;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_828_fu_4330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_828_fu_4330 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_828_fu_4330 <= ref_patch_with_borde_420;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_829_fu_4326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_829_fu_4326 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_829_fu_4326 <= ref_patch_with_borde_421;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_830_fu_4322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_830_fu_4322 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_830_fu_4322 <= ref_patch_with_borde_423;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_831_fu_4318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_831_fu_4318 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_831_fu_4318 <= ref_patch_with_borde_424;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_832_fu_4314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_20) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_832_fu_4314 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_832_fu_4314 <= ref_patch_with_borde_425;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_833_fu_4310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_21) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_833_fu_4310 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_833_fu_4310 <= ref_patch_with_borde_426;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_834_fu_4306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_22) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_834_fu_4306 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_834_fu_4306 <= ref_patch_with_borde_427;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_835_fu_4302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_23) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_835_fu_4302 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_835_fu_4302 <= ref_patch_with_borde_428;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_836_fu_4298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_24) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_836_fu_4298 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_836_fu_4298 <= ref_patch_with_borde_429;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_837_fu_4294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_25) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_837_fu_4294 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_837_fu_4294 <= ref_patch_with_borde_430;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_838_fu_4290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_26) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_838_fu_4290 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_838_fu_4290 <= ref_patch_with_borde_431;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_839_fu_4286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_27) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_839_fu_4286 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_839_fu_4286 <= ref_patch_with_borde_432;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_840_fu_4282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_28) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_840_fu_4282 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_840_fu_4282 <= ref_patch_with_borde_434;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_841_fu_4278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_29) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_841_fu_4278 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_841_fu_4278 <= ref_patch_with_borde_435;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_842_fu_4274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_842_fu_4274 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_842_fu_4274 <= ref_patch_with_borde_436;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_843_fu_4270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_843_fu_4270 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_843_fu_4270 <= ref_patch_with_borde_437;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_844_fu_4266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_844_fu_4266 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_844_fu_4266 <= ref_patch_with_borde_438;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_845_fu_4262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_845_fu_4262 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_845_fu_4262 <= ref_patch_with_borde_439;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_846_fu_4258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_846_fu_4258 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_846_fu_4258 <= ref_patch_with_borde_440;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_847_fu_4254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_847_fu_4254 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_847_fu_4254 <= ref_patch_with_borde_441;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_848_fu_4250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_30) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_848_fu_4250 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_848_fu_4250 <= ref_patch_with_borde_442;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_849_fu_4246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_31) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_849_fu_4246 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_849_fu_4246 <= ref_patch_with_borde_443;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_850_fu_4242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_32) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_850_fu_4242 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_850_fu_4242 <= ref_patch_with_borde_445;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_851_fu_4238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_33) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_851_fu_4238 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_851_fu_4238 <= ref_patch_with_borde_446;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_852_fu_4234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_34) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_852_fu_4234 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_852_fu_4234 <= ref_patch_with_borde_447;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_853_fu_4230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_35) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_853_fu_4230 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_853_fu_4230 <= ref_patch_with_borde_448;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_854_fu_4226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_36) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_854_fu_4226 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_854_fu_4226 <= ref_patch_with_borde_449;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_855_fu_4222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_37) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_855_fu_4222 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_855_fu_4222 <= ref_patch_with_borde_450;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_856_fu_4218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_38) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_856_fu_4218 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_856_fu_4218 <= ref_patch_with_borde_451;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_857_fu_4214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_39) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_857_fu_4214 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_857_fu_4214 <= ref_patch_with_borde_452;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_858_fu_4210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_858_fu_4210 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_858_fu_4210 <= ref_patch_with_borde_453;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_859_fu_4206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_859_fu_4206 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_859_fu_4206 <= ref_patch_with_borde_454;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_860_fu_4202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_860_fu_4202 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_860_fu_4202 <= ref_patch_with_borde_456;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_861_fu_4198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_861_fu_4198 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_861_fu_4198 <= ref_patch_with_borde_457;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_862_fu_4194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_862_fu_4194 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_862_fu_4194 <= ref_patch_with_borde_458;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_863_fu_4190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_863_fu_4190 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_863_fu_4190 <= ref_patch_with_borde_459;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_864_fu_4186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_40) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_864_fu_4186 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_864_fu_4186 <= ref_patch_with_borde_460;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_865_fu_4182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_41) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_865_fu_4182 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_865_fu_4182 <= ref_patch_with_borde_461;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_866_fu_4178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_42) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_866_fu_4178 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_866_fu_4178 <= ref_patch_with_borde_462;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_867_fu_4174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_43) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_867_fu_4174 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_867_fu_4174 <= ref_patch_with_borde_463;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_868_fu_4170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_44) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_868_fu_4170 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_868_fu_4170 <= ref_patch_with_borde_464;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_869_fu_4166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_45) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_869_fu_4166 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_869_fu_4166 <= ref_patch_with_borde_465;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_870_fu_4162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_46) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_870_fu_4162 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_870_fu_4162 <= ref_patch_with_borde_467;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_871_fu_4158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_47) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_871_fu_4158 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_871_fu_4158 <= ref_patch_with_borde_468;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_872_fu_4154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_48) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_872_fu_4154 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_872_fu_4154 <= ref_patch_with_borde_469;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_873_fu_4150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_49) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_873_fu_4150 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_873_fu_4150 <= ref_patch_with_borde_470;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_874_fu_4146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_874_fu_4146 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_874_fu_4146 <= ref_patch_with_borde_471;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_875_fu_4142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_875_fu_4142 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_875_fu_4142 <= ref_patch_with_borde_472;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_876_fu_4138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_876_fu_4138 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_876_fu_4138 <= ref_patch_with_borde_473;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_877_fu_4134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_877_fu_4134 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_877_fu_4134 <= ref_patch_with_borde_474;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_878_fu_4130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_878_fu_4130 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_878_fu_4130 <= ref_patch_with_borde_475;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_879_fu_4126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_879_fu_4126 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_879_fu_4126 <= ref_patch_with_borde_476;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_880_fu_4122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_50) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_880_fu_4122 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_880_fu_4122 <= ref_patch_with_borde_478;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_881_fu_4118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_51) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_881_fu_4118 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_881_fu_4118 <= ref_patch_with_borde_479;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_882_fu_4114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_52) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_882_fu_4114 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_882_fu_4114 <= ref_patch_with_borde_480;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_883_fu_4110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_53) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_883_fu_4110 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_883_fu_4110 <= ref_patch_with_borde_481;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_884_fu_4106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_54) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_884_fu_4106 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_884_fu_4106 <= ref_patch_with_borde_482;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_885_fu_4102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_55) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_885_fu_4102 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_885_fu_4102 <= ref_patch_with_borde_483;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_886_fu_4098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_56) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_886_fu_4098 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_886_fu_4098 <= ref_patch_with_borde_484;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_887_fu_4094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_57) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_887_fu_4094 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_887_fu_4094 <= ref_patch_with_borde_485;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_888_fu_4090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_58) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_888_fu_4090 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_888_fu_4090 <= ref_patch_with_borde_486;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_889_fu_4086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_59) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_889_fu_4086 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_889_fu_4086 <= ref_patch_with_borde_487;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_890_fu_4082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_890_fu_4082 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_890_fu_4082 <= ref_patch_with_borde_489;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_891_fu_4078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_891_fu_4078 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_891_fu_4078 <= ref_patch_with_borde_490;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_892_fu_4074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_892_fu_4074 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_892_fu_4074 <= ref_patch_with_borde_491;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_893_fu_4070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_893_fu_4070 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_893_fu_4070 <= ref_patch_with_borde_492;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_894_fu_4066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_894_fu_4066 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_894_fu_4066 <= ref_patch_with_borde_493;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_895_fu_4062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_895_fu_4062 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_895_fu_4062 <= ref_patch_with_borde_494;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_896_fu_4058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_60) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_896_fu_4058 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_896_fu_4058 <= ref_patch_with_borde_495;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_897_fu_4054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_61) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_897_fu_4054 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_897_fu_4054 <= ref_patch_with_borde_496;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_898_fu_4050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_62) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_898_fu_4050 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_898_fu_4050 <= ref_patch_with_borde_497;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_899_fu_4046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0)) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_79) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_78) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_77) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_76) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_75) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_74) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_73) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_72) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_71) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_70) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_69) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_68) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_67) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_66) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_65) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_64) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_63) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))))) then 
                ref_patch_with_borde_899_fu_4046 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_899_fu_4046 <= ref_patch_with_borde_498;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_900_fu_4042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_0) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_900_fu_4042 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_900_fu_4042 <= ref_patch_with_borde_499;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_901_fu_4038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_901_fu_4038 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_901_fu_4038 <= ref_patch_with_borde_500;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_902_fu_4034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_902_fu_4034 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_902_fu_4034 <= ref_patch_with_borde_511;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_903_fu_4030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_903_fu_4030 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_903_fu_4030 <= ref_patch_with_borde_522;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_904_fu_4026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_904_fu_4026 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_904_fu_4026 <= ref_patch_with_borde_533;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_905_fu_4022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_905_fu_4022 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_905_fu_4022 <= ref_patch_with_borde_544;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_906_fu_4018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_906_fu_4018 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_906_fu_4018 <= ref_patch_with_borde_555;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_907_fu_4014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_907_fu_4014 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_907_fu_4014 <= ref_patch_with_borde_566;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_908_fu_4010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_8) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_908_fu_4010 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_908_fu_4010 <= ref_patch_with_borde_577;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_909_fu_4006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_9) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_909_fu_4006 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_909_fu_4006 <= ref_patch_with_borde_588;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_910_fu_4002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_910_fu_4002 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_910_fu_4002 <= ref_patch_with_borde_501;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_911_fu_3998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_911_fu_3998 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_911_fu_3998 <= ref_patch_with_borde_502;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_912_fu_3994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_912_fu_3994 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_912_fu_3994 <= ref_patch_with_borde_503;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_913_fu_3990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_913_fu_3990 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_913_fu_3990 <= ref_patch_with_borde_504;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_914_fu_3986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_914_fu_3986 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_914_fu_3986 <= ref_patch_with_borde_505;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_915_fu_3982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_915_fu_3982 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_915_fu_3982 <= ref_patch_with_borde_506;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_916_fu_3978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_10) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_916_fu_3978 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_916_fu_3978 <= ref_patch_with_borde_507;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_917_fu_3974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_11) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_917_fu_3974 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_917_fu_3974 <= ref_patch_with_borde_508;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_918_fu_3970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_12) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_918_fu_3970 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_918_fu_3970 <= ref_patch_with_borde_509;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_919_fu_3966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_13) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_919_fu_3966 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_919_fu_3966 <= ref_patch_with_borde_510;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_920_fu_3962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_14) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_920_fu_3962 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_920_fu_3962 <= ref_patch_with_borde_512;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_921_fu_3958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_15) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_921_fu_3958 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_921_fu_3958 <= ref_patch_with_borde_513;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_922_fu_3954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_16) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_922_fu_3954 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_922_fu_3954 <= ref_patch_with_borde_514;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_923_fu_3950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_17) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_923_fu_3950 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_923_fu_3950 <= ref_patch_with_borde_515;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_924_fu_3946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_18) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_924_fu_3946 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_924_fu_3946 <= ref_patch_with_borde_516;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_925_fu_3942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_19) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_925_fu_3942 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_925_fu_3942 <= ref_patch_with_borde_517;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_926_fu_3938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_926_fu_3938 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_926_fu_3938 <= ref_patch_with_borde_518;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_927_fu_3934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_927_fu_3934 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_927_fu_3934 <= ref_patch_with_borde_519;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_928_fu_3930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_928_fu_3930 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_928_fu_3930 <= ref_patch_with_borde_520;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_929_fu_3926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_929_fu_3926 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_929_fu_3926 <= ref_patch_with_borde_521;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_930_fu_3922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_930_fu_3922 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_930_fu_3922 <= ref_patch_with_borde_523;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_931_fu_3918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_931_fu_3918 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_931_fu_3918 <= ref_patch_with_borde_524;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_932_fu_3914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_20) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_932_fu_3914 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_932_fu_3914 <= ref_patch_with_borde_525;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_933_fu_3910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_21) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_933_fu_3910 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_933_fu_3910 <= ref_patch_with_borde_526;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_934_fu_3906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_22) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_934_fu_3906 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_934_fu_3906 <= ref_patch_with_borde_527;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_935_fu_3902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_23) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_935_fu_3902 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_935_fu_3902 <= ref_patch_with_borde_528;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_936_fu_3898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_24) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_936_fu_3898 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_936_fu_3898 <= ref_patch_with_borde_529;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_937_fu_3894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_25) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_937_fu_3894 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_937_fu_3894 <= ref_patch_with_borde_530;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_938_fu_3890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_26) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_938_fu_3890 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_938_fu_3890 <= ref_patch_with_borde_531;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_939_fu_3886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_27) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_939_fu_3886 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_939_fu_3886 <= ref_patch_with_borde_532;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_940_fu_3882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_28) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_940_fu_3882 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_940_fu_3882 <= ref_patch_with_borde_534;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_941_fu_3878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_29) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_941_fu_3878 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_941_fu_3878 <= ref_patch_with_borde_535;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_942_fu_3874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_942_fu_3874 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_942_fu_3874 <= ref_patch_with_borde_536;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_943_fu_3870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_943_fu_3870 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_943_fu_3870 <= ref_patch_with_borde_537;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_944_fu_3866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_944_fu_3866 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_944_fu_3866 <= ref_patch_with_borde_538;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_945_fu_3862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_945_fu_3862 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_945_fu_3862 <= ref_patch_with_borde_539;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_946_fu_3858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_946_fu_3858 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_946_fu_3858 <= ref_patch_with_borde_540;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_947_fu_3854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_947_fu_3854 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_947_fu_3854 <= ref_patch_with_borde_541;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_948_fu_3850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_30) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_948_fu_3850 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_948_fu_3850 <= ref_patch_with_borde_542;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_949_fu_3846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_31) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_949_fu_3846 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_949_fu_3846 <= ref_patch_with_borde_543;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_950_fu_3842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_32) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_950_fu_3842 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_950_fu_3842 <= ref_patch_with_borde_545;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_951_fu_3838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_33) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_951_fu_3838 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_951_fu_3838 <= ref_patch_with_borde_546;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_952_fu_3834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_34) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_952_fu_3834 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_952_fu_3834 <= ref_patch_with_borde_547;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_953_fu_3830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_35) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_953_fu_3830 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_953_fu_3830 <= ref_patch_with_borde_548;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_954_fu_3826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_36) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_954_fu_3826 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_954_fu_3826 <= ref_patch_with_borde_549;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_955_fu_3822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_37) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_955_fu_3822 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_955_fu_3822 <= ref_patch_with_borde_550;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_956_fu_3818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_38) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_956_fu_3818 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_956_fu_3818 <= ref_patch_with_borde_551;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_957_fu_3814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_39) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_957_fu_3814 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_957_fu_3814 <= ref_patch_with_borde_552;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_958_fu_3810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_958_fu_3810 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_958_fu_3810 <= ref_patch_with_borde_553;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_959_fu_3806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_959_fu_3806 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_959_fu_3806 <= ref_patch_with_borde_554;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_960_fu_3802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_960_fu_3802 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_960_fu_3802 <= ref_patch_with_borde_556;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_961_fu_3798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_961_fu_3798 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_961_fu_3798 <= ref_patch_with_borde_557;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_962_fu_3794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_962_fu_3794 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_962_fu_3794 <= ref_patch_with_borde_558;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_963_fu_3790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_963_fu_3790 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_963_fu_3790 <= ref_patch_with_borde_559;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_964_fu_3786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_40) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_964_fu_3786 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_964_fu_3786 <= ref_patch_with_borde_560;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_965_fu_3782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_41) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_965_fu_3782 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_965_fu_3782 <= ref_patch_with_borde_561;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_966_fu_3778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_42) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_966_fu_3778 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_966_fu_3778 <= ref_patch_with_borde_562;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_967_fu_3774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_43) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_967_fu_3774 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_967_fu_3774 <= ref_patch_with_borde_563;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_968_fu_3770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_44) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_968_fu_3770 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_968_fu_3770 <= ref_patch_with_borde_564;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_969_fu_3766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_45) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_969_fu_3766 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_969_fu_3766 <= ref_patch_with_borde_565;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_970_fu_3762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_46) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_970_fu_3762 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_970_fu_3762 <= ref_patch_with_borde_567;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_971_fu_3758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_47) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_971_fu_3758 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_971_fu_3758 <= ref_patch_with_borde_568;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_972_fu_3754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_48) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_972_fu_3754 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_972_fu_3754 <= ref_patch_with_borde_569;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_973_fu_3750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_49) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_973_fu_3750 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_973_fu_3750 <= ref_patch_with_borde_570;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_974_fu_3746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_974_fu_3746 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_974_fu_3746 <= ref_patch_with_borde_571;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_975_fu_3742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_975_fu_3742 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_975_fu_3742 <= ref_patch_with_borde_572;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_976_fu_3738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_976_fu_3738 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_976_fu_3738 <= ref_patch_with_borde_573;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_977_fu_3734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_977_fu_3734 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_977_fu_3734 <= ref_patch_with_borde_574;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_978_fu_3730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_978_fu_3730 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_978_fu_3730 <= ref_patch_with_borde_575;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_979_fu_3726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_979_fu_3726 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_979_fu_3726 <= ref_patch_with_borde_576;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_980_fu_3722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_50) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_980_fu_3722 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_980_fu_3722 <= ref_patch_with_borde_578;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_981_fu_3718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_51) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_981_fu_3718 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_981_fu_3718 <= ref_patch_with_borde_579;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_982_fu_3714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_52) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_982_fu_3714 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_982_fu_3714 <= ref_patch_with_borde_580;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_983_fu_3710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_53) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_983_fu_3710 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_983_fu_3710 <= ref_patch_with_borde_581;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_984_fu_3706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_54) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_984_fu_3706 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_984_fu_3706 <= ref_patch_with_borde_582;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_985_fu_3702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_55) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_985_fu_3702 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_985_fu_3702 <= ref_patch_with_borde_583;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_986_fu_3698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_56) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_986_fu_3698 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_986_fu_3698 <= ref_patch_with_borde_584;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_987_fu_3694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_57) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_987_fu_3694 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_987_fu_3694 <= ref_patch_with_borde_585;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_988_fu_3690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_58) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_988_fu_3690 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_988_fu_3690 <= ref_patch_with_borde_586;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_989_fu_3686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_59) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_989_fu_3686 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_989_fu_3686 <= ref_patch_with_borde_587;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_990_fu_3682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_990_fu_3682 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_990_fu_3682 <= ref_patch_with_borde_589;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_991_fu_3678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_991_fu_3678 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_991_fu_3678 <= ref_patch_with_borde_590;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_992_fu_3674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_992_fu_3674 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_992_fu_3674 <= ref_patch_with_borde_591;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_993_fu_3670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_993_fu_3670 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_993_fu_3670 <= ref_patch_with_borde_592;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_994_fu_3666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_994_fu_3666 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_994_fu_3666 <= ref_patch_with_borde_593;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_995_fu_3662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_995_fu_3662 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_995_fu_3662 <= ref_patch_with_borde_594;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_996_fu_3658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_60) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_996_fu_3658 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_996_fu_3658 <= ref_patch_with_borde_595;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_997_fu_3654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_61) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_997_fu_3654 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_997_fu_3654 <= ref_patch_with_borde_596;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_998_fu_3650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_62) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                ref_patch_with_borde_998_fu_3650 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_998_fu_3650 <= ref_patch_with_borde_597;
            end if; 
        end if;
    end process;

    ref_patch_with_borde_999_fu_3646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1)) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_79) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_78) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_77) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_76) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_75) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_74) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_73) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_72) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_71) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_70) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_69) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_68) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_67) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_66) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_65) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_64) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_63) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))))) then 
                ref_patch_with_borde_999_fu_3646 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                ref_patch_with_borde_999_fu_3646 <= ref_patch_with_borde_598;
            end if; 
        end if;
    end process;

    tmp_100_fu_2750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_17) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_100_fu_2750 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_100_fu_2750 <= ref_patch_with_borde_83;
            end if; 
        end if;
    end process;

    tmp_101_fu_2746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_18) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_101_fu_2746 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_101_fu_2746 <= ref_patch_with_borde_82;
            end if; 
        end if;
    end process;

    tmp_102_fu_2742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_19) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_102_fu_2742 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_102_fu_2742 <= ref_patch_with_borde_81;
            end if; 
        end if;
    end process;

    tmp_103_fu_2738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_103_fu_2738 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_103_fu_2738 <= ref_patch_with_borde_80;
            end if; 
        end if;
    end process;

    tmp_104_fu_2734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_104_fu_2734 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_104_fu_2734 <= ref_patch_with_borde_79;
            end if; 
        end if;
    end process;

    tmp_105_fu_2730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_105_fu_2730 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_105_fu_2730 <= ref_patch_with_borde_78;
            end if; 
        end if;
    end process;

    tmp_106_fu_2726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_106_fu_2726 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_106_fu_2726 <= ref_patch_with_borde_77;
            end if; 
        end if;
    end process;

    tmp_107_fu_2722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_107_fu_2722 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_107_fu_2722 <= ref_patch_with_borde_75;
            end if; 
        end if;
    end process;

    tmp_108_fu_2718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_108_fu_2718 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_108_fu_2718 <= ref_patch_with_borde_74;
            end if; 
        end if;
    end process;

    tmp_109_fu_2714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_20) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_109_fu_2714 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_109_fu_2714 <= ref_patch_with_borde_73;
            end if; 
        end if;
    end process;

    tmp_110_fu_2710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_21) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_110_fu_2710 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_110_fu_2710 <= ref_patch_with_borde_72;
            end if; 
        end if;
    end process;

    tmp_111_fu_2706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_22) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_111_fu_2706 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_111_fu_2706 <= ref_patch_with_borde_71;
            end if; 
        end if;
    end process;

    tmp_112_fu_2702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_23) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_112_fu_2702 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_112_fu_2702 <= ref_patch_with_borde_70;
            end if; 
        end if;
    end process;

    tmp_113_fu_2698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_24) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_113_fu_2698 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_113_fu_2698 <= ref_patch_with_borde_69;
            end if; 
        end if;
    end process;

    tmp_114_fu_2694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_25) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_114_fu_2694 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_114_fu_2694 <= ref_patch_with_borde_68;
            end if; 
        end if;
    end process;

    tmp_115_fu_2690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_26) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_115_fu_2690 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_115_fu_2690 <= ref_patch_with_borde_67;
            end if; 
        end if;
    end process;

    tmp_116_fu_2686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_27) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_116_fu_2686 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_116_fu_2686 <= ref_patch_with_borde_66;
            end if; 
        end if;
    end process;

    tmp_117_fu_2682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_28) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_117_fu_2682 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_117_fu_2682 <= ref_patch_with_borde_64;
            end if; 
        end if;
    end process;

    tmp_118_fu_2678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_29) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_118_fu_2678 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_118_fu_2678 <= ref_patch_with_borde_63;
            end if; 
        end if;
    end process;

    tmp_119_fu_2674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_119_fu_2674 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_119_fu_2674 <= ref_patch_with_borde_62;
            end if; 
        end if;
    end process;

    tmp_120_fu_2670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_120_fu_2670 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_120_fu_2670 <= ref_patch_with_borde_61;
            end if; 
        end if;
    end process;

    tmp_121_fu_2666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_121_fu_2666 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_121_fu_2666 <= ref_patch_with_borde_60;
            end if; 
        end if;
    end process;

    tmp_122_fu_2662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_122_fu_2662 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_122_fu_2662 <= ref_patch_with_borde_59;
            end if; 
        end if;
    end process;

    tmp_123_fu_2658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_123_fu_2658 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_123_fu_2658 <= ref_patch_with_borde_58;
            end if; 
        end if;
    end process;

    tmp_124_fu_2654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_124_fu_2654 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_124_fu_2654 <= ref_patch_with_borde_57;
            end if; 
        end if;
    end process;

    tmp_125_fu_2650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_30) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_125_fu_2650 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_125_fu_2650 <= ref_patch_with_borde_56;
            end if; 
        end if;
    end process;

    tmp_126_fu_2646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_31) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_126_fu_2646 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_126_fu_2646 <= ref_patch_with_borde_55;
            end if; 
        end if;
    end process;

    tmp_127_fu_2642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_32) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_127_fu_2642 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_127_fu_2642 <= ref_patch_with_borde_53;
            end if; 
        end if;
    end process;

    tmp_128_fu_2638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_33) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_128_fu_2638 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_128_fu_2638 <= ref_patch_with_borde_52;
            end if; 
        end if;
    end process;

    tmp_129_fu_2634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_34) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_129_fu_2634 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_129_fu_2634 <= ref_patch_with_borde_51;
            end if; 
        end if;
    end process;

    tmp_130_fu_2630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_35) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_130_fu_2630 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_130_fu_2630 <= ref_patch_with_borde_50;
            end if; 
        end if;
    end process;

    tmp_131_fu_2626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_36) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_131_fu_2626 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_131_fu_2626 <= ref_patch_with_borde_49;
            end if; 
        end if;
    end process;

    tmp_132_fu_2622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_37) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_132_fu_2622 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_132_fu_2622 <= ref_patch_with_borde_48;
            end if; 
        end if;
    end process;

    tmp_133_fu_2618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_38) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_133_fu_2618 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_133_fu_2618 <= ref_patch_with_borde_47;
            end if; 
        end if;
    end process;

    tmp_134_fu_2614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_39) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_134_fu_2614 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_134_fu_2614 <= ref_patch_with_borde_46;
            end if; 
        end if;
    end process;

    tmp_135_fu_2610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_135_fu_2610 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_135_fu_2610 <= ref_patch_with_borde_45;
            end if; 
        end if;
    end process;

    tmp_136_fu_2606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_136_fu_2606 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_136_fu_2606 <= ref_patch_with_borde_44;
            end if; 
        end if;
    end process;

    tmp_137_fu_2602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_137_fu_2602 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_137_fu_2602 <= ref_patch_with_borde_42;
            end if; 
        end if;
    end process;

    tmp_138_fu_2598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_138_fu_2598 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_138_fu_2598 <= ref_patch_with_borde_41;
            end if; 
        end if;
    end process;

    tmp_139_fu_2594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_139_fu_2594 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_139_fu_2594 <= ref_patch_with_borde_40;
            end if; 
        end if;
    end process;

    tmp_140_fu_2590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_140_fu_2590 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_140_fu_2590 <= ref_patch_with_borde_39;
            end if; 
        end if;
    end process;

    tmp_141_fu_2586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_40) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_141_fu_2586 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_141_fu_2586 <= ref_patch_with_borde_38;
            end if; 
        end if;
    end process;

    tmp_142_fu_2582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_41) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_142_fu_2582 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_142_fu_2582 <= ref_patch_with_borde_37;
            end if; 
        end if;
    end process;

    tmp_143_fu_2578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_42) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_143_fu_2578 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_143_fu_2578 <= ref_patch_with_borde_36;
            end if; 
        end if;
    end process;

    tmp_144_fu_2574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_43) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_144_fu_2574 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_144_fu_2574 <= ref_patch_with_borde_35;
            end if; 
        end if;
    end process;

    tmp_145_fu_2570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_44) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_145_fu_2570 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_145_fu_2570 <= ref_patch_with_borde_34;
            end if; 
        end if;
    end process;

    tmp_146_fu_2566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_45) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_146_fu_2566 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_146_fu_2566 <= ref_patch_with_borde_33;
            end if; 
        end if;
    end process;

    tmp_147_fu_2562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_46) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_147_fu_2562 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_147_fu_2562 <= ref_patch_with_borde_31;
            end if; 
        end if;
    end process;

    tmp_148_fu_2558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_47) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_148_fu_2558 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_148_fu_2558 <= ref_patch_with_borde_30;
            end if; 
        end if;
    end process;

    tmp_149_fu_2554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_48) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_149_fu_2554 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_149_fu_2554 <= ref_patch_with_borde_29;
            end if; 
        end if;
    end process;

    tmp_150_fu_2550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_49) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_150_fu_2550 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_150_fu_2550 <= ref_patch_with_borde_28;
            end if; 
        end if;
    end process;

    tmp_151_fu_2546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_151_fu_2546 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_151_fu_2546 <= ref_patch_with_borde_27;
            end if; 
        end if;
    end process;

    tmp_152_fu_2542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_152_fu_2542 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_152_fu_2542 <= ref_patch_with_borde_26;
            end if; 
        end if;
    end process;

    tmp_153_fu_2538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_153_fu_2538 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_153_fu_2538 <= ref_patch_with_borde_25;
            end if; 
        end if;
    end process;

    tmp_154_fu_2534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_154_fu_2534 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_154_fu_2534 <= ref_patch_with_borde_24;
            end if; 
        end if;
    end process;

    tmp_155_fu_2530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_155_fu_2530 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_155_fu_2530 <= ref_patch_with_borde_23;
            end if; 
        end if;
    end process;

    tmp_156_fu_2526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_156_fu_2526 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_156_fu_2526 <= ref_patch_with_borde_22;
            end if; 
        end if;
    end process;

    tmp_157_fu_2522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_50) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_157_fu_2522 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_157_fu_2522 <= ref_patch_with_borde_20;
            end if; 
        end if;
    end process;

    tmp_158_fu_2518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_51) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_158_fu_2518 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_158_fu_2518 <= ref_patch_with_borde_19;
            end if; 
        end if;
    end process;

    tmp_159_fu_2514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_52) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_159_fu_2514 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_159_fu_2514 <= ref_patch_with_borde_18;
            end if; 
        end if;
    end process;

    tmp_160_fu_2510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_53) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_160_fu_2510 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_160_fu_2510 <= ref_patch_with_borde_17;
            end if; 
        end if;
    end process;

    tmp_161_fu_2506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_54) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_161_fu_2506 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_161_fu_2506 <= ref_patch_with_borde_16;
            end if; 
        end if;
    end process;

    tmp_162_fu_2502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_55) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_162_fu_2502 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_162_fu_2502 <= ref_patch_with_borde_15;
            end if; 
        end if;
    end process;

    tmp_163_fu_2498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_56) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_163_fu_2498 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_163_fu_2498 <= ref_patch_with_borde_14;
            end if; 
        end if;
    end process;

    tmp_164_fu_2494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_57) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_164_fu_2494 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_164_fu_2494 <= ref_patch_with_borde_13;
            end if; 
        end if;
    end process;

    tmp_165_fu_2490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_58) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_165_fu_2490 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_165_fu_2490 <= ref_patch_with_borde_12;
            end if; 
        end if;
    end process;

    tmp_166_fu_2486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_59) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_166_fu_2486 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_166_fu_2486 <= ref_patch_with_borde_11;
            end if; 
        end if;
    end process;

    tmp_167_fu_2482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_167_fu_2482 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_167_fu_2482 <= ref_patch_with_borde_9;
            end if; 
        end if;
    end process;

    tmp_168_fu_2478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_168_fu_2478 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_168_fu_2478 <= ref_patch_with_borde_8;
            end if; 
        end if;
    end process;

    tmp_169_fu_2474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_169_fu_2474 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_169_fu_2474 <= ref_patch_with_borde_7;
            end if; 
        end if;
    end process;

    tmp_170_fu_2470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_170_fu_2470 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_170_fu_2470 <= ref_patch_with_borde_6;
            end if; 
        end if;
    end process;

    tmp_171_fu_2466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_171_fu_2466 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_171_fu_2466 <= ref_patch_with_borde_5;
            end if; 
        end if;
    end process;

    tmp_172_fu_2462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_172_fu_2462 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_172_fu_2462 <= ref_patch_with_borde_4;
            end if; 
        end if;
    end process;

    tmp_173_fu_2458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_60) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_173_fu_2458 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_173_fu_2458 <= ref_patch_with_borde_3;
            end if; 
        end if;
    end process;

    tmp_174_fu_2454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_61) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_174_fu_2454 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_174_fu_2454 <= ref_patch_with_borde_2;
            end if; 
        end if;
    end process;

    tmp_175_fu_2450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_62) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_175_fu_2450 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_175_fu_2450 <= ref_patch_with_borde_1;
            end if; 
        end if;
    end process;

    tmp_176_fu_2446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3)) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_79) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_78) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_77) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_76) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_75) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_74) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_73) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_72) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_71) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_70) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_69) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_68) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_67) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_66) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_65) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_64) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_63) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3))))) then 
                tmp_176_fu_2446 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_176_fu_2446 <= ref_patch_with_borde;
            end if; 
        end if;
    end process;

    tmp_177_fu_2442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_0) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_177_fu_2442 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_177_fu_2442 <= ref_patch_with_borde_599;
            end if; 
        end if;
    end process;

    tmp_178_fu_2438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_178_fu_2438 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_178_fu_2438 <= ref_patch_with_borde_600;
            end if; 
        end if;
    end process;

    tmp_179_fu_2434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_179_fu_2434 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_179_fu_2434 <= ref_patch_with_borde_611;
            end if; 
        end if;
    end process;

    tmp_180_fu_2430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_180_fu_2430 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_180_fu_2430 <= ref_patch_with_borde_622;
            end if; 
        end if;
    end process;

    tmp_181_fu_2426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_181_fu_2426 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_181_fu_2426 <= ref_patch_with_borde_633;
            end if; 
        end if;
    end process;

    tmp_182_fu_2422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_182_fu_2422 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_182_fu_2422 <= ref_patch_with_borde_644;
            end if; 
        end if;
    end process;

    tmp_183_fu_2418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_183_fu_2418 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_183_fu_2418 <= ref_patch_with_borde_655;
            end if; 
        end if;
    end process;

    tmp_184_fu_2414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_184_fu_2414 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_184_fu_2414 <= ref_patch_with_borde_666;
            end if; 
        end if;
    end process;

    tmp_185_fu_2410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_8) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_185_fu_2410 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_185_fu_2410 <= ref_patch_with_borde_677;
            end if; 
        end if;
    end process;

    tmp_186_fu_2406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_9) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_186_fu_2406 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_186_fu_2406 <= ref_patch_with_borde_688;
            end if; 
        end if;
    end process;

    tmp_187_fu_2402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_187_fu_2402 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_187_fu_2402 <= ref_patch_with_borde_601;
            end if; 
        end if;
    end process;

    tmp_188_fu_2398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_188_fu_2398 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_188_fu_2398 <= ref_patch_with_borde_602;
            end if; 
        end if;
    end process;

    tmp_189_fu_2394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_189_fu_2394 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_189_fu_2394 <= ref_patch_with_borde_603;
            end if; 
        end if;
    end process;

    tmp_190_fu_2390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_190_fu_2390 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_190_fu_2390 <= ref_patch_with_borde_604;
            end if; 
        end if;
    end process;

    tmp_191_fu_2386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_191_fu_2386 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_191_fu_2386 <= ref_patch_with_borde_605;
            end if; 
        end if;
    end process;

    tmp_192_fu_2382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_192_fu_2382 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_192_fu_2382 <= ref_patch_with_borde_606;
            end if; 
        end if;
    end process;

    tmp_193_fu_2378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_10) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_193_fu_2378 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_193_fu_2378 <= ref_patch_with_borde_607;
            end if; 
        end if;
    end process;

    tmp_194_fu_2374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_11) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_194_fu_2374 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_194_fu_2374 <= ref_patch_with_borde_608;
            end if; 
        end if;
    end process;

    tmp_195_fu_2370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_12) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_195_fu_2370 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_195_fu_2370 <= ref_patch_with_borde_609;
            end if; 
        end if;
    end process;

    tmp_196_fu_2366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_13) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_196_fu_2366 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_196_fu_2366 <= ref_patch_with_borde_610;
            end if; 
        end if;
    end process;

    tmp_197_fu_2362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_14) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_197_fu_2362 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_197_fu_2362 <= ref_patch_with_borde_612;
            end if; 
        end if;
    end process;

    tmp_198_fu_2358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_15) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_198_fu_2358 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_198_fu_2358 <= ref_patch_with_borde_613;
            end if; 
        end if;
    end process;

    tmp_199_fu_2354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_16) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_199_fu_2354 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_199_fu_2354 <= ref_patch_with_borde_614;
            end if; 
        end if;
    end process;

    tmp_200_fu_2350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_17) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_200_fu_2350 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_200_fu_2350 <= ref_patch_with_borde_615;
            end if; 
        end if;
    end process;

    tmp_201_fu_2346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_18) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_201_fu_2346 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_201_fu_2346 <= ref_patch_with_borde_616;
            end if; 
        end if;
    end process;

    tmp_202_fu_2342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_19) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_202_fu_2342 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_202_fu_2342 <= ref_patch_with_borde_617;
            end if; 
        end if;
    end process;

    tmp_203_fu_2338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_203_fu_2338 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_203_fu_2338 <= ref_patch_with_borde_618;
            end if; 
        end if;
    end process;

    tmp_204_fu_2334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_204_fu_2334 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_204_fu_2334 <= ref_patch_with_borde_619;
            end if; 
        end if;
    end process;

    tmp_205_fu_2330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_205_fu_2330 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_205_fu_2330 <= ref_patch_with_borde_620;
            end if; 
        end if;
    end process;

    tmp_206_fu_2326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_206_fu_2326 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_206_fu_2326 <= ref_patch_with_borde_621;
            end if; 
        end if;
    end process;

    tmp_207_fu_2322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_207_fu_2322 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_207_fu_2322 <= ref_patch_with_borde_623;
            end if; 
        end if;
    end process;

    tmp_208_fu_2318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_208_fu_2318 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_208_fu_2318 <= ref_patch_with_borde_624;
            end if; 
        end if;
    end process;

    tmp_209_fu_2314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_20) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_209_fu_2314 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_209_fu_2314 <= ref_patch_with_borde_625;
            end if; 
        end if;
    end process;

    tmp_210_fu_2310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_21) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_210_fu_2310 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_210_fu_2310 <= ref_patch_with_borde_626;
            end if; 
        end if;
    end process;

    tmp_211_fu_2306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_22) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_211_fu_2306 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_211_fu_2306 <= ref_patch_with_borde_627;
            end if; 
        end if;
    end process;

    tmp_212_fu_2302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_23) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_212_fu_2302 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_212_fu_2302 <= ref_patch_with_borde_628;
            end if; 
        end if;
    end process;

    tmp_213_fu_2298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_24) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_213_fu_2298 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_213_fu_2298 <= ref_patch_with_borde_629;
            end if; 
        end if;
    end process;

    tmp_214_fu_2294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_25) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_214_fu_2294 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_214_fu_2294 <= ref_patch_with_borde_630;
            end if; 
        end if;
    end process;

    tmp_215_fu_2290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_26) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_215_fu_2290 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_215_fu_2290 <= ref_patch_with_borde_631;
            end if; 
        end if;
    end process;

    tmp_216_fu_2286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_27) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_216_fu_2286 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_216_fu_2286 <= ref_patch_with_borde_632;
            end if; 
        end if;
    end process;

    tmp_217_fu_2282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_28) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_217_fu_2282 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_217_fu_2282 <= ref_patch_with_borde_634;
            end if; 
        end if;
    end process;

    tmp_218_fu_2278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_29) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_218_fu_2278 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_218_fu_2278 <= ref_patch_with_borde_635;
            end if; 
        end if;
    end process;

    tmp_219_fu_2274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_219_fu_2274 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_219_fu_2274 <= ref_patch_with_borde_636;
            end if; 
        end if;
    end process;

    tmp_220_fu_2270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_220_fu_2270 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_220_fu_2270 <= ref_patch_with_borde_637;
            end if; 
        end if;
    end process;

    tmp_221_fu_2266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_221_fu_2266 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_221_fu_2266 <= ref_patch_with_borde_638;
            end if; 
        end if;
    end process;

    tmp_222_fu_2262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_222_fu_2262 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_222_fu_2262 <= ref_patch_with_borde_639;
            end if; 
        end if;
    end process;

    tmp_223_fu_2258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_223_fu_2258 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_223_fu_2258 <= ref_patch_with_borde_640;
            end if; 
        end if;
    end process;

    tmp_224_fu_2254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_224_fu_2254 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_224_fu_2254 <= ref_patch_with_borde_641;
            end if; 
        end if;
    end process;

    tmp_225_fu_2250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_30) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_225_fu_2250 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_225_fu_2250 <= ref_patch_with_borde_642;
            end if; 
        end if;
    end process;

    tmp_226_fu_2246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_31) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_226_fu_2246 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_226_fu_2246 <= ref_patch_with_borde_643;
            end if; 
        end if;
    end process;

    tmp_227_fu_2242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_32) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_227_fu_2242 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_227_fu_2242 <= ref_patch_with_borde_645;
            end if; 
        end if;
    end process;

    tmp_228_fu_2238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_33) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_228_fu_2238 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_228_fu_2238 <= ref_patch_with_borde_646;
            end if; 
        end if;
    end process;

    tmp_229_fu_2234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_34) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_229_fu_2234 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_229_fu_2234 <= ref_patch_with_borde_647;
            end if; 
        end if;
    end process;

    tmp_230_fu_2230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_35) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_230_fu_2230 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_230_fu_2230 <= ref_patch_with_borde_648;
            end if; 
        end if;
    end process;

    tmp_231_fu_2226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_36) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_231_fu_2226 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_231_fu_2226 <= ref_patch_with_borde_649;
            end if; 
        end if;
    end process;

    tmp_232_fu_2222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_37) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_232_fu_2222 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_232_fu_2222 <= ref_patch_with_borde_650;
            end if; 
        end if;
    end process;

    tmp_233_fu_2218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_38) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_233_fu_2218 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_233_fu_2218 <= ref_patch_with_borde_651;
            end if; 
        end if;
    end process;

    tmp_234_fu_2214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_39) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_234_fu_2214 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_234_fu_2214 <= ref_patch_with_borde_652;
            end if; 
        end if;
    end process;

    tmp_235_fu_2210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_235_fu_2210 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_235_fu_2210 <= ref_patch_with_borde_653;
            end if; 
        end if;
    end process;

    tmp_236_fu_2206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_236_fu_2206 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_236_fu_2206 <= ref_patch_with_borde_654;
            end if; 
        end if;
    end process;

    tmp_237_fu_2202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_237_fu_2202 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_237_fu_2202 <= ref_patch_with_borde_656;
            end if; 
        end if;
    end process;

    tmp_238_fu_2198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_238_fu_2198 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_238_fu_2198 <= ref_patch_with_borde_657;
            end if; 
        end if;
    end process;

    tmp_239_fu_2194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_239_fu_2194 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_239_fu_2194 <= ref_patch_with_borde_658;
            end if; 
        end if;
    end process;

    tmp_240_fu_2190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_240_fu_2190 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_240_fu_2190 <= ref_patch_with_borde_659;
            end if; 
        end if;
    end process;

    tmp_241_fu_2186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_40) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_241_fu_2186 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_241_fu_2186 <= ref_patch_with_borde_660;
            end if; 
        end if;
    end process;

    tmp_242_fu_2182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_41) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_242_fu_2182 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_242_fu_2182 <= ref_patch_with_borde_661;
            end if; 
        end if;
    end process;

    tmp_243_fu_2178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_42) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_243_fu_2178 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_243_fu_2178 <= ref_patch_with_borde_662;
            end if; 
        end if;
    end process;

    tmp_244_fu_2174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_43) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_244_fu_2174 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_244_fu_2174 <= ref_patch_with_borde_663;
            end if; 
        end if;
    end process;

    tmp_245_fu_2170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_44) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_245_fu_2170 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_245_fu_2170 <= ref_patch_with_borde_664;
            end if; 
        end if;
    end process;

    tmp_246_fu_2166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_45) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_246_fu_2166 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_246_fu_2166 <= ref_patch_with_borde_665;
            end if; 
        end if;
    end process;

    tmp_247_fu_2162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_46) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_247_fu_2162 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_247_fu_2162 <= ref_patch_with_borde_667;
            end if; 
        end if;
    end process;

    tmp_248_fu_2158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_47) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_248_fu_2158 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_248_fu_2158 <= ref_patch_with_borde_668;
            end if; 
        end if;
    end process;

    tmp_249_fu_2154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_48) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_249_fu_2154 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_249_fu_2154 <= ref_patch_with_borde_669;
            end if; 
        end if;
    end process;

    tmp_250_fu_2150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_49) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_250_fu_2150 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_250_fu_2150 <= ref_patch_with_borde_670;
            end if; 
        end if;
    end process;

    tmp_251_fu_2146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_251_fu_2146 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_251_fu_2146 <= ref_patch_with_borde_671;
            end if; 
        end if;
    end process;

    tmp_252_fu_2142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_252_fu_2142 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_252_fu_2142 <= ref_patch_with_borde_672;
            end if; 
        end if;
    end process;

    tmp_253_fu_2138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_253_fu_2138 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_253_fu_2138 <= ref_patch_with_borde_673;
            end if; 
        end if;
    end process;

    tmp_254_fu_2134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_254_fu_2134 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_254_fu_2134 <= ref_patch_with_borde_674;
            end if; 
        end if;
    end process;

    tmp_255_fu_2130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_255_fu_2130 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_255_fu_2130 <= ref_patch_with_borde_675;
            end if; 
        end if;
    end process;

    tmp_256_fu_2126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_256_fu_2126 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_256_fu_2126 <= ref_patch_with_borde_676;
            end if; 
        end if;
    end process;

    tmp_257_fu_2122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_50) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_257_fu_2122 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_257_fu_2122 <= ref_patch_with_borde_678;
            end if; 
        end if;
    end process;

    tmp_258_fu_2118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_51) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_258_fu_2118 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_258_fu_2118 <= ref_patch_with_borde_679;
            end if; 
        end if;
    end process;

    tmp_259_fu_2114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_52) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_259_fu_2114 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_259_fu_2114 <= ref_patch_with_borde_680;
            end if; 
        end if;
    end process;

    tmp_260_fu_2110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_53) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_260_fu_2110 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_260_fu_2110 <= ref_patch_with_borde_681;
            end if; 
        end if;
    end process;

    tmp_261_fu_2106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_54) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_261_fu_2106 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_261_fu_2106 <= ref_patch_with_borde_682;
            end if; 
        end if;
    end process;

    tmp_262_fu_2102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_55) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_262_fu_2102 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_262_fu_2102 <= ref_patch_with_borde_683;
            end if; 
        end if;
    end process;

    tmp_263_fu_2098_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_56) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_263_fu_2098 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_263_fu_2098 <= ref_patch_with_borde_684;
            end if; 
        end if;
    end process;

    tmp_264_fu_2094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_57) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_264_fu_2094 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_264_fu_2094 <= ref_patch_with_borde_685;
            end if; 
        end if;
    end process;

    tmp_265_fu_2090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_58) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_265_fu_2090 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_265_fu_2090 <= ref_patch_with_borde_686;
            end if; 
        end if;
    end process;

    tmp_266_fu_2086_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_59) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_266_fu_2086 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_266_fu_2086 <= ref_patch_with_borde_687;
            end if; 
        end if;
    end process;

    tmp_267_fu_2082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_267_fu_2082 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_267_fu_2082 <= ref_patch_with_borde_689;
            end if; 
        end if;
    end process;

    tmp_268_fu_2078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_268_fu_2078 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_268_fu_2078 <= ref_patch_with_borde_690;
            end if; 
        end if;
    end process;

    tmp_269_fu_2074_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_269_fu_2074 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_269_fu_2074 <= ref_patch_with_borde_691;
            end if; 
        end if;
    end process;

    tmp_270_fu_2070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_270_fu_2070 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_270_fu_2070 <= ref_patch_with_borde_692;
            end if; 
        end if;
    end process;

    tmp_271_fu_2066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_271_fu_2066 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_271_fu_2066 <= ref_patch_with_borde_693;
            end if; 
        end if;
    end process;

    tmp_272_fu_2062_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_272_fu_2062 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_272_fu_2062 <= ref_patch_with_borde_694;
            end if; 
        end if;
    end process;

    tmp_273_fu_2058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_60) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_273_fu_2058 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_273_fu_2058 <= ref_patch_with_borde_695;
            end if; 
        end if;
    end process;

    tmp_274_fu_2054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_61) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_274_fu_2054 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_274_fu_2054 <= ref_patch_with_borde_696;
            end if; 
        end if;
    end process;

    tmp_275_fu_2050_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_62) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_275_fu_2050 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_275_fu_2050 <= ref_patch_with_borde_697;
            end if; 
        end if;
    end process;

    tmp_276_fu_2046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2)) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_79) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_78) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_77) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_76) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_75) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_74) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_73) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_72) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_71) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_70) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_69) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_68) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_67) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_66) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_65) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_64) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_63) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_2))))) then 
                tmp_276_fu_2046 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_276_fu_2046 <= ref_patch_with_borde_698;
            end if; 
        end if;
    end process;

    tmp_277_fu_2042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_0) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_277_fu_2042 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_277_fu_2042 <= ref_patch_with_borde_499;
            end if; 
        end if;
    end process;

    tmp_278_fu_2038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_278_fu_2038 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_278_fu_2038 <= ref_patch_with_borde_500;
            end if; 
        end if;
    end process;

    tmp_279_fu_2034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_279_fu_2034 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_279_fu_2034 <= ref_patch_with_borde_511;
            end if; 
        end if;
    end process;

    tmp_280_fu_2030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_280_fu_2030 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_280_fu_2030 <= ref_patch_with_borde_522;
            end if; 
        end if;
    end process;

    tmp_281_fu_2026_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_281_fu_2026 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_281_fu_2026 <= ref_patch_with_borde_533;
            end if; 
        end if;
    end process;

    tmp_282_fu_2022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_282_fu_2022 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_282_fu_2022 <= ref_patch_with_borde_544;
            end if; 
        end if;
    end process;

    tmp_283_fu_2018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_283_fu_2018 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_283_fu_2018 <= ref_patch_with_borde_555;
            end if; 
        end if;
    end process;

    tmp_284_fu_2014_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_284_fu_2014 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_284_fu_2014 <= ref_patch_with_borde_566;
            end if; 
        end if;
    end process;

    tmp_285_fu_2010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_8) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_285_fu_2010 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_285_fu_2010 <= ref_patch_with_borde_577;
            end if; 
        end if;
    end process;

    tmp_286_fu_2006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_9) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_286_fu_2006 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_286_fu_2006 <= ref_patch_with_borde_588;
            end if; 
        end if;
    end process;

    tmp_287_fu_2002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_287_fu_2002 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_287_fu_2002 <= ref_patch_with_borde_501;
            end if; 
        end if;
    end process;

    tmp_288_fu_1998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_288_fu_1998 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_288_fu_1998 <= ref_patch_with_borde_502;
            end if; 
        end if;
    end process;

    tmp_289_fu_1994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_289_fu_1994 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_289_fu_1994 <= ref_patch_with_borde_503;
            end if; 
        end if;
    end process;

    tmp_290_fu_1990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_290_fu_1990 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_290_fu_1990 <= ref_patch_with_borde_504;
            end if; 
        end if;
    end process;

    tmp_291_fu_1986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_291_fu_1986 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_291_fu_1986 <= ref_patch_with_borde_505;
            end if; 
        end if;
    end process;

    tmp_292_fu_1982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_292_fu_1982 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_292_fu_1982 <= ref_patch_with_borde_506;
            end if; 
        end if;
    end process;

    tmp_293_fu_1978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_10) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_293_fu_1978 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_293_fu_1978 <= ref_patch_with_borde_507;
            end if; 
        end if;
    end process;

    tmp_294_fu_1974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_11) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_294_fu_1974 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_294_fu_1974 <= ref_patch_with_borde_508;
            end if; 
        end if;
    end process;

    tmp_295_fu_1970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_12) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_295_fu_1970 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_295_fu_1970 <= ref_patch_with_borde_509;
            end if; 
        end if;
    end process;

    tmp_296_fu_1966_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_13) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_296_fu_1966 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_296_fu_1966 <= ref_patch_with_borde_510;
            end if; 
        end if;
    end process;

    tmp_297_fu_1962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_14) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_297_fu_1962 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_297_fu_1962 <= ref_patch_with_borde_512;
            end if; 
        end if;
    end process;

    tmp_298_fu_1958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_15) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_298_fu_1958 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_298_fu_1958 <= ref_patch_with_borde_513;
            end if; 
        end if;
    end process;

    tmp_299_fu_1954_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_16) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_299_fu_1954 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_299_fu_1954 <= ref_patch_with_borde_514;
            end if; 
        end if;
    end process;

    tmp_300_fu_1950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_17) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_300_fu_1950 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_300_fu_1950 <= ref_patch_with_borde_515;
            end if; 
        end if;
    end process;

    tmp_301_fu_1946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_18) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_301_fu_1946 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_301_fu_1946 <= ref_patch_with_borde_516;
            end if; 
        end if;
    end process;

    tmp_302_fu_1942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_19) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_302_fu_1942 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_302_fu_1942 <= ref_patch_with_borde_517;
            end if; 
        end if;
    end process;

    tmp_303_fu_1938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_303_fu_1938 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_303_fu_1938 <= ref_patch_with_borde_518;
            end if; 
        end if;
    end process;

    tmp_304_fu_1934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_304_fu_1934 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_304_fu_1934 <= ref_patch_with_borde_519;
            end if; 
        end if;
    end process;

    tmp_305_fu_1930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_305_fu_1930 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_305_fu_1930 <= ref_patch_with_borde_520;
            end if; 
        end if;
    end process;

    tmp_306_fu_1926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_306_fu_1926 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_306_fu_1926 <= ref_patch_with_borde_521;
            end if; 
        end if;
    end process;

    tmp_307_fu_1922_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_307_fu_1922 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_307_fu_1922 <= ref_patch_with_borde_523;
            end if; 
        end if;
    end process;

    tmp_308_fu_1918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_308_fu_1918 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_308_fu_1918 <= ref_patch_with_borde_524;
            end if; 
        end if;
    end process;

    tmp_309_fu_1914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_20) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_309_fu_1914 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_309_fu_1914 <= ref_patch_with_borde_525;
            end if; 
        end if;
    end process;

    tmp_310_fu_1910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_21) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_310_fu_1910 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_310_fu_1910 <= ref_patch_with_borde_526;
            end if; 
        end if;
    end process;

    tmp_311_fu_1906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_22) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_311_fu_1906 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_311_fu_1906 <= ref_patch_with_borde_527;
            end if; 
        end if;
    end process;

    tmp_312_fu_1902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_23) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_312_fu_1902 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_312_fu_1902 <= ref_patch_with_borde_528;
            end if; 
        end if;
    end process;

    tmp_313_fu_1898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_24) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_313_fu_1898 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_313_fu_1898 <= ref_patch_with_borde_529;
            end if; 
        end if;
    end process;

    tmp_314_fu_1894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_25) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_314_fu_1894 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_314_fu_1894 <= ref_patch_with_borde_530;
            end if; 
        end if;
    end process;

    tmp_315_fu_1890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_26) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_315_fu_1890 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_315_fu_1890 <= ref_patch_with_borde_531;
            end if; 
        end if;
    end process;

    tmp_316_fu_1886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_27) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_316_fu_1886 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_316_fu_1886 <= ref_patch_with_borde_532;
            end if; 
        end if;
    end process;

    tmp_317_fu_1882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_28) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_317_fu_1882 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_317_fu_1882 <= ref_patch_with_borde_534;
            end if; 
        end if;
    end process;

    tmp_318_fu_1878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_29) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_318_fu_1878 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_318_fu_1878 <= ref_patch_with_borde_535;
            end if; 
        end if;
    end process;

    tmp_319_fu_1874_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_319_fu_1874 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_319_fu_1874 <= ref_patch_with_borde_536;
            end if; 
        end if;
    end process;

    tmp_320_fu_1870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_320_fu_1870 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_320_fu_1870 <= ref_patch_with_borde_537;
            end if; 
        end if;
    end process;

    tmp_321_fu_1866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_321_fu_1866 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_321_fu_1866 <= ref_patch_with_borde_538;
            end if; 
        end if;
    end process;

    tmp_322_fu_1862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_322_fu_1862 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_322_fu_1862 <= ref_patch_with_borde_539;
            end if; 
        end if;
    end process;

    tmp_323_fu_1858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_323_fu_1858 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_323_fu_1858 <= ref_patch_with_borde_540;
            end if; 
        end if;
    end process;

    tmp_324_fu_1854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_324_fu_1854 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_324_fu_1854 <= ref_patch_with_borde_541;
            end if; 
        end if;
    end process;

    tmp_325_fu_1850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_30) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_325_fu_1850 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_325_fu_1850 <= ref_patch_with_borde_542;
            end if; 
        end if;
    end process;

    tmp_326_fu_1846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_31) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_326_fu_1846 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_326_fu_1846 <= ref_patch_with_borde_543;
            end if; 
        end if;
    end process;

    tmp_327_fu_1842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_32) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_327_fu_1842 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_327_fu_1842 <= ref_patch_with_borde_545;
            end if; 
        end if;
    end process;

    tmp_328_fu_1838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_33) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_328_fu_1838 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_328_fu_1838 <= ref_patch_with_borde_546;
            end if; 
        end if;
    end process;

    tmp_329_fu_1834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_34) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_329_fu_1834 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_329_fu_1834 <= ref_patch_with_borde_547;
            end if; 
        end if;
    end process;

    tmp_330_fu_1830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_35) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_330_fu_1830 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_330_fu_1830 <= ref_patch_with_borde_548;
            end if; 
        end if;
    end process;

    tmp_331_fu_1826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_36) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_331_fu_1826 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_331_fu_1826 <= ref_patch_with_borde_549;
            end if; 
        end if;
    end process;

    tmp_332_fu_1822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_37) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_332_fu_1822 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_332_fu_1822 <= ref_patch_with_borde_550;
            end if; 
        end if;
    end process;

    tmp_333_fu_1818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_38) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_333_fu_1818 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_333_fu_1818 <= ref_patch_with_borde_551;
            end if; 
        end if;
    end process;

    tmp_334_fu_1814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_39) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_334_fu_1814 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_334_fu_1814 <= ref_patch_with_borde_552;
            end if; 
        end if;
    end process;

    tmp_335_fu_1810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_335_fu_1810 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_335_fu_1810 <= ref_patch_with_borde_553;
            end if; 
        end if;
    end process;

    tmp_336_fu_1806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_336_fu_1806 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_336_fu_1806 <= ref_patch_with_borde_554;
            end if; 
        end if;
    end process;

    tmp_337_fu_1802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_337_fu_1802 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_337_fu_1802 <= ref_patch_with_borde_556;
            end if; 
        end if;
    end process;

    tmp_338_fu_1798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_338_fu_1798 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_338_fu_1798 <= ref_patch_with_borde_557;
            end if; 
        end if;
    end process;

    tmp_339_fu_1794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_339_fu_1794 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_339_fu_1794 <= ref_patch_with_borde_558;
            end if; 
        end if;
    end process;

    tmp_340_fu_1790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_340_fu_1790 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_340_fu_1790 <= ref_patch_with_borde_559;
            end if; 
        end if;
    end process;

    tmp_341_fu_1786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_40) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_341_fu_1786 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_341_fu_1786 <= ref_patch_with_borde_560;
            end if; 
        end if;
    end process;

    tmp_342_fu_1782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_41) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_342_fu_1782 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_342_fu_1782 <= ref_patch_with_borde_561;
            end if; 
        end if;
    end process;

    tmp_343_fu_1778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_42) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_343_fu_1778 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_343_fu_1778 <= ref_patch_with_borde_562;
            end if; 
        end if;
    end process;

    tmp_344_fu_1774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_43) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_344_fu_1774 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_344_fu_1774 <= ref_patch_with_borde_563;
            end if; 
        end if;
    end process;

    tmp_345_fu_1770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_44) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_345_fu_1770 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_345_fu_1770 <= ref_patch_with_borde_564;
            end if; 
        end if;
    end process;

    tmp_346_fu_1766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_45) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_346_fu_1766 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_346_fu_1766 <= ref_patch_with_borde_565;
            end if; 
        end if;
    end process;

    tmp_347_fu_1762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_46) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_347_fu_1762 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_347_fu_1762 <= ref_patch_with_borde_567;
            end if; 
        end if;
    end process;

    tmp_348_fu_1758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_47) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_348_fu_1758 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_348_fu_1758 <= ref_patch_with_borde_568;
            end if; 
        end if;
    end process;

    tmp_349_fu_1754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_48) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_349_fu_1754 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_349_fu_1754 <= ref_patch_with_borde_569;
            end if; 
        end if;
    end process;

    tmp_350_fu_1750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_49) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_350_fu_1750 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_350_fu_1750 <= ref_patch_with_borde_570;
            end if; 
        end if;
    end process;

    tmp_351_fu_1746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_351_fu_1746 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_351_fu_1746 <= ref_patch_with_borde_571;
            end if; 
        end if;
    end process;

    tmp_352_fu_1742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_352_fu_1742 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_352_fu_1742 <= ref_patch_with_borde_572;
            end if; 
        end if;
    end process;

    tmp_353_fu_1738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_353_fu_1738 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_353_fu_1738 <= ref_patch_with_borde_573;
            end if; 
        end if;
    end process;

    tmp_354_fu_1734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_354_fu_1734 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_354_fu_1734 <= ref_patch_with_borde_574;
            end if; 
        end if;
    end process;

    tmp_355_fu_1730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_355_fu_1730 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_355_fu_1730 <= ref_patch_with_borde_575;
            end if; 
        end if;
    end process;

    tmp_356_fu_1726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_356_fu_1726 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_356_fu_1726 <= ref_patch_with_borde_576;
            end if; 
        end if;
    end process;

    tmp_357_fu_1722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_50) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_357_fu_1722 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_357_fu_1722 <= ref_patch_with_borde_578;
            end if; 
        end if;
    end process;

    tmp_358_fu_1718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_51) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_358_fu_1718 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_358_fu_1718 <= ref_patch_with_borde_579;
            end if; 
        end if;
    end process;

    tmp_359_fu_1714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_52) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_359_fu_1714 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_359_fu_1714 <= ref_patch_with_borde_580;
            end if; 
        end if;
    end process;

    tmp_360_fu_1710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_53) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_360_fu_1710 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_360_fu_1710 <= ref_patch_with_borde_581;
            end if; 
        end if;
    end process;

    tmp_361_fu_1706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_54) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_361_fu_1706 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_361_fu_1706 <= ref_patch_with_borde_582;
            end if; 
        end if;
    end process;

    tmp_362_fu_1702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_55) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_362_fu_1702 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_362_fu_1702 <= ref_patch_with_borde_583;
            end if; 
        end if;
    end process;

    tmp_363_fu_1698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_56) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_363_fu_1698 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_363_fu_1698 <= ref_patch_with_borde_584;
            end if; 
        end if;
    end process;

    tmp_364_fu_1694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_57) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_364_fu_1694 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_364_fu_1694 <= ref_patch_with_borde_585;
            end if; 
        end if;
    end process;

    tmp_365_fu_1690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_58) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_365_fu_1690 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_365_fu_1690 <= ref_patch_with_borde_586;
            end if; 
        end if;
    end process;

    tmp_366_fu_1686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_59) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_366_fu_1686 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_366_fu_1686 <= ref_patch_with_borde_587;
            end if; 
        end if;
    end process;

    tmp_367_fu_1682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_367_fu_1682 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_367_fu_1682 <= ref_patch_with_borde_589;
            end if; 
        end if;
    end process;

    tmp_368_fu_1678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_368_fu_1678 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_368_fu_1678 <= ref_patch_with_borde_590;
            end if; 
        end if;
    end process;

    tmp_369_fu_1674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_369_fu_1674 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_369_fu_1674 <= ref_patch_with_borde_591;
            end if; 
        end if;
    end process;

    tmp_370_fu_1670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_370_fu_1670 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_370_fu_1670 <= ref_patch_with_borde_592;
            end if; 
        end if;
    end process;

    tmp_371_fu_1666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_371_fu_1666 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_371_fu_1666 <= ref_patch_with_borde_593;
            end if; 
        end if;
    end process;

    tmp_372_fu_1662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_372_fu_1662 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_372_fu_1662 <= ref_patch_with_borde_594;
            end if; 
        end if;
    end process;

    tmp_373_fu_1658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_60) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_373_fu_1658 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_373_fu_1658 <= ref_patch_with_borde_595;
            end if; 
        end if;
    end process;

    tmp_374_fu_1654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_61) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_374_fu_1654 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_374_fu_1654 <= ref_patch_with_borde_596;
            end if; 
        end if;
    end process;

    tmp_375_fu_1650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_62) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_375_fu_1650 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_375_fu_1650 <= ref_patch_with_borde_597;
            end if; 
        end if;
    end process;

    tmp_376_fu_1646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1)) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_79) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_78) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_77) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_76) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_75) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_74) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_73) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_72) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_71) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_70) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_69) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_68) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_67) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_66) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_65) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_64) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_63) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_1))))) then 
                tmp_376_fu_1646 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_376_fu_1646 <= ref_patch_with_borde_598;
            end if; 
        end if;
    end process;

    tmp_377_fu_1642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_0) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_377_fu_1642 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_377_fu_1642 <= ref_patch_with_borde_399;
            end if; 
        end if;
    end process;

    tmp_378_fu_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_378_fu_1638 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_378_fu_1638 <= ref_patch_with_borde_400;
            end if; 
        end if;
    end process;

    tmp_379_fu_1634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_379_fu_1634 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_379_fu_1634 <= ref_patch_with_borde_411;
            end if; 
        end if;
    end process;

    tmp_380_fu_1630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_380_fu_1630 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_380_fu_1630 <= ref_patch_with_borde_422;
            end if; 
        end if;
    end process;

    tmp_381_fu_1626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_381_fu_1626 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_381_fu_1626 <= ref_patch_with_borde_433;
            end if; 
        end if;
    end process;

    tmp_382_fu_1622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_382_fu_1622 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_382_fu_1622 <= ref_patch_with_borde_444;
            end if; 
        end if;
    end process;

    tmp_383_fu_1618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_383_fu_1618 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_383_fu_1618 <= ref_patch_with_borde_455;
            end if; 
        end if;
    end process;

    tmp_384_fu_1614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_384_fu_1614 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_384_fu_1614 <= ref_patch_with_borde_466;
            end if; 
        end if;
    end process;

    tmp_385_fu_1610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_8) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_385_fu_1610 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_385_fu_1610 <= ref_patch_with_borde_477;
            end if; 
        end if;
    end process;

    tmp_386_fu_1606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_9) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_386_fu_1606 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_386_fu_1606 <= ref_patch_with_borde_488;
            end if; 
        end if;
    end process;

    tmp_387_fu_1602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_387_fu_1602 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_387_fu_1602 <= ref_patch_with_borde_401;
            end if; 
        end if;
    end process;

    tmp_388_fu_1598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_388_fu_1598 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_388_fu_1598 <= ref_patch_with_borde_402;
            end if; 
        end if;
    end process;

    tmp_389_fu_1594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_389_fu_1594 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_389_fu_1594 <= ref_patch_with_borde_403;
            end if; 
        end if;
    end process;

    tmp_390_fu_1590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_390_fu_1590 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_390_fu_1590 <= ref_patch_with_borde_404;
            end if; 
        end if;
    end process;

    tmp_391_fu_1586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_391_fu_1586 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_391_fu_1586 <= ref_patch_with_borde_405;
            end if; 
        end if;
    end process;

    tmp_392_fu_1582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_392_fu_1582 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_392_fu_1582 <= ref_patch_with_borde_406;
            end if; 
        end if;
    end process;

    tmp_393_fu_1578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_10) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_393_fu_1578 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_393_fu_1578 <= ref_patch_with_borde_407;
            end if; 
        end if;
    end process;

    tmp_394_fu_1574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_11) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_394_fu_1574 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_394_fu_1574 <= ref_patch_with_borde_408;
            end if; 
        end if;
    end process;

    tmp_395_fu_1570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_12) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_395_fu_1570 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_395_fu_1570 <= ref_patch_with_borde_409;
            end if; 
        end if;
    end process;

    tmp_396_fu_1566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_13) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_396_fu_1566 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_396_fu_1566 <= ref_patch_with_borde_410;
            end if; 
        end if;
    end process;

    tmp_397_fu_1562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_14) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_397_fu_1562 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_397_fu_1562 <= ref_patch_with_borde_412;
            end if; 
        end if;
    end process;

    tmp_398_fu_1558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_15) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_398_fu_1558 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_398_fu_1558 <= ref_patch_with_borde_413;
            end if; 
        end if;
    end process;

    tmp_399_fu_1554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_16) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_399_fu_1554 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_399_fu_1554 <= ref_patch_with_borde_414;
            end if; 
        end if;
    end process;

    tmp_400_fu_1550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_17) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_400_fu_1550 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_400_fu_1550 <= ref_patch_with_borde_415;
            end if; 
        end if;
    end process;

    tmp_401_fu_1546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_18) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_401_fu_1546 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_401_fu_1546 <= ref_patch_with_borde_416;
            end if; 
        end if;
    end process;

    tmp_402_fu_1542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_19) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_402_fu_1542 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_402_fu_1542 <= ref_patch_with_borde_417;
            end if; 
        end if;
    end process;

    tmp_403_fu_1538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_403_fu_1538 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_403_fu_1538 <= ref_patch_with_borde_418;
            end if; 
        end if;
    end process;

    tmp_404_fu_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_404_fu_1534 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_404_fu_1534 <= ref_patch_with_borde_419;
            end if; 
        end if;
    end process;

    tmp_405_fu_1530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_405_fu_1530 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_405_fu_1530 <= ref_patch_with_borde_420;
            end if; 
        end if;
    end process;

    tmp_406_fu_1526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_406_fu_1526 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_406_fu_1526 <= ref_patch_with_borde_421;
            end if; 
        end if;
    end process;

    tmp_407_fu_1522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_407_fu_1522 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_407_fu_1522 <= ref_patch_with_borde_423;
            end if; 
        end if;
    end process;

    tmp_408_fu_1518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_408_fu_1518 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_408_fu_1518 <= ref_patch_with_borde_424;
            end if; 
        end if;
    end process;

    tmp_409_fu_1514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_20) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_409_fu_1514 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_409_fu_1514 <= ref_patch_with_borde_425;
            end if; 
        end if;
    end process;

    tmp_410_fu_1510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_21) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_410_fu_1510 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_410_fu_1510 <= ref_patch_with_borde_426;
            end if; 
        end if;
    end process;

    tmp_411_fu_1506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_22) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_411_fu_1506 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_411_fu_1506 <= ref_patch_with_borde_427;
            end if; 
        end if;
    end process;

    tmp_412_fu_1502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_23) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_412_fu_1502 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_412_fu_1502 <= ref_patch_with_borde_428;
            end if; 
        end if;
    end process;

    tmp_413_fu_1498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_24) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_413_fu_1498 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_413_fu_1498 <= ref_patch_with_borde_429;
            end if; 
        end if;
    end process;

    tmp_414_fu_1494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_25) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_414_fu_1494 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_414_fu_1494 <= ref_patch_with_borde_430;
            end if; 
        end if;
    end process;

    tmp_415_fu_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_26) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_415_fu_1490 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_415_fu_1490 <= ref_patch_with_borde_431;
            end if; 
        end if;
    end process;

    tmp_416_fu_1486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_27) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_416_fu_1486 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_416_fu_1486 <= ref_patch_with_borde_432;
            end if; 
        end if;
    end process;

    tmp_417_fu_1482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_28) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_417_fu_1482 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_417_fu_1482 <= ref_patch_with_borde_434;
            end if; 
        end if;
    end process;

    tmp_418_fu_1478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_29) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_418_fu_1478 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_418_fu_1478 <= ref_patch_with_borde_435;
            end if; 
        end if;
    end process;

    tmp_419_fu_1474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_419_fu_1474 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_419_fu_1474 <= ref_patch_with_borde_436;
            end if; 
        end if;
    end process;

    tmp_420_fu_1470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_420_fu_1470 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_420_fu_1470 <= ref_patch_with_borde_437;
            end if; 
        end if;
    end process;

    tmp_421_fu_1466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_421_fu_1466 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_421_fu_1466 <= ref_patch_with_borde_438;
            end if; 
        end if;
    end process;

    tmp_422_fu_1462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_422_fu_1462 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_422_fu_1462 <= ref_patch_with_borde_439;
            end if; 
        end if;
    end process;

    tmp_423_fu_1458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_423_fu_1458 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_423_fu_1458 <= ref_patch_with_borde_440;
            end if; 
        end if;
    end process;

    tmp_424_fu_1454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_424_fu_1454 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_424_fu_1454 <= ref_patch_with_borde_441;
            end if; 
        end if;
    end process;

    tmp_425_fu_1450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_30) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_425_fu_1450 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_425_fu_1450 <= ref_patch_with_borde_442;
            end if; 
        end if;
    end process;

    tmp_426_fu_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_31) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_426_fu_1446 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_426_fu_1446 <= ref_patch_with_borde_443;
            end if; 
        end if;
    end process;

    tmp_427_fu_1442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_32) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_427_fu_1442 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_427_fu_1442 <= ref_patch_with_borde_445;
            end if; 
        end if;
    end process;

    tmp_428_fu_1438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_33) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_428_fu_1438 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_428_fu_1438 <= ref_patch_with_borde_446;
            end if; 
        end if;
    end process;

    tmp_429_fu_1434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_34) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_429_fu_1434 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_429_fu_1434 <= ref_patch_with_borde_447;
            end if; 
        end if;
    end process;

    tmp_430_fu_1430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_35) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_430_fu_1430 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_430_fu_1430 <= ref_patch_with_borde_448;
            end if; 
        end if;
    end process;

    tmp_431_fu_1426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_36) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_431_fu_1426 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_431_fu_1426 <= ref_patch_with_borde_449;
            end if; 
        end if;
    end process;

    tmp_432_fu_1422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_37) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_432_fu_1422 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_432_fu_1422 <= ref_patch_with_borde_450;
            end if; 
        end if;
    end process;

    tmp_433_fu_1418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_38) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_433_fu_1418 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_433_fu_1418 <= ref_patch_with_borde_451;
            end if; 
        end if;
    end process;

    tmp_434_fu_1414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_39) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_434_fu_1414 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_434_fu_1414 <= ref_patch_with_borde_452;
            end if; 
        end if;
    end process;

    tmp_435_fu_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_435_fu_1410 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_435_fu_1410 <= ref_patch_with_borde_453;
            end if; 
        end if;
    end process;

    tmp_436_fu_1406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_436_fu_1406 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_436_fu_1406 <= ref_patch_with_borde_454;
            end if; 
        end if;
    end process;

    tmp_437_fu_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_437_fu_1402 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_437_fu_1402 <= ref_patch_with_borde_456;
            end if; 
        end if;
    end process;

    tmp_438_fu_1398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_438_fu_1398 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_438_fu_1398 <= ref_patch_with_borde_457;
            end if; 
        end if;
    end process;

    tmp_439_fu_1394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_439_fu_1394 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_439_fu_1394 <= ref_patch_with_borde_458;
            end if; 
        end if;
    end process;

    tmp_440_fu_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_440_fu_1390 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_440_fu_1390 <= ref_patch_with_borde_459;
            end if; 
        end if;
    end process;

    tmp_441_fu_1386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_40) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_441_fu_1386 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_441_fu_1386 <= ref_patch_with_borde_460;
            end if; 
        end if;
    end process;

    tmp_442_fu_1382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_41) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_442_fu_1382 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_442_fu_1382 <= ref_patch_with_borde_461;
            end if; 
        end if;
    end process;

    tmp_443_fu_1378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_42) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_443_fu_1378 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_443_fu_1378 <= ref_patch_with_borde_462;
            end if; 
        end if;
    end process;

    tmp_444_fu_1374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_43) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_444_fu_1374 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_444_fu_1374 <= ref_patch_with_borde_463;
            end if; 
        end if;
    end process;

    tmp_445_fu_1370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_44) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_445_fu_1370 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_445_fu_1370 <= ref_patch_with_borde_464;
            end if; 
        end if;
    end process;

    tmp_446_fu_1366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_45) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_446_fu_1366 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_446_fu_1366 <= ref_patch_with_borde_465;
            end if; 
        end if;
    end process;

    tmp_447_fu_1362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_46) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_447_fu_1362 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_447_fu_1362 <= ref_patch_with_borde_467;
            end if; 
        end if;
    end process;

    tmp_448_fu_1358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_47) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_448_fu_1358 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_448_fu_1358 <= ref_patch_with_borde_468;
            end if; 
        end if;
    end process;

    tmp_449_fu_1354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_48) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_449_fu_1354 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_449_fu_1354 <= ref_patch_with_borde_469;
            end if; 
        end if;
    end process;

    tmp_450_fu_1350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_49) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_450_fu_1350 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_450_fu_1350 <= ref_patch_with_borde_470;
            end if; 
        end if;
    end process;

    tmp_451_fu_1346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_451_fu_1346 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_451_fu_1346 <= ref_patch_with_borde_471;
            end if; 
        end if;
    end process;

    tmp_452_fu_1342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_452_fu_1342 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_452_fu_1342 <= ref_patch_with_borde_472;
            end if; 
        end if;
    end process;

    tmp_453_fu_1338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_453_fu_1338 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_453_fu_1338 <= ref_patch_with_borde_473;
            end if; 
        end if;
    end process;

    tmp_454_fu_1334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_454_fu_1334 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_454_fu_1334 <= ref_patch_with_borde_474;
            end if; 
        end if;
    end process;

    tmp_455_fu_1330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_455_fu_1330 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_455_fu_1330 <= ref_patch_with_borde_475;
            end if; 
        end if;
    end process;

    tmp_456_fu_1326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_456_fu_1326 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_456_fu_1326 <= ref_patch_with_borde_476;
            end if; 
        end if;
    end process;

    tmp_457_fu_1322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_50) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_457_fu_1322 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_457_fu_1322 <= ref_patch_with_borde_478;
            end if; 
        end if;
    end process;

    tmp_458_fu_1318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_51) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_458_fu_1318 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_458_fu_1318 <= ref_patch_with_borde_479;
            end if; 
        end if;
    end process;

    tmp_459_fu_1314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_52) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_459_fu_1314 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_459_fu_1314 <= ref_patch_with_borde_480;
            end if; 
        end if;
    end process;

    tmp_460_fu_1310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_53) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_460_fu_1310 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_460_fu_1310 <= ref_patch_with_borde_481;
            end if; 
        end if;
    end process;

    tmp_461_fu_1306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_54) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_461_fu_1306 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_461_fu_1306 <= ref_patch_with_borde_482;
            end if; 
        end if;
    end process;

    tmp_462_fu_1302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_55) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_462_fu_1302 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_462_fu_1302 <= ref_patch_with_borde_483;
            end if; 
        end if;
    end process;

    tmp_463_fu_1298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_56) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_463_fu_1298 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_463_fu_1298 <= ref_patch_with_borde_484;
            end if; 
        end if;
    end process;

    tmp_464_fu_1294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_57) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_464_fu_1294 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_464_fu_1294 <= ref_patch_with_borde_485;
            end if; 
        end if;
    end process;

    tmp_465_fu_1290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_58) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_465_fu_1290 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_465_fu_1290 <= ref_patch_with_borde_486;
            end if; 
        end if;
    end process;

    tmp_466_fu_1286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_59) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_466_fu_1286 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_466_fu_1286 <= ref_patch_with_borde_487;
            end if; 
        end if;
    end process;

    tmp_467_fu_1282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_467_fu_1282 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_467_fu_1282 <= ref_patch_with_borde_489;
            end if; 
        end if;
    end process;

    tmp_468_fu_1278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_468_fu_1278 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_468_fu_1278 <= ref_patch_with_borde_490;
            end if; 
        end if;
    end process;

    tmp_469_fu_1274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_469_fu_1274 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_469_fu_1274 <= ref_patch_with_borde_491;
            end if; 
        end if;
    end process;

    tmp_470_fu_1270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_470_fu_1270 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_470_fu_1270 <= ref_patch_with_borde_492;
            end if; 
        end if;
    end process;

    tmp_471_fu_1266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_471_fu_1266 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_471_fu_1266 <= ref_patch_with_borde_493;
            end if; 
        end if;
    end process;

    tmp_472_fu_1262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_472_fu_1262 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_472_fu_1262 <= ref_patch_with_borde_494;
            end if; 
        end if;
    end process;

    tmp_473_fu_1258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_60) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_473_fu_1258 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_473_fu_1258 <= ref_patch_with_borde_495;
            end if; 
        end if;
    end process;

    tmp_474_fu_1254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_61) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_474_fu_1254 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_474_fu_1254 <= ref_patch_with_borde_496;
            end if; 
        end if;
    end process;

    tmp_475_fu_1250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_62) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_475_fu_1250 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_475_fu_1250 <= ref_patch_with_borde_497;
            end if; 
        end if;
    end process;

    tmp_476_fu_1246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and ((((((((((((((((((((((((((((((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0)) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_79) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_78) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_77) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_76) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_75) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_74) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_73) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_72) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_71) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_70) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_69) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_68) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_67) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_66) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_65) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_64) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))) or ((tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_63) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_0))))) then 
                tmp_476_fu_1246 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_476_fu_1246 <= ref_patch_with_borde_498;
            end if; 
        end if;
    end process;

    tmp_79_fu_2834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_2) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_79_fu_2834 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_79_fu_2834 <= ref_patch_with_borde_87;
            end if; 
        end if;
    end process;

    tmp_80_fu_2830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_3) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_80_fu_2830 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_80_fu_2830 <= ref_patch_with_borde_76;
            end if; 
        end if;
    end process;

    tmp_81_fu_2826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_4) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_81_fu_2826 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_81_fu_2826 <= ref_patch_with_borde_65;
            end if; 
        end if;
    end process;

    tmp_82_fu_2822_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_5) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_82_fu_2822 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_82_fu_2822 <= ref_patch_with_borde_54;
            end if; 
        end if;
    end process;

    tmp_83_fu_2818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_6) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_83_fu_2818 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_83_fu_2818 <= ref_patch_with_borde_43;
            end if; 
        end if;
    end process;

    tmp_84_fu_2814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_7) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_84_fu_2814 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_84_fu_2814 <= ref_patch_with_borde_32;
            end if; 
        end if;
    end process;

    tmp_85_fu_2810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_8) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_85_fu_2810 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_85_fu_2810 <= ref_patch_with_borde_21;
            end if; 
        end if;
    end process;

    tmp_86_fu_2806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_9) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_86_fu_2806 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_86_fu_2806 <= ref_patch_with_borde_10;
            end if; 
        end if;
    end process;

    tmp_87_fu_2802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_A) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_87_fu_2802 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_87_fu_2802 <= ref_patch_with_borde_97;
            end if; 
        end if;
    end process;

    tmp_88_fu_2798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_B) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_88_fu_2798 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_88_fu_2798 <= ref_patch_with_borde_96;
            end if; 
        end if;
    end process;

    tmp_89_fu_2794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_C) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_89_fu_2794 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_89_fu_2794 <= ref_patch_with_borde_95;
            end if; 
        end if;
    end process;

    tmp_90_fu_2790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_D) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_90_fu_2790 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_90_fu_2790 <= ref_patch_with_borde_94;
            end if; 
        end if;
    end process;

    tmp_91_fu_2786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_E) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_91_fu_2786 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_91_fu_2786 <= ref_patch_with_borde_93;
            end if; 
        end if;
    end process;

    tmp_92_fu_2782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_F) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_92_fu_2782 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_92_fu_2782 <= ref_patch_with_borde_92;
            end if; 
        end if;
    end process;

    tmp_93_fu_2778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_10) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_93_fu_2778 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_93_fu_2778 <= ref_patch_with_borde_91;
            end if; 
        end if;
    end process;

    tmp_94_fu_2774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_11) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_94_fu_2774 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_94_fu_2774 <= ref_patch_with_borde_90;
            end if; 
        end if;
    end process;

    tmp_95_fu_2770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_12) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_95_fu_2770 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_95_fu_2770 <= ref_patch_with_borde_89;
            end if; 
        end if;
    end process;

    tmp_96_fu_2766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_13) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_96_fu_2766 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_96_fu_2766 <= ref_patch_with_borde_88;
            end if; 
        end if;
    end process;

    tmp_97_fu_2762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_14) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_97_fu_2762 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_97_fu_2762 <= ref_patch_with_borde_86;
            end if; 
        end if;
    end process;

    tmp_98_fu_2758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_15) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_98_fu_2758 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_98_fu_2758 <= ref_patch_with_borde_85;
            end if; 
        end if;
    end process;

    tmp_99_fu_2754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_16) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_99_fu_2754 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_99_fu_2754 <= ref_patch_with_borde_84;
            end if; 
        end if;
    end process;

    tmp_fu_2842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_0) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_fu_2842 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_fu_2842 <= ref_patch_with_borde_99;
            end if; 
        end if;
    end process;

    tmp_s_fu_2838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (tmp_67_reg_25410_pp1_iter1_reg = ap_const_lv7_1) and (div_t_reg_25406_pp1_iter1_reg = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                tmp_s_fu_2838 <= patches_addr_read_reg_25419;
            elsif (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                tmp_s_fu_2838 <= ref_patch_with_borde_98;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_boolean_0 = ap_block_state35_on_subcall_done))) then
                H_inv_0_0_reg_28250 <= grp_compute_inverse_hess_3_fu_4698_ap_return_0;
                H_inv_0_1_reg_28256 <= grp_compute_inverse_hess_3_fu_4698_ap_return_1;
                H_inv_0_2_reg_28261 <= grp_compute_inverse_hess_3_fu_4698_ap_return_2;
                H_inv_0_3_reg_28266 <= grp_compute_inverse_hess_3_fu_4698_ap_return_3;
                H_inv_0_4_reg_28271 <= grp_compute_inverse_hess_3_fu_4698_ap_return_4;
                H_inv_0_5_reg_28276 <= grp_compute_inverse_hess_3_fu_4698_ap_return_5;
                H_inv_0_6_reg_28281 <= grp_compute_inverse_hess_3_fu_4698_ap_return_6;
                H_inv_0_7_reg_28286 <= grp_compute_inverse_hess_3_fu_4698_ap_return_7;
                H_inv_0_8_reg_28291 <= grp_compute_inverse_hess_3_fu_4698_ap_return_8;
                H_inv_1_0_reg_28301 <= grp_compute_inverse_hess_2_fu_4802_ap_return_0;
                H_inv_1_1_reg_28307 <= grp_compute_inverse_hess_2_fu_4802_ap_return_1;
                H_inv_1_2_reg_28312 <= grp_compute_inverse_hess_2_fu_4802_ap_return_2;
                H_inv_1_3_reg_28317 <= grp_compute_inverse_hess_2_fu_4802_ap_return_3;
                H_inv_1_4_reg_28322 <= grp_compute_inverse_hess_2_fu_4802_ap_return_4;
                H_inv_1_5_reg_28327 <= grp_compute_inverse_hess_2_fu_4802_ap_return_5;
                H_inv_1_6_reg_28332 <= grp_compute_inverse_hess_2_fu_4802_ap_return_6;
                H_inv_1_7_reg_28337 <= grp_compute_inverse_hess_2_fu_4802_ap_return_7;
                H_inv_1_8_reg_28342 <= grp_compute_inverse_hess_2_fu_4802_ap_return_8;
                H_inv_2_0_reg_28347 <= grp_compute_inverse_hess_1_fu_4906_ap_return_0;
                H_inv_2_1_reg_28353 <= grp_compute_inverse_hess_1_fu_4906_ap_return_1;
                H_inv_2_2_reg_28358 <= grp_compute_inverse_hess_1_fu_4906_ap_return_2;
                H_inv_2_3_reg_28363 <= grp_compute_inverse_hess_1_fu_4906_ap_return_3;
                H_inv_2_4_reg_28368 <= grp_compute_inverse_hess_1_fu_4906_ap_return_4;
                H_inv_2_5_reg_28373 <= grp_compute_inverse_hess_1_fu_4906_ap_return_5;
                H_inv_2_6_reg_28378 <= grp_compute_inverse_hess_1_fu_4906_ap_return_6;
                H_inv_2_7_reg_28383 <= grp_compute_inverse_hess_1_fu_4906_ap_return_7;
                H_inv_2_8_reg_28388 <= grp_compute_inverse_hess_1_fu_4906_ap_return_8;
                H_inv_3_0_reg_28398 <= grp_compute_inverse_hess_fu_5010_ap_return_0;
                H_inv_3_1_reg_28404 <= grp_compute_inverse_hess_fu_5010_ap_return_1;
                H_inv_3_2_reg_28409 <= grp_compute_inverse_hess_fu_5010_ap_return_2;
                H_inv_3_3_reg_28414 <= grp_compute_inverse_hess_fu_5010_ap_return_3;
                H_inv_3_4_reg_28419 <= grp_compute_inverse_hess_fu_5010_ap_return_4;
                H_inv_3_5_reg_28424 <= grp_compute_inverse_hess_fu_5010_ap_return_5;
                H_inv_3_6_reg_28429 <= grp_compute_inverse_hess_fu_5010_ap_return_6;
                H_inv_3_7_reg_28434 <= grp_compute_inverse_hess_fu_5010_ap_return_7;
                H_inv_3_8_reg_28439 <= grp_compute_inverse_hess_fu_5010_ap_return_8;
                tmp_478_reg_28296 <= grp_fu_5118_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond5_fu_19595_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                UnifiedRetVal_i_reg_28505 <= UnifiedRetVal_i_fu_19733_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_68_reg_26236 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (p_t2_reg_26232 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cur_px_estimate_0_0 <= pos_r_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (tmp_68_reg_26236 = ap_const_lv1_1) and (p_t2_reg_26232 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cur_px_estimate_0_1 <= pos_r_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_68_reg_26236 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (p_t2_reg_26232 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cur_px_estimate_1_0 <= pos_r_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (tmp_68_reg_26236 = ap_const_lv1_1) and (p_t2_reg_26232 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cur_px_estimate_1_1 <= pos_r_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_68_reg_26236 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (p_t2_reg_26232 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cur_px_estimate_2_0 <= pos_r_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (tmp_68_reg_26236 = ap_const_lv1_1) and (p_t2_reg_26232 = ap_const_lv2_2) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cur_px_estimate_2_1 <= pos_r_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_68_reg_26236 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (p_t2_reg_26232 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cur_px_estimate_3_0 <= pos_r_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (tmp_68_reg_26236 = ap_const_lv1_1) and (p_t2_reg_26232 = ap_const_lv2_3) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                cur_px_estimate_3_1 <= pos_r_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    debug_addr_reg_19745(61 downto 0) <= tmp_65_fu_5143_p1(61 downto 0);
                patches_addr_reg_19766 <= ref_patch_with_border_ptr;
                    pos_addr_reg_19758(61 downto 0) <= tmp_66_fu_5163_p1(61 downto 0);
                pyr_addr_reg_19772 <= pyr_data_ptr;
                    tmp_66_cast_reg_19751(61 downto 0) <= tmp_66_cast_fu_5167_p1(61 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_10806_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                div_t_reg_25406 <= phi_mul_reg_4643(17 downto 16);
                tmp_67_reg_25410 <= tmp_67_fu_10834_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                div_t_reg_25406_pp1_iter1_reg <= div_t_reg_25406;
                exitcond1_reg_25392 <= exitcond1_fu_10806_p2;
                tmp_67_reg_25410_pp1_iter1_reg <= tmp_67_reg_25410;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond3_reg_19778 <= exitcond3_fu_5189_p2;
                exitcond3_reg_19778_pp0_iter1_reg <= exitcond3_reg_19778;
                indvar_reg_4620_pp0_iter1_reg <= indvar_reg_4620;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                exitcond4_reg_28482 <= exitcond4_fu_19541_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                exitcond5_reg_28496 <= exitcond5_fu_19595_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                indvar_next_reg_19782 <= indvar_next_fu_5195_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_14058_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                p_t2_reg_26232 <= indvar3_reg_4665(2 downto 1);
                tmp_68_reg_26236 <= tmp_68_fu_14080_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_reg_25392 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                patches_addr_read_reg_25419 <= patches_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                    pos_addr_1_reg_28454(62 downto 0) <= cur_px_estimate_ptr6_fu_15901_p1(62 downto 0);
                tmp_82_2_reg_28460 <= grp_fu_5118_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state38) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1))) then
                    pos_addr_2_reg_28465(62 downto 0) <= cur_px_estimate_ptr6_4_fu_15916_p1(62 downto 0);
                    pos_addr_3_reg_28476(62 downto 0) <= cur_px_estimate_ptr6_5_fu_15931_p1(62 downto 0);
                tmp_82_3_reg_28471 <= grp_fu_5118_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_reg_19778 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pyr_addr_read_reg_19787 <= pyr_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state48) and (pos_r_BVALID = ap_const_logic_1))) then
                ref_patch_with_borde <= tmp_176_fu_2446;
                ref_patch_with_borde_1 <= tmp_175_fu_2450;
                ref_patch_with_borde_10 <= tmp_86_fu_2806;
                ref_patch_with_borde_11 <= tmp_166_fu_2486;
                ref_patch_with_borde_12 <= tmp_165_fu_2490;
                ref_patch_with_borde_13 <= tmp_164_fu_2494;
                ref_patch_with_borde_14 <= tmp_163_fu_2498;
                ref_patch_with_borde_15 <= tmp_162_fu_2502;
                ref_patch_with_borde_16 <= tmp_161_fu_2506;
                ref_patch_with_borde_17 <= tmp_160_fu_2510;
                ref_patch_with_borde_18 <= tmp_159_fu_2514;
                ref_patch_with_borde_19 <= tmp_158_fu_2518;
                ref_patch_with_borde_2 <= tmp_174_fu_2454;
                ref_patch_with_borde_20 <= tmp_157_fu_2522;
                ref_patch_with_borde_21 <= tmp_85_fu_2810;
                ref_patch_with_borde_22 <= tmp_156_fu_2526;
                ref_patch_with_borde_23 <= tmp_155_fu_2530;
                ref_patch_with_borde_24 <= tmp_154_fu_2534;
                ref_patch_with_borde_25 <= tmp_153_fu_2538;
                ref_patch_with_borde_26 <= tmp_152_fu_2542;
                ref_patch_with_borde_27 <= tmp_151_fu_2546;
                ref_patch_with_borde_28 <= tmp_150_fu_2550;
                ref_patch_with_borde_29 <= tmp_149_fu_2554;
                ref_patch_with_borde_3 <= tmp_173_fu_2458;
                ref_patch_with_borde_30 <= tmp_148_fu_2558;
                ref_patch_with_borde_31 <= tmp_147_fu_2562;
                ref_patch_with_borde_32 <= tmp_84_fu_2814;
                ref_patch_with_borde_33 <= tmp_146_fu_2566;
                ref_patch_with_borde_34 <= tmp_145_fu_2570;
                ref_patch_with_borde_35 <= tmp_144_fu_2574;
                ref_patch_with_borde_36 <= tmp_143_fu_2578;
                ref_patch_with_borde_37 <= tmp_142_fu_2582;
                ref_patch_with_borde_38 <= tmp_141_fu_2586;
                ref_patch_with_borde_39 <= tmp_140_fu_2590;
                ref_patch_with_borde_399 <= tmp_377_fu_1642;
                ref_patch_with_borde_4 <= tmp_172_fu_2462;
                ref_patch_with_borde_40 <= tmp_139_fu_2594;
                ref_patch_with_borde_400 <= tmp_378_fu_1638;
                ref_patch_with_borde_401 <= tmp_387_fu_1602;
                ref_patch_with_borde_402 <= tmp_388_fu_1598;
                ref_patch_with_borde_403 <= tmp_389_fu_1594;
                ref_patch_with_borde_404 <= tmp_390_fu_1590;
                ref_patch_with_borde_405 <= tmp_391_fu_1586;
                ref_patch_with_borde_406 <= tmp_392_fu_1582;
                ref_patch_with_borde_407 <= tmp_393_fu_1578;
                ref_patch_with_borde_408 <= tmp_394_fu_1574;
                ref_patch_with_borde_409 <= tmp_395_fu_1570;
                ref_patch_with_borde_41 <= tmp_138_fu_2598;
                ref_patch_with_borde_410 <= tmp_396_fu_1566;
                ref_patch_with_borde_411 <= tmp_379_fu_1634;
                ref_patch_with_borde_412 <= tmp_397_fu_1562;
                ref_patch_with_borde_413 <= tmp_398_fu_1558;
                ref_patch_with_borde_414 <= tmp_399_fu_1554;
                ref_patch_with_borde_415 <= tmp_400_fu_1550;
                ref_patch_with_borde_416 <= tmp_401_fu_1546;
                ref_patch_with_borde_417 <= tmp_402_fu_1542;
                ref_patch_with_borde_418 <= tmp_403_fu_1538;
                ref_patch_with_borde_419 <= tmp_404_fu_1534;
                ref_patch_with_borde_42 <= tmp_137_fu_2602;
                ref_patch_with_borde_420 <= tmp_405_fu_1530;
                ref_patch_with_borde_421 <= tmp_406_fu_1526;
                ref_patch_with_borde_422 <= tmp_380_fu_1630;
                ref_patch_with_borde_423 <= tmp_407_fu_1522;
                ref_patch_with_borde_424 <= tmp_408_fu_1518;
                ref_patch_with_borde_425 <= tmp_409_fu_1514;
                ref_patch_with_borde_426 <= tmp_410_fu_1510;
                ref_patch_with_borde_427 <= tmp_411_fu_1506;
                ref_patch_with_borde_428 <= tmp_412_fu_1502;
                ref_patch_with_borde_429 <= tmp_413_fu_1498;
                ref_patch_with_borde_43 <= tmp_83_fu_2818;
                ref_patch_with_borde_430 <= tmp_414_fu_1494;
                ref_patch_with_borde_431 <= tmp_415_fu_1490;
                ref_patch_with_borde_432 <= tmp_416_fu_1486;
                ref_patch_with_borde_433 <= tmp_381_fu_1626;
                ref_patch_with_borde_434 <= tmp_417_fu_1482;
                ref_patch_with_borde_435 <= tmp_418_fu_1478;
                ref_patch_with_borde_436 <= tmp_419_fu_1474;
                ref_patch_with_borde_437 <= tmp_420_fu_1470;
                ref_patch_with_borde_438 <= tmp_421_fu_1466;
                ref_patch_with_borde_439 <= tmp_422_fu_1462;
                ref_patch_with_borde_44 <= tmp_136_fu_2606;
                ref_patch_with_borde_440 <= tmp_423_fu_1458;
                ref_patch_with_borde_441 <= tmp_424_fu_1454;
                ref_patch_with_borde_442 <= tmp_425_fu_1450;
                ref_patch_with_borde_443 <= tmp_426_fu_1446;
                ref_patch_with_borde_444 <= tmp_382_fu_1622;
                ref_patch_with_borde_445 <= tmp_427_fu_1442;
                ref_patch_with_borde_446 <= tmp_428_fu_1438;
                ref_patch_with_borde_447 <= tmp_429_fu_1434;
                ref_patch_with_borde_448 <= tmp_430_fu_1430;
                ref_patch_with_borde_449 <= tmp_431_fu_1426;
                ref_patch_with_borde_45 <= tmp_135_fu_2610;
                ref_patch_with_borde_450 <= tmp_432_fu_1422;
                ref_patch_with_borde_451 <= tmp_433_fu_1418;
                ref_patch_with_borde_452 <= tmp_434_fu_1414;
                ref_patch_with_borde_453 <= tmp_435_fu_1410;
                ref_patch_with_borde_454 <= tmp_436_fu_1406;
                ref_patch_with_borde_455 <= tmp_383_fu_1618;
                ref_patch_with_borde_456 <= tmp_437_fu_1402;
                ref_patch_with_borde_457 <= tmp_438_fu_1398;
                ref_patch_with_borde_458 <= tmp_439_fu_1394;
                ref_patch_with_borde_459 <= tmp_440_fu_1390;
                ref_patch_with_borde_46 <= tmp_134_fu_2614;
                ref_patch_with_borde_460 <= tmp_441_fu_1386;
                ref_patch_with_borde_461 <= tmp_442_fu_1382;
                ref_patch_with_borde_462 <= tmp_443_fu_1378;
                ref_patch_with_borde_463 <= tmp_444_fu_1374;
                ref_patch_with_borde_464 <= tmp_445_fu_1370;
                ref_patch_with_borde_465 <= tmp_446_fu_1366;
                ref_patch_with_borde_466 <= tmp_384_fu_1614;
                ref_patch_with_borde_467 <= tmp_447_fu_1362;
                ref_patch_with_borde_468 <= tmp_448_fu_1358;
                ref_patch_with_borde_469 <= tmp_449_fu_1354;
                ref_patch_with_borde_47 <= tmp_133_fu_2618;
                ref_patch_with_borde_470 <= tmp_450_fu_1350;
                ref_patch_with_borde_471 <= tmp_451_fu_1346;
                ref_patch_with_borde_472 <= tmp_452_fu_1342;
                ref_patch_with_borde_473 <= tmp_453_fu_1338;
                ref_patch_with_borde_474 <= tmp_454_fu_1334;
                ref_patch_with_borde_475 <= tmp_455_fu_1330;
                ref_patch_with_borde_476 <= tmp_456_fu_1326;
                ref_patch_with_borde_477 <= tmp_385_fu_1610;
                ref_patch_with_borde_478 <= tmp_457_fu_1322;
                ref_patch_with_borde_479 <= tmp_458_fu_1318;
                ref_patch_with_borde_48 <= tmp_132_fu_2622;
                ref_patch_with_borde_480 <= tmp_459_fu_1314;
                ref_patch_with_borde_481 <= tmp_460_fu_1310;
                ref_patch_with_borde_482 <= tmp_461_fu_1306;
                ref_patch_with_borde_483 <= tmp_462_fu_1302;
                ref_patch_with_borde_484 <= tmp_463_fu_1298;
                ref_patch_with_borde_485 <= tmp_464_fu_1294;
                ref_patch_with_borde_486 <= tmp_465_fu_1290;
                ref_patch_with_borde_487 <= tmp_466_fu_1286;
                ref_patch_with_borde_488 <= tmp_386_fu_1606;
                ref_patch_with_borde_489 <= tmp_467_fu_1282;
                ref_patch_with_borde_49 <= tmp_131_fu_2626;
                ref_patch_with_borde_490 <= tmp_468_fu_1278;
                ref_patch_with_borde_491 <= tmp_469_fu_1274;
                ref_patch_with_borde_492 <= tmp_470_fu_1270;
                ref_patch_with_borde_493 <= tmp_471_fu_1266;
                ref_patch_with_borde_494 <= tmp_472_fu_1262;
                ref_patch_with_borde_495 <= tmp_473_fu_1258;
                ref_patch_with_borde_496 <= tmp_474_fu_1254;
                ref_patch_with_borde_497 <= tmp_475_fu_1250;
                ref_patch_with_borde_498 <= tmp_476_fu_1246;
                ref_patch_with_borde_499 <= tmp_277_fu_2042;
                ref_patch_with_borde_5 <= tmp_171_fu_2466;
                ref_patch_with_borde_50 <= tmp_130_fu_2630;
                ref_patch_with_borde_500 <= tmp_278_fu_2038;
                ref_patch_with_borde_501 <= tmp_287_fu_2002;
                ref_patch_with_borde_502 <= tmp_288_fu_1998;
                ref_patch_with_borde_503 <= tmp_289_fu_1994;
                ref_patch_with_borde_504 <= tmp_290_fu_1990;
                ref_patch_with_borde_505 <= tmp_291_fu_1986;
                ref_patch_with_borde_506 <= tmp_292_fu_1982;
                ref_patch_with_borde_507 <= tmp_293_fu_1978;
                ref_patch_with_borde_508 <= tmp_294_fu_1974;
                ref_patch_with_borde_509 <= tmp_295_fu_1970;
                ref_patch_with_borde_51 <= tmp_129_fu_2634;
                ref_patch_with_borde_510 <= tmp_296_fu_1966;
                ref_patch_with_borde_511 <= tmp_279_fu_2034;
                ref_patch_with_borde_512 <= tmp_297_fu_1962;
                ref_patch_with_borde_513 <= tmp_298_fu_1958;
                ref_patch_with_borde_514 <= tmp_299_fu_1954;
                ref_patch_with_borde_515 <= tmp_300_fu_1950;
                ref_patch_with_borde_516 <= tmp_301_fu_1946;
                ref_patch_with_borde_517 <= tmp_302_fu_1942;
                ref_patch_with_borde_518 <= tmp_303_fu_1938;
                ref_patch_with_borde_519 <= tmp_304_fu_1934;
                ref_patch_with_borde_52 <= tmp_128_fu_2638;
                ref_patch_with_borde_520 <= tmp_305_fu_1930;
                ref_patch_with_borde_521 <= tmp_306_fu_1926;
                ref_patch_with_borde_522 <= tmp_280_fu_2030;
                ref_patch_with_borde_523 <= tmp_307_fu_1922;
                ref_patch_with_borde_524 <= tmp_308_fu_1918;
                ref_patch_with_borde_525 <= tmp_309_fu_1914;
                ref_patch_with_borde_526 <= tmp_310_fu_1910;
                ref_patch_with_borde_527 <= tmp_311_fu_1906;
                ref_patch_with_borde_528 <= tmp_312_fu_1902;
                ref_patch_with_borde_529 <= tmp_313_fu_1898;
                ref_patch_with_borde_53 <= tmp_127_fu_2642;
                ref_patch_with_borde_530 <= tmp_314_fu_1894;
                ref_patch_with_borde_531 <= tmp_315_fu_1890;
                ref_patch_with_borde_532 <= tmp_316_fu_1886;
                ref_patch_with_borde_533 <= tmp_281_fu_2026;
                ref_patch_with_borde_534 <= tmp_317_fu_1882;
                ref_patch_with_borde_535 <= tmp_318_fu_1878;
                ref_patch_with_borde_536 <= tmp_319_fu_1874;
                ref_patch_with_borde_537 <= tmp_320_fu_1870;
                ref_patch_with_borde_538 <= tmp_321_fu_1866;
                ref_patch_with_borde_539 <= tmp_322_fu_1862;
                ref_patch_with_borde_54 <= tmp_82_fu_2822;
                ref_patch_with_borde_540 <= tmp_323_fu_1858;
                ref_patch_with_borde_541 <= tmp_324_fu_1854;
                ref_patch_with_borde_542 <= tmp_325_fu_1850;
                ref_patch_with_borde_543 <= tmp_326_fu_1846;
                ref_patch_with_borde_544 <= tmp_282_fu_2022;
                ref_patch_with_borde_545 <= tmp_327_fu_1842;
                ref_patch_with_borde_546 <= tmp_328_fu_1838;
                ref_patch_with_borde_547 <= tmp_329_fu_1834;
                ref_patch_with_borde_548 <= tmp_330_fu_1830;
                ref_patch_with_borde_549 <= tmp_331_fu_1826;
                ref_patch_with_borde_55 <= tmp_126_fu_2646;
                ref_patch_with_borde_550 <= tmp_332_fu_1822;
                ref_patch_with_borde_551 <= tmp_333_fu_1818;
                ref_patch_with_borde_552 <= tmp_334_fu_1814;
                ref_patch_with_borde_553 <= tmp_335_fu_1810;
                ref_patch_with_borde_554 <= tmp_336_fu_1806;
                ref_patch_with_borde_555 <= tmp_283_fu_2018;
                ref_patch_with_borde_556 <= tmp_337_fu_1802;
                ref_patch_with_borde_557 <= tmp_338_fu_1798;
                ref_patch_with_borde_558 <= tmp_339_fu_1794;
                ref_patch_with_borde_559 <= tmp_340_fu_1790;
                ref_patch_with_borde_56 <= tmp_125_fu_2650;
                ref_patch_with_borde_560 <= tmp_341_fu_1786;
                ref_patch_with_borde_561 <= tmp_342_fu_1782;
                ref_patch_with_borde_562 <= tmp_343_fu_1778;
                ref_patch_with_borde_563 <= tmp_344_fu_1774;
                ref_patch_with_borde_564 <= tmp_345_fu_1770;
                ref_patch_with_borde_565 <= tmp_346_fu_1766;
                ref_patch_with_borde_566 <= tmp_284_fu_2014;
                ref_patch_with_borde_567 <= tmp_347_fu_1762;
                ref_patch_with_borde_568 <= tmp_348_fu_1758;
                ref_patch_with_borde_569 <= tmp_349_fu_1754;
                ref_patch_with_borde_57 <= tmp_124_fu_2654;
                ref_patch_with_borde_570 <= tmp_350_fu_1750;
                ref_patch_with_borde_571 <= tmp_351_fu_1746;
                ref_patch_with_borde_572 <= tmp_352_fu_1742;
                ref_patch_with_borde_573 <= tmp_353_fu_1738;
                ref_patch_with_borde_574 <= tmp_354_fu_1734;
                ref_patch_with_borde_575 <= tmp_355_fu_1730;
                ref_patch_with_borde_576 <= tmp_356_fu_1726;
                ref_patch_with_borde_577 <= tmp_285_fu_2010;
                ref_patch_with_borde_578 <= tmp_357_fu_1722;
                ref_patch_with_borde_579 <= tmp_358_fu_1718;
                ref_patch_with_borde_58 <= tmp_123_fu_2658;
                ref_patch_with_borde_580 <= tmp_359_fu_1714;
                ref_patch_with_borde_581 <= tmp_360_fu_1710;
                ref_patch_with_borde_582 <= tmp_361_fu_1706;
                ref_patch_with_borde_583 <= tmp_362_fu_1702;
                ref_patch_with_borde_584 <= tmp_363_fu_1698;
                ref_patch_with_borde_585 <= tmp_364_fu_1694;
                ref_patch_with_borde_586 <= tmp_365_fu_1690;
                ref_patch_with_borde_587 <= tmp_366_fu_1686;
                ref_patch_with_borde_588 <= tmp_286_fu_2006;
                ref_patch_with_borde_589 <= tmp_367_fu_1682;
                ref_patch_with_borde_59 <= tmp_122_fu_2662;
                ref_patch_with_borde_590 <= tmp_368_fu_1678;
                ref_patch_with_borde_591 <= tmp_369_fu_1674;
                ref_patch_with_borde_592 <= tmp_370_fu_1670;
                ref_patch_with_borde_593 <= tmp_371_fu_1666;
                ref_patch_with_borde_594 <= tmp_372_fu_1662;
                ref_patch_with_borde_595 <= tmp_373_fu_1658;
                ref_patch_with_borde_596 <= tmp_374_fu_1654;
                ref_patch_with_borde_597 <= tmp_375_fu_1650;
                ref_patch_with_borde_598 <= tmp_376_fu_1646;
                ref_patch_with_borde_599 <= tmp_177_fu_2442;
                ref_patch_with_borde_6 <= tmp_170_fu_2470;
                ref_patch_with_borde_60 <= tmp_121_fu_2666;
                ref_patch_with_borde_600 <= tmp_178_fu_2438;
                ref_patch_with_borde_601 <= tmp_187_fu_2402;
                ref_patch_with_borde_602 <= tmp_188_fu_2398;
                ref_patch_with_borde_603 <= tmp_189_fu_2394;
                ref_patch_with_borde_604 <= tmp_190_fu_2390;
                ref_patch_with_borde_605 <= tmp_191_fu_2386;
                ref_patch_with_borde_606 <= tmp_192_fu_2382;
                ref_patch_with_borde_607 <= tmp_193_fu_2378;
                ref_patch_with_borde_608 <= tmp_194_fu_2374;
                ref_patch_with_borde_609 <= tmp_195_fu_2370;
                ref_patch_with_borde_61 <= tmp_120_fu_2670;
                ref_patch_with_borde_610 <= tmp_196_fu_2366;
                ref_patch_with_borde_611 <= tmp_179_fu_2434;
                ref_patch_with_borde_612 <= tmp_197_fu_2362;
                ref_patch_with_borde_613 <= tmp_198_fu_2358;
                ref_patch_with_borde_614 <= tmp_199_fu_2354;
                ref_patch_with_borde_615 <= tmp_200_fu_2350;
                ref_patch_with_borde_616 <= tmp_201_fu_2346;
                ref_patch_with_borde_617 <= tmp_202_fu_2342;
                ref_patch_with_borde_618 <= tmp_203_fu_2338;
                ref_patch_with_borde_619 <= tmp_204_fu_2334;
                ref_patch_with_borde_62 <= tmp_119_fu_2674;
                ref_patch_with_borde_620 <= tmp_205_fu_2330;
                ref_patch_with_borde_621 <= tmp_206_fu_2326;
                ref_patch_with_borde_622 <= tmp_180_fu_2430;
                ref_patch_with_borde_623 <= tmp_207_fu_2322;
                ref_patch_with_borde_624 <= tmp_208_fu_2318;
                ref_patch_with_borde_625 <= tmp_209_fu_2314;
                ref_patch_with_borde_626 <= tmp_210_fu_2310;
                ref_patch_with_borde_627 <= tmp_211_fu_2306;
                ref_patch_with_borde_628 <= tmp_212_fu_2302;
                ref_patch_with_borde_629 <= tmp_213_fu_2298;
                ref_patch_with_borde_63 <= tmp_118_fu_2678;
                ref_patch_with_borde_630 <= tmp_214_fu_2294;
                ref_patch_with_borde_631 <= tmp_215_fu_2290;
                ref_patch_with_borde_632 <= tmp_216_fu_2286;
                ref_patch_with_borde_633 <= tmp_181_fu_2426;
                ref_patch_with_borde_634 <= tmp_217_fu_2282;
                ref_patch_with_borde_635 <= tmp_218_fu_2278;
                ref_patch_with_borde_636 <= tmp_219_fu_2274;
                ref_patch_with_borde_637 <= tmp_220_fu_2270;
                ref_patch_with_borde_638 <= tmp_221_fu_2266;
                ref_patch_with_borde_639 <= tmp_222_fu_2262;
                ref_patch_with_borde_64 <= tmp_117_fu_2682;
                ref_patch_with_borde_640 <= tmp_223_fu_2258;
                ref_patch_with_borde_641 <= tmp_224_fu_2254;
                ref_patch_with_borde_642 <= tmp_225_fu_2250;
                ref_patch_with_borde_643 <= tmp_226_fu_2246;
                ref_patch_with_borde_644 <= tmp_182_fu_2422;
                ref_patch_with_borde_645 <= tmp_227_fu_2242;
                ref_patch_with_borde_646 <= tmp_228_fu_2238;
                ref_patch_with_borde_647 <= tmp_229_fu_2234;
                ref_patch_with_borde_648 <= tmp_230_fu_2230;
                ref_patch_with_borde_649 <= tmp_231_fu_2226;
                ref_patch_with_borde_65 <= tmp_81_fu_2826;
                ref_patch_with_borde_650 <= tmp_232_fu_2222;
                ref_patch_with_borde_651 <= tmp_233_fu_2218;
                ref_patch_with_borde_652 <= tmp_234_fu_2214;
                ref_patch_with_borde_653 <= tmp_235_fu_2210;
                ref_patch_with_borde_654 <= tmp_236_fu_2206;
                ref_patch_with_borde_655 <= tmp_183_fu_2418;
                ref_patch_with_borde_656 <= tmp_237_fu_2202;
                ref_patch_with_borde_657 <= tmp_238_fu_2198;
                ref_patch_with_borde_658 <= tmp_239_fu_2194;
                ref_patch_with_borde_659 <= tmp_240_fu_2190;
                ref_patch_with_borde_66 <= tmp_116_fu_2686;
                ref_patch_with_borde_660 <= tmp_241_fu_2186;
                ref_patch_with_borde_661 <= tmp_242_fu_2182;
                ref_patch_with_borde_662 <= tmp_243_fu_2178;
                ref_patch_with_borde_663 <= tmp_244_fu_2174;
                ref_patch_with_borde_664 <= tmp_245_fu_2170;
                ref_patch_with_borde_665 <= tmp_246_fu_2166;
                ref_patch_with_borde_666 <= tmp_184_fu_2414;
                ref_patch_with_borde_667 <= tmp_247_fu_2162;
                ref_patch_with_borde_668 <= tmp_248_fu_2158;
                ref_patch_with_borde_669 <= tmp_249_fu_2154;
                ref_patch_with_borde_67 <= tmp_115_fu_2690;
                ref_patch_with_borde_670 <= tmp_250_fu_2150;
                ref_patch_with_borde_671 <= tmp_251_fu_2146;
                ref_patch_with_borde_672 <= tmp_252_fu_2142;
                ref_patch_with_borde_673 <= tmp_253_fu_2138;
                ref_patch_with_borde_674 <= tmp_254_fu_2134;
                ref_patch_with_borde_675 <= tmp_255_fu_2130;
                ref_patch_with_borde_676 <= tmp_256_fu_2126;
                ref_patch_with_borde_677 <= tmp_185_fu_2410;
                ref_patch_with_borde_678 <= tmp_257_fu_2122;
                ref_patch_with_borde_679 <= tmp_258_fu_2118;
                ref_patch_with_borde_68 <= tmp_114_fu_2694;
                ref_patch_with_borde_680 <= tmp_259_fu_2114;
                ref_patch_with_borde_681 <= tmp_260_fu_2110;
                ref_patch_with_borde_682 <= tmp_261_fu_2106;
                ref_patch_with_borde_683 <= tmp_262_fu_2102;
                ref_patch_with_borde_684 <= tmp_263_fu_2098;
                ref_patch_with_borde_685 <= tmp_264_fu_2094;
                ref_patch_with_borde_686 <= tmp_265_fu_2090;
                ref_patch_with_borde_687 <= tmp_266_fu_2086;
                ref_patch_with_borde_688 <= tmp_186_fu_2406;
                ref_patch_with_borde_689 <= tmp_267_fu_2082;
                ref_patch_with_borde_69 <= tmp_113_fu_2698;
                ref_patch_with_borde_690 <= tmp_268_fu_2078;
                ref_patch_with_borde_691 <= tmp_269_fu_2074;
                ref_patch_with_borde_692 <= tmp_270_fu_2070;
                ref_patch_with_borde_693 <= tmp_271_fu_2066;
                ref_patch_with_borde_694 <= tmp_272_fu_2062;
                ref_patch_with_borde_695 <= tmp_273_fu_2058;
                ref_patch_with_borde_696 <= tmp_274_fu_2054;
                ref_patch_with_borde_697 <= tmp_275_fu_2050;
                ref_patch_with_borde_698 <= tmp_276_fu_2046;
                ref_patch_with_borde_7 <= tmp_169_fu_2474;
                ref_patch_with_borde_70 <= tmp_112_fu_2702;
                ref_patch_with_borde_71 <= tmp_111_fu_2706;
                ref_patch_with_borde_72 <= tmp_110_fu_2710;
                ref_patch_with_borde_73 <= tmp_109_fu_2714;
                ref_patch_with_borde_74 <= tmp_108_fu_2718;
                ref_patch_with_borde_75 <= tmp_107_fu_2722;
                ref_patch_with_borde_76 <= tmp_80_fu_2830;
                ref_patch_with_borde_77 <= tmp_106_fu_2726;
                ref_patch_with_borde_78 <= tmp_105_fu_2730;
                ref_patch_with_borde_79 <= tmp_104_fu_2734;
                ref_patch_with_borde_8 <= tmp_168_fu_2478;
                ref_patch_with_borde_80 <= tmp_103_fu_2738;
                ref_patch_with_borde_81 <= tmp_102_fu_2742;
                ref_patch_with_borde_82 <= tmp_101_fu_2746;
                ref_patch_with_borde_83 <= tmp_100_fu_2750;
                ref_patch_with_borde_84 <= tmp_99_fu_2754;
                ref_patch_with_borde_85 <= tmp_98_fu_2758;
                ref_patch_with_borde_86 <= tmp_97_fu_2762;
                ref_patch_with_borde_87 <= tmp_79_fu_2834;
                ref_patch_with_borde_88 <= tmp_96_fu_2766;
                ref_patch_with_borde_89 <= tmp_95_fu_2770;
                ref_patch_with_borde_9 <= tmp_167_fu_2482;
                ref_patch_with_borde_90 <= tmp_94_fu_2774;
                ref_patch_with_borde_91 <= tmp_93_fu_2778;
                ref_patch_with_borde_92 <= tmp_92_fu_2782;
                ref_patch_with_borde_93 <= tmp_91_fu_2786;
                ref_patch_with_borde_94 <= tmp_90_fu_2790;
                ref_patch_with_borde_95 <= tmp_89_fu_2794;
                ref_patch_with_borde_96 <= tmp_88_fu_2798;
                ref_patch_with_borde_97 <= tmp_87_fu_2802;
                ref_patch_with_borde_98 <= tmp_s_fu_2838;
                ref_patch_with_borde_99 <= tmp_fu_2842;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_boolean_0 = ap_block_state35_on_subcall_done)))) then
                reg_5121 <= pyr_data_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state42) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_const_boolean_0 = ap_block_state40_io)))) then
                reg_5125 <= grp_fu_5114_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_fu_19541_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                tmp_480_reg_28491 <= tmp_480_fu_19553_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                tmp_82_1_reg_28444 <= grp_fu_5118_p1;
            end if;
        end if;
    end process;
    debug_addr_reg_19745(63 downto 62) <= "00";
    tmp_66_cast_reg_19751(62) <= '0';
    pos_addr_reg_19758(63 downto 62) <= "00";
    pos_addr_1_reg_28454(63) <= '0';
    pos_addr_2_reg_28465(63) <= '0';
    pos_addr_3_reg_28476(63) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, ap_CS_fsm_state12, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state45, ap_CS_fsm_state51, ap_CS_fsm_state62, ap_CS_fsm_state38, ap_CS_fsm_state41, ap_CS_fsm_state46, ap_CS_fsm_state39, ap_CS_fsm_state42, ap_CS_fsm_state47, ap_CS_fsm_state43, ap_CS_fsm_state48, ap_CS_fsm_state55, pos_r_BVALID, debug_BVALID, ap_CS_fsm_state35, ap_block_state35_on_subcall_done, ap_sig_ioackin_pos_r_AWREADY, ap_sig_ioackin_pos_r_WREADY, ap_block_state40_io, transfer_pyr_read_read_fu_4452_p2, exitcond3_fu_5189_p2, ap_enable_reg_pp0_iter0, exitcond1_fu_10806_p2, ap_enable_reg_pp1_iter0, exitcond2_fu_14058_p2, ap_enable_reg_pp2_iter0, exitcond4_fu_19541_p2, ap_enable_reg_pp3_iter0, exitcond5_fu_19595_p2, ap_enable_reg_pp4_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_block_pp4_stage0_subdone, ap_sig_ioackin_pyr_ARREADY, ap_sig_ioackin_patches_ARREADY, ap_sig_ioackin_pos_r_ARREADY, ap_block_state31_io)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((transfer_pyr_read_read_fu_4452_p2 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (transfer_pyr_read_read_fu_4452_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_sig_ioackin_pyr_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond3_fu_5189_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond3_fu_5189_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_sig_ioackin_patches_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond1_fu_10806_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond1_fu_10806_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state22 => 
                if (((ap_sig_ioackin_pos_r_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (exitcond2_fu_14058_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (exitcond2_fu_14058_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state31 => 
                if (((ap_const_boolean_0 = ap_block_state31_io) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_boolean_0 = ap_block_state35_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_state38;
                end if;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_const_boolean_0 = ap_block_state40_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state42) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state45) and (pos_r_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (pos_r_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (pos_r_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state48) and (pos_r_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (exitcond4_fu_19541_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (exitcond4_fu_19541_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state51 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state51) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state55) and (debug_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (exitcond5_fu_19595_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (exitcond5_fu_19595_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state62) and (pos_r_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    UnifiedRetVal_i_fu_19733_p3 <= 
        cur_px_estimate_3_0 when (sel_tmp12_i_fu_19727_p2(0) = '1') else 
        sel_tmp11_i_fu_19719_p3;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(16);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(24);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(43);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(49);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state18 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(17);
    ap_CS_fsm_state28 <= ap_CS_fsm(23);
    ap_CS_fsm_state31 <= ap_CS_fsm(25);
    ap_CS_fsm_state32 <= ap_CS_fsm(26);
    ap_CS_fsm_state33 <= ap_CS_fsm(27);
    ap_CS_fsm_state34 <= ap_CS_fsm(28);
    ap_CS_fsm_state35 <= ap_CS_fsm(29);
    ap_CS_fsm_state36 <= ap_CS_fsm(30);
    ap_CS_fsm_state37 <= ap_CS_fsm(31);
    ap_CS_fsm_state38 <= ap_CS_fsm(32);
    ap_CS_fsm_state39 <= ap_CS_fsm(33);
    ap_CS_fsm_state40 <= ap_CS_fsm(34);
    ap_CS_fsm_state41 <= ap_CS_fsm(35);
    ap_CS_fsm_state42 <= ap_CS_fsm(36);
    ap_CS_fsm_state43 <= ap_CS_fsm(37);
    ap_CS_fsm_state45 <= ap_CS_fsm(39);
    ap_CS_fsm_state46 <= ap_CS_fsm(40);
    ap_CS_fsm_state47 <= ap_CS_fsm(41);
    ap_CS_fsm_state48 <= ap_CS_fsm(42);
    ap_CS_fsm_state51 <= ap_CS_fsm(44);
    ap_CS_fsm_state55 <= ap_CS_fsm(48);
    ap_CS_fsm_state62 <= ap_CS_fsm(54);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond3_reg_19778, pyr_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((exitcond3_reg_19778 = ap_const_lv1_0) and (pyr_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond3_reg_19778, pyr_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((exitcond3_reg_19778 = ap_const_lv1_0) and (pyr_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, exitcond1_reg_25392, patches_RVALID)
    begin
                ap_block_pp1_stage0_11001 <= ((exitcond1_reg_25392 = ap_const_lv1_0) and (patches_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, exitcond1_reg_25392, patches_RVALID)
    begin
                ap_block_pp1_stage0_subdone <= ((exitcond1_reg_25392 = ap_const_lv1_0) and (patches_RVALID = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter1, pos_r_RVALID)
    begin
                ap_block_pp2_stage0_11001 <= ((pos_r_RVALID = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter1, pos_r_RVALID)
    begin
                ap_block_pp2_stage0_subdone <= ((pos_r_RVALID = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_11001_assign_proc : process(ap_enable_reg_pp3_iter1, ap_block_state50_io)
    begin
                ap_block_pp3_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state50_io) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(ap_enable_reg_pp3_iter1, ap_block_state50_io)
    begin
                ap_block_pp3_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state50_io) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage0_11001_assign_proc : process(ap_enable_reg_pp4_iter1, ap_block_state57_io)
    begin
                ap_block_pp4_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state57_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage0_subdone_assign_proc : process(ap_enable_reg_pp4_iter1, ap_block_state57_io)
    begin
                ap_block_pp4_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state57_io) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage0_iter1_assign_proc : process(exitcond3_reg_19778, pyr_RVALID)
    begin
                ap_block_state10_pp0_stage0_iter1 <= ((exitcond3_reg_19778 = ap_const_lv1_0) and (pyr_RVALID = ap_const_logic_0));
    end process;

        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp1_stage0_iter1_assign_proc : process(exitcond1_reg_25392, patches_RVALID)
    begin
                ap_block_state20_pp1_stage0_iter1 <= ((exitcond1_reg_25392 = ap_const_lv1_0) and (patches_RVALID = ap_const_logic_0));
    end process;

        ap_block_state21_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state30_pp2_stage0_iter1_assign_proc : process(pos_r_RVALID)
    begin
                ap_block_state30_pp2_stage0_iter1 <= (pos_r_RVALID = ap_const_logic_0);
    end process;


    ap_block_state31_io_assign_proc : process(ap_sig_ioackin_pos_r_AWREADY, ap_sig_ioackin_debug_AWREADY)
    begin
                ap_block_state31_io <= ((ap_sig_ioackin_debug_AWREADY = ap_const_logic_0) or (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_0));
    end process;


    ap_block_state35_on_subcall_done_assign_proc : process(grp_compute_inverse_hess_3_fu_4698_ap_done, grp_compute_inverse_hess_2_fu_4802_ap_done, grp_compute_inverse_hess_1_fu_4906_ap_done, grp_compute_inverse_hess_fu_5010_ap_done)
    begin
                ap_block_state35_on_subcall_done <= ((grp_compute_inverse_hess_fu_5010_ap_done = ap_const_logic_0) or (grp_compute_inverse_hess_1_fu_4906_ap_done = ap_const_logic_0) or (grp_compute_inverse_hess_2_fu_4802_ap_done = ap_const_logic_0) or (grp_compute_inverse_hess_3_fu_4698_ap_done = ap_const_logic_0));
    end process;


    ap_block_state40_io_assign_proc : process(ap_sig_ioackin_pos_r_AWREADY, ap_sig_ioackin_pos_r_WREADY)
    begin
                ap_block_state40_io <= ((ap_sig_ioackin_pos_r_WREADY = ap_const_logic_0) or (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_0));
    end process;

        ap_block_state49_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state50_io_assign_proc : process(exitcond4_reg_28482, ap_sig_ioackin_debug_WREADY)
    begin
                ap_block_state50_io <= ((exitcond4_reg_28482 = ap_const_lv1_0) and (ap_sig_ioackin_debug_WREADY = ap_const_logic_0));
    end process;

        ap_block_state50_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state57_io_assign_proc : process(exitcond5_reg_28496, ap_sig_ioackin_pos_r_WREADY)
    begin
                ap_block_state57_io <= ((exitcond5_reg_28496 = ap_const_lv1_0) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_0));
    end process;

        ap_block_state57_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_8858_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond4_reg_28482)
    begin
                ap_condition_8858 <= ((exitcond4_reg_28482 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state9_assign_proc : process(exitcond3_fu_5189_p2)
    begin
        if ((exitcond3_fu_5189_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state19_assign_proc : process(exitcond1_fu_10806_p2)
    begin
        if ((exitcond1_fu_10806_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state29_assign_proc : process(exitcond2_fu_14058_p2)
    begin
        if ((exitcond2_fu_14058_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state29 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state29 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state49_assign_proc : process(exitcond4_fu_19541_p2)
    begin
        if ((exitcond4_fu_19541_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state49 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state49 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state56_assign_proc : process(exitcond5_fu_19595_p2)
    begin
        if ((exitcond5_fu_19595_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state56 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state56 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state62, pos_r_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) and (pos_r_BVALID = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_phi_fu_4624_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond3_reg_19778, indvar_reg_4620, indvar_next_reg_19782)
    begin
        if (((exitcond3_reg_19778 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_indvar_phi_fu_4624_p4 <= indvar_next_reg_19782;
        else 
            ap_phi_mux_indvar_phi_fu_4624_p4 <= indvar_reg_4620;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state62, pos_r_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) and (pos_r_BVALID = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_ioackin_debug_AWREADY_assign_proc : process(debug_AWREADY, ap_reg_ioackin_debug_AWREADY)
    begin
        if ((ap_reg_ioackin_debug_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_debug_AWREADY <= debug_AWREADY;
        else 
            ap_sig_ioackin_debug_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_debug_WREADY_assign_proc : process(debug_WREADY, ap_reg_ioackin_debug_WREADY)
    begin
        if ((ap_reg_ioackin_debug_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_debug_WREADY <= debug_WREADY;
        else 
            ap_sig_ioackin_debug_WREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_patches_ARREADY_assign_proc : process(patches_ARREADY, ap_reg_ioackin_patches_ARREADY)
    begin
        if ((ap_reg_ioackin_patches_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_patches_ARREADY <= patches_ARREADY;
        else 
            ap_sig_ioackin_patches_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_pos_r_ARREADY_assign_proc : process(pos_r_ARREADY, ap_reg_ioackin_pos_r_ARREADY)
    begin
        if ((ap_reg_ioackin_pos_r_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_pos_r_ARREADY <= pos_r_ARREADY;
        else 
            ap_sig_ioackin_pos_r_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_pos_r_AWREADY_assign_proc : process(pos_r_AWREADY, ap_reg_ioackin_pos_r_AWREADY)
    begin
        if ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_pos_r_AWREADY <= pos_r_AWREADY;
        else 
            ap_sig_ioackin_pos_r_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_pos_r_WREADY_assign_proc : process(pos_r_WREADY, ap_reg_ioackin_pos_r_WREADY)
    begin
        if ((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_pos_r_WREADY <= pos_r_WREADY;
        else 
            ap_sig_ioackin_pos_r_WREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_pyr_ARREADY_assign_proc : process(pyr_ARREADY, ap_reg_ioackin_pyr_ARREADY)
    begin
        if ((ap_reg_ioackin_pyr_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_pyr_ARREADY <= pyr_ARREADY;
        else 
            ap_sig_ioackin_pyr_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    converged_ap_vld_assign_proc : process(ap_CS_fsm_state40, ap_block_state40_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_const_boolean_0 = ap_block_state40_io))) then 
            converged_ap_vld <= ap_const_logic_1;
        else 
            converged_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cur_px_estimate_ptr5_fu_5153_p4 <= cur_px_estimate_ptr(63 downto 2);
    cur_px_estimate_ptr6_1_fu_15896_p2 <= std_logic_vector(unsigned(tmp_66_cast_reg_19751) + unsigned(ap_const_lv63_2));
    cur_px_estimate_ptr6_2_fu_15911_p2 <= std_logic_vector(unsigned(tmp_66_cast_reg_19751) + unsigned(ap_const_lv63_4));
    cur_px_estimate_ptr6_3_fu_15926_p2 <= std_logic_vector(unsigned(tmp_66_cast_reg_19751) + unsigned(ap_const_lv63_6));
    cur_px_estimate_ptr6_4_fu_15916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_px_estimate_ptr6_2_fu_15911_p2),64));
    cur_px_estimate_ptr6_5_fu_15931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_px_estimate_ptr6_3_fu_15926_p2),64));
    cur_px_estimate_ptr6_fu_15901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_px_estimate_ptr6_1_fu_15896_p2),64));

    debug_AWVALID_assign_proc : process(ap_CS_fsm_state31, ap_reg_ioackin_debug_AWREADY)
    begin
        if (((ap_reg_ioackin_debug_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            debug_AWVALID <= ap_const_logic_1;
        else 
            debug_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    debug_BREADY_assign_proc : process(ap_CS_fsm_state55, debug_BVALID)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state55) and (debug_BVALID = ap_const_logic_1))) then 
            debug_BREADY <= ap_const_logic_1;
        else 
            debug_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    debug_WVALID_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond4_reg_28482, ap_reg_ioackin_debug_WREADY, ap_block_pp3_stage0_01001)
    begin
        if (((exitcond4_reg_28482 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001) and (ap_reg_ioackin_debug_WREADY = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            debug_WVALID <= ap_const_logic_1;
        else 
            debug_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    debug_blk_n_AW_assign_proc : process(m_axi_debug_AWREADY, ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            debug_blk_n_AW <= m_axi_debug_AWREADY;
        else 
            debug_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    debug_blk_n_B_assign_proc : process(m_axi_debug_BVALID, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            debug_blk_n_B <= m_axi_debug_BVALID;
        else 
            debug_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    debug_blk_n_W_assign_proc : process(m_axi_debug_WREADY, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, exitcond4_reg_28482)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (exitcond4_reg_28482 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            debug_blk_n_W <= m_axi_debug_WREADY;
        else 
            debug_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    exitcond1_fu_10806_p2 <= "1" when (indvar1_reg_4632 = ap_const_lv9_190) else "0";
    exitcond2_fu_14058_p2 <= "1" when (indvar3_reg_4665 = ap_const_lv4_8) else "0";
    exitcond3_fu_5189_p2 <= "1" when (ap_phi_mux_indvar_phi_fu_4624_p4 = ap_const_lv19_73AA0) else "0";
    exitcond4_fu_19541_p2 <= "1" when (indvar6_reg_4676 = ap_const_lv6_24) else "0";
    exitcond5_fu_19595_p2 <= "1" when (indvar8_reg_4687 = ap_const_lv4_8) else "0";
    grp_compute_inverse_hess_1_fu_4906_ap_start <= grp_compute_inverse_hess_1_fu_4906_ap_start_reg;
    grp_compute_inverse_hess_2_fu_4802_ap_start <= grp_compute_inverse_hess_2_fu_4802_ap_start_reg;
    grp_compute_inverse_hess_3_fu_4698_ap_start <= grp_compute_inverse_hess_3_fu_4698_ap_start_reg;
    grp_compute_inverse_hess_fu_5010_ap_start <= grp_compute_inverse_hess_fu_5010_ap_start_reg;

    grp_fu_5114_ce_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_state38, ap_CS_fsm_state41, ap_CS_fsm_state39, ap_CS_fsm_state42, ap_sig_ioackin_pos_r_AWREADY, ap_sig_ioackin_pos_r_WREADY, ap_block_state40_io, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or ((ap_const_logic_1 = ap_CS_fsm_state42) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state39) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_sig_ioackin_pos_r_WREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state38) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state40) and (ap_const_boolean_0 = ap_block_state40_io)))) then 
            grp_fu_5114_ce <= ap_const_logic_1;
        else 
            grp_fu_5114_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_5114_p0_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state39, H_inv_0_0_reg_28250, H_inv_1_0_reg_28301, H_inv_2_0_reg_28347, H_inv_3_0_reg_28398, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_fu_5114_p0 <= H_inv_3_0_reg_28398;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_fu_5114_p0 <= H_inv_2_0_reg_28347;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fu_5114_p0 <= H_inv_1_0_reg_28301;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_5114_p0 <= H_inv_0_0_reg_28250;
        else 
            grp_fu_5114_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_5114_p1_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state39, tmp_478_reg_28296, tmp_82_1_reg_28444, ap_CS_fsm_state36, ap_CS_fsm_state37, tmp_82_2_reg_28460, tmp_82_3_reg_28471)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            grp_fu_5114_p1 <= tmp_82_3_reg_28471;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_fu_5114_p1 <= tmp_82_2_reg_28460;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fu_5114_p1 <= tmp_82_1_reg_28444;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_5114_p1 <= tmp_478_reg_28296;
        else 
            grp_fu_5114_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_5118_ce_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_block_state35_on_subcall_done, ap_sig_ioackin_pos_r_AWREADY, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or ((ap_const_logic_1 = ap_CS_fsm_state38) and (ap_sig_ioackin_pos_r_AWREADY = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_boolean_0 = ap_block_state35_on_subcall_done)))) then 
            grp_fu_5118_ce <= ap_const_logic_1;
        else 
            grp_fu_5118_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_5118_p0_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, tmp_477_fu_14132_p1, tmp_81_1_fu_15737_p1, tmp_81_2_fu_15850_p1, ap_CS_fsm_state36, tmp_81_3_fu_15891_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_5118_p0 <= tmp_81_3_fu_15891_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_5118_p0 <= tmp_81_2_fu_15850_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_5118_p0 <= tmp_81_1_fu_15737_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_5118_p0 <= tmp_477_fu_14132_p1;
        else 
            grp_fu_5118_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    idx_urem_fu_10850_p3 <= 
        next_urem_fu_10838_p2 when (tmp_69_fu_10844_p2(0) = '1') else 
        ap_const_lv9_0;
    indvar4_fu_5201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvar_reg_4620_pp0_iter1_reg),64));
    indvar_next1_fu_10812_p2 <= std_logic_vector(unsigned(indvar1_reg_4632) + unsigned(ap_const_lv9_1));
    indvar_next2_fu_14064_p2 <= std_logic_vector(unsigned(indvar3_reg_4665) + unsigned(ap_const_lv4_1));
    indvar_next3_fu_19547_p2 <= std_logic_vector(unsigned(indvar6_reg_4676) + unsigned(ap_const_lv6_1));
    indvar_next4_fu_19601_p2 <= std_logic_vector(unsigned(indvar8_reg_4687) + unsigned(ap_const_lv4_1));
    indvar_next_fu_5195_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_phi_fu_4624_p4) + unsigned(ap_const_lv19_1));
    inv_out7_fu_5133_p4 <= inv_out(63 downto 2);
    next_mul_fu_10818_p2 <= std_logic_vector(unsigned(ap_const_lv19_290) + unsigned(phi_mul_reg_4643));
    next_urem_fu_10838_p2 <= std_logic_vector(unsigned(phi_urem_reg_4654) + unsigned(ap_const_lv9_1));

    patches_ARVALID_assign_proc : process(ap_CS_fsm_state12, ap_reg_ioackin_patches_ARREADY)
    begin
        if (((ap_reg_ioackin_patches_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            patches_ARVALID <= ap_const_logic_1;
        else 
            patches_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    patches_RREADY_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond1_reg_25392, ap_block_pp1_stage0_11001)
    begin
        if (((exitcond1_reg_25392 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            patches_RREADY <= ap_const_logic_1;
        else 
            patches_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    patches_blk_n_AR_assign_proc : process(m_axi_patches_ARREADY, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            patches_blk_n_AR <= m_axi_patches_ARREADY;
        else 
            patches_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    patches_blk_n_R_assign_proc : process(m_axi_patches_RVALID, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond1_reg_25392)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (exitcond1_reg_25392 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            patches_blk_n_R <= m_axi_patches_RVALID;
        else 
            patches_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    pos_r_ARVALID_assign_proc : process(ap_CS_fsm_state22, ap_reg_ioackin_pos_r_ARREADY)
    begin
        if (((ap_reg_ioackin_pos_r_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            pos_r_ARVALID <= ap_const_logic_1;
        else 
            pos_r_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    pos_r_AWADDR_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state38, ap_CS_fsm_state39, pos_addr_reg_19758, pos_addr_1_reg_28454, pos_addr_2_reg_28465, pos_addr_3_reg_28476, ap_reg_ioackin_pos_r_AWREADY)
    begin
        if (((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            pos_r_AWADDR <= pos_addr_3_reg_28476;
        elsif (((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            pos_r_AWADDR <= pos_addr_2_reg_28465;
        elsif (((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
            pos_r_AWADDR <= pos_addr_1_reg_28454;
        elsif ((((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state51)) or ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            pos_r_AWADDR <= pos_addr_reg_19758;
        else 
            pos_r_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pos_r_AWLEN_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_reg_ioackin_pos_r_AWREADY)
    begin
        if (((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            pos_r_AWLEN <= ap_const_lv32_8;
        elsif ((((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state39)) or ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state38)) or ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40)) or ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            pos_r_AWLEN <= ap_const_lv32_1;
        else 
            pos_r_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pos_r_AWVALID_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_reg_ioackin_pos_r_AWREADY)
    begin
        if ((((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state39)) or ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state38)) or ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state51)) or ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40)) or ((ap_reg_ioackin_pos_r_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state31)))) then 
            pos_r_AWVALID <= ap_const_logic_1;
        else 
            pos_r_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    pos_r_BREADY_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state62, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, pos_r_BVALID)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state48) and (pos_r_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state47) and (pos_r_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state46) and (pos_r_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state62) and (pos_r_BVALID = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state45) and (pos_r_BVALID = ap_const_logic_1)))) then 
            pos_r_BREADY <= ap_const_logic_1;
        else 
            pos_r_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    pos_r_RREADY_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0_11001)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            pos_r_RREADY <= ap_const_logic_1;
        else 
            pos_r_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    pos_r_WDATA_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, exitcond5_reg_28496, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, reg_5125, UnifiedRetVal_i_reg_28505, ap_reg_ioackin_pos_r_WREADY, ap_block_pp4_stage0_01001)
    begin
        if (((exitcond5_reg_28496 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001) and (ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            pos_r_WDATA <= UnifiedRetVal_i_reg_28505;
        elsif ((((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state43)) or ((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state42)) or ((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state41)) or ((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40)))) then 
            pos_r_WDATA <= reg_5125;
        else 
            pos_r_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pos_r_WVALID_assign_proc : process(ap_CS_fsm_state40, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, exitcond5_reg_28496, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_reg_ioackin_pos_r_WREADY, ap_block_pp4_stage0_01001)
    begin
        if ((((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state43)) or ((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state42)) or ((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state41)) or ((exitcond5_reg_28496 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001) and (ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_reg_ioackin_pos_r_WREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40)))) then 
            pos_r_WVALID <= ap_const_logic_1;
        else 
            pos_r_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    pos_r_blk_n_AR_assign_proc : process(m_axi_pos_r_ARREADY, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            pos_r_blk_n_AR <= m_axi_pos_r_ARREADY;
        else 
            pos_r_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    pos_r_blk_n_AW_assign_proc : process(m_axi_pos_r_AWREADY, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state51, ap_CS_fsm_state38, ap_CS_fsm_state39)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            pos_r_blk_n_AW <= m_axi_pos_r_AWREADY;
        else 
            pos_r_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    pos_r_blk_n_B_assign_proc : process(m_axi_pos_r_BVALID, ap_CS_fsm_state45, ap_CS_fsm_state62, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            pos_r_blk_n_B <= m_axi_pos_r_BVALID;
        else 
            pos_r_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    pos_r_blk_n_R_assign_proc : process(m_axi_pos_r_RVALID, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            pos_r_blk_n_R <= m_axi_pos_r_RVALID;
        else 
            pos_r_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    pos_r_blk_n_W_assign_proc : process(m_axi_pos_r_WREADY, ap_CS_fsm_state40, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, exitcond5_reg_28496, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or ((ap_const_boolean_0 = ap_block_pp4_stage0) and (exitcond5_reg_28496 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            pos_r_blk_n_W <= m_axi_pos_r_WREADY;
        else 
            pos_r_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    pyr_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_reg_ioackin_pyr_ARREADY)
    begin
        if (((ap_reg_ioackin_pyr_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            pyr_ARVALID <= ap_const_logic_1;
        else 
            pyr_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    pyr_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond3_reg_19778, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond3_reg_19778 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pyr_RREADY <= ap_const_logic_1;
        else 
            pyr_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    pyr_blk_n_AR_assign_proc : process(m_axi_pyr_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pyr_blk_n_AR <= m_axi_pyr_ARREADY;
        else 
            pyr_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    pyr_blk_n_R_assign_proc : process(m_axi_pyr_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond3_reg_19778)
    begin
        if (((exitcond3_reg_19778 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            pyr_blk_n_R <= m_axi_pyr_RVALID;
        else 
            pyr_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    pyr_data_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_enable_reg_pp0_iter2, indvar4_fu_5201_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            pyr_data_address0 <= ap_const_lv19_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            pyr_data_address0 <= ap_const_lv19_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            pyr_data_address0 <= ap_const_lv19_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            pyr_data_address0 <= ap_const_lv19_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            pyr_data_address0 <= indvar4_fu_5201_p1(19 - 1 downto 0);
        else 
            pyr_data_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pyr_data_ce0_assign_proc : process(ap_CS_fsm_state31, ap_block_pp0_stage0_11001, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_enable_reg_pp0_iter2, ap_block_state31_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_const_boolean_0 = ap_block_state31_io) and (ap_const_logic_1 = ap_CS_fsm_state31)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            pyr_data_ce0 <= ap_const_logic_1;
        else 
            pyr_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pyr_data_we0_assign_proc : process(ap_block_pp0_stage0_11001, exitcond3_reg_19778_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((exitcond3_reg_19778_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pyr_data_we0 <= ap_const_logic_1;
        else 
            pyr_data_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sel_tmp10_i_fu_19713_p2 <= "1" when (tmp_70_fu_19607_p1 = ap_const_lv3_5) else "0";
    sel_tmp11_i_fu_19719_p3 <= 
        cur_px_estimate_2_1 when (sel_tmp10_i_fu_19713_p2(0) = '1') else 
        sel_tmp9_i_fu_19705_p3;
    sel_tmp12_i_fu_19727_p2 <= "1" when (tmp_70_fu_19607_p1 = ap_const_lv3_6) else "0";
    sel_tmp1_i_fu_19649_p3 <= 
        cur_px_estimate_0_0 when (sel_tmp_i_fu_19643_p2(0) = '1') else 
        cur_px_estimate_3_1;
    sel_tmp2_i_fu_19657_p2 <= "1" when (tmp_70_fu_19607_p1 = ap_const_lv3_1) else "0";
    sel_tmp3_i_fu_19663_p3 <= 
        cur_px_estimate_0_1 when (sel_tmp2_i_fu_19657_p2(0) = '1') else 
        sel_tmp1_i_fu_19649_p3;
    sel_tmp4_i_fu_19671_p2 <= "1" when (tmp_70_fu_19607_p1 = ap_const_lv3_2) else "0";
    sel_tmp5_i_fu_19677_p3 <= 
        cur_px_estimate_1_0 when (sel_tmp4_i_fu_19671_p2(0) = '1') else 
        sel_tmp3_i_fu_19663_p3;
    sel_tmp6_i_fu_19685_p2 <= "1" when (tmp_70_fu_19607_p1 = ap_const_lv3_3) else "0";
    sel_tmp7_i_fu_19691_p3 <= 
        cur_px_estimate_1_1 when (sel_tmp6_i_fu_19685_p2(0) = '1') else 
        sel_tmp5_i_fu_19677_p3;
    sel_tmp8_i_fu_19699_p2 <= "1" when (tmp_70_fu_19607_p1 = ap_const_lv3_4) else "0";
    sel_tmp9_i_fu_19705_p3 <= 
        cur_px_estimate_2_0 when (sel_tmp8_i_fu_19699_p2(0) = '1') else 
        sel_tmp7_i_fu_19691_p3;
    sel_tmp_i_fu_19643_p2 <= "1" when (tmp_70_fu_19607_p1 = ap_const_lv3_0) else "0";
    tmp_477_fu_14132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_5121),32));
    tmp_65_fu_5143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inv_out7_fu_5133_p4),64));
    tmp_66_cast_fu_5167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_px_estimate_ptr5_fu_5153_p4),63));
    tmp_66_fu_5163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_px_estimate_ptr5_fu_5153_p4),64));
    tmp_67_fu_10834_p1 <= phi_urem_reg_4654(7 - 1 downto 0);
    tmp_68_fu_14080_p1 <= indvar3_reg_4665(1 - 1 downto 0);
    tmp_69_fu_10844_p2 <= "1" when (unsigned(next_urem_fu_10838_p2) < unsigned(ap_const_lv9_64)) else "0";
    tmp_70_fu_19607_p1 <= indvar8_reg_4687(3 - 1 downto 0);
    tmp_81_1_fu_15737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_5121),32));
    tmp_81_2_fu_15850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_5121),32));
    tmp_81_3_fu_15891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_5121),32));
    transfer_pyr_read_read_fu_4452_p2 <= transfer_pyr;
end behav;
