Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun  3 11:00:01 2025
| Host         : Rathish running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_4bit_timing_summary_routed.rpt -pb Processor_4bit_timing_summary_routed.pb -rpx Processor_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor_4bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Slow_Clock_0/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.617        0.000                      0                   51        0.249        0.000                      0                   51        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.617        0.000                      0                   51        0.249        0.000                      0                   51        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.828ns (21.779%)  route 2.974ns (78.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.731     8.882    Slow_Clock_0/clk_div
    SLICE_X54Y56         FDRE                                         r  Slow_Clock_0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.442    14.783    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  Slow_Clock_0/count_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X54Y56         FDRE (Setup_fdre_C_R)       -0.524    14.499    Slow_Clock_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.828ns (21.779%)  route 2.974ns (78.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.731     8.882    Slow_Clock_0/clk_div
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.442    14.783    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[1]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X55Y56         FDRE (Setup_fdre_C_R)       -0.429    14.616    Slow_Clock_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.828ns (21.779%)  route 2.974ns (78.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.731     8.882    Slow_Clock_0/clk_div
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.442    14.783    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[2]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X55Y56         FDRE (Setup_fdre_C_R)       -0.429    14.616    Slow_Clock_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.828ns (21.779%)  route 2.974ns (78.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.731     8.882    Slow_Clock_0/clk_div
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.442    14.783    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X55Y56         FDRE (Setup_fdre_C_R)       -0.429    14.616    Slow_Clock_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.828ns (21.779%)  route 2.974ns (78.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.731     8.882    Slow_Clock_0/clk_div
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.442    14.783    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[4]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X55Y56         FDRE (Setup_fdre_C_R)       -0.429    14.616    Slow_Clock_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.828ns (22.119%)  route 2.915ns (77.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.672     8.823    Slow_Clock_0/clk_div
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441    14.782    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[5]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y57         FDRE (Setup_fdre_C_R)       -0.429    14.590    Slow_Clock_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.828ns (22.119%)  route 2.915ns (77.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.672     8.823    Slow_Clock_0/clk_div
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441    14.782    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[6]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y57         FDRE (Setup_fdre_C_R)       -0.429    14.590    Slow_Clock_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.828ns (22.119%)  route 2.915ns (77.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.672     8.823    Slow_Clock_0/clk_div
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441    14.782    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[7]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y57         FDRE (Setup_fdre_C_R)       -0.429    14.590    Slow_Clock_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.828ns (22.119%)  route 2.915ns (77.881%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.672     8.823    Slow_Clock_0/clk_div
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.441    14.782    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[8]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y57         FDRE (Setup_fdre_C_R)       -0.429    14.590    Slow_Clock_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.828ns (22.553%)  route 2.843ns (77.447%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.559     5.080    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  Slow_Clock_0/count_reg[3]/Q
                         net (fo=2, routed)           0.862     6.398    Slow_Clock_0/count[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.522 f  Slow_Clock_0/count[24]_i_6/O
                         net (fo=1, routed)           0.417     6.939    Slow_Clock_0/count[24]_i_6_n_0
    SLICE_X54Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.063 r  Slow_Clock_0/count[24]_i_3/O
                         net (fo=2, routed)           0.964     8.027    Slow_Clock_0/count[24]_i_3_n_0
    SLICE_X54Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.151 r  Slow_Clock_0/count[24]_i_1/O
                         net (fo=25, routed)          0.600     8.751    Slow_Clock_0/clk_div
    SLICE_X55Y60         FDRE                                         r  Slow_Clock_0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.440    14.781    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  Slow_Clock_0/count_reg[17]/C
                         clock pessimism              0.272    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y60         FDRE (Setup_fdre_C_R)       -0.429    14.589    Slow_Clock_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.751    
  -------------------------------------------------------------------
                         slack                                  5.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.447    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  Slow_Clock_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.611 f  Slow_Clock_0/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.787    Slow_Clock_0/count[0]
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.043     1.830 r  Slow_Clock_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Slow_Clock_0/data0__0[0]
    SLICE_X54Y56         FDRE                                         r  Slow_Clock_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.962    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  Slow_Clock_0/count_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.133     1.580    Slow_Clock_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  Slow_Clock_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Slow_Clock_0/count_reg[24]/Q
                         net (fo=2, routed)           0.117     1.703    Slow_Clock_0/count[24]
    SLICE_X55Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  Slow_Clock_0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.811    Slow_Clock_0/data0[24]
    SLICE_X55Y61         FDRE                                         r  Slow_Clock_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.960    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  Slow_Clock_0/count_reg[24]/C
                         clock pessimism             -0.515     1.445    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.105     1.550    Slow_Clock_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.564     1.447    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Slow_Clock_0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.709    Slow_Clock_0/count[4]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  Slow_Clock_0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.817    Slow_Clock_0/data0[4]
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.834     1.962    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  Slow_Clock_0/count_reg[4]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.105     1.552    Slow_Clock_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  Slow_Clock_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Slow_Clock_0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    Slow_Clock_0/count[12]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  Slow_Clock_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.816    Slow_Clock_0/data0[12]
    SLICE_X55Y58         FDRE                                         r  Slow_Clock_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.833     1.961    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  Slow_Clock_0/count_reg[12]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.105     1.551    Slow_Clock_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    Slow_Clock_0/count[16]
    SLICE_X55Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  Slow_Clock_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.816    Slow_Clock_0/data0[16]
    SLICE_X55Y59         FDRE                                         r  Slow_Clock_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.833     1.961    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  Slow_Clock_0/count_reg[16]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.105     1.551    Slow_Clock_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  Slow_Clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Slow_Clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    Slow_Clock_0/count[20]
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Slow_Clock_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.815    Slow_Clock_0/data0[20]
    SLICE_X55Y60         FDRE                                         r  Slow_Clock_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.960    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  Slow_Clock_0/count_reg[20]/C
                         clock pessimism             -0.515     1.445    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.105     1.550    Slow_Clock_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Slow_Clock_0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.708    Slow_Clock_0/count[8]
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  Slow_Clock_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.816    Slow_Clock_0/data0[8]
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.833     1.961    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[8]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.105     1.551    Slow_Clock_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  Slow_Clock_0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Slow_Clock_0/count_reg[13]/Q
                         net (fo=2, routed)           0.114     1.701    Slow_Clock_0/count[13]
    SLICE_X55Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  Slow_Clock_0/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.816    Slow_Clock_0/data0[13]
    SLICE_X55Y59         FDRE                                         r  Slow_Clock_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.833     1.961    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y59         FDRE                                         r  Slow_Clock_0/count_reg[13]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.105     1.551    Slow_Clock_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.562     1.445    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  Slow_Clock_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Slow_Clock_0/count_reg[21]/Q
                         net (fo=2, routed)           0.114     1.700    Slow_Clock_0/count[21]
    SLICE_X55Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  Slow_Clock_0/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.815    Slow_Clock_0/data0[21]
    SLICE_X55Y61         FDRE                                         r  Slow_Clock_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.832     1.960    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y61         FDRE                                         r  Slow_Clock_0/count_reg[21]/C
                         clock pessimism             -0.515     1.445    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.105     1.550    Slow_Clock_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.563     1.446    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  Slow_Clock_0/count_reg[5]/Q
                         net (fo=2, routed)           0.114     1.701    Slow_Clock_0/count[5]
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.816 r  Slow_Clock_0/count0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.816    Slow_Clock_0/data0[5]
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.833     1.961    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  Slow_Clock_0/count_reg[5]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.105     1.551    Slow_Clock_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y60   Slow_Clock_0/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y56   Slow_Clock_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y58   Slow_Clock_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y58   Slow_Clock_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y58   Slow_Clock_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y59   Slow_Clock_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y59   Slow_Clock_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y59   Slow_Clock_0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y59   Slow_Clock_0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y56   Slow_Clock_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y58   Slow_Clock_0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y58   Slow_Clock_0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y58   Slow_Clock_0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y56   Slow_Clock_0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y56   Slow_Clock_0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y56   Slow_Clock_0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y56   Slow_Clock_0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y57   Slow_Clock_0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y57   Slow_Clock_0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y60   Slow_Clock_0/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   Slow_Clock_0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   Slow_Clock_0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   Slow_Clock_0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   Slow_Clock_0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   Slow_Clock_0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   Slow_Clock_0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   Slow_Clock_0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   Slow_Clock_0/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y61   Slow_Clock_0/count_reg[21]/C



