
ZEGAR_PMIK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000313c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  080031fc  080031fc  000131fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080033ac  080033ac  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080033ac  080033ac  000133ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080033b4  080033b4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080033b4  080033b4  000133b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080033b8  080033b8  000133b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080033bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000074  08003430  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  08003430  000202c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007512  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016ef  00000000  00000000  000275f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000860  00000000  00000000  00028ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000065a  00000000  00000000  00029540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000145bd  00000000  00000000  00029b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008e0c  00000000  00000000  0003e157  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007f70b  00000000  00000000  00046f63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000025e4  00000000  00000000  000c6670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  000c8c54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080031e4 	.word	0x080031e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	080031e4 	.word	0x080031e4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f834 	bl	80002cc <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4699      	mov	r9, r3
 8000276:	0c03      	lsrs	r3, r0, #16
 8000278:	469c      	mov	ip, r3
 800027a:	0413      	lsls	r3, r2, #16
 800027c:	4647      	mov	r7, r8
 800027e:	0c1b      	lsrs	r3, r3, #16
 8000280:	001d      	movs	r5, r3
 8000282:	000e      	movs	r6, r1
 8000284:	4661      	mov	r1, ip
 8000286:	0404      	lsls	r4, r0, #16
 8000288:	0c24      	lsrs	r4, r4, #16
 800028a:	b580      	push	{r7, lr}
 800028c:	0007      	movs	r7, r0
 800028e:	0c10      	lsrs	r0, r2, #16
 8000290:	434b      	muls	r3, r1
 8000292:	4365      	muls	r5, r4
 8000294:	4341      	muls	r1, r0
 8000296:	4360      	muls	r0, r4
 8000298:	0c2c      	lsrs	r4, r5, #16
 800029a:	18c0      	adds	r0, r0, r3
 800029c:	1820      	adds	r0, r4, r0
 800029e:	468c      	mov	ip, r1
 80002a0:	4283      	cmp	r3, r0
 80002a2:	d903      	bls.n	80002ac <__aeabi_lmul+0x3c>
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	44c4      	add	ip, r8
 80002ac:	4649      	mov	r1, r9
 80002ae:	4379      	muls	r1, r7
 80002b0:	4356      	muls	r6, r2
 80002b2:	0c03      	lsrs	r3, r0, #16
 80002b4:	042d      	lsls	r5, r5, #16
 80002b6:	0c2d      	lsrs	r5, r5, #16
 80002b8:	1989      	adds	r1, r1, r6
 80002ba:	4463      	add	r3, ip
 80002bc:	0400      	lsls	r0, r0, #16
 80002be:	1940      	adds	r0, r0, r5
 80002c0:	18c9      	adds	r1, r1, r3
 80002c2:	bcc0      	pop	{r6, r7}
 80002c4:	46b9      	mov	r9, r7
 80002c6:	46b0      	mov	r8, r6
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)

080002cc <__udivmoddi4>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0004      	movs	r4, r0
 80002da:	000d      	movs	r5, r1
 80002dc:	4692      	mov	sl, r2
 80002de:	4699      	mov	r9, r3
 80002e0:	b083      	sub	sp, #12
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d830      	bhi.n	8000348 <__udivmoddi4+0x7c>
 80002e6:	d02d      	beq.n	8000344 <__udivmoddi4+0x78>
 80002e8:	4649      	mov	r1, r9
 80002ea:	4650      	mov	r0, sl
 80002ec:	f000 f8ba 	bl	8000464 <__clzdi2>
 80002f0:	0029      	movs	r1, r5
 80002f2:	0006      	movs	r6, r0
 80002f4:	0020      	movs	r0, r4
 80002f6:	f000 f8b5 	bl	8000464 <__clzdi2>
 80002fa:	1a33      	subs	r3, r6, r0
 80002fc:	4698      	mov	r8, r3
 80002fe:	3b20      	subs	r3, #32
 8000300:	d434      	bmi.n	800036c <__udivmoddi4+0xa0>
 8000302:	469b      	mov	fp, r3
 8000304:	4653      	mov	r3, sl
 8000306:	465a      	mov	r2, fp
 8000308:	4093      	lsls	r3, r2
 800030a:	4642      	mov	r2, r8
 800030c:	001f      	movs	r7, r3
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	001e      	movs	r6, r3
 8000314:	42af      	cmp	r7, r5
 8000316:	d83b      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000318:	42af      	cmp	r7, r5
 800031a:	d100      	bne.n	800031e <__udivmoddi4+0x52>
 800031c:	e079      	b.n	8000412 <__udivmoddi4+0x146>
 800031e:	465b      	mov	r3, fp
 8000320:	1ba4      	subs	r4, r4, r6
 8000322:	41bd      	sbcs	r5, r7
 8000324:	2b00      	cmp	r3, #0
 8000326:	da00      	bge.n	800032a <__udivmoddi4+0x5e>
 8000328:	e076      	b.n	8000418 <__udivmoddi4+0x14c>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	465a      	mov	r2, fp
 8000336:	4093      	lsls	r3, r2
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	4642      	mov	r2, r8
 800033e:	4093      	lsls	r3, r2
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	e029      	b.n	8000398 <__udivmoddi4+0xcc>
 8000344:	4282      	cmp	r2, r0
 8000346:	d9cf      	bls.n	80002e8 <__udivmoddi4+0x1c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <__udivmoddi4+0x8e>
 8000356:	601c      	str	r4, [r3, #0]
 8000358:	605d      	str	r5, [r3, #4]
 800035a:	9800      	ldr	r0, [sp, #0]
 800035c:	9901      	ldr	r1, [sp, #4]
 800035e:	b003      	add	sp, #12
 8000360:	bcf0      	pop	{r4, r5, r6, r7}
 8000362:	46bb      	mov	fp, r7
 8000364:	46b2      	mov	sl, r6
 8000366:	46a9      	mov	r9, r5
 8000368:	46a0      	mov	r8, r4
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	4642      	mov	r2, r8
 800036e:	469b      	mov	fp, r3
 8000370:	2320      	movs	r3, #32
 8000372:	1a9b      	subs	r3, r3, r2
 8000374:	4652      	mov	r2, sl
 8000376:	40da      	lsrs	r2, r3
 8000378:	4641      	mov	r1, r8
 800037a:	0013      	movs	r3, r2
 800037c:	464a      	mov	r2, r9
 800037e:	408a      	lsls	r2, r1
 8000380:	0017      	movs	r7, r2
 8000382:	4642      	mov	r2, r8
 8000384:	431f      	orrs	r7, r3
 8000386:	4653      	mov	r3, sl
 8000388:	4093      	lsls	r3, r2
 800038a:	001e      	movs	r6, r3
 800038c:	42af      	cmp	r7, r5
 800038e:	d9c3      	bls.n	8000318 <__udivmoddi4+0x4c>
 8000390:	2200      	movs	r2, #0
 8000392:	2300      	movs	r3, #0
 8000394:	9200      	str	r2, [sp, #0]
 8000396:	9301      	str	r3, [sp, #4]
 8000398:	4643      	mov	r3, r8
 800039a:	2b00      	cmp	r3, #0
 800039c:	d0d8      	beq.n	8000350 <__udivmoddi4+0x84>
 800039e:	07fb      	lsls	r3, r7, #31
 80003a0:	0872      	lsrs	r2, r6, #1
 80003a2:	431a      	orrs	r2, r3
 80003a4:	4646      	mov	r6, r8
 80003a6:	087b      	lsrs	r3, r7, #1
 80003a8:	e00e      	b.n	80003c8 <__udivmoddi4+0xfc>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d101      	bne.n	80003b2 <__udivmoddi4+0xe6>
 80003ae:	42a2      	cmp	r2, r4
 80003b0:	d80c      	bhi.n	80003cc <__udivmoddi4+0x100>
 80003b2:	1aa4      	subs	r4, r4, r2
 80003b4:	419d      	sbcs	r5, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	1924      	adds	r4, r4, r4
 80003ba:	416d      	adcs	r5, r5
 80003bc:	2100      	movs	r1, #0
 80003be:	3e01      	subs	r6, #1
 80003c0:	1824      	adds	r4, r4, r0
 80003c2:	414d      	adcs	r5, r1
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d006      	beq.n	80003d6 <__udivmoddi4+0x10a>
 80003c8:	42ab      	cmp	r3, r5
 80003ca:	d9ee      	bls.n	80003aa <__udivmoddi4+0xde>
 80003cc:	3e01      	subs	r6, #1
 80003ce:	1924      	adds	r4, r4, r4
 80003d0:	416d      	adcs	r5, r5
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d1f8      	bne.n	80003c8 <__udivmoddi4+0xfc>
 80003d6:	9800      	ldr	r0, [sp, #0]
 80003d8:	9901      	ldr	r1, [sp, #4]
 80003da:	465b      	mov	r3, fp
 80003dc:	1900      	adds	r0, r0, r4
 80003de:	4169      	adcs	r1, r5
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	db24      	blt.n	800042e <__udivmoddi4+0x162>
 80003e4:	002b      	movs	r3, r5
 80003e6:	465a      	mov	r2, fp
 80003e8:	4644      	mov	r4, r8
 80003ea:	40d3      	lsrs	r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	40e2      	lsrs	r2, r4
 80003f0:	001c      	movs	r4, r3
 80003f2:	465b      	mov	r3, fp
 80003f4:	0015      	movs	r5, r2
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db2a      	blt.n	8000450 <__udivmoddi4+0x184>
 80003fa:	0026      	movs	r6, r4
 80003fc:	409e      	lsls	r6, r3
 80003fe:	0033      	movs	r3, r6
 8000400:	0026      	movs	r6, r4
 8000402:	4647      	mov	r7, r8
 8000404:	40be      	lsls	r6, r7
 8000406:	0032      	movs	r2, r6
 8000408:	1a80      	subs	r0, r0, r2
 800040a:	4199      	sbcs	r1, r3
 800040c:	9000      	str	r0, [sp, #0]
 800040e:	9101      	str	r1, [sp, #4]
 8000410:	e79e      	b.n	8000350 <__udivmoddi4+0x84>
 8000412:	42a3      	cmp	r3, r4
 8000414:	d8bc      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000416:	e782      	b.n	800031e <__udivmoddi4+0x52>
 8000418:	4642      	mov	r2, r8
 800041a:	2320      	movs	r3, #32
 800041c:	2100      	movs	r1, #0
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	2200      	movs	r2, #0
 8000422:	9100      	str	r1, [sp, #0]
 8000424:	9201      	str	r2, [sp, #4]
 8000426:	2201      	movs	r2, #1
 8000428:	40da      	lsrs	r2, r3
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	e785      	b.n	800033a <__udivmoddi4+0x6e>
 800042e:	4642      	mov	r2, r8
 8000430:	2320      	movs	r3, #32
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	4646      	mov	r6, r8
 8000438:	409a      	lsls	r2, r3
 800043a:	0023      	movs	r3, r4
 800043c:	40f3      	lsrs	r3, r6
 800043e:	4644      	mov	r4, r8
 8000440:	4313      	orrs	r3, r2
 8000442:	002a      	movs	r2, r5
 8000444:	40e2      	lsrs	r2, r4
 8000446:	001c      	movs	r4, r3
 8000448:	465b      	mov	r3, fp
 800044a:	0015      	movs	r5, r2
 800044c:	2b00      	cmp	r3, #0
 800044e:	dad4      	bge.n	80003fa <__udivmoddi4+0x12e>
 8000450:	4642      	mov	r2, r8
 8000452:	002f      	movs	r7, r5
 8000454:	2320      	movs	r3, #32
 8000456:	0026      	movs	r6, r4
 8000458:	4097      	lsls	r7, r2
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	40de      	lsrs	r6, r3
 800045e:	003b      	movs	r3, r7
 8000460:	4333      	orrs	r3, r6
 8000462:	e7cd      	b.n	8000400 <__udivmoddi4+0x134>

08000464 <__clzdi2>:
 8000464:	b510      	push	{r4, lr}
 8000466:	2900      	cmp	r1, #0
 8000468:	d103      	bne.n	8000472 <__clzdi2+0xe>
 800046a:	f000 f807 	bl	800047c <__clzsi2>
 800046e:	3020      	adds	r0, #32
 8000470:	e002      	b.n	8000478 <__clzdi2+0x14>
 8000472:	0008      	movs	r0, r1
 8000474:	f000 f802 	bl	800047c <__clzsi2>
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b590      	push	{r4, r7, lr}
 80004ba:	b083      	sub	sp, #12
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	#ifdef SEMIHOSTING_MODE
		initialise_monitor_handles();
 80004be:	f002 fb91 	bl	8002be4 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c2:	f000 fcf1 	bl	8000ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c6:	f000 f843 	bl	8000550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ca:	f000 f8f3 	bl	80006b4 <MX_GPIO_Init>
  MX_TIM2_Init();
 80004ce:	f000 f89b 	bl	8000608 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80004d2:	4b1c      	ldr	r3, [pc, #112]	; (8000544 <main+0x8c>)
 80004d4:	0018      	movs	r0, r3
 80004d6:	f001 fdef 	bl	80020b8 <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80004da:	2380      	movs	r3, #128	; 0x80
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	481a      	ldr	r0, [pc, #104]	; (8000548 <main+0x90>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	0019      	movs	r1, r3
 80004e4:	f000 ffc9 	bl	800147a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80004e8:	2380      	movs	r3, #128	; 0x80
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	4816      	ldr	r0, [pc, #88]	; (8000548 <main+0x90>)
 80004ee:	2201      	movs	r2, #1
 80004f0:	0019      	movs	r1, r3
 80004f2:	f000 ffc2 	bl	800147a <HAL_GPIO_WritePin>

  //tm1637_DisplayHandle(7, CurrentDisplay);

  uint8_t Godzina[] = "0000";
 80004f6:	003b      	movs	r3, r7
 80004f8:	4a14      	ldr	r2, [pc, #80]	; (800054c <main+0x94>)
 80004fa:	6811      	ldr	r1, [r2, #0]
 80004fc:	6019      	str	r1, [r3, #0]
 80004fe:	7912      	ldrb	r2, [r2, #4]
 8000500:	711a      	strb	r2, [r3, #4]
	for (uint8_t i = 0; i<sizeof(Godzina); i++)
 8000502:	1dfb      	adds	r3, r7, #7
 8000504:	2200      	movs	r2, #0
 8000506:	701a      	strb	r2, [r3, #0]
 8000508:	e011      	b.n	800052e <main+0x76>
	  {
		  Godzina[i] = char2segments(Godzina[i]);
 800050a:	1dfb      	adds	r3, r7, #7
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	003a      	movs	r2, r7
 8000510:	5cd2      	ldrb	r2, [r2, r3]
 8000512:	1dfb      	adds	r3, r7, #7
 8000514:	781c      	ldrb	r4, [r3, #0]
 8000516:	0010      	movs	r0, r2
 8000518:	f000 fc4e 	bl	8000db8 <char2segments>
 800051c:	0003      	movs	r3, r0
 800051e:	001a      	movs	r2, r3
 8000520:	003b      	movs	r3, r7
 8000522:	551a      	strb	r2, [r3, r4]
	for (uint8_t i = 0; i<sizeof(Godzina); i++)
 8000524:	1dfb      	adds	r3, r7, #7
 8000526:	781a      	ldrb	r2, [r3, #0]
 8000528:	1dfb      	adds	r3, r7, #7
 800052a:	3201      	adds	r2, #1
 800052c:	701a      	strb	r2, [r3, #0]
 800052e:	1dfb      	adds	r3, r7, #7
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b04      	cmp	r3, #4
 8000534:	d9e9      	bls.n	800050a <main+0x52>
	  }
	 tm1637_DisplayHandle(7, Godzina);
 8000536:	003b      	movs	r3, r7
 8000538:	0019      	movs	r1, r3
 800053a:	2007      	movs	r0, #7
 800053c:	f000 fba4 	bl	8000c88 <tm1637_DisplayHandle>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000540:	e7fe      	b.n	8000540 <main+0x88>
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	20000090 	.word	0x20000090
 8000548:	50000400 	.word	0x50000400
 800054c:	080031fc 	.word	0x080031fc

08000550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b095      	sub	sp, #84	; 0x54
 8000554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000556:	2418      	movs	r4, #24
 8000558:	193b      	adds	r3, r7, r4
 800055a:	0018      	movs	r0, r3
 800055c:	2338      	movs	r3, #56	; 0x38
 800055e:	001a      	movs	r2, r3
 8000560:	2100      	movs	r1, #0
 8000562:	f002 fcab 	bl	8002ebc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	0018      	movs	r0, r3
 800056a:	2314      	movs	r3, #20
 800056c:	001a      	movs	r2, r3
 800056e:	2100      	movs	r1, #0
 8000570:	f002 fca4 	bl	8002ebc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000574:	4b22      	ldr	r3, [pc, #136]	; (8000600 <SystemClock_Config+0xb0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a22      	ldr	r2, [pc, #136]	; (8000604 <SystemClock_Config+0xb4>)
 800057a:	401a      	ands	r2, r3
 800057c:	4b20      	ldr	r3, [pc, #128]	; (8000600 <SystemClock_Config+0xb0>)
 800057e:	2180      	movs	r1, #128	; 0x80
 8000580:	0109      	lsls	r1, r1, #4
 8000582:	430a      	orrs	r2, r1
 8000584:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000586:	0021      	movs	r1, r4
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2202      	movs	r2, #2
 800058c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2201      	movs	r2, #1
 8000592:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2210      	movs	r2, #16
 8000598:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059a:	187b      	adds	r3, r7, r1
 800059c:	2202      	movs	r2, #2
 800059e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005a0:	187b      	adds	r3, r7, r1
 80005a2:	2200      	movs	r2, #0
 80005a4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80005a6:	187b      	adds	r3, r7, r1
 80005a8:	2280      	movs	r2, #128	; 0x80
 80005aa:	02d2      	lsls	r2, r2, #11
 80005ac:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80005ae:	187b      	adds	r3, r7, r1
 80005b0:	2280      	movs	r2, #128	; 0x80
 80005b2:	03d2      	lsls	r2, r2, #15
 80005b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	0018      	movs	r0, r3
 80005ba:	f000 ff7b 	bl	80014b4 <HAL_RCC_OscConfig>
 80005be:	1e03      	subs	r3, r0, #0
 80005c0:	d001      	beq.n	80005c6 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80005c2:	f000 f929 	bl	8000818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	220f      	movs	r2, #15
 80005ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	2203      	movs	r2, #3
 80005d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	2200      	movs	r2, #0
 80005d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2200      	movs	r2, #0
 80005dc:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	2200      	movs	r2, #0
 80005e2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	2101      	movs	r1, #1
 80005e8:	0018      	movs	r0, r3
 80005ea:	f001 fb37 	bl	8001c5c <HAL_RCC_ClockConfig>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80005f2:	f000 f911 	bl	8000818 <Error_Handler>
  }
}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	b015      	add	sp, #84	; 0x54
 80005fc:	bd90      	pop	{r4, r7, pc}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	40007000 	.word	0x40007000
 8000604:	ffffe7ff 	.word	0xffffe7ff

08000608 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800060e:	2308      	movs	r3, #8
 8000610:	18fb      	adds	r3, r7, r3
 8000612:	0018      	movs	r0, r3
 8000614:	2310      	movs	r3, #16
 8000616:	001a      	movs	r2, r3
 8000618:	2100      	movs	r1, #0
 800061a:	f002 fc4f 	bl	8002ebc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800061e:	003b      	movs	r3, r7
 8000620:	0018      	movs	r0, r3
 8000622:	2308      	movs	r3, #8
 8000624:	001a      	movs	r2, r3
 8000626:	2100      	movs	r1, #0
 8000628:	f002 fc48 	bl	8002ebc <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800062c:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <MX_TIM2_Init+0xa4>)
 800062e:	2280      	movs	r2, #128	; 0x80
 8000630:	05d2      	lsls	r2, r2, #23
 8000632:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000-1;
 8000634:	4b1d      	ldr	r3, [pc, #116]	; (80006ac <MX_TIM2_Init+0xa4>)
 8000636:	4a1e      	ldr	r2, [pc, #120]	; (80006b0 <MX_TIM2_Init+0xa8>)
 8000638:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800063a:	4b1c      	ldr	r3, [pc, #112]	; (80006ac <MX_TIM2_Init+0xa4>)
 800063c:	2200      	movs	r2, #0
 800063e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000640:	4b1a      	ldr	r3, [pc, #104]	; (80006ac <MX_TIM2_Init+0xa4>)
 8000642:	22fa      	movs	r2, #250	; 0xfa
 8000644:	0092      	lsls	r2, r2, #2
 8000646:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000648:	4b18      	ldr	r3, [pc, #96]	; (80006ac <MX_TIM2_Init+0xa4>)
 800064a:	2200      	movs	r2, #0
 800064c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800064e:	4b17      	ldr	r3, [pc, #92]	; (80006ac <MX_TIM2_Init+0xa4>)
 8000650:	2280      	movs	r2, #128	; 0x80
 8000652:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000654:	4b15      	ldr	r3, [pc, #84]	; (80006ac <MX_TIM2_Init+0xa4>)
 8000656:	0018      	movs	r0, r3
 8000658:	f001 fcee 	bl	8002038 <HAL_TIM_Base_Init>
 800065c:	1e03      	subs	r3, r0, #0
 800065e:	d001      	beq.n	8000664 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000660:	f000 f8da 	bl	8000818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000664:	2108      	movs	r1, #8
 8000666:	187b      	adds	r3, r7, r1
 8000668:	2280      	movs	r2, #128	; 0x80
 800066a:	0152      	lsls	r2, r2, #5
 800066c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800066e:	187a      	adds	r2, r7, r1
 8000670:	4b0e      	ldr	r3, [pc, #56]	; (80006ac <MX_TIM2_Init+0xa4>)
 8000672:	0011      	movs	r1, r2
 8000674:	0018      	movs	r0, r3
 8000676:	f001 fe59 	bl	800232c <HAL_TIM_ConfigClockSource>
 800067a:	1e03      	subs	r3, r0, #0
 800067c:	d001      	beq.n	8000682 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800067e:	f000 f8cb 	bl	8000818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000682:	003b      	movs	r3, r7
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000688:	003b      	movs	r3, r7
 800068a:	2200      	movs	r2, #0
 800068c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800068e:	003a      	movs	r2, r7
 8000690:	4b06      	ldr	r3, [pc, #24]	; (80006ac <MX_TIM2_Init+0xa4>)
 8000692:	0011      	movs	r1, r2
 8000694:	0018      	movs	r0, r3
 8000696:	f002 f835 	bl	8002704 <HAL_TIMEx_MasterConfigSynchronization>
 800069a:	1e03      	subs	r3, r0, #0
 800069c:	d001      	beq.n	80006a2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800069e:	f000 f8bb 	bl	8000818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006a2:	46c0      	nop			; (mov r8, r8)
 80006a4:	46bd      	mov	sp, r7
 80006a6:	b006      	add	sp, #24
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	20000090 	.word	0x20000090
 80006b0:	00007cff 	.word	0x00007cff

080006b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b08b      	sub	sp, #44	; 0x2c
 80006b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	2414      	movs	r4, #20
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	0018      	movs	r0, r3
 80006c0:	2314      	movs	r3, #20
 80006c2:	001a      	movs	r2, r3
 80006c4:	2100      	movs	r1, #0
 80006c6:	f002 fbf9 	bl	8002ebc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ca:	4b48      	ldr	r3, [pc, #288]	; (80007ec <MX_GPIO_Init+0x138>)
 80006cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ce:	4b47      	ldr	r3, [pc, #284]	; (80007ec <MX_GPIO_Init+0x138>)
 80006d0:	2104      	movs	r1, #4
 80006d2:	430a      	orrs	r2, r1
 80006d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80006d6:	4b45      	ldr	r3, [pc, #276]	; (80007ec <MX_GPIO_Init+0x138>)
 80006d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006da:	2204      	movs	r2, #4
 80006dc:	4013      	ands	r3, r2
 80006de:	613b      	str	r3, [r7, #16]
 80006e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006e2:	4b42      	ldr	r3, [pc, #264]	; (80007ec <MX_GPIO_Init+0x138>)
 80006e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006e6:	4b41      	ldr	r3, [pc, #260]	; (80007ec <MX_GPIO_Init+0x138>)
 80006e8:	2180      	movs	r1, #128	; 0x80
 80006ea:	430a      	orrs	r2, r1
 80006ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ee:	4b3f      	ldr	r3, [pc, #252]	; (80007ec <MX_GPIO_Init+0x138>)
 80006f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006f2:	2280      	movs	r2, #128	; 0x80
 80006f4:	4013      	ands	r3, r2
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b3c      	ldr	r3, [pc, #240]	; (80007ec <MX_GPIO_Init+0x138>)
 80006fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006fe:	4b3b      	ldr	r3, [pc, #236]	; (80007ec <MX_GPIO_Init+0x138>)
 8000700:	2101      	movs	r1, #1
 8000702:	430a      	orrs	r2, r1
 8000704:	62da      	str	r2, [r3, #44]	; 0x2c
 8000706:	4b39      	ldr	r3, [pc, #228]	; (80007ec <MX_GPIO_Init+0x138>)
 8000708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800070a:	2201      	movs	r2, #1
 800070c:	4013      	ands	r3, r2
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000712:	4b36      	ldr	r3, [pc, #216]	; (80007ec <MX_GPIO_Init+0x138>)
 8000714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000716:	4b35      	ldr	r3, [pc, #212]	; (80007ec <MX_GPIO_Init+0x138>)
 8000718:	2102      	movs	r1, #2
 800071a:	430a      	orrs	r2, r1
 800071c:	62da      	str	r2, [r3, #44]	; 0x2c
 800071e:	4b33      	ldr	r3, [pc, #204]	; (80007ec <MX_GPIO_Init+0x138>)
 8000720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000722:	2202      	movs	r2, #2
 8000724:	4013      	ands	r3, r2
 8000726:	607b      	str	r3, [r7, #4]
 8000728:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800072a:	23a0      	movs	r3, #160	; 0xa0
 800072c:	05db      	lsls	r3, r3, #23
 800072e:	2200      	movs	r2, #0
 8000730:	2120      	movs	r1, #32
 8000732:	0018      	movs	r0, r3
 8000734:	f000 fea1 	bl	800147a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCLK_Pin|SDO_Pin, GPIO_PIN_RESET);
 8000738:	23c0      	movs	r3, #192	; 0xc0
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	482c      	ldr	r0, [pc, #176]	; (80007f0 <MX_GPIO_Init+0x13c>)
 800073e:	2200      	movs	r2, #0
 8000740:	0019      	movs	r1, r3
 8000742:	f000 fe9a 	bl	800147a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000746:	193b      	adds	r3, r7, r4
 8000748:	2280      	movs	r2, #128	; 0x80
 800074a:	0192      	lsls	r2, r2, #6
 800074c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800074e:	193b      	adds	r3, r7, r4
 8000750:	2284      	movs	r2, #132	; 0x84
 8000752:	0392      	lsls	r2, r2, #14
 8000754:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	193b      	adds	r3, r7, r4
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800075c:	193b      	adds	r3, r7, r4
 800075e:	4a25      	ldr	r2, [pc, #148]	; (80007f4 <MX_GPIO_Init+0x140>)
 8000760:	0019      	movs	r1, r3
 8000762:	0010      	movs	r0, r2
 8000764:	f000 fcee 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000768:	193b      	adds	r3, r7, r4
 800076a:	220c      	movs	r2, #12
 800076c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800076e:	193b      	adds	r3, r7, r4
 8000770:	2202      	movs	r2, #2
 8000772:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	193b      	adds	r3, r7, r4
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800077a:	193b      	adds	r3, r7, r4
 800077c:	2203      	movs	r2, #3
 800077e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000780:	193b      	adds	r3, r7, r4
 8000782:	2204      	movs	r2, #4
 8000784:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000786:	193a      	adds	r2, r7, r4
 8000788:	23a0      	movs	r3, #160	; 0xa0
 800078a:	05db      	lsls	r3, r3, #23
 800078c:	0011      	movs	r1, r2
 800078e:	0018      	movs	r0, r3
 8000790:	f000 fcd8 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000794:	193b      	adds	r3, r7, r4
 8000796:	2220      	movs	r2, #32
 8000798:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079a:	193b      	adds	r3, r7, r4
 800079c:	2201      	movs	r2, #1
 800079e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	2200      	movs	r2, #0
 80007aa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007ac:	193a      	adds	r2, r7, r4
 80007ae:	23a0      	movs	r3, #160	; 0xa0
 80007b0:	05db      	lsls	r3, r3, #23
 80007b2:	0011      	movs	r1, r2
 80007b4:	0018      	movs	r0, r3
 80007b6:	f000 fcc5 	bl	8001144 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCLK_Pin SDO_Pin */
  GPIO_InitStruct.Pin = SCLK_Pin|SDO_Pin;
 80007ba:	0021      	movs	r1, r4
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	22c0      	movs	r2, #192	; 0xc0
 80007c0:	0092      	lsls	r2, r2, #2
 80007c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	2201      	movs	r2, #1
 80007c8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	4a05      	ldr	r2, [pc, #20]	; (80007f0 <MX_GPIO_Init+0x13c>)
 80007da:	0019      	movs	r1, r3
 80007dc:	0010      	movs	r0, r2
 80007de:	f000 fcb1 	bl	8001144 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	46bd      	mov	sp, r7
 80007e6:	b00b      	add	sp, #44	; 0x2c
 80007e8:	bd90      	pop	{r4, r7, pc}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	40021000 	.word	0x40021000
 80007f0:	50000400 	.word	0x50000400
 80007f4:	50000800 	.word	0x50000800

080007f8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
	static uint8_t x[4] = {0x6d, 0x6d, 0x6d, 0x6d};
	tm1637_DisplayHandle(4, x);
 8000800:	4b04      	ldr	r3, [pc, #16]	; (8000814 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000802:	0019      	movs	r1, r3
 8000804:	2004      	movs	r0, #4
 8000806:	f000 fa3f 	bl	8000c88 <tm1637_DisplayHandle>

}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	46bd      	mov	sp, r7
 800080e:	b002      	add	sp, #8
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	20000000 	.word	0x20000000

08000818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800081c:	b672      	cpsid	i
}
 800081e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000820:	e7fe      	b.n	8000820 <Error_Handler+0x8>
	...

08000824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000828:	4b07      	ldr	r3, [pc, #28]	; (8000848 <HAL_MspInit+0x24>)
 800082a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <HAL_MspInit+0x24>)
 800082e:	2101      	movs	r1, #1
 8000830:	430a      	orrs	r2, r1
 8000832:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000834:	4b04      	ldr	r3, [pc, #16]	; (8000848 <HAL_MspInit+0x24>)
 8000836:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000838:	4b03      	ldr	r3, [pc, #12]	; (8000848 <HAL_MspInit+0x24>)
 800083a:	2180      	movs	r1, #128	; 0x80
 800083c:	0549      	lsls	r1, r1, #21
 800083e:	430a      	orrs	r2, r1
 8000840:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000842:	46c0      	nop			; (mov r8, r8)
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	40021000 	.word	0x40021000

0800084c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681a      	ldr	r2, [r3, #0]
 8000858:	2380      	movs	r3, #128	; 0x80
 800085a:	05db      	lsls	r3, r3, #23
 800085c:	429a      	cmp	r2, r3
 800085e:	d10d      	bne.n	800087c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000860:	4b08      	ldr	r3, [pc, #32]	; (8000884 <HAL_TIM_Base_MspInit+0x38>)
 8000862:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000864:	4b07      	ldr	r3, [pc, #28]	; (8000884 <HAL_TIM_Base_MspInit+0x38>)
 8000866:	2101      	movs	r1, #1
 8000868:	430a      	orrs	r2, r1
 800086a:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800086c:	2200      	movs	r2, #0
 800086e:	2100      	movs	r1, #0
 8000870:	200f      	movs	r0, #15
 8000872:	f000 fc35 	bl	80010e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000876:	200f      	movs	r0, #15
 8000878:	f000 fc47 	bl	800110a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800087c:	46c0      	nop			; (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	b002      	add	sp, #8
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40021000 	.word	0x40021000

08000888 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800088c:	e7fe      	b.n	800088c <NMI_Handler+0x4>

0800088e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800088e:	b580      	push	{r7, lr}
 8000890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000892:	e7fe      	b.n	8000892 <HardFault_Handler+0x4>

08000894 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000898:	46c0      	nop			; (mov r8, r8)
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}

0800089e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}

080008a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ac:	f000 fb50 	bl	8000f50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008b0:	46c0      	nop			; (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008bc:	4b03      	ldr	r3, [pc, #12]	; (80008cc <TIM2_IRQHandler+0x14>)
 80008be:	0018      	movs	r0, r3
 80008c0:	f001 fc4c 	bl	800215c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	20000090 	.word	0x20000090

080008d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008d4:	46c0      	nop			; (mov r8, r8)
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
	...

080008dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80008dc:	480d      	ldr	r0, [pc, #52]	; (8000914 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80008de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008e0:	f7ff fff6 	bl	80008d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e4:	480c      	ldr	r0, [pc, #48]	; (8000918 <LoopForever+0x6>)
  ldr r1, =_edata
 80008e6:	490d      	ldr	r1, [pc, #52]	; (800091c <LoopForever+0xa>)
  ldr r2, =_sidata
 80008e8:	4a0d      	ldr	r2, [pc, #52]	; (8000920 <LoopForever+0xe>)
  movs r3, #0
 80008ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008ec:	e002      	b.n	80008f4 <LoopCopyDataInit>

080008ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008f2:	3304      	adds	r3, #4

080008f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f8:	d3f9      	bcc.n	80008ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008fa:	4a0a      	ldr	r2, [pc, #40]	; (8000924 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008fc:	4c0a      	ldr	r4, [pc, #40]	; (8000928 <LoopForever+0x16>)
  movs r3, #0
 80008fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000900:	e001      	b.n	8000906 <LoopFillZerobss>

08000902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000904:	3204      	adds	r2, #4

08000906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000908:	d3fb      	bcc.n	8000902 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800090a:	f002 fb33 	bl	8002f74 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800090e:	f7ff fdd3 	bl	80004b8 <main>

08000912 <LoopForever>:

LoopForever:
    b LoopForever
 8000912:	e7fe      	b.n	8000912 <LoopForever>
   ldr   r0, =_estack
 8000914:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800091c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000920:	080033bc 	.word	0x080033bc
  ldr r2, =_sbss
 8000924:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000928:	200002c8 	.word	0x200002c8

0800092c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800092c:	e7fe      	b.n	800092c <ADC1_COMP_IRQHandler>
	...

08000930 <tm1637_CLKhigh>:

extern uint32_t Timer1;
extern uint8_t CurrentDisplay[4];
extern uint8_t tm1637_Segments[8];
void tm1637_CLKhigh()
{																	  	//SCL high period
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);		  	//Setting SCL frequency
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	480a      	ldr	r0, [pc, #40]	; (8000964 <tm1637_CLKhigh+0x34>)
 800093a:	2201      	movs	r2, #1
 800093c:	0019      	movs	r1, r3
 800093e:	f000 fd9c 	bl	800147a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000942:	2380      	movs	r3, #128	; 0x80
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	4807      	ldr	r0, [pc, #28]	; (8000964 <tm1637_CLKhigh+0x34>)
 8000948:	2201      	movs	r2, #1
 800094a:	0019      	movs	r1, r3
 800094c:	f000 fd95 	bl	800147a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8000950:	2380      	movs	r3, #128	; 0x80
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	4803      	ldr	r0, [pc, #12]	; (8000964 <tm1637_CLKhigh+0x34>)
 8000956:	2201      	movs	r2, #1
 8000958:	0019      	movs	r1, r3
 800095a:	f000 fd8e 	bl	800147a <HAL_GPIO_WritePin>
}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	50000400 	.word	0x50000400

08000968 <tm1637_CLKlow>:
void tm1637_CLKlow()
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);		//SCL low period
 800096c:	2380      	movs	r3, #128	; 0x80
 800096e:	005b      	lsls	r3, r3, #1
 8000970:	480a      	ldr	r0, [pc, #40]	; (800099c <tm1637_CLKlow+0x34>)
 8000972:	2200      	movs	r2, #0
 8000974:	0019      	movs	r1, r3
 8000976:	f000 fd80 	bl	800147a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 800097a:	2380      	movs	r3, #128	; 0x80
 800097c:	005b      	lsls	r3, r3, #1
 800097e:	4807      	ldr	r0, [pc, #28]	; (800099c <tm1637_CLKlow+0x34>)
 8000980:	2200      	movs	r2, #0
 8000982:	0019      	movs	r1, r3
 8000984:	f000 fd79 	bl	800147a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	4803      	ldr	r0, [pc, #12]	; (800099c <tm1637_CLKlow+0x34>)
 800098e:	2200      	movs	r2, #0
 8000990:	0019      	movs	r1, r3
 8000992:	f000 fd72 	bl	800147a <HAL_GPIO_WritePin>
}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	50000400 	.word	0x50000400

080009a0 <tm1637_SDOhigh>:
void tm1637_SDOhigh()
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);			//SDO high period
 80009a4:	2380      	movs	r3, #128	; 0x80
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	480a      	ldr	r0, [pc, #40]	; (80009d4 <tm1637_SDOhigh+0x34>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	0019      	movs	r1, r3
 80009ae:	f000 fd64 	bl	800147a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80009b2:	2380      	movs	r3, #128	; 0x80
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	4807      	ldr	r0, [pc, #28]	; (80009d4 <tm1637_SDOhigh+0x34>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	0019      	movs	r1, r3
 80009bc:	f000 fd5d 	bl	800147a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80009c0:	2380      	movs	r3, #128	; 0x80
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	4803      	ldr	r0, [pc, #12]	; (80009d4 <tm1637_SDOhigh+0x34>)
 80009c6:	2201      	movs	r2, #1
 80009c8:	0019      	movs	r1, r3
 80009ca:	f000 fd56 	bl	800147a <HAL_GPIO_WritePin>
}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	50000400 	.word	0x50000400

080009d8 <tm1637_SDOlow>:
void tm1637_SDOlow()
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);			//SDO low period
 80009dc:	2380      	movs	r3, #128	; 0x80
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	480a      	ldr	r0, [pc, #40]	; (8000a0c <tm1637_SDOlow+0x34>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	0019      	movs	r1, r3
 80009e6:	f000 fd48 	bl	800147a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 80009ea:	2380      	movs	r3, #128	; 0x80
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	4807      	ldr	r0, [pc, #28]	; (8000a0c <tm1637_SDOlow+0x34>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	0019      	movs	r1, r3
 80009f4:	f000 fd41 	bl	800147a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 80009f8:	2380      	movs	r3, #128	; 0x80
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	4803      	ldr	r0, [pc, #12]	; (8000a0c <tm1637_SDOlow+0x34>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	0019      	movs	r1, r3
 8000a02:	f000 fd3a 	bl	800147a <HAL_GPIO_WritePin>
}
 8000a06:	46c0      	nop			; (mov r8, r8)
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	50000400 	.word	0x50000400

08000a10 <tm1637_StartPacket>:
void tm1637_StartPacket()												//Lower SDO line while CLK line is high
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
	tm1637_CLKhigh();
 8000a14:	f7ff ff8c 	bl	8000930 <tm1637_CLKhigh>

	tm1637_SDOhigh();
 8000a18:	f7ff ffc2 	bl	80009a0 <tm1637_SDOhigh>
	tm1637_SDOlow();
 8000a1c:	f7ff ffdc 	bl	80009d8 <tm1637_SDOlow>

	tm1637_CLKlow();
 8000a20:	f7ff ffa2 	bl	8000968 <tm1637_CLKlow>
}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <tm1637_EndPacket>:
void tm1637_EndPacket()													//SDO line is pulled high while SCL line is high
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	af00      	add	r7, sp, #0
	tm1637_CLKlow();
 8000a2e:	f7ff ff9b 	bl	8000968 <tm1637_CLKlow>
	tm1637_SDOlow();
 8000a32:	f7ff ffd1 	bl	80009d8 <tm1637_SDOlow>

	tm1637_CLKhigh();
 8000a36:	f7ff ff7b 	bl	8000930 <tm1637_CLKhigh>
	tm1637_SDOhigh();
 8000a3a:	f7ff ffb1 	bl	80009a0 <tm1637_SDOhigh>
}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <tm1637_DataOut>:
void tm1637_DataOut(uint8_t *tm1637_TxBuffer)							//Low level data transfer function
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]

	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8000a4c:	230f      	movs	r3, #15
 8000a4e:	18fb      	adds	r3, r7, r3
 8000a50:	2200      	movs	r2, #0
 8000a52:	701a      	strb	r2, [r3, #0]
 8000a54:	e01a      	b.n	8000a8c <tm1637_DataOut+0x48>
	{
		tm1637_CLKlow();
 8000a56:	f7ff ff87 	bl	8000968 <tm1637_CLKlow>
		if(tm1637_TxBuffer[j] == GPIO_PIN_SET)							//Check logic level
 8000a5a:	230f      	movs	r3, #15
 8000a5c:	18fb      	adds	r3, r7, r3
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	b25b      	sxtb	r3, r3
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	18d3      	adds	r3, r2, r3
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d102      	bne.n	8000a72 <tm1637_DataOut+0x2e>
		{
			tm1637_SDOhigh();
 8000a6c:	f7ff ff98 	bl	80009a0 <tm1637_SDOhigh>
 8000a70:	e001      	b.n	8000a76 <tm1637_DataOut+0x32>

		}
		else
		{
			tm1637_SDOlow();
 8000a72:	f7ff ffb1 	bl	80009d8 <tm1637_SDOlow>

		}
		tm1637_CLKhigh();
 8000a76:	f7ff ff5b 	bl	8000930 <tm1637_CLKhigh>
	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8000a7a:	210f      	movs	r1, #15
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	b25b      	sxtb	r3, r3
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	3301      	adds	r3, #1
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	701a      	strb	r2, [r3, #0]
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	18fb      	adds	r3, r7, r3
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	b25b      	sxtb	r3, r3
 8000a94:	2b07      	cmp	r3, #7
 8000a96:	ddde      	ble.n	8000a56 <tm1637_DataOut+0x12>
	} 
}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b004      	add	sp, #16
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <tm1637_TxCommand>:
void tm1637_TxCommand(uint8_t *Command)
{																		//Handles high level (bit by bit) transmission operation
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b086      	sub	sp, #24
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
	uint8_t ByteData[8] = {0};
 8000aaa:	230c      	movs	r3, #12
 8000aac:	18fb      	adds	r3, r7, r3
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	605a      	str	r2, [r3, #4]

	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8000ab6:	2317      	movs	r3, #23
 8000ab8:	18fb      	adds	r3, r7, r3
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]
 8000abe:	e018      	b.n	8000af2 <tm1637_TxCommand+0x50>
	{

		ByteData[i] = (Command[0] & (0x01 << i)) && 1;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	001a      	movs	r2, r3
 8000ac6:	2117      	movs	r1, #23
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	411a      	asrs	r2, r3
 8000ace:	0013      	movs	r3, r2
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	1e5a      	subs	r2, r3, #1
 8000ad6:	4193      	sbcs	r3, r2
 8000ad8:	b2da      	uxtb	r2, r3
 8000ada:	0008      	movs	r0, r1
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	0011      	movs	r1, r2
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	18ba      	adds	r2, r7, r2
 8000ae6:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8000ae8:	183b      	adds	r3, r7, r0
 8000aea:	781a      	ldrb	r2, [r3, #0]
 8000aec:	183b      	adds	r3, r7, r0
 8000aee:	3201      	adds	r2, #1
 8000af0:	701a      	strb	r2, [r3, #0]
 8000af2:	2317      	movs	r3, #23
 8000af4:	18fb      	adds	r3, r7, r3
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b07      	cmp	r3, #7
 8000afa:	d9e1      	bls.n	8000ac0 <tm1637_TxCommand+0x1e>

																		//Convert from byte to bit per array element
	}

	tm1637_StartPacket();												//Send start packet bit
 8000afc:	f7ff ff88 	bl	8000a10 <tm1637_StartPacket>
	tm1637_DataOut(ByteData);											//Send one byte
 8000b00:	230c      	movs	r3, #12
 8000b02:	18fb      	adds	r3, r7, r3
 8000b04:	0018      	movs	r0, r3
 8000b06:	f7ff ff9d 	bl	8000a44 <tm1637_DataOut>
	tm1637_CLKlow();													//Send one CLK for acknowledgment
 8000b0a:	f7ff ff2d 	bl	8000968 <tm1637_CLKlow>
	tm1637_CLKhigh();
 8000b0e:	f7ff ff0f 	bl	8000930 <tm1637_CLKhigh>
	tm1637_ACKcheck();													//wait for acknowledgment.
 8000b12:	f000 f89f 	bl	8000c54 <tm1637_ACKcheck>
	if((Command[0] & 0xC0) != (0xC0))										//Check if the received packet is not an address.
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	001a      	movs	r2, r3
 8000b1c:	23c0      	movs	r3, #192	; 0xc0
 8000b1e:	4013      	ands	r3, r2
 8000b20:	2bc0      	cmp	r3, #192	; 0xc0
 8000b22:	d001      	beq.n	8000b28 <tm1637_TxCommand+0x86>
	{
		tm1637_EndPacket();
 8000b24:	f7ff ff81 	bl	8000a2a <tm1637_EndPacket>
	}

}
 8000b28:	46c0      	nop			; (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	b006      	add	sp, #24
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <tm1637_TxData>:
void tm1637_TxData(uint8_t *Data, uint8_t PacketSize)
{																		//Handles high level (bit by bit) transmission operation
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	000a      	movs	r2, r1
 8000b3a:	1cfb      	adds	r3, r7, #3
 8000b3c:	701a      	strb	r2, [r3, #0]
	uint8_t ByteData[8] = {0};
 8000b3e:	230c      	movs	r3, #12
 8000b40:	18fb      	adds	r3, r7, r3
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	2200      	movs	r2, #0
 8000b48:	605a      	str	r2, [r3, #4]

	for(uint8_t i = 0; i < PacketSize; i++)
 8000b4a:	2317      	movs	r3, #23
 8000b4c:	18fb      	adds	r3, r7, r3
 8000b4e:	2200      	movs	r2, #0
 8000b50:	701a      	strb	r2, [r3, #0]
 8000b52:	e037      	b.n	8000bc4 <tm1637_TxData+0x94>
	{
		for(uint8_t j = 0; j < 8; j++)
 8000b54:	2316      	movs	r3, #22
 8000b56:	18fb      	adds	r3, r7, r3
 8000b58:	2200      	movs	r2, #0
 8000b5a:	701a      	strb	r2, [r3, #0]
 8000b5c:	e01c      	b.n	8000b98 <tm1637_TxData+0x68>
		{
			ByteData[j] = (Data[i] & (0x01 << j)) && 1;
 8000b5e:	2317      	movs	r3, #23
 8000b60:	18fb      	adds	r3, r7, r3
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	687a      	ldr	r2, [r7, #4]
 8000b66:	18d3      	adds	r3, r2, r3
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	001a      	movs	r2, r3
 8000b6c:	2116      	movs	r1, #22
 8000b6e:	187b      	adds	r3, r7, r1
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	411a      	asrs	r2, r3
 8000b74:	0013      	movs	r3, r2
 8000b76:	2201      	movs	r2, #1
 8000b78:	4013      	ands	r3, r2
 8000b7a:	1e5a      	subs	r2, r3, #1
 8000b7c:	4193      	sbcs	r3, r2
 8000b7e:	b2da      	uxtb	r2, r3
 8000b80:	0008      	movs	r0, r1
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	0011      	movs	r1, r2
 8000b88:	220c      	movs	r2, #12
 8000b8a:	18ba      	adds	r2, r7, r2
 8000b8c:	54d1      	strb	r1, [r2, r3]
		for(uint8_t j = 0; j < 8; j++)
 8000b8e:	183b      	adds	r3, r7, r0
 8000b90:	781a      	ldrb	r2, [r3, #0]
 8000b92:	183b      	adds	r3, r7, r0
 8000b94:	3201      	adds	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]
 8000b98:	2316      	movs	r3, #22
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	2b07      	cmp	r3, #7
 8000ba0:	d9dd      	bls.n	8000b5e <tm1637_TxData+0x2e>
		}
		tm1637_DataOut(ByteData);
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	18fb      	adds	r3, r7, r3
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f7ff ff4c 	bl	8000a44 <tm1637_DataOut>
		tm1637_CLKlow();
 8000bac:	f7ff fedc 	bl	8000968 <tm1637_CLKlow>
		tm1637_CLKhigh();
 8000bb0:	f7ff febe 	bl	8000930 <tm1637_CLKhigh>
		tm1637_ACKcheck();												//Transmit byte by byte
 8000bb4:	f000 f84e 	bl	8000c54 <tm1637_ACKcheck>
	for(uint8_t i = 0; i < PacketSize; i++)
 8000bb8:	2117      	movs	r1, #23
 8000bba:	187b      	adds	r3, r7, r1
 8000bbc:	781a      	ldrb	r2, [r3, #0]
 8000bbe:	187b      	adds	r3, r7, r1
 8000bc0:	3201      	adds	r2, #1
 8000bc2:	701a      	strb	r2, [r3, #0]
 8000bc4:	2317      	movs	r3, #23
 8000bc6:	18fa      	adds	r2, r7, r3
 8000bc8:	1cfb      	adds	r3, r7, #3
 8000bca:	7812      	ldrb	r2, [r2, #0]
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d3c0      	bcc.n	8000b54 <tm1637_TxData+0x24>

	}
	tm1637_EndPacket();													//Send end packet at the end of data transmission.
 8000bd2:	f7ff ff2a 	bl	8000a2a <tm1637_EndPacket>


}
 8000bd6:	46c0      	nop			; (mov r8, r8)
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	b006      	add	sp, #24
 8000bdc:	bd80      	pop	{r7, pc}
	...

08000be0 <tm1637_Initialize>:
void tm1637_Initialize(uint8_t Direction)								//Since SDI line is doing both transmission and reception
{																		//the corresponding GPIO pin must be reinitialized on the run
 8000be0:	b590      	push	{r4, r7, lr}
 8000be2:	b089      	sub	sp, #36	; 0x24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	0002      	movs	r2, r0
 8000be8:	1dfb      	adds	r3, r7, #7
 8000bea:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};								//To read ACK from TM1637 and to write data to it
 8000bec:	240c      	movs	r4, #12
 8000bee:	193b      	adds	r3, r7, r4
 8000bf0:	0018      	movs	r0, r3
 8000bf2:	2314      	movs	r3, #20
 8000bf4:	001a      	movs	r2, r3
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	f002 f960 	bl	8002ebc <memset>
	GPIO_InitStruct.Pin = SCLK_Pin;
 8000bfc:	0021      	movs	r1, r4
 8000bfe:	187b      	adds	r3, r7, r1
 8000c00:	2280      	movs	r2, #128	; 0x80
 8000c02:	0052      	lsls	r2, r2, #1
 8000c04:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c06:	187b      	adds	r3, r7, r1
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
	switch (Direction)													//Depending on the function input initialize the pin as input or output
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d00b      	beq.n	8000c32 <tm1637_Initialize+0x52>
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d114      	bne.n	8000c48 <tm1637_Initialize+0x68>
	{
		case DISPLAY2STM:
			GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2200      	movs	r2, #0
 8000c22:	605a      	str	r2, [r3, #4]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	4a0a      	ldr	r2, [pc, #40]	; (8000c50 <tm1637_Initialize+0x70>)
 8000c28:	0019      	movs	r1, r3
 8000c2a:	0010      	movs	r0, r2
 8000c2c:	f000 fa8a 	bl	8001144 <HAL_GPIO_Init>
			break;
 8000c30:	e00a      	b.n	8000c48 <tm1637_Initialize+0x68>
		case STM2DISPLAY:
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c32:	210c      	movs	r1, #12
 8000c34:	187b      	adds	r3, r7, r1
 8000c36:	2201      	movs	r2, #1
 8000c38:	605a      	str	r2, [r3, #4]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c3a:	187b      	adds	r3, r7, r1
 8000c3c:	4a04      	ldr	r2, [pc, #16]	; (8000c50 <tm1637_Initialize+0x70>)
 8000c3e:	0019      	movs	r1, r3
 8000c40:	0010      	movs	r0, r2
 8000c42:	f000 fa7f 	bl	8001144 <HAL_GPIO_Init>
			break;
 8000c46:	46c0      	nop			; (mov r8, r8)

	}

}
 8000c48:	46c0      	nop			; (mov r8, r8)
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	b009      	add	sp, #36	; 0x24
 8000c4e:	bd90      	pop	{r4, r7, pc}
 8000c50:	50000c00 	.word	0x50000c00

08000c54 <tm1637_ACKcheck>:
void tm1637_ACKcheck()
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	//Wait for acknowledgment bit
	tm1637_Initialize(DISPLAY2STM);										//initialize pin as input
 8000c58:	2001      	movs	r0, #1
 8000c5a:	f7ff ffc1 	bl	8000be0 <tm1637_Initialize>
	tm1637_CLKlow();													//lower CLK line
 8000c5e:	f7ff fe83 	bl	8000968 <tm1637_CLKlow>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 8000c62:	e002      	b.n	8000c6a <tm1637_ACKcheck+0x16>
	tm1637_Initialize(STM2DISPLAY);										//initialize pin as output for data transfer
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff ffbb 	bl	8000be0 <tm1637_Initialize>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 8000c6a:	2380      	movs	r3, #128	; 0x80
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	4a05      	ldr	r2, [pc, #20]	; (8000c84 <tm1637_ACKcheck+0x30>)
 8000c70:	0019      	movs	r1, r3
 8000c72:	0010      	movs	r0, r2
 8000c74:	f000 fbe4 	bl	8001440 <HAL_GPIO_ReadPin>
 8000c78:	1e03      	subs	r3, r0, #0
 8000c7a:	d1f3      	bne.n	8000c64 <tm1637_ACKcheck+0x10>
}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46c0      	nop			; (mov r8, r8)
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	50000400 	.word	0x50000400

08000c88 <tm1637_DisplayHandle>:
	tm1637_TxData(EmptyBuffer, 4);
	CommandCarrier[0] = DISPLAY_OFF;
	tm1637_TxCommand(CommandCarrier);
}
uint8_t tm1637_DisplayHandle(uint8_t Brightness, uint8_t *DisplayBuffer)
{
 8000c88:	b5b0      	push	{r4, r5, r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	0002      	movs	r2, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	1dfb      	adds	r3, r7, #7
 8000c94:	701a      	strb	r2, [r3, #0]
	//This function handles the low level protocol used to set data address of TM1637 and turn the display on
	//#param Brightness is used to set the brightness level of the display. This function accepts Brightness value between 0 and 7
	//#param *DisplayBuffer is the buffer used to map data from the RAM to the display each element corresponds to one segment in the display
	uint8_t CommandCarrier[1] = {0};
 8000c96:	210c      	movs	r1, #12
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	4a19      	ldr	r2, [pc, #100]	; (8000d00 <tm1637_DisplayHandle+0x78>)
 8000c9c:	7812      	ldrb	r2, [r2, #0]
 8000c9e:	701a      	strb	r2, [r3, #0]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 8000ca0:	250f      	movs	r5, #15
 8000ca2:	197b      	adds	r3, r7, r5
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	701a      	strb	r2, [r3, #0]
	if(Brightness <= 7)												//there are 7 levels of brightness
 8000ca8:	1dfb      	adds	r3, r7, #7
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2b07      	cmp	r3, #7
 8000cae:	d81f      	bhi.n	8000cf0 <tm1637_DisplayHandle+0x68>
	{
	  CommandCarrier[0] = DATA_SET;									//Send set data command
 8000cb0:	187b      	adds	r3, r7, r1
 8000cb2:	2240      	movs	r2, #64	; 0x40
 8000cb4:	701a      	strb	r2, [r3, #0]
	  tm1637_TxCommand(CommandCarrier);
 8000cb6:	000c      	movs	r4, r1
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f7ff fef1 	bl	8000aa2 <tm1637_TxCommand>
	  CommandCarrier[0] = C0H;										//Set address
 8000cc0:	0021      	movs	r1, r4
 8000cc2:	187b      	adds	r3, r7, r1
 8000cc4:	22c0      	movs	r2, #192	; 0xc0
 8000cc6:	701a      	strb	r2, [r3, #0]
	  tm1637_TxCommand(CommandCarrier);
 8000cc8:	187b      	adds	r3, r7, r1
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f7ff fee9 	bl	8000aa2 <tm1637_TxCommand>

	  tm1637_TxData(DisplayBuffer, 4);								//Map the data stored in RAM to the display
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	2104      	movs	r1, #4
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f7ff ff2b 	bl	8000b30 <tm1637_TxData>
	  tm1637_SetBrighness(Brightness);								//Turn on display and set brightness
 8000cda:	1dfb      	adds	r3, r7, #7
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f000 f810 	bl	8000d04 <tm1637_SetBrighness>
		ParameterFalidation = TM1637_OK;
 8000ce4:	197b      	adds	r3, r7, r5
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	701a      	strb	r2, [r3, #0]
		return ParameterFalidation;
 8000cea:	197b      	adds	r3, r7, r5
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	e002      	b.n	8000cf6 <tm1637_DisplayHandle+0x6e>
	}
	return ParameterFalidation;
 8000cf0:	230f      	movs	r3, #15
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	781b      	ldrb	r3, [r3, #0]
}
 8000cf6:	0018      	movs	r0, r3
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	b004      	add	sp, #16
 8000cfc:	bdb0      	pop	{r4, r5, r7, pc}
 8000cfe:	46c0      	nop			; (mov r8, r8)
 8000d00:	08003204 	.word	0x08003204

08000d04 <tm1637_SetBrighness>:
tm1637_StatusTypedef tm1637_SetBrighness(uint8_t BrighnessLevel)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	0002      	movs	r2, r0
 8000d0c:	1dfb      	adds	r3, r7, #7
 8000d0e:	701a      	strb	r2, [r3, #0]
	uint8_t BrighnessBuffer[8] = {0};
 8000d10:	230c      	movs	r3, #12
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	605a      	str	r2, [r3, #4]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 8000d1c:	2316      	movs	r3, #22
 8000d1e:	18fb      	adds	r3, r7, r3
 8000d20:	2201      	movs	r2, #1
 8000d22:	701a      	strb	r2, [r3, #0]
	if(BrighnessLevel <= 7)												//there are 7 levels of brightness
 8000d24:	1dfb      	adds	r3, r7, #7
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b07      	cmp	r3, #7
 8000d2a:	d83e      	bhi.n	8000daa <tm1637_SetBrighness+0xa6>
	{																	//Any value above that will be ignored.
		BrighnessLevel = BrighnessLevel | DISPLAY_ON;					//Set Brightness level with display on command
 8000d2c:	1dfb      	adds	r3, r7, #7
 8000d2e:	1dfa      	adds	r2, r7, #7
 8000d30:	7812      	ldrb	r2, [r2, #0]
 8000d32:	2178      	movs	r1, #120	; 0x78
 8000d34:	4249      	negs	r1, r1
 8000d36:	430a      	orrs	r2, r1
 8000d38:	701a      	strb	r2, [r3, #0]

		for(uint8_t i = 0; i < 8; i++)
 8000d3a:	2317      	movs	r3, #23
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	2200      	movs	r2, #0
 8000d40:	701a      	strb	r2, [r3, #0]
 8000d42:	e017      	b.n	8000d74 <tm1637_SetBrighness+0x70>
		{
			BrighnessBuffer[i] = (BrighnessLevel & (0x01 << i)) && 1;
 8000d44:	1dfb      	adds	r3, r7, #7
 8000d46:	781a      	ldrb	r2, [r3, #0]
 8000d48:	2117      	movs	r1, #23
 8000d4a:	187b      	adds	r3, r7, r1
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	411a      	asrs	r2, r3
 8000d50:	0013      	movs	r3, r2
 8000d52:	2201      	movs	r2, #1
 8000d54:	4013      	ands	r3, r2
 8000d56:	1e5a      	subs	r2, r3, #1
 8000d58:	4193      	sbcs	r3, r2
 8000d5a:	b2da      	uxtb	r2, r3
 8000d5c:	0008      	movs	r0, r1
 8000d5e:	187b      	adds	r3, r7, r1
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	0011      	movs	r1, r2
 8000d64:	220c      	movs	r2, #12
 8000d66:	18ba      	adds	r2, r7, r2
 8000d68:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < 8; i++)
 8000d6a:	183b      	adds	r3, r7, r0
 8000d6c:	781a      	ldrb	r2, [r3, #0]
 8000d6e:	183b      	adds	r3, r7, r0
 8000d70:	3201      	adds	r2, #1
 8000d72:	701a      	strb	r2, [r3, #0]
 8000d74:	2317      	movs	r3, #23
 8000d76:	18fb      	adds	r3, r7, r3
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	2b07      	cmp	r3, #7
 8000d7c:	d9e2      	bls.n	8000d44 <tm1637_SetBrighness+0x40>
		}
		tm1637_StartPacket();
 8000d7e:	f7ff fe47 	bl	8000a10 <tm1637_StartPacket>
		tm1637_DataOut(BrighnessBuffer);
 8000d82:	230c      	movs	r3, #12
 8000d84:	18fb      	adds	r3, r7, r3
 8000d86:	0018      	movs	r0, r3
 8000d88:	f7ff fe5c 	bl	8000a44 <tm1637_DataOut>
		tm1637_CLKlow();													//Send one CLK for acknowledgment
 8000d8c:	f7ff fdec 	bl	8000968 <tm1637_CLKlow>
		tm1637_CLKhigh();
 8000d90:	f7ff fdce 	bl	8000930 <tm1637_CLKhigh>
		tm1637_ACKcheck();													//wait for acknowledgment.
 8000d94:	f7ff ff5e 	bl	8000c54 <tm1637_ACKcheck>
		tm1637_EndPacket();
 8000d98:	f7ff fe47 	bl	8000a2a <tm1637_EndPacket>
		ParameterFalidation = TM1637_OK;
 8000d9c:	2116      	movs	r1, #22
 8000d9e:	187b      	adds	r3, r7, r1
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]
		return ParameterFalidation;
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	e002      	b.n	8000db0 <tm1637_SetBrighness+0xac>
	}
	return ParameterFalidation;
 8000daa:	2316      	movs	r3, #22
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	781b      	ldrb	r3, [r3, #0]
}
 8000db0:	0018      	movs	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b006      	add	sp, #24
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <char2segments>:
		  }

	  }
}

uint8_t char2segments(char c) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	0002      	movs	r2, r0
 8000dc0:	1dfb      	adds	r3, r7, #7
 8000dc2:	701a      	strb	r2, [r3, #0]
        switch (c) {
 8000dc4:	1dfb      	adds	r3, r7, #7
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	3b20      	subs	r3, #32
 8000dca:	2b5a      	cmp	r3, #90	; 0x5a
 8000dcc:	d900      	bls.n	8000dd0 <char2segments+0x18>
 8000dce:	e064      	b.n	8000e9a <char2segments+0xe2>
 8000dd0:	009a      	lsls	r2, r3, #2
 8000dd2:	4b34      	ldr	r3, [pc, #208]	; (8000ea4 <char2segments+0xec>)
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	469f      	mov	pc, r3
			case '0' : return 0x3f;
 8000dda:	233f      	movs	r3, #63	; 0x3f
 8000ddc:	e05e      	b.n	8000e9c <char2segments+0xe4>
			case '1' : return 0x06;
 8000dde:	2306      	movs	r3, #6
 8000de0:	e05c      	b.n	8000e9c <char2segments+0xe4>
			case '2' : return 0x5b;
 8000de2:	235b      	movs	r3, #91	; 0x5b
 8000de4:	e05a      	b.n	8000e9c <char2segments+0xe4>
			case '3' : return 0x4f;
 8000de6:	234f      	movs	r3, #79	; 0x4f
 8000de8:	e058      	b.n	8000e9c <char2segments+0xe4>
			case '4' : return 0x66;
 8000dea:	2366      	movs	r3, #102	; 0x66
 8000dec:	e056      	b.n	8000e9c <char2segments+0xe4>
			case '5' : return 0x6d;
 8000dee:	236d      	movs	r3, #109	; 0x6d
 8000df0:	e054      	b.n	8000e9c <char2segments+0xe4>
			case '6' : return 0x7d;
 8000df2:	237d      	movs	r3, #125	; 0x7d
 8000df4:	e052      	b.n	8000e9c <char2segments+0xe4>
			case '7' : return 0x07;
 8000df6:	2307      	movs	r3, #7
 8000df8:	e050      	b.n	8000e9c <char2segments+0xe4>
			case '8' : return 0x7f;
 8000dfa:	237f      	movs	r3, #127	; 0x7f
 8000dfc:	e04e      	b.n	8000e9c <char2segments+0xe4>
			case '9' : return 0x6f;
 8000dfe:	236f      	movs	r3, #111	; 0x6f
 8000e00:	e04c      	b.n	8000e9c <char2segments+0xe4>
            case '_' : return 0x08;
 8000e02:	2308      	movs	r3, #8
 8000e04:	e04a      	b.n	8000e9c <char2segments+0xe4>
            case '^' : return 0x01; // ¯
 8000e06:	2301      	movs	r3, #1
 8000e08:	e048      	b.n	8000e9c <char2segments+0xe4>
            case '-' : return 0x40;
 8000e0a:	2340      	movs	r3, #64	; 0x40
 8000e0c:	e046      	b.n	8000e9c <char2segments+0xe4>
            case '*' : return 0x63; // °
 8000e0e:	2363      	movs	r3, #99	; 0x63
 8000e10:	e044      	b.n	8000e9c <char2segments+0xe4>
            case ' ' : return 0x00; // space
 8000e12:	2300      	movs	r3, #0
 8000e14:	e042      	b.n	8000e9c <char2segments+0xe4>
            case 'A' : return 0x77; // upper case A
 8000e16:	2377      	movs	r3, #119	; 0x77
 8000e18:	e040      	b.n	8000e9c <char2segments+0xe4>
            case 'a' : return 0x5f; // lower case a
 8000e1a:	235f      	movs	r3, #95	; 0x5f
 8000e1c:	e03e      	b.n	8000e9c <char2segments+0xe4>
            case 'B' :              // lower case b
            case 'b' : return 0x7c; // lower case b
 8000e1e:	237c      	movs	r3, #124	; 0x7c
 8000e20:	e03c      	b.n	8000e9c <char2segments+0xe4>
            case 'C' : return 0x39; // upper case C
 8000e22:	2339      	movs	r3, #57	; 0x39
 8000e24:	e03a      	b.n	8000e9c <char2segments+0xe4>
            case 'c' : return 0x58; // lower case c
 8000e26:	2358      	movs	r3, #88	; 0x58
 8000e28:	e038      	b.n	8000e9c <char2segments+0xe4>
            case 'D' :              // lower case d
            case 'd' : return 0x5e; // lower case d
 8000e2a:	235e      	movs	r3, #94	; 0x5e
 8000e2c:	e036      	b.n	8000e9c <char2segments+0xe4>
            case 'E' :              // upper case E
            case 'e' : return 0x79; // upper case E
 8000e2e:	2379      	movs	r3, #121	; 0x79
 8000e30:	e034      	b.n	8000e9c <char2segments+0xe4>
            case 'F' :              // upper case F
            case 'f' : return 0x71; // upper case F
 8000e32:	2371      	movs	r3, #113	; 0x71
 8000e34:	e032      	b.n	8000e9c <char2segments+0xe4>
            case 'G' :              // upper case G
            case 'g' : return 0x35; // upper case G
 8000e36:	2335      	movs	r3, #53	; 0x35
 8000e38:	e030      	b.n	8000e9c <char2segments+0xe4>
            case 'H' : return 0x76; // upper case H
 8000e3a:	2376      	movs	r3, #118	; 0x76
 8000e3c:	e02e      	b.n	8000e9c <char2segments+0xe4>
            case 'h' : return 0x74; // lower case h
 8000e3e:	2374      	movs	r3, #116	; 0x74
 8000e40:	e02c      	b.n	8000e9c <char2segments+0xe4>
            case 'I' : return 0x06; // 1
 8000e42:	2306      	movs	r3, #6
 8000e44:	e02a      	b.n	8000e9c <char2segments+0xe4>
            case 'i' : return 0x04; // lower case i
 8000e46:	2304      	movs	r3, #4
 8000e48:	e028      	b.n	8000e9c <char2segments+0xe4>
            case 'J' : return 0x1e; // upper case J
 8000e4a:	231e      	movs	r3, #30
 8000e4c:	e026      	b.n	8000e9c <char2segments+0xe4>
            case 'j' : return 0x16; // lower case j
 8000e4e:	2316      	movs	r3, #22
 8000e50:	e024      	b.n	8000e9c <char2segments+0xe4>
            case 'K' :              // upper case K
            case 'k' : return 0x75; // upper case K
 8000e52:	2375      	movs	r3, #117	; 0x75
 8000e54:	e022      	b.n	8000e9c <char2segments+0xe4>
            case 'L' :              // upper case L
            case 'l' : return 0x38; // upper case L
 8000e56:	2338      	movs	r3, #56	; 0x38
 8000e58:	e020      	b.n	8000e9c <char2segments+0xe4>
            case 'M' :              // twice tall n
            case 'm' : return 0x37; // twice tall ∩
 8000e5a:	2337      	movs	r3, #55	; 0x37
 8000e5c:	e01e      	b.n	8000e9c <char2segments+0xe4>
            case 'N' :              // lower case n
            case 'n' : return 0x54; // lower case n
 8000e5e:	2354      	movs	r3, #84	; 0x54
 8000e60:	e01c      	b.n	8000e9c <char2segments+0xe4>
            case 'O' :              // lower case o
            case 'o' : return 0x5c; // lower case o
 8000e62:	235c      	movs	r3, #92	; 0x5c
 8000e64:	e01a      	b.n	8000e9c <char2segments+0xe4>
            case 'P' :              // upper case P
            case 'p' : return 0x73; // upper case P
 8000e66:	2373      	movs	r3, #115	; 0x73
 8000e68:	e018      	b.n	8000e9c <char2segments+0xe4>
            case 'Q' : return 0x7b; // upper case Q
 8000e6a:	237b      	movs	r3, #123	; 0x7b
 8000e6c:	e016      	b.n	8000e9c <char2segments+0xe4>
            case 'q' : return 0x67; // lower case q
 8000e6e:	2367      	movs	r3, #103	; 0x67
 8000e70:	e014      	b.n	8000e9c <char2segments+0xe4>
            case 'R' :              // lower case r
            case 'r' : return 0x50; // lower case r
 8000e72:	2350      	movs	r3, #80	; 0x50
 8000e74:	e012      	b.n	8000e9c <char2segments+0xe4>
            case 'S' :              // 5
            case 's' : return 0x6d; // 5
 8000e76:	236d      	movs	r3, #109	; 0x6d
 8000e78:	e010      	b.n	8000e9c <char2segments+0xe4>
            case 'T' :              // lower case t
            case 't' : return 0x78; // lower case t
 8000e7a:	2378      	movs	r3, #120	; 0x78
 8000e7c:	e00e      	b.n	8000e9c <char2segments+0xe4>
            case 'U' :              // lower case u
            case 'u' : return 0x1c; // lower case u
 8000e7e:	231c      	movs	r3, #28
 8000e80:	e00c      	b.n	8000e9c <char2segments+0xe4>
            case 'V' :              // twice tall u
            case 'v' : return 0x3e; // twice tall u
 8000e82:	233e      	movs	r3, #62	; 0x3e
 8000e84:	e00a      	b.n	8000e9c <char2segments+0xe4>
            case 'W' : return 0x7e; // upside down A
 8000e86:	237e      	movs	r3, #126	; 0x7e
 8000e88:	e008      	b.n	8000e9c <char2segments+0xe4>
            case 'w' : return 0x2a; // separated w
 8000e8a:	232a      	movs	r3, #42	; 0x2a
 8000e8c:	e006      	b.n	8000e9c <char2segments+0xe4>
            case 'X' :              // upper case H
            case 'x' : return 0x76; // upper case H
 8000e8e:	2376      	movs	r3, #118	; 0x76
 8000e90:	e004      	b.n	8000e9c <char2segments+0xe4>
            case 'Y' :              // lower case y
            case 'y' : return 0x6e; // lower case y
 8000e92:	236e      	movs	r3, #110	; 0x6e
 8000e94:	e002      	b.n	8000e9c <char2segments+0xe4>
            case 'Z' :              // separated Z
            case 'z' : return 0x1b; // separated Z
 8000e96:	231b      	movs	r3, #27
 8000e98:	e000      	b.n	8000e9c <char2segments+0xe4>
        }
        return 0;
 8000e9a:	2300      	movs	r3, #0
    }
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b002      	add	sp, #8
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	08003224 	.word	0x08003224

08000ea8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eae:	1dfb      	adds	r3, r7, #7
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	; (8000ee4 <HAL_Init+0x3c>)
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b0a      	ldr	r3, [pc, #40]	; (8000ee4 <HAL_Init+0x3c>)
 8000eba:	2140      	movs	r1, #64	; 0x40
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f000 f811 	bl	8000ee8 <HAL_InitTick>
 8000ec6:	1e03      	subs	r3, r0, #0
 8000ec8:	d003      	beq.n	8000ed2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000eca:	1dfb      	adds	r3, r7, #7
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
 8000ed0:	e001      	b.n	8000ed6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ed2:	f7ff fca7 	bl	8000824 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ed6:	1dfb      	adds	r3, r7, #7
 8000ed8:	781b      	ldrb	r3, [r3, #0]
}
 8000eda:	0018      	movs	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	b002      	add	sp, #8
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	46c0      	nop			; (mov r8, r8)
 8000ee4:	40022000 	.word	0x40022000

08000ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee8:	b590      	push	{r4, r7, lr}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ef0:	4b14      	ldr	r3, [pc, #80]	; (8000f44 <HAL_InitTick+0x5c>)
 8000ef2:	681c      	ldr	r4, [r3, #0]
 8000ef4:	4b14      	ldr	r3, [pc, #80]	; (8000f48 <HAL_InitTick+0x60>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	0019      	movs	r1, r3
 8000efa:	23fa      	movs	r3, #250	; 0xfa
 8000efc:	0098      	lsls	r0, r3, #2
 8000efe:	f7ff f90b 	bl	8000118 <__udivsi3>
 8000f02:	0003      	movs	r3, r0
 8000f04:	0019      	movs	r1, r3
 8000f06:	0020      	movs	r0, r4
 8000f08:	f7ff f906 	bl	8000118 <__udivsi3>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f000 f90b 	bl	800112a <HAL_SYSTICK_Config>
 8000f14:	1e03      	subs	r3, r0, #0
 8000f16:	d001      	beq.n	8000f1c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e00f      	b.n	8000f3c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2b03      	cmp	r3, #3
 8000f20:	d80b      	bhi.n	8000f3a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f22:	6879      	ldr	r1, [r7, #4]
 8000f24:	2301      	movs	r3, #1
 8000f26:	425b      	negs	r3, r3
 8000f28:	2200      	movs	r2, #0
 8000f2a:	0018      	movs	r0, r3
 8000f2c:	f000 f8d8 	bl	80010e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f30:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <HAL_InitTick+0x64>)
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e000      	b.n	8000f3c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
}
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	b003      	add	sp, #12
 8000f42:	bd90      	pop	{r4, r7, pc}
 8000f44:	20000004 	.word	0x20000004
 8000f48:	2000000c 	.word	0x2000000c
 8000f4c:	20000008 	.word	0x20000008

08000f50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f54:	4b05      	ldr	r3, [pc, #20]	; (8000f6c <HAL_IncTick+0x1c>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	001a      	movs	r2, r3
 8000f5a:	4b05      	ldr	r3, [pc, #20]	; (8000f70 <HAL_IncTick+0x20>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	18d2      	adds	r2, r2, r3
 8000f60:	4b03      	ldr	r3, [pc, #12]	; (8000f70 <HAL_IncTick+0x20>)
 8000f62:	601a      	str	r2, [r3, #0]
}
 8000f64:	46c0      	nop			; (mov r8, r8)
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	46c0      	nop			; (mov r8, r8)
 8000f6c:	2000000c 	.word	0x2000000c
 8000f70:	200000d0 	.word	0x200000d0

08000f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  return uwTick;
 8000f78:	4b02      	ldr	r3, [pc, #8]	; (8000f84 <HAL_GetTick+0x10>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
}
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	46c0      	nop			; (mov r8, r8)
 8000f84:	200000d0 	.word	0x200000d0

08000f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	0002      	movs	r2, r0
 8000f90:	1dfb      	adds	r3, r7, #7
 8000f92:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f94:	1dfb      	adds	r3, r7, #7
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	2b7f      	cmp	r3, #127	; 0x7f
 8000f9a:	d809      	bhi.n	8000fb0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f9c:	1dfb      	adds	r3, r7, #7
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	001a      	movs	r2, r3
 8000fa2:	231f      	movs	r3, #31
 8000fa4:	401a      	ands	r2, r3
 8000fa6:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <__NVIC_EnableIRQ+0x30>)
 8000fa8:	2101      	movs	r1, #1
 8000faa:	4091      	lsls	r1, r2
 8000fac:	000a      	movs	r2, r1
 8000fae:	601a      	str	r2, [r3, #0]
  }
}
 8000fb0:	46c0      	nop			; (mov r8, r8)
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	b002      	add	sp, #8
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	e000e100 	.word	0xe000e100

08000fbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fbc:	b590      	push	{r4, r7, lr}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	0002      	movs	r2, r0
 8000fc4:	6039      	str	r1, [r7, #0]
 8000fc6:	1dfb      	adds	r3, r7, #7
 8000fc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b7f      	cmp	r3, #127	; 0x7f
 8000fd0:	d828      	bhi.n	8001024 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd2:	4a2f      	ldr	r2, [pc, #188]	; (8001090 <__NVIC_SetPriority+0xd4>)
 8000fd4:	1dfb      	adds	r3, r7, #7
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	b25b      	sxtb	r3, r3
 8000fda:	089b      	lsrs	r3, r3, #2
 8000fdc:	33c0      	adds	r3, #192	; 0xc0
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	589b      	ldr	r3, [r3, r2]
 8000fe2:	1dfa      	adds	r2, r7, #7
 8000fe4:	7812      	ldrb	r2, [r2, #0]
 8000fe6:	0011      	movs	r1, r2
 8000fe8:	2203      	movs	r2, #3
 8000fea:	400a      	ands	r2, r1
 8000fec:	00d2      	lsls	r2, r2, #3
 8000fee:	21ff      	movs	r1, #255	; 0xff
 8000ff0:	4091      	lsls	r1, r2
 8000ff2:	000a      	movs	r2, r1
 8000ff4:	43d2      	mvns	r2, r2
 8000ff6:	401a      	ands	r2, r3
 8000ff8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	019b      	lsls	r3, r3, #6
 8000ffe:	22ff      	movs	r2, #255	; 0xff
 8001000:	401a      	ands	r2, r3
 8001002:	1dfb      	adds	r3, r7, #7
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	0018      	movs	r0, r3
 8001008:	2303      	movs	r3, #3
 800100a:	4003      	ands	r3, r0
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001010:	481f      	ldr	r0, [pc, #124]	; (8001090 <__NVIC_SetPriority+0xd4>)
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	b25b      	sxtb	r3, r3
 8001018:	089b      	lsrs	r3, r3, #2
 800101a:	430a      	orrs	r2, r1
 800101c:	33c0      	adds	r3, #192	; 0xc0
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001022:	e031      	b.n	8001088 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001024:	4a1b      	ldr	r2, [pc, #108]	; (8001094 <__NVIC_SetPriority+0xd8>)
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	0019      	movs	r1, r3
 800102c:	230f      	movs	r3, #15
 800102e:	400b      	ands	r3, r1
 8001030:	3b08      	subs	r3, #8
 8001032:	089b      	lsrs	r3, r3, #2
 8001034:	3306      	adds	r3, #6
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	18d3      	adds	r3, r2, r3
 800103a:	3304      	adds	r3, #4
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	1dfa      	adds	r2, r7, #7
 8001040:	7812      	ldrb	r2, [r2, #0]
 8001042:	0011      	movs	r1, r2
 8001044:	2203      	movs	r2, #3
 8001046:	400a      	ands	r2, r1
 8001048:	00d2      	lsls	r2, r2, #3
 800104a:	21ff      	movs	r1, #255	; 0xff
 800104c:	4091      	lsls	r1, r2
 800104e:	000a      	movs	r2, r1
 8001050:	43d2      	mvns	r2, r2
 8001052:	401a      	ands	r2, r3
 8001054:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	019b      	lsls	r3, r3, #6
 800105a:	22ff      	movs	r2, #255	; 0xff
 800105c:	401a      	ands	r2, r3
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	0018      	movs	r0, r3
 8001064:	2303      	movs	r3, #3
 8001066:	4003      	ands	r3, r0
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800106c:	4809      	ldr	r0, [pc, #36]	; (8001094 <__NVIC_SetPriority+0xd8>)
 800106e:	1dfb      	adds	r3, r7, #7
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	001c      	movs	r4, r3
 8001074:	230f      	movs	r3, #15
 8001076:	4023      	ands	r3, r4
 8001078:	3b08      	subs	r3, #8
 800107a:	089b      	lsrs	r3, r3, #2
 800107c:	430a      	orrs	r2, r1
 800107e:	3306      	adds	r3, #6
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	18c3      	adds	r3, r0, r3
 8001084:	3304      	adds	r3, #4
 8001086:	601a      	str	r2, [r3, #0]
}
 8001088:	46c0      	nop			; (mov r8, r8)
 800108a:	46bd      	mov	sp, r7
 800108c:	b003      	add	sp, #12
 800108e:	bd90      	pop	{r4, r7, pc}
 8001090:	e000e100 	.word	0xe000e100
 8001094:	e000ed00 	.word	0xe000ed00

08001098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	1e5a      	subs	r2, r3, #1
 80010a4:	2380      	movs	r3, #128	; 0x80
 80010a6:	045b      	lsls	r3, r3, #17
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d301      	bcc.n	80010b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ac:	2301      	movs	r3, #1
 80010ae:	e010      	b.n	80010d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010b0:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <SysTick_Config+0x44>)
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	3a01      	subs	r2, #1
 80010b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010b8:	2301      	movs	r3, #1
 80010ba:	425b      	negs	r3, r3
 80010bc:	2103      	movs	r1, #3
 80010be:	0018      	movs	r0, r3
 80010c0:	f7ff ff7c 	bl	8000fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <SysTick_Config+0x44>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ca:	4b04      	ldr	r3, [pc, #16]	; (80010dc <SysTick_Config+0x44>)
 80010cc:	2207      	movs	r2, #7
 80010ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	0018      	movs	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b002      	add	sp, #8
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	e000e010 	.word	0xe000e010

080010e0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60b9      	str	r1, [r7, #8]
 80010e8:	607a      	str	r2, [r7, #4]
 80010ea:	210f      	movs	r1, #15
 80010ec:	187b      	adds	r3, r7, r1
 80010ee:	1c02      	adds	r2, r0, #0
 80010f0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80010f2:	68ba      	ldr	r2, [r7, #8]
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	b25b      	sxtb	r3, r3
 80010fa:	0011      	movs	r1, r2
 80010fc:	0018      	movs	r0, r3
 80010fe:	f7ff ff5d 	bl	8000fbc <__NVIC_SetPriority>
}
 8001102:	46c0      	nop			; (mov r8, r8)
 8001104:	46bd      	mov	sp, r7
 8001106:	b004      	add	sp, #16
 8001108:	bd80      	pop	{r7, pc}

0800110a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800110a:	b580      	push	{r7, lr}
 800110c:	b082      	sub	sp, #8
 800110e:	af00      	add	r7, sp, #0
 8001110:	0002      	movs	r2, r0
 8001112:	1dfb      	adds	r3, r7, #7
 8001114:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001116:	1dfb      	adds	r3, r7, #7
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	b25b      	sxtb	r3, r3
 800111c:	0018      	movs	r0, r3
 800111e:	f7ff ff33 	bl	8000f88 <__NVIC_EnableIRQ>
}
 8001122:	46c0      	nop			; (mov r8, r8)
 8001124:	46bd      	mov	sp, r7
 8001126:	b002      	add	sp, #8
 8001128:	bd80      	pop	{r7, pc}

0800112a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	0018      	movs	r0, r3
 8001136:	f7ff ffaf 	bl	8001098 <SysTick_Config>
 800113a:	0003      	movs	r3, r0
}
 800113c:	0018      	movs	r0, r3
 800113e:	46bd      	mov	sp, r7
 8001140:	b002      	add	sp, #8
 8001142:	bd80      	pop	{r7, pc}

08001144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800115a:	e155      	b.n	8001408 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2101      	movs	r1, #1
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	4091      	lsls	r1, r2
 8001166:	000a      	movs	r2, r1
 8001168:	4013      	ands	r3, r2
 800116a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d100      	bne.n	8001174 <HAL_GPIO_Init+0x30>
 8001172:	e146      	b.n	8001402 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	2203      	movs	r2, #3
 800117a:	4013      	ands	r3, r2
 800117c:	2b01      	cmp	r3, #1
 800117e:	d005      	beq.n	800118c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2203      	movs	r2, #3
 8001186:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001188:	2b02      	cmp	r3, #2
 800118a:	d130      	bne.n	80011ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	2203      	movs	r2, #3
 8001198:	409a      	lsls	r2, r3
 800119a:	0013      	movs	r3, r2
 800119c:	43da      	mvns	r2, r3
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	68da      	ldr	r2, [r3, #12]
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	409a      	lsls	r2, r3
 80011ae:	0013      	movs	r3, r2
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011c2:	2201      	movs	r2, #1
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	409a      	lsls	r2, r3
 80011c8:	0013      	movs	r3, r2
 80011ca:	43da      	mvns	r2, r3
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4013      	ands	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	091b      	lsrs	r3, r3, #4
 80011d8:	2201      	movs	r2, #1
 80011da:	401a      	ands	r2, r3
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	409a      	lsls	r2, r3
 80011e0:	0013      	movs	r3, r2
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2203      	movs	r2, #3
 80011f4:	4013      	ands	r3, r2
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	d017      	beq.n	800122a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	2203      	movs	r2, #3
 8001206:	409a      	lsls	r2, r3
 8001208:	0013      	movs	r3, r2
 800120a:	43da      	mvns	r2, r3
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	689a      	ldr	r2, [r3, #8]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	005b      	lsls	r3, r3, #1
 800121a:	409a      	lsls	r2, r3
 800121c:	0013      	movs	r3, r2
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	4313      	orrs	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	2203      	movs	r2, #3
 8001230:	4013      	ands	r3, r2
 8001232:	2b02      	cmp	r3, #2
 8001234:	d123      	bne.n	800127e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	08da      	lsrs	r2, r3, #3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	3208      	adds	r2, #8
 800123e:	0092      	lsls	r2, r2, #2
 8001240:	58d3      	ldr	r3, [r2, r3]
 8001242:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	2207      	movs	r2, #7
 8001248:	4013      	ands	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	220f      	movs	r2, #15
 800124e:	409a      	lsls	r2, r3
 8001250:	0013      	movs	r3, r2
 8001252:	43da      	mvns	r2, r3
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	4013      	ands	r3, r2
 8001258:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	691a      	ldr	r2, [r3, #16]
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	2107      	movs	r1, #7
 8001262:	400b      	ands	r3, r1
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	409a      	lsls	r2, r3
 8001268:	0013      	movs	r3, r2
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	08da      	lsrs	r2, r3, #3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3208      	adds	r2, #8
 8001278:	0092      	lsls	r2, r2, #2
 800127a:	6939      	ldr	r1, [r7, #16]
 800127c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	2203      	movs	r2, #3
 800128a:	409a      	lsls	r2, r3
 800128c:	0013      	movs	r3, r2
 800128e:	43da      	mvns	r2, r3
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	4013      	ands	r3, r2
 8001294:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2203      	movs	r2, #3
 800129c:	401a      	ands	r2, r3
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	409a      	lsls	r2, r3
 80012a4:	0013      	movs	r3, r2
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	23c0      	movs	r3, #192	; 0xc0
 80012b8:	029b      	lsls	r3, r3, #10
 80012ba:	4013      	ands	r3, r2
 80012bc:	d100      	bne.n	80012c0 <HAL_GPIO_Init+0x17c>
 80012be:	e0a0      	b.n	8001402 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c0:	4b57      	ldr	r3, [pc, #348]	; (8001420 <HAL_GPIO_Init+0x2dc>)
 80012c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012c4:	4b56      	ldr	r3, [pc, #344]	; (8001420 <HAL_GPIO_Init+0x2dc>)
 80012c6:	2101      	movs	r1, #1
 80012c8:	430a      	orrs	r2, r1
 80012ca:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80012cc:	4a55      	ldr	r2, [pc, #340]	; (8001424 <HAL_GPIO_Init+0x2e0>)
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	089b      	lsrs	r3, r3, #2
 80012d2:	3302      	adds	r3, #2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	589b      	ldr	r3, [r3, r2]
 80012d8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	2203      	movs	r2, #3
 80012de:	4013      	ands	r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	220f      	movs	r2, #15
 80012e4:	409a      	lsls	r2, r3
 80012e6:	0013      	movs	r3, r2
 80012e8:	43da      	mvns	r2, r3
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	23a0      	movs	r3, #160	; 0xa0
 80012f4:	05db      	lsls	r3, r3, #23
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d01f      	beq.n	800133a <HAL_GPIO_Init+0x1f6>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a4a      	ldr	r2, [pc, #296]	; (8001428 <HAL_GPIO_Init+0x2e4>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d019      	beq.n	8001336 <HAL_GPIO_Init+0x1f2>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a49      	ldr	r2, [pc, #292]	; (800142c <HAL_GPIO_Init+0x2e8>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d013      	beq.n	8001332 <HAL_GPIO_Init+0x1ee>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a48      	ldr	r2, [pc, #288]	; (8001430 <HAL_GPIO_Init+0x2ec>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d00d      	beq.n	800132e <HAL_GPIO_Init+0x1ea>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a47      	ldr	r2, [pc, #284]	; (8001434 <HAL_GPIO_Init+0x2f0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d007      	beq.n	800132a <HAL_GPIO_Init+0x1e6>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a46      	ldr	r2, [pc, #280]	; (8001438 <HAL_GPIO_Init+0x2f4>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d101      	bne.n	8001326 <HAL_GPIO_Init+0x1e2>
 8001322:	2305      	movs	r3, #5
 8001324:	e00a      	b.n	800133c <HAL_GPIO_Init+0x1f8>
 8001326:	2306      	movs	r3, #6
 8001328:	e008      	b.n	800133c <HAL_GPIO_Init+0x1f8>
 800132a:	2304      	movs	r3, #4
 800132c:	e006      	b.n	800133c <HAL_GPIO_Init+0x1f8>
 800132e:	2303      	movs	r3, #3
 8001330:	e004      	b.n	800133c <HAL_GPIO_Init+0x1f8>
 8001332:	2302      	movs	r3, #2
 8001334:	e002      	b.n	800133c <HAL_GPIO_Init+0x1f8>
 8001336:	2301      	movs	r3, #1
 8001338:	e000      	b.n	800133c <HAL_GPIO_Init+0x1f8>
 800133a:	2300      	movs	r3, #0
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	2103      	movs	r1, #3
 8001340:	400a      	ands	r2, r1
 8001342:	0092      	lsls	r2, r2, #2
 8001344:	4093      	lsls	r3, r2
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	4313      	orrs	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800134c:	4935      	ldr	r1, [pc, #212]	; (8001424 <HAL_GPIO_Init+0x2e0>)
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	089b      	lsrs	r3, r3, #2
 8001352:	3302      	adds	r3, #2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800135a:	4b38      	ldr	r3, [pc, #224]	; (800143c <HAL_GPIO_Init+0x2f8>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	43da      	mvns	r2, r3
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	4013      	ands	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	685a      	ldr	r2, [r3, #4]
 800136e:	2380      	movs	r3, #128	; 0x80
 8001370:	035b      	lsls	r3, r3, #13
 8001372:	4013      	ands	r3, r2
 8001374:	d003      	beq.n	800137e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	4313      	orrs	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800137e:	4b2f      	ldr	r3, [pc, #188]	; (800143c <HAL_GPIO_Init+0x2f8>)
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001384:	4b2d      	ldr	r3, [pc, #180]	; (800143c <HAL_GPIO_Init+0x2f8>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	43da      	mvns	r2, r3
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	4013      	ands	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	2380      	movs	r3, #128	; 0x80
 800139a:	039b      	lsls	r3, r3, #14
 800139c:	4013      	ands	r3, r2
 800139e:	d003      	beq.n	80013a8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80013a8:	4b24      	ldr	r3, [pc, #144]	; (800143c <HAL_GPIO_Init+0x2f8>)
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80013ae:	4b23      	ldr	r3, [pc, #140]	; (800143c <HAL_GPIO_Init+0x2f8>)
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	43da      	mvns	r2, r3
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	4013      	ands	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	685a      	ldr	r2, [r3, #4]
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	029b      	lsls	r3, r3, #10
 80013c6:	4013      	ands	r3, r2
 80013c8:	d003      	beq.n	80013d2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	4313      	orrs	r3, r2
 80013d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80013d2:	4b1a      	ldr	r3, [pc, #104]	; (800143c <HAL_GPIO_Init+0x2f8>)
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013d8:	4b18      	ldr	r3, [pc, #96]	; (800143c <HAL_GPIO_Init+0x2f8>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	43da      	mvns	r2, r3
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	4013      	ands	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685a      	ldr	r2, [r3, #4]
 80013ec:	2380      	movs	r3, #128	; 0x80
 80013ee:	025b      	lsls	r3, r3, #9
 80013f0:	4013      	ands	r3, r2
 80013f2:	d003      	beq.n	80013fc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80013f4:	693a      	ldr	r2, [r7, #16]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	; (800143c <HAL_GPIO_Init+0x2f8>)
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	3301      	adds	r3, #1
 8001406:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	40da      	lsrs	r2, r3
 8001410:	1e13      	subs	r3, r2, #0
 8001412:	d000      	beq.n	8001416 <HAL_GPIO_Init+0x2d2>
 8001414:	e6a2      	b.n	800115c <HAL_GPIO_Init+0x18>
  }
}
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	46c0      	nop			; (mov r8, r8)
 800141a:	46bd      	mov	sp, r7
 800141c:	b006      	add	sp, #24
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40021000 	.word	0x40021000
 8001424:	40010000 	.word	0x40010000
 8001428:	50000400 	.word	0x50000400
 800142c:	50000800 	.word	0x50000800
 8001430:	50000c00 	.word	0x50000c00
 8001434:	50001000 	.word	0x50001000
 8001438:	50001c00 	.word	0x50001c00
 800143c:	40010400 	.word	0x40010400

08001440 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	000a      	movs	r2, r1
 800144a:	1cbb      	adds	r3, r7, #2
 800144c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	691b      	ldr	r3, [r3, #16]
 8001452:	1cba      	adds	r2, r7, #2
 8001454:	8812      	ldrh	r2, [r2, #0]
 8001456:	4013      	ands	r3, r2
 8001458:	d004      	beq.n	8001464 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800145a:	230f      	movs	r3, #15
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	2201      	movs	r2, #1
 8001460:	701a      	strb	r2, [r3, #0]
 8001462:	e003      	b.n	800146c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001464:	230f      	movs	r3, #15
 8001466:	18fb      	adds	r3, r7, r3
 8001468:	2200      	movs	r2, #0
 800146a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800146c:	230f      	movs	r3, #15
 800146e:	18fb      	adds	r3, r7, r3
 8001470:	781b      	ldrb	r3, [r3, #0]
}
 8001472:	0018      	movs	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	b004      	add	sp, #16
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b082      	sub	sp, #8
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
 8001482:	0008      	movs	r0, r1
 8001484:	0011      	movs	r1, r2
 8001486:	1cbb      	adds	r3, r7, #2
 8001488:	1c02      	adds	r2, r0, #0
 800148a:	801a      	strh	r2, [r3, #0]
 800148c:	1c7b      	adds	r3, r7, #1
 800148e:	1c0a      	adds	r2, r1, #0
 8001490:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001492:	1c7b      	adds	r3, r7, #1
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d004      	beq.n	80014a4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800149a:	1cbb      	adds	r3, r7, #2
 800149c:	881a      	ldrh	r2, [r3, #0]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80014a2:	e003      	b.n	80014ac <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80014a4:	1cbb      	adds	r3, r7, #2
 80014a6:	881a      	ldrh	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80014ac:	46c0      	nop			; (mov r8, r8)
 80014ae:	46bd      	mov	sp, r7
 80014b0:	b002      	add	sp, #8
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014b4:	b5b0      	push	{r4, r5, r7, lr}
 80014b6:	b08a      	sub	sp, #40	; 0x28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d102      	bne.n	80014c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	f000 fbbf 	bl	8001c46 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014c8:	4bc9      	ldr	r3, [pc, #804]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	220c      	movs	r2, #12
 80014ce:	4013      	ands	r3, r2
 80014d0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014d2:	4bc7      	ldr	r3, [pc, #796]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	2380      	movs	r3, #128	; 0x80
 80014d8:	025b      	lsls	r3, r3, #9
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2201      	movs	r2, #1
 80014e4:	4013      	ands	r3, r2
 80014e6:	d100      	bne.n	80014ea <HAL_RCC_OscConfig+0x36>
 80014e8:	e07e      	b.n	80015e8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	2b08      	cmp	r3, #8
 80014ee:	d007      	beq.n	8001500 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	2b0c      	cmp	r3, #12
 80014f4:	d112      	bne.n	800151c <HAL_RCC_OscConfig+0x68>
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	2380      	movs	r3, #128	; 0x80
 80014fa:	025b      	lsls	r3, r3, #9
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d10d      	bne.n	800151c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001500:	4bbb      	ldr	r3, [pc, #748]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	029b      	lsls	r3, r3, #10
 8001508:	4013      	ands	r3, r2
 800150a:	d100      	bne.n	800150e <HAL_RCC_OscConfig+0x5a>
 800150c:	e06b      	b.n	80015e6 <HAL_RCC_OscConfig+0x132>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	685b      	ldr	r3, [r3, #4]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d167      	bne.n	80015e6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	f000 fb95 	bl	8001c46 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685a      	ldr	r2, [r3, #4]
 8001520:	2380      	movs	r3, #128	; 0x80
 8001522:	025b      	lsls	r3, r3, #9
 8001524:	429a      	cmp	r2, r3
 8001526:	d107      	bne.n	8001538 <HAL_RCC_OscConfig+0x84>
 8001528:	4bb1      	ldr	r3, [pc, #708]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4bb0      	ldr	r3, [pc, #704]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800152e:	2180      	movs	r1, #128	; 0x80
 8001530:	0249      	lsls	r1, r1, #9
 8001532:	430a      	orrs	r2, r1
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	e027      	b.n	8001588 <HAL_RCC_OscConfig+0xd4>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	23a0      	movs	r3, #160	; 0xa0
 800153e:	02db      	lsls	r3, r3, #11
 8001540:	429a      	cmp	r2, r3
 8001542:	d10e      	bne.n	8001562 <HAL_RCC_OscConfig+0xae>
 8001544:	4baa      	ldr	r3, [pc, #680]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4ba9      	ldr	r3, [pc, #676]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800154a:	2180      	movs	r1, #128	; 0x80
 800154c:	02c9      	lsls	r1, r1, #11
 800154e:	430a      	orrs	r2, r1
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	4ba7      	ldr	r3, [pc, #668]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4ba6      	ldr	r3, [pc, #664]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001558:	2180      	movs	r1, #128	; 0x80
 800155a:	0249      	lsls	r1, r1, #9
 800155c:	430a      	orrs	r2, r1
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	e012      	b.n	8001588 <HAL_RCC_OscConfig+0xd4>
 8001562:	4ba3      	ldr	r3, [pc, #652]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	4ba2      	ldr	r3, [pc, #648]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001568:	49a2      	ldr	r1, [pc, #648]	; (80017f4 <HAL_RCC_OscConfig+0x340>)
 800156a:	400a      	ands	r2, r1
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	4ba0      	ldr	r3, [pc, #640]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	2380      	movs	r3, #128	; 0x80
 8001574:	025b      	lsls	r3, r3, #9
 8001576:	4013      	ands	r3, r2
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	4b9c      	ldr	r3, [pc, #624]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b9b      	ldr	r3, [pc, #620]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001582:	499d      	ldr	r1, [pc, #628]	; (80017f8 <HAL_RCC_OscConfig+0x344>)
 8001584:	400a      	ands	r2, r1
 8001586:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d015      	beq.n	80015bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001590:	f7ff fcf0 	bl	8000f74 <HAL_GetTick>
 8001594:	0003      	movs	r3, r0
 8001596:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001598:	e009      	b.n	80015ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800159a:	f7ff fceb 	bl	8000f74 <HAL_GetTick>
 800159e:	0002      	movs	r2, r0
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	2b64      	cmp	r3, #100	; 0x64
 80015a6:	d902      	bls.n	80015ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015a8:	2303      	movs	r3, #3
 80015aa:	f000 fb4c 	bl	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015ae:	4b90      	ldr	r3, [pc, #576]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	2380      	movs	r3, #128	; 0x80
 80015b4:	029b      	lsls	r3, r3, #10
 80015b6:	4013      	ands	r3, r2
 80015b8:	d0ef      	beq.n	800159a <HAL_RCC_OscConfig+0xe6>
 80015ba:	e015      	b.n	80015e8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015bc:	f7ff fcda 	bl	8000f74 <HAL_GetTick>
 80015c0:	0003      	movs	r3, r0
 80015c2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015c4:	e008      	b.n	80015d8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015c6:	f7ff fcd5 	bl	8000f74 <HAL_GetTick>
 80015ca:	0002      	movs	r2, r0
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b64      	cmp	r3, #100	; 0x64
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e336      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015d8:	4b85      	ldr	r3, [pc, #532]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	2380      	movs	r3, #128	; 0x80
 80015de:	029b      	lsls	r3, r3, #10
 80015e0:	4013      	ands	r3, r2
 80015e2:	d1f0      	bne.n	80015c6 <HAL_RCC_OscConfig+0x112>
 80015e4:	e000      	b.n	80015e8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2202      	movs	r2, #2
 80015ee:	4013      	ands	r3, r2
 80015f0:	d100      	bne.n	80015f4 <HAL_RCC_OscConfig+0x140>
 80015f2:	e099      	b.n	8001728 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80015fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fc:	2220      	movs	r2, #32
 80015fe:	4013      	ands	r3, r2
 8001600:	d009      	beq.n	8001616 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001602:	4b7b      	ldr	r3, [pc, #492]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	4b7a      	ldr	r3, [pc, #488]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001608:	2120      	movs	r1, #32
 800160a:	430a      	orrs	r2, r1
 800160c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800160e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001610:	2220      	movs	r2, #32
 8001612:	4393      	bics	r3, r2
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	2b04      	cmp	r3, #4
 800161a:	d005      	beq.n	8001628 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	2b0c      	cmp	r3, #12
 8001620:	d13e      	bne.n	80016a0 <HAL_RCC_OscConfig+0x1ec>
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d13b      	bne.n	80016a0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001628:	4b71      	ldr	r3, [pc, #452]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2204      	movs	r2, #4
 800162e:	4013      	ands	r3, r2
 8001630:	d004      	beq.n	800163c <HAL_RCC_OscConfig+0x188>
 8001632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e304      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800163c:	4b6c      	ldr	r3, [pc, #432]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	4a6e      	ldr	r2, [pc, #440]	; (80017fc <HAL_RCC_OscConfig+0x348>)
 8001642:	4013      	ands	r3, r2
 8001644:	0019      	movs	r1, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	691b      	ldr	r3, [r3, #16]
 800164a:	021a      	lsls	r2, r3, #8
 800164c:	4b68      	ldr	r3, [pc, #416]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800164e:	430a      	orrs	r2, r1
 8001650:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001652:	4b67      	ldr	r3, [pc, #412]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2209      	movs	r2, #9
 8001658:	4393      	bics	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	4b64      	ldr	r3, [pc, #400]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800165e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001660:	430a      	orrs	r2, r1
 8001662:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001664:	f000 fc42 	bl	8001eec <HAL_RCC_GetSysClockFreq>
 8001668:	0001      	movs	r1, r0
 800166a:	4b61      	ldr	r3, [pc, #388]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	091b      	lsrs	r3, r3, #4
 8001670:	220f      	movs	r2, #15
 8001672:	4013      	ands	r3, r2
 8001674:	4a62      	ldr	r2, [pc, #392]	; (8001800 <HAL_RCC_OscConfig+0x34c>)
 8001676:	5cd3      	ldrb	r3, [r2, r3]
 8001678:	000a      	movs	r2, r1
 800167a:	40da      	lsrs	r2, r3
 800167c:	4b61      	ldr	r3, [pc, #388]	; (8001804 <HAL_RCC_OscConfig+0x350>)
 800167e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001680:	4b61      	ldr	r3, [pc, #388]	; (8001808 <HAL_RCC_OscConfig+0x354>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2513      	movs	r5, #19
 8001686:	197c      	adds	r4, r7, r5
 8001688:	0018      	movs	r0, r3
 800168a:	f7ff fc2d 	bl	8000ee8 <HAL_InitTick>
 800168e:	0003      	movs	r3, r0
 8001690:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001692:	197b      	adds	r3, r7, r5
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d046      	beq.n	8001728 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 800169a:	197b      	adds	r3, r7, r5
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	e2d2      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80016a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d027      	beq.n	80016f6 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80016a6:	4b52      	ldr	r3, [pc, #328]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2209      	movs	r2, #9
 80016ac:	4393      	bics	r3, r2
 80016ae:	0019      	movs	r1, r3
 80016b0:	4b4f      	ldr	r3, [pc, #316]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80016b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016b4:	430a      	orrs	r2, r1
 80016b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b8:	f7ff fc5c 	bl	8000f74 <HAL_GetTick>
 80016bc:	0003      	movs	r3, r0
 80016be:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016c0:	e008      	b.n	80016d4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016c2:	f7ff fc57 	bl	8000f74 <HAL_GetTick>
 80016c6:	0002      	movs	r2, r0
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e2b8      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016d4:	4b46      	ldr	r3, [pc, #280]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2204      	movs	r2, #4
 80016da:	4013      	ands	r3, r2
 80016dc:	d0f1      	beq.n	80016c2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016de:	4b44      	ldr	r3, [pc, #272]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	4a46      	ldr	r2, [pc, #280]	; (80017fc <HAL_RCC_OscConfig+0x348>)
 80016e4:	4013      	ands	r3, r2
 80016e6:	0019      	movs	r1, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	691b      	ldr	r3, [r3, #16]
 80016ec:	021a      	lsls	r2, r3, #8
 80016ee:	4b40      	ldr	r3, [pc, #256]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80016f0:	430a      	orrs	r2, r1
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	e018      	b.n	8001728 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016f6:	4b3e      	ldr	r3, [pc, #248]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	4b3d      	ldr	r3, [pc, #244]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80016fc:	2101      	movs	r1, #1
 80016fe:	438a      	bics	r2, r1
 8001700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001702:	f7ff fc37 	bl	8000f74 <HAL_GetTick>
 8001706:	0003      	movs	r3, r0
 8001708:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800170c:	f7ff fc32 	bl	8000f74 <HAL_GetTick>
 8001710:	0002      	movs	r2, r0
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e293      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800171e:	4b34      	ldr	r3, [pc, #208]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2204      	movs	r2, #4
 8001724:	4013      	ands	r3, r2
 8001726:	d1f1      	bne.n	800170c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2210      	movs	r2, #16
 800172e:	4013      	ands	r3, r2
 8001730:	d100      	bne.n	8001734 <HAL_RCC_OscConfig+0x280>
 8001732:	e0a2      	b.n	800187a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d140      	bne.n	80017bc <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800173a:	4b2d      	ldr	r3, [pc, #180]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	2380      	movs	r3, #128	; 0x80
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4013      	ands	r3, r2
 8001744:	d005      	beq.n	8001752 <HAL_RCC_OscConfig+0x29e>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e279      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001752:	4b27      	ldr	r3, [pc, #156]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	4a2d      	ldr	r2, [pc, #180]	; (800180c <HAL_RCC_OscConfig+0x358>)
 8001758:	4013      	ands	r3, r2
 800175a:	0019      	movs	r1, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001760:	4b23      	ldr	r3, [pc, #140]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001762:	430a      	orrs	r2, r1
 8001764:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001766:	4b22      	ldr	r3, [pc, #136]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	0a19      	lsrs	r1, r3, #8
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	061a      	lsls	r2, r3, #24
 8001774:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 8001776:	430a      	orrs	r2, r1
 8001778:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177e:	0b5b      	lsrs	r3, r3, #13
 8001780:	3301      	adds	r3, #1
 8001782:	2280      	movs	r2, #128	; 0x80
 8001784:	0212      	lsls	r2, r2, #8
 8001786:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	091b      	lsrs	r3, r3, #4
 800178e:	210f      	movs	r1, #15
 8001790:	400b      	ands	r3, r1
 8001792:	491b      	ldr	r1, [pc, #108]	; (8001800 <HAL_RCC_OscConfig+0x34c>)
 8001794:	5ccb      	ldrb	r3, [r1, r3]
 8001796:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001798:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <HAL_RCC_OscConfig+0x350>)
 800179a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800179c:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <HAL_RCC_OscConfig+0x354>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2513      	movs	r5, #19
 80017a2:	197c      	adds	r4, r7, r5
 80017a4:	0018      	movs	r0, r3
 80017a6:	f7ff fb9f 	bl	8000ee8 <HAL_InitTick>
 80017aa:	0003      	movs	r3, r0
 80017ac:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80017ae:	197b      	adds	r3, r7, r5
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d061      	beq.n	800187a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80017b6:	197b      	adds	r3, r7, r5
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	e244      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	69db      	ldr	r3, [r3, #28]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d040      	beq.n	8001846 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017c4:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4b09      	ldr	r3, [pc, #36]	; (80017f0 <HAL_RCC_OscConfig+0x33c>)
 80017ca:	2180      	movs	r1, #128	; 0x80
 80017cc:	0049      	lsls	r1, r1, #1
 80017ce:	430a      	orrs	r2, r1
 80017d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff fbcf 	bl	8000f74 <HAL_GetTick>
 80017d6:	0003      	movs	r3, r0
 80017d8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017da:	e019      	b.n	8001810 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017dc:	f7ff fbca 	bl	8000f74 <HAL_GetTick>
 80017e0:	0002      	movs	r2, r0
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d912      	bls.n	8001810 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e22b      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
 80017ee:	46c0      	nop			; (mov r8, r8)
 80017f0:	40021000 	.word	0x40021000
 80017f4:	fffeffff 	.word	0xfffeffff
 80017f8:	fffbffff 	.word	0xfffbffff
 80017fc:	ffffe0ff 	.word	0xffffe0ff
 8001800:	08003208 	.word	0x08003208
 8001804:	20000004 	.word	0x20000004
 8001808:	20000008 	.word	0x20000008
 800180c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001810:	4bca      	ldr	r3, [pc, #808]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	2380      	movs	r3, #128	; 0x80
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	4013      	ands	r3, r2
 800181a:	d0df      	beq.n	80017dc <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800181c:	4bc7      	ldr	r3, [pc, #796]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	4ac7      	ldr	r2, [pc, #796]	; (8001b40 <HAL_RCC_OscConfig+0x68c>)
 8001822:	4013      	ands	r3, r2
 8001824:	0019      	movs	r1, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800182a:	4bc4      	ldr	r3, [pc, #784]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 800182c:	430a      	orrs	r2, r1
 800182e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001830:	4bc2      	ldr	r3, [pc, #776]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	021b      	lsls	r3, r3, #8
 8001836:	0a19      	lsrs	r1, r3, #8
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a1b      	ldr	r3, [r3, #32]
 800183c:	061a      	lsls	r2, r3, #24
 800183e:	4bbf      	ldr	r3, [pc, #764]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001840:	430a      	orrs	r2, r1
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	e019      	b.n	800187a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001846:	4bbd      	ldr	r3, [pc, #756]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	4bbc      	ldr	r3, [pc, #752]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 800184c:	49bd      	ldr	r1, [pc, #756]	; (8001b44 <HAL_RCC_OscConfig+0x690>)
 800184e:	400a      	ands	r2, r1
 8001850:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001852:	f7ff fb8f 	bl	8000f74 <HAL_GetTick>
 8001856:	0003      	movs	r3, r0
 8001858:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800185c:	f7ff fb8a 	bl	8000f74 <HAL_GetTick>
 8001860:	0002      	movs	r2, r0
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e1eb      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800186e:	4bb3      	ldr	r3, [pc, #716]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	2380      	movs	r3, #128	; 0x80
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	4013      	ands	r3, r2
 8001878:	d1f0      	bne.n	800185c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2208      	movs	r2, #8
 8001880:	4013      	ands	r3, r2
 8001882:	d036      	beq.n	80018f2 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	695b      	ldr	r3, [r3, #20]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d019      	beq.n	80018c0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800188c:	4bab      	ldr	r3, [pc, #684]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 800188e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001890:	4baa      	ldr	r3, [pc, #680]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001892:	2101      	movs	r1, #1
 8001894:	430a      	orrs	r2, r1
 8001896:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001898:	f7ff fb6c 	bl	8000f74 <HAL_GetTick>
 800189c:	0003      	movs	r3, r0
 800189e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018a0:	e008      	b.n	80018b4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018a2:	f7ff fb67 	bl	8000f74 <HAL_GetTick>
 80018a6:	0002      	movs	r2, r0
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e1c8      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018b4:	4ba1      	ldr	r3, [pc, #644]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80018b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018b8:	2202      	movs	r2, #2
 80018ba:	4013      	ands	r3, r2
 80018bc:	d0f1      	beq.n	80018a2 <HAL_RCC_OscConfig+0x3ee>
 80018be:	e018      	b.n	80018f2 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018c0:	4b9e      	ldr	r3, [pc, #632]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80018c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018c4:	4b9d      	ldr	r3, [pc, #628]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80018c6:	2101      	movs	r1, #1
 80018c8:	438a      	bics	r2, r1
 80018ca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018cc:	f7ff fb52 	bl	8000f74 <HAL_GetTick>
 80018d0:	0003      	movs	r3, r0
 80018d2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018d4:	e008      	b.n	80018e8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018d6:	f7ff fb4d 	bl	8000f74 <HAL_GetTick>
 80018da:	0002      	movs	r2, r0
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d901      	bls.n	80018e8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e1ae      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018e8:	4b94      	ldr	r3, [pc, #592]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80018ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018ec:	2202      	movs	r2, #2
 80018ee:	4013      	ands	r3, r2
 80018f0:	d1f1      	bne.n	80018d6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2204      	movs	r2, #4
 80018f8:	4013      	ands	r3, r2
 80018fa:	d100      	bne.n	80018fe <HAL_RCC_OscConfig+0x44a>
 80018fc:	e0ae      	b.n	8001a5c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018fe:	2023      	movs	r0, #35	; 0x23
 8001900:	183b      	adds	r3, r7, r0
 8001902:	2200      	movs	r2, #0
 8001904:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001906:	4b8d      	ldr	r3, [pc, #564]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001908:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800190a:	2380      	movs	r3, #128	; 0x80
 800190c:	055b      	lsls	r3, r3, #21
 800190e:	4013      	ands	r3, r2
 8001910:	d109      	bne.n	8001926 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001912:	4b8a      	ldr	r3, [pc, #552]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001914:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001916:	4b89      	ldr	r3, [pc, #548]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001918:	2180      	movs	r1, #128	; 0x80
 800191a:	0549      	lsls	r1, r1, #21
 800191c:	430a      	orrs	r2, r1
 800191e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001920:	183b      	adds	r3, r7, r0
 8001922:	2201      	movs	r2, #1
 8001924:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001926:	4b88      	ldr	r3, [pc, #544]	; (8001b48 <HAL_RCC_OscConfig+0x694>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	2380      	movs	r3, #128	; 0x80
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	4013      	ands	r3, r2
 8001930:	d11a      	bne.n	8001968 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001932:	4b85      	ldr	r3, [pc, #532]	; (8001b48 <HAL_RCC_OscConfig+0x694>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	4b84      	ldr	r3, [pc, #528]	; (8001b48 <HAL_RCC_OscConfig+0x694>)
 8001938:	2180      	movs	r1, #128	; 0x80
 800193a:	0049      	lsls	r1, r1, #1
 800193c:	430a      	orrs	r2, r1
 800193e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001940:	f7ff fb18 	bl	8000f74 <HAL_GetTick>
 8001944:	0003      	movs	r3, r0
 8001946:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001948:	e008      	b.n	800195c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800194a:	f7ff fb13 	bl	8000f74 <HAL_GetTick>
 800194e:	0002      	movs	r2, r0
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	2b64      	cmp	r3, #100	; 0x64
 8001956:	d901      	bls.n	800195c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8001958:	2303      	movs	r3, #3
 800195a:	e174      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195c:	4b7a      	ldr	r3, [pc, #488]	; (8001b48 <HAL_RCC_OscConfig+0x694>)
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	2380      	movs	r3, #128	; 0x80
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	4013      	ands	r3, r2
 8001966:	d0f0      	beq.n	800194a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689a      	ldr	r2, [r3, #8]
 800196c:	2380      	movs	r3, #128	; 0x80
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	429a      	cmp	r2, r3
 8001972:	d107      	bne.n	8001984 <HAL_RCC_OscConfig+0x4d0>
 8001974:	4b71      	ldr	r3, [pc, #452]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001976:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001978:	4b70      	ldr	r3, [pc, #448]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 800197a:	2180      	movs	r1, #128	; 0x80
 800197c:	0049      	lsls	r1, r1, #1
 800197e:	430a      	orrs	r2, r1
 8001980:	651a      	str	r2, [r3, #80]	; 0x50
 8001982:	e031      	b.n	80019e8 <HAL_RCC_OscConfig+0x534>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d10c      	bne.n	80019a6 <HAL_RCC_OscConfig+0x4f2>
 800198c:	4b6b      	ldr	r3, [pc, #428]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 800198e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001990:	4b6a      	ldr	r3, [pc, #424]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001992:	496c      	ldr	r1, [pc, #432]	; (8001b44 <HAL_RCC_OscConfig+0x690>)
 8001994:	400a      	ands	r2, r1
 8001996:	651a      	str	r2, [r3, #80]	; 0x50
 8001998:	4b68      	ldr	r3, [pc, #416]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 800199a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800199c:	4b67      	ldr	r3, [pc, #412]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 800199e:	496b      	ldr	r1, [pc, #428]	; (8001b4c <HAL_RCC_OscConfig+0x698>)
 80019a0:	400a      	ands	r2, r1
 80019a2:	651a      	str	r2, [r3, #80]	; 0x50
 80019a4:	e020      	b.n	80019e8 <HAL_RCC_OscConfig+0x534>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	689a      	ldr	r2, [r3, #8]
 80019aa:	23a0      	movs	r3, #160	; 0xa0
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d10e      	bne.n	80019d0 <HAL_RCC_OscConfig+0x51c>
 80019b2:	4b62      	ldr	r3, [pc, #392]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80019b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019b6:	4b61      	ldr	r3, [pc, #388]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80019b8:	2180      	movs	r1, #128	; 0x80
 80019ba:	00c9      	lsls	r1, r1, #3
 80019bc:	430a      	orrs	r2, r1
 80019be:	651a      	str	r2, [r3, #80]	; 0x50
 80019c0:	4b5e      	ldr	r3, [pc, #376]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80019c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019c4:	4b5d      	ldr	r3, [pc, #372]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80019c6:	2180      	movs	r1, #128	; 0x80
 80019c8:	0049      	lsls	r1, r1, #1
 80019ca:	430a      	orrs	r2, r1
 80019cc:	651a      	str	r2, [r3, #80]	; 0x50
 80019ce:	e00b      	b.n	80019e8 <HAL_RCC_OscConfig+0x534>
 80019d0:	4b5a      	ldr	r3, [pc, #360]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80019d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019d4:	4b59      	ldr	r3, [pc, #356]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80019d6:	495b      	ldr	r1, [pc, #364]	; (8001b44 <HAL_RCC_OscConfig+0x690>)
 80019d8:	400a      	ands	r2, r1
 80019da:	651a      	str	r2, [r3, #80]	; 0x50
 80019dc:	4b57      	ldr	r3, [pc, #348]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80019de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019e0:	4b56      	ldr	r3, [pc, #344]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 80019e2:	495a      	ldr	r1, [pc, #360]	; (8001b4c <HAL_RCC_OscConfig+0x698>)
 80019e4:	400a      	ands	r2, r1
 80019e6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d015      	beq.n	8001a1c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f0:	f7ff fac0 	bl	8000f74 <HAL_GetTick>
 80019f4:	0003      	movs	r3, r0
 80019f6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019f8:	e009      	b.n	8001a0e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019fa:	f7ff fabb 	bl	8000f74 <HAL_GetTick>
 80019fe:	0002      	movs	r2, r0
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	4a52      	ldr	r2, [pc, #328]	; (8001b50 <HAL_RCC_OscConfig+0x69c>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d901      	bls.n	8001a0e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e11b      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a0e:	4b4b      	ldr	r3, [pc, #300]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001a10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a12:	2380      	movs	r3, #128	; 0x80
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	4013      	ands	r3, r2
 8001a18:	d0ef      	beq.n	80019fa <HAL_RCC_OscConfig+0x546>
 8001a1a:	e014      	b.n	8001a46 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1c:	f7ff faaa 	bl	8000f74 <HAL_GetTick>
 8001a20:	0003      	movs	r3, r0
 8001a22:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a24:	e009      	b.n	8001a3a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a26:	f7ff faa5 	bl	8000f74 <HAL_GetTick>
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	4a47      	ldr	r2, [pc, #284]	; (8001b50 <HAL_RCC_OscConfig+0x69c>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e105      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a3a:	4b40      	ldr	r3, [pc, #256]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001a3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a3e:	2380      	movs	r3, #128	; 0x80
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4013      	ands	r3, r2
 8001a44:	d1ef      	bne.n	8001a26 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a46:	2323      	movs	r3, #35	; 0x23
 8001a48:	18fb      	adds	r3, r7, r3
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d105      	bne.n	8001a5c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a50:	4b3a      	ldr	r3, [pc, #232]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001a52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001a54:	4b39      	ldr	r3, [pc, #228]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001a56:	493f      	ldr	r1, [pc, #252]	; (8001b54 <HAL_RCC_OscConfig+0x6a0>)
 8001a58:	400a      	ands	r2, r1
 8001a5a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	2220      	movs	r2, #32
 8001a62:	4013      	ands	r3, r2
 8001a64:	d049      	beq.n	8001afa <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d026      	beq.n	8001abc <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001a6e:	4b33      	ldr	r3, [pc, #204]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001a70:	689a      	ldr	r2, [r3, #8]
 8001a72:	4b32      	ldr	r3, [pc, #200]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001a74:	2101      	movs	r1, #1
 8001a76:	430a      	orrs	r2, r1
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	4b30      	ldr	r3, [pc, #192]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001a7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a7e:	4b2f      	ldr	r3, [pc, #188]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001a80:	2101      	movs	r1, #1
 8001a82:	430a      	orrs	r2, r1
 8001a84:	635a      	str	r2, [r3, #52]	; 0x34
 8001a86:	4b34      	ldr	r3, [pc, #208]	; (8001b58 <HAL_RCC_OscConfig+0x6a4>)
 8001a88:	6a1a      	ldr	r2, [r3, #32]
 8001a8a:	4b33      	ldr	r3, [pc, #204]	; (8001b58 <HAL_RCC_OscConfig+0x6a4>)
 8001a8c:	2180      	movs	r1, #128	; 0x80
 8001a8e:	0189      	lsls	r1, r1, #6
 8001a90:	430a      	orrs	r2, r1
 8001a92:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a94:	f7ff fa6e 	bl	8000f74 <HAL_GetTick>
 8001a98:	0003      	movs	r3, r0
 8001a9a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a9c:	e008      	b.n	8001ab0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a9e:	f7ff fa69 	bl	8000f74 <HAL_GetTick>
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d901      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	e0ca      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ab0:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	2202      	movs	r2, #2
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d0f1      	beq.n	8001a9e <HAL_RCC_OscConfig+0x5ea>
 8001aba:	e01e      	b.n	8001afa <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001abc:	4b1f      	ldr	r3, [pc, #124]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001abe:	689a      	ldr	r2, [r3, #8]
 8001ac0:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	4b23      	ldr	r3, [pc, #140]	; (8001b58 <HAL_RCC_OscConfig+0x6a4>)
 8001aca:	6a1a      	ldr	r2, [r3, #32]
 8001acc:	4b22      	ldr	r3, [pc, #136]	; (8001b58 <HAL_RCC_OscConfig+0x6a4>)
 8001ace:	4923      	ldr	r1, [pc, #140]	; (8001b5c <HAL_RCC_OscConfig+0x6a8>)
 8001ad0:	400a      	ands	r2, r1
 8001ad2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fa4e 	bl	8000f74 <HAL_GetTick>
 8001ad8:	0003      	movs	r3, r0
 8001ada:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ade:	f7ff fa49 	bl	8000f74 <HAL_GetTick>
 8001ae2:	0002      	movs	r2, r0
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e0aa      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001af0:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	2202      	movs	r2, #2
 8001af6:	4013      	ands	r3, r2
 8001af8:	d1f1      	bne.n	8001ade <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d100      	bne.n	8001b04 <HAL_RCC_OscConfig+0x650>
 8001b02:	e09f      	b.n	8001c44 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	2b0c      	cmp	r3, #12
 8001b08:	d100      	bne.n	8001b0c <HAL_RCC_OscConfig+0x658>
 8001b0a:	e078      	b.n	8001bfe <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d159      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b14:	4b09      	ldr	r3, [pc, #36]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <HAL_RCC_OscConfig+0x688>)
 8001b1a:	4911      	ldr	r1, [pc, #68]	; (8001b60 <HAL_RCC_OscConfig+0x6ac>)
 8001b1c:	400a      	ands	r2, r1
 8001b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7ff fa28 	bl	8000f74 <HAL_GetTick>
 8001b24:	0003      	movs	r3, r0
 8001b26:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b28:	e01c      	b.n	8001b64 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b2a:	f7ff fa23 	bl	8000f74 <HAL_GetTick>
 8001b2e:	0002      	movs	r2, r0
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d915      	bls.n	8001b64 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e084      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	ffff1fff 	.word	0xffff1fff
 8001b44:	fffffeff 	.word	0xfffffeff
 8001b48:	40007000 	.word	0x40007000
 8001b4c:	fffffbff 	.word	0xfffffbff
 8001b50:	00001388 	.word	0x00001388
 8001b54:	efffffff 	.word	0xefffffff
 8001b58:	40010000 	.word	0x40010000
 8001b5c:	ffffdfff 	.word	0xffffdfff
 8001b60:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b64:	4b3a      	ldr	r3, [pc, #232]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	2380      	movs	r3, #128	; 0x80
 8001b6a:	049b      	lsls	r3, r3, #18
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d1dc      	bne.n	8001b2a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b70:	4b37      	ldr	r3, [pc, #220]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	4a37      	ldr	r2, [pc, #220]	; (8001c54 <HAL_RCC_OscConfig+0x7a0>)
 8001b76:	4013      	ands	r3, r2
 8001b78:	0019      	movs	r1, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	431a      	orrs	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	4b31      	ldr	r3, [pc, #196]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b90:	4b2f      	ldr	r3, [pc, #188]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	4b2e      	ldr	r3, [pc, #184]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001b96:	2180      	movs	r1, #128	; 0x80
 8001b98:	0449      	lsls	r1, r1, #17
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9e:	f7ff f9e9 	bl	8000f74 <HAL_GetTick>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ba8:	f7ff f9e4 	bl	8000f74 <HAL_GetTick>
 8001bac:	0002      	movs	r2, r0
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e045      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001bba:	4b25      	ldr	r3, [pc, #148]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	2380      	movs	r3, #128	; 0x80
 8001bc0:	049b      	lsls	r3, r3, #18
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d0f0      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x6f4>
 8001bc6:	e03d      	b.n	8001c44 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc8:	4b21      	ldr	r3, [pc, #132]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4b20      	ldr	r3, [pc, #128]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001bce:	4922      	ldr	r1, [pc, #136]	; (8001c58 <HAL_RCC_OscConfig+0x7a4>)
 8001bd0:	400a      	ands	r2, r1
 8001bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd4:	f7ff f9ce 	bl	8000f74 <HAL_GetTick>
 8001bd8:	0003      	movs	r3, r0
 8001bda:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bde:	f7ff f9c9 	bl	8000f74 <HAL_GetTick>
 8001be2:	0002      	movs	r2, r0
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e02a      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bf0:	4b17      	ldr	r3, [pc, #92]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	2380      	movs	r3, #128	; 0x80
 8001bf6:	049b      	lsls	r3, r3, #18
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d1f0      	bne.n	8001bde <HAL_RCC_OscConfig+0x72a>
 8001bfc:	e022      	b.n	8001c44 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d101      	bne.n	8001c0a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e01d      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c0a:	4b11      	ldr	r3, [pc, #68]	; (8001c50 <HAL_RCC_OscConfig+0x79c>)
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	2380      	movs	r3, #128	; 0x80
 8001c14:	025b      	lsls	r3, r3, #9
 8001c16:	401a      	ands	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d10f      	bne.n	8001c40 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	23f0      	movs	r3, #240	; 0xf0
 8001c24:	039b      	lsls	r3, r3, #14
 8001c26:	401a      	ands	r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d107      	bne.n	8001c40 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	23c0      	movs	r3, #192	; 0xc0
 8001c34:	041b      	lsls	r3, r3, #16
 8001c36:	401a      	ands	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d001      	beq.n	8001c44 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e000      	b.n	8001c46 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	0018      	movs	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b00a      	add	sp, #40	; 0x28
 8001c4c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	40021000 	.word	0x40021000
 8001c54:	ff02ffff 	.word	0xff02ffff
 8001c58:	feffffff 	.word	0xfeffffff

08001c5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c5c:	b5b0      	push	{r4, r5, r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e128      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c70:	4b96      	ldr	r3, [pc, #600]	; (8001ecc <HAL_RCC_ClockConfig+0x270>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2201      	movs	r2, #1
 8001c76:	4013      	ands	r3, r2
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d91e      	bls.n	8001cbc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7e:	4b93      	ldr	r3, [pc, #588]	; (8001ecc <HAL_RCC_ClockConfig+0x270>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2201      	movs	r2, #1
 8001c84:	4393      	bics	r3, r2
 8001c86:	0019      	movs	r1, r3
 8001c88:	4b90      	ldr	r3, [pc, #576]	; (8001ecc <HAL_RCC_ClockConfig+0x270>)
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c90:	f7ff f970 	bl	8000f74 <HAL_GetTick>
 8001c94:	0003      	movs	r3, r0
 8001c96:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c98:	e009      	b.n	8001cae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9a:	f7ff f96b 	bl	8000f74 <HAL_GetTick>
 8001c9e:	0002      	movs	r2, r0
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	4a8a      	ldr	r2, [pc, #552]	; (8001ed0 <HAL_RCC_ClockConfig+0x274>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e109      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cae:	4b87      	ldr	r3, [pc, #540]	; (8001ecc <HAL_RCC_ClockConfig+0x270>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	683a      	ldr	r2, [r7, #0]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d1ee      	bne.n	8001c9a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	d009      	beq.n	8001cda <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cc6:	4b83      	ldr	r3, [pc, #524]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	22f0      	movs	r2, #240	; 0xf0
 8001ccc:	4393      	bics	r3, r2
 8001cce:	0019      	movs	r1, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	4b7f      	ldr	r3, [pc, #508]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	d100      	bne.n	8001ce6 <HAL_RCC_ClockConfig+0x8a>
 8001ce4:	e089      	b.n	8001dfa <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d107      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cee:	4b79      	ldr	r3, [pc, #484]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	2380      	movs	r3, #128	; 0x80
 8001cf4:	029b      	lsls	r3, r3, #10
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d120      	bne.n	8001d3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e0e1      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	2b03      	cmp	r3, #3
 8001d04:	d107      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d06:	4b73      	ldr	r3, [pc, #460]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	2380      	movs	r3, #128	; 0x80
 8001d0c:	049b      	lsls	r3, r3, #18
 8001d0e:	4013      	ands	r3, r2
 8001d10:	d114      	bne.n	8001d3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e0d5      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d106      	bne.n	8001d2c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d1e:	4b6d      	ldr	r3, [pc, #436]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2204      	movs	r2, #4
 8001d24:	4013      	ands	r3, r2
 8001d26:	d109      	bne.n	8001d3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e0ca      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d2c:	4b69      	ldr	r3, [pc, #420]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	2380      	movs	r3, #128	; 0x80
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	4013      	ands	r3, r2
 8001d36:	d101      	bne.n	8001d3c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e0c2      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d3c:	4b65      	ldr	r3, [pc, #404]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	2203      	movs	r2, #3
 8001d42:	4393      	bics	r3, r2
 8001d44:	0019      	movs	r1, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	4b62      	ldr	r3, [pc, #392]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d50:	f7ff f910 	bl	8000f74 <HAL_GetTick>
 8001d54:	0003      	movs	r3, r0
 8001d56:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d111      	bne.n	8001d84 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d60:	e009      	b.n	8001d76 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d62:	f7ff f907 	bl	8000f74 <HAL_GetTick>
 8001d66:	0002      	movs	r2, r0
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	4a58      	ldr	r2, [pc, #352]	; (8001ed0 <HAL_RCC_ClockConfig+0x274>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e0a5      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d76:	4b57      	ldr	r3, [pc, #348]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	220c      	movs	r2, #12
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b08      	cmp	r3, #8
 8001d80:	d1ef      	bne.n	8001d62 <HAL_RCC_ClockConfig+0x106>
 8001d82:	e03a      	b.n	8001dfa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d111      	bne.n	8001db0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d8c:	e009      	b.n	8001da2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d8e:	f7ff f8f1 	bl	8000f74 <HAL_GetTick>
 8001d92:	0002      	movs	r2, r0
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	4a4d      	ldr	r2, [pc, #308]	; (8001ed0 <HAL_RCC_ClockConfig+0x274>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e08f      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001da2:	4b4c      	ldr	r3, [pc, #304]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	220c      	movs	r2, #12
 8001da8:	4013      	ands	r3, r2
 8001daa:	2b0c      	cmp	r3, #12
 8001dac:	d1ef      	bne.n	8001d8e <HAL_RCC_ClockConfig+0x132>
 8001dae:	e024      	b.n	8001dfa <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d11b      	bne.n	8001df0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001db8:	e009      	b.n	8001dce <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dba:	f7ff f8db 	bl	8000f74 <HAL_GetTick>
 8001dbe:	0002      	movs	r2, r0
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	4a42      	ldr	r2, [pc, #264]	; (8001ed0 <HAL_RCC_ClockConfig+0x274>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e079      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dce:	4b41      	ldr	r3, [pc, #260]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001dd0:	68db      	ldr	r3, [r3, #12]
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	d1ef      	bne.n	8001dba <HAL_RCC_ClockConfig+0x15e>
 8001dda:	e00e      	b.n	8001dfa <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ddc:	f7ff f8ca 	bl	8000f74 <HAL_GetTick>
 8001de0:	0002      	movs	r2, r0
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	4a3a      	ldr	r2, [pc, #232]	; (8001ed0 <HAL_RCC_ClockConfig+0x274>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e068      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001df0:	4b38      	ldr	r3, [pc, #224]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	220c      	movs	r2, #12
 8001df6:	4013      	ands	r3, r2
 8001df8:	d1f0      	bne.n	8001ddc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dfa:	4b34      	ldr	r3, [pc, #208]	; (8001ecc <HAL_RCC_ClockConfig+0x270>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	4013      	ands	r3, r2
 8001e02:	683a      	ldr	r2, [r7, #0]
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d21e      	bcs.n	8001e46 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e08:	4b30      	ldr	r3, [pc, #192]	; (8001ecc <HAL_RCC_ClockConfig+0x270>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	4393      	bics	r3, r2
 8001e10:	0019      	movs	r1, r3
 8001e12:	4b2e      	ldr	r3, [pc, #184]	; (8001ecc <HAL_RCC_ClockConfig+0x270>)
 8001e14:	683a      	ldr	r2, [r7, #0]
 8001e16:	430a      	orrs	r2, r1
 8001e18:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e1a:	f7ff f8ab 	bl	8000f74 <HAL_GetTick>
 8001e1e:	0003      	movs	r3, r0
 8001e20:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e22:	e009      	b.n	8001e38 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e24:	f7ff f8a6 	bl	8000f74 <HAL_GetTick>
 8001e28:	0002      	movs	r2, r0
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	4a28      	ldr	r2, [pc, #160]	; (8001ed0 <HAL_RCC_ClockConfig+0x274>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e044      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e38:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <HAL_RCC_ClockConfig+0x270>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	4013      	ands	r3, r2
 8001e40:	683a      	ldr	r2, [r7, #0]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d1ee      	bne.n	8001e24 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	d009      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e50:	4b20      	ldr	r3, [pc, #128]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	4a20      	ldr	r2, [pc, #128]	; (8001ed8 <HAL_RCC_ClockConfig+0x27c>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	0019      	movs	r1, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001e60:	430a      	orrs	r2, r1
 8001e62:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2208      	movs	r2, #8
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d00a      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e6e:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	4a1a      	ldr	r2, [pc, #104]	; (8001edc <HAL_RCC_ClockConfig+0x280>)
 8001e74:	4013      	ands	r3, r2
 8001e76:	0019      	movs	r1, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	00da      	lsls	r2, r3, #3
 8001e7e:	4b15      	ldr	r3, [pc, #84]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001e80:	430a      	orrs	r2, r1
 8001e82:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e84:	f000 f832 	bl	8001eec <HAL_RCC_GetSysClockFreq>
 8001e88:	0001      	movs	r1, r0
 8001e8a:	4b12      	ldr	r3, [pc, #72]	; (8001ed4 <HAL_RCC_ClockConfig+0x278>)
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	091b      	lsrs	r3, r3, #4
 8001e90:	220f      	movs	r2, #15
 8001e92:	4013      	ands	r3, r2
 8001e94:	4a12      	ldr	r2, [pc, #72]	; (8001ee0 <HAL_RCC_ClockConfig+0x284>)
 8001e96:	5cd3      	ldrb	r3, [r2, r3]
 8001e98:	000a      	movs	r2, r1
 8001e9a:	40da      	lsrs	r2, r3
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <HAL_RCC_ClockConfig+0x288>)
 8001e9e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001ea0:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <HAL_RCC_ClockConfig+0x28c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	250b      	movs	r5, #11
 8001ea6:	197c      	adds	r4, r7, r5
 8001ea8:	0018      	movs	r0, r3
 8001eaa:	f7ff f81d 	bl	8000ee8 <HAL_InitTick>
 8001eae:	0003      	movs	r3, r0
 8001eb0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001eb2:	197b      	adds	r3, r7, r5
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d002      	beq.n	8001ec0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001eba:	197b      	adds	r3, r7, r5
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	e000      	b.n	8001ec2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	b004      	add	sp, #16
 8001ec8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eca:	46c0      	nop			; (mov r8, r8)
 8001ecc:	40022000 	.word	0x40022000
 8001ed0:	00001388 	.word	0x00001388
 8001ed4:	40021000 	.word	0x40021000
 8001ed8:	fffff8ff 	.word	0xfffff8ff
 8001edc:	ffffc7ff 	.word	0xffffc7ff
 8001ee0:	08003208 	.word	0x08003208
 8001ee4:	20000004 	.word	0x20000004
 8001ee8:	20000008 	.word	0x20000008

08001eec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eec:	b5b0      	push	{r4, r5, r7, lr}
 8001eee:	b08e      	sub	sp, #56	; 0x38
 8001ef0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001ef2:	4b4c      	ldr	r3, [pc, #304]	; (8002024 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ef8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001efa:	230c      	movs	r3, #12
 8001efc:	4013      	ands	r3, r2
 8001efe:	2b0c      	cmp	r3, #12
 8001f00:	d014      	beq.n	8001f2c <HAL_RCC_GetSysClockFreq+0x40>
 8001f02:	d900      	bls.n	8001f06 <HAL_RCC_GetSysClockFreq+0x1a>
 8001f04:	e07b      	b.n	8001ffe <HAL_RCC_GetSysClockFreq+0x112>
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	d002      	beq.n	8001f10 <HAL_RCC_GetSysClockFreq+0x24>
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d00b      	beq.n	8001f26 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f0e:	e076      	b.n	8001ffe <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f10:	4b44      	ldr	r3, [pc, #272]	; (8002024 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2210      	movs	r2, #16
 8001f16:	4013      	ands	r3, r2
 8001f18:	d002      	beq.n	8001f20 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001f1a:	4b43      	ldr	r3, [pc, #268]	; (8002028 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001f1c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001f1e:	e07c      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001f20:	4b42      	ldr	r3, [pc, #264]	; (800202c <HAL_RCC_GetSysClockFreq+0x140>)
 8001f22:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f24:	e079      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f26:	4b42      	ldr	r3, [pc, #264]	; (8002030 <HAL_RCC_GetSysClockFreq+0x144>)
 8001f28:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f2a:	e076      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f2e:	0c9a      	lsrs	r2, r3, #18
 8001f30:	230f      	movs	r3, #15
 8001f32:	401a      	ands	r2, r3
 8001f34:	4b3f      	ldr	r3, [pc, #252]	; (8002034 <HAL_RCC_GetSysClockFreq+0x148>)
 8001f36:	5c9b      	ldrb	r3, [r3, r2]
 8001f38:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3c:	0d9a      	lsrs	r2, r3, #22
 8001f3e:	2303      	movs	r3, #3
 8001f40:	4013      	ands	r3, r2
 8001f42:	3301      	adds	r3, #1
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f46:	4b37      	ldr	r3, [pc, #220]	; (8002024 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f48:	68da      	ldr	r2, [r3, #12]
 8001f4a:	2380      	movs	r3, #128	; 0x80
 8001f4c:	025b      	lsls	r3, r3, #9
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d01a      	beq.n	8001f88 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f54:	61bb      	str	r3, [r7, #24]
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
 8001f5a:	4a35      	ldr	r2, [pc, #212]	; (8002030 <HAL_RCC_GetSysClockFreq+0x144>)
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	69b8      	ldr	r0, [r7, #24]
 8001f60:	69f9      	ldr	r1, [r7, #28]
 8001f62:	f7fe f985 	bl	8000270 <__aeabi_lmul>
 8001f66:	0002      	movs	r2, r0
 8001f68:	000b      	movs	r3, r1
 8001f6a:	0010      	movs	r0, r2
 8001f6c:	0019      	movs	r1, r3
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	2300      	movs	r3, #0
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	f7fe f959 	bl	8000230 <__aeabi_uldivmod>
 8001f7e:	0002      	movs	r2, r0
 8001f80:	000b      	movs	r3, r1
 8001f82:	0013      	movs	r3, r2
 8001f84:	637b      	str	r3, [r7, #52]	; 0x34
 8001f86:	e037      	b.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f88:	4b26      	ldr	r3, [pc, #152]	; (8002024 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2210      	movs	r2, #16
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d01a      	beq.n	8001fc8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	2300      	movs	r3, #0
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	4a23      	ldr	r2, [pc, #140]	; (8002028 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	68b8      	ldr	r0, [r7, #8]
 8001fa0:	68f9      	ldr	r1, [r7, #12]
 8001fa2:	f7fe f965 	bl	8000270 <__aeabi_lmul>
 8001fa6:	0002      	movs	r2, r0
 8001fa8:	000b      	movs	r3, r1
 8001faa:	0010      	movs	r0, r2
 8001fac:	0019      	movs	r1, r3
 8001fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb0:	603b      	str	r3, [r7, #0]
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f7fe f939 	bl	8000230 <__aeabi_uldivmod>
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	000b      	movs	r3, r1
 8001fc2:	0013      	movs	r3, r2
 8001fc4:	637b      	str	r3, [r7, #52]	; 0x34
 8001fc6:	e017      	b.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fca:	0018      	movs	r0, r3
 8001fcc:	2300      	movs	r3, #0
 8001fce:	0019      	movs	r1, r3
 8001fd0:	4a16      	ldr	r2, [pc, #88]	; (800202c <HAL_RCC_GetSysClockFreq+0x140>)
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	f7fe f94c 	bl	8000270 <__aeabi_lmul>
 8001fd8:	0002      	movs	r2, r0
 8001fda:	000b      	movs	r3, r1
 8001fdc:	0010      	movs	r0, r2
 8001fde:	0019      	movs	r1, r3
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	001c      	movs	r4, r3
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	001d      	movs	r5, r3
 8001fe8:	0022      	movs	r2, r4
 8001fea:	002b      	movs	r3, r5
 8001fec:	f7fe f920 	bl	8000230 <__aeabi_uldivmod>
 8001ff0:	0002      	movs	r2, r0
 8001ff2:	000b      	movs	r3, r1
 8001ff4:	0013      	movs	r3, r2
 8001ff6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ffa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ffc:	e00d      	b.n	800201a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001ffe:	4b09      	ldr	r3, [pc, #36]	; (8002024 <HAL_RCC_GetSysClockFreq+0x138>)
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	0b5b      	lsrs	r3, r3, #13
 8002004:	2207      	movs	r2, #7
 8002006:	4013      	ands	r3, r2
 8002008:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800200a:	6a3b      	ldr	r3, [r7, #32]
 800200c:	3301      	adds	r3, #1
 800200e:	2280      	movs	r2, #128	; 0x80
 8002010:	0212      	lsls	r2, r2, #8
 8002012:	409a      	lsls	r2, r3
 8002014:	0013      	movs	r3, r2
 8002016:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002018:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800201a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800201c:	0018      	movs	r0, r3
 800201e:	46bd      	mov	sp, r7
 8002020:	b00e      	add	sp, #56	; 0x38
 8002022:	bdb0      	pop	{r4, r5, r7, pc}
 8002024:	40021000 	.word	0x40021000
 8002028:	003d0900 	.word	0x003d0900
 800202c:	00f42400 	.word	0x00f42400
 8002030:	007a1200 	.word	0x007a1200
 8002034:	08003218 	.word	0x08003218

08002038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e032      	b.n	80020b0 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2239      	movs	r2, #57	; 0x39
 800204e:	5c9b      	ldrb	r3, [r3, r2]
 8002050:	b2db      	uxtb	r3, r3
 8002052:	2b00      	cmp	r3, #0
 8002054:	d107      	bne.n	8002066 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2238      	movs	r2, #56	; 0x38
 800205a:	2100      	movs	r1, #0
 800205c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	0018      	movs	r0, r3
 8002062:	f7fe fbf3 	bl	800084c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2239      	movs	r2, #57	; 0x39
 800206a:	2102      	movs	r1, #2
 800206c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3304      	adds	r3, #4
 8002076:	0019      	movs	r1, r3
 8002078:	0010      	movs	r0, r2
 800207a:	f000 fa4b 	bl	8002514 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	223e      	movs	r2, #62	; 0x3e
 8002082:	2101      	movs	r1, #1
 8002084:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	223a      	movs	r2, #58	; 0x3a
 800208a:	2101      	movs	r1, #1
 800208c:	5499      	strb	r1, [r3, r2]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	223b      	movs	r2, #59	; 0x3b
 8002092:	2101      	movs	r1, #1
 8002094:	5499      	strb	r1, [r3, r2]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	223c      	movs	r2, #60	; 0x3c
 800209a:	2101      	movs	r1, #1
 800209c:	5499      	strb	r1, [r3, r2]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	223d      	movs	r2, #61	; 0x3d
 80020a2:	2101      	movs	r1, #1
 80020a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2239      	movs	r2, #57	; 0x39
 80020aa:	2101      	movs	r1, #1
 80020ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	0018      	movs	r0, r3
 80020b2:	46bd      	mov	sp, r7
 80020b4:	b002      	add	sp, #8
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2239      	movs	r2, #57	; 0x39
 80020c4:	5c9b      	ldrb	r3, [r3, r2]
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d001      	beq.n	80020d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e03b      	b.n	8002148 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2239      	movs	r2, #57	; 0x39
 80020d4:	2102      	movs	r1, #2
 80020d6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2101      	movs	r1, #1
 80020e4:	430a      	orrs	r2, r1
 80020e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	2380      	movs	r3, #128	; 0x80
 80020ee:	05db      	lsls	r3, r3, #23
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d00e      	beq.n	8002112 <HAL_TIM_Base_Start_IT+0x5a>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a15      	ldr	r2, [pc, #84]	; (8002150 <HAL_TIM_Base_Start_IT+0x98>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d009      	beq.n	8002112 <HAL_TIM_Base_Start_IT+0x5a>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a14      	ldr	r2, [pc, #80]	; (8002154 <HAL_TIM_Base_Start_IT+0x9c>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d004      	beq.n	8002112 <HAL_TIM_Base_Start_IT+0x5a>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a12      	ldr	r2, [pc, #72]	; (8002158 <HAL_TIM_Base_Start_IT+0xa0>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d111      	bne.n	8002136 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	2207      	movs	r2, #7
 800211a:	4013      	ands	r3, r2
 800211c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2b06      	cmp	r3, #6
 8002122:	d010      	beq.n	8002146 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2101      	movs	r1, #1
 8002130:	430a      	orrs	r2, r1
 8002132:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002134:	e007      	b.n	8002146 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2101      	movs	r1, #1
 8002142:	430a      	orrs	r2, r1
 8002144:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002146:	2300      	movs	r3, #0
}
 8002148:	0018      	movs	r0, r3
 800214a:	46bd      	mov	sp, r7
 800214c:	b004      	add	sp, #16
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40000400 	.word	0x40000400
 8002154:	40010800 	.word	0x40010800
 8002158:	40011400 	.word	0x40011400

0800215c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	2202      	movs	r2, #2
 800216c:	4013      	ands	r3, r2
 800216e:	2b02      	cmp	r3, #2
 8002170:	d124      	bne.n	80021bc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	2202      	movs	r2, #2
 800217a:	4013      	ands	r3, r2
 800217c:	2b02      	cmp	r3, #2
 800217e:	d11d      	bne.n	80021bc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2203      	movs	r2, #3
 8002186:	4252      	negs	r2, r2
 8002188:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2201      	movs	r2, #1
 800218e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	2203      	movs	r2, #3
 8002198:	4013      	ands	r3, r2
 800219a:	d004      	beq.n	80021a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	0018      	movs	r0, r3
 80021a0:	f000 f9a0 	bl	80024e4 <HAL_TIM_IC_CaptureCallback>
 80021a4:	e007      	b.n	80021b6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	0018      	movs	r0, r3
 80021aa:	f000 f993 	bl	80024d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	0018      	movs	r0, r3
 80021b2:	f000 f99f 	bl	80024f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	2204      	movs	r2, #4
 80021c4:	4013      	ands	r3, r2
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d125      	bne.n	8002216 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	2204      	movs	r2, #4
 80021d2:	4013      	ands	r3, r2
 80021d4:	2b04      	cmp	r3, #4
 80021d6:	d11e      	bne.n	8002216 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2205      	movs	r2, #5
 80021de:	4252      	negs	r2, r2
 80021e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2202      	movs	r2, #2
 80021e6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	699a      	ldr	r2, [r3, #24]
 80021ee:	23c0      	movs	r3, #192	; 0xc0
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4013      	ands	r3, r2
 80021f4:	d004      	beq.n	8002200 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	0018      	movs	r0, r3
 80021fa:	f000 f973 	bl	80024e4 <HAL_TIM_IC_CaptureCallback>
 80021fe:	e007      	b.n	8002210 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	0018      	movs	r0, r3
 8002204:	f000 f966 	bl	80024d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	0018      	movs	r0, r3
 800220c:	f000 f972 	bl	80024f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	2208      	movs	r2, #8
 800221e:	4013      	ands	r3, r2
 8002220:	2b08      	cmp	r3, #8
 8002222:	d124      	bne.n	800226e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	2208      	movs	r2, #8
 800222c:	4013      	ands	r3, r2
 800222e:	2b08      	cmp	r3, #8
 8002230:	d11d      	bne.n	800226e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2209      	movs	r2, #9
 8002238:	4252      	negs	r2, r2
 800223a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2204      	movs	r2, #4
 8002240:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	2203      	movs	r2, #3
 800224a:	4013      	ands	r3, r2
 800224c:	d004      	beq.n	8002258 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	0018      	movs	r0, r3
 8002252:	f000 f947 	bl	80024e4 <HAL_TIM_IC_CaptureCallback>
 8002256:	e007      	b.n	8002268 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	0018      	movs	r0, r3
 800225c:	f000 f93a 	bl	80024d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	0018      	movs	r0, r3
 8002264:	f000 f946 	bl	80024f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	2210      	movs	r2, #16
 8002276:	4013      	ands	r3, r2
 8002278:	2b10      	cmp	r3, #16
 800227a:	d125      	bne.n	80022c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	2210      	movs	r2, #16
 8002284:	4013      	ands	r3, r2
 8002286:	2b10      	cmp	r3, #16
 8002288:	d11e      	bne.n	80022c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2211      	movs	r2, #17
 8002290:	4252      	negs	r2, r2
 8002292:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2208      	movs	r2, #8
 8002298:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	69da      	ldr	r2, [r3, #28]
 80022a0:	23c0      	movs	r3, #192	; 0xc0
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4013      	ands	r3, r2
 80022a6:	d004      	beq.n	80022b2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	0018      	movs	r0, r3
 80022ac:	f000 f91a 	bl	80024e4 <HAL_TIM_IC_CaptureCallback>
 80022b0:	e007      	b.n	80022c2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	0018      	movs	r0, r3
 80022b6:	f000 f90d 	bl	80024d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	0018      	movs	r0, r3
 80022be:	f000 f919 	bl	80024f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	2201      	movs	r2, #1
 80022d0:	4013      	ands	r3, r2
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d10f      	bne.n	80022f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	2201      	movs	r2, #1
 80022de:	4013      	ands	r3, r2
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d108      	bne.n	80022f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2202      	movs	r2, #2
 80022ea:	4252      	negs	r2, r2
 80022ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	0018      	movs	r0, r3
 80022f2:	f7fe fa81 	bl	80007f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	2240      	movs	r2, #64	; 0x40
 80022fe:	4013      	ands	r3, r2
 8002300:	2b40      	cmp	r3, #64	; 0x40
 8002302:	d10f      	bne.n	8002324 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	2240      	movs	r2, #64	; 0x40
 800230c:	4013      	ands	r3, r2
 800230e:	2b40      	cmp	r3, #64	; 0x40
 8002310:	d108      	bne.n	8002324 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2241      	movs	r2, #65	; 0x41
 8002318:	4252      	negs	r2, r2
 800231a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	0018      	movs	r0, r3
 8002320:	f000 f8f0 	bl	8002504 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002324:	46c0      	nop			; (mov r8, r8)
 8002326:	46bd      	mov	sp, r7
 8002328:	b002      	add	sp, #8
 800232a:	bd80      	pop	{r7, pc}

0800232c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002336:	230f      	movs	r3, #15
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	2200      	movs	r2, #0
 800233c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2238      	movs	r2, #56	; 0x38
 8002342:	5c9b      	ldrb	r3, [r3, r2]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d101      	bne.n	800234c <HAL_TIM_ConfigClockSource+0x20>
 8002348:	2302      	movs	r3, #2
 800234a:	e0bc      	b.n	80024c6 <HAL_TIM_ConfigClockSource+0x19a>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2238      	movs	r2, #56	; 0x38
 8002350:	2101      	movs	r1, #1
 8002352:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2239      	movs	r2, #57	; 0x39
 8002358:	2102      	movs	r1, #2
 800235a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	2277      	movs	r2, #119	; 0x77
 8002368:	4393      	bics	r3, r2
 800236a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	4a58      	ldr	r2, [pc, #352]	; (80024d0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002370:	4013      	ands	r3, r2
 8002372:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2280      	movs	r2, #128	; 0x80
 8002382:	0192      	lsls	r2, r2, #6
 8002384:	4293      	cmp	r3, r2
 8002386:	d040      	beq.n	800240a <HAL_TIM_ConfigClockSource+0xde>
 8002388:	2280      	movs	r2, #128	; 0x80
 800238a:	0192      	lsls	r2, r2, #6
 800238c:	4293      	cmp	r3, r2
 800238e:	d900      	bls.n	8002392 <HAL_TIM_ConfigClockSource+0x66>
 8002390:	e088      	b.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
 8002392:	2280      	movs	r2, #128	; 0x80
 8002394:	0152      	lsls	r2, r2, #5
 8002396:	4293      	cmp	r3, r2
 8002398:	d100      	bne.n	800239c <HAL_TIM_ConfigClockSource+0x70>
 800239a:	e088      	b.n	80024ae <HAL_TIM_ConfigClockSource+0x182>
 800239c:	2280      	movs	r2, #128	; 0x80
 800239e:	0152      	lsls	r2, r2, #5
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d900      	bls.n	80023a6 <HAL_TIM_ConfigClockSource+0x7a>
 80023a4:	e07e      	b.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
 80023a6:	2b70      	cmp	r3, #112	; 0x70
 80023a8:	d018      	beq.n	80023dc <HAL_TIM_ConfigClockSource+0xb0>
 80023aa:	d900      	bls.n	80023ae <HAL_TIM_ConfigClockSource+0x82>
 80023ac:	e07a      	b.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
 80023ae:	2b60      	cmp	r3, #96	; 0x60
 80023b0:	d04f      	beq.n	8002452 <HAL_TIM_ConfigClockSource+0x126>
 80023b2:	d900      	bls.n	80023b6 <HAL_TIM_ConfigClockSource+0x8a>
 80023b4:	e076      	b.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
 80023b6:	2b50      	cmp	r3, #80	; 0x50
 80023b8:	d03b      	beq.n	8002432 <HAL_TIM_ConfigClockSource+0x106>
 80023ba:	d900      	bls.n	80023be <HAL_TIM_ConfigClockSource+0x92>
 80023bc:	e072      	b.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
 80023be:	2b40      	cmp	r3, #64	; 0x40
 80023c0:	d057      	beq.n	8002472 <HAL_TIM_ConfigClockSource+0x146>
 80023c2:	d900      	bls.n	80023c6 <HAL_TIM_ConfigClockSource+0x9a>
 80023c4:	e06e      	b.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
 80023c6:	2b30      	cmp	r3, #48	; 0x30
 80023c8:	d063      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x166>
 80023ca:	d86b      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
 80023cc:	2b20      	cmp	r3, #32
 80023ce:	d060      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x166>
 80023d0:	d868      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d05d      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x166>
 80023d6:	2b10      	cmp	r3, #16
 80023d8:	d05b      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x166>
 80023da:	e063      	b.n	80024a4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023ec:	f000 f96a 	bl	80026c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2277      	movs	r2, #119	; 0x77
 80023fc:	4313      	orrs	r3, r2
 80023fe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	68ba      	ldr	r2, [r7, #8]
 8002406:	609a      	str	r2, [r3, #8]
      break;
 8002408:	e052      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800241a:	f000 f953 	bl	80026c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2180      	movs	r1, #128	; 0x80
 800242a:	01c9      	lsls	r1, r1, #7
 800242c:	430a      	orrs	r2, r1
 800242e:	609a      	str	r2, [r3, #8]
      break;
 8002430:	e03e      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800243e:	001a      	movs	r2, r3
 8002440:	f000 f8c6 	bl	80025d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2150      	movs	r1, #80	; 0x50
 800244a:	0018      	movs	r0, r3
 800244c:	f000 f920 	bl	8002690 <TIM_ITRx_SetConfig>
      break;
 8002450:	e02e      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800245e:	001a      	movs	r2, r3
 8002460:	f000 f8e4 	bl	800262c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2160      	movs	r1, #96	; 0x60
 800246a:	0018      	movs	r0, r3
 800246c:	f000 f910 	bl	8002690 <TIM_ITRx_SetConfig>
      break;
 8002470:	e01e      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800247e:	001a      	movs	r2, r3
 8002480:	f000 f8a6 	bl	80025d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2140      	movs	r1, #64	; 0x40
 800248a:	0018      	movs	r0, r3
 800248c:	f000 f900 	bl	8002690 <TIM_ITRx_SetConfig>
      break;
 8002490:	e00e      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	0019      	movs	r1, r3
 800249c:	0010      	movs	r0, r2
 800249e:	f000 f8f7 	bl	8002690 <TIM_ITRx_SetConfig>
      break;
 80024a2:	e005      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80024a4:	230f      	movs	r3, #15
 80024a6:	18fb      	adds	r3, r7, r3
 80024a8:	2201      	movs	r2, #1
 80024aa:	701a      	strb	r2, [r3, #0]
      break;
 80024ac:	e000      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80024ae:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2239      	movs	r2, #57	; 0x39
 80024b4:	2101      	movs	r1, #1
 80024b6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2238      	movs	r2, #56	; 0x38
 80024bc:	2100      	movs	r1, #0
 80024be:	5499      	strb	r1, [r3, r2]

  return status;
 80024c0:	230f      	movs	r3, #15
 80024c2:	18fb      	adds	r3, r7, r3
 80024c4:	781b      	ldrb	r3, [r3, #0]
}
 80024c6:	0018      	movs	r0, r3
 80024c8:	46bd      	mov	sp, r7
 80024ca:	b004      	add	sp, #16
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	ffff00ff 	.word	0xffff00ff

080024d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024dc:	46c0      	nop			; (mov r8, r8)
 80024de:	46bd      	mov	sp, r7
 80024e0:	b002      	add	sp, #8
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024ec:	46c0      	nop			; (mov r8, r8)
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b002      	add	sp, #8
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024fc:	46c0      	nop			; (mov r8, r8)
 80024fe:	46bd      	mov	sp, r7
 8002500:	b002      	add	sp, #8
 8002502:	bd80      	pop	{r7, pc}

08002504 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800250c:	46c0      	nop			; (mov r8, r8)
 800250e:	46bd      	mov	sp, r7
 8002510:	b002      	add	sp, #8
 8002512:	bd80      	pop	{r7, pc}

08002514 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	2380      	movs	r3, #128	; 0x80
 8002528:	05db      	lsls	r3, r3, #23
 800252a:	429a      	cmp	r2, r3
 800252c:	d00b      	beq.n	8002546 <TIM_Base_SetConfig+0x32>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a23      	ldr	r2, [pc, #140]	; (80025c0 <TIM_Base_SetConfig+0xac>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d007      	beq.n	8002546 <TIM_Base_SetConfig+0x32>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a22      	ldr	r2, [pc, #136]	; (80025c4 <TIM_Base_SetConfig+0xb0>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d003      	beq.n	8002546 <TIM_Base_SetConfig+0x32>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a21      	ldr	r2, [pc, #132]	; (80025c8 <TIM_Base_SetConfig+0xb4>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d108      	bne.n	8002558 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2270      	movs	r2, #112	; 0x70
 800254a:	4393      	bics	r3, r2
 800254c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	4313      	orrs	r3, r2
 8002556:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	2380      	movs	r3, #128	; 0x80
 800255c:	05db      	lsls	r3, r3, #23
 800255e:	429a      	cmp	r2, r3
 8002560:	d00b      	beq.n	800257a <TIM_Base_SetConfig+0x66>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a16      	ldr	r2, [pc, #88]	; (80025c0 <TIM_Base_SetConfig+0xac>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d007      	beq.n	800257a <TIM_Base_SetConfig+0x66>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a15      	ldr	r2, [pc, #84]	; (80025c4 <TIM_Base_SetConfig+0xb0>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d003      	beq.n	800257a <TIM_Base_SetConfig+0x66>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a14      	ldr	r2, [pc, #80]	; (80025c8 <TIM_Base_SetConfig+0xb4>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d108      	bne.n	800258c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	4a13      	ldr	r2, [pc, #76]	; (80025cc <TIM_Base_SetConfig+0xb8>)
 800257e:	4013      	ands	r3, r2
 8002580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	4313      	orrs	r3, r2
 800258a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2280      	movs	r2, #128	; 0x80
 8002590:	4393      	bics	r3, r2
 8002592:	001a      	movs	r2, r3
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	68fa      	ldr	r2, [r7, #12]
 80025a0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	689a      	ldr	r2, [r3, #8]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	615a      	str	r2, [r3, #20]
}
 80025b8:	46c0      	nop			; (mov r8, r8)
 80025ba:	46bd      	mov	sp, r7
 80025bc:	b004      	add	sp, #16
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40000400 	.word	0x40000400
 80025c4:	40010800 	.word	0x40010800
 80025c8:	40011400 	.word	0x40011400
 80025cc:	fffffcff 	.word	0xfffffcff

080025d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	2201      	movs	r2, #1
 80025e8:	4393      	bics	r3, r2
 80025ea:	001a      	movs	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	22f0      	movs	r2, #240	; 0xf0
 80025fa:	4393      	bics	r3, r2
 80025fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	4313      	orrs	r3, r2
 8002606:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	220a      	movs	r2, #10
 800260c:	4393      	bics	r3, r2
 800260e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	4313      	orrs	r3, r2
 8002616:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	621a      	str	r2, [r3, #32]
}
 8002624:	46c0      	nop			; (mov r8, r8)
 8002626:	46bd      	mov	sp, r7
 8002628:	b006      	add	sp, #24
 800262a:	bd80      	pop	{r7, pc}

0800262c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6a1b      	ldr	r3, [r3, #32]
 800263c:	2210      	movs	r2, #16
 800263e:	4393      	bics	r3, r2
 8002640:	001a      	movs	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	4a0d      	ldr	r2, [pc, #52]	; (800268c <TIM_TI2_ConfigInputStage+0x60>)
 8002656:	4013      	ands	r3, r2
 8002658:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	031b      	lsls	r3, r3, #12
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	4313      	orrs	r3, r2
 8002662:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	22a0      	movs	r2, #160	; 0xa0
 8002668:	4393      	bics	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	011b      	lsls	r3, r3, #4
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	621a      	str	r2, [r3, #32]
}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	46bd      	mov	sp, r7
 8002686:	b006      	add	sp, #24
 8002688:	bd80      	pop	{r7, pc}
 800268a:	46c0      	nop			; (mov r8, r8)
 800268c:	ffff0fff 	.word	0xffff0fff

08002690 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2270      	movs	r2, #112	; 0x70
 80026a4:	4393      	bics	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	2207      	movs	r2, #7
 80026b0:	4313      	orrs	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	609a      	str	r2, [r3, #8]
}
 80026ba:	46c0      	nop			; (mov r8, r8)
 80026bc:	46bd      	mov	sp, r7
 80026be:	b004      	add	sp, #16
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	607a      	str	r2, [r7, #4]
 80026d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	4a09      	ldr	r2, [pc, #36]	; (8002700 <TIM_ETR_SetConfig+0x3c>)
 80026dc:	4013      	ands	r3, r2
 80026de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	021a      	lsls	r2, r3, #8
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	431a      	orrs	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	697a      	ldr	r2, [r7, #20]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	609a      	str	r2, [r3, #8]
}
 80026f8:	46c0      	nop			; (mov r8, r8)
 80026fa:	46bd      	mov	sp, r7
 80026fc:	b006      	add	sp, #24
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	ffff00ff 	.word	0xffff00ff

08002704 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2238      	movs	r2, #56	; 0x38
 8002712:	5c9b      	ldrb	r3, [r3, r2]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d101      	bne.n	800271c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002718:	2302      	movs	r3, #2
 800271a:	e047      	b.n	80027ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2238      	movs	r2, #56	; 0x38
 8002720:	2101      	movs	r1, #1
 8002722:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2239      	movs	r2, #57	; 0x39
 8002728:	2102      	movs	r1, #2
 800272a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2270      	movs	r2, #112	; 0x70
 8002740:	4393      	bics	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68fa      	ldr	r2, [r7, #12]
 800274a:	4313      	orrs	r3, r2
 800274c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	05db      	lsls	r3, r3, #23
 800275e:	429a      	cmp	r2, r3
 8002760:	d00e      	beq.n	8002780 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a13      	ldr	r2, [pc, #76]	; (80027b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d009      	beq.n	8002780 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a11      	ldr	r2, [pc, #68]	; (80027b8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d004      	beq.n	8002780 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a10      	ldr	r2, [pc, #64]	; (80027bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d10c      	bne.n	800279a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	2280      	movs	r2, #128	; 0x80
 8002784:	4393      	bics	r3, r2
 8002786:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	68ba      	ldr	r2, [r7, #8]
 800278e:	4313      	orrs	r3, r2
 8002790:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2239      	movs	r2, #57	; 0x39
 800279e:	2101      	movs	r1, #1
 80027a0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2238      	movs	r2, #56	; 0x38
 80027a6:	2100      	movs	r1, #0
 80027a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	0018      	movs	r0, r3
 80027ae:	46bd      	mov	sp, r7
 80027b0:	b004      	add	sp, #16
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40000400 	.word	0x40000400
 80027b8:	40010800 	.word	0x40010800
 80027bc:	40011400 	.word	0x40011400

080027c0 <findslot>:
 80027c0:	4b0a      	ldr	r3, [pc, #40]	; (80027ec <findslot+0x2c>)
 80027c2:	b510      	push	{r4, lr}
 80027c4:	0004      	movs	r4, r0
 80027c6:	6818      	ldr	r0, [r3, #0]
 80027c8:	2800      	cmp	r0, #0
 80027ca:	d004      	beq.n	80027d6 <findslot+0x16>
 80027cc:	6a03      	ldr	r3, [r0, #32]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <findslot+0x16>
 80027d2:	f000 faf3 	bl	8002dbc <__sinit>
 80027d6:	2000      	movs	r0, #0
 80027d8:	2c13      	cmp	r4, #19
 80027da:	d805      	bhi.n	80027e8 <findslot+0x28>
 80027dc:	4b04      	ldr	r3, [pc, #16]	; (80027f0 <findslot+0x30>)
 80027de:	00e4      	lsls	r4, r4, #3
 80027e0:	58e2      	ldr	r2, [r4, r3]
 80027e2:	3201      	adds	r2, #1
 80027e4:	d000      	beq.n	80027e8 <findslot+0x28>
 80027e6:	18e0      	adds	r0, r4, r3
 80027e8:	bd10      	pop	{r4, pc}
 80027ea:	46c0      	nop			; (mov r8, r8)
 80027ec:	20000070 	.word	0x20000070
 80027f0:	200000e0 	.word	0x200000e0

080027f4 <error>:
 80027f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027f6:	0004      	movs	r4, r0
 80027f8:	f000 fbb6 	bl	8002f68 <__errno>
 80027fc:	2613      	movs	r6, #19
 80027fe:	0005      	movs	r5, r0
 8002800:	2700      	movs	r7, #0
 8002802:	1c30      	adds	r0, r6, #0
 8002804:	1c39      	adds	r1, r7, #0
 8002806:	beab      	bkpt	0x00ab
 8002808:	1c06      	adds	r6, r0, #0
 800280a:	602e      	str	r6, [r5, #0]
 800280c:	0020      	movs	r0, r4
 800280e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002810 <checkerror>:
 8002810:	b510      	push	{r4, lr}
 8002812:	1c43      	adds	r3, r0, #1
 8002814:	d101      	bne.n	800281a <checkerror+0xa>
 8002816:	f7ff ffed 	bl	80027f4 <error>
 800281a:	bd10      	pop	{r4, pc}

0800281c <_swiread>:
 800281c:	b530      	push	{r4, r5, lr}
 800281e:	b085      	sub	sp, #20
 8002820:	ad01      	add	r5, sp, #4
 8002822:	9001      	str	r0, [sp, #4]
 8002824:	9102      	str	r1, [sp, #8]
 8002826:	9203      	str	r2, [sp, #12]
 8002828:	2406      	movs	r4, #6
 800282a:	1c20      	adds	r0, r4, #0
 800282c:	1c29      	adds	r1, r5, #0
 800282e:	beab      	bkpt	0x00ab
 8002830:	1c04      	adds	r4, r0, #0
 8002832:	0020      	movs	r0, r4
 8002834:	f7ff ffec 	bl	8002810 <checkerror>
 8002838:	b005      	add	sp, #20
 800283a:	bd30      	pop	{r4, r5, pc}

0800283c <_read>:
 800283c:	b570      	push	{r4, r5, r6, lr}
 800283e:	000e      	movs	r6, r1
 8002840:	0015      	movs	r5, r2
 8002842:	f7ff ffbd 	bl	80027c0 <findslot>
 8002846:	1e04      	subs	r4, r0, #0
 8002848:	d106      	bne.n	8002858 <_read+0x1c>
 800284a:	f000 fb8d 	bl	8002f68 <__errno>
 800284e:	2309      	movs	r3, #9
 8002850:	6003      	str	r3, [r0, #0]
 8002852:	2001      	movs	r0, #1
 8002854:	4240      	negs	r0, r0
 8002856:	bd70      	pop	{r4, r5, r6, pc}
 8002858:	002a      	movs	r2, r5
 800285a:	0031      	movs	r1, r6
 800285c:	6800      	ldr	r0, [r0, #0]
 800285e:	f7ff ffdd 	bl	800281c <_swiread>
 8002862:	1c43      	adds	r3, r0, #1
 8002864:	d0f7      	beq.n	8002856 <_read+0x1a>
 8002866:	6863      	ldr	r3, [r4, #4]
 8002868:	1a28      	subs	r0, r5, r0
 800286a:	181b      	adds	r3, r3, r0
 800286c:	6063      	str	r3, [r4, #4]
 800286e:	e7f2      	b.n	8002856 <_read+0x1a>

08002870 <_swilseek>:
 8002870:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002872:	000c      	movs	r4, r1
 8002874:	0016      	movs	r6, r2
 8002876:	f7ff ffa3 	bl	80027c0 <findslot>
 800287a:	1e05      	subs	r5, r0, #0
 800287c:	d107      	bne.n	800288e <_swilseek+0x1e>
 800287e:	f000 fb73 	bl	8002f68 <__errno>
 8002882:	2309      	movs	r3, #9
 8002884:	6003      	str	r3, [r0, #0]
 8002886:	2401      	movs	r4, #1
 8002888:	4264      	negs	r4, r4
 800288a:	0020      	movs	r0, r4
 800288c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800288e:	2e02      	cmp	r6, #2
 8002890:	d903      	bls.n	800289a <_swilseek+0x2a>
 8002892:	f000 fb69 	bl	8002f68 <__errno>
 8002896:	2316      	movs	r3, #22
 8002898:	e7f4      	b.n	8002884 <_swilseek+0x14>
 800289a:	2e01      	cmp	r6, #1
 800289c:	d112      	bne.n	80028c4 <_swilseek+0x54>
 800289e:	6843      	ldr	r3, [r0, #4]
 80028a0:	18e4      	adds	r4, r4, r3
 80028a2:	d4f6      	bmi.n	8002892 <_swilseek+0x22>
 80028a4:	466f      	mov	r7, sp
 80028a6:	682b      	ldr	r3, [r5, #0]
 80028a8:	260a      	movs	r6, #10
 80028aa:	9300      	str	r3, [sp, #0]
 80028ac:	607c      	str	r4, [r7, #4]
 80028ae:	1c30      	adds	r0, r6, #0
 80028b0:	1c39      	adds	r1, r7, #0
 80028b2:	beab      	bkpt	0x00ab
 80028b4:	1c06      	adds	r6, r0, #0
 80028b6:	0030      	movs	r0, r6
 80028b8:	f7ff ffaa 	bl	8002810 <checkerror>
 80028bc:	2800      	cmp	r0, #0
 80028be:	dbe2      	blt.n	8002886 <_swilseek+0x16>
 80028c0:	606c      	str	r4, [r5, #4]
 80028c2:	e7e2      	b.n	800288a <_swilseek+0x1a>
 80028c4:	6803      	ldr	r3, [r0, #0]
 80028c6:	2e02      	cmp	r6, #2
 80028c8:	d1ec      	bne.n	80028a4 <_swilseek+0x34>
 80028ca:	466f      	mov	r7, sp
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	360a      	adds	r6, #10
 80028d0:	1c30      	adds	r0, r6, #0
 80028d2:	1c39      	adds	r1, r7, #0
 80028d4:	beab      	bkpt	0x00ab
 80028d6:	1c06      	adds	r6, r0, #0
 80028d8:	0030      	movs	r0, r6
 80028da:	f7ff ff99 	bl	8002810 <checkerror>
 80028de:	1824      	adds	r4, r4, r0
 80028e0:	3001      	adds	r0, #1
 80028e2:	d1df      	bne.n	80028a4 <_swilseek+0x34>
 80028e4:	e7cf      	b.n	8002886 <_swilseek+0x16>

080028e6 <_lseek>:
 80028e6:	b510      	push	{r4, lr}
 80028e8:	f7ff ffc2 	bl	8002870 <_swilseek>
 80028ec:	bd10      	pop	{r4, pc}

080028ee <_swiwrite>:
 80028ee:	b530      	push	{r4, r5, lr}
 80028f0:	b085      	sub	sp, #20
 80028f2:	ad01      	add	r5, sp, #4
 80028f4:	9001      	str	r0, [sp, #4]
 80028f6:	9102      	str	r1, [sp, #8]
 80028f8:	9203      	str	r2, [sp, #12]
 80028fa:	2405      	movs	r4, #5
 80028fc:	1c20      	adds	r0, r4, #0
 80028fe:	1c29      	adds	r1, r5, #0
 8002900:	beab      	bkpt	0x00ab
 8002902:	1c04      	adds	r4, r0, #0
 8002904:	0020      	movs	r0, r4
 8002906:	f7ff ff83 	bl	8002810 <checkerror>
 800290a:	b005      	add	sp, #20
 800290c:	bd30      	pop	{r4, r5, pc}

0800290e <_write>:
 800290e:	b570      	push	{r4, r5, r6, lr}
 8002910:	000e      	movs	r6, r1
 8002912:	0015      	movs	r5, r2
 8002914:	f7ff ff54 	bl	80027c0 <findslot>
 8002918:	1e04      	subs	r4, r0, #0
 800291a:	d106      	bne.n	800292a <_write+0x1c>
 800291c:	f000 fb24 	bl	8002f68 <__errno>
 8002920:	2309      	movs	r3, #9
 8002922:	6003      	str	r3, [r0, #0]
 8002924:	2001      	movs	r0, #1
 8002926:	4240      	negs	r0, r0
 8002928:	e00f      	b.n	800294a <_write+0x3c>
 800292a:	002a      	movs	r2, r5
 800292c:	0031      	movs	r1, r6
 800292e:	6800      	ldr	r0, [r0, #0]
 8002930:	f7ff ffdd 	bl	80028ee <_swiwrite>
 8002934:	1e03      	subs	r3, r0, #0
 8002936:	dbf5      	blt.n	8002924 <_write+0x16>
 8002938:	6862      	ldr	r2, [r4, #4]
 800293a:	1a28      	subs	r0, r5, r0
 800293c:	1812      	adds	r2, r2, r0
 800293e:	6062      	str	r2, [r4, #4]
 8002940:	42ab      	cmp	r3, r5
 8002942:	d102      	bne.n	800294a <_write+0x3c>
 8002944:	2000      	movs	r0, #0
 8002946:	f7ff ff55 	bl	80027f4 <error>
 800294a:	bd70      	pop	{r4, r5, r6, pc}

0800294c <_swiclose>:
 800294c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800294e:	2402      	movs	r4, #2
 8002950:	9001      	str	r0, [sp, #4]
 8002952:	ad01      	add	r5, sp, #4
 8002954:	1c20      	adds	r0, r4, #0
 8002956:	1c29      	adds	r1, r5, #0
 8002958:	beab      	bkpt	0x00ab
 800295a:	1c04      	adds	r4, r0, #0
 800295c:	0020      	movs	r0, r4
 800295e:	f7ff ff57 	bl	8002810 <checkerror>
 8002962:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08002964 <_close>:
 8002964:	b570      	push	{r4, r5, r6, lr}
 8002966:	0005      	movs	r5, r0
 8002968:	f7ff ff2a 	bl	80027c0 <findslot>
 800296c:	1e04      	subs	r4, r0, #0
 800296e:	d106      	bne.n	800297e <_close+0x1a>
 8002970:	f000 fafa 	bl	8002f68 <__errno>
 8002974:	2309      	movs	r3, #9
 8002976:	6003      	str	r3, [r0, #0]
 8002978:	2001      	movs	r0, #1
 800297a:	4240      	negs	r0, r0
 800297c:	bd70      	pop	{r4, r5, r6, pc}
 800297e:	3d01      	subs	r5, #1
 8002980:	2d01      	cmp	r5, #1
 8002982:	d809      	bhi.n	8002998 <_close+0x34>
 8002984:	4b09      	ldr	r3, [pc, #36]	; (80029ac <_close+0x48>)
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	429a      	cmp	r2, r3
 800298c:	d104      	bne.n	8002998 <_close+0x34>
 800298e:	2301      	movs	r3, #1
 8002990:	425b      	negs	r3, r3
 8002992:	6003      	str	r3, [r0, #0]
 8002994:	2000      	movs	r0, #0
 8002996:	e7f1      	b.n	800297c <_close+0x18>
 8002998:	6820      	ldr	r0, [r4, #0]
 800299a:	f7ff ffd7 	bl	800294c <_swiclose>
 800299e:	2800      	cmp	r0, #0
 80029a0:	d1ec      	bne.n	800297c <_close+0x18>
 80029a2:	2301      	movs	r3, #1
 80029a4:	425b      	negs	r3, r3
 80029a6:	6023      	str	r3, [r4, #0]
 80029a8:	e7e8      	b.n	800297c <_close+0x18>
 80029aa:	46c0      	nop			; (mov r8, r8)
 80029ac:	200000e0 	.word	0x200000e0

080029b0 <_swistat>:
 80029b0:	b570      	push	{r4, r5, r6, lr}
 80029b2:	000c      	movs	r4, r1
 80029b4:	f7ff ff04 	bl	80027c0 <findslot>
 80029b8:	1e05      	subs	r5, r0, #0
 80029ba:	d106      	bne.n	80029ca <_swistat+0x1a>
 80029bc:	f000 fad4 	bl	8002f68 <__errno>
 80029c0:	2309      	movs	r3, #9
 80029c2:	6003      	str	r3, [r0, #0]
 80029c4:	2001      	movs	r0, #1
 80029c6:	4240      	negs	r0, r0
 80029c8:	bd70      	pop	{r4, r5, r6, pc}
 80029ca:	2380      	movs	r3, #128	; 0x80
 80029cc:	6862      	ldr	r2, [r4, #4]
 80029ce:	019b      	lsls	r3, r3, #6
 80029d0:	4313      	orrs	r3, r2
 80029d2:	6063      	str	r3, [r4, #4]
 80029d4:	2380      	movs	r3, #128	; 0x80
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	260c      	movs	r6, #12
 80029da:	64a3      	str	r3, [r4, #72]	; 0x48
 80029dc:	1c30      	adds	r0, r6, #0
 80029de:	1c29      	adds	r1, r5, #0
 80029e0:	beab      	bkpt	0x00ab
 80029e2:	1c05      	adds	r5, r0, #0
 80029e4:	0028      	movs	r0, r5
 80029e6:	f7ff ff13 	bl	8002810 <checkerror>
 80029ea:	1c43      	adds	r3, r0, #1
 80029ec:	d0ec      	beq.n	80029c8 <_swistat+0x18>
 80029ee:	6120      	str	r0, [r4, #16]
 80029f0:	2000      	movs	r0, #0
 80029f2:	e7e9      	b.n	80029c8 <_swistat+0x18>

080029f4 <_stat>:
 80029f4:	b570      	push	{r4, r5, r6, lr}
 80029f6:	000d      	movs	r5, r1
 80029f8:	0004      	movs	r4, r0
 80029fa:	2258      	movs	r2, #88	; 0x58
 80029fc:	2100      	movs	r1, #0
 80029fe:	0028      	movs	r0, r5
 8002a00:	f000 fa5c 	bl	8002ebc <memset>
 8002a04:	0020      	movs	r0, r4
 8002a06:	2100      	movs	r1, #0
 8002a08:	f000 f812 	bl	8002a30 <_swiopen>
 8002a0c:	0004      	movs	r4, r0
 8002a0e:	1c43      	adds	r3, r0, #1
 8002a10:	d00c      	beq.n	8002a2c <_stat+0x38>
 8002a12:	2381      	movs	r3, #129	; 0x81
 8002a14:	686a      	ldr	r2, [r5, #4]
 8002a16:	021b      	lsls	r3, r3, #8
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	0029      	movs	r1, r5
 8002a1c:	606b      	str	r3, [r5, #4]
 8002a1e:	f7ff ffc7 	bl	80029b0 <_swistat>
 8002a22:	0005      	movs	r5, r0
 8002a24:	0020      	movs	r0, r4
 8002a26:	f7ff ff9d 	bl	8002964 <_close>
 8002a2a:	002c      	movs	r4, r5
 8002a2c:	0020      	movs	r0, r4
 8002a2e:	bd70      	pop	{r4, r5, r6, pc}

08002a30 <_swiopen>:
 8002a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a32:	000d      	movs	r5, r1
 8002a34:	2600      	movs	r6, #0
 8002a36:	4b2b      	ldr	r3, [pc, #172]	; (8002ae4 <_swiopen+0xb4>)
 8002a38:	b09b      	sub	sp, #108	; 0x6c
 8002a3a:	9001      	str	r0, [sp, #4]
 8002a3c:	9302      	str	r3, [sp, #8]
 8002a3e:	00f3      	lsls	r3, r6, #3
 8002a40:	9303      	str	r3, [sp, #12]
 8002a42:	9b02      	ldr	r3, [sp, #8]
 8002a44:	00f2      	lsls	r2, r6, #3
 8002a46:	589c      	ldr	r4, [r3, r2]
 8002a48:	1c63      	adds	r3, r4, #1
 8002a4a:	d036      	beq.n	8002aba <_swiopen+0x8a>
 8002a4c:	3601      	adds	r6, #1
 8002a4e:	2e14      	cmp	r6, #20
 8002a50:	d1f5      	bne.n	8002a3e <_swiopen+0xe>
 8002a52:	f000 fa89 	bl	8002f68 <__errno>
 8002a56:	2401      	movs	r4, #1
 8002a58:	2318      	movs	r3, #24
 8002a5a:	4264      	negs	r4, r4
 8002a5c:	6003      	str	r3, [r0, #0]
 8002a5e:	e03d      	b.n	8002adc <_swiopen+0xac>
 8002a60:	2302      	movs	r3, #2
 8002a62:	03ec      	lsls	r4, r5, #15
 8002a64:	0fe4      	lsrs	r4, r4, #31
 8002a66:	421d      	tst	r5, r3
 8002a68:	d000      	beq.n	8002a6c <_swiopen+0x3c>
 8002a6a:	431c      	orrs	r4, r3
 8002a6c:	4b1e      	ldr	r3, [pc, #120]	; (8002ae8 <_swiopen+0xb8>)
 8002a6e:	421d      	tst	r5, r3
 8002a70:	d001      	beq.n	8002a76 <_swiopen+0x46>
 8002a72:	2304      	movs	r3, #4
 8002a74:	431c      	orrs	r4, r3
 8002a76:	2308      	movs	r3, #8
 8002a78:	421d      	tst	r5, r3
 8002a7a:	d002      	beq.n	8002a82 <_swiopen+0x52>
 8002a7c:	2204      	movs	r2, #4
 8002a7e:	4394      	bics	r4, r2
 8002a80:	431c      	orrs	r4, r3
 8002a82:	9b01      	ldr	r3, [sp, #4]
 8002a84:	0018      	movs	r0, r3
 8002a86:	9304      	str	r3, [sp, #16]
 8002a88:	f7fd fb3e 	bl	8000108 <strlen>
 8002a8c:	607c      	str	r4, [r7, #4]
 8002a8e:	60b8      	str	r0, [r7, #8]
 8002a90:	2401      	movs	r4, #1
 8002a92:	1c20      	adds	r0, r4, #0
 8002a94:	1c39      	adds	r1, r7, #0
 8002a96:	beab      	bkpt	0x00ab
 8002a98:	1c04      	adds	r4, r0, #0
 8002a9a:	2c00      	cmp	r4, #0
 8002a9c:	db08      	blt.n	8002ab0 <_swiopen+0x80>
 8002a9e:	00f2      	lsls	r2, r6, #3
 8002aa0:	9b02      	ldr	r3, [sp, #8]
 8002aa2:	4694      	mov	ip, r2
 8002aa4:	509c      	str	r4, [r3, r2]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	4463      	add	r3, ip
 8002aaa:	0034      	movs	r4, r6
 8002aac:	605a      	str	r2, [r3, #4]
 8002aae:	e015      	b.n	8002adc <_swiopen+0xac>
 8002ab0:	0020      	movs	r0, r4
 8002ab2:	f7ff fe9f 	bl	80027f4 <error>
 8002ab6:	0004      	movs	r4, r0
 8002ab8:	e010      	b.n	8002adc <_swiopen+0xac>
 8002aba:	23a0      	movs	r3, #160	; 0xa0
 8002abc:	002a      	movs	r2, r5
 8002abe:	011b      	lsls	r3, r3, #4
 8002ac0:	401a      	ands	r2, r3
 8002ac2:	af04      	add	r7, sp, #16
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d1cb      	bne.n	8002a60 <_swiopen+0x30>
 8002ac8:	0039      	movs	r1, r7
 8002aca:	9801      	ldr	r0, [sp, #4]
 8002acc:	f7ff ff92 	bl	80029f4 <_stat>
 8002ad0:	3001      	adds	r0, #1
 8002ad2:	d0c5      	beq.n	8002a60 <_swiopen+0x30>
 8002ad4:	f000 fa48 	bl	8002f68 <__errno>
 8002ad8:	2311      	movs	r3, #17
 8002ada:	6003      	str	r3, [r0, #0]
 8002adc:	0020      	movs	r0, r4
 8002ade:	b01b      	add	sp, #108	; 0x6c
 8002ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	200000e0 	.word	0x200000e0
 8002ae8:	00000601 	.word	0x00000601

08002aec <_get_semihosting_exts>:
 8002aec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aee:	b085      	sub	sp, #20
 8002af0:	9000      	str	r0, [sp, #0]
 8002af2:	9101      	str	r1, [sp, #4]
 8002af4:	4827      	ldr	r0, [pc, #156]	; (8002b94 <_get_semihosting_exts+0xa8>)
 8002af6:	2100      	movs	r1, #0
 8002af8:	0015      	movs	r5, r2
 8002afa:	f7ff ff99 	bl	8002a30 <_swiopen>
 8002afe:	0004      	movs	r4, r0
 8002b00:	002a      	movs	r2, r5
 8002b02:	2100      	movs	r1, #0
 8002b04:	9800      	ldr	r0, [sp, #0]
 8002b06:	f000 f9d9 	bl	8002ebc <memset>
 8002b0a:	1c63      	adds	r3, r4, #1
 8002b0c:	d015      	beq.n	8002b3a <_get_semihosting_exts+0x4e>
 8002b0e:	0020      	movs	r0, r4
 8002b10:	f7ff fe56 	bl	80027c0 <findslot>
 8002b14:	260c      	movs	r6, #12
 8002b16:	0007      	movs	r7, r0
 8002b18:	1c30      	adds	r0, r6, #0
 8002b1a:	1c39      	adds	r1, r7, #0
 8002b1c:	beab      	bkpt	0x00ab
 8002b1e:	1c06      	adds	r6, r0, #0
 8002b20:	0030      	movs	r0, r6
 8002b22:	f7ff fe75 	bl	8002810 <checkerror>
 8002b26:	2803      	cmp	r0, #3
 8002b28:	dd02      	ble.n	8002b30 <_get_semihosting_exts+0x44>
 8002b2a:	3803      	subs	r0, #3
 8002b2c:	42a8      	cmp	r0, r5
 8002b2e:	dc07      	bgt.n	8002b40 <_get_semihosting_exts+0x54>
 8002b30:	0020      	movs	r0, r4
 8002b32:	2401      	movs	r4, #1
 8002b34:	f7ff ff16 	bl	8002964 <_close>
 8002b38:	4264      	negs	r4, r4
 8002b3a:	0020      	movs	r0, r4
 8002b3c:	b005      	add	sp, #20
 8002b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b40:	ae03      	add	r6, sp, #12
 8002b42:	2204      	movs	r2, #4
 8002b44:	0031      	movs	r1, r6
 8002b46:	0020      	movs	r0, r4
 8002b48:	f7ff fe78 	bl	800283c <_read>
 8002b4c:	2803      	cmp	r0, #3
 8002b4e:	ddef      	ble.n	8002b30 <_get_semihosting_exts+0x44>
 8002b50:	7833      	ldrb	r3, [r6, #0]
 8002b52:	2b53      	cmp	r3, #83	; 0x53
 8002b54:	d1ec      	bne.n	8002b30 <_get_semihosting_exts+0x44>
 8002b56:	7873      	ldrb	r3, [r6, #1]
 8002b58:	2b48      	cmp	r3, #72	; 0x48
 8002b5a:	d1e9      	bne.n	8002b30 <_get_semihosting_exts+0x44>
 8002b5c:	78b3      	ldrb	r3, [r6, #2]
 8002b5e:	2b46      	cmp	r3, #70	; 0x46
 8002b60:	d1e6      	bne.n	8002b30 <_get_semihosting_exts+0x44>
 8002b62:	78f3      	ldrb	r3, [r6, #3]
 8002b64:	2b42      	cmp	r3, #66	; 0x42
 8002b66:	d1e3      	bne.n	8002b30 <_get_semihosting_exts+0x44>
 8002b68:	2201      	movs	r2, #1
 8002b6a:	0020      	movs	r0, r4
 8002b6c:	9901      	ldr	r1, [sp, #4]
 8002b6e:	f7ff fe7f 	bl	8002870 <_swilseek>
 8002b72:	2800      	cmp	r0, #0
 8002b74:	dbdc      	blt.n	8002b30 <_get_semihosting_exts+0x44>
 8002b76:	002a      	movs	r2, r5
 8002b78:	9900      	ldr	r1, [sp, #0]
 8002b7a:	0020      	movs	r0, r4
 8002b7c:	f7ff fe5e 	bl	800283c <_read>
 8002b80:	0005      	movs	r5, r0
 8002b82:	0020      	movs	r0, r4
 8002b84:	f7ff feee 	bl	8002964 <_close>
 8002b88:	0028      	movs	r0, r5
 8002b8a:	f7ff fe41 	bl	8002810 <checkerror>
 8002b8e:	0004      	movs	r4, r0
 8002b90:	e7d3      	b.n	8002b3a <_get_semihosting_exts+0x4e>
 8002b92:	46c0      	nop			; (mov r8, r8)
 8002b94:	08003390 	.word	0x08003390

08002b98 <initialise_semihosting_exts>:
 8002b98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b9a:	2401      	movs	r4, #1
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	4e09      	ldr	r6, [pc, #36]	; (8002bc4 <initialise_semihosting_exts+0x2c>)
 8002ba0:	4d09      	ldr	r5, [pc, #36]	; (8002bc8 <initialise_semihosting_exts+0x30>)
 8002ba2:	af01      	add	r7, sp, #4
 8002ba4:	0022      	movs	r2, r4
 8002ba6:	0038      	movs	r0, r7
 8002ba8:	6031      	str	r1, [r6, #0]
 8002baa:	602c      	str	r4, [r5, #0]
 8002bac:	f7ff ff9e 	bl	8002aec <_get_semihosting_exts>
 8002bb0:	2800      	cmp	r0, #0
 8002bb2:	dd05      	ble.n	8002bc0 <initialise_semihosting_exts+0x28>
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	783b      	ldrb	r3, [r7, #0]
 8002bb8:	401c      	ands	r4, r3
 8002bba:	4013      	ands	r3, r2
 8002bbc:	6034      	str	r4, [r6, #0]
 8002bbe:	602b      	str	r3, [r5, #0]
 8002bc0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002bc2:	46c0      	nop			; (mov r8, r8)
 8002bc4:	20000010 	.word	0x20000010
 8002bc8:	20000014 	.word	0x20000014

08002bcc <_has_ext_stdout_stderr>:
 8002bcc:	b510      	push	{r4, lr}
 8002bce:	4c04      	ldr	r4, [pc, #16]	; (8002be0 <_has_ext_stdout_stderr+0x14>)
 8002bd0:	6823      	ldr	r3, [r4, #0]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	da01      	bge.n	8002bda <_has_ext_stdout_stderr+0xe>
 8002bd6:	f7ff ffdf 	bl	8002b98 <initialise_semihosting_exts>
 8002bda:	6820      	ldr	r0, [r4, #0]
 8002bdc:	bd10      	pop	{r4, pc}
 8002bde:	46c0      	nop			; (mov r8, r8)
 8002be0:	20000014 	.word	0x20000014

08002be4 <initialise_monitor_handles>:
 8002be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002be6:	4b28      	ldr	r3, [pc, #160]	; (8002c88 <initialise_monitor_handles+0xa4>)
 8002be8:	b087      	sub	sp, #28
 8002bea:	9303      	str	r3, [sp, #12]
 8002bec:	2500      	movs	r5, #0
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	ac03      	add	r4, sp, #12
 8002bf4:	60a3      	str	r3, [r4, #8]
 8002bf6:	2601      	movs	r6, #1
 8002bf8:	6065      	str	r5, [r4, #4]
 8002bfa:	1c30      	adds	r0, r6, #0
 8002bfc:	1c21      	adds	r1, r4, #0
 8002bfe:	beab      	bkpt	0x00ab
 8002c00:	1c06      	adds	r6, r0, #0
 8002c02:	2101      	movs	r1, #1
 8002c04:	4b21      	ldr	r3, [pc, #132]	; (8002c8c <initialise_monitor_handles+0xa8>)
 8002c06:	4249      	negs	r1, r1
 8002c08:	9301      	str	r3, [sp, #4]
 8002c0a:	601e      	str	r6, [r3, #0]
 8002c0c:	002b      	movs	r3, r5
 8002c0e:	4d20      	ldr	r5, [pc, #128]	; (8002c90 <initialise_monitor_handles+0xac>)
 8002c10:	00da      	lsls	r2, r3, #3
 8002c12:	3301      	adds	r3, #1
 8002c14:	50a9      	str	r1, [r5, r2]
 8002c16:	2b14      	cmp	r3, #20
 8002c18:	d1fa      	bne.n	8002c10 <initialise_monitor_handles+0x2c>
 8002c1a:	f7ff ffd7 	bl	8002bcc <_has_ext_stdout_stderr>
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	d018      	beq.n	8002c54 <initialise_monitor_handles+0x70>
 8002c22:	9b00      	ldr	r3, [sp, #0]
 8002c24:	2601      	movs	r6, #1
 8002c26:	9303      	str	r3, [sp, #12]
 8002c28:	2303      	movs	r3, #3
 8002c2a:	60a3      	str	r3, [r4, #8]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	6063      	str	r3, [r4, #4]
 8002c30:	1c30      	adds	r0, r6, #0
 8002c32:	1c21      	adds	r1, r4, #0
 8002c34:	beab      	bkpt	0x00ab
 8002c36:	1c07      	adds	r7, r0, #0
 8002c38:	4b16      	ldr	r3, [pc, #88]	; (8002c94 <initialise_monitor_handles+0xb0>)
 8002c3a:	9a00      	ldr	r2, [sp, #0]
 8002c3c:	601f      	str	r7, [r3, #0]
 8002c3e:	2303      	movs	r3, #3
 8002c40:	9203      	str	r2, [sp, #12]
 8002c42:	60a3      	str	r3, [r4, #8]
 8002c44:	3305      	adds	r3, #5
 8002c46:	6063      	str	r3, [r4, #4]
 8002c48:	1c30      	adds	r0, r6, #0
 8002c4a:	1c21      	adds	r1, r4, #0
 8002c4c:	beab      	bkpt	0x00ab
 8002c4e:	1c06      	adds	r6, r0, #0
 8002c50:	4b11      	ldr	r3, [pc, #68]	; (8002c98 <initialise_monitor_handles+0xb4>)
 8002c52:	601e      	str	r6, [r3, #0]
 8002c54:	4e10      	ldr	r6, [pc, #64]	; (8002c98 <initialise_monitor_handles+0xb4>)
 8002c56:	6833      	ldr	r3, [r6, #0]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	d102      	bne.n	8002c62 <initialise_monitor_handles+0x7e>
 8002c5c:	4b0d      	ldr	r3, [pc, #52]	; (8002c94 <initialise_monitor_handles+0xb0>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6033      	str	r3, [r6, #0]
 8002c62:	2400      	movs	r4, #0
 8002c64:	9b01      	ldr	r3, [sp, #4]
 8002c66:	606c      	str	r4, [r5, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	602b      	str	r3, [r5, #0]
 8002c6c:	f7ff ffae 	bl	8002bcc <_has_ext_stdout_stderr>
 8002c70:	42a0      	cmp	r0, r4
 8002c72:	d006      	beq.n	8002c82 <initialise_monitor_handles+0x9e>
 8002c74:	4b07      	ldr	r3, [pc, #28]	; (8002c94 <initialise_monitor_handles+0xb0>)
 8002c76:	60ec      	str	r4, [r5, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	616c      	str	r4, [r5, #20]
 8002c7c:	60ab      	str	r3, [r5, #8]
 8002c7e:	6833      	ldr	r3, [r6, #0]
 8002c80:	612b      	str	r3, [r5, #16]
 8002c82:	b007      	add	sp, #28
 8002c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	080033a6 	.word	0x080033a6
 8002c8c:	200000d8 	.word	0x200000d8
 8002c90:	200000e0 	.word	0x200000e0
 8002c94:	200000dc 	.word	0x200000dc
 8002c98:	200000d4 	.word	0x200000d4

08002c9c <std>:
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	b510      	push	{r4, lr}
 8002ca0:	0004      	movs	r4, r0
 8002ca2:	6003      	str	r3, [r0, #0]
 8002ca4:	6043      	str	r3, [r0, #4]
 8002ca6:	6083      	str	r3, [r0, #8]
 8002ca8:	8181      	strh	r1, [r0, #12]
 8002caa:	6643      	str	r3, [r0, #100]	; 0x64
 8002cac:	81c2      	strh	r2, [r0, #14]
 8002cae:	6103      	str	r3, [r0, #16]
 8002cb0:	6143      	str	r3, [r0, #20]
 8002cb2:	6183      	str	r3, [r0, #24]
 8002cb4:	0019      	movs	r1, r3
 8002cb6:	2208      	movs	r2, #8
 8002cb8:	305c      	adds	r0, #92	; 0x5c
 8002cba:	f000 f8ff 	bl	8002ebc <memset>
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <std+0x50>)
 8002cc0:	6224      	str	r4, [r4, #32]
 8002cc2:	6263      	str	r3, [r4, #36]	; 0x24
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <std+0x54>)
 8002cc6:	62a3      	str	r3, [r4, #40]	; 0x28
 8002cc8:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <std+0x58>)
 8002cca:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002ccc:	4b0a      	ldr	r3, [pc, #40]	; (8002cf8 <std+0x5c>)
 8002cce:	6323      	str	r3, [r4, #48]	; 0x30
 8002cd0:	4b0a      	ldr	r3, [pc, #40]	; (8002cfc <std+0x60>)
 8002cd2:	429c      	cmp	r4, r3
 8002cd4:	d005      	beq.n	8002ce2 <std+0x46>
 8002cd6:	4b0a      	ldr	r3, [pc, #40]	; (8002d00 <std+0x64>)
 8002cd8:	429c      	cmp	r4, r3
 8002cda:	d002      	beq.n	8002ce2 <std+0x46>
 8002cdc:	4b09      	ldr	r3, [pc, #36]	; (8002d04 <std+0x68>)
 8002cde:	429c      	cmp	r4, r3
 8002ce0:	d103      	bne.n	8002cea <std+0x4e>
 8002ce2:	0020      	movs	r0, r4
 8002ce4:	3058      	adds	r0, #88	; 0x58
 8002ce6:	f000 f969 	bl	8002fbc <__retarget_lock_init_recursive>
 8002cea:	bd10      	pop	{r4, pc}
 8002cec:	08002e25 	.word	0x08002e25
 8002cf0:	08002e4d 	.word	0x08002e4d
 8002cf4:	08002e85 	.word	0x08002e85
 8002cf8:	08002eb1 	.word	0x08002eb1
 8002cfc:	20000180 	.word	0x20000180
 8002d00:	200001e8 	.word	0x200001e8
 8002d04:	20000250 	.word	0x20000250

08002d08 <stdio_exit_handler>:
 8002d08:	b510      	push	{r4, lr}
 8002d0a:	4a03      	ldr	r2, [pc, #12]	; (8002d18 <stdio_exit_handler+0x10>)
 8002d0c:	4903      	ldr	r1, [pc, #12]	; (8002d1c <stdio_exit_handler+0x14>)
 8002d0e:	4804      	ldr	r0, [pc, #16]	; (8002d20 <stdio_exit_handler+0x18>)
 8002d10:	f000 f86c 	bl	8002dec <_fwalk_sglue>
 8002d14:	bd10      	pop	{r4, pc}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	20000018 	.word	0x20000018
 8002d1c:	0800318d 	.word	0x0800318d
 8002d20:	20000024 	.word	0x20000024

08002d24 <cleanup_stdio>:
 8002d24:	6841      	ldr	r1, [r0, #4]
 8002d26:	4b0b      	ldr	r3, [pc, #44]	; (8002d54 <cleanup_stdio+0x30>)
 8002d28:	b510      	push	{r4, lr}
 8002d2a:	0004      	movs	r4, r0
 8002d2c:	4299      	cmp	r1, r3
 8002d2e:	d001      	beq.n	8002d34 <cleanup_stdio+0x10>
 8002d30:	f000 fa2c 	bl	800318c <_fflush_r>
 8002d34:	68a1      	ldr	r1, [r4, #8]
 8002d36:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <cleanup_stdio+0x34>)
 8002d38:	4299      	cmp	r1, r3
 8002d3a:	d002      	beq.n	8002d42 <cleanup_stdio+0x1e>
 8002d3c:	0020      	movs	r0, r4
 8002d3e:	f000 fa25 	bl	800318c <_fflush_r>
 8002d42:	68e1      	ldr	r1, [r4, #12]
 8002d44:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <cleanup_stdio+0x38>)
 8002d46:	4299      	cmp	r1, r3
 8002d48:	d002      	beq.n	8002d50 <cleanup_stdio+0x2c>
 8002d4a:	0020      	movs	r0, r4
 8002d4c:	f000 fa1e 	bl	800318c <_fflush_r>
 8002d50:	bd10      	pop	{r4, pc}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	20000180 	.word	0x20000180
 8002d58:	200001e8 	.word	0x200001e8
 8002d5c:	20000250 	.word	0x20000250

08002d60 <global_stdio_init.part.0>:
 8002d60:	b510      	push	{r4, lr}
 8002d62:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <global_stdio_init.part.0+0x28>)
 8002d64:	4a09      	ldr	r2, [pc, #36]	; (8002d8c <global_stdio_init.part.0+0x2c>)
 8002d66:	2104      	movs	r1, #4
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	4809      	ldr	r0, [pc, #36]	; (8002d90 <global_stdio_init.part.0+0x30>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f7ff ff95 	bl	8002c9c <std>
 8002d72:	2201      	movs	r2, #1
 8002d74:	2109      	movs	r1, #9
 8002d76:	4807      	ldr	r0, [pc, #28]	; (8002d94 <global_stdio_init.part.0+0x34>)
 8002d78:	f7ff ff90 	bl	8002c9c <std>
 8002d7c:	2202      	movs	r2, #2
 8002d7e:	2112      	movs	r1, #18
 8002d80:	4805      	ldr	r0, [pc, #20]	; (8002d98 <global_stdio_init.part.0+0x38>)
 8002d82:	f7ff ff8b 	bl	8002c9c <std>
 8002d86:	bd10      	pop	{r4, pc}
 8002d88:	200002b8 	.word	0x200002b8
 8002d8c:	08002d09 	.word	0x08002d09
 8002d90:	20000180 	.word	0x20000180
 8002d94:	200001e8 	.word	0x200001e8
 8002d98:	20000250 	.word	0x20000250

08002d9c <__sfp_lock_acquire>:
 8002d9c:	b510      	push	{r4, lr}
 8002d9e:	4802      	ldr	r0, [pc, #8]	; (8002da8 <__sfp_lock_acquire+0xc>)
 8002da0:	f000 f90d 	bl	8002fbe <__retarget_lock_acquire_recursive>
 8002da4:	bd10      	pop	{r4, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	200002c1 	.word	0x200002c1

08002dac <__sfp_lock_release>:
 8002dac:	b510      	push	{r4, lr}
 8002dae:	4802      	ldr	r0, [pc, #8]	; (8002db8 <__sfp_lock_release+0xc>)
 8002db0:	f000 f906 	bl	8002fc0 <__retarget_lock_release_recursive>
 8002db4:	bd10      	pop	{r4, pc}
 8002db6:	46c0      	nop			; (mov r8, r8)
 8002db8:	200002c1 	.word	0x200002c1

08002dbc <__sinit>:
 8002dbc:	b510      	push	{r4, lr}
 8002dbe:	0004      	movs	r4, r0
 8002dc0:	f7ff ffec 	bl	8002d9c <__sfp_lock_acquire>
 8002dc4:	6a23      	ldr	r3, [r4, #32]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d002      	beq.n	8002dd0 <__sinit+0x14>
 8002dca:	f7ff ffef 	bl	8002dac <__sfp_lock_release>
 8002dce:	bd10      	pop	{r4, pc}
 8002dd0:	4b04      	ldr	r3, [pc, #16]	; (8002de4 <__sinit+0x28>)
 8002dd2:	6223      	str	r3, [r4, #32]
 8002dd4:	4b04      	ldr	r3, [pc, #16]	; (8002de8 <__sinit+0x2c>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1f6      	bne.n	8002dca <__sinit+0xe>
 8002ddc:	f7ff ffc0 	bl	8002d60 <global_stdio_init.part.0>
 8002de0:	e7f3      	b.n	8002dca <__sinit+0xe>
 8002de2:	46c0      	nop			; (mov r8, r8)
 8002de4:	08002d25 	.word	0x08002d25
 8002de8:	200002b8 	.word	0x200002b8

08002dec <_fwalk_sglue>:
 8002dec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002dee:	0014      	movs	r4, r2
 8002df0:	2600      	movs	r6, #0
 8002df2:	9000      	str	r0, [sp, #0]
 8002df4:	9101      	str	r1, [sp, #4]
 8002df6:	68a5      	ldr	r5, [r4, #8]
 8002df8:	6867      	ldr	r7, [r4, #4]
 8002dfa:	3f01      	subs	r7, #1
 8002dfc:	d504      	bpl.n	8002e08 <_fwalk_sglue+0x1c>
 8002dfe:	6824      	ldr	r4, [r4, #0]
 8002e00:	2c00      	cmp	r4, #0
 8002e02:	d1f8      	bne.n	8002df6 <_fwalk_sglue+0xa>
 8002e04:	0030      	movs	r0, r6
 8002e06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002e08:	89ab      	ldrh	r3, [r5, #12]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d908      	bls.n	8002e20 <_fwalk_sglue+0x34>
 8002e0e:	220e      	movs	r2, #14
 8002e10:	5eab      	ldrsh	r3, [r5, r2]
 8002e12:	3301      	adds	r3, #1
 8002e14:	d004      	beq.n	8002e20 <_fwalk_sglue+0x34>
 8002e16:	0029      	movs	r1, r5
 8002e18:	9800      	ldr	r0, [sp, #0]
 8002e1a:	9b01      	ldr	r3, [sp, #4]
 8002e1c:	4798      	blx	r3
 8002e1e:	4306      	orrs	r6, r0
 8002e20:	3568      	adds	r5, #104	; 0x68
 8002e22:	e7ea      	b.n	8002dfa <_fwalk_sglue+0xe>

08002e24 <__sread>:
 8002e24:	b570      	push	{r4, r5, r6, lr}
 8002e26:	000c      	movs	r4, r1
 8002e28:	250e      	movs	r5, #14
 8002e2a:	5f49      	ldrsh	r1, [r1, r5]
 8002e2c:	f000 f874 	bl	8002f18 <_read_r>
 8002e30:	2800      	cmp	r0, #0
 8002e32:	db03      	blt.n	8002e3c <__sread+0x18>
 8002e34:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e36:	181b      	adds	r3, r3, r0
 8002e38:	6563      	str	r3, [r4, #84]	; 0x54
 8002e3a:	bd70      	pop	{r4, r5, r6, pc}
 8002e3c:	89a3      	ldrh	r3, [r4, #12]
 8002e3e:	4a02      	ldr	r2, [pc, #8]	; (8002e48 <__sread+0x24>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	81a3      	strh	r3, [r4, #12]
 8002e44:	e7f9      	b.n	8002e3a <__sread+0x16>
 8002e46:	46c0      	nop			; (mov r8, r8)
 8002e48:	ffffefff 	.word	0xffffefff

08002e4c <__swrite>:
 8002e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e4e:	001f      	movs	r7, r3
 8002e50:	898b      	ldrh	r3, [r1, #12]
 8002e52:	0005      	movs	r5, r0
 8002e54:	000c      	movs	r4, r1
 8002e56:	0016      	movs	r6, r2
 8002e58:	05db      	lsls	r3, r3, #23
 8002e5a:	d505      	bpl.n	8002e68 <__swrite+0x1c>
 8002e5c:	230e      	movs	r3, #14
 8002e5e:	5ec9      	ldrsh	r1, [r1, r3]
 8002e60:	2200      	movs	r2, #0
 8002e62:	2302      	movs	r3, #2
 8002e64:	f000 f844 	bl	8002ef0 <_lseek_r>
 8002e68:	89a3      	ldrh	r3, [r4, #12]
 8002e6a:	4a05      	ldr	r2, [pc, #20]	; (8002e80 <__swrite+0x34>)
 8002e6c:	0028      	movs	r0, r5
 8002e6e:	4013      	ands	r3, r2
 8002e70:	81a3      	strh	r3, [r4, #12]
 8002e72:	0032      	movs	r2, r6
 8002e74:	230e      	movs	r3, #14
 8002e76:	5ee1      	ldrsh	r1, [r4, r3]
 8002e78:	003b      	movs	r3, r7
 8002e7a:	f000 f861 	bl	8002f40 <_write_r>
 8002e7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e80:	ffffefff 	.word	0xffffefff

08002e84 <__sseek>:
 8002e84:	b570      	push	{r4, r5, r6, lr}
 8002e86:	000c      	movs	r4, r1
 8002e88:	250e      	movs	r5, #14
 8002e8a:	5f49      	ldrsh	r1, [r1, r5]
 8002e8c:	f000 f830 	bl	8002ef0 <_lseek_r>
 8002e90:	89a3      	ldrh	r3, [r4, #12]
 8002e92:	1c42      	adds	r2, r0, #1
 8002e94:	d103      	bne.n	8002e9e <__sseek+0x1a>
 8002e96:	4a05      	ldr	r2, [pc, #20]	; (8002eac <__sseek+0x28>)
 8002e98:	4013      	ands	r3, r2
 8002e9a:	81a3      	strh	r3, [r4, #12]
 8002e9c:	bd70      	pop	{r4, r5, r6, pc}
 8002e9e:	2280      	movs	r2, #128	; 0x80
 8002ea0:	0152      	lsls	r2, r2, #5
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	81a3      	strh	r3, [r4, #12]
 8002ea6:	6560      	str	r0, [r4, #84]	; 0x54
 8002ea8:	e7f8      	b.n	8002e9c <__sseek+0x18>
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	ffffefff 	.word	0xffffefff

08002eb0 <__sclose>:
 8002eb0:	b510      	push	{r4, lr}
 8002eb2:	230e      	movs	r3, #14
 8002eb4:	5ec9      	ldrsh	r1, [r1, r3]
 8002eb6:	f000 f809 	bl	8002ecc <_close_r>
 8002eba:	bd10      	pop	{r4, pc}

08002ebc <memset>:
 8002ebc:	0003      	movs	r3, r0
 8002ebe:	1882      	adds	r2, r0, r2
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d100      	bne.n	8002ec6 <memset+0xa>
 8002ec4:	4770      	bx	lr
 8002ec6:	7019      	strb	r1, [r3, #0]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	e7f9      	b.n	8002ec0 <memset+0x4>

08002ecc <_close_r>:
 8002ecc:	2300      	movs	r3, #0
 8002ece:	b570      	push	{r4, r5, r6, lr}
 8002ed0:	4d06      	ldr	r5, [pc, #24]	; (8002eec <_close_r+0x20>)
 8002ed2:	0004      	movs	r4, r0
 8002ed4:	0008      	movs	r0, r1
 8002ed6:	602b      	str	r3, [r5, #0]
 8002ed8:	f7ff fd44 	bl	8002964 <_close>
 8002edc:	1c43      	adds	r3, r0, #1
 8002ede:	d103      	bne.n	8002ee8 <_close_r+0x1c>
 8002ee0:	682b      	ldr	r3, [r5, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d000      	beq.n	8002ee8 <_close_r+0x1c>
 8002ee6:	6023      	str	r3, [r4, #0]
 8002ee8:	bd70      	pop	{r4, r5, r6, pc}
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	200002bc 	.word	0x200002bc

08002ef0 <_lseek_r>:
 8002ef0:	b570      	push	{r4, r5, r6, lr}
 8002ef2:	0004      	movs	r4, r0
 8002ef4:	0008      	movs	r0, r1
 8002ef6:	0011      	movs	r1, r2
 8002ef8:	001a      	movs	r2, r3
 8002efa:	2300      	movs	r3, #0
 8002efc:	4d05      	ldr	r5, [pc, #20]	; (8002f14 <_lseek_r+0x24>)
 8002efe:	602b      	str	r3, [r5, #0]
 8002f00:	f7ff fcf1 	bl	80028e6 <_lseek>
 8002f04:	1c43      	adds	r3, r0, #1
 8002f06:	d103      	bne.n	8002f10 <_lseek_r+0x20>
 8002f08:	682b      	ldr	r3, [r5, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d000      	beq.n	8002f10 <_lseek_r+0x20>
 8002f0e:	6023      	str	r3, [r4, #0]
 8002f10:	bd70      	pop	{r4, r5, r6, pc}
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	200002bc 	.word	0x200002bc

08002f18 <_read_r>:
 8002f18:	b570      	push	{r4, r5, r6, lr}
 8002f1a:	0004      	movs	r4, r0
 8002f1c:	0008      	movs	r0, r1
 8002f1e:	0011      	movs	r1, r2
 8002f20:	001a      	movs	r2, r3
 8002f22:	2300      	movs	r3, #0
 8002f24:	4d05      	ldr	r5, [pc, #20]	; (8002f3c <_read_r+0x24>)
 8002f26:	602b      	str	r3, [r5, #0]
 8002f28:	f7ff fc88 	bl	800283c <_read>
 8002f2c:	1c43      	adds	r3, r0, #1
 8002f2e:	d103      	bne.n	8002f38 <_read_r+0x20>
 8002f30:	682b      	ldr	r3, [r5, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d000      	beq.n	8002f38 <_read_r+0x20>
 8002f36:	6023      	str	r3, [r4, #0]
 8002f38:	bd70      	pop	{r4, r5, r6, pc}
 8002f3a:	46c0      	nop			; (mov r8, r8)
 8002f3c:	200002bc 	.word	0x200002bc

08002f40 <_write_r>:
 8002f40:	b570      	push	{r4, r5, r6, lr}
 8002f42:	0004      	movs	r4, r0
 8002f44:	0008      	movs	r0, r1
 8002f46:	0011      	movs	r1, r2
 8002f48:	001a      	movs	r2, r3
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	4d05      	ldr	r5, [pc, #20]	; (8002f64 <_write_r+0x24>)
 8002f4e:	602b      	str	r3, [r5, #0]
 8002f50:	f7ff fcdd 	bl	800290e <_write>
 8002f54:	1c43      	adds	r3, r0, #1
 8002f56:	d103      	bne.n	8002f60 <_write_r+0x20>
 8002f58:	682b      	ldr	r3, [r5, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d000      	beq.n	8002f60 <_write_r+0x20>
 8002f5e:	6023      	str	r3, [r4, #0]
 8002f60:	bd70      	pop	{r4, r5, r6, pc}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	200002bc 	.word	0x200002bc

08002f68 <__errno>:
 8002f68:	4b01      	ldr	r3, [pc, #4]	; (8002f70 <__errno+0x8>)
 8002f6a:	6818      	ldr	r0, [r3, #0]
 8002f6c:	4770      	bx	lr
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	20000070 	.word	0x20000070

08002f74 <__libc_init_array>:
 8002f74:	b570      	push	{r4, r5, r6, lr}
 8002f76:	2600      	movs	r6, #0
 8002f78:	4c0c      	ldr	r4, [pc, #48]	; (8002fac <__libc_init_array+0x38>)
 8002f7a:	4d0d      	ldr	r5, [pc, #52]	; (8002fb0 <__libc_init_array+0x3c>)
 8002f7c:	1b64      	subs	r4, r4, r5
 8002f7e:	10a4      	asrs	r4, r4, #2
 8002f80:	42a6      	cmp	r6, r4
 8002f82:	d109      	bne.n	8002f98 <__libc_init_array+0x24>
 8002f84:	2600      	movs	r6, #0
 8002f86:	f000 f92d 	bl	80031e4 <_init>
 8002f8a:	4c0a      	ldr	r4, [pc, #40]	; (8002fb4 <__libc_init_array+0x40>)
 8002f8c:	4d0a      	ldr	r5, [pc, #40]	; (8002fb8 <__libc_init_array+0x44>)
 8002f8e:	1b64      	subs	r4, r4, r5
 8002f90:	10a4      	asrs	r4, r4, #2
 8002f92:	42a6      	cmp	r6, r4
 8002f94:	d105      	bne.n	8002fa2 <__libc_init_array+0x2e>
 8002f96:	bd70      	pop	{r4, r5, r6, pc}
 8002f98:	00b3      	lsls	r3, r6, #2
 8002f9a:	58eb      	ldr	r3, [r5, r3]
 8002f9c:	4798      	blx	r3
 8002f9e:	3601      	adds	r6, #1
 8002fa0:	e7ee      	b.n	8002f80 <__libc_init_array+0xc>
 8002fa2:	00b3      	lsls	r3, r6, #2
 8002fa4:	58eb      	ldr	r3, [r5, r3]
 8002fa6:	4798      	blx	r3
 8002fa8:	3601      	adds	r6, #1
 8002faa:	e7f2      	b.n	8002f92 <__libc_init_array+0x1e>
 8002fac:	080033b4 	.word	0x080033b4
 8002fb0:	080033b4 	.word	0x080033b4
 8002fb4:	080033b8 	.word	0x080033b8
 8002fb8:	080033b4 	.word	0x080033b4

08002fbc <__retarget_lock_init_recursive>:
 8002fbc:	4770      	bx	lr

08002fbe <__retarget_lock_acquire_recursive>:
 8002fbe:	4770      	bx	lr

08002fc0 <__retarget_lock_release_recursive>:
 8002fc0:	4770      	bx	lr
	...

08002fc4 <_free_r>:
 8002fc4:	b570      	push	{r4, r5, r6, lr}
 8002fc6:	0005      	movs	r5, r0
 8002fc8:	2900      	cmp	r1, #0
 8002fca:	d010      	beq.n	8002fee <_free_r+0x2a>
 8002fcc:	1f0c      	subs	r4, r1, #4
 8002fce:	6823      	ldr	r3, [r4, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	da00      	bge.n	8002fd6 <_free_r+0x12>
 8002fd4:	18e4      	adds	r4, r4, r3
 8002fd6:	0028      	movs	r0, r5
 8002fd8:	f000 f83e 	bl	8003058 <__malloc_lock>
 8002fdc:	4a1d      	ldr	r2, [pc, #116]	; (8003054 <_free_r+0x90>)
 8002fde:	6813      	ldr	r3, [r2, #0]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d105      	bne.n	8002ff0 <_free_r+0x2c>
 8002fe4:	6063      	str	r3, [r4, #4]
 8002fe6:	6014      	str	r4, [r2, #0]
 8002fe8:	0028      	movs	r0, r5
 8002fea:	f000 f83d 	bl	8003068 <__malloc_unlock>
 8002fee:	bd70      	pop	{r4, r5, r6, pc}
 8002ff0:	42a3      	cmp	r3, r4
 8002ff2:	d908      	bls.n	8003006 <_free_r+0x42>
 8002ff4:	6820      	ldr	r0, [r4, #0]
 8002ff6:	1821      	adds	r1, r4, r0
 8002ff8:	428b      	cmp	r3, r1
 8002ffa:	d1f3      	bne.n	8002fe4 <_free_r+0x20>
 8002ffc:	6819      	ldr	r1, [r3, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	1809      	adds	r1, r1, r0
 8003002:	6021      	str	r1, [r4, #0]
 8003004:	e7ee      	b.n	8002fe4 <_free_r+0x20>
 8003006:	001a      	movs	r2, r3
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <_free_r+0x4e>
 800300e:	42a3      	cmp	r3, r4
 8003010:	d9f9      	bls.n	8003006 <_free_r+0x42>
 8003012:	6811      	ldr	r1, [r2, #0]
 8003014:	1850      	adds	r0, r2, r1
 8003016:	42a0      	cmp	r0, r4
 8003018:	d10b      	bne.n	8003032 <_free_r+0x6e>
 800301a:	6820      	ldr	r0, [r4, #0]
 800301c:	1809      	adds	r1, r1, r0
 800301e:	1850      	adds	r0, r2, r1
 8003020:	6011      	str	r1, [r2, #0]
 8003022:	4283      	cmp	r3, r0
 8003024:	d1e0      	bne.n	8002fe8 <_free_r+0x24>
 8003026:	6818      	ldr	r0, [r3, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	1841      	adds	r1, r0, r1
 800302c:	6011      	str	r1, [r2, #0]
 800302e:	6053      	str	r3, [r2, #4]
 8003030:	e7da      	b.n	8002fe8 <_free_r+0x24>
 8003032:	42a0      	cmp	r0, r4
 8003034:	d902      	bls.n	800303c <_free_r+0x78>
 8003036:	230c      	movs	r3, #12
 8003038:	602b      	str	r3, [r5, #0]
 800303a:	e7d5      	b.n	8002fe8 <_free_r+0x24>
 800303c:	6820      	ldr	r0, [r4, #0]
 800303e:	1821      	adds	r1, r4, r0
 8003040:	428b      	cmp	r3, r1
 8003042:	d103      	bne.n	800304c <_free_r+0x88>
 8003044:	6819      	ldr	r1, [r3, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	1809      	adds	r1, r1, r0
 800304a:	6021      	str	r1, [r4, #0]
 800304c:	6063      	str	r3, [r4, #4]
 800304e:	6054      	str	r4, [r2, #4]
 8003050:	e7ca      	b.n	8002fe8 <_free_r+0x24>
 8003052:	46c0      	nop			; (mov r8, r8)
 8003054:	200002c4 	.word	0x200002c4

08003058 <__malloc_lock>:
 8003058:	b510      	push	{r4, lr}
 800305a:	4802      	ldr	r0, [pc, #8]	; (8003064 <__malloc_lock+0xc>)
 800305c:	f7ff ffaf 	bl	8002fbe <__retarget_lock_acquire_recursive>
 8003060:	bd10      	pop	{r4, pc}
 8003062:	46c0      	nop			; (mov r8, r8)
 8003064:	200002c0 	.word	0x200002c0

08003068 <__malloc_unlock>:
 8003068:	b510      	push	{r4, lr}
 800306a:	4802      	ldr	r0, [pc, #8]	; (8003074 <__malloc_unlock+0xc>)
 800306c:	f7ff ffa8 	bl	8002fc0 <__retarget_lock_release_recursive>
 8003070:	bd10      	pop	{r4, pc}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	200002c0 	.word	0x200002c0

08003078 <__sflush_r>:
 8003078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800307a:	898b      	ldrh	r3, [r1, #12]
 800307c:	0005      	movs	r5, r0
 800307e:	000c      	movs	r4, r1
 8003080:	071a      	lsls	r2, r3, #28
 8003082:	d45c      	bmi.n	800313e <__sflush_r+0xc6>
 8003084:	684a      	ldr	r2, [r1, #4]
 8003086:	2a00      	cmp	r2, #0
 8003088:	dc04      	bgt.n	8003094 <__sflush_r+0x1c>
 800308a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800308c:	2a00      	cmp	r2, #0
 800308e:	dc01      	bgt.n	8003094 <__sflush_r+0x1c>
 8003090:	2000      	movs	r0, #0
 8003092:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003094:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003096:	2f00      	cmp	r7, #0
 8003098:	d0fa      	beq.n	8003090 <__sflush_r+0x18>
 800309a:	2200      	movs	r2, #0
 800309c:	2080      	movs	r0, #128	; 0x80
 800309e:	682e      	ldr	r6, [r5, #0]
 80030a0:	602a      	str	r2, [r5, #0]
 80030a2:	001a      	movs	r2, r3
 80030a4:	0140      	lsls	r0, r0, #5
 80030a6:	6a21      	ldr	r1, [r4, #32]
 80030a8:	4002      	ands	r2, r0
 80030aa:	4203      	tst	r3, r0
 80030ac:	d034      	beq.n	8003118 <__sflush_r+0xa0>
 80030ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80030b0:	89a3      	ldrh	r3, [r4, #12]
 80030b2:	075b      	lsls	r3, r3, #29
 80030b4:	d506      	bpl.n	80030c4 <__sflush_r+0x4c>
 80030b6:	6863      	ldr	r3, [r4, #4]
 80030b8:	1ac0      	subs	r0, r0, r3
 80030ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <__sflush_r+0x4c>
 80030c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030c2:	1ac0      	subs	r0, r0, r3
 80030c4:	0002      	movs	r2, r0
 80030c6:	2300      	movs	r3, #0
 80030c8:	0028      	movs	r0, r5
 80030ca:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80030cc:	6a21      	ldr	r1, [r4, #32]
 80030ce:	47b8      	blx	r7
 80030d0:	89a2      	ldrh	r2, [r4, #12]
 80030d2:	1c43      	adds	r3, r0, #1
 80030d4:	d106      	bne.n	80030e4 <__sflush_r+0x6c>
 80030d6:	6829      	ldr	r1, [r5, #0]
 80030d8:	291d      	cmp	r1, #29
 80030da:	d82c      	bhi.n	8003136 <__sflush_r+0xbe>
 80030dc:	4b2a      	ldr	r3, [pc, #168]	; (8003188 <__sflush_r+0x110>)
 80030de:	410b      	asrs	r3, r1
 80030e0:	07db      	lsls	r3, r3, #31
 80030e2:	d428      	bmi.n	8003136 <__sflush_r+0xbe>
 80030e4:	2300      	movs	r3, #0
 80030e6:	6063      	str	r3, [r4, #4]
 80030e8:	6923      	ldr	r3, [r4, #16]
 80030ea:	6023      	str	r3, [r4, #0]
 80030ec:	04d2      	lsls	r2, r2, #19
 80030ee:	d505      	bpl.n	80030fc <__sflush_r+0x84>
 80030f0:	1c43      	adds	r3, r0, #1
 80030f2:	d102      	bne.n	80030fa <__sflush_r+0x82>
 80030f4:	682b      	ldr	r3, [r5, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d100      	bne.n	80030fc <__sflush_r+0x84>
 80030fa:	6560      	str	r0, [r4, #84]	; 0x54
 80030fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030fe:	602e      	str	r6, [r5, #0]
 8003100:	2900      	cmp	r1, #0
 8003102:	d0c5      	beq.n	8003090 <__sflush_r+0x18>
 8003104:	0023      	movs	r3, r4
 8003106:	3344      	adds	r3, #68	; 0x44
 8003108:	4299      	cmp	r1, r3
 800310a:	d002      	beq.n	8003112 <__sflush_r+0x9a>
 800310c:	0028      	movs	r0, r5
 800310e:	f7ff ff59 	bl	8002fc4 <_free_r>
 8003112:	2000      	movs	r0, #0
 8003114:	6360      	str	r0, [r4, #52]	; 0x34
 8003116:	e7bc      	b.n	8003092 <__sflush_r+0x1a>
 8003118:	2301      	movs	r3, #1
 800311a:	0028      	movs	r0, r5
 800311c:	47b8      	blx	r7
 800311e:	1c43      	adds	r3, r0, #1
 8003120:	d1c6      	bne.n	80030b0 <__sflush_r+0x38>
 8003122:	682b      	ldr	r3, [r5, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d0c3      	beq.n	80030b0 <__sflush_r+0x38>
 8003128:	2b1d      	cmp	r3, #29
 800312a:	d001      	beq.n	8003130 <__sflush_r+0xb8>
 800312c:	2b16      	cmp	r3, #22
 800312e:	d101      	bne.n	8003134 <__sflush_r+0xbc>
 8003130:	602e      	str	r6, [r5, #0]
 8003132:	e7ad      	b.n	8003090 <__sflush_r+0x18>
 8003134:	89a2      	ldrh	r2, [r4, #12]
 8003136:	2340      	movs	r3, #64	; 0x40
 8003138:	4313      	orrs	r3, r2
 800313a:	81a3      	strh	r3, [r4, #12]
 800313c:	e7a9      	b.n	8003092 <__sflush_r+0x1a>
 800313e:	690e      	ldr	r6, [r1, #16]
 8003140:	2e00      	cmp	r6, #0
 8003142:	d0a5      	beq.n	8003090 <__sflush_r+0x18>
 8003144:	680f      	ldr	r7, [r1, #0]
 8003146:	600e      	str	r6, [r1, #0]
 8003148:	1bba      	subs	r2, r7, r6
 800314a:	9201      	str	r2, [sp, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	079b      	lsls	r3, r3, #30
 8003150:	d100      	bne.n	8003154 <__sflush_r+0xdc>
 8003152:	694a      	ldr	r2, [r1, #20]
 8003154:	60a2      	str	r2, [r4, #8]
 8003156:	9b01      	ldr	r3, [sp, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	dd99      	ble.n	8003090 <__sflush_r+0x18>
 800315c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800315e:	0032      	movs	r2, r6
 8003160:	001f      	movs	r7, r3
 8003162:	0028      	movs	r0, r5
 8003164:	9b01      	ldr	r3, [sp, #4]
 8003166:	6a21      	ldr	r1, [r4, #32]
 8003168:	47b8      	blx	r7
 800316a:	2800      	cmp	r0, #0
 800316c:	dc06      	bgt.n	800317c <__sflush_r+0x104>
 800316e:	2340      	movs	r3, #64	; 0x40
 8003170:	2001      	movs	r0, #1
 8003172:	89a2      	ldrh	r2, [r4, #12]
 8003174:	4240      	negs	r0, r0
 8003176:	4313      	orrs	r3, r2
 8003178:	81a3      	strh	r3, [r4, #12]
 800317a:	e78a      	b.n	8003092 <__sflush_r+0x1a>
 800317c:	9b01      	ldr	r3, [sp, #4]
 800317e:	1836      	adds	r6, r6, r0
 8003180:	1a1b      	subs	r3, r3, r0
 8003182:	9301      	str	r3, [sp, #4]
 8003184:	e7e7      	b.n	8003156 <__sflush_r+0xde>
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	dfbffffe 	.word	0xdfbffffe

0800318c <_fflush_r>:
 800318c:	690b      	ldr	r3, [r1, #16]
 800318e:	b570      	push	{r4, r5, r6, lr}
 8003190:	0005      	movs	r5, r0
 8003192:	000c      	movs	r4, r1
 8003194:	2b00      	cmp	r3, #0
 8003196:	d102      	bne.n	800319e <_fflush_r+0x12>
 8003198:	2500      	movs	r5, #0
 800319a:	0028      	movs	r0, r5
 800319c:	bd70      	pop	{r4, r5, r6, pc}
 800319e:	2800      	cmp	r0, #0
 80031a0:	d004      	beq.n	80031ac <_fflush_r+0x20>
 80031a2:	6a03      	ldr	r3, [r0, #32]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d101      	bne.n	80031ac <_fflush_r+0x20>
 80031a8:	f7ff fe08 	bl	8002dbc <__sinit>
 80031ac:	220c      	movs	r2, #12
 80031ae:	5ea3      	ldrsh	r3, [r4, r2]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0f1      	beq.n	8003198 <_fflush_r+0xc>
 80031b4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80031b6:	07d2      	lsls	r2, r2, #31
 80031b8:	d404      	bmi.n	80031c4 <_fflush_r+0x38>
 80031ba:	059b      	lsls	r3, r3, #22
 80031bc:	d402      	bmi.n	80031c4 <_fflush_r+0x38>
 80031be:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031c0:	f7ff fefd 	bl	8002fbe <__retarget_lock_acquire_recursive>
 80031c4:	0028      	movs	r0, r5
 80031c6:	0021      	movs	r1, r4
 80031c8:	f7ff ff56 	bl	8003078 <__sflush_r>
 80031cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80031ce:	0005      	movs	r5, r0
 80031d0:	07db      	lsls	r3, r3, #31
 80031d2:	d4e2      	bmi.n	800319a <_fflush_r+0xe>
 80031d4:	89a3      	ldrh	r3, [r4, #12]
 80031d6:	059b      	lsls	r3, r3, #22
 80031d8:	d4df      	bmi.n	800319a <_fflush_r+0xe>
 80031da:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80031dc:	f7ff fef0 	bl	8002fc0 <__retarget_lock_release_recursive>
 80031e0:	e7db      	b.n	800319a <_fflush_r+0xe>
	...

080031e4 <_init>:
 80031e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031e6:	46c0      	nop			; (mov r8, r8)
 80031e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031ea:	bc08      	pop	{r3}
 80031ec:	469e      	mov	lr, r3
 80031ee:	4770      	bx	lr

080031f0 <_fini>:
 80031f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031f6:	bc08      	pop	{r3}
 80031f8:	469e      	mov	lr, r3
 80031fa:	4770      	bx	lr
