\hypertarget{struct_i2_c___type_def}{}\section{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}{C\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}{C\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}{O\+A\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}{O\+A\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_a5c1beaa4935359da1c8f0ceb287f90be}{DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_a639be124227c03bb3f5fe0e7faf84995}{S\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_ac509048af4b9ac67c808d584fdbc712e}{S\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_a4d81b61d23a54d0d1e28646c3bb9aac5}{C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_a9f1a5aee4a26b2fb30e08f88586c436d}{T\+R\+I\+SE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i2_c___type_def_a6b540b18ea0370e3e45f69902343320c}{F\+L\+TR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\subsection{Member Data Documentation}
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+C\+CR}\hypertarget{struct_i2_c___type_def_a4d81b61d23a54d0d1e28646c3bb9aac5}{}\label{struct_i2_c___type_def_a4d81b61d23a54d0d1e28646c3bb9aac5}
I2C Clock control register, Address offset\+: 0x1C \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}{}\label{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}
I2C Control register 1, Address offset\+: 0x00 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}{}\label{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}
I2C Control register 2, Address offset\+: 0x04 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_i2_c___type_def_a5c1beaa4935359da1c8f0ceb287f90be}{}\label{struct_i2_c___type_def_a5c1beaa4935359da1c8f0ceb287f90be}
I2C Data register, Address offset\+: 0x10 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!F\+L\+TR@{F\+L\+TR}}
\index{F\+L\+TR@{F\+L\+TR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+L\+TR}{FLTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+F\+L\+TR}\hypertarget{struct_i2_c___type_def_a6b540b18ea0370e3e45f69902343320c}{}\label{struct_i2_c___type_def_a6b540b18ea0370e3e45f69902343320c}
I2C F\+L\+TR register, Address offset\+: 0x24 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R1@{O\+A\+R1}}
\index{O\+A\+R1@{O\+A\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+A\+R1}{OAR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+O\+A\+R1}\hypertarget{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}{}\label{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}
I2C Own address register 1, Address offset\+: 0x08 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R2@{O\+A\+R2}}
\index{O\+A\+R2@{O\+A\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+A\+R2}{OAR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+O\+A\+R2}\hypertarget{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}{}\label{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}
I2C Own address register 2, Address offset\+: 0x0C \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R1@{S\+R1}}
\index{S\+R1@{S\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R1}{SR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+S\+R1}\hypertarget{struct_i2_c___type_def_a639be124227c03bb3f5fe0e7faf84995}{}\label{struct_i2_c___type_def_a639be124227c03bb3f5fe0e7faf84995}
I2C Status register 1, Address offset\+: 0x14 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R2}{SR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+S\+R2}\hypertarget{struct_i2_c___type_def_ac509048af4b9ac67c808d584fdbc712e}{}\label{struct_i2_c___type_def_ac509048af4b9ac67c808d584fdbc712e}
I2C Status register 2, Address offset\+: 0x18 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!T\+R\+I\+SE@{T\+R\+I\+SE}}
\index{T\+R\+I\+SE@{T\+R\+I\+SE}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+R\+I\+SE}{TRISE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+T\+R\+I\+SE}\hypertarget{struct_i2_c___type_def_a9f1a5aee4a26b2fb30e08f88586c436d}{}\label{struct_i2_c___type_def_a9f1a5aee4a26b2fb30e08f88586c436d}
I2C T\+R\+I\+SE register, Address offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\end{DoxyCompactItemize}
