{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv " "Source file: C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1683521333418 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1683521333418 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv " "Source file: C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1683521333432 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1683521333432 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv " "Source file: C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1683521333444 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1683521333444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683521338655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683521338655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  7 22:48:58 2023 " "Processing started: Sun May  7 22:48:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683521338655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521338655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521338655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683521339383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683521339383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d0 D0 game.sv(4) " "Verilog HDL Declaration information at game.sv(4): object \"d0\" differs only in case from object \"D0\" in the same scope" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683521349437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d1 D1 game.sv(4) " "Verilog HDL Declaration information at game.sv(4): object \"d1\" differs only in case from object \"D1\" in the same scope" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683521349480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d2 D2 game.sv(4) " "Verilog HDL Declaration information at game.sv(4): object \"d2\" differs only in case from object \"D2\" in the same scope" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683521349480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d3 D3 game.sv(4) " "Verilog HDL Declaration information at game.sv(4): object \"d3\" differs only in case from object \"D3\" in the same scope" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683521349480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 6 6 " "Found 6 design units, including 6 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349526 ""} { "Info" "ISGN_ENTITY_NAME" "2 loss_condition " "Found entity 2: loss_condition" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349526 ""} { "Info" "ISGN_ENTITY_NAME" "3 new_nums_assign " "Found entity 3: new_nums_assign" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349526 ""} { "Info" "ISGN_ENTITY_NAME" "4 limit_checker " "Found entity 4: limit_checker" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349526 ""} { "Info" "ISGN_ENTITY_NAME" "5 game_manager " "Found entity 5: game_manager" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349526 ""} { "Info" "ISGN_ENTITY_NAME" "6 display_interface " "Found entity 6: display_interface" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_tb " "Found entity 1: game_tb" {  } { { "game_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/divisorClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lineas.sv 1 1 " "Found 1 design units, including 1 entities, in source file lineas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lineas " "Found entity 1: lineas" {  } { { "lineas.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/lineas.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrados.sv 1 1 " "Found 1 design units, including 1 entities, in source file cuadrados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cuadrados " "Found entity 1: cuadrados" {  } { { "cuadrados.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/cuadrados.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file videocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videocontroller " "Found entity 1: videocontroller" {  } { { "videocontroller.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/videocontroller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349539 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 colorSelect.sv(39) " "Verilog HDL Expression warning at colorSelect.sv(39): truncated literal to match 18 bits" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683521349540 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 colorSelect.sv(40) " "Verilog HDL Expression warning at colorSelect.sv(40): truncated literal to match 18 bits" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683521349540 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 colorSelect.sv(41) " "Verilog HDL Expression warning at colorSelect.sv(41): truncated literal to match 18 bits" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1683521349540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorselect.sv 1 1 " "Found 1 design units, including 1 entities, in source file colorselect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colorSelect " "Found entity 1: colorSelect" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_cuadrado.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_cuadrado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_cuadrado " "Found entity 1: color_cuadrado" {  } { { "color_cuadrado.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/color_cuadrado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683521349543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683521349543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683521349733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count game.sv(34) " "Verilog HDL or VHDL warning at game.sv(34): object \"count\" assigned a value but never read" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683521349737 "|game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d4 game.sv(4) " "Output port \"d4\" at game.sv(4) has no driver" {  } { { "game.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683521349774 "|game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_manager game_manager:U0 " "Elaborating entity \"game_manager\" for hierarchy \"game_manager:U0\"" {  } { { "game.sv" "U0" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521350349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limit_checker limit_checker:U1 " "Elaborating entity \"limit_checker\" for hierarchy \"limit_checker:U1\"" {  } { { "game.sv" "U1" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loss_condition loss_condition:U2 " "Elaborating entity \"loss_condition\" for hierarchy \"loss_condition:U2\"" {  } { { "game.sv" "U2" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_nums_assign new_nums_assign:U3 " "Elaborating entity \"new_nums_assign\" for hierarchy \"new_nums_assign:U3\"" {  } { { "game.sv" "U3" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_interface display_interface:D0 " "Elaborating entity \"display_interface\" for hierarchy \"display_interface:D0\"" {  } { { "game.sv" "D0" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClock divisorClock:DV " "Elaborating entity \"divisorClock\" for hierarchy \"divisorClock:DV\"" {  } { { "game.sv" "DV" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA controladorVGA:CNTVGA " "Elaborating entity \"controladorVGA\" for hierarchy \"controladorVGA:CNTVGA\"" {  } { { "game.sv" "CNTVGA" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorXY controladorVGA:CNTVGA\|contadorXY:CXY " "Elaborating entity \"contadorXY\" for hierarchy \"controladorVGA:CNTVGA\|contadorXY:CXY\"" {  } { { "controladorVGA.sv" "CXY" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/controladorVGA.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videocontroller videocontroller:VC " "Elaborating entity \"videocontroller\" for hierarchy \"videocontroller:VC\"" {  } { { "game.sv" "VC" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/game.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lineas videocontroller:VC\|lineas:ln " "Elaborating entity \"lineas\" for hierarchy \"videocontroller:VC\|lineas:ln\"" {  } { { "videocontroller.sv" "ln" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/videocontroller.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lineas.sv(5) " "Verilog HDL assignment warning at lineas.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "lineas.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/lineas.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683521358379 "|game|videocontroller:VC|lineas:ln"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuadrados videocontroller:VC\|cuadrados:c0 " "Elaborating entity \"cuadrados\" for hierarchy \"videocontroller:VC\|cuadrados:c0\"" {  } { { "videocontroller.sv" "c0" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/videocontroller.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cuadrados.sv(6) " "Verilog HDL assignment warning at cuadrados.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "cuadrados.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/cuadrados.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683521358392 "|game|videocontroller:VC|cuadrados:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorSelect videocontroller:VC\|colorSelect:cl " "Elaborating entity \"colorSelect\" for hierarchy \"videocontroller:VC\|colorSelect:cl\"" {  } { { "videocontroller.sv" "cl" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/videocontroller.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358395 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_0 colorSelect.sv(42) " "Verilog HDL Always Construct warning at colorSelect.sv(42): variable \"out_mux_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358408 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_1 colorSelect.sv(43) " "Verilog HDL Always Construct warning at colorSelect.sv(43): variable \"out_mux_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358408 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_2 colorSelect.sv(44) " "Verilog HDL Always Construct warning at colorSelect.sv(44): variable \"out_mux_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358408 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_3 colorSelect.sv(45) " "Verilog HDL Always Construct warning at colorSelect.sv(45): variable \"out_mux_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358408 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_4 colorSelect.sv(46) " "Verilog HDL Always Construct warning at colorSelect.sv(46): variable \"out_mux_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358408 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_5 colorSelect.sv(47) " "Verilog HDL Always Construct warning at colorSelect.sv(47): variable \"out_mux_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358408 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_6 colorSelect.sv(48) " "Verilog HDL Always Construct warning at colorSelect.sv(48): variable \"out_mux_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358408 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_7 colorSelect.sv(49) " "Verilog HDL Always Construct warning at colorSelect.sv(49): variable \"out_mux_7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358408 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_8 colorSelect.sv(50) " "Verilog HDL Always Construct warning at colorSelect.sv(50): variable \"out_mux_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_9 colorSelect.sv(51) " "Verilog HDL Always Construct warning at colorSelect.sv(51): variable \"out_mux_9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_10 colorSelect.sv(52) " "Verilog HDL Always Construct warning at colorSelect.sv(52): variable \"out_mux_10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_11 colorSelect.sv(53) " "Verilog HDL Always Construct warning at colorSelect.sv(53): variable \"out_mux_11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_12 colorSelect.sv(54) " "Verilog HDL Always Construct warning at colorSelect.sv(54): variable \"out_mux_12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_13 colorSelect.sv(55) " "Verilog HDL Always Construct warning at colorSelect.sv(55): variable \"out_mux_13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_14 colorSelect.sv(56) " "Verilog HDL Always Construct warning at colorSelect.sv(56): variable \"out_mux_14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mux_15 colorSelect.sv(57) " "Verilog HDL Always Construct warning at colorSelect.sv(57): variable \"out_mux_15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "colorSelect.sv(39) " "Verilog HDL Case Statement warning at colorSelect.sv(39): case item expression covers a value already covered by a previous case item" {  } { { "colorSelect.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 39 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 "|game|videocontroller:VC|colorSelect:cl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_cuadrado videocontroller:VC\|colorSelect:cl\|color_cuadrado:c0 " "Elaborating entity \"color_cuadrado\" for hierarchy \"videocontroller:VC\|colorSelect:cl\|color_cuadrado:c0\"" {  } { { "colorSelect.sv" "c0" { Text "C:/Users/INTEL/Documents/GitHub/acalderon_digital_design_lab_2023/lab4_tony/colorSelect.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683521358409 ""}
